// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
// Date        : Sat May 10 14:18:00 2025
// Host        : 5CD322B22T running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_conv2d_edge_0_0_sim_netlist.v
// Design      : design_1_conv2d_edge_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* C_M_AXI_GMEM0_ADDR_WIDTH = "64" *) (* C_M_AXI_GMEM0_ARUSER_WIDTH = "1" *) (* C_M_AXI_GMEM0_AWUSER_WIDTH = "1" *) 
(* C_M_AXI_GMEM0_BUSER_WIDTH = "1" *) (* C_M_AXI_GMEM0_CACHE_VALUE = "3" *) (* C_M_AXI_GMEM0_DATA_WIDTH = "32" *) 
(* C_M_AXI_GMEM0_ID_WIDTH = "1" *) (* C_M_AXI_GMEM0_PROT_VALUE = "0" *) (* C_M_AXI_GMEM0_RUSER_WIDTH = "1" *) 
(* C_M_AXI_GMEM0_USER_VALUE = "0" *) (* C_M_AXI_GMEM0_WUSER_WIDTH = "1" *) (* C_M_AXI_GMEM1_ADDR_WIDTH = "64" *) 
(* C_M_AXI_GMEM1_ARUSER_WIDTH = "1" *) (* C_M_AXI_GMEM1_AWUSER_WIDTH = "1" *) (* C_M_AXI_GMEM1_BUSER_WIDTH = "1" *) 
(* C_M_AXI_GMEM1_CACHE_VALUE = "3" *) (* C_M_AXI_GMEM1_DATA_WIDTH = "32" *) (* C_M_AXI_GMEM1_ID_WIDTH = "1" *) 
(* C_M_AXI_GMEM1_PROT_VALUE = "0" *) (* C_M_AXI_GMEM1_RUSER_WIDTH = "1" *) (* C_M_AXI_GMEM1_USER_VALUE = "0" *) 
(* C_M_AXI_GMEM1_WUSER_WIDTH = "1" *) (* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge
   (ap_clk,
    ap_rst_n,
    m_axi_gmem0_AWVALID,
    m_axi_gmem0_AWREADY,
    m_axi_gmem0_AWADDR,
    m_axi_gmem0_AWID,
    m_axi_gmem0_AWLEN,
    m_axi_gmem0_AWSIZE,
    m_axi_gmem0_AWBURST,
    m_axi_gmem0_AWLOCK,
    m_axi_gmem0_AWCACHE,
    m_axi_gmem0_AWPROT,
    m_axi_gmem0_AWQOS,
    m_axi_gmem0_AWREGION,
    m_axi_gmem0_AWUSER,
    m_axi_gmem0_WVALID,
    m_axi_gmem0_WREADY,
    m_axi_gmem0_WDATA,
    m_axi_gmem0_WSTRB,
    m_axi_gmem0_WLAST,
    m_axi_gmem0_WID,
    m_axi_gmem0_WUSER,
    m_axi_gmem0_ARVALID,
    m_axi_gmem0_ARREADY,
    m_axi_gmem0_ARADDR,
    m_axi_gmem0_ARID,
    m_axi_gmem0_ARLEN,
    m_axi_gmem0_ARSIZE,
    m_axi_gmem0_ARBURST,
    m_axi_gmem0_ARLOCK,
    m_axi_gmem0_ARCACHE,
    m_axi_gmem0_ARPROT,
    m_axi_gmem0_ARQOS,
    m_axi_gmem0_ARREGION,
    m_axi_gmem0_ARUSER,
    m_axi_gmem0_RVALID,
    m_axi_gmem0_RREADY,
    m_axi_gmem0_RDATA,
    m_axi_gmem0_RLAST,
    m_axi_gmem0_RID,
    m_axi_gmem0_RUSER,
    m_axi_gmem0_RRESP,
    m_axi_gmem0_BVALID,
    m_axi_gmem0_BREADY,
    m_axi_gmem0_BRESP,
    m_axi_gmem0_BID,
    m_axi_gmem0_BUSER,
    m_axi_gmem1_AWVALID,
    m_axi_gmem1_AWREADY,
    m_axi_gmem1_AWADDR,
    m_axi_gmem1_AWID,
    m_axi_gmem1_AWLEN,
    m_axi_gmem1_AWSIZE,
    m_axi_gmem1_AWBURST,
    m_axi_gmem1_AWLOCK,
    m_axi_gmem1_AWCACHE,
    m_axi_gmem1_AWPROT,
    m_axi_gmem1_AWQOS,
    m_axi_gmem1_AWREGION,
    m_axi_gmem1_AWUSER,
    m_axi_gmem1_WVALID,
    m_axi_gmem1_WREADY,
    m_axi_gmem1_WDATA,
    m_axi_gmem1_WSTRB,
    m_axi_gmem1_WLAST,
    m_axi_gmem1_WID,
    m_axi_gmem1_WUSER,
    m_axi_gmem1_ARVALID,
    m_axi_gmem1_ARREADY,
    m_axi_gmem1_ARADDR,
    m_axi_gmem1_ARID,
    m_axi_gmem1_ARLEN,
    m_axi_gmem1_ARSIZE,
    m_axi_gmem1_ARBURST,
    m_axi_gmem1_ARLOCK,
    m_axi_gmem1_ARCACHE,
    m_axi_gmem1_ARPROT,
    m_axi_gmem1_ARQOS,
    m_axi_gmem1_ARREGION,
    m_axi_gmem1_ARUSER,
    m_axi_gmem1_RVALID,
    m_axi_gmem1_RREADY,
    m_axi_gmem1_RDATA,
    m_axi_gmem1_RLAST,
    m_axi_gmem1_RID,
    m_axi_gmem1_RUSER,
    m_axi_gmem1_RRESP,
    m_axi_gmem1_BVALID,
    m_axi_gmem1_BREADY,
    m_axi_gmem1_BRESP,
    m_axi_gmem1_BID,
    m_axi_gmem1_BUSER,
    s_axi_control_AWVALID,
    s_axi_control_AWREADY,
    s_axi_control_AWADDR,
    s_axi_control_WVALID,
    s_axi_control_WREADY,
    s_axi_control_WDATA,
    s_axi_control_WSTRB,
    s_axi_control_ARVALID,
    s_axi_control_ARREADY,
    s_axi_control_ARADDR,
    s_axi_control_RVALID,
    s_axi_control_RREADY,
    s_axi_control_RDATA,
    s_axi_control_RRESP,
    s_axi_control_BVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    interrupt);
  input ap_clk;
  input ap_rst_n;
  output m_axi_gmem0_AWVALID;
  input m_axi_gmem0_AWREADY;
  output [63:0]m_axi_gmem0_AWADDR;
  output [0:0]m_axi_gmem0_AWID;
  output [7:0]m_axi_gmem0_AWLEN;
  output [2:0]m_axi_gmem0_AWSIZE;
  output [1:0]m_axi_gmem0_AWBURST;
  output [1:0]m_axi_gmem0_AWLOCK;
  output [3:0]m_axi_gmem0_AWCACHE;
  output [2:0]m_axi_gmem0_AWPROT;
  output [3:0]m_axi_gmem0_AWQOS;
  output [3:0]m_axi_gmem0_AWREGION;
  output [0:0]m_axi_gmem0_AWUSER;
  output m_axi_gmem0_WVALID;
  input m_axi_gmem0_WREADY;
  output [31:0]m_axi_gmem0_WDATA;
  output [3:0]m_axi_gmem0_WSTRB;
  output m_axi_gmem0_WLAST;
  output [0:0]m_axi_gmem0_WID;
  output [0:0]m_axi_gmem0_WUSER;
  output m_axi_gmem0_ARVALID;
  input m_axi_gmem0_ARREADY;
  output [63:0]m_axi_gmem0_ARADDR;
  output [0:0]m_axi_gmem0_ARID;
  output [7:0]m_axi_gmem0_ARLEN;
  output [2:0]m_axi_gmem0_ARSIZE;
  output [1:0]m_axi_gmem0_ARBURST;
  output [1:0]m_axi_gmem0_ARLOCK;
  output [3:0]m_axi_gmem0_ARCACHE;
  output [2:0]m_axi_gmem0_ARPROT;
  output [3:0]m_axi_gmem0_ARQOS;
  output [3:0]m_axi_gmem0_ARREGION;
  output [0:0]m_axi_gmem0_ARUSER;
  input m_axi_gmem0_RVALID;
  output m_axi_gmem0_RREADY;
  input [31:0]m_axi_gmem0_RDATA;
  input m_axi_gmem0_RLAST;
  input [0:0]m_axi_gmem0_RID;
  input [0:0]m_axi_gmem0_RUSER;
  input [1:0]m_axi_gmem0_RRESP;
  input m_axi_gmem0_BVALID;
  output m_axi_gmem0_BREADY;
  input [1:0]m_axi_gmem0_BRESP;
  input [0:0]m_axi_gmem0_BID;
  input [0:0]m_axi_gmem0_BUSER;
  output m_axi_gmem1_AWVALID;
  input m_axi_gmem1_AWREADY;
  output [63:0]m_axi_gmem1_AWADDR;
  output [0:0]m_axi_gmem1_AWID;
  output [7:0]m_axi_gmem1_AWLEN;
  output [2:0]m_axi_gmem1_AWSIZE;
  output [1:0]m_axi_gmem1_AWBURST;
  output [1:0]m_axi_gmem1_AWLOCK;
  output [3:0]m_axi_gmem1_AWCACHE;
  output [2:0]m_axi_gmem1_AWPROT;
  output [3:0]m_axi_gmem1_AWQOS;
  output [3:0]m_axi_gmem1_AWREGION;
  output [0:0]m_axi_gmem1_AWUSER;
  output m_axi_gmem1_WVALID;
  input m_axi_gmem1_WREADY;
  output [31:0]m_axi_gmem1_WDATA;
  output [3:0]m_axi_gmem1_WSTRB;
  output m_axi_gmem1_WLAST;
  output [0:0]m_axi_gmem1_WID;
  output [0:0]m_axi_gmem1_WUSER;
  output m_axi_gmem1_ARVALID;
  input m_axi_gmem1_ARREADY;
  output [63:0]m_axi_gmem1_ARADDR;
  output [0:0]m_axi_gmem1_ARID;
  output [7:0]m_axi_gmem1_ARLEN;
  output [2:0]m_axi_gmem1_ARSIZE;
  output [1:0]m_axi_gmem1_ARBURST;
  output [1:0]m_axi_gmem1_ARLOCK;
  output [3:0]m_axi_gmem1_ARCACHE;
  output [2:0]m_axi_gmem1_ARPROT;
  output [3:0]m_axi_gmem1_ARQOS;
  output [3:0]m_axi_gmem1_ARREGION;
  output [0:0]m_axi_gmem1_ARUSER;
  input m_axi_gmem1_RVALID;
  output m_axi_gmem1_RREADY;
  input [31:0]m_axi_gmem1_RDATA;
  input m_axi_gmem1_RLAST;
  input [0:0]m_axi_gmem1_RID;
  input [0:0]m_axi_gmem1_RUSER;
  input [1:0]m_axi_gmem1_RRESP;
  input m_axi_gmem1_BVALID;
  output m_axi_gmem1_BREADY;
  input [1:0]m_axi_gmem1_BRESP;
  input [0:0]m_axi_gmem1_BID;
  input [0:0]m_axi_gmem1_BUSER;
  input s_axi_control_AWVALID;
  output s_axi_control_AWREADY;
  input [5:0]s_axi_control_AWADDR;
  input s_axi_control_WVALID;
  output s_axi_control_WREADY;
  input [31:0]s_axi_control_WDATA;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_ARVALID;
  output s_axi_control_ARREADY;
  input [5:0]s_axi_control_ARADDR;
  output s_axi_control_RVALID;
  input s_axi_control_RREADY;
  output [31:0]s_axi_control_RDATA;
  output [1:0]s_axi_control_RRESP;
  output s_axi_control_BVALID;
  input s_axi_control_BREADY;
  output [1:0]s_axi_control_BRESP;
  output interrupt;

  wire \<const0> ;
  wire I_CH0_ARREADY;
  wire I_CH0_RVALID;
  wire \add_ln3011_fu_156[4]_i_2_n_0 ;
  wire \add_ln3011_fu_156[6]_i_2_n_0 ;
  wire \add_ln3011_fu_156[7]_i_2_n_0 ;
  wire [7:0]add_ln3011_fu_156_reg;
  wire [13:0]add_ln30_1_fu_546_p2;
  wire [7:0]add_ln30_fu_677_p2;
  wire [0:0]add_ln46_1_fu_703_p2;
  wire [1:1]add_ln46_fu_698_p2;
  wire [9:0]add_ln55_1_fu_831_p2;
  wire [9:0]add_ln55_1_reg_1380;
  wire \add_ln55_1_reg_1380[3]_i_2_n_0 ;
  wire \add_ln55_1_reg_1380[3]_i_3_n_0 ;
  wire \add_ln55_1_reg_1380[3]_i_4_n_0 ;
  wire \add_ln55_1_reg_1380[3]_i_5_n_0 ;
  wire \add_ln55_1_reg_1380[3]_i_6_n_0 ;
  wire \add_ln55_1_reg_1380[3]_i_7_n_0 ;
  wire \add_ln55_1_reg_1380[3]_i_8_n_0 ;
  wire \add_ln55_1_reg_1380[7]_i_2_n_0 ;
  wire \add_ln55_1_reg_1380[7]_i_3_n_0 ;
  wire \add_ln55_1_reg_1380[7]_i_4_n_0 ;
  wire \add_ln55_1_reg_1380[7]_i_5_n_0 ;
  wire \add_ln55_1_reg_1380[7]_i_6_n_0 ;
  wire \add_ln55_1_reg_1380[7]_i_7_n_0 ;
  wire \add_ln55_1_reg_1380[7]_i_8_n_0 ;
  wire \add_ln55_1_reg_1380[7]_i_9_n_0 ;
  wire \add_ln55_1_reg_1380[9]_i_2_n_0 ;
  wire [9:0]add_ln55_1_reg_1380_pp0_iter18_reg;
  wire \add_ln55_1_reg_1380_reg[3]_i_1_n_0 ;
  wire \add_ln55_1_reg_1380_reg[3]_i_1_n_1 ;
  wire \add_ln55_1_reg_1380_reg[3]_i_1_n_2 ;
  wire \add_ln55_1_reg_1380_reg[3]_i_1_n_3 ;
  wire \add_ln55_1_reg_1380_reg[7]_i_1_n_0 ;
  wire \add_ln55_1_reg_1380_reg[7]_i_1_n_1 ;
  wire \add_ln55_1_reg_1380_reg[7]_i_1_n_2 ;
  wire \add_ln55_1_reg_1380_reg[7]_i_1_n_3 ;
  wire [8:0]add_ln55_2_fu_883_p2;
  wire [8:0]add_ln55_2_reg_1385;
  wire [10:0]add_ln55_4_fu_944_p2;
  wire [10:0]add_ln55_4_reg_1395;
  wire [5:4]address0;
  wire and_ln40_fu_659_p2;
  wire \and_ln40_reg_1145_pp0_iter11_reg_reg[0]_srl11_i_2_n_0 ;
  wire \and_ln40_reg_1145_pp0_iter11_reg_reg[0]_srl11_i_3_n_0 ;
  wire \and_ln40_reg_1145_pp0_iter11_reg_reg[0]_srl11_i_4_n_0 ;
  wire \and_ln40_reg_1145_pp0_iter11_reg_reg[0]_srl11_i_5_n_0 ;
  wire \and_ln40_reg_1145_pp0_iter11_reg_reg[0]_srl11_n_0 ;
  wire and_ln40_reg_1145_pp0_iter12_reg;
  wire and_ln40_reg_1145_pp0_iter13_reg;
  wire and_ln40_reg_1145_pp0_iter14_reg;
  wire and_ln40_reg_1145_pp0_iter15_reg;
  wire and_ln40_reg_1145_pp0_iter16_reg;
  wire \and_ln40_reg_1145_pp0_iter20_reg_reg[0]_srl4_n_0 ;
  wire and_ln40_reg_1145_pp0_iter21_reg;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter10;
  wire ap_enable_reg_pp0_iter11;
  wire ap_enable_reg_pp0_iter12;
  wire ap_enable_reg_pp0_iter13;
  wire ap_enable_reg_pp0_iter14;
  wire ap_enable_reg_pp0_iter15;
  wire ap_enable_reg_pp0_iter16;
  wire ap_enable_reg_pp0_iter17;
  wire ap_enable_reg_pp0_iter18;
  wire ap_enable_reg_pp0_iter19;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter20;
  wire ap_enable_reg_pp0_iter21;
  wire ap_enable_reg_pp0_iter22;
  wire ap_enable_reg_pp0_iter23;
  wire ap_enable_reg_pp0_iter24;
  wire ap_enable_reg_pp0_iter25;
  wire ap_enable_reg_pp0_iter26;
  wire ap_enable_reg_pp0_iter27;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp0_iter8;
  wire ap_enable_reg_pp0_iter9;
  wire ap_loop_exit_ready;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter25_reg_reg_srl24_n_0;
  wire ap_loop_exit_ready_pp0_iter26_reg;
  wire ap_loop_exit_ready_pp0_iter27_reg;
  wire ap_loop_init;
  wire ap_loop_init_pp0_iter1_reg;
  wire ap_ready_int;
  wire ap_rst_n;
  wire ap_start;
  wire [3:0]\bus_read/fifo_burst/fifo_srl_gen.raddr_reg ;
  wire \bus_read/fifo_burst/we ;
  wire \bus_read/ost_ctrl_info ;
  wire ce0;
  wire ce00_out;
  wire ce01_out;
  wire ce02_out;
  wire ce03_out;
  wire ce04_out;
  wire ce05_out;
  wire ce06_out;
  wire ce07_out;
  wire ce1;
  wire [7:0]col9_fu_152;
  wire [7:0]col_fu_665_p2;
  wire \fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ;
  wire \first_iter_0_reg_476_pp0_iter19_reg_reg[0]_srl19_n_0 ;
  wire first_iter_0_reg_476_pp0_iter20_reg;
  wire \first_iter_0_reg_476_reg_n_0_[0] ;
  wire flow_control_loop_delay_pipe_U_n_17;
  wire [7:0]gmem0_RDATA;
  wire \gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[0]_srl3_n_0 ;
  wire \gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[1]_srl3_n_0 ;
  wire \gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[2]_srl3_n_0 ;
  wire \gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[3]_srl3_n_0 ;
  wire \gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[4]_srl3_n_0 ;
  wire \gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[5]_srl3_n_0 ;
  wire \gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[6]_srl3_n_0 ;
  wire \gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[7]_srl3_n_0 ;
  wire [7:0]gmem0_addr_read_reg_1154_pp0_iter12_reg;
  wire \gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[0]_srl3_n_0 ;
  wire \gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[1]_srl3_n_0 ;
  wire \gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[2]_srl3_n_0 ;
  wire \gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[3]_srl3_n_0 ;
  wire \gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[4]_srl3_n_0 ;
  wire \gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[5]_srl3_n_0 ;
  wire \gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[6]_srl3_n_0 ;
  wire \gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[7]_srl3_n_0 ;
  wire [7:0]gmem0_addr_read_reg_1154_pp0_iter16_reg;
  wire gmem1_m_axi_U_n_0;
  wire gmem1_m_axi_U_n_10;
  wire gmem1_m_axi_U_n_12;
  wire gmem1_m_axi_U_n_2;
  wire gmem1_m_axi_U_n_3;
  wire gmem1_m_axi_U_n_30;
  wire gmem1_m_axi_U_n_31;
  wire gmem1_m_axi_U_n_35;
  wire gmem1_m_axi_U_n_36;
  wire gmem1_m_axi_U_n_37;
  wire gmem1_m_axi_U_n_38;
  wire gmem1_m_axi_U_n_39;
  wire gmem1_m_axi_U_n_4;
  wire gmem1_m_axi_U_n_40;
  wire gmem1_m_axi_U_n_41;
  wire gmem1_m_axi_U_n_43;
  wire gmem1_m_axi_U_n_44;
  wire gmem1_m_axi_U_n_45;
  wire gmem1_m_axi_U_n_5;
  wire gmem1_m_axi_U_n_6;
  wire gmem1_m_axi_U_n_7;
  wire gmem1_m_axi_U_n_8;
  wire gmem1_m_axi_U_n_9;
  wire icmp_ln30_fu_555_p2;
  wire icmp_ln30_reg_1119;
  wire icmp_ln30_reg_1119_pp0_iter1_reg;
  wire \icmp_ln30_reg_1119_pp0_iter25_reg_reg[0]_srl24_n_0 ;
  wire icmp_ln30_reg_1119_pp0_iter26_reg;
  wire icmp_ln31_reg_1149;
  wire [13:0]indvar_flatten7_fu_144;
  wire [63:0]input_r;
  wire [63:0]input_r_read_reg_1114;
  wire interrupt;
  wire linebuf_1_U_n_0;
  wire linebuf_1_U_n_1;
  wire linebuf_1_U_n_2;
  wire linebuf_1_U_n_3;
  wire linebuf_1_U_n_4;
  wire linebuf_1_U_n_5;
  wire linebuf_1_U_n_6;
  wire linebuf_1_U_n_7;
  wire linebuf_1_U_n_8;
  wire linebuf_1_U_n_9;
  wire [7:0]linebuf_1_load_reg_1355;
  wire linebuf_1_load_reg_13550;
  wire [7:0]linebuf_1_load_reg_1355_pp0_iter18_reg;
  wire [7:0]linebuf_1_q0;
  wire linebuf_2_U_n_0;
  wire linebuf_2_U_n_1;
  wire linebuf_2_U_n_2;
  wire linebuf_2_U_n_3;
  wire linebuf_2_U_n_4;
  wire linebuf_2_U_n_5;
  wire linebuf_2_U_n_6;
  wire linebuf_2_U_n_7;
  wire linebuf_2_U_n_8;
  wire linebuf_2_U_n_9;
  wire [7:0]linebuf_2_load_reg_1360;
  wire [7:0]linebuf_2_load_reg_1360_pp0_iter18_reg;
  wire [7:0]linebuf_2_q0;
  wire linebuf_3_U_n_0;
  wire linebuf_3_U_n_1;
  wire [7:0]linebuf_3_q0;
  wire linebuf_4_U_n_0;
  wire linebuf_4_U_n_1;
  wire [7:0]linebuf_4_q0;
  wire linebuf_5_U_n_0;
  wire linebuf_5_U_n_1;
  wire [7:0]linebuf_5_q0;
  wire linebuf_6_U_n_0;
  wire linebuf_6_U_n_1;
  wire [7:0]linebuf_6_q0;
  wire linebuf_7_U_n_0;
  wire linebuf_7_U_n_1;
  wire [7:0]linebuf_7_q0;
  wire [7:0]linebuf_8_q0;
  wire linebuf_U_n_0;
  wire linebuf_U_n_1;
  wire [5:0]linebuf_addr_reg_1209;
  wire [5:0]linebuf_addr_reg_1209_pp0_iter14_reg;
  wire [5:0]linebuf_addr_reg_1209_pp0_iter15_reg;
  wire [5:0]linebuf_addr_reg_1209_pp0_iter16_reg;
  wire [7:0]linebuf_load_reg_1350;
  wire [7:0]linebuf_load_reg_1350_pp0_iter18_reg;
  wire [7:0]linebuf_q0;
  wire [63:2]\^m_axi_gmem0_ARADDR ;
  wire [3:0]\^m_axi_gmem0_ARLEN ;
  wire m_axi_gmem0_ARREADY;
  wire m_axi_gmem0_ARVALID;
  wire m_axi_gmem0_BREADY;
  wire m_axi_gmem0_BVALID;
  wire [31:0]m_axi_gmem0_RDATA;
  wire m_axi_gmem0_RLAST;
  wire m_axi_gmem0_RREADY;
  wire m_axi_gmem0_RVALID;
  wire [63:2]\^m_axi_gmem1_AWADDR ;
  wire [3:0]\^m_axi_gmem1_AWLEN ;
  wire m_axi_gmem1_AWREADY;
  wire m_axi_gmem1_AWVALID;
  wire m_axi_gmem1_BREADY;
  wire m_axi_gmem1_BVALID;
  wire m_axi_gmem1_RREADY;
  wire m_axi_gmem1_RVALID;
  wire [31:0]m_axi_gmem1_WDATA;
  wire m_axi_gmem1_WLAST;
  wire m_axi_gmem1_WREADY;
  wire [3:0]m_axi_gmem1_WSTRB;
  wire m_axi_gmem1_WVALID;
  wire [63:0]output_r;
  wire \output_r_read_reg_1109_pp0_iter19_reg_reg[0]_srl20_n_0 ;
  wire \output_r_read_reg_1109_pp0_iter19_reg_reg[10]_srl20_n_0 ;
  wire \output_r_read_reg_1109_pp0_iter19_reg_reg[11]_srl20_n_0 ;
  wire \output_r_read_reg_1109_pp0_iter19_reg_reg[12]_srl20_n_0 ;
  wire \output_r_read_reg_1109_pp0_iter19_reg_reg[13]_srl20_n_0 ;
  wire \output_r_read_reg_1109_pp0_iter19_reg_reg[14]_srl20_n_0 ;
  wire \output_r_read_reg_1109_pp0_iter19_reg_reg[15]_srl20_n_0 ;
  wire \output_r_read_reg_1109_pp0_iter19_reg_reg[16]_srl20_n_0 ;
  wire \output_r_read_reg_1109_pp0_iter19_reg_reg[17]_srl20_n_0 ;
  wire \output_r_read_reg_1109_pp0_iter19_reg_reg[18]_srl20_n_0 ;
  wire \output_r_read_reg_1109_pp0_iter19_reg_reg[19]_srl20_n_0 ;
  wire \output_r_read_reg_1109_pp0_iter19_reg_reg[1]_srl20_n_0 ;
  wire \output_r_read_reg_1109_pp0_iter19_reg_reg[20]_srl20_n_0 ;
  wire \output_r_read_reg_1109_pp0_iter19_reg_reg[21]_srl20_n_0 ;
  wire \output_r_read_reg_1109_pp0_iter19_reg_reg[22]_srl20_n_0 ;
  wire \output_r_read_reg_1109_pp0_iter19_reg_reg[23]_srl20_n_0 ;
  wire \output_r_read_reg_1109_pp0_iter19_reg_reg[24]_srl20_n_0 ;
  wire \output_r_read_reg_1109_pp0_iter19_reg_reg[25]_srl20_n_0 ;
  wire \output_r_read_reg_1109_pp0_iter19_reg_reg[26]_srl20_n_0 ;
  wire \output_r_read_reg_1109_pp0_iter19_reg_reg[27]_srl20_n_0 ;
  wire \output_r_read_reg_1109_pp0_iter19_reg_reg[28]_srl20_n_0 ;
  wire \output_r_read_reg_1109_pp0_iter19_reg_reg[29]_srl20_n_0 ;
  wire \output_r_read_reg_1109_pp0_iter19_reg_reg[2]_srl20_n_0 ;
  wire \output_r_read_reg_1109_pp0_iter19_reg_reg[30]_srl20_n_0 ;
  wire \output_r_read_reg_1109_pp0_iter19_reg_reg[31]_srl20_n_0 ;
  wire \output_r_read_reg_1109_pp0_iter19_reg_reg[32]_srl20_n_0 ;
  wire \output_r_read_reg_1109_pp0_iter19_reg_reg[33]_srl20_n_0 ;
  wire \output_r_read_reg_1109_pp0_iter19_reg_reg[34]_srl20_n_0 ;
  wire \output_r_read_reg_1109_pp0_iter19_reg_reg[35]_srl20_n_0 ;
  wire \output_r_read_reg_1109_pp0_iter19_reg_reg[36]_srl20_n_0 ;
  wire \output_r_read_reg_1109_pp0_iter19_reg_reg[37]_srl20_n_0 ;
  wire \output_r_read_reg_1109_pp0_iter19_reg_reg[38]_srl20_n_0 ;
  wire \output_r_read_reg_1109_pp0_iter19_reg_reg[39]_srl20_n_0 ;
  wire \output_r_read_reg_1109_pp0_iter19_reg_reg[3]_srl20_n_0 ;
  wire \output_r_read_reg_1109_pp0_iter19_reg_reg[40]_srl20_n_0 ;
  wire \output_r_read_reg_1109_pp0_iter19_reg_reg[41]_srl20_n_0 ;
  wire \output_r_read_reg_1109_pp0_iter19_reg_reg[42]_srl20_n_0 ;
  wire \output_r_read_reg_1109_pp0_iter19_reg_reg[43]_srl20_n_0 ;
  wire \output_r_read_reg_1109_pp0_iter19_reg_reg[44]_srl20_n_0 ;
  wire \output_r_read_reg_1109_pp0_iter19_reg_reg[45]_srl20_n_0 ;
  wire \output_r_read_reg_1109_pp0_iter19_reg_reg[46]_srl20_n_0 ;
  wire \output_r_read_reg_1109_pp0_iter19_reg_reg[47]_srl20_n_0 ;
  wire \output_r_read_reg_1109_pp0_iter19_reg_reg[48]_srl20_n_0 ;
  wire \output_r_read_reg_1109_pp0_iter19_reg_reg[49]_srl20_n_0 ;
  wire \output_r_read_reg_1109_pp0_iter19_reg_reg[4]_srl20_n_0 ;
  wire \output_r_read_reg_1109_pp0_iter19_reg_reg[50]_srl20_n_0 ;
  wire \output_r_read_reg_1109_pp0_iter19_reg_reg[51]_srl20_n_0 ;
  wire \output_r_read_reg_1109_pp0_iter19_reg_reg[52]_srl20_n_0 ;
  wire \output_r_read_reg_1109_pp0_iter19_reg_reg[53]_srl20_n_0 ;
  wire \output_r_read_reg_1109_pp0_iter19_reg_reg[54]_srl20_n_0 ;
  wire \output_r_read_reg_1109_pp0_iter19_reg_reg[55]_srl20_n_0 ;
  wire \output_r_read_reg_1109_pp0_iter19_reg_reg[56]_srl20_n_0 ;
  wire \output_r_read_reg_1109_pp0_iter19_reg_reg[57]_srl20_n_0 ;
  wire \output_r_read_reg_1109_pp0_iter19_reg_reg[58]_srl20_n_0 ;
  wire \output_r_read_reg_1109_pp0_iter19_reg_reg[59]_srl20_n_0 ;
  wire \output_r_read_reg_1109_pp0_iter19_reg_reg[5]_srl20_n_0 ;
  wire \output_r_read_reg_1109_pp0_iter19_reg_reg[60]_srl20_n_0 ;
  wire \output_r_read_reg_1109_pp0_iter19_reg_reg[61]_srl20_n_0 ;
  wire \output_r_read_reg_1109_pp0_iter19_reg_reg[62]_srl20_n_0 ;
  wire \output_r_read_reg_1109_pp0_iter19_reg_reg[63]_srl20_n_0 ;
  wire \output_r_read_reg_1109_pp0_iter19_reg_reg[6]_srl20_n_0 ;
  wire \output_r_read_reg_1109_pp0_iter19_reg_reg[7]_srl20_n_0 ;
  wire \output_r_read_reg_1109_pp0_iter19_reg_reg[8]_srl20_n_0 ;
  wire \output_r_read_reg_1109_pp0_iter19_reg_reg[9]_srl20_n_0 ;
  wire [63:0]output_r_read_reg_1109_pp0_iter20_reg;
  wire p_1_in__0;
  wire p_61_in;
  wire [7:0]q1;
  wire [7:0]reg_499;
  wire reg_4990;
  wire \reg_499_pp0_iter18_reg_reg[0]_srl4_n_0 ;
  wire \reg_499_pp0_iter18_reg_reg[1]_srl4_n_0 ;
  wire \reg_499_pp0_iter18_reg_reg[2]_srl4_n_0 ;
  wire \reg_499_pp0_iter18_reg_reg[3]_srl4_n_0 ;
  wire \reg_499_pp0_iter18_reg_reg[4]_srl4_n_0 ;
  wire \reg_499_pp0_iter18_reg_reg[5]_srl4_n_0 ;
  wire \reg_499_pp0_iter18_reg_reg[6]_srl4_n_0 ;
  wire \reg_499_pp0_iter18_reg_reg[7]_srl4_n_0 ;
  wire [7:0]reg_499_pp0_iter19_reg;
  wire [7:0]reg_503;
  wire reg_5030;
  wire \reg_503_pp0_iter18_reg_reg[0]_srl4_n_0 ;
  wire \reg_503_pp0_iter18_reg_reg[1]_srl4_n_0 ;
  wire \reg_503_pp0_iter18_reg_reg[2]_srl4_n_0 ;
  wire \reg_503_pp0_iter18_reg_reg[3]_srl4_n_0 ;
  wire \reg_503_pp0_iter18_reg_reg[4]_srl4_n_0 ;
  wire \reg_503_pp0_iter18_reg_reg[5]_srl4_n_0 ;
  wire \reg_503_pp0_iter18_reg_reg[6]_srl4_n_0 ;
  wire \reg_503_pp0_iter18_reg_reg[7]_srl4_n_0 ;
  wire [7:0]reg_503_pp0_iter19_reg;
  wire [7:0]reg_507;
  wire reg_5070;
  wire \reg_507_pp0_iter18_reg_reg[0]_srl4_n_0 ;
  wire \reg_507_pp0_iter18_reg_reg[1]_srl4_n_0 ;
  wire \reg_507_pp0_iter18_reg_reg[2]_srl4_n_0 ;
  wire \reg_507_pp0_iter18_reg_reg[3]_srl4_n_0 ;
  wire \reg_507_pp0_iter18_reg_reg[4]_srl4_n_0 ;
  wire \reg_507_pp0_iter18_reg_reg[5]_srl4_n_0 ;
  wire \reg_507_pp0_iter18_reg_reg[6]_srl4_n_0 ;
  wire \reg_507_pp0_iter18_reg_reg[7]_srl4_n_0 ;
  wire [7:0]reg_507_pp0_iter19_reg;
  wire [7:0]reg_511;
  wire reg_5110;
  wire [7:0]reg_511_pp0_iter17_reg;
  wire [7:0]reg_511_pp0_iter18_reg;
  wire [7:0]reg_515;
  wire reg_5150;
  wire [7:0]reg_515_pp0_iter17_reg;
  wire [7:0]reg_515_pp0_iter18_reg;
  wire [7:0]reg_519;
  wire reg_5190;
  wire [7:0]reg_519_pp0_iter17_reg;
  wire [7:0]reg_519_pp0_iter18_reg;
  wire reset;
  wire rewind_ap_ready_reg;
  wire [7:0]row8_fu_148;
  wire \row8_fu_148[0]_i_1_n_0 ;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire [6:0]sel0;
  wire \select_ln63_reg_1416[0]_i_1_n_0 ;
  wire \select_ln63_reg_1416[1]_i_1_n_0 ;
  wire \select_ln63_reg_1416[2]_i_1_n_0 ;
  wire \select_ln63_reg_1416[3]_i_1_n_0 ;
  wire \select_ln63_reg_1416[4]_i_1_n_0 ;
  wire \select_ln63_reg_1416[5]_i_1_n_0 ;
  wire \select_ln63_reg_1416[6]_i_1_n_0 ;
  wire \select_ln63_reg_1416[7]_i_1_n_0 ;
  wire \select_ln63_reg_1416_reg_n_0_[0] ;
  wire \select_ln63_reg_1416_reg_n_0_[1] ;
  wire \select_ln63_reg_1416_reg_n_0_[2] ;
  wire \select_ln63_reg_1416_reg_n_0_[3] ;
  wire \select_ln63_reg_1416_reg_n_0_[4] ;
  wire \select_ln63_reg_1416_reg_n_0_[5] ;
  wire \select_ln63_reg_1416_reg_n_0_[6] ;
  wire \select_ln63_reg_1416_reg_n_0_[7] ;
  wire [10:3]shl_ln_fu_996_p3;
  wire sparsemux_7_2_8_1_1_U11_n_0;
  wire sparsemux_7_2_8_1_1_U11_n_1;
  wire sparsemux_7_2_8_1_1_U12_n_0;
  wire sparsemux_7_2_8_1_1_U12_n_1;
  wire sparsemux_7_2_8_1_1_U12_n_10;
  wire sparsemux_7_2_8_1_1_U12_n_2;
  wire sparsemux_7_2_8_1_1_U12_n_3;
  wire sparsemux_7_2_8_1_1_U12_n_4;
  wire sparsemux_7_2_8_1_1_U12_n_5;
  wire sparsemux_7_2_8_1_1_U12_n_6;
  wire sparsemux_7_2_8_1_1_U12_n_7;
  wire sparsemux_7_2_8_1_1_U12_n_8;
  wire sparsemux_7_2_8_1_1_U12_n_9;
  wire [6:0]tmp_10_fu_643_p4;
  wire tmp_11_reg_1184_reg_i_1_n_0;
  wire tmp_11_reg_1184_reg_i_2_n_0;
  wire tmp_11_reg_1184_reg_i_3_n_0;
  wire tmp_11_reg_1184_reg_i_4_n_0;
  wire tmp_11_reg_1184_reg_i_5_n_0;
  wire tmp_11_reg_1184_reg_n_100;
  wire tmp_11_reg_1184_reg_n_101;
  wire tmp_11_reg_1184_reg_n_102;
  wire tmp_11_reg_1184_reg_n_103;
  wire tmp_11_reg_1184_reg_n_104;
  wire tmp_11_reg_1184_reg_n_105;
  wire tmp_11_reg_1184_reg_n_91;
  wire tmp_11_reg_1184_reg_n_92;
  wire tmp_11_reg_1184_reg_n_93;
  wire tmp_11_reg_1184_reg_n_94;
  wire tmp_11_reg_1184_reg_n_95;
  wire tmp_11_reg_1184_reg_n_96;
  wire tmp_11_reg_1184_reg_n_97;
  wire tmp_11_reg_1184_reg_n_98;
  wire tmp_11_reg_1184_reg_n_99;
  wire tmp_12_reg_1189_reg_i_1_n_0;
  wire tmp_12_reg_1189_reg_i_2_n_0;
  wire tmp_12_reg_1189_reg_i_3_n_0;
  wire tmp_12_reg_1189_reg_i_4_n_0;
  wire tmp_12_reg_1189_reg_i_5_n_0;
  wire tmp_12_reg_1189_reg_i_6_n_0;
  wire tmp_12_reg_1189_reg_i_8_n_0;
  wire tmp_12_reg_1189_reg_n_100;
  wire tmp_12_reg_1189_reg_n_101;
  wire tmp_12_reg_1189_reg_n_102;
  wire tmp_12_reg_1189_reg_n_103;
  wire tmp_12_reg_1189_reg_n_104;
  wire tmp_12_reg_1189_reg_n_105;
  wire tmp_12_reg_1189_reg_n_91;
  wire tmp_12_reg_1189_reg_n_92;
  wire tmp_12_reg_1189_reg_n_93;
  wire tmp_12_reg_1189_reg_n_94;
  wire tmp_12_reg_1189_reg_n_95;
  wire tmp_12_reg_1189_reg_n_96;
  wire tmp_12_reg_1189_reg_n_97;
  wire tmp_12_reg_1189_reg_n_98;
  wire tmp_12_reg_1189_reg_n_99;
  wire tmp_13_reg_1405;
  wire [7:0]tmp_1_fu_774_p9;
  wire [7:0]tmp_1_reg_1289;
  wire [7:0]tmp_1_reg_1289_pp0_iter15_reg;
  wire [7:0]tmp_1_reg_1289_pp0_iter16_reg;
  wire [7:0]tmp_3_fu_837_p9;
  wire [7:0]tmp_5_fu_905_p9;
  wire [2:2]tmp_6_fu_950_p9;
  wire \tmp_9_reg_1140_pp0_iter11_reg_reg[0]_srl9_n_0 ;
  wire \tmp_9_reg_1140_pp0_iter11_reg_reg[1]_srl9_n_0 ;
  wire \tmp_9_reg_1140_pp0_iter11_reg_reg[2]_srl9_n_0 ;
  wire \tmp_9_reg_1140_pp0_iter11_reg_reg[3]_srl9_n_0 ;
  wire \tmp_9_reg_1140_pp0_iter11_reg_reg[4]_srl9_n_0 ;
  wire \tmp_9_reg_1140_pp0_iter11_reg_reg[5]_srl9_n_0 ;
  wire \tmp_9_reg_1140_pp0_iter12_reg_reg[0]__0_n_0 ;
  wire \tmp_9_reg_1140_pp0_iter12_reg_reg[1]__0_n_0 ;
  wire \tmp_9_reg_1140_pp0_iter12_reg_reg[2]__0_n_0 ;
  wire \tmp_9_reg_1140_pp0_iter12_reg_reg[3]__0_n_0 ;
  wire \tmp_9_reg_1140_pp0_iter12_reg_reg[4]__0_n_0 ;
  wire \tmp_9_reg_1140_pp0_iter12_reg_reg[5]__0_n_0 ;
  wire [5:0]tmp_9_reg_1140_pp0_iter2_reg;
  wire tmp_9_reg_1140_reg_i_8_n_0;
  wire tmp_9_reg_1140_reg_n_100;
  wire tmp_9_reg_1140_reg_n_101;
  wire tmp_9_reg_1140_reg_n_102;
  wire tmp_9_reg_1140_reg_n_103;
  wire tmp_9_reg_1140_reg_n_104;
  wire tmp_9_reg_1140_reg_n_105;
  wire tmp_9_reg_1140_reg_n_96;
  wire tmp_9_reg_1140_reg_n_97;
  wire tmp_9_reg_1140_reg_n_98;
  wire tmp_9_reg_1140_reg_n_99;
  wire [7:0]tmp_fu_793_p9;
  wire [7:0]tmp_reg_1327;
  wire [1:0]trunc_ln31_1_reg_1172;
  wire [1:0]trunc_ln31_1_reg_1172_pp0_iter13_reg;
  wire [1:0]trunc_ln31_1_reg_1172_pp0_iter14_reg;
  wire [1:0]trunc_ln31_1_reg_1172_pp0_iter15_reg;
  wire [1:0]trunc_ln31_1_reg_1172_pp0_iter16_reg;
  wire [1:0]trunc_ln31_1_reg_1172_pp0_iter17_reg;
  wire [1:0]trunc_ln31_1_reg_1172_pp0_iter18_reg;
  wire [1:0]trunc_ln31_1_reg_1172_pp0_iter19_reg;
  wire [6:0]trunc_ln31_reg_1134_pp0_iter10_reg;
  wire \trunc_ln31_reg_1134_pp0_iter2_reg_reg[6]_srl2_n_0 ;
  wire [6:6]trunc_ln31_reg_1134_pp0_iter3_reg;
  wire \trunc_ln31_reg_1134_pp0_iter3_reg_reg[5]_srl3_n_0 ;
  wire [5:5]trunc_ln31_reg_1134_pp0_iter4_reg;
  wire \trunc_ln31_reg_1134_pp0_iter4_reg_reg[4]_srl4_n_0 ;
  wire [4:4]trunc_ln31_reg_1134_pp0_iter5_reg;
  wire \trunc_ln31_reg_1134_pp0_iter5_reg_reg[3]_srl5_n_0 ;
  wire [3:3]trunc_ln31_reg_1134_pp0_iter6_reg;
  wire \trunc_ln31_reg_1134_pp0_iter6_reg_reg[2]_srl6_n_0 ;
  wire [2:2]trunc_ln31_reg_1134_pp0_iter7_reg;
  wire \trunc_ln31_reg_1134_pp0_iter7_reg_reg[1]_srl7_n_0 ;
  wire [1:1]trunc_ln31_reg_1134_pp0_iter8_reg;
  wire \trunc_ln31_reg_1134_pp0_iter8_reg_reg[0]_srl8_n_0 ;
  wire [1:0]trunc_ln31_reg_1134_pp0_iter9_reg;
  wire \trunc_ln31_reg_1134_pp0_iter9_reg_reg[2]_srl2_n_0 ;
  wire \trunc_ln31_reg_1134_pp0_iter9_reg_reg[3]_srl3_n_0 ;
  wire \trunc_ln31_reg_1134_pp0_iter9_reg_reg[4]_srl4_n_0 ;
  wire \trunc_ln31_reg_1134_pp0_iter9_reg_reg[5]_srl5_n_0 ;
  wire \trunc_ln31_reg_1134_pp0_iter9_reg_reg[6]_srl6_n_0 ;
  wire [10:0]trunc_ln50_reg_1400;
  wire urem_8ns_3ns_2_12_1_U2_n_1;
  wire urem_8ns_3ns_2_12_1_U2_n_2;
  wire [5:0]zext_ln46_1_reg_1249;
  wire [5:0]zext_ln46_1_reg_1249_pp0_iter14_reg;
  wire [5:0]zext_ln46_1_reg_1249_pp0_iter15_reg;
  wire [5:0]zext_ln46_1_reg_1249_pp0_iter16_reg;
  wire [5:0]zext_ln46_reg_1239;
  wire [5:0]zext_ln46_reg_1239_pp0_iter14_reg;
  wire [5:0]zext_ln46_reg_1239_pp0_iter15_reg;
  wire [3:0]\NLW_add_ln55_1_reg_1380_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:1]\NLW_add_ln55_1_reg_1380_reg[9]_i_1_O_UNCONNECTED ;
  wire NLW_ap_loop_exit_ready_pp0_iter25_reg_reg_srl24_Q31_UNCONNECTED;
  wire \NLW_first_iter_0_reg_476_pp0_iter19_reg_reg[0]_srl19_Q31_UNCONNECTED ;
  wire \NLW_icmp_ln30_reg_1119_pp0_iter25_reg_reg[0]_srl24_Q31_UNCONNECTED ;
  wire \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[0]_srl20_Q31_UNCONNECTED ;
  wire \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[10]_srl20_Q31_UNCONNECTED ;
  wire \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[11]_srl20_Q31_UNCONNECTED ;
  wire \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[12]_srl20_Q31_UNCONNECTED ;
  wire \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[13]_srl20_Q31_UNCONNECTED ;
  wire \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[14]_srl20_Q31_UNCONNECTED ;
  wire \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[15]_srl20_Q31_UNCONNECTED ;
  wire \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[16]_srl20_Q31_UNCONNECTED ;
  wire \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[17]_srl20_Q31_UNCONNECTED ;
  wire \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[18]_srl20_Q31_UNCONNECTED ;
  wire \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[19]_srl20_Q31_UNCONNECTED ;
  wire \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[1]_srl20_Q31_UNCONNECTED ;
  wire \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[20]_srl20_Q31_UNCONNECTED ;
  wire \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[21]_srl20_Q31_UNCONNECTED ;
  wire \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[22]_srl20_Q31_UNCONNECTED ;
  wire \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[23]_srl20_Q31_UNCONNECTED ;
  wire \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[24]_srl20_Q31_UNCONNECTED ;
  wire \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[25]_srl20_Q31_UNCONNECTED ;
  wire \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[26]_srl20_Q31_UNCONNECTED ;
  wire \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[27]_srl20_Q31_UNCONNECTED ;
  wire \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[28]_srl20_Q31_UNCONNECTED ;
  wire \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[29]_srl20_Q31_UNCONNECTED ;
  wire \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[2]_srl20_Q31_UNCONNECTED ;
  wire \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[30]_srl20_Q31_UNCONNECTED ;
  wire \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[31]_srl20_Q31_UNCONNECTED ;
  wire \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[32]_srl20_Q31_UNCONNECTED ;
  wire \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[33]_srl20_Q31_UNCONNECTED ;
  wire \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[34]_srl20_Q31_UNCONNECTED ;
  wire \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[35]_srl20_Q31_UNCONNECTED ;
  wire \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[36]_srl20_Q31_UNCONNECTED ;
  wire \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[37]_srl20_Q31_UNCONNECTED ;
  wire \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[38]_srl20_Q31_UNCONNECTED ;
  wire \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[39]_srl20_Q31_UNCONNECTED ;
  wire \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[3]_srl20_Q31_UNCONNECTED ;
  wire \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[40]_srl20_Q31_UNCONNECTED ;
  wire \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[41]_srl20_Q31_UNCONNECTED ;
  wire \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[42]_srl20_Q31_UNCONNECTED ;
  wire \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[43]_srl20_Q31_UNCONNECTED ;
  wire \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[44]_srl20_Q31_UNCONNECTED ;
  wire \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[45]_srl20_Q31_UNCONNECTED ;
  wire \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[46]_srl20_Q31_UNCONNECTED ;
  wire \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[47]_srl20_Q31_UNCONNECTED ;
  wire \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[48]_srl20_Q31_UNCONNECTED ;
  wire \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[49]_srl20_Q31_UNCONNECTED ;
  wire \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[4]_srl20_Q31_UNCONNECTED ;
  wire \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[50]_srl20_Q31_UNCONNECTED ;
  wire \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[51]_srl20_Q31_UNCONNECTED ;
  wire \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[52]_srl20_Q31_UNCONNECTED ;
  wire \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[53]_srl20_Q31_UNCONNECTED ;
  wire \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[54]_srl20_Q31_UNCONNECTED ;
  wire \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[55]_srl20_Q31_UNCONNECTED ;
  wire \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[56]_srl20_Q31_UNCONNECTED ;
  wire \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[57]_srl20_Q31_UNCONNECTED ;
  wire \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[58]_srl20_Q31_UNCONNECTED ;
  wire \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[59]_srl20_Q31_UNCONNECTED ;
  wire \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[5]_srl20_Q31_UNCONNECTED ;
  wire \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[60]_srl20_Q31_UNCONNECTED ;
  wire \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[61]_srl20_Q31_UNCONNECTED ;
  wire \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[62]_srl20_Q31_UNCONNECTED ;
  wire \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[63]_srl20_Q31_UNCONNECTED ;
  wire \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[6]_srl20_Q31_UNCONNECTED ;
  wire \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[7]_srl20_Q31_UNCONNECTED ;
  wire \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[8]_srl20_Q31_UNCONNECTED ;
  wire \NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[9]_srl20_Q31_UNCONNECTED ;
  wire NLW_tmp_11_reg_1184_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_11_reg_1184_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_11_reg_1184_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_11_reg_1184_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_11_reg_1184_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_11_reg_1184_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_11_reg_1184_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_11_reg_1184_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_11_reg_1184_reg_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_tmp_11_reg_1184_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp_11_reg_1184_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_12_reg_1189_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_12_reg_1189_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_12_reg_1189_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_12_reg_1189_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_12_reg_1189_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_12_reg_1189_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_12_reg_1189_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_12_reg_1189_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_12_reg_1189_reg_CARRYOUT_UNCONNECTED;
  wire [47:15]NLW_tmp_12_reg_1189_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp_12_reg_1189_reg_PCOUT_UNCONNECTED;
  wire NLW_tmp_9_reg_1140_reg_CARRYCASCOUT_UNCONNECTED;
  wire NLW_tmp_9_reg_1140_reg_MULTSIGNOUT_UNCONNECTED;
  wire NLW_tmp_9_reg_1140_reg_OVERFLOW_UNCONNECTED;
  wire NLW_tmp_9_reg_1140_reg_PATTERNBDETECT_UNCONNECTED;
  wire NLW_tmp_9_reg_1140_reg_PATTERNDETECT_UNCONNECTED;
  wire NLW_tmp_9_reg_1140_reg_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_tmp_9_reg_1140_reg_ACOUT_UNCONNECTED;
  wire [17:0]NLW_tmp_9_reg_1140_reg_BCOUT_UNCONNECTED;
  wire [3:0]NLW_tmp_9_reg_1140_reg_CARRYOUT_UNCONNECTED;
  wire [47:16]NLW_tmp_9_reg_1140_reg_P_UNCONNECTED;
  wire [47:0]NLW_tmp_9_reg_1140_reg_PCOUT_UNCONNECTED;

  assign m_axi_gmem0_ARADDR[63:2] = \^m_axi_gmem0_ARADDR [63:2];
  assign m_axi_gmem0_ARADDR[1] = \<const0> ;
  assign m_axi_gmem0_ARADDR[0] = \<const0> ;
  assign m_axi_gmem0_ARBURST[1] = \<const0> ;
  assign m_axi_gmem0_ARBURST[0] = \<const0> ;
  assign m_axi_gmem0_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem0_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem0_ARCACHE[1] = \<const0> ;
  assign m_axi_gmem0_ARCACHE[0] = \<const0> ;
  assign m_axi_gmem0_ARID[0] = \<const0> ;
  assign m_axi_gmem0_ARLEN[7] = \<const0> ;
  assign m_axi_gmem0_ARLEN[6] = \<const0> ;
  assign m_axi_gmem0_ARLEN[5] = \<const0> ;
  assign m_axi_gmem0_ARLEN[4] = \<const0> ;
  assign m_axi_gmem0_ARLEN[3:0] = \^m_axi_gmem0_ARLEN [3:0];
  assign m_axi_gmem0_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem0_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem0_ARPROT[2] = \<const0> ;
  assign m_axi_gmem0_ARPROT[1] = \<const0> ;
  assign m_axi_gmem0_ARPROT[0] = \<const0> ;
  assign m_axi_gmem0_ARQOS[3] = \<const0> ;
  assign m_axi_gmem0_ARQOS[2] = \<const0> ;
  assign m_axi_gmem0_ARQOS[1] = \<const0> ;
  assign m_axi_gmem0_ARQOS[0] = \<const0> ;
  assign m_axi_gmem0_ARREGION[3] = \<const0> ;
  assign m_axi_gmem0_ARREGION[2] = \<const0> ;
  assign m_axi_gmem0_ARREGION[1] = \<const0> ;
  assign m_axi_gmem0_ARREGION[0] = \<const0> ;
  assign m_axi_gmem0_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem0_ARSIZE[1] = \<const0> ;
  assign m_axi_gmem0_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem0_ARUSER[0] = \<const0> ;
  assign m_axi_gmem0_AWADDR[63] = \<const0> ;
  assign m_axi_gmem0_AWADDR[62] = \<const0> ;
  assign m_axi_gmem0_AWADDR[61] = \<const0> ;
  assign m_axi_gmem0_AWADDR[60] = \<const0> ;
  assign m_axi_gmem0_AWADDR[59] = \<const0> ;
  assign m_axi_gmem0_AWADDR[58] = \<const0> ;
  assign m_axi_gmem0_AWADDR[57] = \<const0> ;
  assign m_axi_gmem0_AWADDR[56] = \<const0> ;
  assign m_axi_gmem0_AWADDR[55] = \<const0> ;
  assign m_axi_gmem0_AWADDR[54] = \<const0> ;
  assign m_axi_gmem0_AWADDR[53] = \<const0> ;
  assign m_axi_gmem0_AWADDR[52] = \<const0> ;
  assign m_axi_gmem0_AWADDR[51] = \<const0> ;
  assign m_axi_gmem0_AWADDR[50] = \<const0> ;
  assign m_axi_gmem0_AWADDR[49] = \<const0> ;
  assign m_axi_gmem0_AWADDR[48] = \<const0> ;
  assign m_axi_gmem0_AWADDR[47] = \<const0> ;
  assign m_axi_gmem0_AWADDR[46] = \<const0> ;
  assign m_axi_gmem0_AWADDR[45] = \<const0> ;
  assign m_axi_gmem0_AWADDR[44] = \<const0> ;
  assign m_axi_gmem0_AWADDR[43] = \<const0> ;
  assign m_axi_gmem0_AWADDR[42] = \<const0> ;
  assign m_axi_gmem0_AWADDR[41] = \<const0> ;
  assign m_axi_gmem0_AWADDR[40] = \<const0> ;
  assign m_axi_gmem0_AWADDR[39] = \<const0> ;
  assign m_axi_gmem0_AWADDR[38] = \<const0> ;
  assign m_axi_gmem0_AWADDR[37] = \<const0> ;
  assign m_axi_gmem0_AWADDR[36] = \<const0> ;
  assign m_axi_gmem0_AWADDR[35] = \<const0> ;
  assign m_axi_gmem0_AWADDR[34] = \<const0> ;
  assign m_axi_gmem0_AWADDR[33] = \<const0> ;
  assign m_axi_gmem0_AWADDR[32] = \<const0> ;
  assign m_axi_gmem0_AWADDR[31] = \<const0> ;
  assign m_axi_gmem0_AWADDR[30] = \<const0> ;
  assign m_axi_gmem0_AWADDR[29] = \<const0> ;
  assign m_axi_gmem0_AWADDR[28] = \<const0> ;
  assign m_axi_gmem0_AWADDR[27] = \<const0> ;
  assign m_axi_gmem0_AWADDR[26] = \<const0> ;
  assign m_axi_gmem0_AWADDR[25] = \<const0> ;
  assign m_axi_gmem0_AWADDR[24] = \<const0> ;
  assign m_axi_gmem0_AWADDR[23] = \<const0> ;
  assign m_axi_gmem0_AWADDR[22] = \<const0> ;
  assign m_axi_gmem0_AWADDR[21] = \<const0> ;
  assign m_axi_gmem0_AWADDR[20] = \<const0> ;
  assign m_axi_gmem0_AWADDR[19] = \<const0> ;
  assign m_axi_gmem0_AWADDR[18] = \<const0> ;
  assign m_axi_gmem0_AWADDR[17] = \<const0> ;
  assign m_axi_gmem0_AWADDR[16] = \<const0> ;
  assign m_axi_gmem0_AWADDR[15] = \<const0> ;
  assign m_axi_gmem0_AWADDR[14] = \<const0> ;
  assign m_axi_gmem0_AWADDR[13] = \<const0> ;
  assign m_axi_gmem0_AWADDR[12] = \<const0> ;
  assign m_axi_gmem0_AWADDR[11] = \<const0> ;
  assign m_axi_gmem0_AWADDR[10] = \<const0> ;
  assign m_axi_gmem0_AWADDR[9] = \<const0> ;
  assign m_axi_gmem0_AWADDR[8] = \<const0> ;
  assign m_axi_gmem0_AWADDR[7] = \<const0> ;
  assign m_axi_gmem0_AWADDR[6] = \<const0> ;
  assign m_axi_gmem0_AWADDR[5] = \<const0> ;
  assign m_axi_gmem0_AWADDR[4] = \<const0> ;
  assign m_axi_gmem0_AWADDR[3] = \<const0> ;
  assign m_axi_gmem0_AWADDR[2] = \<const0> ;
  assign m_axi_gmem0_AWADDR[1] = \<const0> ;
  assign m_axi_gmem0_AWADDR[0] = \<const0> ;
  assign m_axi_gmem0_AWBURST[1] = \<const0> ;
  assign m_axi_gmem0_AWBURST[0] = \<const0> ;
  assign m_axi_gmem0_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem0_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem0_AWCACHE[1] = \<const0> ;
  assign m_axi_gmem0_AWCACHE[0] = \<const0> ;
  assign m_axi_gmem0_AWID[0] = \<const0> ;
  assign m_axi_gmem0_AWLEN[7] = \<const0> ;
  assign m_axi_gmem0_AWLEN[6] = \<const0> ;
  assign m_axi_gmem0_AWLEN[5] = \<const0> ;
  assign m_axi_gmem0_AWLEN[4] = \<const0> ;
  assign m_axi_gmem0_AWLEN[3] = \<const0> ;
  assign m_axi_gmem0_AWLEN[2] = \<const0> ;
  assign m_axi_gmem0_AWLEN[1] = \<const0> ;
  assign m_axi_gmem0_AWLEN[0] = \<const0> ;
  assign m_axi_gmem0_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem0_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem0_AWPROT[2] = \<const0> ;
  assign m_axi_gmem0_AWPROT[1] = \<const0> ;
  assign m_axi_gmem0_AWPROT[0] = \<const0> ;
  assign m_axi_gmem0_AWQOS[3] = \<const0> ;
  assign m_axi_gmem0_AWQOS[2] = \<const0> ;
  assign m_axi_gmem0_AWQOS[1] = \<const0> ;
  assign m_axi_gmem0_AWQOS[0] = \<const0> ;
  assign m_axi_gmem0_AWREGION[3] = \<const0> ;
  assign m_axi_gmem0_AWREGION[2] = \<const0> ;
  assign m_axi_gmem0_AWREGION[1] = \<const0> ;
  assign m_axi_gmem0_AWREGION[0] = \<const0> ;
  assign m_axi_gmem0_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem0_AWSIZE[1] = \<const0> ;
  assign m_axi_gmem0_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem0_AWUSER[0] = \<const0> ;
  assign m_axi_gmem0_AWVALID = \<const0> ;
  assign m_axi_gmem0_WDATA[31] = \<const0> ;
  assign m_axi_gmem0_WDATA[30] = \<const0> ;
  assign m_axi_gmem0_WDATA[29] = \<const0> ;
  assign m_axi_gmem0_WDATA[28] = \<const0> ;
  assign m_axi_gmem0_WDATA[27] = \<const0> ;
  assign m_axi_gmem0_WDATA[26] = \<const0> ;
  assign m_axi_gmem0_WDATA[25] = \<const0> ;
  assign m_axi_gmem0_WDATA[24] = \<const0> ;
  assign m_axi_gmem0_WDATA[23] = \<const0> ;
  assign m_axi_gmem0_WDATA[22] = \<const0> ;
  assign m_axi_gmem0_WDATA[21] = \<const0> ;
  assign m_axi_gmem0_WDATA[20] = \<const0> ;
  assign m_axi_gmem0_WDATA[19] = \<const0> ;
  assign m_axi_gmem0_WDATA[18] = \<const0> ;
  assign m_axi_gmem0_WDATA[17] = \<const0> ;
  assign m_axi_gmem0_WDATA[16] = \<const0> ;
  assign m_axi_gmem0_WDATA[15] = \<const0> ;
  assign m_axi_gmem0_WDATA[14] = \<const0> ;
  assign m_axi_gmem0_WDATA[13] = \<const0> ;
  assign m_axi_gmem0_WDATA[12] = \<const0> ;
  assign m_axi_gmem0_WDATA[11] = \<const0> ;
  assign m_axi_gmem0_WDATA[10] = \<const0> ;
  assign m_axi_gmem0_WDATA[9] = \<const0> ;
  assign m_axi_gmem0_WDATA[8] = \<const0> ;
  assign m_axi_gmem0_WDATA[7] = \<const0> ;
  assign m_axi_gmem0_WDATA[6] = \<const0> ;
  assign m_axi_gmem0_WDATA[5] = \<const0> ;
  assign m_axi_gmem0_WDATA[4] = \<const0> ;
  assign m_axi_gmem0_WDATA[3] = \<const0> ;
  assign m_axi_gmem0_WDATA[2] = \<const0> ;
  assign m_axi_gmem0_WDATA[1] = \<const0> ;
  assign m_axi_gmem0_WDATA[0] = \<const0> ;
  assign m_axi_gmem0_WID[0] = \<const0> ;
  assign m_axi_gmem0_WLAST = \<const0> ;
  assign m_axi_gmem0_WSTRB[3] = \<const0> ;
  assign m_axi_gmem0_WSTRB[2] = \<const0> ;
  assign m_axi_gmem0_WSTRB[1] = \<const0> ;
  assign m_axi_gmem0_WSTRB[0] = \<const0> ;
  assign m_axi_gmem0_WUSER[0] = \<const0> ;
  assign m_axi_gmem0_WVALID = \<const0> ;
  assign m_axi_gmem1_ARADDR[63] = \<const0> ;
  assign m_axi_gmem1_ARADDR[62] = \<const0> ;
  assign m_axi_gmem1_ARADDR[61] = \<const0> ;
  assign m_axi_gmem1_ARADDR[60] = \<const0> ;
  assign m_axi_gmem1_ARADDR[59] = \<const0> ;
  assign m_axi_gmem1_ARADDR[58] = \<const0> ;
  assign m_axi_gmem1_ARADDR[57] = \<const0> ;
  assign m_axi_gmem1_ARADDR[56] = \<const0> ;
  assign m_axi_gmem1_ARADDR[55] = \<const0> ;
  assign m_axi_gmem1_ARADDR[54] = \<const0> ;
  assign m_axi_gmem1_ARADDR[53] = \<const0> ;
  assign m_axi_gmem1_ARADDR[52] = \<const0> ;
  assign m_axi_gmem1_ARADDR[51] = \<const0> ;
  assign m_axi_gmem1_ARADDR[50] = \<const0> ;
  assign m_axi_gmem1_ARADDR[49] = \<const0> ;
  assign m_axi_gmem1_ARADDR[48] = \<const0> ;
  assign m_axi_gmem1_ARADDR[47] = \<const0> ;
  assign m_axi_gmem1_ARADDR[46] = \<const0> ;
  assign m_axi_gmem1_ARADDR[45] = \<const0> ;
  assign m_axi_gmem1_ARADDR[44] = \<const0> ;
  assign m_axi_gmem1_ARADDR[43] = \<const0> ;
  assign m_axi_gmem1_ARADDR[42] = \<const0> ;
  assign m_axi_gmem1_ARADDR[41] = \<const0> ;
  assign m_axi_gmem1_ARADDR[40] = \<const0> ;
  assign m_axi_gmem1_ARADDR[39] = \<const0> ;
  assign m_axi_gmem1_ARADDR[38] = \<const0> ;
  assign m_axi_gmem1_ARADDR[37] = \<const0> ;
  assign m_axi_gmem1_ARADDR[36] = \<const0> ;
  assign m_axi_gmem1_ARADDR[35] = \<const0> ;
  assign m_axi_gmem1_ARADDR[34] = \<const0> ;
  assign m_axi_gmem1_ARADDR[33] = \<const0> ;
  assign m_axi_gmem1_ARADDR[32] = \<const0> ;
  assign m_axi_gmem1_ARADDR[31] = \<const0> ;
  assign m_axi_gmem1_ARADDR[30] = \<const0> ;
  assign m_axi_gmem1_ARADDR[29] = \<const0> ;
  assign m_axi_gmem1_ARADDR[28] = \<const0> ;
  assign m_axi_gmem1_ARADDR[27] = \<const0> ;
  assign m_axi_gmem1_ARADDR[26] = \<const0> ;
  assign m_axi_gmem1_ARADDR[25] = \<const0> ;
  assign m_axi_gmem1_ARADDR[24] = \<const0> ;
  assign m_axi_gmem1_ARADDR[23] = \<const0> ;
  assign m_axi_gmem1_ARADDR[22] = \<const0> ;
  assign m_axi_gmem1_ARADDR[21] = \<const0> ;
  assign m_axi_gmem1_ARADDR[20] = \<const0> ;
  assign m_axi_gmem1_ARADDR[19] = \<const0> ;
  assign m_axi_gmem1_ARADDR[18] = \<const0> ;
  assign m_axi_gmem1_ARADDR[17] = \<const0> ;
  assign m_axi_gmem1_ARADDR[16] = \<const0> ;
  assign m_axi_gmem1_ARADDR[15] = \<const0> ;
  assign m_axi_gmem1_ARADDR[14] = \<const0> ;
  assign m_axi_gmem1_ARADDR[13] = \<const0> ;
  assign m_axi_gmem1_ARADDR[12] = \<const0> ;
  assign m_axi_gmem1_ARADDR[11] = \<const0> ;
  assign m_axi_gmem1_ARADDR[10] = \<const0> ;
  assign m_axi_gmem1_ARADDR[9] = \<const0> ;
  assign m_axi_gmem1_ARADDR[8] = \<const0> ;
  assign m_axi_gmem1_ARADDR[7] = \<const0> ;
  assign m_axi_gmem1_ARADDR[6] = \<const0> ;
  assign m_axi_gmem1_ARADDR[5] = \<const0> ;
  assign m_axi_gmem1_ARADDR[4] = \<const0> ;
  assign m_axi_gmem1_ARADDR[3] = \<const0> ;
  assign m_axi_gmem1_ARADDR[2] = \<const0> ;
  assign m_axi_gmem1_ARADDR[1] = \<const0> ;
  assign m_axi_gmem1_ARADDR[0] = \<const0> ;
  assign m_axi_gmem1_ARBURST[1] = \<const0> ;
  assign m_axi_gmem1_ARBURST[0] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[1] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[0] = \<const0> ;
  assign m_axi_gmem1_ARID[0] = \<const0> ;
  assign m_axi_gmem1_ARLEN[7] = \<const0> ;
  assign m_axi_gmem1_ARLEN[6] = \<const0> ;
  assign m_axi_gmem1_ARLEN[5] = \<const0> ;
  assign m_axi_gmem1_ARLEN[4] = \<const0> ;
  assign m_axi_gmem1_ARLEN[3] = \<const0> ;
  assign m_axi_gmem1_ARLEN[2] = \<const0> ;
  assign m_axi_gmem1_ARLEN[1] = \<const0> ;
  assign m_axi_gmem1_ARLEN[0] = \<const0> ;
  assign m_axi_gmem1_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem1_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem1_ARPROT[2] = \<const0> ;
  assign m_axi_gmem1_ARPROT[1] = \<const0> ;
  assign m_axi_gmem1_ARPROT[0] = \<const0> ;
  assign m_axi_gmem1_ARQOS[3] = \<const0> ;
  assign m_axi_gmem1_ARQOS[2] = \<const0> ;
  assign m_axi_gmem1_ARQOS[1] = \<const0> ;
  assign m_axi_gmem1_ARQOS[0] = \<const0> ;
  assign m_axi_gmem1_ARREGION[3] = \<const0> ;
  assign m_axi_gmem1_ARREGION[2] = \<const0> ;
  assign m_axi_gmem1_ARREGION[1] = \<const0> ;
  assign m_axi_gmem1_ARREGION[0] = \<const0> ;
  assign m_axi_gmem1_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem1_ARSIZE[1] = \<const0> ;
  assign m_axi_gmem1_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem1_ARUSER[0] = \<const0> ;
  assign m_axi_gmem1_ARVALID = \<const0> ;
  assign m_axi_gmem1_AWADDR[63:2] = \^m_axi_gmem1_AWADDR [63:2];
  assign m_axi_gmem1_AWADDR[1] = \<const0> ;
  assign m_axi_gmem1_AWADDR[0] = \<const0> ;
  assign m_axi_gmem1_AWBURST[1] = \<const0> ;
  assign m_axi_gmem1_AWBURST[0] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[1] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[0] = \<const0> ;
  assign m_axi_gmem1_AWID[0] = \<const0> ;
  assign m_axi_gmem1_AWLEN[7] = \<const0> ;
  assign m_axi_gmem1_AWLEN[6] = \<const0> ;
  assign m_axi_gmem1_AWLEN[5] = \<const0> ;
  assign m_axi_gmem1_AWLEN[4] = \<const0> ;
  assign m_axi_gmem1_AWLEN[3:0] = \^m_axi_gmem1_AWLEN [3:0];
  assign m_axi_gmem1_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem1_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem1_AWPROT[2] = \<const0> ;
  assign m_axi_gmem1_AWPROT[1] = \<const0> ;
  assign m_axi_gmem1_AWPROT[0] = \<const0> ;
  assign m_axi_gmem1_AWQOS[3] = \<const0> ;
  assign m_axi_gmem1_AWQOS[2] = \<const0> ;
  assign m_axi_gmem1_AWQOS[1] = \<const0> ;
  assign m_axi_gmem1_AWQOS[0] = \<const0> ;
  assign m_axi_gmem1_AWREGION[3] = \<const0> ;
  assign m_axi_gmem1_AWREGION[2] = \<const0> ;
  assign m_axi_gmem1_AWREGION[1] = \<const0> ;
  assign m_axi_gmem1_AWREGION[0] = \<const0> ;
  assign m_axi_gmem1_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem1_AWSIZE[1] = \<const0> ;
  assign m_axi_gmem1_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem1_AWUSER[0] = \<const0> ;
  assign m_axi_gmem1_WID[0] = \<const0> ;
  assign m_axi_gmem1_WUSER[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  LUT6 #(
    .INIT(64'h04550000F755FFFF)) 
    \add_ln3011_fu_156[0]_i_1 
       (.I0(add_ln3011_fu_156_reg[0]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(icmp_ln30_reg_1119_pp0_iter1_reg),
        .I3(ap_loop_init_pp0_iter1_reg),
        .I4(icmp_ln31_reg_1149),
        .I5(row8_fu_148[0]),
        .O(add_ln30_fu_677_p2[0]));
  LUT5 #(
    .INIT(32'h335ACC5A)) 
    \add_ln3011_fu_156[1]_i_1 
       (.I0(row8_fu_148[1]),
        .I1(add_ln3011_fu_156_reg[1]),
        .I2(row8_fu_148[0]),
        .I3(gmem1_m_axi_U_n_31),
        .I4(add_ln3011_fu_156_reg[0]),
        .O(add_ln30_fu_677_p2[1]));
  LUT6 #(
    .INIT(64'hFF33CC00478B74B8)) 
    \add_ln3011_fu_156[2]_i_1 
       (.I0(add_ln3011_fu_156_reg[1]),
        .I1(gmem1_m_axi_U_n_31),
        .I2(row8_fu_148[1]),
        .I3(add_ln3011_fu_156_reg[2]),
        .I4(row8_fu_148[2]),
        .I5(add_ln30_fu_677_p2[0]),
        .O(add_ln30_fu_677_p2[2]));
  LUT4 #(
    .INIT(16'h1DE2)) 
    \add_ln3011_fu_156[3]_i_1 
       (.I0(row8_fu_148[3]),
        .I1(gmem1_m_axi_U_n_31),
        .I2(add_ln3011_fu_156_reg[3]),
        .I3(\add_ln3011_fu_156[4]_i_2_n_0 ),
        .O(add_ln30_fu_677_p2[3]));
  LUT6 #(
    .INIT(64'h3CCC5A5A3CCCAAAA)) 
    \add_ln3011_fu_156[4]_i_1 
       (.I0(row8_fu_148[4]),
        .I1(add_ln3011_fu_156_reg[4]),
        .I2(\add_ln3011_fu_156[4]_i_2_n_0 ),
        .I3(add_ln3011_fu_156_reg[3]),
        .I4(gmem1_m_axi_U_n_31),
        .I5(row8_fu_148[3]),
        .O(add_ln30_fu_677_p2[4]));
  LUT6 #(
    .INIT(64'h00000000B8308800)) 
    \add_ln3011_fu_156[4]_i_2 
       (.I0(add_ln3011_fu_156_reg[1]),
        .I1(gmem1_m_axi_U_n_31),
        .I2(row8_fu_148[1]),
        .I3(add_ln3011_fu_156_reg[2]),
        .I4(row8_fu_148[2]),
        .I5(add_ln30_fu_677_p2[0]),
        .O(\add_ln3011_fu_156[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'h1DE2)) 
    \add_ln3011_fu_156[5]_i_1 
       (.I0(row8_fu_148[5]),
        .I1(gmem1_m_axi_U_n_31),
        .I2(add_ln3011_fu_156_reg[5]),
        .I3(\add_ln3011_fu_156[6]_i_2_n_0 ),
        .O(add_ln30_fu_677_p2[5]));
  LUT6 #(
    .INIT(64'h3CCC5A5A3CCCAAAA)) 
    \add_ln3011_fu_156[6]_i_1 
       (.I0(row8_fu_148[6]),
        .I1(add_ln3011_fu_156_reg[6]),
        .I2(\add_ln3011_fu_156[6]_i_2_n_0 ),
        .I3(add_ln3011_fu_156_reg[5]),
        .I4(gmem1_m_axi_U_n_31),
        .I5(row8_fu_148[5]),
        .O(add_ln30_fu_677_p2[6]));
  LUT6 #(
    .INIT(64'hC000A0A0C0000000)) 
    \add_ln3011_fu_156[6]_i_2 
       (.I0(row8_fu_148[4]),
        .I1(add_ln3011_fu_156_reg[4]),
        .I2(\add_ln3011_fu_156[4]_i_2_n_0 ),
        .I3(add_ln3011_fu_156_reg[3]),
        .I4(gmem1_m_axi_U_n_31),
        .I5(row8_fu_148[3]),
        .O(\add_ln3011_fu_156[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h3CCC5A5A3CCCAAAA)) 
    \add_ln3011_fu_156[7]_i_1 
       (.I0(row8_fu_148[7]),
        .I1(add_ln3011_fu_156_reg[7]),
        .I2(\add_ln3011_fu_156[7]_i_2_n_0 ),
        .I3(add_ln3011_fu_156_reg[6]),
        .I4(gmem1_m_axi_U_n_31),
        .I5(row8_fu_148[6]),
        .O(add_ln30_fu_677_p2[7]));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT4 #(
    .INIT(16'hE200)) 
    \add_ln3011_fu_156[7]_i_2 
       (.I0(row8_fu_148[5]),
        .I1(gmem1_m_axi_U_n_31),
        .I2(add_ln3011_fu_156_reg[5]),
        .I3(\add_ln3011_fu_156[6]_i_2_n_0 ),
        .O(\add_ln3011_fu_156[7]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \add_ln3011_fu_156_reg[0] 
       (.C(ap_clk),
        .CE(p_61_in),
        .D(add_ln30_fu_677_p2[0]),
        .Q(add_ln3011_fu_156_reg[0]),
        .S(flow_control_loop_delay_pipe_U_n_17));
  FDRE #(
    .INIT(1'b0)) 
    \add_ln3011_fu_156_reg[1] 
       (.C(ap_clk),
        .CE(p_61_in),
        .D(add_ln30_fu_677_p2[1]),
        .Q(add_ln3011_fu_156_reg[1]),
        .R(flow_control_loop_delay_pipe_U_n_17));
  FDRE #(
    .INIT(1'b0)) 
    \add_ln3011_fu_156_reg[2] 
       (.C(ap_clk),
        .CE(p_61_in),
        .D(add_ln30_fu_677_p2[2]),
        .Q(add_ln3011_fu_156_reg[2]),
        .R(flow_control_loop_delay_pipe_U_n_17));
  FDRE #(
    .INIT(1'b0)) 
    \add_ln3011_fu_156_reg[3] 
       (.C(ap_clk),
        .CE(p_61_in),
        .D(add_ln30_fu_677_p2[3]),
        .Q(add_ln3011_fu_156_reg[3]),
        .R(flow_control_loop_delay_pipe_U_n_17));
  FDRE #(
    .INIT(1'b0)) 
    \add_ln3011_fu_156_reg[4] 
       (.C(ap_clk),
        .CE(p_61_in),
        .D(add_ln30_fu_677_p2[4]),
        .Q(add_ln3011_fu_156_reg[4]),
        .R(flow_control_loop_delay_pipe_U_n_17));
  FDRE #(
    .INIT(1'b0)) 
    \add_ln3011_fu_156_reg[5] 
       (.C(ap_clk),
        .CE(p_61_in),
        .D(add_ln30_fu_677_p2[5]),
        .Q(add_ln3011_fu_156_reg[5]),
        .R(flow_control_loop_delay_pipe_U_n_17));
  FDRE #(
    .INIT(1'b0)) 
    \add_ln3011_fu_156_reg[6] 
       (.C(ap_clk),
        .CE(p_61_in),
        .D(add_ln30_fu_677_p2[6]),
        .Q(add_ln3011_fu_156_reg[6]),
        .R(flow_control_loop_delay_pipe_U_n_17));
  FDRE #(
    .INIT(1'b0)) 
    \add_ln3011_fu_156_reg[7] 
       (.C(ap_clk),
        .CE(p_61_in),
        .D(add_ln30_fu_677_p2[7]),
        .Q(add_ln3011_fu_156_reg[7]),
        .R(flow_control_loop_delay_pipe_U_n_17));
  (* HLUTNM = "lutpair2" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln55_1_reg_1380[3]_i_2 
       (.I0(tmp_1_reg_1289_pp0_iter16_reg[2]),
        .I1(gmem0_addr_read_reg_1154_pp0_iter16_reg[2]),
        .I2(tmp_reg_1327[2]),
        .O(\add_ln55_1_reg_1380[3]_i_2_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln55_1_reg_1380[3]_i_3 
       (.I0(tmp_1_reg_1289_pp0_iter16_reg[1]),
        .I1(gmem0_addr_read_reg_1154_pp0_iter16_reg[1]),
        .I2(tmp_reg_1327[1]),
        .O(\add_ln55_1_reg_1380[3]_i_3_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln55_1_reg_1380[3]_i_4 
       (.I0(tmp_1_reg_1289_pp0_iter16_reg[0]),
        .I1(gmem0_addr_read_reg_1154_pp0_iter16_reg[0]),
        .I2(tmp_reg_1327[0]),
        .O(\add_ln55_1_reg_1380[3]_i_4_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln55_1_reg_1380[3]_i_5 
       (.I0(tmp_1_reg_1289_pp0_iter16_reg[3]),
        .I1(gmem0_addr_read_reg_1154_pp0_iter16_reg[3]),
        .I2(tmp_reg_1327[3]),
        .I3(\add_ln55_1_reg_1380[3]_i_2_n_0 ),
        .O(\add_ln55_1_reg_1380[3]_i_5_n_0 ));
  (* HLUTNM = "lutpair2" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln55_1_reg_1380[3]_i_6 
       (.I0(tmp_1_reg_1289_pp0_iter16_reg[2]),
        .I1(gmem0_addr_read_reg_1154_pp0_iter16_reg[2]),
        .I2(tmp_reg_1327[2]),
        .I3(\add_ln55_1_reg_1380[3]_i_3_n_0 ),
        .O(\add_ln55_1_reg_1380[3]_i_6_n_0 ));
  (* HLUTNM = "lutpair1" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln55_1_reg_1380[3]_i_7 
       (.I0(tmp_1_reg_1289_pp0_iter16_reg[1]),
        .I1(gmem0_addr_read_reg_1154_pp0_iter16_reg[1]),
        .I2(tmp_reg_1327[1]),
        .I3(\add_ln55_1_reg_1380[3]_i_4_n_0 ),
        .O(\add_ln55_1_reg_1380[3]_i_7_n_0 ));
  (* HLUTNM = "lutpair0" *) 
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_1_reg_1380[3]_i_8 
       (.I0(tmp_1_reg_1289_pp0_iter16_reg[0]),
        .I1(gmem0_addr_read_reg_1154_pp0_iter16_reg[0]),
        .I2(tmp_reg_1327[0]),
        .O(\add_ln55_1_reg_1380[3]_i_8_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln55_1_reg_1380[7]_i_2 
       (.I0(tmp_1_reg_1289_pp0_iter16_reg[6]),
        .I1(gmem0_addr_read_reg_1154_pp0_iter16_reg[6]),
        .I2(tmp_reg_1327[6]),
        .O(\add_ln55_1_reg_1380[7]_i_2_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln55_1_reg_1380[7]_i_3 
       (.I0(tmp_1_reg_1289_pp0_iter16_reg[5]),
        .I1(gmem0_addr_read_reg_1154_pp0_iter16_reg[5]),
        .I2(tmp_reg_1327[5]),
        .O(\add_ln55_1_reg_1380[7]_i_3_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln55_1_reg_1380[7]_i_4 
       (.I0(tmp_1_reg_1289_pp0_iter16_reg[4]),
        .I1(gmem0_addr_read_reg_1154_pp0_iter16_reg[4]),
        .I2(tmp_reg_1327[4]),
        .O(\add_ln55_1_reg_1380[7]_i_4_n_0 ));
  (* HLUTNM = "lutpair3" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln55_1_reg_1380[7]_i_5 
       (.I0(tmp_1_reg_1289_pp0_iter16_reg[3]),
        .I1(gmem0_addr_read_reg_1154_pp0_iter16_reg[3]),
        .I2(tmp_reg_1327[3]),
        .O(\add_ln55_1_reg_1380[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln55_1_reg_1380[7]_i_6 
       (.I0(\add_ln55_1_reg_1380[7]_i_2_n_0 ),
        .I1(gmem0_addr_read_reg_1154_pp0_iter16_reg[7]),
        .I2(tmp_1_reg_1289_pp0_iter16_reg[7]),
        .I3(tmp_reg_1327[7]),
        .O(\add_ln55_1_reg_1380[7]_i_6_n_0 ));
  (* HLUTNM = "lutpair6" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln55_1_reg_1380[7]_i_7 
       (.I0(tmp_1_reg_1289_pp0_iter16_reg[6]),
        .I1(gmem0_addr_read_reg_1154_pp0_iter16_reg[6]),
        .I2(tmp_reg_1327[6]),
        .I3(\add_ln55_1_reg_1380[7]_i_3_n_0 ),
        .O(\add_ln55_1_reg_1380[7]_i_7_n_0 ));
  (* HLUTNM = "lutpair5" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln55_1_reg_1380[7]_i_8 
       (.I0(tmp_1_reg_1289_pp0_iter16_reg[5]),
        .I1(gmem0_addr_read_reg_1154_pp0_iter16_reg[5]),
        .I2(tmp_reg_1327[5]),
        .I3(\add_ln55_1_reg_1380[7]_i_4_n_0 ),
        .O(\add_ln55_1_reg_1380[7]_i_8_n_0 ));
  (* HLUTNM = "lutpair4" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln55_1_reg_1380[7]_i_9 
       (.I0(tmp_1_reg_1289_pp0_iter16_reg[4]),
        .I1(gmem0_addr_read_reg_1154_pp0_iter16_reg[4]),
        .I2(tmp_reg_1327[4]),
        .I3(\add_ln55_1_reg_1380[7]_i_5_n_0 ),
        .O(\add_ln55_1_reg_1380[7]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln55_1_reg_1380[9]_i_2 
       (.I0(tmp_1_reg_1289_pp0_iter16_reg[7]),
        .I1(gmem0_addr_read_reg_1154_pp0_iter16_reg[7]),
        .I2(tmp_reg_1327[7]),
        .O(\add_ln55_1_reg_1380[9]_i_2_n_0 ));
  FDRE \add_ln55_1_reg_1380_pp0_iter18_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln55_1_reg_1380[0]),
        .Q(add_ln55_1_reg_1380_pp0_iter18_reg[0]),
        .R(1'b0));
  FDRE \add_ln55_1_reg_1380_pp0_iter18_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln55_1_reg_1380[1]),
        .Q(add_ln55_1_reg_1380_pp0_iter18_reg[1]),
        .R(1'b0));
  FDRE \add_ln55_1_reg_1380_pp0_iter18_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln55_1_reg_1380[2]),
        .Q(add_ln55_1_reg_1380_pp0_iter18_reg[2]),
        .R(1'b0));
  FDRE \add_ln55_1_reg_1380_pp0_iter18_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln55_1_reg_1380[3]),
        .Q(add_ln55_1_reg_1380_pp0_iter18_reg[3]),
        .R(1'b0));
  FDRE \add_ln55_1_reg_1380_pp0_iter18_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln55_1_reg_1380[4]),
        .Q(add_ln55_1_reg_1380_pp0_iter18_reg[4]),
        .R(1'b0));
  FDRE \add_ln55_1_reg_1380_pp0_iter18_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln55_1_reg_1380[5]),
        .Q(add_ln55_1_reg_1380_pp0_iter18_reg[5]),
        .R(1'b0));
  FDRE \add_ln55_1_reg_1380_pp0_iter18_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln55_1_reg_1380[6]),
        .Q(add_ln55_1_reg_1380_pp0_iter18_reg[6]),
        .R(1'b0));
  FDRE \add_ln55_1_reg_1380_pp0_iter18_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln55_1_reg_1380[7]),
        .Q(add_ln55_1_reg_1380_pp0_iter18_reg[7]),
        .R(1'b0));
  FDRE \add_ln55_1_reg_1380_pp0_iter18_reg_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln55_1_reg_1380[8]),
        .Q(add_ln55_1_reg_1380_pp0_iter18_reg[8]),
        .R(1'b0));
  FDRE \add_ln55_1_reg_1380_pp0_iter18_reg_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln55_1_reg_1380[9]),
        .Q(add_ln55_1_reg_1380_pp0_iter18_reg[9]),
        .R(1'b0));
  FDRE \add_ln55_1_reg_1380_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln55_1_fu_831_p2[0]),
        .Q(add_ln55_1_reg_1380[0]),
        .R(1'b0));
  FDRE \add_ln55_1_reg_1380_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln55_1_fu_831_p2[1]),
        .Q(add_ln55_1_reg_1380[1]),
        .R(1'b0));
  FDRE \add_ln55_1_reg_1380_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln55_1_fu_831_p2[2]),
        .Q(add_ln55_1_reg_1380[2]),
        .R(1'b0));
  FDRE \add_ln55_1_reg_1380_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln55_1_fu_831_p2[3]),
        .Q(add_ln55_1_reg_1380[3]),
        .R(1'b0));
  CARRY4 \add_ln55_1_reg_1380_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln55_1_reg_1380_reg[3]_i_1_n_0 ,\add_ln55_1_reg_1380_reg[3]_i_1_n_1 ,\add_ln55_1_reg_1380_reg[3]_i_1_n_2 ,\add_ln55_1_reg_1380_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln55_1_reg_1380[3]_i_2_n_0 ,\add_ln55_1_reg_1380[3]_i_3_n_0 ,\add_ln55_1_reg_1380[3]_i_4_n_0 ,1'b0}),
        .O(add_ln55_1_fu_831_p2[3:0]),
        .S({\add_ln55_1_reg_1380[3]_i_5_n_0 ,\add_ln55_1_reg_1380[3]_i_6_n_0 ,\add_ln55_1_reg_1380[3]_i_7_n_0 ,\add_ln55_1_reg_1380[3]_i_8_n_0 }));
  FDRE \add_ln55_1_reg_1380_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln55_1_fu_831_p2[4]),
        .Q(add_ln55_1_reg_1380[4]),
        .R(1'b0));
  FDRE \add_ln55_1_reg_1380_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln55_1_fu_831_p2[5]),
        .Q(add_ln55_1_reg_1380[5]),
        .R(1'b0));
  FDRE \add_ln55_1_reg_1380_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln55_1_fu_831_p2[6]),
        .Q(add_ln55_1_reg_1380[6]),
        .R(1'b0));
  FDRE \add_ln55_1_reg_1380_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln55_1_fu_831_p2[7]),
        .Q(add_ln55_1_reg_1380[7]),
        .R(1'b0));
  CARRY4 \add_ln55_1_reg_1380_reg[7]_i_1 
       (.CI(\add_ln55_1_reg_1380_reg[3]_i_1_n_0 ),
        .CO({\add_ln55_1_reg_1380_reg[7]_i_1_n_0 ,\add_ln55_1_reg_1380_reg[7]_i_1_n_1 ,\add_ln55_1_reg_1380_reg[7]_i_1_n_2 ,\add_ln55_1_reg_1380_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln55_1_reg_1380[7]_i_2_n_0 ,\add_ln55_1_reg_1380[7]_i_3_n_0 ,\add_ln55_1_reg_1380[7]_i_4_n_0 ,\add_ln55_1_reg_1380[7]_i_5_n_0 }),
        .O(add_ln55_1_fu_831_p2[7:4]),
        .S({\add_ln55_1_reg_1380[7]_i_6_n_0 ,\add_ln55_1_reg_1380[7]_i_7_n_0 ,\add_ln55_1_reg_1380[7]_i_8_n_0 ,\add_ln55_1_reg_1380[7]_i_9_n_0 }));
  FDRE \add_ln55_1_reg_1380_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln55_1_fu_831_p2[8]),
        .Q(add_ln55_1_reg_1380[8]),
        .R(1'b0));
  FDRE \add_ln55_1_reg_1380_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln55_1_fu_831_p2[9]),
        .Q(add_ln55_1_reg_1380[9]),
        .R(1'b0));
  CARRY4 \add_ln55_1_reg_1380_reg[9]_i_1 
       (.CI(\add_ln55_1_reg_1380_reg[7]_i_1_n_0 ),
        .CO({\NLW_add_ln55_1_reg_1380_reg[9]_i_1_CO_UNCONNECTED [3:2],add_ln55_1_fu_831_p2[9],\NLW_add_ln55_1_reg_1380_reg[9]_i_1_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_add_ln55_1_reg_1380_reg[9]_i_1_O_UNCONNECTED [3:1],add_ln55_1_fu_831_p2[8]}),
        .S({1'b0,1'b0,1'b1,\add_ln55_1_reg_1380[9]_i_2_n_0 }));
  FDRE \add_ln55_2_reg_1385_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln55_2_fu_883_p2[0]),
        .Q(add_ln55_2_reg_1385[0]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_1385_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln55_2_fu_883_p2[1]),
        .Q(add_ln55_2_reg_1385[1]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_1385_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln55_2_fu_883_p2[2]),
        .Q(add_ln55_2_reg_1385[2]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_1385_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln55_2_fu_883_p2[3]),
        .Q(add_ln55_2_reg_1385[3]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_1385_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln55_2_fu_883_p2[4]),
        .Q(add_ln55_2_reg_1385[4]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_1385_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln55_2_fu_883_p2[5]),
        .Q(add_ln55_2_reg_1385[5]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_1385_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln55_2_fu_883_p2[6]),
        .Q(add_ln55_2_reg_1385[6]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_1385_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln55_2_fu_883_p2[7]),
        .Q(add_ln55_2_reg_1385[7]),
        .R(1'b0));
  FDRE \add_ln55_2_reg_1385_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln55_2_fu_883_p2[8]),
        .Q(add_ln55_2_reg_1385[8]),
        .R(1'b0));
  FDRE \add_ln55_4_reg_1395_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln55_4_fu_944_p2[0]),
        .Q(add_ln55_4_reg_1395[0]),
        .R(1'b0));
  FDRE \add_ln55_4_reg_1395_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln55_4_fu_944_p2[10]),
        .Q(add_ln55_4_reg_1395[10]),
        .R(1'b0));
  FDRE \add_ln55_4_reg_1395_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln55_4_fu_944_p2[1]),
        .Q(add_ln55_4_reg_1395[1]),
        .R(1'b0));
  FDRE \add_ln55_4_reg_1395_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln55_4_fu_944_p2[2]),
        .Q(add_ln55_4_reg_1395[2]),
        .R(1'b0));
  FDRE \add_ln55_4_reg_1395_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln55_4_fu_944_p2[3]),
        .Q(add_ln55_4_reg_1395[3]),
        .R(1'b0));
  FDRE \add_ln55_4_reg_1395_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln55_4_fu_944_p2[4]),
        .Q(add_ln55_4_reg_1395[4]),
        .R(1'b0));
  FDRE \add_ln55_4_reg_1395_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln55_4_fu_944_p2[5]),
        .Q(add_ln55_4_reg_1395[5]),
        .R(1'b0));
  FDRE \add_ln55_4_reg_1395_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln55_4_fu_944_p2[6]),
        .Q(add_ln55_4_reg_1395[6]),
        .R(1'b0));
  FDRE \add_ln55_4_reg_1395_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln55_4_fu_944_p2[7]),
        .Q(add_ln55_4_reg_1395[7]),
        .R(1'b0));
  FDRE \add_ln55_4_reg_1395_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln55_4_fu_944_p2[8]),
        .Q(add_ln55_4_reg_1395[8]),
        .R(1'b0));
  FDRE \add_ln55_4_reg_1395_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(add_ln55_4_fu_944_p2[9]),
        .Q(add_ln55_4_reg_1395[9]),
        .R(1'b0));
  (* srl_bus_name = "U0/\\and_ln40_reg_1145_pp0_iter11_reg_reg " *) 
  (* srl_name = "U0/\\and_ln40_reg_1145_pp0_iter11_reg_reg[0]_srl11 " *) 
  SRL16E \and_ln40_reg_1145_pp0_iter11_reg_reg[0]_srl11 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(and_ln40_fu_659_p2),
        .Q(\and_ln40_reg_1145_pp0_iter11_reg_reg[0]_srl11_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFEFF)) 
    \and_ln40_reg_1145_pp0_iter11_reg_reg[0]_srl11_i_1 
       (.I0(\and_ln40_reg_1145_pp0_iter11_reg_reg[0]_srl11_i_2_n_0 ),
        .I1(sel0[3]),
        .I2(sel0[5]),
        .I3(\and_ln40_reg_1145_pp0_iter11_reg_reg[0]_srl11_i_3_n_0 ),
        .I4(sel0[4]),
        .I5(\and_ln40_reg_1145_pp0_iter11_reg_reg[0]_srl11_i_4_n_0 ),
        .O(and_ln40_fu_659_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBBFCB8)) 
    \and_ln40_reg_1145_pp0_iter11_reg_reg[0]_srl11_i_2 
       (.I0(add_ln3011_fu_156_reg[3]),
        .I1(gmem1_m_axi_U_n_31),
        .I2(row8_fu_148[3]),
        .I3(add_ln3011_fu_156_reg[7]),
        .I4(row8_fu_148[7]),
        .I5(sel0[1]),
        .O(\and_ln40_reg_1145_pp0_iter11_reg_reg[0]_srl11_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h04550000F755FFFF)) 
    \and_ln40_reg_1145_pp0_iter11_reg_reg[0]_srl11_i_3 
       (.I0(add_ln3011_fu_156_reg[1]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(icmp_ln30_reg_1119_pp0_iter1_reg),
        .I3(ap_loop_init_pp0_iter1_reg),
        .I4(icmp_ln31_reg_1149),
        .I5(row8_fu_148[1]),
        .O(\and_ln40_reg_1145_pp0_iter11_reg_reg[0]_srl11_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hA0A0A0A2)) 
    \and_ln40_reg_1145_pp0_iter11_reg_reg[0]_srl11_i_4 
       (.I0(\and_ln40_reg_1145_pp0_iter11_reg_reg[0]_srl11_i_5_n_0 ),
        .I1(col9_fu_152[3]),
        .I2(gmem1_m_axi_U_n_31),
        .I3(col9_fu_152[2]),
        .I4(col9_fu_152[7]),
        .O(\and_ln40_reg_1145_pp0_iter11_reg_reg[0]_srl11_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFF00FF01)) 
    \and_ln40_reg_1145_pp0_iter11_reg_reg[0]_srl11_i_5 
       (.I0(col9_fu_152[5]),
        .I1(col9_fu_152[6]),
        .I2(col9_fu_152[4]),
        .I3(gmem1_m_axi_U_n_31),
        .I4(col9_fu_152[1]),
        .O(\and_ln40_reg_1145_pp0_iter11_reg_reg[0]_srl11_i_5_n_0 ));
  FDRE \and_ln40_reg_1145_pp0_iter12_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\and_ln40_reg_1145_pp0_iter11_reg_reg[0]_srl11_n_0 ),
        .Q(and_ln40_reg_1145_pp0_iter12_reg),
        .R(1'b0));
  FDRE \and_ln40_reg_1145_pp0_iter13_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(and_ln40_reg_1145_pp0_iter12_reg),
        .Q(and_ln40_reg_1145_pp0_iter13_reg),
        .R(1'b0));
  FDRE \and_ln40_reg_1145_pp0_iter14_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(and_ln40_reg_1145_pp0_iter13_reg),
        .Q(and_ln40_reg_1145_pp0_iter14_reg),
        .R(1'b0));
  FDRE \and_ln40_reg_1145_pp0_iter15_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(and_ln40_reg_1145_pp0_iter14_reg),
        .Q(and_ln40_reg_1145_pp0_iter15_reg),
        .R(1'b0));
  FDRE \and_ln40_reg_1145_pp0_iter16_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(and_ln40_reg_1145_pp0_iter15_reg),
        .Q(and_ln40_reg_1145_pp0_iter16_reg),
        .R(1'b0));
  (* srl_bus_name = "U0/\\and_ln40_reg_1145_pp0_iter20_reg_reg " *) 
  (* srl_name = "U0/\\and_ln40_reg_1145_pp0_iter20_reg_reg[0]_srl4 " *) 
  SRL16E \and_ln40_reg_1145_pp0_iter20_reg_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(and_ln40_reg_1145_pp0_iter16_reg),
        .Q(\and_ln40_reg_1145_pp0_iter20_reg_reg[0]_srl4_n_0 ));
  FDRE \and_ln40_reg_1145_pp0_iter21_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\and_ln40_reg_1145_pp0_iter20_reg_reg[0]_srl4_n_0 ),
        .Q(and_ln40_reg_1145_pp0_iter21_reg),
        .R(1'b0));
  FDRE ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_loop_exit_ready),
        .Q(ap_loop_exit_ready_pp0_iter1_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter10_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter9),
        .Q(ap_enable_reg_pp0_iter10),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter11_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter10),
        .Q(ap_enable_reg_pp0_iter11),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter12_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter11),
        .Q(ap_enable_reg_pp0_iter12),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter13_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter12),
        .Q(ap_enable_reg_pp0_iter13),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter14_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter13),
        .Q(ap_enable_reg_pp0_iter14),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter15_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter14),
        .Q(ap_enable_reg_pp0_iter15),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter16_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter15),
        .Q(ap_enable_reg_pp0_iter16),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter17_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter16),
        .Q(ap_enable_reg_pp0_iter17),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter18_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter17),
        .Q(ap_enable_reg_pp0_iter18),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter19_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter18),
        .Q(ap_enable_reg_pp0_iter19),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter1_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter0),
        .Q(ap_enable_reg_pp0_iter1),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter20_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter19),
        .Q(ap_enable_reg_pp0_iter20),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter21_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter20),
        .Q(ap_enable_reg_pp0_iter21),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter22_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter21),
        .Q(ap_enable_reg_pp0_iter22),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter23_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter22),
        .Q(ap_enable_reg_pp0_iter23),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter24_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter23),
        .Q(ap_enable_reg_pp0_iter24),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter25_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter24),
        .Q(ap_enable_reg_pp0_iter25),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter26_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter25),
        .Q(ap_enable_reg_pp0_iter26),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter27_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter26),
        .Q(ap_enable_reg_pp0_iter27),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter2_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter1),
        .Q(ap_enable_reg_pp0_iter2),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter3_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter2),
        .Q(ap_enable_reg_pp0_iter3),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter4_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter3),
        .Q(ap_enable_reg_pp0_iter4),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter5_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter4),
        .Q(ap_enable_reg_pp0_iter5),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter6_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter5),
        .Q(ap_enable_reg_pp0_iter6),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter7_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter6),
        .Q(ap_enable_reg_pp0_iter7),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter8_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter7),
        .Q(ap_enable_reg_pp0_iter8),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    ap_enable_reg_pp0_iter9_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_enable_reg_pp0_iter8),
        .Q(ap_enable_reg_pp0_iter9),
        .R(reset));
  (* srl_name = "U0/ap_loop_exit_ready_pp0_iter25_reg_reg_srl24" *) 
  SRLC32E ap_loop_exit_ready_pp0_iter25_reg_reg_srl24
       (.A({1'b1,1'b0,1'b1,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(ap_loop_exit_ready_pp0_iter1_reg),
        .Q(ap_loop_exit_ready_pp0_iter25_reg_reg_srl24_n_0),
        .Q31(NLW_ap_loop_exit_ready_pp0_iter25_reg_reg_srl24_Q31_UNCONNECTED));
  FDRE ap_loop_exit_ready_pp0_iter26_reg_reg__0
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_loop_exit_ready_pp0_iter25_reg_reg_srl24_n_0),
        .Q(ap_loop_exit_ready_pp0_iter26_reg),
        .R(1'b0));
  FDRE ap_loop_exit_ready_pp0_iter27_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem1_m_axi_U_n_10),
        .Q(ap_loop_exit_ready_pp0_iter27_reg),
        .R(1'b0));
  FDRE ap_loop_init_pp0_iter1_reg_reg
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(ap_loop_init),
        .Q(ap_loop_init_pp0_iter1_reg),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h2F00FFFF)) 
    \col9_fu_152[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(icmp_ln30_reg_1119_pp0_iter1_reg),
        .I2(ap_loop_init_pp0_iter1_reg),
        .I3(icmp_ln31_reg_1149),
        .I4(col9_fu_152[0]),
        .O(col_fu_665_p2[0]));
  LUT6 #(
    .INIT(64'h51005555A200AAAA)) 
    \col9_fu_152[1]_i_1 
       (.I0(col9_fu_152[1]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(icmp_ln30_reg_1119_pp0_iter1_reg),
        .I3(ap_loop_init_pp0_iter1_reg),
        .I4(icmp_ln31_reg_1149),
        .I5(col9_fu_152[0]),
        .O(col_fu_665_p2[1]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT4 #(
    .INIT(16'h0708)) 
    \col9_fu_152[2]_i_1 
       (.I0(col9_fu_152[1]),
        .I1(col9_fu_152[0]),
        .I2(gmem1_m_axi_U_n_31),
        .I3(col9_fu_152[2]),
        .O(col_fu_665_p2[2]));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT5 #(
    .INIT(32'h006C00CC)) 
    \col9_fu_152[3]_i_1 
       (.I0(col9_fu_152[2]),
        .I1(col9_fu_152[3]),
        .I2(col9_fu_152[1]),
        .I3(gmem1_m_axi_U_n_31),
        .I4(col9_fu_152[0]),
        .O(col_fu_665_p2[3]));
  LUT6 #(
    .INIT(64'h060A0A0A0A0A0A0A)) 
    \col9_fu_152[4]_i_1 
       (.I0(col9_fu_152[4]),
        .I1(col9_fu_152[0]),
        .I2(gmem1_m_axi_U_n_31),
        .I3(col9_fu_152[1]),
        .I4(col9_fu_152[3]),
        .I5(col9_fu_152[2]),
        .O(col_fu_665_p2[4]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT4 #(
    .INIT(16'hB444)) 
    \col9_fu_152[5]_i_1 
       (.I0(gmem1_m_axi_U_n_31),
        .I1(col9_fu_152[5]),
        .I2(gmem1_m_axi_U_n_30),
        .I3(col9_fu_152[4]),
        .O(col_fu_665_p2[5]));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT5 #(
    .INIT(32'h00006AAA)) 
    \col9_fu_152[6]_i_1 
       (.I0(col9_fu_152[6]),
        .I1(col9_fu_152[4]),
        .I2(gmem1_m_axi_U_n_30),
        .I3(col9_fu_152[5]),
        .I4(gmem1_m_axi_U_n_31),
        .O(col_fu_665_p2[6]));
  LUT6 #(
    .INIT(64'h1222222222222222)) 
    \col9_fu_152[7]_i_3 
       (.I0(col9_fu_152[7]),
        .I1(gmem1_m_axi_U_n_31),
        .I2(col9_fu_152[5]),
        .I3(gmem1_m_axi_U_n_30),
        .I4(col9_fu_152[4]),
        .I5(col9_fu_152[6]),
        .O(col_fu_665_p2[7]));
  FDRE #(
    .INIT(1'b0)) 
    \col9_fu_152_reg[0] 
       (.C(ap_clk),
        .CE(p_61_in),
        .D(col_fu_665_p2[0]),
        .Q(col9_fu_152[0]),
        .R(flow_control_loop_delay_pipe_U_n_17));
  FDRE #(
    .INIT(1'b0)) 
    \col9_fu_152_reg[1] 
       (.C(ap_clk),
        .CE(p_61_in),
        .D(col_fu_665_p2[1]),
        .Q(col9_fu_152[1]),
        .R(flow_control_loop_delay_pipe_U_n_17));
  FDRE #(
    .INIT(1'b0)) 
    \col9_fu_152_reg[2] 
       (.C(ap_clk),
        .CE(p_61_in),
        .D(col_fu_665_p2[2]),
        .Q(col9_fu_152[2]),
        .R(flow_control_loop_delay_pipe_U_n_17));
  FDRE #(
    .INIT(1'b0)) 
    \col9_fu_152_reg[3] 
       (.C(ap_clk),
        .CE(p_61_in),
        .D(col_fu_665_p2[3]),
        .Q(col9_fu_152[3]),
        .R(flow_control_loop_delay_pipe_U_n_17));
  FDRE #(
    .INIT(1'b0)) 
    \col9_fu_152_reg[4] 
       (.C(ap_clk),
        .CE(p_61_in),
        .D(col_fu_665_p2[4]),
        .Q(col9_fu_152[4]),
        .R(flow_control_loop_delay_pipe_U_n_17));
  FDRE #(
    .INIT(1'b0)) 
    \col9_fu_152_reg[5] 
       (.C(ap_clk),
        .CE(p_61_in),
        .D(col_fu_665_p2[5]),
        .Q(col9_fu_152[5]),
        .R(flow_control_loop_delay_pipe_U_n_17));
  FDRE #(
    .INIT(1'b0)) 
    \col9_fu_152_reg[6] 
       (.C(ap_clk),
        .CE(p_61_in),
        .D(col_fu_665_p2[6]),
        .Q(col9_fu_152[6]),
        .R(flow_control_loop_delay_pipe_U_n_17));
  FDRE #(
    .INIT(1'b0)) 
    \col9_fu_152_reg[7] 
       (.C(ap_clk),
        .CE(p_61_in),
        .D(col_fu_665_p2[7]),
        .Q(col9_fu_152[7]),
        .R(flow_control_loop_delay_pipe_U_n_17));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_control_s_axi control_s_axi_U
       (.\FSM_onehot_rstate_reg[1]_0 (s_axi_control_ARREADY),
        .\FSM_onehot_wstate_reg[1]_0 (s_axi_control_AWREADY),
        .\FSM_onehot_wstate_reg[2]_0 (s_axi_control_WREADY),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter0(ap_enable_reg_pp0_iter0),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter10(ap_enable_reg_pp0_iter10),
        .ap_enable_reg_pp0_iter11(ap_enable_reg_pp0_iter11),
        .ap_enable_reg_pp0_iter12(ap_enable_reg_pp0_iter12),
        .ap_enable_reg_pp0_iter13(ap_enable_reg_pp0_iter13),
        .ap_enable_reg_pp0_iter14(ap_enable_reg_pp0_iter14),
        .ap_enable_reg_pp0_iter15(ap_enable_reg_pp0_iter15),
        .ap_enable_reg_pp0_iter16(ap_enable_reg_pp0_iter16),
        .ap_enable_reg_pp0_iter17(ap_enable_reg_pp0_iter17),
        .ap_enable_reg_pp0_iter18(ap_enable_reg_pp0_iter18),
        .ap_enable_reg_pp0_iter19(ap_enable_reg_pp0_iter19),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter20(ap_enable_reg_pp0_iter20),
        .ap_enable_reg_pp0_iter21(ap_enable_reg_pp0_iter21),
        .ap_enable_reg_pp0_iter22(ap_enable_reg_pp0_iter22),
        .ap_enable_reg_pp0_iter23(ap_enable_reg_pp0_iter23),
        .ap_enable_reg_pp0_iter24(ap_enable_reg_pp0_iter24),
        .ap_enable_reg_pp0_iter25(ap_enable_reg_pp0_iter25),
        .ap_enable_reg_pp0_iter26(ap_enable_reg_pp0_iter26),
        .ap_enable_reg_pp0_iter27(ap_enable_reg_pp0_iter27),
        .ap_enable_reg_pp0_iter3(ap_enable_reg_pp0_iter3),
        .ap_enable_reg_pp0_iter4(ap_enable_reg_pp0_iter4),
        .ap_enable_reg_pp0_iter5(ap_enable_reg_pp0_iter5),
        .ap_enable_reg_pp0_iter6(ap_enable_reg_pp0_iter6),
        .ap_enable_reg_pp0_iter7(ap_enable_reg_pp0_iter7),
        .ap_enable_reg_pp0_iter8(ap_enable_reg_pp0_iter8),
        .ap_enable_reg_pp0_iter9(ap_enable_reg_pp0_iter9),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_loop_exit_ready_pp0_iter27_reg(ap_loop_exit_ready_pp0_iter27_reg),
        .ap_start(ap_start),
        .input_r(input_r),
        .interrupt(interrupt),
        .output_r(output_r),
        .reset(reset),
        .rewind_ap_ready_reg(rewind_ap_ready_reg),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR(s_axi_control_AWADDR[5:2]),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
  (* srl_bus_name = "U0/\\fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15 
       (.A0(\bus_read/fifo_burst/fifo_srl_gen.raddr_reg [0]),
        .A1(\bus_read/fifo_burst/fifo_srl_gen.raddr_reg [1]),
        .A2(\bus_read/fifo_burst/fifo_srl_gen.raddr_reg [2]),
        .A3(\bus_read/fifo_burst/fifo_srl_gen.raddr_reg [3]),
        .CE(\bus_read/fifo_burst/we ),
        .CLK(ap_clk),
        .D(\bus_read/ost_ctrl_info ),
        .Q(\fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\first_iter_0_reg_476_pp0_iter19_reg_reg " *) 
  (* srl_name = "U0/\\first_iter_0_reg_476_pp0_iter19_reg_reg[0]_srl19 " *) 
  SRLC32E \first_iter_0_reg_476_pp0_iter19_reg_reg[0]_srl19 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b0}),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(\first_iter_0_reg_476_reg_n_0_[0] ),
        .Q(\first_iter_0_reg_476_pp0_iter19_reg_reg[0]_srl19_n_0 ),
        .Q31(\NLW_first_iter_0_reg_476_pp0_iter19_reg_reg[0]_srl19_Q31_UNCONNECTED ));
  FDRE \first_iter_0_reg_476_pp0_iter20_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\first_iter_0_reg_476_pp0_iter19_reg_reg[0]_srl19_n_0 ),
        .Q(first_iter_0_reg_476_pp0_iter20_reg),
        .R(1'b0));
  FDRE \first_iter_0_reg_476_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem1_m_axi_U_n_12),
        .Q(\first_iter_0_reg_476_reg_n_0_[0] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_flow_control_loop_delay_pipe flow_control_loop_delay_pipe_U
       (.D(add_ln30_1_fu_546_p2),
        .Q(indvar_flatten7_fu_144),
        .SR(flow_control_loop_delay_pipe_U_n_17),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_loop_exit_ready(ap_loop_exit_ready),
        .ap_loop_exit_ready_pp0_iter1_reg(ap_loop_exit_ready_pp0_iter1_reg),
        .ap_loop_init(ap_loop_init),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .icmp_ln30_fu_555_p2(icmp_ln30_fu_555_p2),
        .reset(reset),
        .rewind_ap_ready_reg(rewind_ap_ready_reg));
  (* srl_bus_name = "U0/\\gmem0_addr_read_reg_1154_pp0_iter11_reg_reg " *) 
  (* srl_name = "U0/\\gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[0]_srl3 " *) 
  SRL16E \gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(gmem0_RDATA[0]),
        .Q(\gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[0]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem0_addr_read_reg_1154_pp0_iter11_reg_reg " *) 
  (* srl_name = "U0/\\gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[1]_srl3 " *) 
  SRL16E \gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(gmem0_RDATA[1]),
        .Q(\gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[1]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem0_addr_read_reg_1154_pp0_iter11_reg_reg " *) 
  (* srl_name = "U0/\\gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[2]_srl3 " *) 
  SRL16E \gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(gmem0_RDATA[2]),
        .Q(\gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[2]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem0_addr_read_reg_1154_pp0_iter11_reg_reg " *) 
  (* srl_name = "U0/\\gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[3]_srl3 " *) 
  SRL16E \gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(gmem0_RDATA[3]),
        .Q(\gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[3]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem0_addr_read_reg_1154_pp0_iter11_reg_reg " *) 
  (* srl_name = "U0/\\gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[4]_srl3 " *) 
  SRL16E \gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(gmem0_RDATA[4]),
        .Q(\gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[4]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem0_addr_read_reg_1154_pp0_iter11_reg_reg " *) 
  (* srl_name = "U0/\\gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[5]_srl3 " *) 
  SRL16E \gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(gmem0_RDATA[5]),
        .Q(\gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[5]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem0_addr_read_reg_1154_pp0_iter11_reg_reg " *) 
  (* srl_name = "U0/\\gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[6]_srl3 " *) 
  SRL16E \gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(gmem0_RDATA[6]),
        .Q(\gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[6]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem0_addr_read_reg_1154_pp0_iter11_reg_reg " *) 
  (* srl_name = "U0/\\gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[7]_srl3 " *) 
  SRL16E \gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(gmem0_RDATA[7]),
        .Q(\gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[7]_srl3_n_0 ));
  FDRE \gmem0_addr_read_reg_1154_pp0_iter12_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[0]_srl3_n_0 ),
        .Q(gmem0_addr_read_reg_1154_pp0_iter12_reg[0]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_1154_pp0_iter12_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[1]_srl3_n_0 ),
        .Q(gmem0_addr_read_reg_1154_pp0_iter12_reg[1]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_1154_pp0_iter12_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[2]_srl3_n_0 ),
        .Q(gmem0_addr_read_reg_1154_pp0_iter12_reg[2]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_1154_pp0_iter12_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[3]_srl3_n_0 ),
        .Q(gmem0_addr_read_reg_1154_pp0_iter12_reg[3]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_1154_pp0_iter12_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[4]_srl3_n_0 ),
        .Q(gmem0_addr_read_reg_1154_pp0_iter12_reg[4]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_1154_pp0_iter12_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[5]_srl3_n_0 ),
        .Q(gmem0_addr_read_reg_1154_pp0_iter12_reg[5]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_1154_pp0_iter12_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[6]_srl3_n_0 ),
        .Q(gmem0_addr_read_reg_1154_pp0_iter12_reg[6]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_1154_pp0_iter12_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem0_addr_read_reg_1154_pp0_iter11_reg_reg[7]_srl3_n_0 ),
        .Q(gmem0_addr_read_reg_1154_pp0_iter12_reg[7]),
        .R(1'b0));
  (* srl_bus_name = "U0/\\gmem0_addr_read_reg_1154_pp0_iter15_reg_reg " *) 
  (* srl_name = "U0/\\gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[0]_srl3 " *) 
  SRL16E \gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[0]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(gmem0_addr_read_reg_1154_pp0_iter12_reg[0]),
        .Q(\gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[0]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem0_addr_read_reg_1154_pp0_iter15_reg_reg " *) 
  (* srl_name = "U0/\\gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[1]_srl3 " *) 
  SRL16E \gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[1]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(gmem0_addr_read_reg_1154_pp0_iter12_reg[1]),
        .Q(\gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[1]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem0_addr_read_reg_1154_pp0_iter15_reg_reg " *) 
  (* srl_name = "U0/\\gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[2]_srl3 " *) 
  SRL16E \gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[2]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(gmem0_addr_read_reg_1154_pp0_iter12_reg[2]),
        .Q(\gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[2]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem0_addr_read_reg_1154_pp0_iter15_reg_reg " *) 
  (* srl_name = "U0/\\gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[3]_srl3 " *) 
  SRL16E \gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(gmem0_addr_read_reg_1154_pp0_iter12_reg[3]),
        .Q(\gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[3]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem0_addr_read_reg_1154_pp0_iter15_reg_reg " *) 
  (* srl_name = "U0/\\gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[4]_srl3 " *) 
  SRL16E \gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[4]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(gmem0_addr_read_reg_1154_pp0_iter12_reg[4]),
        .Q(\gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[4]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem0_addr_read_reg_1154_pp0_iter15_reg_reg " *) 
  (* srl_name = "U0/\\gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[5]_srl3 " *) 
  SRL16E \gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(gmem0_addr_read_reg_1154_pp0_iter12_reg[5]),
        .Q(\gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[5]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem0_addr_read_reg_1154_pp0_iter15_reg_reg " *) 
  (* srl_name = "U0/\\gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[6]_srl3 " *) 
  SRL16E \gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[6]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(gmem0_addr_read_reg_1154_pp0_iter12_reg[6]),
        .Q(\gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[6]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem0_addr_read_reg_1154_pp0_iter15_reg_reg " *) 
  (* srl_name = "U0/\\gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[7]_srl3 " *) 
  SRL16E \gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[7]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(gmem0_addr_read_reg_1154_pp0_iter12_reg[7]),
        .Q(\gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[7]_srl3_n_0 ));
  FDRE \gmem0_addr_read_reg_1154_pp0_iter16_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[0]_srl3_n_0 ),
        .Q(gmem0_addr_read_reg_1154_pp0_iter16_reg[0]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_1154_pp0_iter16_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[1]_srl3_n_0 ),
        .Q(gmem0_addr_read_reg_1154_pp0_iter16_reg[1]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_1154_pp0_iter16_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[2]_srl3_n_0 ),
        .Q(gmem0_addr_read_reg_1154_pp0_iter16_reg[2]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_1154_pp0_iter16_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[3]_srl3_n_0 ),
        .Q(gmem0_addr_read_reg_1154_pp0_iter16_reg[3]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_1154_pp0_iter16_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[4]_srl3_n_0 ),
        .Q(gmem0_addr_read_reg_1154_pp0_iter16_reg[4]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_1154_pp0_iter16_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[5]_srl3_n_0 ),
        .Q(gmem0_addr_read_reg_1154_pp0_iter16_reg[5]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_1154_pp0_iter16_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[6]_srl3_n_0 ),
        .Q(gmem0_addr_read_reg_1154_pp0_iter16_reg[6]),
        .R(1'b0));
  FDRE \gmem0_addr_read_reg_1154_pp0_iter16_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\gmem0_addr_read_reg_1154_pp0_iter15_reg_reg[7]_srl3_n_0 ),
        .Q(gmem0_addr_read_reg_1154_pp0_iter16_reg[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi gmem0_m_axi_U
       (.D({m_axi_gmem0_RLAST,m_axi_gmem0_RDATA}),
        .I_CH0_ARREADY(I_CH0_ARREADY),
        .I_CH0_RVALID(I_CH0_RVALID),
        .O281(\bus_read/fifo_burst/fifo_srl_gen.raddr_reg ),
        .Q(input_r_read_reg_1114),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter9(ap_enable_reg_pp0_iter9),
        .ap_rst_n(ap_rst_n),
        .\bus_wide_gen.data_buf_reg[7] (gmem0_RDATA),
        .\could_multi_bursts.burst_valid_reg (m_axi_gmem0_ARVALID),
        .\fifo_depth_gt1_gen.dout_reg[0] (\fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ),
        .\fifo_depth_gt1_gen.mOutPtr_reg[0] (\first_iter_0_reg_476_reg_n_0_[0] ),
        .m_axi_gmem0_ARADDR(\^m_axi_gmem0_ARADDR ),
        .m_axi_gmem0_ARLEN(\^m_axi_gmem0_ARLEN ),
        .m_axi_gmem0_ARREADY(m_axi_gmem0_ARREADY),
        .m_axi_gmem0_BREADY(m_axi_gmem0_BREADY),
        .m_axi_gmem0_BVALID(m_axi_gmem0_BVALID),
        .m_axi_gmem0_RVALID(m_axi_gmem0_RVALID),
        .ost_ctrl_info(\bus_read/ost_ctrl_info ),
        .reset(reset),
        .s_ready_t_reg(m_axi_gmem0_RREADY),
        .we(\bus_read/fifo_burst/we ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi gmem1_m_axi_U
       (.E(ap_ready_int),
        .I_CH0_ARREADY(I_CH0_ARREADY),
        .I_CH0_RVALID(I_CH0_RVALID),
        .Q(trunc_ln31_1_reg_1172_pp0_iter16_reg),
        .address0(address0),
        .and_ln40_reg_1145_pp0_iter12_reg(and_ln40_reg_1145_pp0_iter12_reg),
        .and_ln40_reg_1145_pp0_iter13_reg(and_ln40_reg_1145_pp0_iter13_reg),
        .\and_ln40_reg_1145_pp0_iter13_reg_reg[0] (reg_4990),
        .\and_ln40_reg_1145_pp0_iter13_reg_reg[0]_0 (reg_5030),
        .\and_ln40_reg_1145_pp0_iter13_reg_reg[0]_1 (reg_5070),
        .and_ln40_reg_1145_pp0_iter14_reg(and_ln40_reg_1145_pp0_iter14_reg),
        .\and_ln40_reg_1145_pp0_iter14_reg_reg[0] (ce00_out),
        .and_ln40_reg_1145_pp0_iter15_reg(and_ln40_reg_1145_pp0_iter15_reg),
        .\and_ln40_reg_1145_pp0_iter15_reg_reg[0] (reg_5150),
        .and_ln40_reg_1145_pp0_iter16_reg(and_ln40_reg_1145_pp0_iter16_reg),
        .\and_ln40_reg_1145_pp0_iter16_reg_reg[0] (ce07_out),
        .and_ln40_reg_1145_pp0_iter21_reg(and_ln40_reg_1145_pp0_iter21_reg),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter13(ap_enable_reg_pp0_iter13),
        .ap_enable_reg_pp0_iter13_reg(gmem1_m_axi_U_n_7),
        .ap_enable_reg_pp0_iter13_reg_0(ce04_out),
        .ap_enable_reg_pp0_iter13_reg_1(ce03_out),
        .ap_enable_reg_pp0_iter13_reg_2(gmem1_m_axi_U_n_40),
        .ap_enable_reg_pp0_iter13_reg_3(gmem1_m_axi_U_n_41),
        .ap_enable_reg_pp0_iter14(ap_enable_reg_pp0_iter14),
        .ap_enable_reg_pp0_iter15(ap_enable_reg_pp0_iter15),
        .ap_enable_reg_pp0_iter15_reg(ce01_out),
        .ap_enable_reg_pp0_iter15_reg_0(gmem1_m_axi_U_n_36),
        .ap_enable_reg_pp0_iter15_reg_1(gmem1_m_axi_U_n_37),
        .ap_enable_reg_pp0_iter15_reg_2(gmem1_m_axi_U_n_38),
        .ap_enable_reg_pp0_iter16(ap_enable_reg_pp0_iter16),
        .ap_enable_reg_pp0_iter16_reg(ce1),
        .ap_enable_reg_pp0_iter16_reg_0(reg_5110),
        .ap_enable_reg_pp0_iter17(ap_enable_reg_pp0_iter17),
        .ap_enable_reg_pp0_iter17_reg(gmem1_m_axi_U_n_2),
        .ap_enable_reg_pp0_iter17_reg_0(linebuf_1_load_reg_13550),
        .ap_enable_reg_pp0_iter17_reg_1(gmem1_m_axi_U_n_43),
        .ap_enable_reg_pp0_iter17_reg_2(gmem1_m_axi_U_n_44),
        .ap_enable_reg_pp0_iter17_reg_3(gmem1_m_axi_U_n_45),
        .ap_enable_reg_pp0_iter1_reg(gmem1_m_axi_U_n_12),
        .ap_enable_reg_pp0_iter1_reg_0(p_61_in),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter21(ap_enable_reg_pp0_iter21),
        .ap_enable_reg_pp0_iter22(ap_enable_reg_pp0_iter22),
        .ap_enable_reg_pp0_iter27(ap_enable_reg_pp0_iter27),
        .ap_enable_reg_pp0_iter2_reg(gmem1_m_axi_U_n_31),
        .ap_enable_reg_pp0_iter9(ap_enable_reg_pp0_iter9),
        .ap_loop_exit_ready_pp0_iter26_reg(ap_loop_exit_ready_pp0_iter26_reg),
        .ap_loop_exit_ready_pp0_iter26_reg_reg__0(gmem1_m_axi_U_n_10),
        .ap_loop_exit_ready_pp0_iter27_reg(ap_loop_exit_ready_pp0_iter27_reg),
        .ap_loop_init(ap_loop_init),
        .ap_loop_init_pp0_iter1_reg(ap_loop_init_pp0_iter1_reg),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .\col9_fu_152_reg[2] (gmem1_m_axi_U_n_30),
        .\col9_fu_152_reg[7] (gmem1_m_axi_U_n_35),
        .first_iter_0_reg_476_pp0_iter20_reg(first_iter_0_reg_476_pp0_iter20_reg),
        .\first_iter_0_reg_476_reg[0] (\first_iter_0_reg_476_reg_n_0_[0] ),
        .icmp_ln30_reg_1119(icmp_ln30_reg_1119),
        .icmp_ln30_reg_1119_pp0_iter1_reg(icmp_ln30_reg_1119_pp0_iter1_reg),
        .icmp_ln30_reg_1119_pp0_iter26_reg(icmp_ln30_reg_1119_pp0_iter26_reg),
        .icmp_ln31_reg_1149(icmp_ln31_reg_1149),
        .\icmp_ln31_reg_1149_reg[0] (col9_fu_152),
        .in(output_r_read_reg_1109_pp0_iter20_reg),
        .m_axi_gmem1_AWADDR(\^m_axi_gmem1_AWADDR ),
        .m_axi_gmem1_AWLEN(\^m_axi_gmem1_AWLEN ),
        .m_axi_gmem1_AWREADY(m_axi_gmem1_AWREADY),
        .m_axi_gmem1_AWVALID(m_axi_gmem1_AWVALID),
        .m_axi_gmem1_BVALID(m_axi_gmem1_BVALID),
        .m_axi_gmem1_RREADY(m_axi_gmem1_RREADY),
        .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID),
        .m_axi_gmem1_WDATA(m_axi_gmem1_WDATA),
        .m_axi_gmem1_WLAST(m_axi_gmem1_WLAST),
        .m_axi_gmem1_WREADY(m_axi_gmem1_WREADY),
        .m_axi_gmem1_WSTRB(m_axi_gmem1_WSTRB),
        .m_axi_gmem1_WVALID(m_axi_gmem1_WVALID),
        .mem_reg({\select_ln63_reg_1416_reg_n_0_[7] ,\select_ln63_reg_1416_reg_n_0_[6] ,\select_ln63_reg_1416_reg_n_0_[5] ,\select_ln63_reg_1416_reg_n_0_[4] ,\select_ln63_reg_1416_reg_n_0_[3] ,\select_ln63_reg_1416_reg_n_0_[2] ,\select_ln63_reg_1416_reg_n_0_[1] ,\select_ln63_reg_1416_reg_n_0_[0] }),
        .\q0_reg[7] (trunc_ln31_1_reg_1172_pp0_iter14_reg),
        .ram_reg_0_15_0_0__6(linebuf_U_n_0),
        .ram_reg_0_15_0_0__6_0(linebuf_U_n_1),
        .ram_reg_0_15_0_0__6_1(linebuf_1_U_n_0),
        .ram_reg_0_15_0_0__6_2(linebuf_1_U_n_1),
        .ram_reg_0_15_0_0__6_3(linebuf_2_U_n_0),
        .ram_reg_0_15_0_0__6_4(linebuf_2_U_n_1),
        .ram_reg_0_15_0_0__6_5(linebuf_3_U_n_0),
        .ram_reg_0_15_0_0__6_6(linebuf_4_U_n_0),
        .ram_reg_0_15_0_0__6_7(linebuf_5_U_n_0),
        .ram_reg_0_15_0_0__6_8(linebuf_6_U_n_0),
        .ram_reg_0_15_0_0__6_9(linebuf_7_U_n_0),
        .ram_reg_0_31_0_0__5(linebuf_3_U_n_1),
        .ram_reg_0_31_0_0__5_0(linebuf_4_U_n_1),
        .ram_reg_0_31_0_0__5_1(linebuf_5_U_n_1),
        .ram_reg_0_31_0_0__5_2(linebuf_6_U_n_1),
        .ram_reg_0_31_0_0__5_3(linebuf_7_U_n_1),
        .ram_reg_0_31_0_0__5_4(linebuf_addr_reg_1209_pp0_iter16_reg[5]),
        .\reg_499_reg[0] (trunc_ln31_1_reg_1172_pp0_iter13_reg),
        .\reg_519_reg[0] (trunc_ln31_1_reg_1172_pp0_iter15_reg),
        .reset(reset),
        .rewind_ap_ready_reg(rewind_ap_ready_reg),
        .s_ready_t_reg(m_axi_gmem1_BREADY),
        .trunc_ln31_1_reg_1172(trunc_ln31_1_reg_1172),
        .\trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1] (gmem1_m_axi_U_n_4),
        .\trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1]_0 (gmem1_m_axi_U_n_5),
        .\trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1]_1 (gmem1_m_axi_U_n_6),
        .\trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1]_2 (ce0),
        .\trunc_ln31_1_reg_1172_pp0_iter15_reg_reg[1] (reg_5190),
        .\trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[0] (ce05_out),
        .\trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[1] (gmem1_m_axi_U_n_0),
        .\trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[1]_0 (gmem1_m_axi_U_n_3),
        .\trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[1]_1 (ce06_out),
        .\trunc_ln31_1_reg_1172_reg[0]__0 (gmem1_m_axi_U_n_39),
        .\trunc_ln31_1_reg_1172_reg[1]__0 (gmem1_m_axi_U_n_8),
        .\trunc_ln31_1_reg_1172_reg[1]__0_0 (gmem1_m_axi_U_n_9),
        .\trunc_ln31_1_reg_1172_reg[1]__0_1 (ce02_out));
  FDRE \icmp_ln30_reg_1119_pp0_iter1_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln30_reg_1119),
        .Q(icmp_ln30_reg_1119_pp0_iter1_reg),
        .R(1'b0));
  (* srl_bus_name = "U0/\\icmp_ln30_reg_1119_pp0_iter25_reg_reg " *) 
  (* srl_name = "U0/\\icmp_ln30_reg_1119_pp0_iter25_reg_reg[0]_srl24 " *) 
  SRLC32E \icmp_ln30_reg_1119_pp0_iter25_reg_reg[0]_srl24 
       (.A({1'b1,1'b0,1'b1,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(icmp_ln30_reg_1119_pp0_iter1_reg),
        .Q(\icmp_ln30_reg_1119_pp0_iter25_reg_reg[0]_srl24_n_0 ),
        .Q31(\NLW_icmp_ln30_reg_1119_pp0_iter25_reg_reg[0]_srl24_Q31_UNCONNECTED ));
  FDRE \icmp_ln30_reg_1119_pp0_iter26_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\icmp_ln30_reg_1119_pp0_iter25_reg_reg[0]_srl24_n_0 ),
        .Q(icmp_ln30_reg_1119_pp0_iter26_reg),
        .R(1'b0));
  FDRE \icmp_ln30_reg_1119_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(icmp_ln30_fu_555_p2),
        .Q(icmp_ln30_reg_1119),
        .R(1'b0));
  FDRE \icmp_ln31_reg_1149_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(gmem1_m_axi_U_n_35),
        .Q(icmp_ln31_reg_1149),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten7_fu_144_reg[0] 
       (.C(ap_clk),
        .CE(ap_ready_int),
        .D(add_ln30_1_fu_546_p2[0]),
        .Q(indvar_flatten7_fu_144[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten7_fu_144_reg[10] 
       (.C(ap_clk),
        .CE(ap_ready_int),
        .D(add_ln30_1_fu_546_p2[10]),
        .Q(indvar_flatten7_fu_144[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten7_fu_144_reg[11] 
       (.C(ap_clk),
        .CE(ap_ready_int),
        .D(add_ln30_1_fu_546_p2[11]),
        .Q(indvar_flatten7_fu_144[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten7_fu_144_reg[12] 
       (.C(ap_clk),
        .CE(ap_ready_int),
        .D(add_ln30_1_fu_546_p2[12]),
        .Q(indvar_flatten7_fu_144[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten7_fu_144_reg[13] 
       (.C(ap_clk),
        .CE(ap_ready_int),
        .D(add_ln30_1_fu_546_p2[13]),
        .Q(indvar_flatten7_fu_144[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten7_fu_144_reg[1] 
       (.C(ap_clk),
        .CE(ap_ready_int),
        .D(add_ln30_1_fu_546_p2[1]),
        .Q(indvar_flatten7_fu_144[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten7_fu_144_reg[2] 
       (.C(ap_clk),
        .CE(ap_ready_int),
        .D(add_ln30_1_fu_546_p2[2]),
        .Q(indvar_flatten7_fu_144[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten7_fu_144_reg[3] 
       (.C(ap_clk),
        .CE(ap_ready_int),
        .D(add_ln30_1_fu_546_p2[3]),
        .Q(indvar_flatten7_fu_144[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten7_fu_144_reg[4] 
       (.C(ap_clk),
        .CE(ap_ready_int),
        .D(add_ln30_1_fu_546_p2[4]),
        .Q(indvar_flatten7_fu_144[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten7_fu_144_reg[5] 
       (.C(ap_clk),
        .CE(ap_ready_int),
        .D(add_ln30_1_fu_546_p2[5]),
        .Q(indvar_flatten7_fu_144[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten7_fu_144_reg[6] 
       (.C(ap_clk),
        .CE(ap_ready_int),
        .D(add_ln30_1_fu_546_p2[6]),
        .Q(indvar_flatten7_fu_144[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten7_fu_144_reg[7] 
       (.C(ap_clk),
        .CE(ap_ready_int),
        .D(add_ln30_1_fu_546_p2[7]),
        .Q(indvar_flatten7_fu_144[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten7_fu_144_reg[8] 
       (.C(ap_clk),
        .CE(ap_ready_int),
        .D(add_ln30_1_fu_546_p2[8]),
        .Q(indvar_flatten7_fu_144[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \indvar_flatten7_fu_144_reg[9] 
       (.C(ap_clk),
        .CE(ap_ready_int),
        .D(add_ln30_1_fu_546_p2[9]),
        .Q(indvar_flatten7_fu_144[9]),
        .R(1'b0));
  FDRE \input_r_read_reg_1114_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(input_r[0]),
        .Q(input_r_read_reg_1114[0]),
        .R(1'b0));
  FDRE \input_r_read_reg_1114_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(input_r[10]),
        .Q(input_r_read_reg_1114[10]),
        .R(1'b0));
  FDRE \input_r_read_reg_1114_reg[11] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(input_r[11]),
        .Q(input_r_read_reg_1114[11]),
        .R(1'b0));
  FDRE \input_r_read_reg_1114_reg[12] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(input_r[12]),
        .Q(input_r_read_reg_1114[12]),
        .R(1'b0));
  FDRE \input_r_read_reg_1114_reg[13] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(input_r[13]),
        .Q(input_r_read_reg_1114[13]),
        .R(1'b0));
  FDRE \input_r_read_reg_1114_reg[14] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(input_r[14]),
        .Q(input_r_read_reg_1114[14]),
        .R(1'b0));
  FDRE \input_r_read_reg_1114_reg[15] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(input_r[15]),
        .Q(input_r_read_reg_1114[15]),
        .R(1'b0));
  FDRE \input_r_read_reg_1114_reg[16] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(input_r[16]),
        .Q(input_r_read_reg_1114[16]),
        .R(1'b0));
  FDRE \input_r_read_reg_1114_reg[17] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(input_r[17]),
        .Q(input_r_read_reg_1114[17]),
        .R(1'b0));
  FDRE \input_r_read_reg_1114_reg[18] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(input_r[18]),
        .Q(input_r_read_reg_1114[18]),
        .R(1'b0));
  FDRE \input_r_read_reg_1114_reg[19] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(input_r[19]),
        .Q(input_r_read_reg_1114[19]),
        .R(1'b0));
  FDRE \input_r_read_reg_1114_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(input_r[1]),
        .Q(input_r_read_reg_1114[1]),
        .R(1'b0));
  FDRE \input_r_read_reg_1114_reg[20] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(input_r[20]),
        .Q(input_r_read_reg_1114[20]),
        .R(1'b0));
  FDRE \input_r_read_reg_1114_reg[21] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(input_r[21]),
        .Q(input_r_read_reg_1114[21]),
        .R(1'b0));
  FDRE \input_r_read_reg_1114_reg[22] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(input_r[22]),
        .Q(input_r_read_reg_1114[22]),
        .R(1'b0));
  FDRE \input_r_read_reg_1114_reg[23] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(input_r[23]),
        .Q(input_r_read_reg_1114[23]),
        .R(1'b0));
  FDRE \input_r_read_reg_1114_reg[24] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(input_r[24]),
        .Q(input_r_read_reg_1114[24]),
        .R(1'b0));
  FDRE \input_r_read_reg_1114_reg[25] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(input_r[25]),
        .Q(input_r_read_reg_1114[25]),
        .R(1'b0));
  FDRE \input_r_read_reg_1114_reg[26] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(input_r[26]),
        .Q(input_r_read_reg_1114[26]),
        .R(1'b0));
  FDRE \input_r_read_reg_1114_reg[27] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(input_r[27]),
        .Q(input_r_read_reg_1114[27]),
        .R(1'b0));
  FDRE \input_r_read_reg_1114_reg[28] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(input_r[28]),
        .Q(input_r_read_reg_1114[28]),
        .R(1'b0));
  FDRE \input_r_read_reg_1114_reg[29] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(input_r[29]),
        .Q(input_r_read_reg_1114[29]),
        .R(1'b0));
  FDRE \input_r_read_reg_1114_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(input_r[2]),
        .Q(input_r_read_reg_1114[2]),
        .R(1'b0));
  FDRE \input_r_read_reg_1114_reg[30] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(input_r[30]),
        .Q(input_r_read_reg_1114[30]),
        .R(1'b0));
  FDRE \input_r_read_reg_1114_reg[31] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(input_r[31]),
        .Q(input_r_read_reg_1114[31]),
        .R(1'b0));
  FDRE \input_r_read_reg_1114_reg[32] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(input_r[32]),
        .Q(input_r_read_reg_1114[32]),
        .R(1'b0));
  FDRE \input_r_read_reg_1114_reg[33] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(input_r[33]),
        .Q(input_r_read_reg_1114[33]),
        .R(1'b0));
  FDRE \input_r_read_reg_1114_reg[34] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(input_r[34]),
        .Q(input_r_read_reg_1114[34]),
        .R(1'b0));
  FDRE \input_r_read_reg_1114_reg[35] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(input_r[35]),
        .Q(input_r_read_reg_1114[35]),
        .R(1'b0));
  FDRE \input_r_read_reg_1114_reg[36] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(input_r[36]),
        .Q(input_r_read_reg_1114[36]),
        .R(1'b0));
  FDRE \input_r_read_reg_1114_reg[37] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(input_r[37]),
        .Q(input_r_read_reg_1114[37]),
        .R(1'b0));
  FDRE \input_r_read_reg_1114_reg[38] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(input_r[38]),
        .Q(input_r_read_reg_1114[38]),
        .R(1'b0));
  FDRE \input_r_read_reg_1114_reg[39] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(input_r[39]),
        .Q(input_r_read_reg_1114[39]),
        .R(1'b0));
  FDRE \input_r_read_reg_1114_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(input_r[3]),
        .Q(input_r_read_reg_1114[3]),
        .R(1'b0));
  FDRE \input_r_read_reg_1114_reg[40] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(input_r[40]),
        .Q(input_r_read_reg_1114[40]),
        .R(1'b0));
  FDRE \input_r_read_reg_1114_reg[41] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(input_r[41]),
        .Q(input_r_read_reg_1114[41]),
        .R(1'b0));
  FDRE \input_r_read_reg_1114_reg[42] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(input_r[42]),
        .Q(input_r_read_reg_1114[42]),
        .R(1'b0));
  FDRE \input_r_read_reg_1114_reg[43] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(input_r[43]),
        .Q(input_r_read_reg_1114[43]),
        .R(1'b0));
  FDRE \input_r_read_reg_1114_reg[44] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(input_r[44]),
        .Q(input_r_read_reg_1114[44]),
        .R(1'b0));
  FDRE \input_r_read_reg_1114_reg[45] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(input_r[45]),
        .Q(input_r_read_reg_1114[45]),
        .R(1'b0));
  FDRE \input_r_read_reg_1114_reg[46] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(input_r[46]),
        .Q(input_r_read_reg_1114[46]),
        .R(1'b0));
  FDRE \input_r_read_reg_1114_reg[47] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(input_r[47]),
        .Q(input_r_read_reg_1114[47]),
        .R(1'b0));
  FDRE \input_r_read_reg_1114_reg[48] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(input_r[48]),
        .Q(input_r_read_reg_1114[48]),
        .R(1'b0));
  FDRE \input_r_read_reg_1114_reg[49] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(input_r[49]),
        .Q(input_r_read_reg_1114[49]),
        .R(1'b0));
  FDRE \input_r_read_reg_1114_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(input_r[4]),
        .Q(input_r_read_reg_1114[4]),
        .R(1'b0));
  FDRE \input_r_read_reg_1114_reg[50] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(input_r[50]),
        .Q(input_r_read_reg_1114[50]),
        .R(1'b0));
  FDRE \input_r_read_reg_1114_reg[51] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(input_r[51]),
        .Q(input_r_read_reg_1114[51]),
        .R(1'b0));
  FDRE \input_r_read_reg_1114_reg[52] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(input_r[52]),
        .Q(input_r_read_reg_1114[52]),
        .R(1'b0));
  FDRE \input_r_read_reg_1114_reg[53] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(input_r[53]),
        .Q(input_r_read_reg_1114[53]),
        .R(1'b0));
  FDRE \input_r_read_reg_1114_reg[54] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(input_r[54]),
        .Q(input_r_read_reg_1114[54]),
        .R(1'b0));
  FDRE \input_r_read_reg_1114_reg[55] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(input_r[55]),
        .Q(input_r_read_reg_1114[55]),
        .R(1'b0));
  FDRE \input_r_read_reg_1114_reg[56] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(input_r[56]),
        .Q(input_r_read_reg_1114[56]),
        .R(1'b0));
  FDRE \input_r_read_reg_1114_reg[57] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(input_r[57]),
        .Q(input_r_read_reg_1114[57]),
        .R(1'b0));
  FDRE \input_r_read_reg_1114_reg[58] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(input_r[58]),
        .Q(input_r_read_reg_1114[58]),
        .R(1'b0));
  FDRE \input_r_read_reg_1114_reg[59] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(input_r[59]),
        .Q(input_r_read_reg_1114[59]),
        .R(1'b0));
  FDRE \input_r_read_reg_1114_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(input_r[5]),
        .Q(input_r_read_reg_1114[5]),
        .R(1'b0));
  FDRE \input_r_read_reg_1114_reg[60] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(input_r[60]),
        .Q(input_r_read_reg_1114[60]),
        .R(1'b0));
  FDRE \input_r_read_reg_1114_reg[61] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(input_r[61]),
        .Q(input_r_read_reg_1114[61]),
        .R(1'b0));
  FDRE \input_r_read_reg_1114_reg[62] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(input_r[62]),
        .Q(input_r_read_reg_1114[62]),
        .R(1'b0));
  FDRE \input_r_read_reg_1114_reg[63] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(input_r[63]),
        .Q(input_r_read_reg_1114[63]),
        .R(1'b0));
  FDRE \input_r_read_reg_1114_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(input_r[6]),
        .Q(input_r_read_reg_1114[6]),
        .R(1'b0));
  FDRE \input_r_read_reg_1114_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(input_r[7]),
        .Q(input_r_read_reg_1114[7]),
        .R(1'b0));
  FDRE \input_r_read_reg_1114_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(input_r[8]),
        .Q(input_r_read_reg_1114[8]),
        .R(1'b0));
  FDRE \input_r_read_reg_1114_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(input_r[9]),
        .Q(input_r_read_reg_1114[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_linebuf_RAM_AUTO_1R1W linebuf_1_U
       (.E(ce1),
        .I164(tmp_3_fu_837_p9),
        .Q(tmp_reg_1327),
        .add_ln55_2_fu_883_p2(add_ln55_2_fu_883_p2),
        .\add_ln55_2_reg_1385_reg[3] (trunc_ln31_1_reg_1172_pp0_iter17_reg),
        .\add_ln55_2_reg_1385_reg[7] (reg_519_pp0_iter17_reg),
        .\add_ln55_2_reg_1385_reg[7]_0 (reg_511_pp0_iter17_reg),
        .\add_ln55_2_reg_1385_reg[7]_1 (reg_515_pp0_iter17_reg),
        .and_ln40_reg_1145_pp0_iter16_reg(and_ln40_reg_1145_pp0_iter16_reg),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (zext_ln46_1_reg_1249_pp0_iter16_reg),
        .\q0_reg[0]_1 (trunc_ln31_1_reg_1172_pp0_iter16_reg),
        .\q0_reg[0]_2 (linebuf_addr_reg_1209_pp0_iter16_reg),
        .\q0_reg[7]_0 (linebuf_1_q0),
        .\q0_reg[7]_1 (ce06_out),
        .\q1_reg[0]_0 (zext_ln46_reg_1239_pp0_iter15_reg),
        .\q1_reg[6]_0 (gmem1_m_axi_U_n_2),
        .\q1_reg[7]_0 ({linebuf_1_U_n_2,linebuf_1_U_n_3,linebuf_1_U_n_4,linebuf_1_U_n_5,linebuf_1_U_n_6,linebuf_1_U_n_7,linebuf_1_U_n_8,linebuf_1_U_n_9}),
        .\q1_reg[7]_1 (gmem1_m_axi_U_n_45),
        .\zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4] (linebuf_1_U_n_0),
        .\zext_ln46_1_reg_1249_pp0_iter16_reg_reg[5] (linebuf_1_U_n_1));
  FDRE \linebuf_1_addr_reg_1214_pp0_iter14_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(linebuf_addr_reg_1209[0]),
        .Q(linebuf_addr_reg_1209_pp0_iter14_reg[0]),
        .R(1'b0));
  FDRE \linebuf_1_addr_reg_1214_pp0_iter14_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(linebuf_addr_reg_1209[1]),
        .Q(linebuf_addr_reg_1209_pp0_iter14_reg[1]),
        .R(1'b0));
  FDRE \linebuf_1_addr_reg_1214_pp0_iter14_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(linebuf_addr_reg_1209[2]),
        .Q(linebuf_addr_reg_1209_pp0_iter14_reg[2]),
        .R(1'b0));
  FDRE \linebuf_1_addr_reg_1214_pp0_iter14_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(linebuf_addr_reg_1209[3]),
        .Q(linebuf_addr_reg_1209_pp0_iter14_reg[3]),
        .R(1'b0));
  FDRE \linebuf_1_addr_reg_1214_pp0_iter14_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(linebuf_addr_reg_1209[4]),
        .Q(linebuf_addr_reg_1209_pp0_iter14_reg[4]),
        .R(1'b0));
  FDRE \linebuf_1_addr_reg_1214_pp0_iter14_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(linebuf_addr_reg_1209[5]),
        .Q(linebuf_addr_reg_1209_pp0_iter14_reg[5]),
        .R(1'b0));
  FDRE \linebuf_1_addr_reg_1214_pp0_iter15_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(linebuf_addr_reg_1209_pp0_iter14_reg[0]),
        .Q(linebuf_addr_reg_1209_pp0_iter15_reg[0]),
        .R(1'b0));
  FDRE \linebuf_1_addr_reg_1214_pp0_iter15_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(linebuf_addr_reg_1209_pp0_iter14_reg[1]),
        .Q(linebuf_addr_reg_1209_pp0_iter15_reg[1]),
        .R(1'b0));
  FDRE \linebuf_1_addr_reg_1214_pp0_iter15_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(linebuf_addr_reg_1209_pp0_iter14_reg[2]),
        .Q(linebuf_addr_reg_1209_pp0_iter15_reg[2]),
        .R(1'b0));
  FDRE \linebuf_1_addr_reg_1214_pp0_iter15_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(linebuf_addr_reg_1209_pp0_iter14_reg[3]),
        .Q(linebuf_addr_reg_1209_pp0_iter15_reg[3]),
        .R(1'b0));
  FDRE \linebuf_1_addr_reg_1214_pp0_iter15_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(linebuf_addr_reg_1209_pp0_iter14_reg[4]),
        .Q(linebuf_addr_reg_1209_pp0_iter15_reg[4]),
        .R(1'b0));
  FDRE \linebuf_1_addr_reg_1214_pp0_iter15_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(linebuf_addr_reg_1209_pp0_iter14_reg[5]),
        .Q(linebuf_addr_reg_1209_pp0_iter15_reg[5]),
        .R(1'b0));
  FDRE \linebuf_1_addr_reg_1214_pp0_iter16_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(linebuf_addr_reg_1209_pp0_iter15_reg[0]),
        .Q(linebuf_addr_reg_1209_pp0_iter16_reg[0]),
        .R(1'b0));
  FDRE \linebuf_1_addr_reg_1214_pp0_iter16_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(linebuf_addr_reg_1209_pp0_iter15_reg[1]),
        .Q(linebuf_addr_reg_1209_pp0_iter16_reg[1]),
        .R(1'b0));
  FDRE \linebuf_1_addr_reg_1214_pp0_iter16_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(linebuf_addr_reg_1209_pp0_iter15_reg[2]),
        .Q(linebuf_addr_reg_1209_pp0_iter16_reg[2]),
        .R(1'b0));
  FDRE \linebuf_1_addr_reg_1214_pp0_iter16_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(linebuf_addr_reg_1209_pp0_iter15_reg[3]),
        .Q(linebuf_addr_reg_1209_pp0_iter16_reg[3]),
        .R(1'b0));
  FDRE \linebuf_1_addr_reg_1214_pp0_iter16_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(linebuf_addr_reg_1209_pp0_iter15_reg[4]),
        .Q(linebuf_addr_reg_1209_pp0_iter16_reg[4]),
        .R(1'b0));
  FDRE \linebuf_1_addr_reg_1214_pp0_iter16_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(linebuf_addr_reg_1209_pp0_iter15_reg[5]),
        .Q(linebuf_addr_reg_1209_pp0_iter16_reg[5]),
        .R(1'b0));
  FDRE \linebuf_1_addr_reg_1214_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_9_reg_1140_pp0_iter12_reg_reg[0]__0_n_0 ),
        .Q(linebuf_addr_reg_1209[0]),
        .R(1'b0));
  FDRE \linebuf_1_addr_reg_1214_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_9_reg_1140_pp0_iter12_reg_reg[1]__0_n_0 ),
        .Q(linebuf_addr_reg_1209[1]),
        .R(1'b0));
  FDRE \linebuf_1_addr_reg_1214_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_9_reg_1140_pp0_iter12_reg_reg[2]__0_n_0 ),
        .Q(linebuf_addr_reg_1209[2]),
        .R(1'b0));
  FDRE \linebuf_1_addr_reg_1214_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_9_reg_1140_pp0_iter12_reg_reg[3]__0_n_0 ),
        .Q(linebuf_addr_reg_1209[3]),
        .R(1'b0));
  FDRE \linebuf_1_addr_reg_1214_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_9_reg_1140_pp0_iter12_reg_reg[4]__0_n_0 ),
        .Q(linebuf_addr_reg_1209[4]),
        .R(1'b0));
  FDRE \linebuf_1_addr_reg_1214_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_9_reg_1140_pp0_iter12_reg_reg[5]__0_n_0 ),
        .Q(linebuf_addr_reg_1209[5]),
        .R(1'b0));
  FDRE \linebuf_1_load_reg_1355_pp0_iter18_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(linebuf_1_load_reg_1355[0]),
        .Q(linebuf_1_load_reg_1355_pp0_iter18_reg[0]),
        .R(1'b0));
  FDRE \linebuf_1_load_reg_1355_pp0_iter18_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(linebuf_1_load_reg_1355[1]),
        .Q(linebuf_1_load_reg_1355_pp0_iter18_reg[1]),
        .R(1'b0));
  FDRE \linebuf_1_load_reg_1355_pp0_iter18_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(linebuf_1_load_reg_1355[2]),
        .Q(linebuf_1_load_reg_1355_pp0_iter18_reg[2]),
        .R(1'b0));
  FDRE \linebuf_1_load_reg_1355_pp0_iter18_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(linebuf_1_load_reg_1355[3]),
        .Q(linebuf_1_load_reg_1355_pp0_iter18_reg[3]),
        .R(1'b0));
  FDRE \linebuf_1_load_reg_1355_pp0_iter18_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(linebuf_1_load_reg_1355[4]),
        .Q(linebuf_1_load_reg_1355_pp0_iter18_reg[4]),
        .R(1'b0));
  FDRE \linebuf_1_load_reg_1355_pp0_iter18_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(linebuf_1_load_reg_1355[5]),
        .Q(linebuf_1_load_reg_1355_pp0_iter18_reg[5]),
        .R(1'b0));
  FDRE \linebuf_1_load_reg_1355_pp0_iter18_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(linebuf_1_load_reg_1355[6]),
        .Q(linebuf_1_load_reg_1355_pp0_iter18_reg[6]),
        .R(1'b0));
  FDRE \linebuf_1_load_reg_1355_pp0_iter18_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(linebuf_1_load_reg_1355[7]),
        .Q(linebuf_1_load_reg_1355_pp0_iter18_reg[7]),
        .R(1'b0));
  FDRE \linebuf_1_load_reg_1355_reg[0] 
       (.C(ap_clk),
        .CE(linebuf_1_load_reg_13550),
        .D(linebuf_1_U_n_9),
        .Q(linebuf_1_load_reg_1355[0]),
        .R(1'b0));
  FDRE \linebuf_1_load_reg_1355_reg[1] 
       (.C(ap_clk),
        .CE(linebuf_1_load_reg_13550),
        .D(linebuf_1_U_n_8),
        .Q(linebuf_1_load_reg_1355[1]),
        .R(1'b0));
  FDRE \linebuf_1_load_reg_1355_reg[2] 
       (.C(ap_clk),
        .CE(linebuf_1_load_reg_13550),
        .D(linebuf_1_U_n_7),
        .Q(linebuf_1_load_reg_1355[2]),
        .R(1'b0));
  FDRE \linebuf_1_load_reg_1355_reg[3] 
       (.C(ap_clk),
        .CE(linebuf_1_load_reg_13550),
        .D(linebuf_1_U_n_6),
        .Q(linebuf_1_load_reg_1355[3]),
        .R(1'b0));
  FDRE \linebuf_1_load_reg_1355_reg[4] 
       (.C(ap_clk),
        .CE(linebuf_1_load_reg_13550),
        .D(linebuf_1_U_n_5),
        .Q(linebuf_1_load_reg_1355[4]),
        .R(1'b0));
  FDRE \linebuf_1_load_reg_1355_reg[5] 
       (.C(ap_clk),
        .CE(linebuf_1_load_reg_13550),
        .D(linebuf_1_U_n_4),
        .Q(linebuf_1_load_reg_1355[5]),
        .R(1'b0));
  FDRE \linebuf_1_load_reg_1355_reg[6] 
       (.C(ap_clk),
        .CE(linebuf_1_load_reg_13550),
        .D(linebuf_1_U_n_3),
        .Q(linebuf_1_load_reg_1355[6]),
        .R(1'b0));
  FDRE \linebuf_1_load_reg_1355_reg[7] 
       (.C(ap_clk),
        .CE(linebuf_1_load_reg_13550),
        .D(linebuf_1_U_n_2),
        .Q(linebuf_1_load_reg_1355[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_linebuf_RAM_AUTO_1R1W_0 linebuf_2_U
       (.E(ce1),
        .Q(tmp_reg_1327),
        .and_ln40_reg_1145_pp0_iter16_reg(and_ln40_reg_1145_pp0_iter16_reg),
        .ap_clk(ap_clk),
        .\linebuf_1_addr_reg_1214_pp0_iter16_reg_reg[4] (linebuf_2_U_n_0),
        .\linebuf_1_addr_reg_1214_pp0_iter16_reg_reg[5] (linebuf_2_U_n_1),
        .\q0_reg[0]_0 (linebuf_addr_reg_1209_pp0_iter16_reg),
        .\q0_reg[0]_1 (trunc_ln31_1_reg_1172_pp0_iter16_reg),
        .\q0_reg[0]_2 (zext_ln46_1_reg_1249_pp0_iter16_reg),
        .\q0_reg[7]_0 (linebuf_2_q0),
        .\q0_reg[7]_1 (ce05_out),
        .\q1_reg[0]_0 (zext_ln46_reg_1239_pp0_iter15_reg),
        .\q1_reg[6]_0 (gmem1_m_axi_U_n_3),
        .\q1_reg[7]_0 ({linebuf_2_U_n_2,linebuf_2_U_n_3,linebuf_2_U_n_4,linebuf_2_U_n_5,linebuf_2_U_n_6,linebuf_2_U_n_7,linebuf_2_U_n_8,linebuf_2_U_n_9}),
        .\q1_reg[7]_1 (gmem1_m_axi_U_n_43));
  FDRE \linebuf_2_load_reg_1360_pp0_iter18_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(linebuf_2_load_reg_1360[0]),
        .Q(linebuf_2_load_reg_1360_pp0_iter18_reg[0]),
        .R(1'b0));
  FDRE \linebuf_2_load_reg_1360_pp0_iter18_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(linebuf_2_load_reg_1360[1]),
        .Q(linebuf_2_load_reg_1360_pp0_iter18_reg[1]),
        .R(1'b0));
  FDRE \linebuf_2_load_reg_1360_pp0_iter18_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(linebuf_2_load_reg_1360[2]),
        .Q(linebuf_2_load_reg_1360_pp0_iter18_reg[2]),
        .R(1'b0));
  FDRE \linebuf_2_load_reg_1360_pp0_iter18_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(linebuf_2_load_reg_1360[3]),
        .Q(linebuf_2_load_reg_1360_pp0_iter18_reg[3]),
        .R(1'b0));
  FDRE \linebuf_2_load_reg_1360_pp0_iter18_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(linebuf_2_load_reg_1360[4]),
        .Q(linebuf_2_load_reg_1360_pp0_iter18_reg[4]),
        .R(1'b0));
  FDRE \linebuf_2_load_reg_1360_pp0_iter18_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(linebuf_2_load_reg_1360[5]),
        .Q(linebuf_2_load_reg_1360_pp0_iter18_reg[5]),
        .R(1'b0));
  FDRE \linebuf_2_load_reg_1360_pp0_iter18_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(linebuf_2_load_reg_1360[6]),
        .Q(linebuf_2_load_reg_1360_pp0_iter18_reg[6]),
        .R(1'b0));
  FDRE \linebuf_2_load_reg_1360_pp0_iter18_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(linebuf_2_load_reg_1360[7]),
        .Q(linebuf_2_load_reg_1360_pp0_iter18_reg[7]),
        .R(1'b0));
  FDRE \linebuf_2_load_reg_1360_reg[0] 
       (.C(ap_clk),
        .CE(linebuf_1_load_reg_13550),
        .D(linebuf_2_U_n_9),
        .Q(linebuf_2_load_reg_1360[0]),
        .R(1'b0));
  FDRE \linebuf_2_load_reg_1360_reg[1] 
       (.C(ap_clk),
        .CE(linebuf_1_load_reg_13550),
        .D(linebuf_2_U_n_8),
        .Q(linebuf_2_load_reg_1360[1]),
        .R(1'b0));
  FDRE \linebuf_2_load_reg_1360_reg[2] 
       (.C(ap_clk),
        .CE(linebuf_1_load_reg_13550),
        .D(linebuf_2_U_n_7),
        .Q(linebuf_2_load_reg_1360[2]),
        .R(1'b0));
  FDRE \linebuf_2_load_reg_1360_reg[3] 
       (.C(ap_clk),
        .CE(linebuf_1_load_reg_13550),
        .D(linebuf_2_U_n_6),
        .Q(linebuf_2_load_reg_1360[3]),
        .R(1'b0));
  FDRE \linebuf_2_load_reg_1360_reg[4] 
       (.C(ap_clk),
        .CE(linebuf_1_load_reg_13550),
        .D(linebuf_2_U_n_5),
        .Q(linebuf_2_load_reg_1360[4]),
        .R(1'b0));
  FDRE \linebuf_2_load_reg_1360_reg[5] 
       (.C(ap_clk),
        .CE(linebuf_1_load_reg_13550),
        .D(linebuf_2_U_n_4),
        .Q(linebuf_2_load_reg_1360[5]),
        .R(1'b0));
  FDRE \linebuf_2_load_reg_1360_reg[6] 
       (.C(ap_clk),
        .CE(linebuf_1_load_reg_13550),
        .D(linebuf_2_U_n_3),
        .Q(linebuf_2_load_reg_1360[6]),
        .R(1'b0));
  FDRE \linebuf_2_load_reg_1360_reg[7] 
       (.C(ap_clk),
        .CE(linebuf_1_load_reg_13550),
        .D(linebuf_2_U_n_2),
        .Q(linebuf_2_load_reg_1360[7]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_linebuf_3_RAM_AUTO_1R1W linebuf_3_U
       (.E(ce01_out),
        .Q(tmp_1_reg_1289),
        .and_ln40_reg_1145_pp0_iter14_reg(and_ln40_reg_1145_pp0_iter14_reg),
        .ap_clk(ap_clk),
        .\linebuf_1_addr_reg_1214_pp0_iter14_reg_reg[4] (linebuf_3_U_n_0),
        .\linebuf_1_addr_reg_1214_pp0_iter14_reg_reg[5] (linebuf_3_U_n_1),
        .\q0_reg[0]_0 (linebuf_addr_reg_1209_pp0_iter14_reg),
        .\q0_reg[0]_1 (zext_ln46_reg_1239_pp0_iter14_reg),
        .\q0_reg[0]_2 (trunc_ln31_1_reg_1172_pp0_iter14_reg),
        .\q0_reg[0]_3 (zext_ln46_1_reg_1249_pp0_iter14_reg),
        .\q0_reg[6]_0 (gmem1_m_axi_U_n_4),
        .\q0_reg[7]_0 (linebuf_3_q0),
        .\q0_reg[7]_1 (gmem1_m_axi_U_n_38));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_linebuf_3_RAM_AUTO_1R1W_1 linebuf_4_U
       (.E(ce00_out),
        .Q(tmp_1_reg_1289),
        .and_ln40_reg_1145_pp0_iter14_reg(and_ln40_reg_1145_pp0_iter14_reg),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (zext_ln46_reg_1239_pp0_iter14_reg),
        .\q0_reg[0]_1 (linebuf_addr_reg_1209_pp0_iter14_reg),
        .\q0_reg[0]_2 (trunc_ln31_1_reg_1172_pp0_iter14_reg),
        .\q0_reg[0]_3 (zext_ln46_1_reg_1249_pp0_iter14_reg),
        .\q0_reg[6]_0 (gmem1_m_axi_U_n_5),
        .\q0_reg[7]_0 (linebuf_4_q0),
        .\q0_reg[7]_1 (gmem1_m_axi_U_n_37),
        .\zext_ln46_reg_1239_pp0_iter14_reg_reg[4] (linebuf_4_U_n_0),
        .\zext_ln46_reg_1239_pp0_iter14_reg_reg[5] (linebuf_4_U_n_1));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_linebuf_3_RAM_AUTO_1R1W_2 linebuf_5_U
       (.E(ce0),
        .Q(tmp_1_reg_1289),
        .and_ln40_reg_1145_pp0_iter14_reg(and_ln40_reg_1145_pp0_iter14_reg),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter15(ap_enable_reg_pp0_iter15),
        .ap_enable_reg_pp0_iter15_reg(linebuf_5_U_n_0),
        .ap_enable_reg_pp0_iter15_reg_0(linebuf_5_U_n_1),
        .\q0_reg[0]_0 (zext_ln46_reg_1239_pp0_iter14_reg),
        .\q0_reg[0]_1 (linebuf_addr_reg_1209_pp0_iter14_reg),
        .\q0_reg[0]_2 (zext_ln46_1_reg_1249_pp0_iter14_reg),
        .\q0_reg[6]_0 (gmem1_m_axi_U_n_6),
        .\q0_reg[7]_0 (linebuf_5_q0),
        .\q0_reg[7]_1 (gmem1_m_axi_U_n_36),
        .ram_reg_0_31_0_0_i_2__3_0(trunc_ln31_1_reg_1172_pp0_iter14_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_linebuf_3_RAM_AUTO_1R1W_3 linebuf_6_U
       (.E(ce04_out),
        .P({tmp_11_reg_1184_reg_n_91,tmp_11_reg_1184_reg_n_92,tmp_11_reg_1184_reg_n_93,tmp_11_reg_1184_reg_n_94,tmp_11_reg_1184_reg_n_95,tmp_11_reg_1184_reg_n_96}),
        .Q(linebuf_6_q0),
        .and_ln40_reg_1145_pp0_iter12_reg(and_ln40_reg_1145_pp0_iter12_reg),
        .ap_clk(ap_clk),
        .gmem0_addr_read_reg_1154_pp0_iter12_reg(gmem0_addr_read_reg_1154_pp0_iter12_reg),
        .\q0_reg[0]_0 ({tmp_12_reg_1189_reg_n_91,tmp_12_reg_1189_reg_n_92,tmp_12_reg_1189_reg_n_93,tmp_12_reg_1189_reg_n_94,tmp_12_reg_1189_reg_n_95,tmp_12_reg_1189_reg_n_96}),
        .\q0_reg[0]_1 (\tmp_9_reg_1140_pp0_iter12_reg_reg[4]__0_n_0 ),
        .\q0_reg[0]_2 (\tmp_9_reg_1140_pp0_iter12_reg_reg[5]__0_n_0 ),
        .\q0_reg[6]_0 (gmem1_m_axi_U_n_7),
        .\q0_reg[7]_0 (gmem1_m_axi_U_n_39),
        .ram_reg_0_15_0_0__6_0(\tmp_9_reg_1140_pp0_iter12_reg_reg[0]__0_n_0 ),
        .ram_reg_0_15_0_0__6_1(\tmp_9_reg_1140_pp0_iter12_reg_reg[1]__0_n_0 ),
        .ram_reg_0_15_0_0__6_2(\tmp_9_reg_1140_pp0_iter12_reg_reg[2]__0_n_0 ),
        .ram_reg_0_15_0_0__6_3(\tmp_9_reg_1140_pp0_iter12_reg_reg[3]__0_n_0 ),
        .\tmp_9_reg_1140_pp0_iter12_reg_reg[4]__0 (linebuf_6_U_n_0),
        .\tmp_9_reg_1140_pp0_iter12_reg_reg[5]__0 (linebuf_6_U_n_1),
        .trunc_ln31_1_reg_1172(trunc_ln31_1_reg_1172));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_linebuf_3_RAM_AUTO_1R1W_4 linebuf_7_U
       (.E(ce03_out),
        .P({tmp_11_reg_1184_reg_n_91,tmp_11_reg_1184_reg_n_92,tmp_11_reg_1184_reg_n_93,tmp_11_reg_1184_reg_n_94,tmp_11_reg_1184_reg_n_95,tmp_11_reg_1184_reg_n_96}),
        .Q(linebuf_7_q0),
        .and_ln40_reg_1145_pp0_iter12_reg(and_ln40_reg_1145_pp0_iter12_reg),
        .ap_clk(ap_clk),
        .gmem0_addr_read_reg_1154_pp0_iter12_reg(gmem0_addr_read_reg_1154_pp0_iter12_reg),
        .\q0_reg[0]_0 ({tmp_12_reg_1189_reg_n_91,tmp_12_reg_1189_reg_n_92,tmp_12_reg_1189_reg_n_93,tmp_12_reg_1189_reg_n_94,tmp_12_reg_1189_reg_n_95,tmp_12_reg_1189_reg_n_96}),
        .\q0_reg[0]_1 (\tmp_9_reg_1140_pp0_iter12_reg_reg[4]__0_n_0 ),
        .\q0_reg[0]_2 (\tmp_9_reg_1140_pp0_iter12_reg_reg[5]__0_n_0 ),
        .\q0_reg[6]_0 (gmem1_m_axi_U_n_8),
        .\q0_reg[7]_0 (gmem1_m_axi_U_n_41),
        .ram_reg_0_15_0_0__6_0(\tmp_9_reg_1140_pp0_iter12_reg_reg[0]__0_n_0 ),
        .ram_reg_0_15_0_0__6_1(\tmp_9_reg_1140_pp0_iter12_reg_reg[1]__0_n_0 ),
        .ram_reg_0_15_0_0__6_2(\tmp_9_reg_1140_pp0_iter12_reg_reg[2]__0_n_0 ),
        .ram_reg_0_15_0_0__6_3(\tmp_9_reg_1140_pp0_iter12_reg_reg[3]__0_n_0 ),
        .tmp_11_reg_1184_reg(linebuf_7_U_n_0),
        .tmp_11_reg_1184_reg_0(linebuf_7_U_n_1),
        .trunc_ln31_1_reg_1172(trunc_ln31_1_reg_1172));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_linebuf_3_RAM_AUTO_1R1W_5 linebuf_8_U
       (.E(ce02_out),
        .P({tmp_11_reg_1184_reg_n_91,tmp_11_reg_1184_reg_n_92,tmp_11_reg_1184_reg_n_93,tmp_11_reg_1184_reg_n_94,tmp_11_reg_1184_reg_n_95,tmp_11_reg_1184_reg_n_96}),
        .Q(linebuf_8_q0),
        .and_ln40_reg_1145_pp0_iter12_reg(and_ln40_reg_1145_pp0_iter12_reg),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter13(ap_enable_reg_pp0_iter13),
        .ap_enable_reg_pp0_iter13_reg(address0),
        .gmem0_addr_read_reg_1154_pp0_iter12_reg(gmem0_addr_read_reg_1154_pp0_iter12_reg),
        .\q0_reg[0]_0 ({tmp_12_reg_1189_reg_n_91,tmp_12_reg_1189_reg_n_92,tmp_12_reg_1189_reg_n_93,tmp_12_reg_1189_reg_n_94,tmp_12_reg_1189_reg_n_95,tmp_12_reg_1189_reg_n_96}),
        .\q0_reg[0]_1 (\tmp_9_reg_1140_pp0_iter12_reg_reg[4]__0_n_0 ),
        .\q0_reg[0]_2 (\tmp_9_reg_1140_pp0_iter12_reg_reg[5]__0_n_0 ),
        .\q0_reg[6]_0 (gmem1_m_axi_U_n_9),
        .\q0_reg[7]_0 (gmem1_m_axi_U_n_40),
        .ram_reg_0_15_0_0__6_0(\tmp_9_reg_1140_pp0_iter12_reg_reg[0]__0_n_0 ),
        .ram_reg_0_15_0_0__6_1(\tmp_9_reg_1140_pp0_iter12_reg_reg[1]__0_n_0 ),
        .ram_reg_0_15_0_0__6_2(\tmp_9_reg_1140_pp0_iter12_reg_reg[2]__0_n_0 ),
        .ram_reg_0_15_0_0__6_3(\tmp_9_reg_1140_pp0_iter12_reg_reg[3]__0_n_0 ),
        .trunc_ln31_1_reg_1172(trunc_ln31_1_reg_1172));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_linebuf_RAM_AUTO_1R1W_6 linebuf_U
       (.E(ce1),
        .Q(tmp_reg_1327),
        .and_ln40_reg_1145_pp0_iter16_reg(and_ln40_reg_1145_pp0_iter16_reg),
        .ap_clk(ap_clk),
        .\q0_reg[0]_0 (zext_ln46_1_reg_1249_pp0_iter16_reg),
        .\q0_reg[0]_1 (trunc_ln31_1_reg_1172_pp0_iter16_reg),
        .\q0_reg[0]_2 (linebuf_addr_reg_1209_pp0_iter16_reg),
        .\q0_reg[7]_0 (linebuf_q0),
        .\q0_reg[7]_1 (ce07_out),
        .\q1_reg[0]_0 (zext_ln46_reg_1239_pp0_iter15_reg),
        .\q1_reg[6]_0 (gmem1_m_axi_U_n_0),
        .\q1_reg[7]_0 (q1),
        .\q1_reg[7]_1 (gmem1_m_axi_U_n_44),
        .\zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4] (linebuf_U_n_0),
        .\zext_ln46_1_reg_1249_pp0_iter16_reg_reg[5] (linebuf_U_n_1));
  FDRE \linebuf_load_reg_1350_pp0_iter18_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(linebuf_load_reg_1350[0]),
        .Q(linebuf_load_reg_1350_pp0_iter18_reg[0]),
        .R(1'b0));
  FDRE \linebuf_load_reg_1350_pp0_iter18_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(linebuf_load_reg_1350[1]),
        .Q(linebuf_load_reg_1350_pp0_iter18_reg[1]),
        .R(1'b0));
  FDRE \linebuf_load_reg_1350_pp0_iter18_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(linebuf_load_reg_1350[2]),
        .Q(linebuf_load_reg_1350_pp0_iter18_reg[2]),
        .R(1'b0));
  FDRE \linebuf_load_reg_1350_pp0_iter18_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(linebuf_load_reg_1350[3]),
        .Q(linebuf_load_reg_1350_pp0_iter18_reg[3]),
        .R(1'b0));
  FDRE \linebuf_load_reg_1350_pp0_iter18_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(linebuf_load_reg_1350[4]),
        .Q(linebuf_load_reg_1350_pp0_iter18_reg[4]),
        .R(1'b0));
  FDRE \linebuf_load_reg_1350_pp0_iter18_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(linebuf_load_reg_1350[5]),
        .Q(linebuf_load_reg_1350_pp0_iter18_reg[5]),
        .R(1'b0));
  FDRE \linebuf_load_reg_1350_pp0_iter18_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(linebuf_load_reg_1350[6]),
        .Q(linebuf_load_reg_1350_pp0_iter18_reg[6]),
        .R(1'b0));
  FDRE \linebuf_load_reg_1350_pp0_iter18_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(linebuf_load_reg_1350[7]),
        .Q(linebuf_load_reg_1350_pp0_iter18_reg[7]),
        .R(1'b0));
  FDRE \linebuf_load_reg_1350_reg[0] 
       (.C(ap_clk),
        .CE(linebuf_1_load_reg_13550),
        .D(q1[0]),
        .Q(linebuf_load_reg_1350[0]),
        .R(1'b0));
  FDRE \linebuf_load_reg_1350_reg[1] 
       (.C(ap_clk),
        .CE(linebuf_1_load_reg_13550),
        .D(q1[1]),
        .Q(linebuf_load_reg_1350[1]),
        .R(1'b0));
  FDRE \linebuf_load_reg_1350_reg[2] 
       (.C(ap_clk),
        .CE(linebuf_1_load_reg_13550),
        .D(q1[2]),
        .Q(linebuf_load_reg_1350[2]),
        .R(1'b0));
  FDRE \linebuf_load_reg_1350_reg[3] 
       (.C(ap_clk),
        .CE(linebuf_1_load_reg_13550),
        .D(q1[3]),
        .Q(linebuf_load_reg_1350[3]),
        .R(1'b0));
  FDRE \linebuf_load_reg_1350_reg[4] 
       (.C(ap_clk),
        .CE(linebuf_1_load_reg_13550),
        .D(q1[4]),
        .Q(linebuf_load_reg_1350[4]),
        .R(1'b0));
  FDRE \linebuf_load_reg_1350_reg[5] 
       (.C(ap_clk),
        .CE(linebuf_1_load_reg_13550),
        .D(q1[5]),
        .Q(linebuf_load_reg_1350[5]),
        .R(1'b0));
  FDRE \linebuf_load_reg_1350_reg[6] 
       (.C(ap_clk),
        .CE(linebuf_1_load_reg_13550),
        .D(q1[6]),
        .Q(linebuf_load_reg_1350[6]),
        .R(1'b0));
  FDRE \linebuf_load_reg_1350_reg[7] 
       (.C(ap_clk),
        .CE(linebuf_1_load_reg_13550),
        .D(q1[7]),
        .Q(linebuf_load_reg_1350[7]),
        .R(1'b0));
  (* srl_bus_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg " *) 
  (* srl_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg[0]_srl20 " *) 
  SRLC32E \output_r_read_reg_1109_pp0_iter19_reg_reg[0]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(output_r[0]),
        .Q(\output_r_read_reg_1109_pp0_iter19_reg_reg[0]_srl20_n_0 ),
        .Q31(\NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[0]_srl20_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg " *) 
  (* srl_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg[10]_srl20 " *) 
  SRLC32E \output_r_read_reg_1109_pp0_iter19_reg_reg[10]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(output_r[10]),
        .Q(\output_r_read_reg_1109_pp0_iter19_reg_reg[10]_srl20_n_0 ),
        .Q31(\NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[10]_srl20_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg " *) 
  (* srl_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg[11]_srl20 " *) 
  SRLC32E \output_r_read_reg_1109_pp0_iter19_reg_reg[11]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(output_r[11]),
        .Q(\output_r_read_reg_1109_pp0_iter19_reg_reg[11]_srl20_n_0 ),
        .Q31(\NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[11]_srl20_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg " *) 
  (* srl_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg[12]_srl20 " *) 
  SRLC32E \output_r_read_reg_1109_pp0_iter19_reg_reg[12]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(output_r[12]),
        .Q(\output_r_read_reg_1109_pp0_iter19_reg_reg[12]_srl20_n_0 ),
        .Q31(\NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[12]_srl20_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg " *) 
  (* srl_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg[13]_srl20 " *) 
  SRLC32E \output_r_read_reg_1109_pp0_iter19_reg_reg[13]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(output_r[13]),
        .Q(\output_r_read_reg_1109_pp0_iter19_reg_reg[13]_srl20_n_0 ),
        .Q31(\NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[13]_srl20_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg " *) 
  (* srl_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg[14]_srl20 " *) 
  SRLC32E \output_r_read_reg_1109_pp0_iter19_reg_reg[14]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(output_r[14]),
        .Q(\output_r_read_reg_1109_pp0_iter19_reg_reg[14]_srl20_n_0 ),
        .Q31(\NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[14]_srl20_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg " *) 
  (* srl_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg[15]_srl20 " *) 
  SRLC32E \output_r_read_reg_1109_pp0_iter19_reg_reg[15]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(output_r[15]),
        .Q(\output_r_read_reg_1109_pp0_iter19_reg_reg[15]_srl20_n_0 ),
        .Q31(\NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[15]_srl20_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg " *) 
  (* srl_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg[16]_srl20 " *) 
  SRLC32E \output_r_read_reg_1109_pp0_iter19_reg_reg[16]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(output_r[16]),
        .Q(\output_r_read_reg_1109_pp0_iter19_reg_reg[16]_srl20_n_0 ),
        .Q31(\NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[16]_srl20_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg " *) 
  (* srl_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg[17]_srl20 " *) 
  SRLC32E \output_r_read_reg_1109_pp0_iter19_reg_reg[17]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(output_r[17]),
        .Q(\output_r_read_reg_1109_pp0_iter19_reg_reg[17]_srl20_n_0 ),
        .Q31(\NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[17]_srl20_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg " *) 
  (* srl_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg[18]_srl20 " *) 
  SRLC32E \output_r_read_reg_1109_pp0_iter19_reg_reg[18]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(output_r[18]),
        .Q(\output_r_read_reg_1109_pp0_iter19_reg_reg[18]_srl20_n_0 ),
        .Q31(\NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[18]_srl20_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg " *) 
  (* srl_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg[19]_srl20 " *) 
  SRLC32E \output_r_read_reg_1109_pp0_iter19_reg_reg[19]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(output_r[19]),
        .Q(\output_r_read_reg_1109_pp0_iter19_reg_reg[19]_srl20_n_0 ),
        .Q31(\NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[19]_srl20_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg " *) 
  (* srl_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg[1]_srl20 " *) 
  SRLC32E \output_r_read_reg_1109_pp0_iter19_reg_reg[1]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(output_r[1]),
        .Q(\output_r_read_reg_1109_pp0_iter19_reg_reg[1]_srl20_n_0 ),
        .Q31(\NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[1]_srl20_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg " *) 
  (* srl_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg[20]_srl20 " *) 
  SRLC32E \output_r_read_reg_1109_pp0_iter19_reg_reg[20]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(output_r[20]),
        .Q(\output_r_read_reg_1109_pp0_iter19_reg_reg[20]_srl20_n_0 ),
        .Q31(\NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[20]_srl20_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg " *) 
  (* srl_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg[21]_srl20 " *) 
  SRLC32E \output_r_read_reg_1109_pp0_iter19_reg_reg[21]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(output_r[21]),
        .Q(\output_r_read_reg_1109_pp0_iter19_reg_reg[21]_srl20_n_0 ),
        .Q31(\NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[21]_srl20_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg " *) 
  (* srl_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg[22]_srl20 " *) 
  SRLC32E \output_r_read_reg_1109_pp0_iter19_reg_reg[22]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(output_r[22]),
        .Q(\output_r_read_reg_1109_pp0_iter19_reg_reg[22]_srl20_n_0 ),
        .Q31(\NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[22]_srl20_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg " *) 
  (* srl_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg[23]_srl20 " *) 
  SRLC32E \output_r_read_reg_1109_pp0_iter19_reg_reg[23]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(output_r[23]),
        .Q(\output_r_read_reg_1109_pp0_iter19_reg_reg[23]_srl20_n_0 ),
        .Q31(\NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[23]_srl20_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg " *) 
  (* srl_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg[24]_srl20 " *) 
  SRLC32E \output_r_read_reg_1109_pp0_iter19_reg_reg[24]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(output_r[24]),
        .Q(\output_r_read_reg_1109_pp0_iter19_reg_reg[24]_srl20_n_0 ),
        .Q31(\NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[24]_srl20_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg " *) 
  (* srl_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg[25]_srl20 " *) 
  SRLC32E \output_r_read_reg_1109_pp0_iter19_reg_reg[25]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(output_r[25]),
        .Q(\output_r_read_reg_1109_pp0_iter19_reg_reg[25]_srl20_n_0 ),
        .Q31(\NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[25]_srl20_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg " *) 
  (* srl_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg[26]_srl20 " *) 
  SRLC32E \output_r_read_reg_1109_pp0_iter19_reg_reg[26]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(output_r[26]),
        .Q(\output_r_read_reg_1109_pp0_iter19_reg_reg[26]_srl20_n_0 ),
        .Q31(\NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[26]_srl20_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg " *) 
  (* srl_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg[27]_srl20 " *) 
  SRLC32E \output_r_read_reg_1109_pp0_iter19_reg_reg[27]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(output_r[27]),
        .Q(\output_r_read_reg_1109_pp0_iter19_reg_reg[27]_srl20_n_0 ),
        .Q31(\NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[27]_srl20_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg " *) 
  (* srl_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg[28]_srl20 " *) 
  SRLC32E \output_r_read_reg_1109_pp0_iter19_reg_reg[28]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(output_r[28]),
        .Q(\output_r_read_reg_1109_pp0_iter19_reg_reg[28]_srl20_n_0 ),
        .Q31(\NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[28]_srl20_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg " *) 
  (* srl_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg[29]_srl20 " *) 
  SRLC32E \output_r_read_reg_1109_pp0_iter19_reg_reg[29]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(output_r[29]),
        .Q(\output_r_read_reg_1109_pp0_iter19_reg_reg[29]_srl20_n_0 ),
        .Q31(\NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[29]_srl20_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg " *) 
  (* srl_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg[2]_srl20 " *) 
  SRLC32E \output_r_read_reg_1109_pp0_iter19_reg_reg[2]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(output_r[2]),
        .Q(\output_r_read_reg_1109_pp0_iter19_reg_reg[2]_srl20_n_0 ),
        .Q31(\NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[2]_srl20_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg " *) 
  (* srl_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg[30]_srl20 " *) 
  SRLC32E \output_r_read_reg_1109_pp0_iter19_reg_reg[30]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(output_r[30]),
        .Q(\output_r_read_reg_1109_pp0_iter19_reg_reg[30]_srl20_n_0 ),
        .Q31(\NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[30]_srl20_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg " *) 
  (* srl_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg[31]_srl20 " *) 
  SRLC32E \output_r_read_reg_1109_pp0_iter19_reg_reg[31]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(output_r[31]),
        .Q(\output_r_read_reg_1109_pp0_iter19_reg_reg[31]_srl20_n_0 ),
        .Q31(\NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[31]_srl20_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg " *) 
  (* srl_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg[32]_srl20 " *) 
  SRLC32E \output_r_read_reg_1109_pp0_iter19_reg_reg[32]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(output_r[32]),
        .Q(\output_r_read_reg_1109_pp0_iter19_reg_reg[32]_srl20_n_0 ),
        .Q31(\NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[32]_srl20_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg " *) 
  (* srl_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg[33]_srl20 " *) 
  SRLC32E \output_r_read_reg_1109_pp0_iter19_reg_reg[33]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(output_r[33]),
        .Q(\output_r_read_reg_1109_pp0_iter19_reg_reg[33]_srl20_n_0 ),
        .Q31(\NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[33]_srl20_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg " *) 
  (* srl_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg[34]_srl20 " *) 
  SRLC32E \output_r_read_reg_1109_pp0_iter19_reg_reg[34]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(output_r[34]),
        .Q(\output_r_read_reg_1109_pp0_iter19_reg_reg[34]_srl20_n_0 ),
        .Q31(\NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[34]_srl20_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg " *) 
  (* srl_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg[35]_srl20 " *) 
  SRLC32E \output_r_read_reg_1109_pp0_iter19_reg_reg[35]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(output_r[35]),
        .Q(\output_r_read_reg_1109_pp0_iter19_reg_reg[35]_srl20_n_0 ),
        .Q31(\NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[35]_srl20_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg " *) 
  (* srl_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg[36]_srl20 " *) 
  SRLC32E \output_r_read_reg_1109_pp0_iter19_reg_reg[36]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(output_r[36]),
        .Q(\output_r_read_reg_1109_pp0_iter19_reg_reg[36]_srl20_n_0 ),
        .Q31(\NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[36]_srl20_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg " *) 
  (* srl_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg[37]_srl20 " *) 
  SRLC32E \output_r_read_reg_1109_pp0_iter19_reg_reg[37]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(output_r[37]),
        .Q(\output_r_read_reg_1109_pp0_iter19_reg_reg[37]_srl20_n_0 ),
        .Q31(\NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[37]_srl20_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg " *) 
  (* srl_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg[38]_srl20 " *) 
  SRLC32E \output_r_read_reg_1109_pp0_iter19_reg_reg[38]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(output_r[38]),
        .Q(\output_r_read_reg_1109_pp0_iter19_reg_reg[38]_srl20_n_0 ),
        .Q31(\NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[38]_srl20_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg " *) 
  (* srl_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg[39]_srl20 " *) 
  SRLC32E \output_r_read_reg_1109_pp0_iter19_reg_reg[39]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(output_r[39]),
        .Q(\output_r_read_reg_1109_pp0_iter19_reg_reg[39]_srl20_n_0 ),
        .Q31(\NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[39]_srl20_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg " *) 
  (* srl_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg[3]_srl20 " *) 
  SRLC32E \output_r_read_reg_1109_pp0_iter19_reg_reg[3]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(output_r[3]),
        .Q(\output_r_read_reg_1109_pp0_iter19_reg_reg[3]_srl20_n_0 ),
        .Q31(\NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[3]_srl20_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg " *) 
  (* srl_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg[40]_srl20 " *) 
  SRLC32E \output_r_read_reg_1109_pp0_iter19_reg_reg[40]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(output_r[40]),
        .Q(\output_r_read_reg_1109_pp0_iter19_reg_reg[40]_srl20_n_0 ),
        .Q31(\NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[40]_srl20_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg " *) 
  (* srl_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg[41]_srl20 " *) 
  SRLC32E \output_r_read_reg_1109_pp0_iter19_reg_reg[41]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(output_r[41]),
        .Q(\output_r_read_reg_1109_pp0_iter19_reg_reg[41]_srl20_n_0 ),
        .Q31(\NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[41]_srl20_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg " *) 
  (* srl_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg[42]_srl20 " *) 
  SRLC32E \output_r_read_reg_1109_pp0_iter19_reg_reg[42]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(output_r[42]),
        .Q(\output_r_read_reg_1109_pp0_iter19_reg_reg[42]_srl20_n_0 ),
        .Q31(\NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[42]_srl20_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg " *) 
  (* srl_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg[43]_srl20 " *) 
  SRLC32E \output_r_read_reg_1109_pp0_iter19_reg_reg[43]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(output_r[43]),
        .Q(\output_r_read_reg_1109_pp0_iter19_reg_reg[43]_srl20_n_0 ),
        .Q31(\NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[43]_srl20_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg " *) 
  (* srl_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg[44]_srl20 " *) 
  SRLC32E \output_r_read_reg_1109_pp0_iter19_reg_reg[44]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(output_r[44]),
        .Q(\output_r_read_reg_1109_pp0_iter19_reg_reg[44]_srl20_n_0 ),
        .Q31(\NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[44]_srl20_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg " *) 
  (* srl_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg[45]_srl20 " *) 
  SRLC32E \output_r_read_reg_1109_pp0_iter19_reg_reg[45]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(output_r[45]),
        .Q(\output_r_read_reg_1109_pp0_iter19_reg_reg[45]_srl20_n_0 ),
        .Q31(\NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[45]_srl20_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg " *) 
  (* srl_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg[46]_srl20 " *) 
  SRLC32E \output_r_read_reg_1109_pp0_iter19_reg_reg[46]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(output_r[46]),
        .Q(\output_r_read_reg_1109_pp0_iter19_reg_reg[46]_srl20_n_0 ),
        .Q31(\NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[46]_srl20_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg " *) 
  (* srl_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg[47]_srl20 " *) 
  SRLC32E \output_r_read_reg_1109_pp0_iter19_reg_reg[47]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(output_r[47]),
        .Q(\output_r_read_reg_1109_pp0_iter19_reg_reg[47]_srl20_n_0 ),
        .Q31(\NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[47]_srl20_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg " *) 
  (* srl_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg[48]_srl20 " *) 
  SRLC32E \output_r_read_reg_1109_pp0_iter19_reg_reg[48]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(output_r[48]),
        .Q(\output_r_read_reg_1109_pp0_iter19_reg_reg[48]_srl20_n_0 ),
        .Q31(\NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[48]_srl20_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg " *) 
  (* srl_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg[49]_srl20 " *) 
  SRLC32E \output_r_read_reg_1109_pp0_iter19_reg_reg[49]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(output_r[49]),
        .Q(\output_r_read_reg_1109_pp0_iter19_reg_reg[49]_srl20_n_0 ),
        .Q31(\NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[49]_srl20_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg " *) 
  (* srl_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg[4]_srl20 " *) 
  SRLC32E \output_r_read_reg_1109_pp0_iter19_reg_reg[4]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(output_r[4]),
        .Q(\output_r_read_reg_1109_pp0_iter19_reg_reg[4]_srl20_n_0 ),
        .Q31(\NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[4]_srl20_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg " *) 
  (* srl_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg[50]_srl20 " *) 
  SRLC32E \output_r_read_reg_1109_pp0_iter19_reg_reg[50]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(output_r[50]),
        .Q(\output_r_read_reg_1109_pp0_iter19_reg_reg[50]_srl20_n_0 ),
        .Q31(\NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[50]_srl20_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg " *) 
  (* srl_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg[51]_srl20 " *) 
  SRLC32E \output_r_read_reg_1109_pp0_iter19_reg_reg[51]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(output_r[51]),
        .Q(\output_r_read_reg_1109_pp0_iter19_reg_reg[51]_srl20_n_0 ),
        .Q31(\NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[51]_srl20_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg " *) 
  (* srl_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg[52]_srl20 " *) 
  SRLC32E \output_r_read_reg_1109_pp0_iter19_reg_reg[52]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(output_r[52]),
        .Q(\output_r_read_reg_1109_pp0_iter19_reg_reg[52]_srl20_n_0 ),
        .Q31(\NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[52]_srl20_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg " *) 
  (* srl_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg[53]_srl20 " *) 
  SRLC32E \output_r_read_reg_1109_pp0_iter19_reg_reg[53]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(output_r[53]),
        .Q(\output_r_read_reg_1109_pp0_iter19_reg_reg[53]_srl20_n_0 ),
        .Q31(\NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[53]_srl20_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg " *) 
  (* srl_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg[54]_srl20 " *) 
  SRLC32E \output_r_read_reg_1109_pp0_iter19_reg_reg[54]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(output_r[54]),
        .Q(\output_r_read_reg_1109_pp0_iter19_reg_reg[54]_srl20_n_0 ),
        .Q31(\NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[54]_srl20_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg " *) 
  (* srl_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg[55]_srl20 " *) 
  SRLC32E \output_r_read_reg_1109_pp0_iter19_reg_reg[55]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(output_r[55]),
        .Q(\output_r_read_reg_1109_pp0_iter19_reg_reg[55]_srl20_n_0 ),
        .Q31(\NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[55]_srl20_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg " *) 
  (* srl_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg[56]_srl20 " *) 
  SRLC32E \output_r_read_reg_1109_pp0_iter19_reg_reg[56]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(output_r[56]),
        .Q(\output_r_read_reg_1109_pp0_iter19_reg_reg[56]_srl20_n_0 ),
        .Q31(\NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[56]_srl20_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg " *) 
  (* srl_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg[57]_srl20 " *) 
  SRLC32E \output_r_read_reg_1109_pp0_iter19_reg_reg[57]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(output_r[57]),
        .Q(\output_r_read_reg_1109_pp0_iter19_reg_reg[57]_srl20_n_0 ),
        .Q31(\NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[57]_srl20_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg " *) 
  (* srl_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg[58]_srl20 " *) 
  SRLC32E \output_r_read_reg_1109_pp0_iter19_reg_reg[58]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(output_r[58]),
        .Q(\output_r_read_reg_1109_pp0_iter19_reg_reg[58]_srl20_n_0 ),
        .Q31(\NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[58]_srl20_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg " *) 
  (* srl_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg[59]_srl20 " *) 
  SRLC32E \output_r_read_reg_1109_pp0_iter19_reg_reg[59]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(output_r[59]),
        .Q(\output_r_read_reg_1109_pp0_iter19_reg_reg[59]_srl20_n_0 ),
        .Q31(\NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[59]_srl20_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg " *) 
  (* srl_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg[5]_srl20 " *) 
  SRLC32E \output_r_read_reg_1109_pp0_iter19_reg_reg[5]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(output_r[5]),
        .Q(\output_r_read_reg_1109_pp0_iter19_reg_reg[5]_srl20_n_0 ),
        .Q31(\NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[5]_srl20_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg " *) 
  (* srl_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg[60]_srl20 " *) 
  SRLC32E \output_r_read_reg_1109_pp0_iter19_reg_reg[60]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(output_r[60]),
        .Q(\output_r_read_reg_1109_pp0_iter19_reg_reg[60]_srl20_n_0 ),
        .Q31(\NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[60]_srl20_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg " *) 
  (* srl_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg[61]_srl20 " *) 
  SRLC32E \output_r_read_reg_1109_pp0_iter19_reg_reg[61]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(output_r[61]),
        .Q(\output_r_read_reg_1109_pp0_iter19_reg_reg[61]_srl20_n_0 ),
        .Q31(\NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[61]_srl20_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg " *) 
  (* srl_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg[62]_srl20 " *) 
  SRLC32E \output_r_read_reg_1109_pp0_iter19_reg_reg[62]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(output_r[62]),
        .Q(\output_r_read_reg_1109_pp0_iter19_reg_reg[62]_srl20_n_0 ),
        .Q31(\NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[62]_srl20_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg " *) 
  (* srl_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg[63]_srl20 " *) 
  SRLC32E \output_r_read_reg_1109_pp0_iter19_reg_reg[63]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(output_r[63]),
        .Q(\output_r_read_reg_1109_pp0_iter19_reg_reg[63]_srl20_n_0 ),
        .Q31(\NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[63]_srl20_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg " *) 
  (* srl_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg[6]_srl20 " *) 
  SRLC32E \output_r_read_reg_1109_pp0_iter19_reg_reg[6]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(output_r[6]),
        .Q(\output_r_read_reg_1109_pp0_iter19_reg_reg[6]_srl20_n_0 ),
        .Q31(\NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[6]_srl20_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg " *) 
  (* srl_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg[7]_srl20 " *) 
  SRLC32E \output_r_read_reg_1109_pp0_iter19_reg_reg[7]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(output_r[7]),
        .Q(\output_r_read_reg_1109_pp0_iter19_reg_reg[7]_srl20_n_0 ),
        .Q31(\NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[7]_srl20_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg " *) 
  (* srl_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg[8]_srl20 " *) 
  SRLC32E \output_r_read_reg_1109_pp0_iter19_reg_reg[8]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(output_r[8]),
        .Q(\output_r_read_reg_1109_pp0_iter19_reg_reg[8]_srl20_n_0 ),
        .Q31(\NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[8]_srl20_Q31_UNCONNECTED ));
  (* srl_bus_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg " *) 
  (* srl_name = "U0/\\output_r_read_reg_1109_pp0_iter19_reg_reg[9]_srl20 " *) 
  SRLC32E \output_r_read_reg_1109_pp0_iter19_reg_reg[9]_srl20 
       (.A({1'b1,1'b0,1'b0,1'b1,1'b1}),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(output_r[9]),
        .Q(\output_r_read_reg_1109_pp0_iter19_reg_reg[9]_srl20_n_0 ),
        .Q31(\NLW_output_r_read_reg_1109_pp0_iter19_reg_reg[9]_srl20_Q31_UNCONNECTED ));
  FDRE \output_r_read_reg_1109_pp0_iter20_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\output_r_read_reg_1109_pp0_iter19_reg_reg[0]_srl20_n_0 ),
        .Q(output_r_read_reg_1109_pp0_iter20_reg[0]),
        .R(1'b0));
  FDRE \output_r_read_reg_1109_pp0_iter20_reg_reg[10]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\output_r_read_reg_1109_pp0_iter19_reg_reg[10]_srl20_n_0 ),
        .Q(output_r_read_reg_1109_pp0_iter20_reg[10]),
        .R(1'b0));
  FDRE \output_r_read_reg_1109_pp0_iter20_reg_reg[11]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\output_r_read_reg_1109_pp0_iter19_reg_reg[11]_srl20_n_0 ),
        .Q(output_r_read_reg_1109_pp0_iter20_reg[11]),
        .R(1'b0));
  FDRE \output_r_read_reg_1109_pp0_iter20_reg_reg[12]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\output_r_read_reg_1109_pp0_iter19_reg_reg[12]_srl20_n_0 ),
        .Q(output_r_read_reg_1109_pp0_iter20_reg[12]),
        .R(1'b0));
  FDRE \output_r_read_reg_1109_pp0_iter20_reg_reg[13]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\output_r_read_reg_1109_pp0_iter19_reg_reg[13]_srl20_n_0 ),
        .Q(output_r_read_reg_1109_pp0_iter20_reg[13]),
        .R(1'b0));
  FDRE \output_r_read_reg_1109_pp0_iter20_reg_reg[14]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\output_r_read_reg_1109_pp0_iter19_reg_reg[14]_srl20_n_0 ),
        .Q(output_r_read_reg_1109_pp0_iter20_reg[14]),
        .R(1'b0));
  FDRE \output_r_read_reg_1109_pp0_iter20_reg_reg[15]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\output_r_read_reg_1109_pp0_iter19_reg_reg[15]_srl20_n_0 ),
        .Q(output_r_read_reg_1109_pp0_iter20_reg[15]),
        .R(1'b0));
  FDRE \output_r_read_reg_1109_pp0_iter20_reg_reg[16]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\output_r_read_reg_1109_pp0_iter19_reg_reg[16]_srl20_n_0 ),
        .Q(output_r_read_reg_1109_pp0_iter20_reg[16]),
        .R(1'b0));
  FDRE \output_r_read_reg_1109_pp0_iter20_reg_reg[17]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\output_r_read_reg_1109_pp0_iter19_reg_reg[17]_srl20_n_0 ),
        .Q(output_r_read_reg_1109_pp0_iter20_reg[17]),
        .R(1'b0));
  FDRE \output_r_read_reg_1109_pp0_iter20_reg_reg[18]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\output_r_read_reg_1109_pp0_iter19_reg_reg[18]_srl20_n_0 ),
        .Q(output_r_read_reg_1109_pp0_iter20_reg[18]),
        .R(1'b0));
  FDRE \output_r_read_reg_1109_pp0_iter20_reg_reg[19]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\output_r_read_reg_1109_pp0_iter19_reg_reg[19]_srl20_n_0 ),
        .Q(output_r_read_reg_1109_pp0_iter20_reg[19]),
        .R(1'b0));
  FDRE \output_r_read_reg_1109_pp0_iter20_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\output_r_read_reg_1109_pp0_iter19_reg_reg[1]_srl20_n_0 ),
        .Q(output_r_read_reg_1109_pp0_iter20_reg[1]),
        .R(1'b0));
  FDRE \output_r_read_reg_1109_pp0_iter20_reg_reg[20]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\output_r_read_reg_1109_pp0_iter19_reg_reg[20]_srl20_n_0 ),
        .Q(output_r_read_reg_1109_pp0_iter20_reg[20]),
        .R(1'b0));
  FDRE \output_r_read_reg_1109_pp0_iter20_reg_reg[21]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\output_r_read_reg_1109_pp0_iter19_reg_reg[21]_srl20_n_0 ),
        .Q(output_r_read_reg_1109_pp0_iter20_reg[21]),
        .R(1'b0));
  FDRE \output_r_read_reg_1109_pp0_iter20_reg_reg[22]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\output_r_read_reg_1109_pp0_iter19_reg_reg[22]_srl20_n_0 ),
        .Q(output_r_read_reg_1109_pp0_iter20_reg[22]),
        .R(1'b0));
  FDRE \output_r_read_reg_1109_pp0_iter20_reg_reg[23]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\output_r_read_reg_1109_pp0_iter19_reg_reg[23]_srl20_n_0 ),
        .Q(output_r_read_reg_1109_pp0_iter20_reg[23]),
        .R(1'b0));
  FDRE \output_r_read_reg_1109_pp0_iter20_reg_reg[24]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\output_r_read_reg_1109_pp0_iter19_reg_reg[24]_srl20_n_0 ),
        .Q(output_r_read_reg_1109_pp0_iter20_reg[24]),
        .R(1'b0));
  FDRE \output_r_read_reg_1109_pp0_iter20_reg_reg[25]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\output_r_read_reg_1109_pp0_iter19_reg_reg[25]_srl20_n_0 ),
        .Q(output_r_read_reg_1109_pp0_iter20_reg[25]),
        .R(1'b0));
  FDRE \output_r_read_reg_1109_pp0_iter20_reg_reg[26]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\output_r_read_reg_1109_pp0_iter19_reg_reg[26]_srl20_n_0 ),
        .Q(output_r_read_reg_1109_pp0_iter20_reg[26]),
        .R(1'b0));
  FDRE \output_r_read_reg_1109_pp0_iter20_reg_reg[27]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\output_r_read_reg_1109_pp0_iter19_reg_reg[27]_srl20_n_0 ),
        .Q(output_r_read_reg_1109_pp0_iter20_reg[27]),
        .R(1'b0));
  FDRE \output_r_read_reg_1109_pp0_iter20_reg_reg[28]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\output_r_read_reg_1109_pp0_iter19_reg_reg[28]_srl20_n_0 ),
        .Q(output_r_read_reg_1109_pp0_iter20_reg[28]),
        .R(1'b0));
  FDRE \output_r_read_reg_1109_pp0_iter20_reg_reg[29]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\output_r_read_reg_1109_pp0_iter19_reg_reg[29]_srl20_n_0 ),
        .Q(output_r_read_reg_1109_pp0_iter20_reg[29]),
        .R(1'b0));
  FDRE \output_r_read_reg_1109_pp0_iter20_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\output_r_read_reg_1109_pp0_iter19_reg_reg[2]_srl20_n_0 ),
        .Q(output_r_read_reg_1109_pp0_iter20_reg[2]),
        .R(1'b0));
  FDRE \output_r_read_reg_1109_pp0_iter20_reg_reg[30]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\output_r_read_reg_1109_pp0_iter19_reg_reg[30]_srl20_n_0 ),
        .Q(output_r_read_reg_1109_pp0_iter20_reg[30]),
        .R(1'b0));
  FDRE \output_r_read_reg_1109_pp0_iter20_reg_reg[31]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\output_r_read_reg_1109_pp0_iter19_reg_reg[31]_srl20_n_0 ),
        .Q(output_r_read_reg_1109_pp0_iter20_reg[31]),
        .R(1'b0));
  FDRE \output_r_read_reg_1109_pp0_iter20_reg_reg[32]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\output_r_read_reg_1109_pp0_iter19_reg_reg[32]_srl20_n_0 ),
        .Q(output_r_read_reg_1109_pp0_iter20_reg[32]),
        .R(1'b0));
  FDRE \output_r_read_reg_1109_pp0_iter20_reg_reg[33]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\output_r_read_reg_1109_pp0_iter19_reg_reg[33]_srl20_n_0 ),
        .Q(output_r_read_reg_1109_pp0_iter20_reg[33]),
        .R(1'b0));
  FDRE \output_r_read_reg_1109_pp0_iter20_reg_reg[34]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\output_r_read_reg_1109_pp0_iter19_reg_reg[34]_srl20_n_0 ),
        .Q(output_r_read_reg_1109_pp0_iter20_reg[34]),
        .R(1'b0));
  FDRE \output_r_read_reg_1109_pp0_iter20_reg_reg[35]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\output_r_read_reg_1109_pp0_iter19_reg_reg[35]_srl20_n_0 ),
        .Q(output_r_read_reg_1109_pp0_iter20_reg[35]),
        .R(1'b0));
  FDRE \output_r_read_reg_1109_pp0_iter20_reg_reg[36]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\output_r_read_reg_1109_pp0_iter19_reg_reg[36]_srl20_n_0 ),
        .Q(output_r_read_reg_1109_pp0_iter20_reg[36]),
        .R(1'b0));
  FDRE \output_r_read_reg_1109_pp0_iter20_reg_reg[37]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\output_r_read_reg_1109_pp0_iter19_reg_reg[37]_srl20_n_0 ),
        .Q(output_r_read_reg_1109_pp0_iter20_reg[37]),
        .R(1'b0));
  FDRE \output_r_read_reg_1109_pp0_iter20_reg_reg[38]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\output_r_read_reg_1109_pp0_iter19_reg_reg[38]_srl20_n_0 ),
        .Q(output_r_read_reg_1109_pp0_iter20_reg[38]),
        .R(1'b0));
  FDRE \output_r_read_reg_1109_pp0_iter20_reg_reg[39]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\output_r_read_reg_1109_pp0_iter19_reg_reg[39]_srl20_n_0 ),
        .Q(output_r_read_reg_1109_pp0_iter20_reg[39]),
        .R(1'b0));
  FDRE \output_r_read_reg_1109_pp0_iter20_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\output_r_read_reg_1109_pp0_iter19_reg_reg[3]_srl20_n_0 ),
        .Q(output_r_read_reg_1109_pp0_iter20_reg[3]),
        .R(1'b0));
  FDRE \output_r_read_reg_1109_pp0_iter20_reg_reg[40]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\output_r_read_reg_1109_pp0_iter19_reg_reg[40]_srl20_n_0 ),
        .Q(output_r_read_reg_1109_pp0_iter20_reg[40]),
        .R(1'b0));
  FDRE \output_r_read_reg_1109_pp0_iter20_reg_reg[41]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\output_r_read_reg_1109_pp0_iter19_reg_reg[41]_srl20_n_0 ),
        .Q(output_r_read_reg_1109_pp0_iter20_reg[41]),
        .R(1'b0));
  FDRE \output_r_read_reg_1109_pp0_iter20_reg_reg[42]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\output_r_read_reg_1109_pp0_iter19_reg_reg[42]_srl20_n_0 ),
        .Q(output_r_read_reg_1109_pp0_iter20_reg[42]),
        .R(1'b0));
  FDRE \output_r_read_reg_1109_pp0_iter20_reg_reg[43]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\output_r_read_reg_1109_pp0_iter19_reg_reg[43]_srl20_n_0 ),
        .Q(output_r_read_reg_1109_pp0_iter20_reg[43]),
        .R(1'b0));
  FDRE \output_r_read_reg_1109_pp0_iter20_reg_reg[44]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\output_r_read_reg_1109_pp0_iter19_reg_reg[44]_srl20_n_0 ),
        .Q(output_r_read_reg_1109_pp0_iter20_reg[44]),
        .R(1'b0));
  FDRE \output_r_read_reg_1109_pp0_iter20_reg_reg[45]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\output_r_read_reg_1109_pp0_iter19_reg_reg[45]_srl20_n_0 ),
        .Q(output_r_read_reg_1109_pp0_iter20_reg[45]),
        .R(1'b0));
  FDRE \output_r_read_reg_1109_pp0_iter20_reg_reg[46]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\output_r_read_reg_1109_pp0_iter19_reg_reg[46]_srl20_n_0 ),
        .Q(output_r_read_reg_1109_pp0_iter20_reg[46]),
        .R(1'b0));
  FDRE \output_r_read_reg_1109_pp0_iter20_reg_reg[47]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\output_r_read_reg_1109_pp0_iter19_reg_reg[47]_srl20_n_0 ),
        .Q(output_r_read_reg_1109_pp0_iter20_reg[47]),
        .R(1'b0));
  FDRE \output_r_read_reg_1109_pp0_iter20_reg_reg[48]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\output_r_read_reg_1109_pp0_iter19_reg_reg[48]_srl20_n_0 ),
        .Q(output_r_read_reg_1109_pp0_iter20_reg[48]),
        .R(1'b0));
  FDRE \output_r_read_reg_1109_pp0_iter20_reg_reg[49]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\output_r_read_reg_1109_pp0_iter19_reg_reg[49]_srl20_n_0 ),
        .Q(output_r_read_reg_1109_pp0_iter20_reg[49]),
        .R(1'b0));
  FDRE \output_r_read_reg_1109_pp0_iter20_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\output_r_read_reg_1109_pp0_iter19_reg_reg[4]_srl20_n_0 ),
        .Q(output_r_read_reg_1109_pp0_iter20_reg[4]),
        .R(1'b0));
  FDRE \output_r_read_reg_1109_pp0_iter20_reg_reg[50]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\output_r_read_reg_1109_pp0_iter19_reg_reg[50]_srl20_n_0 ),
        .Q(output_r_read_reg_1109_pp0_iter20_reg[50]),
        .R(1'b0));
  FDRE \output_r_read_reg_1109_pp0_iter20_reg_reg[51]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\output_r_read_reg_1109_pp0_iter19_reg_reg[51]_srl20_n_0 ),
        .Q(output_r_read_reg_1109_pp0_iter20_reg[51]),
        .R(1'b0));
  FDRE \output_r_read_reg_1109_pp0_iter20_reg_reg[52]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\output_r_read_reg_1109_pp0_iter19_reg_reg[52]_srl20_n_0 ),
        .Q(output_r_read_reg_1109_pp0_iter20_reg[52]),
        .R(1'b0));
  FDRE \output_r_read_reg_1109_pp0_iter20_reg_reg[53]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\output_r_read_reg_1109_pp0_iter19_reg_reg[53]_srl20_n_0 ),
        .Q(output_r_read_reg_1109_pp0_iter20_reg[53]),
        .R(1'b0));
  FDRE \output_r_read_reg_1109_pp0_iter20_reg_reg[54]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\output_r_read_reg_1109_pp0_iter19_reg_reg[54]_srl20_n_0 ),
        .Q(output_r_read_reg_1109_pp0_iter20_reg[54]),
        .R(1'b0));
  FDRE \output_r_read_reg_1109_pp0_iter20_reg_reg[55]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\output_r_read_reg_1109_pp0_iter19_reg_reg[55]_srl20_n_0 ),
        .Q(output_r_read_reg_1109_pp0_iter20_reg[55]),
        .R(1'b0));
  FDRE \output_r_read_reg_1109_pp0_iter20_reg_reg[56]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\output_r_read_reg_1109_pp0_iter19_reg_reg[56]_srl20_n_0 ),
        .Q(output_r_read_reg_1109_pp0_iter20_reg[56]),
        .R(1'b0));
  FDRE \output_r_read_reg_1109_pp0_iter20_reg_reg[57]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\output_r_read_reg_1109_pp0_iter19_reg_reg[57]_srl20_n_0 ),
        .Q(output_r_read_reg_1109_pp0_iter20_reg[57]),
        .R(1'b0));
  FDRE \output_r_read_reg_1109_pp0_iter20_reg_reg[58]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\output_r_read_reg_1109_pp0_iter19_reg_reg[58]_srl20_n_0 ),
        .Q(output_r_read_reg_1109_pp0_iter20_reg[58]),
        .R(1'b0));
  FDRE \output_r_read_reg_1109_pp0_iter20_reg_reg[59]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\output_r_read_reg_1109_pp0_iter19_reg_reg[59]_srl20_n_0 ),
        .Q(output_r_read_reg_1109_pp0_iter20_reg[59]),
        .R(1'b0));
  FDRE \output_r_read_reg_1109_pp0_iter20_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\output_r_read_reg_1109_pp0_iter19_reg_reg[5]_srl20_n_0 ),
        .Q(output_r_read_reg_1109_pp0_iter20_reg[5]),
        .R(1'b0));
  FDRE \output_r_read_reg_1109_pp0_iter20_reg_reg[60]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\output_r_read_reg_1109_pp0_iter19_reg_reg[60]_srl20_n_0 ),
        .Q(output_r_read_reg_1109_pp0_iter20_reg[60]),
        .R(1'b0));
  FDRE \output_r_read_reg_1109_pp0_iter20_reg_reg[61]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\output_r_read_reg_1109_pp0_iter19_reg_reg[61]_srl20_n_0 ),
        .Q(output_r_read_reg_1109_pp0_iter20_reg[61]),
        .R(1'b0));
  FDRE \output_r_read_reg_1109_pp0_iter20_reg_reg[62]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\output_r_read_reg_1109_pp0_iter19_reg_reg[62]_srl20_n_0 ),
        .Q(output_r_read_reg_1109_pp0_iter20_reg[62]),
        .R(1'b0));
  FDRE \output_r_read_reg_1109_pp0_iter20_reg_reg[63]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\output_r_read_reg_1109_pp0_iter19_reg_reg[63]_srl20_n_0 ),
        .Q(output_r_read_reg_1109_pp0_iter20_reg[63]),
        .R(1'b0));
  FDRE \output_r_read_reg_1109_pp0_iter20_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\output_r_read_reg_1109_pp0_iter19_reg_reg[6]_srl20_n_0 ),
        .Q(output_r_read_reg_1109_pp0_iter20_reg[6]),
        .R(1'b0));
  FDRE \output_r_read_reg_1109_pp0_iter20_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\output_r_read_reg_1109_pp0_iter19_reg_reg[7]_srl20_n_0 ),
        .Q(output_r_read_reg_1109_pp0_iter20_reg[7]),
        .R(1'b0));
  FDRE \output_r_read_reg_1109_pp0_iter20_reg_reg[8]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\output_r_read_reg_1109_pp0_iter19_reg_reg[8]_srl20_n_0 ),
        .Q(output_r_read_reg_1109_pp0_iter20_reg[8]),
        .R(1'b0));
  FDRE \output_r_read_reg_1109_pp0_iter20_reg_reg[9]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\output_r_read_reg_1109_pp0_iter19_reg_reg[9]_srl20_n_0 ),
        .Q(output_r_read_reg_1109_pp0_iter20_reg[9]),
        .R(1'b0));
  (* srl_bus_name = "U0/\\reg_499_pp0_iter18_reg_reg " *) 
  (* srl_name = "U0/\\reg_499_pp0_iter18_reg_reg[0]_srl4 " *) 
  SRL16E \reg_499_pp0_iter18_reg_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(reg_499[0]),
        .Q(\reg_499_pp0_iter18_reg_reg[0]_srl4_n_0 ));
  (* srl_bus_name = "U0/\\reg_499_pp0_iter18_reg_reg " *) 
  (* srl_name = "U0/\\reg_499_pp0_iter18_reg_reg[1]_srl4 " *) 
  SRL16E \reg_499_pp0_iter18_reg_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(reg_499[1]),
        .Q(\reg_499_pp0_iter18_reg_reg[1]_srl4_n_0 ));
  (* srl_bus_name = "U0/\\reg_499_pp0_iter18_reg_reg " *) 
  (* srl_name = "U0/\\reg_499_pp0_iter18_reg_reg[2]_srl4 " *) 
  SRL16E \reg_499_pp0_iter18_reg_reg[2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(reg_499[2]),
        .Q(\reg_499_pp0_iter18_reg_reg[2]_srl4_n_0 ));
  (* srl_bus_name = "U0/\\reg_499_pp0_iter18_reg_reg " *) 
  (* srl_name = "U0/\\reg_499_pp0_iter18_reg_reg[3]_srl4 " *) 
  SRL16E \reg_499_pp0_iter18_reg_reg[3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(reg_499[3]),
        .Q(\reg_499_pp0_iter18_reg_reg[3]_srl4_n_0 ));
  (* srl_bus_name = "U0/\\reg_499_pp0_iter18_reg_reg " *) 
  (* srl_name = "U0/\\reg_499_pp0_iter18_reg_reg[4]_srl4 " *) 
  SRL16E \reg_499_pp0_iter18_reg_reg[4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(reg_499[4]),
        .Q(\reg_499_pp0_iter18_reg_reg[4]_srl4_n_0 ));
  (* srl_bus_name = "U0/\\reg_499_pp0_iter18_reg_reg " *) 
  (* srl_name = "U0/\\reg_499_pp0_iter18_reg_reg[5]_srl4 " *) 
  SRL16E \reg_499_pp0_iter18_reg_reg[5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(reg_499[5]),
        .Q(\reg_499_pp0_iter18_reg_reg[5]_srl4_n_0 ));
  (* srl_bus_name = "U0/\\reg_499_pp0_iter18_reg_reg " *) 
  (* srl_name = "U0/\\reg_499_pp0_iter18_reg_reg[6]_srl4 " *) 
  SRL16E \reg_499_pp0_iter18_reg_reg[6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(reg_499[6]),
        .Q(\reg_499_pp0_iter18_reg_reg[6]_srl4_n_0 ));
  (* srl_bus_name = "U0/\\reg_499_pp0_iter18_reg_reg " *) 
  (* srl_name = "U0/\\reg_499_pp0_iter18_reg_reg[7]_srl4 " *) 
  SRL16E \reg_499_pp0_iter18_reg_reg[7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(reg_499[7]),
        .Q(\reg_499_pp0_iter18_reg_reg[7]_srl4_n_0 ));
  FDRE \reg_499_pp0_iter19_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\reg_499_pp0_iter18_reg_reg[0]_srl4_n_0 ),
        .Q(reg_499_pp0_iter19_reg[0]),
        .R(1'b0));
  FDRE \reg_499_pp0_iter19_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\reg_499_pp0_iter18_reg_reg[1]_srl4_n_0 ),
        .Q(reg_499_pp0_iter19_reg[1]),
        .R(1'b0));
  FDRE \reg_499_pp0_iter19_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\reg_499_pp0_iter18_reg_reg[2]_srl4_n_0 ),
        .Q(reg_499_pp0_iter19_reg[2]),
        .R(1'b0));
  FDRE \reg_499_pp0_iter19_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\reg_499_pp0_iter18_reg_reg[3]_srl4_n_0 ),
        .Q(reg_499_pp0_iter19_reg[3]),
        .R(1'b0));
  FDRE \reg_499_pp0_iter19_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\reg_499_pp0_iter18_reg_reg[4]_srl4_n_0 ),
        .Q(reg_499_pp0_iter19_reg[4]),
        .R(1'b0));
  FDRE \reg_499_pp0_iter19_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\reg_499_pp0_iter18_reg_reg[5]_srl4_n_0 ),
        .Q(reg_499_pp0_iter19_reg[5]),
        .R(1'b0));
  FDRE \reg_499_pp0_iter19_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\reg_499_pp0_iter18_reg_reg[6]_srl4_n_0 ),
        .Q(reg_499_pp0_iter19_reg[6]),
        .R(1'b0));
  FDRE \reg_499_pp0_iter19_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\reg_499_pp0_iter18_reg_reg[7]_srl4_n_0 ),
        .Q(reg_499_pp0_iter19_reg[7]),
        .R(1'b0));
  FDRE \reg_499_reg[0] 
       (.C(ap_clk),
        .CE(reg_4990),
        .D(linebuf_6_q0[0]),
        .Q(reg_499[0]),
        .R(1'b0));
  FDRE \reg_499_reg[1] 
       (.C(ap_clk),
        .CE(reg_4990),
        .D(linebuf_6_q0[1]),
        .Q(reg_499[1]),
        .R(1'b0));
  FDRE \reg_499_reg[2] 
       (.C(ap_clk),
        .CE(reg_4990),
        .D(linebuf_6_q0[2]),
        .Q(reg_499[2]),
        .R(1'b0));
  FDRE \reg_499_reg[3] 
       (.C(ap_clk),
        .CE(reg_4990),
        .D(linebuf_6_q0[3]),
        .Q(reg_499[3]),
        .R(1'b0));
  FDRE \reg_499_reg[4] 
       (.C(ap_clk),
        .CE(reg_4990),
        .D(linebuf_6_q0[4]),
        .Q(reg_499[4]),
        .R(1'b0));
  FDRE \reg_499_reg[5] 
       (.C(ap_clk),
        .CE(reg_4990),
        .D(linebuf_6_q0[5]),
        .Q(reg_499[5]),
        .R(1'b0));
  FDRE \reg_499_reg[6] 
       (.C(ap_clk),
        .CE(reg_4990),
        .D(linebuf_6_q0[6]),
        .Q(reg_499[6]),
        .R(1'b0));
  FDRE \reg_499_reg[7] 
       (.C(ap_clk),
        .CE(reg_4990),
        .D(linebuf_6_q0[7]),
        .Q(reg_499[7]),
        .R(1'b0));
  (* srl_bus_name = "U0/\\reg_503_pp0_iter18_reg_reg " *) 
  (* srl_name = "U0/\\reg_503_pp0_iter18_reg_reg[0]_srl4 " *) 
  SRL16E \reg_503_pp0_iter18_reg_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(reg_503[0]),
        .Q(\reg_503_pp0_iter18_reg_reg[0]_srl4_n_0 ));
  (* srl_bus_name = "U0/\\reg_503_pp0_iter18_reg_reg " *) 
  (* srl_name = "U0/\\reg_503_pp0_iter18_reg_reg[1]_srl4 " *) 
  SRL16E \reg_503_pp0_iter18_reg_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(reg_503[1]),
        .Q(\reg_503_pp0_iter18_reg_reg[1]_srl4_n_0 ));
  (* srl_bus_name = "U0/\\reg_503_pp0_iter18_reg_reg " *) 
  (* srl_name = "U0/\\reg_503_pp0_iter18_reg_reg[2]_srl4 " *) 
  SRL16E \reg_503_pp0_iter18_reg_reg[2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(reg_503[2]),
        .Q(\reg_503_pp0_iter18_reg_reg[2]_srl4_n_0 ));
  (* srl_bus_name = "U0/\\reg_503_pp0_iter18_reg_reg " *) 
  (* srl_name = "U0/\\reg_503_pp0_iter18_reg_reg[3]_srl4 " *) 
  SRL16E \reg_503_pp0_iter18_reg_reg[3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(reg_503[3]),
        .Q(\reg_503_pp0_iter18_reg_reg[3]_srl4_n_0 ));
  (* srl_bus_name = "U0/\\reg_503_pp0_iter18_reg_reg " *) 
  (* srl_name = "U0/\\reg_503_pp0_iter18_reg_reg[4]_srl4 " *) 
  SRL16E \reg_503_pp0_iter18_reg_reg[4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(reg_503[4]),
        .Q(\reg_503_pp0_iter18_reg_reg[4]_srl4_n_0 ));
  (* srl_bus_name = "U0/\\reg_503_pp0_iter18_reg_reg " *) 
  (* srl_name = "U0/\\reg_503_pp0_iter18_reg_reg[5]_srl4 " *) 
  SRL16E \reg_503_pp0_iter18_reg_reg[5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(reg_503[5]),
        .Q(\reg_503_pp0_iter18_reg_reg[5]_srl4_n_0 ));
  (* srl_bus_name = "U0/\\reg_503_pp0_iter18_reg_reg " *) 
  (* srl_name = "U0/\\reg_503_pp0_iter18_reg_reg[6]_srl4 " *) 
  SRL16E \reg_503_pp0_iter18_reg_reg[6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(reg_503[6]),
        .Q(\reg_503_pp0_iter18_reg_reg[6]_srl4_n_0 ));
  (* srl_bus_name = "U0/\\reg_503_pp0_iter18_reg_reg " *) 
  (* srl_name = "U0/\\reg_503_pp0_iter18_reg_reg[7]_srl4 " *) 
  SRL16E \reg_503_pp0_iter18_reg_reg[7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(reg_503[7]),
        .Q(\reg_503_pp0_iter18_reg_reg[7]_srl4_n_0 ));
  FDRE \reg_503_pp0_iter19_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\reg_503_pp0_iter18_reg_reg[0]_srl4_n_0 ),
        .Q(reg_503_pp0_iter19_reg[0]),
        .R(1'b0));
  FDRE \reg_503_pp0_iter19_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\reg_503_pp0_iter18_reg_reg[1]_srl4_n_0 ),
        .Q(reg_503_pp0_iter19_reg[1]),
        .R(1'b0));
  FDRE \reg_503_pp0_iter19_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\reg_503_pp0_iter18_reg_reg[2]_srl4_n_0 ),
        .Q(reg_503_pp0_iter19_reg[2]),
        .R(1'b0));
  FDRE \reg_503_pp0_iter19_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\reg_503_pp0_iter18_reg_reg[3]_srl4_n_0 ),
        .Q(reg_503_pp0_iter19_reg[3]),
        .R(1'b0));
  FDRE \reg_503_pp0_iter19_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\reg_503_pp0_iter18_reg_reg[4]_srl4_n_0 ),
        .Q(reg_503_pp0_iter19_reg[4]),
        .R(1'b0));
  FDRE \reg_503_pp0_iter19_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\reg_503_pp0_iter18_reg_reg[5]_srl4_n_0 ),
        .Q(reg_503_pp0_iter19_reg[5]),
        .R(1'b0));
  FDRE \reg_503_pp0_iter19_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\reg_503_pp0_iter18_reg_reg[6]_srl4_n_0 ),
        .Q(reg_503_pp0_iter19_reg[6]),
        .R(1'b0));
  FDRE \reg_503_pp0_iter19_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\reg_503_pp0_iter18_reg_reg[7]_srl4_n_0 ),
        .Q(reg_503_pp0_iter19_reg[7]),
        .R(1'b0));
  FDRE \reg_503_reg[0] 
       (.C(ap_clk),
        .CE(reg_5030),
        .D(linebuf_7_q0[0]),
        .Q(reg_503[0]),
        .R(1'b0));
  FDRE \reg_503_reg[1] 
       (.C(ap_clk),
        .CE(reg_5030),
        .D(linebuf_7_q0[1]),
        .Q(reg_503[1]),
        .R(1'b0));
  FDRE \reg_503_reg[2] 
       (.C(ap_clk),
        .CE(reg_5030),
        .D(linebuf_7_q0[2]),
        .Q(reg_503[2]),
        .R(1'b0));
  FDRE \reg_503_reg[3] 
       (.C(ap_clk),
        .CE(reg_5030),
        .D(linebuf_7_q0[3]),
        .Q(reg_503[3]),
        .R(1'b0));
  FDRE \reg_503_reg[4] 
       (.C(ap_clk),
        .CE(reg_5030),
        .D(linebuf_7_q0[4]),
        .Q(reg_503[4]),
        .R(1'b0));
  FDRE \reg_503_reg[5] 
       (.C(ap_clk),
        .CE(reg_5030),
        .D(linebuf_7_q0[5]),
        .Q(reg_503[5]),
        .R(1'b0));
  FDRE \reg_503_reg[6] 
       (.C(ap_clk),
        .CE(reg_5030),
        .D(linebuf_7_q0[6]),
        .Q(reg_503[6]),
        .R(1'b0));
  FDRE \reg_503_reg[7] 
       (.C(ap_clk),
        .CE(reg_5030),
        .D(linebuf_7_q0[7]),
        .Q(reg_503[7]),
        .R(1'b0));
  (* srl_bus_name = "U0/\\reg_507_pp0_iter18_reg_reg " *) 
  (* srl_name = "U0/\\reg_507_pp0_iter18_reg_reg[0]_srl4 " *) 
  SRL16E \reg_507_pp0_iter18_reg_reg[0]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(reg_507[0]),
        .Q(\reg_507_pp0_iter18_reg_reg[0]_srl4_n_0 ));
  (* srl_bus_name = "U0/\\reg_507_pp0_iter18_reg_reg " *) 
  (* srl_name = "U0/\\reg_507_pp0_iter18_reg_reg[1]_srl4 " *) 
  SRL16E \reg_507_pp0_iter18_reg_reg[1]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(reg_507[1]),
        .Q(\reg_507_pp0_iter18_reg_reg[1]_srl4_n_0 ));
  (* srl_bus_name = "U0/\\reg_507_pp0_iter18_reg_reg " *) 
  (* srl_name = "U0/\\reg_507_pp0_iter18_reg_reg[2]_srl4 " *) 
  SRL16E \reg_507_pp0_iter18_reg_reg[2]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(reg_507[2]),
        .Q(\reg_507_pp0_iter18_reg_reg[2]_srl4_n_0 ));
  (* srl_bus_name = "U0/\\reg_507_pp0_iter18_reg_reg " *) 
  (* srl_name = "U0/\\reg_507_pp0_iter18_reg_reg[3]_srl4 " *) 
  SRL16E \reg_507_pp0_iter18_reg_reg[3]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(reg_507[3]),
        .Q(\reg_507_pp0_iter18_reg_reg[3]_srl4_n_0 ));
  (* srl_bus_name = "U0/\\reg_507_pp0_iter18_reg_reg " *) 
  (* srl_name = "U0/\\reg_507_pp0_iter18_reg_reg[4]_srl4 " *) 
  SRL16E \reg_507_pp0_iter18_reg_reg[4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(reg_507[4]),
        .Q(\reg_507_pp0_iter18_reg_reg[4]_srl4_n_0 ));
  (* srl_bus_name = "U0/\\reg_507_pp0_iter18_reg_reg " *) 
  (* srl_name = "U0/\\reg_507_pp0_iter18_reg_reg[5]_srl4 " *) 
  SRL16E \reg_507_pp0_iter18_reg_reg[5]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(reg_507[5]),
        .Q(\reg_507_pp0_iter18_reg_reg[5]_srl4_n_0 ));
  (* srl_bus_name = "U0/\\reg_507_pp0_iter18_reg_reg " *) 
  (* srl_name = "U0/\\reg_507_pp0_iter18_reg_reg[6]_srl4 " *) 
  SRL16E \reg_507_pp0_iter18_reg_reg[6]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(reg_507[6]),
        .Q(\reg_507_pp0_iter18_reg_reg[6]_srl4_n_0 ));
  (* srl_bus_name = "U0/\\reg_507_pp0_iter18_reg_reg " *) 
  (* srl_name = "U0/\\reg_507_pp0_iter18_reg_reg[7]_srl4 " *) 
  SRL16E \reg_507_pp0_iter18_reg_reg[7]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(reg_507[7]),
        .Q(\reg_507_pp0_iter18_reg_reg[7]_srl4_n_0 ));
  FDRE \reg_507_pp0_iter19_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\reg_507_pp0_iter18_reg_reg[0]_srl4_n_0 ),
        .Q(reg_507_pp0_iter19_reg[0]),
        .R(1'b0));
  FDRE \reg_507_pp0_iter19_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\reg_507_pp0_iter18_reg_reg[1]_srl4_n_0 ),
        .Q(reg_507_pp0_iter19_reg[1]),
        .R(1'b0));
  FDRE \reg_507_pp0_iter19_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\reg_507_pp0_iter18_reg_reg[2]_srl4_n_0 ),
        .Q(reg_507_pp0_iter19_reg[2]),
        .R(1'b0));
  FDRE \reg_507_pp0_iter19_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\reg_507_pp0_iter18_reg_reg[3]_srl4_n_0 ),
        .Q(reg_507_pp0_iter19_reg[3]),
        .R(1'b0));
  FDRE \reg_507_pp0_iter19_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\reg_507_pp0_iter18_reg_reg[4]_srl4_n_0 ),
        .Q(reg_507_pp0_iter19_reg[4]),
        .R(1'b0));
  FDRE \reg_507_pp0_iter19_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\reg_507_pp0_iter18_reg_reg[5]_srl4_n_0 ),
        .Q(reg_507_pp0_iter19_reg[5]),
        .R(1'b0));
  FDRE \reg_507_pp0_iter19_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\reg_507_pp0_iter18_reg_reg[6]_srl4_n_0 ),
        .Q(reg_507_pp0_iter19_reg[6]),
        .R(1'b0));
  FDRE \reg_507_pp0_iter19_reg_reg[7]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\reg_507_pp0_iter18_reg_reg[7]_srl4_n_0 ),
        .Q(reg_507_pp0_iter19_reg[7]),
        .R(1'b0));
  FDRE \reg_507_reg[0] 
       (.C(ap_clk),
        .CE(reg_5070),
        .D(linebuf_8_q0[0]),
        .Q(reg_507[0]),
        .R(1'b0));
  FDRE \reg_507_reg[1] 
       (.C(ap_clk),
        .CE(reg_5070),
        .D(linebuf_8_q0[1]),
        .Q(reg_507[1]),
        .R(1'b0));
  FDRE \reg_507_reg[2] 
       (.C(ap_clk),
        .CE(reg_5070),
        .D(linebuf_8_q0[2]),
        .Q(reg_507[2]),
        .R(1'b0));
  FDRE \reg_507_reg[3] 
       (.C(ap_clk),
        .CE(reg_5070),
        .D(linebuf_8_q0[3]),
        .Q(reg_507[3]),
        .R(1'b0));
  FDRE \reg_507_reg[4] 
       (.C(ap_clk),
        .CE(reg_5070),
        .D(linebuf_8_q0[4]),
        .Q(reg_507[4]),
        .R(1'b0));
  FDRE \reg_507_reg[5] 
       (.C(ap_clk),
        .CE(reg_5070),
        .D(linebuf_8_q0[5]),
        .Q(reg_507[5]),
        .R(1'b0));
  FDRE \reg_507_reg[6] 
       (.C(ap_clk),
        .CE(reg_5070),
        .D(linebuf_8_q0[6]),
        .Q(reg_507[6]),
        .R(1'b0));
  FDRE \reg_507_reg[7] 
       (.C(ap_clk),
        .CE(reg_5070),
        .D(linebuf_8_q0[7]),
        .Q(reg_507[7]),
        .R(1'b0));
  FDRE \reg_511_pp0_iter17_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_511[0]),
        .Q(reg_511_pp0_iter17_reg[0]),
        .R(1'b0));
  FDRE \reg_511_pp0_iter17_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_511[1]),
        .Q(reg_511_pp0_iter17_reg[1]),
        .R(1'b0));
  FDRE \reg_511_pp0_iter17_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_511[2]),
        .Q(reg_511_pp0_iter17_reg[2]),
        .R(1'b0));
  FDRE \reg_511_pp0_iter17_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_511[3]),
        .Q(reg_511_pp0_iter17_reg[3]),
        .R(1'b0));
  FDRE \reg_511_pp0_iter17_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_511[4]),
        .Q(reg_511_pp0_iter17_reg[4]),
        .R(1'b0));
  FDRE \reg_511_pp0_iter17_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_511[5]),
        .Q(reg_511_pp0_iter17_reg[5]),
        .R(1'b0));
  FDRE \reg_511_pp0_iter17_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_511[6]),
        .Q(reg_511_pp0_iter17_reg[6]),
        .R(1'b0));
  FDRE \reg_511_pp0_iter17_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_511[7]),
        .Q(reg_511_pp0_iter17_reg[7]),
        .R(1'b0));
  FDRE \reg_511_pp0_iter18_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_511_pp0_iter17_reg[0]),
        .Q(reg_511_pp0_iter18_reg[0]),
        .R(1'b0));
  FDRE \reg_511_pp0_iter18_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_511_pp0_iter17_reg[1]),
        .Q(reg_511_pp0_iter18_reg[1]),
        .R(1'b0));
  FDRE \reg_511_pp0_iter18_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_511_pp0_iter17_reg[2]),
        .Q(reg_511_pp0_iter18_reg[2]),
        .R(1'b0));
  FDRE \reg_511_pp0_iter18_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_511_pp0_iter17_reg[3]),
        .Q(reg_511_pp0_iter18_reg[3]),
        .R(1'b0));
  FDRE \reg_511_pp0_iter18_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_511_pp0_iter17_reg[4]),
        .Q(reg_511_pp0_iter18_reg[4]),
        .R(1'b0));
  FDRE \reg_511_pp0_iter18_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_511_pp0_iter17_reg[5]),
        .Q(reg_511_pp0_iter18_reg[5]),
        .R(1'b0));
  FDRE \reg_511_pp0_iter18_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_511_pp0_iter17_reg[6]),
        .Q(reg_511_pp0_iter18_reg[6]),
        .R(1'b0));
  FDRE \reg_511_pp0_iter18_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_511_pp0_iter17_reg[7]),
        .Q(reg_511_pp0_iter18_reg[7]),
        .R(1'b0));
  FDRE \reg_511_reg[0] 
       (.C(ap_clk),
        .CE(reg_5110),
        .D(linebuf_3_q0[0]),
        .Q(reg_511[0]),
        .R(1'b0));
  FDRE \reg_511_reg[1] 
       (.C(ap_clk),
        .CE(reg_5110),
        .D(linebuf_3_q0[1]),
        .Q(reg_511[1]),
        .R(1'b0));
  FDRE \reg_511_reg[2] 
       (.C(ap_clk),
        .CE(reg_5110),
        .D(linebuf_3_q0[2]),
        .Q(reg_511[2]),
        .R(1'b0));
  FDRE \reg_511_reg[3] 
       (.C(ap_clk),
        .CE(reg_5110),
        .D(linebuf_3_q0[3]),
        .Q(reg_511[3]),
        .R(1'b0));
  FDRE \reg_511_reg[4] 
       (.C(ap_clk),
        .CE(reg_5110),
        .D(linebuf_3_q0[4]),
        .Q(reg_511[4]),
        .R(1'b0));
  FDRE \reg_511_reg[5] 
       (.C(ap_clk),
        .CE(reg_5110),
        .D(linebuf_3_q0[5]),
        .Q(reg_511[5]),
        .R(1'b0));
  FDRE \reg_511_reg[6] 
       (.C(ap_clk),
        .CE(reg_5110),
        .D(linebuf_3_q0[6]),
        .Q(reg_511[6]),
        .R(1'b0));
  FDRE \reg_511_reg[7] 
       (.C(ap_clk),
        .CE(reg_5110),
        .D(linebuf_3_q0[7]),
        .Q(reg_511[7]),
        .R(1'b0));
  FDRE \reg_515_pp0_iter17_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_515[0]),
        .Q(reg_515_pp0_iter17_reg[0]),
        .R(1'b0));
  FDRE \reg_515_pp0_iter17_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_515[1]),
        .Q(reg_515_pp0_iter17_reg[1]),
        .R(1'b0));
  FDRE \reg_515_pp0_iter17_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_515[2]),
        .Q(reg_515_pp0_iter17_reg[2]),
        .R(1'b0));
  FDRE \reg_515_pp0_iter17_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_515[3]),
        .Q(reg_515_pp0_iter17_reg[3]),
        .R(1'b0));
  FDRE \reg_515_pp0_iter17_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_515[4]),
        .Q(reg_515_pp0_iter17_reg[4]),
        .R(1'b0));
  FDRE \reg_515_pp0_iter17_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_515[5]),
        .Q(reg_515_pp0_iter17_reg[5]),
        .R(1'b0));
  FDRE \reg_515_pp0_iter17_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_515[6]),
        .Q(reg_515_pp0_iter17_reg[6]),
        .R(1'b0));
  FDRE \reg_515_pp0_iter17_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_515[7]),
        .Q(reg_515_pp0_iter17_reg[7]),
        .R(1'b0));
  FDRE \reg_515_pp0_iter18_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_515_pp0_iter17_reg[0]),
        .Q(reg_515_pp0_iter18_reg[0]),
        .R(1'b0));
  FDRE \reg_515_pp0_iter18_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_515_pp0_iter17_reg[1]),
        .Q(reg_515_pp0_iter18_reg[1]),
        .R(1'b0));
  FDRE \reg_515_pp0_iter18_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_515_pp0_iter17_reg[2]),
        .Q(reg_515_pp0_iter18_reg[2]),
        .R(1'b0));
  FDRE \reg_515_pp0_iter18_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_515_pp0_iter17_reg[3]),
        .Q(reg_515_pp0_iter18_reg[3]),
        .R(1'b0));
  FDRE \reg_515_pp0_iter18_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_515_pp0_iter17_reg[4]),
        .Q(reg_515_pp0_iter18_reg[4]),
        .R(1'b0));
  FDRE \reg_515_pp0_iter18_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_515_pp0_iter17_reg[5]),
        .Q(reg_515_pp0_iter18_reg[5]),
        .R(1'b0));
  FDRE \reg_515_pp0_iter18_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_515_pp0_iter17_reg[6]),
        .Q(reg_515_pp0_iter18_reg[6]),
        .R(1'b0));
  FDRE \reg_515_pp0_iter18_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_515_pp0_iter17_reg[7]),
        .Q(reg_515_pp0_iter18_reg[7]),
        .R(1'b0));
  FDRE \reg_515_reg[0] 
       (.C(ap_clk),
        .CE(reg_5150),
        .D(linebuf_4_q0[0]),
        .Q(reg_515[0]),
        .R(1'b0));
  FDRE \reg_515_reg[1] 
       (.C(ap_clk),
        .CE(reg_5150),
        .D(linebuf_4_q0[1]),
        .Q(reg_515[1]),
        .R(1'b0));
  FDRE \reg_515_reg[2] 
       (.C(ap_clk),
        .CE(reg_5150),
        .D(linebuf_4_q0[2]),
        .Q(reg_515[2]),
        .R(1'b0));
  FDRE \reg_515_reg[3] 
       (.C(ap_clk),
        .CE(reg_5150),
        .D(linebuf_4_q0[3]),
        .Q(reg_515[3]),
        .R(1'b0));
  FDRE \reg_515_reg[4] 
       (.C(ap_clk),
        .CE(reg_5150),
        .D(linebuf_4_q0[4]),
        .Q(reg_515[4]),
        .R(1'b0));
  FDRE \reg_515_reg[5] 
       (.C(ap_clk),
        .CE(reg_5150),
        .D(linebuf_4_q0[5]),
        .Q(reg_515[5]),
        .R(1'b0));
  FDRE \reg_515_reg[6] 
       (.C(ap_clk),
        .CE(reg_5150),
        .D(linebuf_4_q0[6]),
        .Q(reg_515[6]),
        .R(1'b0));
  FDRE \reg_515_reg[7] 
       (.C(ap_clk),
        .CE(reg_5150),
        .D(linebuf_4_q0[7]),
        .Q(reg_515[7]),
        .R(1'b0));
  FDRE \reg_519_pp0_iter17_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_519[0]),
        .Q(reg_519_pp0_iter17_reg[0]),
        .R(1'b0));
  FDRE \reg_519_pp0_iter17_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_519[1]),
        .Q(reg_519_pp0_iter17_reg[1]),
        .R(1'b0));
  FDRE \reg_519_pp0_iter17_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_519[2]),
        .Q(reg_519_pp0_iter17_reg[2]),
        .R(1'b0));
  FDRE \reg_519_pp0_iter17_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_519[3]),
        .Q(reg_519_pp0_iter17_reg[3]),
        .R(1'b0));
  FDRE \reg_519_pp0_iter17_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_519[4]),
        .Q(reg_519_pp0_iter17_reg[4]),
        .R(1'b0));
  FDRE \reg_519_pp0_iter17_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_519[5]),
        .Q(reg_519_pp0_iter17_reg[5]),
        .R(1'b0));
  FDRE \reg_519_pp0_iter17_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_519[6]),
        .Q(reg_519_pp0_iter17_reg[6]),
        .R(1'b0));
  FDRE \reg_519_pp0_iter17_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_519[7]),
        .Q(reg_519_pp0_iter17_reg[7]),
        .R(1'b0));
  FDRE \reg_519_pp0_iter18_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_519_pp0_iter17_reg[0]),
        .Q(reg_519_pp0_iter18_reg[0]),
        .R(1'b0));
  FDRE \reg_519_pp0_iter18_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_519_pp0_iter17_reg[1]),
        .Q(reg_519_pp0_iter18_reg[1]),
        .R(1'b0));
  FDRE \reg_519_pp0_iter18_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_519_pp0_iter17_reg[2]),
        .Q(reg_519_pp0_iter18_reg[2]),
        .R(1'b0));
  FDRE \reg_519_pp0_iter18_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_519_pp0_iter17_reg[3]),
        .Q(reg_519_pp0_iter18_reg[3]),
        .R(1'b0));
  FDRE \reg_519_pp0_iter18_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_519_pp0_iter17_reg[4]),
        .Q(reg_519_pp0_iter18_reg[4]),
        .R(1'b0));
  FDRE \reg_519_pp0_iter18_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_519_pp0_iter17_reg[5]),
        .Q(reg_519_pp0_iter18_reg[5]),
        .R(1'b0));
  FDRE \reg_519_pp0_iter18_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_519_pp0_iter17_reg[6]),
        .Q(reg_519_pp0_iter18_reg[6]),
        .R(1'b0));
  FDRE \reg_519_pp0_iter18_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(reg_519_pp0_iter17_reg[7]),
        .Q(reg_519_pp0_iter18_reg[7]),
        .R(1'b0));
  FDRE \reg_519_reg[0] 
       (.C(ap_clk),
        .CE(reg_5190),
        .D(linebuf_5_q0[0]),
        .Q(reg_519[0]),
        .R(1'b0));
  FDRE \reg_519_reg[1] 
       (.C(ap_clk),
        .CE(reg_5190),
        .D(linebuf_5_q0[1]),
        .Q(reg_519[1]),
        .R(1'b0));
  FDRE \reg_519_reg[2] 
       (.C(ap_clk),
        .CE(reg_5190),
        .D(linebuf_5_q0[2]),
        .Q(reg_519[2]),
        .R(1'b0));
  FDRE \reg_519_reg[3] 
       (.C(ap_clk),
        .CE(reg_5190),
        .D(linebuf_5_q0[3]),
        .Q(reg_519[3]),
        .R(1'b0));
  FDRE \reg_519_reg[4] 
       (.C(ap_clk),
        .CE(reg_5190),
        .D(linebuf_5_q0[4]),
        .Q(reg_519[4]),
        .R(1'b0));
  FDRE \reg_519_reg[5] 
       (.C(ap_clk),
        .CE(reg_5190),
        .D(linebuf_5_q0[5]),
        .Q(reg_519[5]),
        .R(1'b0));
  FDRE \reg_519_reg[6] 
       (.C(ap_clk),
        .CE(reg_5190),
        .D(linebuf_5_q0[6]),
        .Q(reg_519[6]),
        .R(1'b0));
  FDRE \reg_519_reg[7] 
       (.C(ap_clk),
        .CE(reg_5190),
        .D(linebuf_5_q0[7]),
        .Q(reg_519[7]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAEEEAEAEA222A2A2)) 
    \row8_fu_148[0]_i_1 
       (.I0(row8_fu_148[0]),
        .I1(icmp_ln31_reg_1149),
        .I2(ap_loop_init_pp0_iter1_reg),
        .I3(icmp_ln30_reg_1119_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(add_ln3011_fu_156_reg[0]),
        .O(\row8_fu_148[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAEEEAEAEA222A2A2)) 
    \row8_fu_148[1]_i_1 
       (.I0(row8_fu_148[1]),
        .I1(icmp_ln31_reg_1149),
        .I2(ap_loop_init_pp0_iter1_reg),
        .I3(icmp_ln30_reg_1119_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2),
        .I5(add_ln3011_fu_156_reg[1]),
        .O(sel0[0]));
  LUT6 #(
    .INIT(64'hFBAAFFFF08AA0000)) 
    \row8_fu_148[2]_i_1 
       (.I0(add_ln3011_fu_156_reg[2]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(icmp_ln30_reg_1119_pp0_iter1_reg),
        .I3(ap_loop_init_pp0_iter1_reg),
        .I4(icmp_ln31_reg_1149),
        .I5(row8_fu_148[2]),
        .O(sel0[1]));
  LUT6 #(
    .INIT(64'hFBAAFFFF08AA0000)) 
    \row8_fu_148[3]_i_1 
       (.I0(add_ln3011_fu_156_reg[3]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(icmp_ln30_reg_1119_pp0_iter1_reg),
        .I3(ap_loop_init_pp0_iter1_reg),
        .I4(icmp_ln31_reg_1149),
        .I5(row8_fu_148[3]),
        .O(sel0[2]));
  LUT6 #(
    .INIT(64'hFBAAFFFF08AA0000)) 
    \row8_fu_148[4]_i_1 
       (.I0(add_ln3011_fu_156_reg[4]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(icmp_ln30_reg_1119_pp0_iter1_reg),
        .I3(ap_loop_init_pp0_iter1_reg),
        .I4(icmp_ln31_reg_1149),
        .I5(row8_fu_148[4]),
        .O(sel0[3]));
  LUT6 #(
    .INIT(64'hFBAAFFFF08AA0000)) 
    \row8_fu_148[5]_i_1 
       (.I0(add_ln3011_fu_156_reg[5]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(icmp_ln30_reg_1119_pp0_iter1_reg),
        .I3(ap_loop_init_pp0_iter1_reg),
        .I4(icmp_ln31_reg_1149),
        .I5(row8_fu_148[5]),
        .O(sel0[4]));
  LUT6 #(
    .INIT(64'hFBAAFFFF08AA0000)) 
    \row8_fu_148[6]_i_1 
       (.I0(add_ln3011_fu_156_reg[6]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(icmp_ln30_reg_1119_pp0_iter1_reg),
        .I3(ap_loop_init_pp0_iter1_reg),
        .I4(icmp_ln31_reg_1149),
        .I5(row8_fu_148[6]),
        .O(sel0[5]));
  LUT6 #(
    .INIT(64'hFBAAFFFF08AA0000)) 
    \row8_fu_148[7]_i_1 
       (.I0(add_ln3011_fu_156_reg[7]),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(icmp_ln30_reg_1119_pp0_iter1_reg),
        .I3(ap_loop_init_pp0_iter1_reg),
        .I4(icmp_ln31_reg_1149),
        .I5(row8_fu_148[7]),
        .O(sel0[6]));
  FDRE #(
    .INIT(1'b0)) 
    \row8_fu_148_reg[0] 
       (.C(ap_clk),
        .CE(p_61_in),
        .D(\row8_fu_148[0]_i_1_n_0 ),
        .Q(row8_fu_148[0]),
        .R(flow_control_loop_delay_pipe_U_n_17));
  FDRE #(
    .INIT(1'b0)) 
    \row8_fu_148_reg[1] 
       (.C(ap_clk),
        .CE(p_61_in),
        .D(sel0[0]),
        .Q(row8_fu_148[1]),
        .R(flow_control_loop_delay_pipe_U_n_17));
  FDRE #(
    .INIT(1'b0)) 
    \row8_fu_148_reg[2] 
       (.C(ap_clk),
        .CE(p_61_in),
        .D(sel0[1]),
        .Q(row8_fu_148[2]),
        .R(flow_control_loop_delay_pipe_U_n_17));
  FDRE #(
    .INIT(1'b0)) 
    \row8_fu_148_reg[3] 
       (.C(ap_clk),
        .CE(p_61_in),
        .D(sel0[2]),
        .Q(row8_fu_148[3]),
        .R(flow_control_loop_delay_pipe_U_n_17));
  FDRE #(
    .INIT(1'b0)) 
    \row8_fu_148_reg[4] 
       (.C(ap_clk),
        .CE(p_61_in),
        .D(sel0[3]),
        .Q(row8_fu_148[4]),
        .R(flow_control_loop_delay_pipe_U_n_17));
  FDRE #(
    .INIT(1'b0)) 
    \row8_fu_148_reg[5] 
       (.C(ap_clk),
        .CE(p_61_in),
        .D(sel0[4]),
        .Q(row8_fu_148[5]),
        .R(flow_control_loop_delay_pipe_U_n_17));
  FDRE #(
    .INIT(1'b0)) 
    \row8_fu_148_reg[6] 
       (.C(ap_clk),
        .CE(p_61_in),
        .D(sel0[5]),
        .Q(row8_fu_148[6]),
        .R(flow_control_loop_delay_pipe_U_n_17));
  FDRE #(
    .INIT(1'b0)) 
    \row8_fu_148_reg[7] 
       (.C(ap_clk),
        .CE(p_61_in),
        .D(sel0[6]),
        .Q(row8_fu_148[7]),
        .R(flow_control_loop_delay_pipe_U_n_17));
  LUT5 #(
    .INIT(32'h55555554)) 
    \select_ln63_reg_1416[0]_i_1 
       (.I0(tmp_13_reg_1405),
        .I1(trunc_ln50_reg_1400[10]),
        .I2(trunc_ln50_reg_1400[9]),
        .I3(trunc_ln50_reg_1400[8]),
        .I4(trunc_ln50_reg_1400[0]),
        .O(\select_ln63_reg_1416[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h55555554)) 
    \select_ln63_reg_1416[1]_i_1 
       (.I0(tmp_13_reg_1405),
        .I1(trunc_ln50_reg_1400[10]),
        .I2(trunc_ln50_reg_1400[9]),
        .I3(trunc_ln50_reg_1400[8]),
        .I4(trunc_ln50_reg_1400[1]),
        .O(\select_ln63_reg_1416[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h55555554)) 
    \select_ln63_reg_1416[2]_i_1 
       (.I0(tmp_13_reg_1405),
        .I1(trunc_ln50_reg_1400[10]),
        .I2(trunc_ln50_reg_1400[9]),
        .I3(trunc_ln50_reg_1400[8]),
        .I4(trunc_ln50_reg_1400[2]),
        .O(\select_ln63_reg_1416[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h55555554)) 
    \select_ln63_reg_1416[3]_i_1 
       (.I0(tmp_13_reg_1405),
        .I1(trunc_ln50_reg_1400[10]),
        .I2(trunc_ln50_reg_1400[9]),
        .I3(trunc_ln50_reg_1400[8]),
        .I4(trunc_ln50_reg_1400[3]),
        .O(\select_ln63_reg_1416[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h55555554)) 
    \select_ln63_reg_1416[4]_i_1 
       (.I0(tmp_13_reg_1405),
        .I1(trunc_ln50_reg_1400[10]),
        .I2(trunc_ln50_reg_1400[9]),
        .I3(trunc_ln50_reg_1400[8]),
        .I4(trunc_ln50_reg_1400[4]),
        .O(\select_ln63_reg_1416[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h55555554)) 
    \select_ln63_reg_1416[5]_i_1 
       (.I0(tmp_13_reg_1405),
        .I1(trunc_ln50_reg_1400[10]),
        .I2(trunc_ln50_reg_1400[9]),
        .I3(trunc_ln50_reg_1400[8]),
        .I4(trunc_ln50_reg_1400[5]),
        .O(\select_ln63_reg_1416[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h55555554)) 
    \select_ln63_reg_1416[6]_i_1 
       (.I0(tmp_13_reg_1405),
        .I1(trunc_ln50_reg_1400[10]),
        .I2(trunc_ln50_reg_1400[9]),
        .I3(trunc_ln50_reg_1400[8]),
        .I4(trunc_ln50_reg_1400[6]),
        .O(\select_ln63_reg_1416[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h55555554)) 
    \select_ln63_reg_1416[7]_i_1 
       (.I0(tmp_13_reg_1405),
        .I1(trunc_ln50_reg_1400[10]),
        .I2(trunc_ln50_reg_1400[9]),
        .I3(trunc_ln50_reg_1400[8]),
        .I4(trunc_ln50_reg_1400[7]),
        .O(\select_ln63_reg_1416[7]_i_1_n_0 ));
  FDSE \select_ln63_reg_1416_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln63_reg_1416[0]_i_1_n_0 ),
        .Q(\select_ln63_reg_1416_reg_n_0_[0] ),
        .S(1'b0));
  FDSE \select_ln63_reg_1416_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln63_reg_1416[1]_i_1_n_0 ),
        .Q(\select_ln63_reg_1416_reg_n_0_[1] ),
        .S(1'b0));
  FDSE \select_ln63_reg_1416_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln63_reg_1416[2]_i_1_n_0 ),
        .Q(\select_ln63_reg_1416_reg_n_0_[2] ),
        .S(1'b0));
  FDSE \select_ln63_reg_1416_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln63_reg_1416[3]_i_1_n_0 ),
        .Q(\select_ln63_reg_1416_reg_n_0_[3] ),
        .S(1'b0));
  FDSE \select_ln63_reg_1416_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln63_reg_1416[4]_i_1_n_0 ),
        .Q(\select_ln63_reg_1416_reg_n_0_[4] ),
        .S(1'b0));
  FDSE \select_ln63_reg_1416_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln63_reg_1416[5]_i_1_n_0 ),
        .Q(\select_ln63_reg_1416_reg_n_0_[5] ),
        .S(1'b0));
  FDSE \select_ln63_reg_1416_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln63_reg_1416[6]_i_1_n_0 ),
        .Q(\select_ln63_reg_1416_reg_n_0_[6] ),
        .S(1'b0));
  FDSE \select_ln63_reg_1416_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\select_ln63_reg_1416[7]_i_1_n_0 ),
        .Q(\select_ln63_reg_1416_reg_n_0_[7] ),
        .S(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_sparsemux_7_2_8_1_1__parameterized2 sparsemux_7_2_8_1_1_U10
       (.D(tmp_5_fu_905_p9),
        .Q(reg_515_pp0_iter18_reg),
        .\tmp_5_reg_1390_reg[0] (trunc_ln31_1_reg_1172_pp0_iter18_reg),
        .\tmp_5_reg_1390_reg[7] (reg_511_pp0_iter18_reg),
        .\tmp_5_reg_1390_reg[7]_0 (reg_519_pp0_iter18_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_sparsemux_7_2_8_1_1__parameterized4 sparsemux_7_2_8_1_1_U11
       (.DI(sparsemux_7_2_8_1_1_U11_n_1),
        .Q(add_ln55_4_reg_1395[1:0]),
        .S(sparsemux_7_2_8_1_1_U11_n_0),
        .reg_499_pp0_iter19_reg(reg_499_pp0_iter19_reg[2:0]),
        .reg_503_pp0_iter19_reg(reg_503_pp0_iter19_reg[2:0]),
        .\reg_503_pp0_iter19_reg_reg[2]__0 (tmp_6_fu_950_p9),
        .reg_507_pp0_iter19_reg(reg_507_pp0_iter19_reg[2:0]),
        .\trunc_ln50_reg_1400_reg[3] (trunc_ln31_1_reg_1172_pp0_iter19_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_sparsemux_7_2_8_1_1__parameterized2_7 sparsemux_7_2_8_1_1_U12
       (.D({sparsemux_7_2_8_1_1_U12_n_0,sparsemux_7_2_8_1_1_U12_n_1,sparsemux_7_2_8_1_1_U12_n_2,sparsemux_7_2_8_1_1_U12_n_3,sparsemux_7_2_8_1_1_U12_n_4,sparsemux_7_2_8_1_1_U12_n_5,sparsemux_7_2_8_1_1_U12_n_6,sparsemux_7_2_8_1_1_U12_n_7,sparsemux_7_2_8_1_1_U12_n_8,sparsemux_7_2_8_1_1_U12_n_9,sparsemux_7_2_8_1_1_U12_n_10}),
        .DI(sparsemux_7_2_8_1_1_U11_n_1),
        .O(p_1_in__0),
        .Q(trunc_ln31_1_reg_1172_pp0_iter19_reg),
        .S(sparsemux_7_2_8_1_1_U11_n_0),
        .reg_499_pp0_iter19_reg(reg_499_pp0_iter19_reg),
        .reg_503_pp0_iter19_reg(reg_503_pp0_iter19_reg),
        .reg_507_pp0_iter19_reg(reg_507_pp0_iter19_reg),
        .\tmp_13_reg_1405_reg[0] (shl_ln_fu_996_p3),
        .\tmp_13_reg_1405_reg[0]_0 (add_ln55_4_reg_1395),
        .\trunc_ln50_reg_1400_reg[3] (tmp_6_fu_950_p9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_sparsemux_7_2_8_1_1 sparsemux_7_2_8_1_1_U5
       (.D(tmp_1_fu_774_p9),
        .Q(trunc_ln31_1_reg_1172_pp0_iter13_reg),
        .\tmp_1_reg_1289_reg[7] (linebuf_7_q0),
        .\tmp_1_reg_1289_reg[7]_0 (linebuf_6_q0),
        .\tmp_1_reg_1289_reg[7]_1 (linebuf_8_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_sparsemux_7_2_8_1_1_8 sparsemux_7_2_8_1_1_U6
       (.D(tmp_fu_793_p9),
        .Q(trunc_ln31_1_reg_1172_pp0_iter15_reg),
        .\tmp_reg_1327_reg[7] (linebuf_4_q0),
        .\tmp_reg_1327_reg[7]_0 (linebuf_3_q0),
        .\tmp_reg_1327_reg[7]_1 (linebuf_5_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_sparsemux_7_2_8_1_1__parameterized2_9 sparsemux_7_2_8_1_1_U7
       (.I164(tmp_3_fu_837_p9),
        .Q(trunc_ln31_1_reg_1172_pp0_iter17_reg),
        .\add_ln55_2_reg_1385_reg[7] (linebuf_1_q0),
        .\add_ln55_2_reg_1385_reg[7]_0 (linebuf_q0),
        .\add_ln55_2_reg_1385_reg[7]_1 (linebuf_2_q0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_sparsemux_7_2_8_1_1__parameterized4_10 sparsemux_7_2_8_1_1_U9
       (.Q(linebuf_1_load_reg_1355_pp0_iter18_reg),
        .add_ln55_4_fu_944_p2(add_ln55_4_fu_944_p2),
        .\add_ln55_4_reg_1395[10]_i_4_0 (linebuf_load_reg_1350_pp0_iter18_reg),
        .\add_ln55_4_reg_1395[10]_i_4_1 (trunc_ln31_1_reg_1172_pp0_iter18_reg),
        .\add_ln55_4_reg_1395[10]_i_4_2 (linebuf_2_load_reg_1360_pp0_iter18_reg),
        .\add_ln55_4_reg_1395_reg[10] (add_ln55_1_reg_1380_pp0_iter18_reg),
        .\add_ln55_4_reg_1395_reg[10]_0 (add_ln55_2_reg_1385));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_11_reg_1184_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_11_reg_1184_reg_i_1_n_0,tmp_11_reg_1184_reg_i_2_n_0,tmp_11_reg_1184_reg_i_3_n_0,tmp_11_reg_1184_reg_i_4_n_0,tmp_11_reg_1184_reg_i_5_n_0,add_ln46_fu_698_p2,trunc_ln31_reg_1134_pp0_iter10_reg[0]}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_11_reg_1184_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_11_reg_1184_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_11_reg_1184_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_11_reg_1184_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_11_reg_1184_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_11_reg_1184_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_11_reg_1184_reg_P_UNCONNECTED[47:15],tmp_11_reg_1184_reg_n_91,tmp_11_reg_1184_reg_n_92,tmp_11_reg_1184_reg_n_93,tmp_11_reg_1184_reg_n_94,tmp_11_reg_1184_reg_n_95,tmp_11_reg_1184_reg_n_96,tmp_11_reg_1184_reg_n_97,tmp_11_reg_1184_reg_n_98,tmp_11_reg_1184_reg_n_99,tmp_11_reg_1184_reg_n_100,tmp_11_reg_1184_reg_n_101,tmp_11_reg_1184_reg_n_102,tmp_11_reg_1184_reg_n_103,tmp_11_reg_1184_reg_n_104,tmp_11_reg_1184_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp_11_reg_1184_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_11_reg_1184_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_11_reg_1184_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_11_reg_1184_reg_UNDERFLOW_UNCONNECTED));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    tmp_11_reg_1184_reg_i_1
       (.I0(trunc_ln31_reg_1134_pp0_iter10_reg[5]),
        .I1(trunc_ln31_reg_1134_pp0_iter10_reg[3]),
        .I2(trunc_ln31_reg_1134_pp0_iter10_reg[1]),
        .I3(trunc_ln31_reg_1134_pp0_iter10_reg[2]),
        .I4(trunc_ln31_reg_1134_pp0_iter10_reg[4]),
        .I5(trunc_ln31_reg_1134_pp0_iter10_reg[6]),
        .O(tmp_11_reg_1184_reg_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    tmp_11_reg_1184_reg_i_2
       (.I0(trunc_ln31_reg_1134_pp0_iter10_reg[4]),
        .I1(trunc_ln31_reg_1134_pp0_iter10_reg[2]),
        .I2(trunc_ln31_reg_1134_pp0_iter10_reg[1]),
        .I3(trunc_ln31_reg_1134_pp0_iter10_reg[3]),
        .I4(trunc_ln31_reg_1134_pp0_iter10_reg[5]),
        .O(tmp_11_reg_1184_reg_i_2_n_0));
  LUT4 #(
    .INIT(16'hFE01)) 
    tmp_11_reg_1184_reg_i_3
       (.I0(trunc_ln31_reg_1134_pp0_iter10_reg[3]),
        .I1(trunc_ln31_reg_1134_pp0_iter10_reg[1]),
        .I2(trunc_ln31_reg_1134_pp0_iter10_reg[2]),
        .I3(trunc_ln31_reg_1134_pp0_iter10_reg[4]),
        .O(tmp_11_reg_1184_reg_i_3_n_0));
  LUT3 #(
    .INIT(8'hE1)) 
    tmp_11_reg_1184_reg_i_4
       (.I0(trunc_ln31_reg_1134_pp0_iter10_reg[2]),
        .I1(trunc_ln31_reg_1134_pp0_iter10_reg[1]),
        .I2(trunc_ln31_reg_1134_pp0_iter10_reg[3]),
        .O(tmp_11_reg_1184_reg_i_4_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_11_reg_1184_reg_i_5
       (.I0(trunc_ln31_reg_1134_pp0_iter10_reg[1]),
        .I1(trunc_ln31_reg_1134_pp0_iter10_reg[2]),
        .O(tmp_11_reg_1184_reg_i_5_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_11_reg_1184_reg_i_6
       (.I0(trunc_ln31_reg_1134_pp0_iter10_reg[1]),
        .O(add_ln46_fu_698_p2));
  DSP48E1 #(
    .ACASCREG(1),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(1),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_12_reg_1189_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_12_reg_1189_reg_i_1_n_0,tmp_12_reg_1189_reg_i_2_n_0,tmp_12_reg_1189_reg_i_3_n_0,tmp_12_reg_1189_reg_i_4_n_0,tmp_12_reg_1189_reg_i_5_n_0,tmp_12_reg_1189_reg_i_6_n_0,add_ln46_1_fu_703_p2}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_12_reg_1189_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_12_reg_1189_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_12_reg_1189_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_12_reg_1189_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(ap_block_pp0_stage0_subdone),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_12_reg_1189_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_12_reg_1189_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_12_reg_1189_reg_P_UNCONNECTED[47:15],tmp_12_reg_1189_reg_n_91,tmp_12_reg_1189_reg_n_92,tmp_12_reg_1189_reg_n_93,tmp_12_reg_1189_reg_n_94,tmp_12_reg_1189_reg_n_95,tmp_12_reg_1189_reg_n_96,tmp_12_reg_1189_reg_n_97,tmp_12_reg_1189_reg_n_98,tmp_12_reg_1189_reg_n_99,tmp_12_reg_1189_reg_n_100,tmp_12_reg_1189_reg_n_101,tmp_12_reg_1189_reg_n_102,tmp_12_reg_1189_reg_n_103,tmp_12_reg_1189_reg_n_104,tmp_12_reg_1189_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp_12_reg_1189_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_12_reg_1189_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_12_reg_1189_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_12_reg_1189_reg_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'hE1)) 
    tmp_12_reg_1189_reg_i_1
       (.I0(trunc_ln31_reg_1134_pp0_iter10_reg[5]),
        .I1(tmp_12_reg_1189_reg_i_8_n_0),
        .I2(trunc_ln31_reg_1134_pp0_iter10_reg[6]),
        .O(tmp_12_reg_1189_reg_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    tmp_12_reg_1189_reg_i_2
       (.I0(trunc_ln31_reg_1134_pp0_iter10_reg[4]),
        .I1(trunc_ln31_reg_1134_pp0_iter10_reg[2]),
        .I2(trunc_ln31_reg_1134_pp0_iter10_reg[0]),
        .I3(trunc_ln31_reg_1134_pp0_iter10_reg[1]),
        .I4(trunc_ln31_reg_1134_pp0_iter10_reg[3]),
        .I5(trunc_ln31_reg_1134_pp0_iter10_reg[5]),
        .O(tmp_12_reg_1189_reg_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFFE0001)) 
    tmp_12_reg_1189_reg_i_3
       (.I0(trunc_ln31_reg_1134_pp0_iter10_reg[3]),
        .I1(trunc_ln31_reg_1134_pp0_iter10_reg[1]),
        .I2(trunc_ln31_reg_1134_pp0_iter10_reg[0]),
        .I3(trunc_ln31_reg_1134_pp0_iter10_reg[2]),
        .I4(trunc_ln31_reg_1134_pp0_iter10_reg[4]),
        .O(tmp_12_reg_1189_reg_i_3_n_0));
  LUT4 #(
    .INIT(16'hFE01)) 
    tmp_12_reg_1189_reg_i_4
       (.I0(trunc_ln31_reg_1134_pp0_iter10_reg[2]),
        .I1(trunc_ln31_reg_1134_pp0_iter10_reg[0]),
        .I2(trunc_ln31_reg_1134_pp0_iter10_reg[1]),
        .I3(trunc_ln31_reg_1134_pp0_iter10_reg[3]),
        .O(tmp_12_reg_1189_reg_i_4_n_0));
  LUT3 #(
    .INIT(8'hE1)) 
    tmp_12_reg_1189_reg_i_5
       (.I0(trunc_ln31_reg_1134_pp0_iter10_reg[1]),
        .I1(trunc_ln31_reg_1134_pp0_iter10_reg[0]),
        .I2(trunc_ln31_reg_1134_pp0_iter10_reg[2]),
        .O(tmp_12_reg_1189_reg_i_5_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    tmp_12_reg_1189_reg_i_6
       (.I0(trunc_ln31_reg_1134_pp0_iter10_reg[0]),
        .I1(trunc_ln31_reg_1134_pp0_iter10_reg[1]),
        .O(tmp_12_reg_1189_reg_i_6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    tmp_12_reg_1189_reg_i_7
       (.I0(trunc_ln31_reg_1134_pp0_iter10_reg[0]),
        .O(add_ln46_1_fu_703_p2));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    tmp_12_reg_1189_reg_i_8
       (.I0(trunc_ln31_reg_1134_pp0_iter10_reg[3]),
        .I1(trunc_ln31_reg_1134_pp0_iter10_reg[1]),
        .I2(trunc_ln31_reg_1134_pp0_iter10_reg[0]),
        .I3(trunc_ln31_reg_1134_pp0_iter10_reg[2]),
        .I4(trunc_ln31_reg_1134_pp0_iter10_reg[4]),
        .O(tmp_12_reg_1189_reg_i_8_n_0));
  FDRE \tmp_13_reg_1405_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(p_1_in__0),
        .Q(tmp_13_reg_1405),
        .R(1'b0));
  FDRE \tmp_1_reg_1289_pp0_iter15_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_1_reg_1289[0]),
        .Q(tmp_1_reg_1289_pp0_iter15_reg[0]),
        .R(1'b0));
  FDRE \tmp_1_reg_1289_pp0_iter15_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_1_reg_1289[1]),
        .Q(tmp_1_reg_1289_pp0_iter15_reg[1]),
        .R(1'b0));
  FDRE \tmp_1_reg_1289_pp0_iter15_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_1_reg_1289[2]),
        .Q(tmp_1_reg_1289_pp0_iter15_reg[2]),
        .R(1'b0));
  FDRE \tmp_1_reg_1289_pp0_iter15_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_1_reg_1289[3]),
        .Q(tmp_1_reg_1289_pp0_iter15_reg[3]),
        .R(1'b0));
  FDRE \tmp_1_reg_1289_pp0_iter15_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_1_reg_1289[4]),
        .Q(tmp_1_reg_1289_pp0_iter15_reg[4]),
        .R(1'b0));
  FDRE \tmp_1_reg_1289_pp0_iter15_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_1_reg_1289[5]),
        .Q(tmp_1_reg_1289_pp0_iter15_reg[5]),
        .R(1'b0));
  FDRE \tmp_1_reg_1289_pp0_iter15_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_1_reg_1289[6]),
        .Q(tmp_1_reg_1289_pp0_iter15_reg[6]),
        .R(1'b0));
  FDRE \tmp_1_reg_1289_pp0_iter15_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_1_reg_1289[7]),
        .Q(tmp_1_reg_1289_pp0_iter15_reg[7]),
        .R(1'b0));
  FDRE \tmp_1_reg_1289_pp0_iter16_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_1_reg_1289_pp0_iter15_reg[0]),
        .Q(tmp_1_reg_1289_pp0_iter16_reg[0]),
        .R(1'b0));
  FDRE \tmp_1_reg_1289_pp0_iter16_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_1_reg_1289_pp0_iter15_reg[1]),
        .Q(tmp_1_reg_1289_pp0_iter16_reg[1]),
        .R(1'b0));
  FDRE \tmp_1_reg_1289_pp0_iter16_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_1_reg_1289_pp0_iter15_reg[2]),
        .Q(tmp_1_reg_1289_pp0_iter16_reg[2]),
        .R(1'b0));
  FDRE \tmp_1_reg_1289_pp0_iter16_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_1_reg_1289_pp0_iter15_reg[3]),
        .Q(tmp_1_reg_1289_pp0_iter16_reg[3]),
        .R(1'b0));
  FDRE \tmp_1_reg_1289_pp0_iter16_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_1_reg_1289_pp0_iter15_reg[4]),
        .Q(tmp_1_reg_1289_pp0_iter16_reg[4]),
        .R(1'b0));
  FDRE \tmp_1_reg_1289_pp0_iter16_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_1_reg_1289_pp0_iter15_reg[5]),
        .Q(tmp_1_reg_1289_pp0_iter16_reg[5]),
        .R(1'b0));
  FDRE \tmp_1_reg_1289_pp0_iter16_reg_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_1_reg_1289_pp0_iter15_reg[6]),
        .Q(tmp_1_reg_1289_pp0_iter16_reg[6]),
        .R(1'b0));
  FDRE \tmp_1_reg_1289_pp0_iter16_reg_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_1_reg_1289_pp0_iter15_reg[7]),
        .Q(tmp_1_reg_1289_pp0_iter16_reg[7]),
        .R(1'b0));
  FDRE \tmp_1_reg_1289_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_1_fu_774_p9[0]),
        .Q(tmp_1_reg_1289[0]),
        .R(1'b0));
  FDRE \tmp_1_reg_1289_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_1_fu_774_p9[1]),
        .Q(tmp_1_reg_1289[1]),
        .R(1'b0));
  FDRE \tmp_1_reg_1289_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_1_fu_774_p9[2]),
        .Q(tmp_1_reg_1289[2]),
        .R(1'b0));
  FDRE \tmp_1_reg_1289_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_1_fu_774_p9[3]),
        .Q(tmp_1_reg_1289[3]),
        .R(1'b0));
  FDRE \tmp_1_reg_1289_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_1_fu_774_p9[4]),
        .Q(tmp_1_reg_1289[4]),
        .R(1'b0));
  FDRE \tmp_1_reg_1289_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_1_fu_774_p9[5]),
        .Q(tmp_1_reg_1289[5]),
        .R(1'b0));
  FDRE \tmp_1_reg_1289_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_1_fu_774_p9[6]),
        .Q(tmp_1_reg_1289[6]),
        .R(1'b0));
  FDRE \tmp_1_reg_1289_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_1_fu_774_p9[7]),
        .Q(tmp_1_reg_1289[7]),
        .R(1'b0));
  FDRE \tmp_5_reg_1390_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_5_fu_905_p9[0]),
        .Q(shl_ln_fu_996_p3[3]),
        .R(1'b0));
  FDRE \tmp_5_reg_1390_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_5_fu_905_p9[1]),
        .Q(shl_ln_fu_996_p3[4]),
        .R(1'b0));
  FDRE \tmp_5_reg_1390_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_5_fu_905_p9[2]),
        .Q(shl_ln_fu_996_p3[5]),
        .R(1'b0));
  FDRE \tmp_5_reg_1390_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_5_fu_905_p9[3]),
        .Q(shl_ln_fu_996_p3[6]),
        .R(1'b0));
  FDRE \tmp_5_reg_1390_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_5_fu_905_p9[4]),
        .Q(shl_ln_fu_996_p3[7]),
        .R(1'b0));
  FDRE \tmp_5_reg_1390_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_5_fu_905_p9[5]),
        .Q(shl_ln_fu_996_p3[8]),
        .R(1'b0));
  FDRE \tmp_5_reg_1390_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_5_fu_905_p9[6]),
        .Q(shl_ln_fu_996_p3[9]),
        .R(1'b0));
  FDRE \tmp_5_reg_1390_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_5_fu_905_p9[7]),
        .Q(shl_ln_fu_996_p3[10]),
        .R(1'b0));
  (* srl_bus_name = "U0/\\tmp_9_reg_1140_pp0_iter11_reg_reg " *) 
  (* srl_name = "U0/\\tmp_9_reg_1140_pp0_iter11_reg_reg[0]_srl9 " *) 
  SRL16E \tmp_9_reg_1140_pp0_iter11_reg_reg[0]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_9_reg_1140_pp0_iter2_reg[0]),
        .Q(\tmp_9_reg_1140_pp0_iter11_reg_reg[0]_srl9_n_0 ));
  (* srl_bus_name = "U0/\\tmp_9_reg_1140_pp0_iter11_reg_reg " *) 
  (* srl_name = "U0/\\tmp_9_reg_1140_pp0_iter11_reg_reg[1]_srl9 " *) 
  SRL16E \tmp_9_reg_1140_pp0_iter11_reg_reg[1]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_9_reg_1140_pp0_iter2_reg[1]),
        .Q(\tmp_9_reg_1140_pp0_iter11_reg_reg[1]_srl9_n_0 ));
  (* srl_bus_name = "U0/\\tmp_9_reg_1140_pp0_iter11_reg_reg " *) 
  (* srl_name = "U0/\\tmp_9_reg_1140_pp0_iter11_reg_reg[2]_srl9 " *) 
  SRL16E \tmp_9_reg_1140_pp0_iter11_reg_reg[2]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_9_reg_1140_pp0_iter2_reg[2]),
        .Q(\tmp_9_reg_1140_pp0_iter11_reg_reg[2]_srl9_n_0 ));
  (* srl_bus_name = "U0/\\tmp_9_reg_1140_pp0_iter11_reg_reg " *) 
  (* srl_name = "U0/\\tmp_9_reg_1140_pp0_iter11_reg_reg[3]_srl9 " *) 
  SRL16E \tmp_9_reg_1140_pp0_iter11_reg_reg[3]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_9_reg_1140_pp0_iter2_reg[3]),
        .Q(\tmp_9_reg_1140_pp0_iter11_reg_reg[3]_srl9_n_0 ));
  (* srl_bus_name = "U0/\\tmp_9_reg_1140_pp0_iter11_reg_reg " *) 
  (* srl_name = "U0/\\tmp_9_reg_1140_pp0_iter11_reg_reg[4]_srl9 " *) 
  SRL16E \tmp_9_reg_1140_pp0_iter11_reg_reg[4]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_9_reg_1140_pp0_iter2_reg[4]),
        .Q(\tmp_9_reg_1140_pp0_iter11_reg_reg[4]_srl9_n_0 ));
  (* srl_bus_name = "U0/\\tmp_9_reg_1140_pp0_iter11_reg_reg " *) 
  (* srl_name = "U0/\\tmp_9_reg_1140_pp0_iter11_reg_reg[5]_srl9 " *) 
  SRL16E \tmp_9_reg_1140_pp0_iter11_reg_reg[5]_srl9 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b1),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_9_reg_1140_pp0_iter2_reg[5]),
        .Q(\tmp_9_reg_1140_pp0_iter11_reg_reg[5]_srl9_n_0 ));
  FDRE \tmp_9_reg_1140_pp0_iter12_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_9_reg_1140_pp0_iter11_reg_reg[0]_srl9_n_0 ),
        .Q(\tmp_9_reg_1140_pp0_iter12_reg_reg[0]__0_n_0 ),
        .R(1'b0));
  FDRE \tmp_9_reg_1140_pp0_iter12_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_9_reg_1140_pp0_iter11_reg_reg[1]_srl9_n_0 ),
        .Q(\tmp_9_reg_1140_pp0_iter12_reg_reg[1]__0_n_0 ),
        .R(1'b0));
  FDRE \tmp_9_reg_1140_pp0_iter12_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_9_reg_1140_pp0_iter11_reg_reg[2]_srl9_n_0 ),
        .Q(\tmp_9_reg_1140_pp0_iter12_reg_reg[2]__0_n_0 ),
        .R(1'b0));
  FDRE \tmp_9_reg_1140_pp0_iter12_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_9_reg_1140_pp0_iter11_reg_reg[3]_srl9_n_0 ),
        .Q(\tmp_9_reg_1140_pp0_iter12_reg_reg[3]__0_n_0 ),
        .R(1'b0));
  FDRE \tmp_9_reg_1140_pp0_iter12_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_9_reg_1140_pp0_iter11_reg_reg[4]_srl9_n_0 ),
        .Q(\tmp_9_reg_1140_pp0_iter12_reg_reg[4]__0_n_0 ),
        .R(1'b0));
  FDRE \tmp_9_reg_1140_pp0_iter12_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\tmp_9_reg_1140_pp0_iter11_reg_reg[5]_srl9_n_0 ),
        .Q(\tmp_9_reg_1140_pp0_iter12_reg_reg[5]__0_n_0 ),
        .R(1'b0));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-12 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(1),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(1),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    tmp_9_reg_1140_reg
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,tmp_10_fu_643_p4,tmp_9_reg_1140_reg_i_8_n_0}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_tmp_9_reg_1140_reg_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b0,1'b1,1'b1,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_tmp_9_reg_1140_reg_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_tmp_9_reg_1140_reg_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_tmp_9_reg_1140_reg_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(ap_block_pp0_stage0_subdone),
        .CEP(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_tmp_9_reg_1140_reg_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_tmp_9_reg_1140_reg_OVERFLOW_UNCONNECTED),
        .P({NLW_tmp_9_reg_1140_reg_P_UNCONNECTED[47:16],tmp_9_reg_1140_pp0_iter2_reg,tmp_9_reg_1140_reg_n_96,tmp_9_reg_1140_reg_n_97,tmp_9_reg_1140_reg_n_98,tmp_9_reg_1140_reg_n_99,tmp_9_reg_1140_reg_n_100,tmp_9_reg_1140_reg_n_101,tmp_9_reg_1140_reg_n_102,tmp_9_reg_1140_reg_n_103,tmp_9_reg_1140_reg_n_104,tmp_9_reg_1140_reg_n_105}),
        .PATTERNBDETECT(NLW_tmp_9_reg_1140_reg_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_tmp_9_reg_1140_reg_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_tmp_9_reg_1140_reg_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_tmp_9_reg_1140_reg_UNDERFLOW_UNCONNECTED));
  LUT5 #(
    .INIT(32'hA222A2A2)) 
    tmp_9_reg_1140_reg_i_2
       (.I0(col9_fu_152[6]),
        .I1(icmp_ln31_reg_1149),
        .I2(ap_loop_init_pp0_iter1_reg),
        .I3(icmp_ln30_reg_1119_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2),
        .O(tmp_10_fu_643_p4[5]));
  LUT5 #(
    .INIT(32'hA222A2A2)) 
    tmp_9_reg_1140_reg_i_3
       (.I0(col9_fu_152[5]),
        .I1(icmp_ln31_reg_1149),
        .I2(ap_loop_init_pp0_iter1_reg),
        .I3(icmp_ln30_reg_1119_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2),
        .O(tmp_10_fu_643_p4[4]));
  LUT5 #(
    .INIT(32'hA222A2A2)) 
    tmp_9_reg_1140_reg_i_4
       (.I0(col9_fu_152[4]),
        .I1(icmp_ln31_reg_1149),
        .I2(ap_loop_init_pp0_iter1_reg),
        .I3(icmp_ln30_reg_1119_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2),
        .O(tmp_10_fu_643_p4[3]));
  LUT5 #(
    .INIT(32'hA222A2A2)) 
    tmp_9_reg_1140_reg_i_5
       (.I0(col9_fu_152[3]),
        .I1(icmp_ln31_reg_1149),
        .I2(ap_loop_init_pp0_iter1_reg),
        .I3(icmp_ln30_reg_1119_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2),
        .O(tmp_10_fu_643_p4[2]));
  LUT5 #(
    .INIT(32'hA222A2A2)) 
    tmp_9_reg_1140_reg_i_6
       (.I0(col9_fu_152[2]),
        .I1(icmp_ln31_reg_1149),
        .I2(ap_loop_init_pp0_iter1_reg),
        .I3(icmp_ln30_reg_1119_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2),
        .O(tmp_10_fu_643_p4[1]));
  LUT5 #(
    .INIT(32'hA222A2A2)) 
    tmp_9_reg_1140_reg_i_7
       (.I0(col9_fu_152[1]),
        .I1(icmp_ln31_reg_1149),
        .I2(ap_loop_init_pp0_iter1_reg),
        .I3(icmp_ln30_reg_1119_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2),
        .O(tmp_10_fu_643_p4[0]));
  LUT5 #(
    .INIT(32'hA222A2A2)) 
    tmp_9_reg_1140_reg_i_8
       (.I0(col9_fu_152[0]),
        .I1(icmp_ln31_reg_1149),
        .I2(ap_loop_init_pp0_iter1_reg),
        .I3(icmp_ln30_reg_1119_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2),
        .O(tmp_9_reg_1140_reg_i_8_n_0));
  FDRE \tmp_reg_1327_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_fu_793_p9[0]),
        .Q(tmp_reg_1327[0]),
        .R(1'b0));
  FDRE \tmp_reg_1327_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_fu_793_p9[1]),
        .Q(tmp_reg_1327[1]),
        .R(1'b0));
  FDRE \tmp_reg_1327_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_fu_793_p9[2]),
        .Q(tmp_reg_1327[2]),
        .R(1'b0));
  FDRE \tmp_reg_1327_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_fu_793_p9[3]),
        .Q(tmp_reg_1327[3]),
        .R(1'b0));
  FDRE \tmp_reg_1327_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_fu_793_p9[4]),
        .Q(tmp_reg_1327[4]),
        .R(1'b0));
  FDRE \tmp_reg_1327_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_fu_793_p9[5]),
        .Q(tmp_reg_1327[5]),
        .R(1'b0));
  FDRE \tmp_reg_1327_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_fu_793_p9[6]),
        .Q(tmp_reg_1327[6]),
        .R(1'b0));
  FDRE \tmp_reg_1327_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_fu_793_p9[7]),
        .Q(tmp_reg_1327[7]),
        .R(1'b0));
  FDRE \trunc_ln31_1_reg_1172_pp0_iter13_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln31_1_reg_1172[0]),
        .Q(trunc_ln31_1_reg_1172_pp0_iter13_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln31_1_reg_1172_pp0_iter13_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln31_1_reg_1172[1]),
        .Q(trunc_ln31_1_reg_1172_pp0_iter13_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln31_1_reg_1172_pp0_iter13_reg[0]),
        .Q(trunc_ln31_1_reg_1172_pp0_iter14_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln31_1_reg_1172_pp0_iter13_reg[1]),
        .Q(trunc_ln31_1_reg_1172_pp0_iter14_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln31_1_reg_1172_pp0_iter15_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln31_1_reg_1172_pp0_iter14_reg[0]),
        .Q(trunc_ln31_1_reg_1172_pp0_iter15_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln31_1_reg_1172_pp0_iter15_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln31_1_reg_1172_pp0_iter14_reg[1]),
        .Q(trunc_ln31_1_reg_1172_pp0_iter15_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln31_1_reg_1172_pp0_iter15_reg[0]),
        .Q(trunc_ln31_1_reg_1172_pp0_iter16_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln31_1_reg_1172_pp0_iter15_reg[1]),
        .Q(trunc_ln31_1_reg_1172_pp0_iter16_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln31_1_reg_1172_pp0_iter17_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln31_1_reg_1172_pp0_iter16_reg[0]),
        .Q(trunc_ln31_1_reg_1172_pp0_iter17_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln31_1_reg_1172_pp0_iter17_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln31_1_reg_1172_pp0_iter16_reg[1]),
        .Q(trunc_ln31_1_reg_1172_pp0_iter17_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln31_1_reg_1172_pp0_iter18_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln31_1_reg_1172_pp0_iter17_reg[0]),
        .Q(trunc_ln31_1_reg_1172_pp0_iter18_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln31_1_reg_1172_pp0_iter18_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln31_1_reg_1172_pp0_iter17_reg[1]),
        .Q(trunc_ln31_1_reg_1172_pp0_iter18_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln31_1_reg_1172_pp0_iter19_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln31_1_reg_1172_pp0_iter18_reg[0]),
        .Q(trunc_ln31_1_reg_1172_pp0_iter19_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln31_1_reg_1172_pp0_iter19_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln31_1_reg_1172_pp0_iter18_reg[1]),
        .Q(trunc_ln31_1_reg_1172_pp0_iter19_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln31_1_reg_1172_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(urem_8ns_3ns_2_12_1_U2_n_2),
        .Q(trunc_ln31_1_reg_1172[0]),
        .R(1'b0));
  FDRE \trunc_ln31_1_reg_1172_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(urem_8ns_3ns_2_12_1_U2_n_1),
        .Q(trunc_ln31_1_reg_1172[1]),
        .R(1'b0));
  FDRE \trunc_ln31_reg_1134_pp0_iter10_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln31_reg_1134_pp0_iter9_reg[0]),
        .Q(trunc_ln31_reg_1134_pp0_iter10_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln31_reg_1134_pp0_iter10_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln31_reg_1134_pp0_iter9_reg[1]),
        .Q(trunc_ln31_reg_1134_pp0_iter10_reg[1]),
        .R(1'b0));
  FDRE \trunc_ln31_reg_1134_pp0_iter10_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln31_reg_1134_pp0_iter9_reg_reg[2]_srl2_n_0 ),
        .Q(trunc_ln31_reg_1134_pp0_iter10_reg[2]),
        .R(1'b0));
  FDRE \trunc_ln31_reg_1134_pp0_iter10_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln31_reg_1134_pp0_iter9_reg_reg[3]_srl3_n_0 ),
        .Q(trunc_ln31_reg_1134_pp0_iter10_reg[3]),
        .R(1'b0));
  FDRE \trunc_ln31_reg_1134_pp0_iter10_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln31_reg_1134_pp0_iter9_reg_reg[4]_srl4_n_0 ),
        .Q(trunc_ln31_reg_1134_pp0_iter10_reg[4]),
        .R(1'b0));
  FDRE \trunc_ln31_reg_1134_pp0_iter10_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln31_reg_1134_pp0_iter9_reg_reg[5]_srl5_n_0 ),
        .Q(trunc_ln31_reg_1134_pp0_iter10_reg[5]),
        .R(1'b0));
  FDRE \trunc_ln31_reg_1134_pp0_iter10_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln31_reg_1134_pp0_iter9_reg_reg[6]_srl6_n_0 ),
        .Q(trunc_ln31_reg_1134_pp0_iter10_reg[6]),
        .R(1'b0));
  (* srl_bus_name = "U0/\\trunc_ln31_reg_1134_pp0_iter2_reg_reg " *) 
  (* srl_name = "U0/\\trunc_ln31_reg_1134_pp0_iter2_reg_reg[6]_srl2 " *) 
  SRL16E \trunc_ln31_reg_1134_pp0_iter2_reg_reg[6]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_10_fu_643_p4[5]),
        .Q(\trunc_ln31_reg_1134_pp0_iter2_reg_reg[6]_srl2_n_0 ));
  (* srl_bus_name = "U0/\\trunc_ln31_reg_1134_pp0_iter3_reg_reg " *) 
  (* srl_name = "U0/\\trunc_ln31_reg_1134_pp0_iter3_reg_reg[5]_srl3 " *) 
  SRL16E \trunc_ln31_reg_1134_pp0_iter3_reg_reg[5]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_10_fu_643_p4[4]),
        .Q(\trunc_ln31_reg_1134_pp0_iter3_reg_reg[5]_srl3_n_0 ));
  FDRE \trunc_ln31_reg_1134_pp0_iter3_reg_reg[6]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln31_reg_1134_pp0_iter2_reg_reg[6]_srl2_n_0 ),
        .Q(trunc_ln31_reg_1134_pp0_iter3_reg),
        .R(1'b0));
  (* srl_bus_name = "U0/\\trunc_ln31_reg_1134_pp0_iter4_reg_reg " *) 
  (* srl_name = "U0/\\trunc_ln31_reg_1134_pp0_iter4_reg_reg[4]_srl4 " *) 
  SRL16E \trunc_ln31_reg_1134_pp0_iter4_reg_reg[4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_10_fu_643_p4[3]),
        .Q(\trunc_ln31_reg_1134_pp0_iter4_reg_reg[4]_srl4_n_0 ));
  FDRE \trunc_ln31_reg_1134_pp0_iter4_reg_reg[5]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln31_reg_1134_pp0_iter3_reg_reg[5]_srl3_n_0 ),
        .Q(trunc_ln31_reg_1134_pp0_iter4_reg),
        .R(1'b0));
  (* srl_bus_name = "U0/\\trunc_ln31_reg_1134_pp0_iter5_reg_reg " *) 
  (* srl_name = "U0/\\trunc_ln31_reg_1134_pp0_iter5_reg_reg[3]_srl5 " *) 
  SRL16E \trunc_ln31_reg_1134_pp0_iter5_reg_reg[3]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_10_fu_643_p4[2]),
        .Q(\trunc_ln31_reg_1134_pp0_iter5_reg_reg[3]_srl5_n_0 ));
  FDRE \trunc_ln31_reg_1134_pp0_iter5_reg_reg[4]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln31_reg_1134_pp0_iter4_reg_reg[4]_srl4_n_0 ),
        .Q(trunc_ln31_reg_1134_pp0_iter5_reg),
        .R(1'b0));
  (* srl_bus_name = "U0/\\trunc_ln31_reg_1134_pp0_iter6_reg_reg " *) 
  (* srl_name = "U0/\\trunc_ln31_reg_1134_pp0_iter6_reg_reg[2]_srl6 " *) 
  SRL16E \trunc_ln31_reg_1134_pp0_iter6_reg_reg[2]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_10_fu_643_p4[1]),
        .Q(\trunc_ln31_reg_1134_pp0_iter6_reg_reg[2]_srl6_n_0 ));
  FDRE \trunc_ln31_reg_1134_pp0_iter6_reg_reg[3]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln31_reg_1134_pp0_iter5_reg_reg[3]_srl5_n_0 ),
        .Q(trunc_ln31_reg_1134_pp0_iter6_reg),
        .R(1'b0));
  (* srl_bus_name = "U0/\\trunc_ln31_reg_1134_pp0_iter7_reg_reg " *) 
  (* srl_name = "U0/\\trunc_ln31_reg_1134_pp0_iter7_reg_reg[1]_srl7 " *) 
  SRL16E \trunc_ln31_reg_1134_pp0_iter7_reg_reg[1]_srl7 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_10_fu_643_p4[0]),
        .Q(\trunc_ln31_reg_1134_pp0_iter7_reg_reg[1]_srl7_n_0 ));
  FDRE \trunc_ln31_reg_1134_pp0_iter7_reg_reg[2]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln31_reg_1134_pp0_iter6_reg_reg[2]_srl6_n_0 ),
        .Q(trunc_ln31_reg_1134_pp0_iter7_reg),
        .R(1'b0));
  (* srl_bus_name = "U0/\\trunc_ln31_reg_1134_pp0_iter8_reg_reg " *) 
  (* srl_name = "U0/\\trunc_ln31_reg_1134_pp0_iter8_reg_reg[0]_srl8 " *) 
  SRL16E \trunc_ln31_reg_1134_pp0_iter8_reg_reg[0]_srl8 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(tmp_9_reg_1140_reg_i_8_n_0),
        .Q(\trunc_ln31_reg_1134_pp0_iter8_reg_reg[0]_srl8_n_0 ));
  FDRE \trunc_ln31_reg_1134_pp0_iter8_reg_reg[1]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln31_reg_1134_pp0_iter7_reg_reg[1]_srl7_n_0 ),
        .Q(trunc_ln31_reg_1134_pp0_iter8_reg),
        .R(1'b0));
  FDRE \trunc_ln31_reg_1134_pp0_iter9_reg_reg[0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\trunc_ln31_reg_1134_pp0_iter8_reg_reg[0]_srl8_n_0 ),
        .Q(trunc_ln31_reg_1134_pp0_iter9_reg[0]),
        .R(1'b0));
  FDRE \trunc_ln31_reg_1134_pp0_iter9_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(trunc_ln31_reg_1134_pp0_iter8_reg),
        .Q(trunc_ln31_reg_1134_pp0_iter9_reg[1]),
        .R(1'b0));
  (* srl_bus_name = "U0/\\trunc_ln31_reg_1134_pp0_iter9_reg_reg " *) 
  (* srl_name = "U0/\\trunc_ln31_reg_1134_pp0_iter9_reg_reg[2]_srl2 " *) 
  SRL16E \trunc_ln31_reg_1134_pp0_iter9_reg_reg[2]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln31_reg_1134_pp0_iter7_reg),
        .Q(\trunc_ln31_reg_1134_pp0_iter9_reg_reg[2]_srl2_n_0 ));
  (* srl_bus_name = "U0/\\trunc_ln31_reg_1134_pp0_iter9_reg_reg " *) 
  (* srl_name = "U0/\\trunc_ln31_reg_1134_pp0_iter9_reg_reg[3]_srl3 " *) 
  SRL16E \trunc_ln31_reg_1134_pp0_iter9_reg_reg[3]_srl3 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln31_reg_1134_pp0_iter6_reg),
        .Q(\trunc_ln31_reg_1134_pp0_iter9_reg_reg[3]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\trunc_ln31_reg_1134_pp0_iter9_reg_reg " *) 
  (* srl_name = "U0/\\trunc_ln31_reg_1134_pp0_iter9_reg_reg[4]_srl4 " *) 
  SRL16E \trunc_ln31_reg_1134_pp0_iter9_reg_reg[4]_srl4 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln31_reg_1134_pp0_iter5_reg),
        .Q(\trunc_ln31_reg_1134_pp0_iter9_reg_reg[4]_srl4_n_0 ));
  (* srl_bus_name = "U0/\\trunc_ln31_reg_1134_pp0_iter9_reg_reg " *) 
  (* srl_name = "U0/\\trunc_ln31_reg_1134_pp0_iter9_reg_reg[5]_srl5 " *) 
  SRL16E \trunc_ln31_reg_1134_pp0_iter9_reg_reg[5]_srl5 
       (.A0(1'b0),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln31_reg_1134_pp0_iter4_reg),
        .Q(\trunc_ln31_reg_1134_pp0_iter9_reg_reg[5]_srl5_n_0 ));
  (* srl_bus_name = "U0/\\trunc_ln31_reg_1134_pp0_iter9_reg_reg " *) 
  (* srl_name = "U0/\\trunc_ln31_reg_1134_pp0_iter9_reg_reg[6]_srl6 " *) 
  SRL16E \trunc_ln31_reg_1134_pp0_iter9_reg_reg[6]_srl6 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(trunc_ln31_reg_1134_pp0_iter3_reg),
        .Q(\trunc_ln31_reg_1134_pp0_iter9_reg_reg[6]_srl6_n_0 ));
  FDRE \trunc_ln50_reg_1400_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sparsemux_7_2_8_1_1_U12_n_10),
        .Q(trunc_ln50_reg_1400[0]),
        .R(1'b0));
  FDRE \trunc_ln50_reg_1400_reg[10] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sparsemux_7_2_8_1_1_U12_n_0),
        .Q(trunc_ln50_reg_1400[10]),
        .R(1'b0));
  FDRE \trunc_ln50_reg_1400_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sparsemux_7_2_8_1_1_U12_n_9),
        .Q(trunc_ln50_reg_1400[1]),
        .R(1'b0));
  FDRE \trunc_ln50_reg_1400_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sparsemux_7_2_8_1_1_U12_n_8),
        .Q(trunc_ln50_reg_1400[2]),
        .R(1'b0));
  FDRE \trunc_ln50_reg_1400_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sparsemux_7_2_8_1_1_U12_n_7),
        .Q(trunc_ln50_reg_1400[3]),
        .R(1'b0));
  FDRE \trunc_ln50_reg_1400_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sparsemux_7_2_8_1_1_U12_n_6),
        .Q(trunc_ln50_reg_1400[4]),
        .R(1'b0));
  FDRE \trunc_ln50_reg_1400_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sparsemux_7_2_8_1_1_U12_n_5),
        .Q(trunc_ln50_reg_1400[5]),
        .R(1'b0));
  FDRE \trunc_ln50_reg_1400_reg[6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sparsemux_7_2_8_1_1_U12_n_4),
        .Q(trunc_ln50_reg_1400[6]),
        .R(1'b0));
  FDRE \trunc_ln50_reg_1400_reg[7] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sparsemux_7_2_8_1_1_U12_n_3),
        .Q(trunc_ln50_reg_1400[7]),
        .R(1'b0));
  FDRE \trunc_ln50_reg_1400_reg[8] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sparsemux_7_2_8_1_1_U12_n_2),
        .Q(trunc_ln50_reg_1400[8]),
        .R(1'b0));
  FDRE \trunc_ln50_reg_1400_reg[9] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(sparsemux_7_2_8_1_1_U12_n_1),
        .Q(trunc_ln50_reg_1400[9]),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_urem_8ns_3ns_2_12_1 urem_8ns_3ns_2_12_1_U2
       (.A(tmp_10_fu_643_p4[6]),
        .Q(col9_fu_152[7]),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_clk_0(urem_8ns_3ns_2_12_1_U2_n_1),
        .ap_clk_1(urem_8ns_3ns_2_12_1_U2_n_2),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_loop_init_pp0_iter1_reg(ap_loop_init_pp0_iter1_reg),
        .icmp_ln30_reg_1119_pp0_iter1_reg(icmp_ln30_reg_1119_pp0_iter1_reg),
        .icmp_ln31_reg_1149(icmp_ln31_reg_1149),
        .trunc_ln31_reg_1134_pp0_iter3_reg(trunc_ln31_reg_1134_pp0_iter3_reg),
        .trunc_ln31_reg_1134_pp0_iter4_reg(trunc_ln31_reg_1134_pp0_iter4_reg),
        .trunc_ln31_reg_1134_pp0_iter5_reg(trunc_ln31_reg_1134_pp0_iter5_reg),
        .trunc_ln31_reg_1134_pp0_iter6_reg(trunc_ln31_reg_1134_pp0_iter6_reg),
        .trunc_ln31_reg_1134_pp0_iter7_reg(trunc_ln31_reg_1134_pp0_iter7_reg),
        .trunc_ln31_reg_1134_pp0_iter8_reg(trunc_ln31_reg_1134_pp0_iter8_reg),
        .trunc_ln31_reg_1134_pp0_iter9_reg(trunc_ln31_reg_1134_pp0_iter9_reg[0]));
  FDRE \zext_ln46_1_reg_1249_pp0_iter14_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln46_1_reg_1249[0]),
        .Q(zext_ln46_1_reg_1249_pp0_iter14_reg[0]),
        .R(1'b0));
  FDRE \zext_ln46_1_reg_1249_pp0_iter14_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln46_1_reg_1249[1]),
        .Q(zext_ln46_1_reg_1249_pp0_iter14_reg[1]),
        .R(1'b0));
  FDRE \zext_ln46_1_reg_1249_pp0_iter14_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln46_1_reg_1249[2]),
        .Q(zext_ln46_1_reg_1249_pp0_iter14_reg[2]),
        .R(1'b0));
  FDRE \zext_ln46_1_reg_1249_pp0_iter14_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln46_1_reg_1249[3]),
        .Q(zext_ln46_1_reg_1249_pp0_iter14_reg[3]),
        .R(1'b0));
  FDRE \zext_ln46_1_reg_1249_pp0_iter14_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln46_1_reg_1249[4]),
        .Q(zext_ln46_1_reg_1249_pp0_iter14_reg[4]),
        .R(1'b0));
  FDRE \zext_ln46_1_reg_1249_pp0_iter14_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln46_1_reg_1249[5]),
        .Q(zext_ln46_1_reg_1249_pp0_iter14_reg[5]),
        .R(1'b0));
  FDRE \zext_ln46_1_reg_1249_pp0_iter15_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln46_1_reg_1249_pp0_iter14_reg[0]),
        .Q(zext_ln46_1_reg_1249_pp0_iter15_reg[0]),
        .R(1'b0));
  FDRE \zext_ln46_1_reg_1249_pp0_iter15_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln46_1_reg_1249_pp0_iter14_reg[1]),
        .Q(zext_ln46_1_reg_1249_pp0_iter15_reg[1]),
        .R(1'b0));
  FDRE \zext_ln46_1_reg_1249_pp0_iter15_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln46_1_reg_1249_pp0_iter14_reg[2]),
        .Q(zext_ln46_1_reg_1249_pp0_iter15_reg[2]),
        .R(1'b0));
  FDRE \zext_ln46_1_reg_1249_pp0_iter15_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln46_1_reg_1249_pp0_iter14_reg[3]),
        .Q(zext_ln46_1_reg_1249_pp0_iter15_reg[3]),
        .R(1'b0));
  FDRE \zext_ln46_1_reg_1249_pp0_iter15_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln46_1_reg_1249_pp0_iter14_reg[4]),
        .Q(zext_ln46_1_reg_1249_pp0_iter15_reg[4]),
        .R(1'b0));
  FDRE \zext_ln46_1_reg_1249_pp0_iter15_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln46_1_reg_1249_pp0_iter14_reg[5]),
        .Q(zext_ln46_1_reg_1249_pp0_iter15_reg[5]),
        .R(1'b0));
  FDRE \zext_ln46_1_reg_1249_pp0_iter16_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln46_1_reg_1249_pp0_iter15_reg[0]),
        .Q(zext_ln46_1_reg_1249_pp0_iter16_reg[0]),
        .R(1'b0));
  FDRE \zext_ln46_1_reg_1249_pp0_iter16_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln46_1_reg_1249_pp0_iter15_reg[1]),
        .Q(zext_ln46_1_reg_1249_pp0_iter16_reg[1]),
        .R(1'b0));
  FDRE \zext_ln46_1_reg_1249_pp0_iter16_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln46_1_reg_1249_pp0_iter15_reg[2]),
        .Q(zext_ln46_1_reg_1249_pp0_iter16_reg[2]),
        .R(1'b0));
  FDRE \zext_ln46_1_reg_1249_pp0_iter16_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln46_1_reg_1249_pp0_iter15_reg[3]),
        .Q(zext_ln46_1_reg_1249_pp0_iter16_reg[3]),
        .R(1'b0));
  FDRE \zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln46_1_reg_1249_pp0_iter15_reg[4]),
        .Q(zext_ln46_1_reg_1249_pp0_iter16_reg[4]),
        .R(1'b0));
  FDRE \zext_ln46_1_reg_1249_pp0_iter16_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln46_1_reg_1249_pp0_iter15_reg[5]),
        .Q(zext_ln46_1_reg_1249_pp0_iter16_reg[5]),
        .R(1'b0));
  FDRE \zext_ln46_1_reg_1249_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_12_reg_1189_reg_n_96),
        .Q(zext_ln46_1_reg_1249[0]),
        .R(1'b0));
  FDRE \zext_ln46_1_reg_1249_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_12_reg_1189_reg_n_95),
        .Q(zext_ln46_1_reg_1249[1]),
        .R(1'b0));
  FDRE \zext_ln46_1_reg_1249_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_12_reg_1189_reg_n_94),
        .Q(zext_ln46_1_reg_1249[2]),
        .R(1'b0));
  FDRE \zext_ln46_1_reg_1249_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_12_reg_1189_reg_n_93),
        .Q(zext_ln46_1_reg_1249[3]),
        .R(1'b0));
  FDRE \zext_ln46_1_reg_1249_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_12_reg_1189_reg_n_92),
        .Q(zext_ln46_1_reg_1249[4]),
        .R(1'b0));
  FDRE \zext_ln46_1_reg_1249_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_12_reg_1189_reg_n_91),
        .Q(zext_ln46_1_reg_1249[5]),
        .R(1'b0));
  FDRE \zext_ln46_reg_1239_pp0_iter14_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln46_reg_1239[0]),
        .Q(zext_ln46_reg_1239_pp0_iter14_reg[0]),
        .R(1'b0));
  FDRE \zext_ln46_reg_1239_pp0_iter14_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln46_reg_1239[1]),
        .Q(zext_ln46_reg_1239_pp0_iter14_reg[1]),
        .R(1'b0));
  FDRE \zext_ln46_reg_1239_pp0_iter14_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln46_reg_1239[2]),
        .Q(zext_ln46_reg_1239_pp0_iter14_reg[2]),
        .R(1'b0));
  FDRE \zext_ln46_reg_1239_pp0_iter14_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln46_reg_1239[3]),
        .Q(zext_ln46_reg_1239_pp0_iter14_reg[3]),
        .R(1'b0));
  FDRE \zext_ln46_reg_1239_pp0_iter14_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln46_reg_1239[4]),
        .Q(zext_ln46_reg_1239_pp0_iter14_reg[4]),
        .R(1'b0));
  FDRE \zext_ln46_reg_1239_pp0_iter14_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln46_reg_1239[5]),
        .Q(zext_ln46_reg_1239_pp0_iter14_reg[5]),
        .R(1'b0));
  FDRE \zext_ln46_reg_1239_pp0_iter15_reg_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln46_reg_1239_pp0_iter14_reg[0]),
        .Q(zext_ln46_reg_1239_pp0_iter15_reg[0]),
        .R(1'b0));
  FDRE \zext_ln46_reg_1239_pp0_iter15_reg_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln46_reg_1239_pp0_iter14_reg[1]),
        .Q(zext_ln46_reg_1239_pp0_iter15_reg[1]),
        .R(1'b0));
  FDRE \zext_ln46_reg_1239_pp0_iter15_reg_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln46_reg_1239_pp0_iter14_reg[2]),
        .Q(zext_ln46_reg_1239_pp0_iter15_reg[2]),
        .R(1'b0));
  FDRE \zext_ln46_reg_1239_pp0_iter15_reg_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln46_reg_1239_pp0_iter14_reg[3]),
        .Q(zext_ln46_reg_1239_pp0_iter15_reg[3]),
        .R(1'b0));
  FDRE \zext_ln46_reg_1239_pp0_iter15_reg_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln46_reg_1239_pp0_iter14_reg[4]),
        .Q(zext_ln46_reg_1239_pp0_iter15_reg[4]),
        .R(1'b0));
  FDRE \zext_ln46_reg_1239_pp0_iter15_reg_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(zext_ln46_reg_1239_pp0_iter14_reg[5]),
        .Q(zext_ln46_reg_1239_pp0_iter15_reg[5]),
        .R(1'b0));
  FDRE \zext_ln46_reg_1239_reg[0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_11_reg_1184_reg_n_96),
        .Q(zext_ln46_reg_1239[0]),
        .R(1'b0));
  FDRE \zext_ln46_reg_1239_reg[1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_11_reg_1184_reg_n_95),
        .Q(zext_ln46_reg_1239[1]),
        .R(1'b0));
  FDRE \zext_ln46_reg_1239_reg[2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_11_reg_1184_reg_n_94),
        .Q(zext_ln46_reg_1239[2]),
        .R(1'b0));
  FDRE \zext_ln46_reg_1239_reg[3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_11_reg_1184_reg_n_93),
        .Q(zext_ln46_reg_1239[3]),
        .R(1'b0));
  FDRE \zext_ln46_reg_1239_reg[4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_11_reg_1184_reg_n_92),
        .Q(zext_ln46_reg_1239[4]),
        .R(1'b0));
  FDRE \zext_ln46_reg_1239_reg[5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(tmp_11_reg_1184_reg_n_91),
        .Q(zext_ln46_reg_1239[5]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_control_s_axi
   (ap_start,
    ap_enable_reg_pp0_iter0,
    \FSM_onehot_wstate_reg[2]_0 ,
    s_axi_control_BVALID,
    \FSM_onehot_wstate_reg[1]_0 ,
    s_axi_control_RVALID,
    \FSM_onehot_rstate_reg[1]_0 ,
    input_r,
    output_r,
    s_axi_control_RDATA,
    interrupt,
    ap_enable_reg_pp0_iter11,
    ap_enable_reg_pp0_iter4,
    ap_enable_reg_pp0_iter12,
    ap_enable_reg_pp0_iter7,
    ap_enable_reg_pp0_iter3,
    ap_enable_reg_pp0_iter26,
    ap_enable_reg_pp0_iter10,
    ap_enable_reg_pp0_iter16,
    ap_enable_reg_pp0_iter21,
    ap_enable_reg_pp0_iter27,
    ap_enable_reg_pp0_iter1,
    rewind_ap_ready_reg,
    ap_enable_reg_pp0_iter17,
    ap_enable_reg_pp0_iter2,
    ap_enable_reg_pp0_iter9,
    ap_enable_reg_pp0_iter22,
    ap_enable_reg_pp0_iter14,
    ap_enable_reg_pp0_iter15,
    ap_enable_reg_pp0_iter13,
    ap_enable_reg_pp0_iter19,
    ap_enable_reg_pp0_iter5,
    ap_enable_reg_pp0_iter6,
    ap_enable_reg_pp0_iter24,
    ap_enable_reg_pp0_iter20,
    ap_enable_reg_pp0_iter25,
    ap_enable_reg_pp0_iter18,
    ap_enable_reg_pp0_iter8,
    ap_enable_reg_pp0_iter23,
    s_axi_control_WVALID,
    reset,
    ap_clk,
    s_axi_control_AWADDR,
    ap_block_pp0_stage0_subdone,
    ap_loop_exit_ready_pp0_iter1_reg,
    s_axi_control_WDATA,
    ap_loop_exit_ready_pp0_iter27_reg,
    s_axi_control_ARVALID,
    s_axi_control_RREADY,
    s_axi_control_ARADDR,
    s_axi_control_BREADY,
    s_axi_control_WSTRB,
    s_axi_control_AWVALID);
  output ap_start;
  output ap_enable_reg_pp0_iter0;
  output \FSM_onehot_wstate_reg[2]_0 ;
  output s_axi_control_BVALID;
  output \FSM_onehot_wstate_reg[1]_0 ;
  output s_axi_control_RVALID;
  output \FSM_onehot_rstate_reg[1]_0 ;
  output [63:0]input_r;
  output [63:0]output_r;
  output [31:0]s_axi_control_RDATA;
  output interrupt;
  input ap_enable_reg_pp0_iter11;
  input ap_enable_reg_pp0_iter4;
  input ap_enable_reg_pp0_iter12;
  input ap_enable_reg_pp0_iter7;
  input ap_enable_reg_pp0_iter3;
  input ap_enable_reg_pp0_iter26;
  input ap_enable_reg_pp0_iter10;
  input ap_enable_reg_pp0_iter16;
  input ap_enable_reg_pp0_iter21;
  input ap_enable_reg_pp0_iter27;
  input ap_enable_reg_pp0_iter1;
  input rewind_ap_ready_reg;
  input ap_enable_reg_pp0_iter17;
  input ap_enable_reg_pp0_iter2;
  input ap_enable_reg_pp0_iter9;
  input ap_enable_reg_pp0_iter22;
  input ap_enable_reg_pp0_iter14;
  input ap_enable_reg_pp0_iter15;
  input ap_enable_reg_pp0_iter13;
  input ap_enable_reg_pp0_iter19;
  input ap_enable_reg_pp0_iter5;
  input ap_enable_reg_pp0_iter6;
  input ap_enable_reg_pp0_iter24;
  input ap_enable_reg_pp0_iter20;
  input ap_enable_reg_pp0_iter25;
  input ap_enable_reg_pp0_iter18;
  input ap_enable_reg_pp0_iter8;
  input ap_enable_reg_pp0_iter23;
  input s_axi_control_WVALID;
  input reset;
  input ap_clk;
  input [3:0]s_axi_control_AWADDR;
  input ap_block_pp0_stage0_subdone;
  input ap_loop_exit_ready_pp0_iter1_reg;
  input [31:0]s_axi_control_WDATA;
  input ap_loop_exit_ready_pp0_iter27_reg;
  input s_axi_control_ARVALID;
  input s_axi_control_RREADY;
  input [5:0]s_axi_control_ARADDR;
  input s_axi_control_BREADY;
  input [3:0]s_axi_control_WSTRB;
  input s_axi_control_AWVALID;

  wire \FSM_onehot_rstate_reg[1]_0 ;
  wire \FSM_onehot_wstate[1]_i_1_n_0 ;
  wire \FSM_onehot_wstate[2]_i_1_n_0 ;
  wire \FSM_onehot_wstate[3]_i_1_n_0 ;
  wire \FSM_onehot_wstate_reg[1]_0 ;
  wire \FSM_onehot_wstate_reg[2]_0 ;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter0;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter10;
  wire ap_enable_reg_pp0_iter11;
  wire ap_enable_reg_pp0_iter12;
  wire ap_enable_reg_pp0_iter13;
  wire ap_enable_reg_pp0_iter14;
  wire ap_enable_reg_pp0_iter15;
  wire ap_enable_reg_pp0_iter16;
  wire ap_enable_reg_pp0_iter17;
  wire ap_enable_reg_pp0_iter18;
  wire ap_enable_reg_pp0_iter19;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter20;
  wire ap_enable_reg_pp0_iter21;
  wire ap_enable_reg_pp0_iter22;
  wire ap_enable_reg_pp0_iter23;
  wire ap_enable_reg_pp0_iter24;
  wire ap_enable_reg_pp0_iter25;
  wire ap_enable_reg_pp0_iter26;
  wire ap_enable_reg_pp0_iter27;
  wire ap_enable_reg_pp0_iter3;
  wire ap_enable_reg_pp0_iter4;
  wire ap_enable_reg_pp0_iter5;
  wire ap_enable_reg_pp0_iter6;
  wire ap_enable_reg_pp0_iter7;
  wire ap_enable_reg_pp0_iter8;
  wire ap_enable_reg_pp0_iter9;
  wire ap_idle;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_exit_ready_pp0_iter27_reg;
  wire ap_start;
  wire ar_hs;
  wire auto_restart_status_i_1_n_0;
  wire auto_restart_status_reg_n_0;
  wire [63:0]input_r;
  wire int_ap_idle_i_2_n_0;
  wire int_ap_idle_i_3_n_0;
  wire int_ap_idle_i_4_n_0;
  wire int_ap_idle_i_5_n_0;
  wire int_ap_idle_i_6_n_0;
  wire int_ap_idle_i_7_n_0;
  wire int_ap_ready;
  wire int_ap_ready_i_1_n_0;
  wire int_ap_ready_i_2_n_0;
  wire int_ap_start5_out;
  wire int_ap_start_i_1_n_0;
  wire int_auto_restart_i_1_n_0;
  wire int_gie_i_1_n_0;
  wire \int_ier[0]_i_1_n_0 ;
  wire \int_ier[1]_i_1_n_0 ;
  wire \int_ier[1]_i_2_n_0 ;
  wire \int_input_r[31]_i_1_n_0 ;
  wire \int_input_r[63]_i_1_n_0 ;
  wire int_interrupt0;
  wire int_isr8_out;
  wire \int_isr[0]_i_1_n_0 ;
  wire \int_isr[1]_i_1_n_0 ;
  wire \int_isr_reg_n_0_[0] ;
  wire int_output_r;
  wire int_output_r19_out;
  wire int_task_ap_done;
  wire int_task_ap_done_i_1_n_0;
  wire int_task_ap_done_i_2_n_0;
  wire interrupt;
  wire [31:0]\or ;
  wire [31:0]or0_out;
  wire [31:0]or1_out;
  wire [31:0]or2_out;
  wire [63:0]output_r;
  wire p_1_in;
  wire [1:0]p_4_in;
  wire [0:0]p_5_in;
  wire [7:2]p_6_in;
  wire [31:0]rdata_data;
  wire \rdata_data[0]_i_2_n_0 ;
  wire \rdata_data[0]_i_3_n_0 ;
  wire \rdata_data[0]_i_4_n_0 ;
  wire \rdata_data[10]_i_2_n_0 ;
  wire \rdata_data[11]_i_2_n_0 ;
  wire \rdata_data[12]_i_2_n_0 ;
  wire \rdata_data[13]_i_2_n_0 ;
  wire \rdata_data[14]_i_2_n_0 ;
  wire \rdata_data[15]_i_2_n_0 ;
  wire \rdata_data[16]_i_2_n_0 ;
  wire \rdata_data[17]_i_2_n_0 ;
  wire \rdata_data[18]_i_2_n_0 ;
  wire \rdata_data[19]_i_2_n_0 ;
  wire \rdata_data[1]_i_2_n_0 ;
  wire \rdata_data[1]_i_3_n_0 ;
  wire \rdata_data[1]_i_4_n_0 ;
  wire \rdata_data[20]_i_2_n_0 ;
  wire \rdata_data[21]_i_2_n_0 ;
  wire \rdata_data[22]_i_2_n_0 ;
  wire \rdata_data[23]_i_2_n_0 ;
  wire \rdata_data[24]_i_2_n_0 ;
  wire \rdata_data[25]_i_2_n_0 ;
  wire \rdata_data[26]_i_2_n_0 ;
  wire \rdata_data[27]_i_2_n_0 ;
  wire \rdata_data[28]_i_2_n_0 ;
  wire \rdata_data[29]_i_2_n_0 ;
  wire \rdata_data[2]_i_2_n_0 ;
  wire \rdata_data[30]_i_2_n_0 ;
  wire \rdata_data[31]_i_3_n_0 ;
  wire \rdata_data[31]_i_4_n_0 ;
  wire \rdata_data[31]_i_5_n_0 ;
  wire \rdata_data[3]_i_2_n_0 ;
  wire \rdata_data[4]_i_2_n_0 ;
  wire \rdata_data[5]_i_2_n_0 ;
  wire \rdata_data[6]_i_2_n_0 ;
  wire \rdata_data[7]_i_2_n_0 ;
  wire \rdata_data[8]_i_2_n_0 ;
  wire \rdata_data[9]_i_2_n_0 ;
  wire reset;
  wire rewind_ap_ready_reg;
  wire [2:1]rnext;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARVALID;
  wire [3:0]s_axi_control_AWADDR;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire task_ap_done;
  wire waddr;
  wire \waddr_reg_n_0_[2] ;
  wire \waddr_reg_n_0_[3] ;
  wire \waddr_reg_n_0_[4] ;
  wire \waddr_reg_n_0_[5] ;

  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h8BFB)) 
    \FSM_onehot_rstate[1]_i_1 
       (.I0(s_axi_control_RREADY),
        .I1(s_axi_control_RVALID),
        .I2(\FSM_onehot_rstate_reg[1]_0 ),
        .I3(s_axi_control_ARVALID),
        .O(rnext[1]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'h88F8)) 
    \FSM_onehot_rstate[2]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(s_axi_control_RVALID),
        .I3(s_axi_control_RREADY),
        .O(rnext[2]));
  (* FSM_ENCODED_STATES = "rddata:100,rdidle:010,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[1]),
        .Q(\FSM_onehot_rstate_reg[1]_0 ),
        .R(reset));
  (* FSM_ENCODED_STATES = "rddata:100,rdidle:010,iSTATE:001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_rstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(rnext[2]),
        .Q(s_axi_control_RVALID),
        .R(reset));
  LUT5 #(
    .INIT(32'hBA30BA3F)) 
    \FSM_onehot_wstate[1]_i_1 
       (.I0(s_axi_control_BREADY),
        .I1(s_axi_control_AWVALID),
        .I2(\FSM_onehot_wstate_reg[1]_0 ),
        .I3(s_axi_control_BVALID),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8F88)) 
    \FSM_onehot_wstate[2]_i_1 
       (.I0(\FSM_onehot_wstate_reg[1]_0 ),
        .I1(s_axi_control_AWVALID),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .O(\FSM_onehot_wstate[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h88F8)) 
    \FSM_onehot_wstate[3]_i_1 
       (.I0(s_axi_control_WVALID),
        .I1(\FSM_onehot_wstate_reg[2]_0 ),
        .I2(s_axi_control_BVALID),
        .I3(s_axi_control_BREADY),
        .O(\FSM_onehot_wstate[3]_i_1_n_0 ));
  (* FSM_ENCODED_STATES = "wrdata:0100,wrresp:1000,wridle:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[1]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[1]_0 ),
        .R(reset));
  (* FSM_ENCODED_STATES = "wrdata:0100,wrresp:1000,wridle:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[2]_i_1_n_0 ),
        .Q(\FSM_onehot_wstate_reg[2]_0 ),
        .R(reset));
  (* FSM_ENCODED_STATES = "wrdata:0100,wrresp:1000,wridle:0010,iSTATE:0001" *) 
  FDRE #(
    .INIT(1'b0)) 
    \FSM_onehot_wstate_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_onehot_wstate[3]_i_1_n_0 ),
        .Q(s_axi_control_BVALID),
        .R(reset));
  LUT2 #(
    .INIT(4'h2)) 
    ap_enable_reg_pp0_iter1_i_1
       (.I0(ap_start),
        .I1(rewind_ap_ready_reg),
        .O(ap_enable_reg_pp0_iter0));
  LUT3 #(
    .INIT(8'hDC)) 
    auto_restart_status_i_1
       (.I0(ap_idle),
        .I1(p_6_in[7]),
        .I2(auto_restart_status_reg_n_0),
        .O(auto_restart_status_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    auto_restart_status_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(auto_restart_status_i_1_n_0),
        .Q(auto_restart_status_reg_n_0),
        .R(reset));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    int_ap_idle_i_1
       (.I0(int_ap_idle_i_2_n_0),
        .I1(int_ap_idle_i_3_n_0),
        .I2(ap_enable_reg_pp0_iter11),
        .I3(ap_enable_reg_pp0_iter4),
        .I4(ap_enable_reg_pp0_iter12),
        .I5(int_ap_idle_i_4_n_0),
        .O(ap_idle));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    int_ap_idle_i_2
       (.I0(int_ap_idle_i_5_n_0),
        .I1(ap_enable_reg_pp0_iter7),
        .I2(ap_enable_reg_pp0_iter3),
        .I3(ap_enable_reg_pp0_iter26),
        .I4(ap_enable_reg_pp0_iter10),
        .I5(int_ap_idle_i_6_n_0),
        .O(int_ap_idle_i_2_n_0));
  LUT5 #(
    .INIT(32'h00010000)) 
    int_ap_idle_i_3
       (.I0(ap_enable_reg_pp0_iter17),
        .I1(ap_enable_reg_pp0_iter2),
        .I2(ap_enable_reg_pp0_iter9),
        .I3(ap_enable_reg_pp0_iter22),
        .I4(int_ap_idle_i_7_n_0),
        .O(int_ap_idle_i_3_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    int_ap_idle_i_4
       (.I0(ap_enable_reg_pp0_iter5),
        .I1(ap_enable_reg_pp0_iter6),
        .I2(ap_enable_reg_pp0_iter24),
        .I3(ap_enable_reg_pp0_iter20),
        .O(int_ap_idle_i_4_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    int_ap_idle_i_5
       (.I0(ap_enable_reg_pp0_iter25),
        .I1(ap_enable_reg_pp0_iter18),
        .I2(ap_enable_reg_pp0_iter8),
        .I3(ap_enable_reg_pp0_iter23),
        .O(int_ap_idle_i_5_n_0));
  LUT6 #(
    .INIT(64'h0001000100000001)) 
    int_ap_idle_i_6
       (.I0(ap_enable_reg_pp0_iter16),
        .I1(ap_enable_reg_pp0_iter21),
        .I2(ap_enable_reg_pp0_iter27),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(ap_start),
        .I5(rewind_ap_ready_reg),
        .O(int_ap_idle_i_6_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    int_ap_idle_i_7
       (.I0(ap_enable_reg_pp0_iter14),
        .I1(ap_enable_reg_pp0_iter15),
        .I2(ap_enable_reg_pp0_iter13),
        .I3(ap_enable_reg_pp0_iter19),
        .O(int_ap_idle_i_7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_idle_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_idle),
        .Q(p_6_in[2]),
        .R(reset));
  LUT5 #(
    .INIT(32'h75553000)) 
    int_ap_ready_i_1
       (.I0(int_ap_ready_i_2_n_0),
        .I1(p_6_in[7]),
        .I2(ap_loop_exit_ready_pp0_iter1_reg),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(int_ap_ready),
        .O(int_ap_ready_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'h02000000)) 
    int_ap_ready_i_2
       (.I0(\rdata_data[31]_i_4_n_0 ),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(\FSM_onehot_rstate_reg[1]_0 ),
        .I4(s_axi_control_ARVALID),
        .O(int_ap_ready_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_ready_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_ready_i_1_n_0),
        .Q(int_ap_ready),
        .R(reset));
  LUT5 #(
    .INIT(32'hFFBFFF80)) 
    int_ap_start_i_1
       (.I0(p_6_in[7]),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_loop_exit_ready_pp0_iter1_reg),
        .I3(int_ap_start5_out),
        .I4(ap_start),
        .O(int_ap_start_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    int_ap_start_i_2
       (.I0(s_axi_control_WDATA[0]),
        .I1(\int_ier[1]_i_2_n_0 ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\waddr_reg_n_0_[3] ),
        .O(int_ap_start5_out));
  FDRE #(
    .INIT(1'b0)) 
    int_ap_start_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_ap_start_i_1_n_0),
        .Q(ap_start),
        .R(reset));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    int_auto_restart_i_1
       (.I0(s_axi_control_WDATA[7]),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\int_ier[1]_i_2_n_0 ),
        .I4(p_6_in[7]),
        .O(int_auto_restart_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_auto_restart_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_auto_restart_i_1_n_0),
        .Q(p_6_in[7]),
        .R(reset));
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    int_gie_i_1
       (.I0(s_axi_control_WDATA[0]),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\waddr_reg_n_0_[2] ),
        .I3(\int_ier[1]_i_2_n_0 ),
        .I4(p_5_in),
        .O(int_gie_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    int_gie_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_gie_i_1_n_0),
        .Q(p_5_in),
        .R(reset));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \int_ier[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\int_ier[1]_i_2_n_0 ),
        .I4(p_4_in[0]),
        .O(\int_ier[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'hFFEF0020)) 
    \int_ier[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[3] ),
        .I3(\int_ier[1]_i_2_n_0 ),
        .I4(p_4_in[1]),
        .O(\int_ier[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFDFFF)) 
    \int_ier[1]_i_2 
       (.I0(s_axi_control_WSTRB[0]),
        .I1(\waddr_reg_n_0_[5] ),
        .I2(\FSM_onehot_wstate_reg[2]_0 ),
        .I3(s_axi_control_WVALID),
        .I4(\waddr_reg_n_0_[4] ),
        .O(\int_ier[1]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[0]_i_1_n_0 ),
        .Q(p_4_in[0]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_ier_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_ier[1]_i_1_n_0 ),
        .Q(p_4_in[1]),
        .R(reset));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(input_r[0]),
        .O(or2_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(input_r[10]),
        .O(or2_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(input_r[11]),
        .O(or2_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(input_r[12]),
        .O(or2_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(input_r[13]),
        .O(or2_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(input_r[14]),
        .O(or2_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(input_r[15]),
        .O(or2_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(input_r[16]),
        .O(or2_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(input_r[17]),
        .O(or2_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(input_r[18]),
        .O(or2_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(input_r[19]),
        .O(or2_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(input_r[1]),
        .O(or2_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(input_r[20]),
        .O(or2_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(input_r[21]),
        .O(or2_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(input_r[22]),
        .O(or2_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(input_r[23]),
        .O(or2_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(input_r[24]),
        .O(or2_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(input_r[25]),
        .O(or2_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(input_r[26]),
        .O(or2_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(input_r[27]),
        .O(or2_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(input_r[28]),
        .O(or2_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(input_r[29]),
        .O(or2_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(input_r[2]),
        .O(or2_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(input_r[30]),
        .O(or2_out[30]));
  LUT6 #(
    .INIT(64'h0100000000000000)) 
    \int_input_r[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(\waddr_reg_n_0_[5] ),
        .I3(\waddr_reg_n_0_[4] ),
        .I4(\FSM_onehot_wstate_reg[2]_0 ),
        .I5(s_axi_control_WVALID),
        .O(\int_input_r[31]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(input_r[31]),
        .O(or2_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[32]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(input_r[32]),
        .O(or1_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[33]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(input_r[33]),
        .O(or1_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[34]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(input_r[34]),
        .O(or1_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[35]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(input_r[35]),
        .O(or1_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[36]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(input_r[36]),
        .O(or1_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[37]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(input_r[37]),
        .O(or1_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[38]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(input_r[38]),
        .O(or1_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[39]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(input_r[39]),
        .O(or1_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(input_r[3]),
        .O(or2_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[40]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(input_r[40]),
        .O(or1_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[41]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(input_r[41]),
        .O(or1_out[9]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[42]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(input_r[42]),
        .O(or1_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[43]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(input_r[43]),
        .O(or1_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[44]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(input_r[44]),
        .O(or1_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[45]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(input_r[45]),
        .O(or1_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[46]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(input_r[46]),
        .O(or1_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[47]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(input_r[47]),
        .O(or1_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[48]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(input_r[48]),
        .O(or1_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[49]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(input_r[49]),
        .O(or1_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(input_r[4]),
        .O(or2_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[50]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(input_r[50]),
        .O(or1_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[51]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(input_r[51]),
        .O(or1_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[52]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(input_r[52]),
        .O(or1_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[53]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(input_r[53]),
        .O(or1_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[54]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(input_r[54]),
        .O(or1_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[55]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(input_r[55]),
        .O(or1_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[56]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(input_r[56]),
        .O(or1_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[57]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(input_r[57]),
        .O(or1_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[58]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(input_r[58]),
        .O(or1_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[59]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(input_r[59]),
        .O(or1_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(input_r[5]),
        .O(or2_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[60]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(input_r[60]),
        .O(or1_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[61]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(input_r[61]),
        .O(or1_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[62]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(input_r[62]),
        .O(or1_out[30]));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    \int_input_r[63]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(\int_input_r[63]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[63]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(input_r[63]),
        .O(or1_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(input_r[6]),
        .O(or2_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(input_r[7]),
        .O(or2_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(input_r[8]),
        .O(or2_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_input_r[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(input_r[9]),
        .O(or2_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[0] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(or2_out[0]),
        .Q(input_r[0]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[10] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(or2_out[10]),
        .Q(input_r[10]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[11] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(or2_out[11]),
        .Q(input_r[11]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[12] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(or2_out[12]),
        .Q(input_r[12]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[13] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(or2_out[13]),
        .Q(input_r[13]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[14] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(or2_out[14]),
        .Q(input_r[14]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[15] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(or2_out[15]),
        .Q(input_r[15]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[16] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(or2_out[16]),
        .Q(input_r[16]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[17] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(or2_out[17]),
        .Q(input_r[17]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[18] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(or2_out[18]),
        .Q(input_r[18]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[19] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(or2_out[19]),
        .Q(input_r[19]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[1] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(or2_out[1]),
        .Q(input_r[1]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[20] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(or2_out[20]),
        .Q(input_r[20]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[21] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(or2_out[21]),
        .Q(input_r[21]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[22] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(or2_out[22]),
        .Q(input_r[22]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[23] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(or2_out[23]),
        .Q(input_r[23]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[24] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(or2_out[24]),
        .Q(input_r[24]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[25] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(or2_out[25]),
        .Q(input_r[25]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[26] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(or2_out[26]),
        .Q(input_r[26]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[27] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(or2_out[27]),
        .Q(input_r[27]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[28] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(or2_out[28]),
        .Q(input_r[28]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[29] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(or2_out[29]),
        .Q(input_r[29]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[2] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(or2_out[2]),
        .Q(input_r[2]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[30] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(or2_out[30]),
        .Q(input_r[30]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[31] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(or2_out[31]),
        .Q(input_r[31]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[32] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(or1_out[0]),
        .Q(input_r[32]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[33] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(or1_out[1]),
        .Q(input_r[33]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[34] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(or1_out[2]),
        .Q(input_r[34]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[35] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(or1_out[3]),
        .Q(input_r[35]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[36] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(or1_out[4]),
        .Q(input_r[36]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[37] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(or1_out[5]),
        .Q(input_r[37]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[38] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(or1_out[6]),
        .Q(input_r[38]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[39] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(or1_out[7]),
        .Q(input_r[39]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[3] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(or2_out[3]),
        .Q(input_r[3]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[40] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(or1_out[8]),
        .Q(input_r[40]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[41] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(or1_out[9]),
        .Q(input_r[41]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[42] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(or1_out[10]),
        .Q(input_r[42]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[43] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(or1_out[11]),
        .Q(input_r[43]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[44] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(or1_out[12]),
        .Q(input_r[44]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[45] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(or1_out[13]),
        .Q(input_r[45]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[46] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(or1_out[14]),
        .Q(input_r[46]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[47] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(or1_out[15]),
        .Q(input_r[47]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[48] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(or1_out[16]),
        .Q(input_r[48]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[49] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(or1_out[17]),
        .Q(input_r[49]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[4] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(or2_out[4]),
        .Q(input_r[4]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[50] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(or1_out[18]),
        .Q(input_r[50]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[51] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(or1_out[19]),
        .Q(input_r[51]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[52] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(or1_out[20]),
        .Q(input_r[52]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[53] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(or1_out[21]),
        .Q(input_r[53]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[54] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(or1_out[22]),
        .Q(input_r[54]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[55] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(or1_out[23]),
        .Q(input_r[55]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[56] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(or1_out[24]),
        .Q(input_r[56]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[57] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(or1_out[25]),
        .Q(input_r[57]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[58] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(or1_out[26]),
        .Q(input_r[58]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[59] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(or1_out[27]),
        .Q(input_r[59]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[5] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(or2_out[5]),
        .Q(input_r[5]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[60] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(or1_out[28]),
        .Q(input_r[60]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[61] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(or1_out[29]),
        .Q(input_r[61]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[62] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(or1_out[30]),
        .Q(input_r[62]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[63] 
       (.C(ap_clk),
        .CE(\int_input_r[63]_i_1_n_0 ),
        .D(or1_out[31]),
        .Q(input_r[63]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[6] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(or2_out[6]),
        .Q(input_r[6]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[7] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(or2_out[7]),
        .Q(input_r[7]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[8] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(or2_out[8]),
        .Q(input_r[8]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_input_r_reg[9] 
       (.C(ap_clk),
        .CE(\int_input_r[31]_i_1_n_0 ),
        .D(or2_out[9]),
        .Q(input_r[9]),
        .R(reset));
  LUT3 #(
    .INIT(8'hA8)) 
    int_interrupt_i_1
       (.I0(p_5_in),
        .I1(p_1_in),
        .I2(\int_isr_reg_n_0_[0] ),
        .O(int_interrupt0));
  FDRE #(
    .INIT(1'b0)) 
    int_interrupt_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_interrupt0),
        .Q(interrupt),
        .R(reset));
  LUT6 #(
    .INIT(64'hF7777777F8888888)) 
    \int_isr[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(int_isr8_out),
        .I2(p_4_in[0]),
        .I3(ap_loop_exit_ready_pp0_iter27_reg),
        .I4(ap_block_pp0_stage0_subdone),
        .I5(\int_isr_reg_n_0_[0] ),
        .O(\int_isr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \int_isr[0]_i_2 
       (.I0(\waddr_reg_n_0_[2] ),
        .I1(\waddr_reg_n_0_[3] ),
        .I2(\int_ier[1]_i_2_n_0 ),
        .O(int_isr8_out));
  LUT6 #(
    .INIT(64'hF7777777F8888888)) 
    \int_isr[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(int_isr8_out),
        .I2(p_4_in[1]),
        .I3(ap_loop_exit_ready_pp0_iter1_reg),
        .I4(ap_block_pp0_stage0_subdone),
        .I5(p_1_in),
        .O(\int_isr[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[0]_i_1_n_0 ),
        .Q(\int_isr_reg_n_0_[0] ),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_isr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\int_isr[1]_i_1_n_0 ),
        .Q(p_1_in),
        .R(reset));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[0]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(output_r[0]),
        .O(or0_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[10]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(output_r[10]),
        .O(or0_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[11]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(output_r[11]),
        .O(or0_out[11]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[12]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(output_r[12]),
        .O(or0_out[12]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[13]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(output_r[13]),
        .O(or0_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[14]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(output_r[14]),
        .O(or0_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[15]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(output_r[15]),
        .O(or0_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[16]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(output_r[16]),
        .O(or0_out[16]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[17]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(output_r[17]),
        .O(or0_out[17]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[18]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(output_r[18]),
        .O(or0_out[18]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[19]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(output_r[19]),
        .O(or0_out[19]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[1]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(output_r[1]),
        .O(or0_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[20]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(output_r[20]),
        .O(or0_out[20]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[21]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(output_r[21]),
        .O(or0_out[21]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[22]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(output_r[22]),
        .O(or0_out[22]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[23]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(output_r[23]),
        .O(or0_out[23]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[24]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(output_r[24]),
        .O(or0_out[24]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[25]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(output_r[25]),
        .O(or0_out[25]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[26]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(output_r[26]),
        .O(or0_out[26]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[27]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(output_r[27]),
        .O(or0_out[27]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[28]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(output_r[28]),
        .O(or0_out[28]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[29]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(output_r[29]),
        .O(or0_out[29]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[2]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(output_r[2]),
        .O(or0_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[30]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(output_r[30]),
        .O(or0_out[30]));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    \int_output_r[31]_i_1 
       (.I0(\waddr_reg_n_0_[3] ),
        .I1(\waddr_reg_n_0_[2] ),
        .I2(s_axi_control_WVALID),
        .I3(\FSM_onehot_wstate_reg[2]_0 ),
        .I4(\waddr_reg_n_0_[4] ),
        .I5(\waddr_reg_n_0_[5] ),
        .O(int_output_r19_out));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[31]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(output_r[31]),
        .O(or0_out[31]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[32]_i_1 
       (.I0(s_axi_control_WDATA[0]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(output_r[32]),
        .O(\or [0]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[33]_i_1 
       (.I0(s_axi_control_WDATA[1]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(output_r[33]),
        .O(\or [1]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[34]_i_1 
       (.I0(s_axi_control_WDATA[2]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(output_r[34]),
        .O(\or [2]));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[35]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(output_r[35]),
        .O(\or [3]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[36]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(output_r[36]),
        .O(\or [4]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[37]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(output_r[37]),
        .O(\or [5]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[38]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(output_r[38]),
        .O(\or [6]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[39]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(output_r[39]),
        .O(\or [7]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[3]_i_1 
       (.I0(s_axi_control_WDATA[3]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(output_r[3]),
        .O(or0_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[40]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(output_r[40]),
        .O(\or [8]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[41]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(output_r[41]),
        .O(\or [9]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[42]_i_1 
       (.I0(s_axi_control_WDATA[10]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(output_r[42]),
        .O(\or [10]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[43]_i_1 
       (.I0(s_axi_control_WDATA[11]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(output_r[43]),
        .O(\or [11]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[44]_i_1 
       (.I0(s_axi_control_WDATA[12]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(output_r[44]),
        .O(\or [12]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[45]_i_1 
       (.I0(s_axi_control_WDATA[13]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(output_r[45]),
        .O(\or [13]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[46]_i_1 
       (.I0(s_axi_control_WDATA[14]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(output_r[46]),
        .O(\or [14]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[47]_i_1 
       (.I0(s_axi_control_WDATA[15]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(output_r[47]),
        .O(\or [15]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[48]_i_1 
       (.I0(s_axi_control_WDATA[16]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(output_r[48]),
        .O(\or [16]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[49]_i_1 
       (.I0(s_axi_control_WDATA[17]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(output_r[49]),
        .O(\or [17]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[4]_i_1 
       (.I0(s_axi_control_WDATA[4]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(output_r[4]),
        .O(or0_out[4]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[50]_i_1 
       (.I0(s_axi_control_WDATA[18]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(output_r[50]),
        .O(\or [18]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[51]_i_1 
       (.I0(s_axi_control_WDATA[19]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(output_r[51]),
        .O(\or [19]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[52]_i_1 
       (.I0(s_axi_control_WDATA[20]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(output_r[52]),
        .O(\or [20]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[53]_i_1 
       (.I0(s_axi_control_WDATA[21]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(output_r[53]),
        .O(\or [21]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[54]_i_1 
       (.I0(s_axi_control_WDATA[22]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(output_r[54]),
        .O(\or [22]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[55]_i_1 
       (.I0(s_axi_control_WDATA[23]),
        .I1(s_axi_control_WSTRB[2]),
        .I2(output_r[55]),
        .O(\or [23]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[56]_i_1 
       (.I0(s_axi_control_WDATA[24]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(output_r[56]),
        .O(\or [24]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[57]_i_1 
       (.I0(s_axi_control_WDATA[25]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(output_r[57]),
        .O(\or [25]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[58]_i_1 
       (.I0(s_axi_control_WDATA[26]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(output_r[58]),
        .O(\or [26]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[59]_i_1 
       (.I0(s_axi_control_WDATA[27]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(output_r[59]),
        .O(\or [27]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[5]_i_1 
       (.I0(s_axi_control_WDATA[5]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(output_r[5]),
        .O(or0_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[60]_i_1 
       (.I0(s_axi_control_WDATA[28]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(output_r[60]),
        .O(\or [28]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[61]_i_1 
       (.I0(s_axi_control_WDATA[29]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(output_r[61]),
        .O(\or [29]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[62]_i_1 
       (.I0(s_axi_control_WDATA[30]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(output_r[62]),
        .O(\or [30]));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    \int_output_r[63]_i_1 
       (.I0(\FSM_onehot_wstate_reg[2]_0 ),
        .I1(s_axi_control_WVALID),
        .I2(\waddr_reg_n_0_[4] ),
        .I3(\waddr_reg_n_0_[5] ),
        .I4(\waddr_reg_n_0_[2] ),
        .I5(\waddr_reg_n_0_[3] ),
        .O(int_output_r));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[63]_i_2 
       (.I0(s_axi_control_WDATA[31]),
        .I1(s_axi_control_WSTRB[3]),
        .I2(output_r[63]),
        .O(\or [31]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[6]_i_1 
       (.I0(s_axi_control_WDATA[6]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(output_r[6]),
        .O(or0_out[6]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[7]_i_1 
       (.I0(s_axi_control_WDATA[7]),
        .I1(s_axi_control_WSTRB[0]),
        .I2(output_r[7]),
        .O(or0_out[7]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[8]_i_1 
       (.I0(s_axi_control_WDATA[8]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(output_r[8]),
        .O(or0_out[8]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \int_output_r[9]_i_1 
       (.I0(s_axi_control_WDATA[9]),
        .I1(s_axi_control_WSTRB[1]),
        .I2(output_r[9]),
        .O(or0_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[0] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or0_out[0]),
        .Q(output_r[0]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[10] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or0_out[10]),
        .Q(output_r[10]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[11] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or0_out[11]),
        .Q(output_r[11]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[12] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or0_out[12]),
        .Q(output_r[12]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[13] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or0_out[13]),
        .Q(output_r[13]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[14] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or0_out[14]),
        .Q(output_r[14]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[15] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or0_out[15]),
        .Q(output_r[15]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[16] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or0_out[16]),
        .Q(output_r[16]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[17] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or0_out[17]),
        .Q(output_r[17]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[18] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or0_out[18]),
        .Q(output_r[18]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[19] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or0_out[19]),
        .Q(output_r[19]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[1] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or0_out[1]),
        .Q(output_r[1]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[20] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or0_out[20]),
        .Q(output_r[20]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[21] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or0_out[21]),
        .Q(output_r[21]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[22] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or0_out[22]),
        .Q(output_r[22]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[23] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or0_out[23]),
        .Q(output_r[23]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[24] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or0_out[24]),
        .Q(output_r[24]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[25] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or0_out[25]),
        .Q(output_r[25]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[26] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or0_out[26]),
        .Q(output_r[26]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[27] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or0_out[27]),
        .Q(output_r[27]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[28] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or0_out[28]),
        .Q(output_r[28]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[29] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or0_out[29]),
        .Q(output_r[29]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[2] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or0_out[2]),
        .Q(output_r[2]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[30] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or0_out[30]),
        .Q(output_r[30]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[31] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or0_out[31]),
        .Q(output_r[31]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[32] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(\or [0]),
        .Q(output_r[32]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[33] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(\or [1]),
        .Q(output_r[33]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[34] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(\or [2]),
        .Q(output_r[34]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[35] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(\or [3]),
        .Q(output_r[35]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[36] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(\or [4]),
        .Q(output_r[36]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[37] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(\or [5]),
        .Q(output_r[37]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[38] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(\or [6]),
        .Q(output_r[38]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[39] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(\or [7]),
        .Q(output_r[39]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[3] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or0_out[3]),
        .Q(output_r[3]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[40] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(\or [8]),
        .Q(output_r[40]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[41] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(\or [9]),
        .Q(output_r[41]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[42] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(\or [10]),
        .Q(output_r[42]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[43] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(\or [11]),
        .Q(output_r[43]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[44] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(\or [12]),
        .Q(output_r[44]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[45] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(\or [13]),
        .Q(output_r[45]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[46] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(\or [14]),
        .Q(output_r[46]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[47] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(\or [15]),
        .Q(output_r[47]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[48] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(\or [16]),
        .Q(output_r[48]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[49] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(\or [17]),
        .Q(output_r[49]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[4] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or0_out[4]),
        .Q(output_r[4]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[50] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(\or [18]),
        .Q(output_r[50]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[51] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(\or [19]),
        .Q(output_r[51]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[52] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(\or [20]),
        .Q(output_r[52]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[53] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(\or [21]),
        .Q(output_r[53]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[54] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(\or [22]),
        .Q(output_r[54]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[55] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(\or [23]),
        .Q(output_r[55]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[56] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(\or [24]),
        .Q(output_r[56]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[57] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(\or [25]),
        .Q(output_r[57]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[58] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(\or [26]),
        .Q(output_r[58]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[59] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(\or [27]),
        .Q(output_r[59]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[5] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or0_out[5]),
        .Q(output_r[5]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[60] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(\or [28]),
        .Q(output_r[60]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[61] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(\or [29]),
        .Q(output_r[61]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[62] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(\or [30]),
        .Q(output_r[62]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[63] 
       (.C(ap_clk),
        .CE(int_output_r),
        .D(\or [31]),
        .Q(output_r[63]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[6] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or0_out[6]),
        .Q(output_r[6]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[7] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or0_out[7]),
        .Q(output_r[7]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[8] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or0_out[8]),
        .Q(output_r[8]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \int_output_r_reg[9] 
       (.C(ap_clk),
        .CE(int_output_r19_out),
        .D(or0_out[9]),
        .Q(output_r[9]),
        .R(reset));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFF0000)) 
    int_task_ap_done_i_1
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .I2(int_task_ap_done_i_2_n_0),
        .I3(\rdata_data[31]_i_4_n_0 ),
        .I4(task_ap_done),
        .I5(int_task_ap_done),
        .O(int_task_ap_done_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h1)) 
    int_task_ap_done_i_2
       (.I0(s_axi_control_ARADDR[5]),
        .I1(s_axi_control_ARADDR[4]),
        .O(int_task_ap_done_i_2_n_0));
  LUT5 #(
    .INIT(32'h2F202020)) 
    int_task_ap_done_i_3
       (.I0(ap_idle),
        .I1(p_6_in[2]),
        .I2(auto_restart_status_reg_n_0),
        .I3(ap_loop_exit_ready_pp0_iter27_reg),
        .I4(ap_block_pp0_stage0_subdone),
        .O(task_ap_done));
  FDRE #(
    .INIT(1'b0)) 
    int_task_ap_done_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(int_task_ap_done_i_1_n_0),
        .Q(int_task_ap_done),
        .R(reset));
  LUT6 #(
    .INIT(64'h1011101010101010)) 
    \rdata_data[0]_i_1 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(\rdata_data[0]_i_2_n_0 ),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(\rdata_data[0]_i_3_n_0 ),
        .O(rdata_data[0]));
  LUT6 #(
    .INIT(64'h000002000000AAAA)) 
    \rdata_data[0]_i_2 
       (.I0(\rdata_data[0]_i_4_n_0 ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(p_4_in[0]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata_data[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \rdata_data[0]_i_3 
       (.I0(output_r[0]),
        .I1(\int_isr_reg_n_0_[0] ),
        .I2(s_axi_control_ARADDR[3]),
        .I3(input_r[32]),
        .I4(s_axi_control_ARADDR[4]),
        .I5(p_5_in),
        .O(\rdata_data[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00AAF0CC)) 
    \rdata_data[0]_i_4 
       (.I0(output_r[32]),
        .I1(ap_start),
        .I2(input_r[0]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata_data[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rdata_data[10]_i_1 
       (.I0(\rdata_data[10]_i_2_n_0 ),
        .I1(\rdata_data[31]_i_4_n_0 ),
        .I2(\rdata_data[31]_i_5_n_0 ),
        .I3(output_r[10]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(input_r[42]),
        .O(rdata_data[10]));
  LUT4 #(
    .INIT(16'hC7F7)) 
    \rdata_data[10]_i_2 
       (.I0(output_r[42]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(input_r[10]),
        .O(\rdata_data[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rdata_data[11]_i_1 
       (.I0(\rdata_data[11]_i_2_n_0 ),
        .I1(\rdata_data[31]_i_4_n_0 ),
        .I2(\rdata_data[31]_i_5_n_0 ),
        .I3(output_r[11]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(input_r[43]),
        .O(rdata_data[11]));
  LUT4 #(
    .INIT(16'hC7F7)) 
    \rdata_data[11]_i_2 
       (.I0(output_r[43]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(input_r[11]),
        .O(\rdata_data[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rdata_data[12]_i_1 
       (.I0(\rdata_data[12]_i_2_n_0 ),
        .I1(\rdata_data[31]_i_4_n_0 ),
        .I2(\rdata_data[31]_i_5_n_0 ),
        .I3(output_r[12]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(input_r[44]),
        .O(rdata_data[12]));
  LUT4 #(
    .INIT(16'hC7F7)) 
    \rdata_data[12]_i_2 
       (.I0(output_r[44]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(input_r[12]),
        .O(\rdata_data[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rdata_data[13]_i_1 
       (.I0(\rdata_data[13]_i_2_n_0 ),
        .I1(\rdata_data[31]_i_4_n_0 ),
        .I2(\rdata_data[31]_i_5_n_0 ),
        .I3(output_r[13]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(input_r[45]),
        .O(rdata_data[13]));
  LUT4 #(
    .INIT(16'hC7F7)) 
    \rdata_data[13]_i_2 
       (.I0(output_r[45]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(input_r[13]),
        .O(\rdata_data[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    \rdata_data[14]_i_1 
       (.I0(\rdata_data[31]_i_5_n_0 ),
        .I1(output_r[14]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(input_r[46]),
        .I4(\rdata_data[14]_i_2_n_0 ),
        .I5(\rdata_data[31]_i_4_n_0 ),
        .O(rdata_data[14]));
  LUT4 #(
    .INIT(16'hC7F7)) 
    \rdata_data[14]_i_2 
       (.I0(output_r[46]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(input_r[14]),
        .O(\rdata_data[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rdata_data[15]_i_1 
       (.I0(\rdata_data[15]_i_2_n_0 ),
        .I1(\rdata_data[31]_i_4_n_0 ),
        .I2(\rdata_data[31]_i_5_n_0 ),
        .I3(output_r[15]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(input_r[47]),
        .O(rdata_data[15]));
  LUT4 #(
    .INIT(16'hC7F7)) 
    \rdata_data[15]_i_2 
       (.I0(output_r[47]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(input_r[15]),
        .O(\rdata_data[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rdata_data[16]_i_1 
       (.I0(\rdata_data[16]_i_2_n_0 ),
        .I1(\rdata_data[31]_i_4_n_0 ),
        .I2(\rdata_data[31]_i_5_n_0 ),
        .I3(output_r[16]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(input_r[48]),
        .O(rdata_data[16]));
  LUT4 #(
    .INIT(16'hC7F7)) 
    \rdata_data[16]_i_2 
       (.I0(output_r[48]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(input_r[16]),
        .O(\rdata_data[16]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rdata_data[17]_i_1 
       (.I0(\rdata_data[17]_i_2_n_0 ),
        .I1(\rdata_data[31]_i_4_n_0 ),
        .I2(\rdata_data[31]_i_5_n_0 ),
        .I3(output_r[17]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(input_r[49]),
        .O(rdata_data[17]));
  LUT4 #(
    .INIT(16'hC7F7)) 
    \rdata_data[17]_i_2 
       (.I0(output_r[49]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(input_r[17]),
        .O(\rdata_data[17]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rdata_data[18]_i_1 
       (.I0(\rdata_data[18]_i_2_n_0 ),
        .I1(\rdata_data[31]_i_4_n_0 ),
        .I2(\rdata_data[31]_i_5_n_0 ),
        .I3(output_r[18]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(input_r[50]),
        .O(rdata_data[18]));
  LUT4 #(
    .INIT(16'hC7F7)) 
    \rdata_data[18]_i_2 
       (.I0(output_r[50]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(input_r[18]),
        .O(\rdata_data[18]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rdata_data[19]_i_1 
       (.I0(\rdata_data[19]_i_2_n_0 ),
        .I1(\rdata_data[31]_i_4_n_0 ),
        .I2(\rdata_data[31]_i_5_n_0 ),
        .I3(output_r[19]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(input_r[51]),
        .O(rdata_data[19]));
  LUT4 #(
    .INIT(16'hC7F7)) 
    \rdata_data[19]_i_2 
       (.I0(output_r[51]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(input_r[19]),
        .O(\rdata_data[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1011101010101010)) 
    \rdata_data[1]_i_1 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(\rdata_data[1]_i_2_n_0 ),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(\rdata_data[1]_i_3_n_0 ),
        .O(rdata_data[1]));
  LUT6 #(
    .INIT(64'h000002000000AAAA)) 
    \rdata_data[1]_i_2 
       (.I0(\rdata_data[1]_i_4_n_0 ),
        .I1(s_axi_control_ARADDR[4]),
        .I2(s_axi_control_ARADDR[5]),
        .I3(p_4_in[1]),
        .I4(s_axi_control_ARADDR[2]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata_data[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hAFA0C0C0)) 
    \rdata_data[1]_i_3 
       (.I0(output_r[1]),
        .I1(p_1_in),
        .I2(s_axi_control_ARADDR[3]),
        .I3(input_r[33]),
        .I4(s_axi_control_ARADDR[4]),
        .O(\rdata_data[1]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00AAF0CC)) 
    \rdata_data[1]_i_4 
       (.I0(output_r[33]),
        .I1(int_task_ap_done),
        .I2(input_r[1]),
        .I3(s_axi_control_ARADDR[4]),
        .I4(s_axi_control_ARADDR[5]),
        .I5(s_axi_control_ARADDR[3]),
        .O(\rdata_data[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rdata_data[20]_i_1 
       (.I0(\rdata_data[20]_i_2_n_0 ),
        .I1(\rdata_data[31]_i_4_n_0 ),
        .I2(\rdata_data[31]_i_5_n_0 ),
        .I3(output_r[20]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(input_r[52]),
        .O(rdata_data[20]));
  LUT4 #(
    .INIT(16'hC7F7)) 
    \rdata_data[20]_i_2 
       (.I0(output_r[52]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(input_r[20]),
        .O(\rdata_data[20]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    \rdata_data[21]_i_1 
       (.I0(\rdata_data[31]_i_5_n_0 ),
        .I1(output_r[21]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(input_r[53]),
        .I4(\rdata_data[21]_i_2_n_0 ),
        .I5(\rdata_data[31]_i_4_n_0 ),
        .O(rdata_data[21]));
  LUT4 #(
    .INIT(16'hC7F7)) 
    \rdata_data[21]_i_2 
       (.I0(output_r[53]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(input_r[21]),
        .O(\rdata_data[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rdata_data[22]_i_1 
       (.I0(\rdata_data[22]_i_2_n_0 ),
        .I1(\rdata_data[31]_i_4_n_0 ),
        .I2(\rdata_data[31]_i_5_n_0 ),
        .I3(output_r[22]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(input_r[54]),
        .O(rdata_data[22]));
  LUT4 #(
    .INIT(16'hC7F7)) 
    \rdata_data[22]_i_2 
       (.I0(output_r[54]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(input_r[22]),
        .O(\rdata_data[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rdata_data[23]_i_1 
       (.I0(\rdata_data[23]_i_2_n_0 ),
        .I1(\rdata_data[31]_i_4_n_0 ),
        .I2(\rdata_data[31]_i_5_n_0 ),
        .I3(output_r[23]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(input_r[55]),
        .O(rdata_data[23]));
  LUT4 #(
    .INIT(16'hC7F7)) 
    \rdata_data[23]_i_2 
       (.I0(output_r[55]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(input_r[23]),
        .O(\rdata_data[23]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    \rdata_data[24]_i_1 
       (.I0(\rdata_data[31]_i_5_n_0 ),
        .I1(output_r[24]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(input_r[56]),
        .I4(\rdata_data[24]_i_2_n_0 ),
        .I5(\rdata_data[31]_i_4_n_0 ),
        .O(rdata_data[24]));
  LUT4 #(
    .INIT(16'hC7F7)) 
    \rdata_data[24]_i_2 
       (.I0(output_r[56]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(input_r[24]),
        .O(\rdata_data[24]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rdata_data[25]_i_1 
       (.I0(\rdata_data[25]_i_2_n_0 ),
        .I1(\rdata_data[31]_i_4_n_0 ),
        .I2(\rdata_data[31]_i_5_n_0 ),
        .I3(output_r[25]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(input_r[57]),
        .O(rdata_data[25]));
  LUT4 #(
    .INIT(16'hC7F7)) 
    \rdata_data[25]_i_2 
       (.I0(output_r[57]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(input_r[25]),
        .O(\rdata_data[25]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rdata_data[26]_i_1 
       (.I0(\rdata_data[26]_i_2_n_0 ),
        .I1(\rdata_data[31]_i_4_n_0 ),
        .I2(\rdata_data[31]_i_5_n_0 ),
        .I3(output_r[26]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(input_r[58]),
        .O(rdata_data[26]));
  LUT4 #(
    .INIT(16'hC7F7)) 
    \rdata_data[26]_i_2 
       (.I0(output_r[58]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(input_r[26]),
        .O(\rdata_data[26]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rdata_data[27]_i_1 
       (.I0(\rdata_data[27]_i_2_n_0 ),
        .I1(\rdata_data[31]_i_4_n_0 ),
        .I2(\rdata_data[31]_i_5_n_0 ),
        .I3(output_r[27]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(input_r[59]),
        .O(rdata_data[27]));
  LUT4 #(
    .INIT(16'hC7F7)) 
    \rdata_data[27]_i_2 
       (.I0(output_r[59]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(input_r[27]),
        .O(\rdata_data[27]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    \rdata_data[28]_i_1 
       (.I0(\rdata_data[31]_i_5_n_0 ),
        .I1(output_r[28]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(input_r[60]),
        .I4(\rdata_data[28]_i_2_n_0 ),
        .I5(\rdata_data[31]_i_4_n_0 ),
        .O(rdata_data[28]));
  LUT4 #(
    .INIT(16'hC7F7)) 
    \rdata_data[28]_i_2 
       (.I0(output_r[60]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(input_r[28]),
        .O(\rdata_data[28]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4540FFFF45404540)) 
    \rdata_data[29]_i_1 
       (.I0(\rdata_data[31]_i_5_n_0 ),
        .I1(output_r[29]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(input_r[61]),
        .I4(\rdata_data[29]_i_2_n_0 ),
        .I5(\rdata_data[31]_i_4_n_0 ),
        .O(rdata_data[29]));
  LUT4 #(
    .INIT(16'hC7F7)) 
    \rdata_data[29]_i_2 
       (.I0(output_r[61]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(input_r[29]),
        .O(\rdata_data[29]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata_data[2]_i_1 
       (.I0(\rdata_data[31]_i_4_n_0 ),
        .I1(\rdata_data[2]_i_2_n_0 ),
        .I2(\rdata_data[31]_i_5_n_0 ),
        .I3(output_r[2]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(input_r[34]),
        .O(rdata_data[2]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata_data[2]_i_2 
       (.I0(input_r[2]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(output_r[34]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(p_6_in[2]),
        .O(\rdata_data[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rdata_data[30]_i_1 
       (.I0(\rdata_data[30]_i_2_n_0 ),
        .I1(\rdata_data[31]_i_4_n_0 ),
        .I2(\rdata_data[31]_i_5_n_0 ),
        .I3(output_r[30]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(input_r[62]),
        .O(rdata_data[30]));
  LUT4 #(
    .INIT(16'hC7F7)) 
    \rdata_data[30]_i_2 
       (.I0(output_r[62]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(input_r[30]),
        .O(\rdata_data[30]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \rdata_data[31]_i_1 
       (.I0(s_axi_control_ARVALID),
        .I1(\FSM_onehot_rstate_reg[1]_0 ),
        .O(ar_hs));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rdata_data[31]_i_2 
       (.I0(\rdata_data[31]_i_3_n_0 ),
        .I1(\rdata_data[31]_i_4_n_0 ),
        .I2(\rdata_data[31]_i_5_n_0 ),
        .I3(output_r[31]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(input_r[63]),
        .O(rdata_data[31]));
  LUT4 #(
    .INIT(16'hC7F7)) 
    \rdata_data[31]_i_3 
       (.I0(output_r[63]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(input_r[31]),
        .O(\rdata_data[31]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \rdata_data[31]_i_4 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(s_axi_control_ARADDR[2]),
        .O(\rdata_data[31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFEFFFFF)) 
    \rdata_data[31]_i_5 
       (.I0(s_axi_control_ARADDR[1]),
        .I1(s_axi_control_ARADDR[0]),
        .I2(s_axi_control_ARADDR[2]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(s_axi_control_ARADDR[4]),
        .O(\rdata_data[31]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF454045404540)) 
    \rdata_data[3]_i_1 
       (.I0(\rdata_data[31]_i_5_n_0 ),
        .I1(output_r[3]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(input_r[35]),
        .I4(\rdata_data[31]_i_4_n_0 ),
        .I5(\rdata_data[3]_i_2_n_0 ),
        .O(rdata_data[3]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata_data[3]_i_2 
       (.I0(input_r[3]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(output_r[35]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(int_ap_ready),
        .O(\rdata_data[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rdata_data[4]_i_1 
       (.I0(\rdata_data[4]_i_2_n_0 ),
        .I1(\rdata_data[31]_i_4_n_0 ),
        .I2(\rdata_data[31]_i_5_n_0 ),
        .I3(output_r[4]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(input_r[36]),
        .O(rdata_data[4]));
  LUT4 #(
    .INIT(16'hC7F7)) 
    \rdata_data[4]_i_2 
       (.I0(output_r[36]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(input_r[4]),
        .O(\rdata_data[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rdata_data[5]_i_1 
       (.I0(\rdata_data[5]_i_2_n_0 ),
        .I1(\rdata_data[31]_i_4_n_0 ),
        .I2(\rdata_data[31]_i_5_n_0 ),
        .I3(output_r[5]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(input_r[37]),
        .O(rdata_data[5]));
  LUT4 #(
    .INIT(16'hC7F7)) 
    \rdata_data[5]_i_2 
       (.I0(output_r[37]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(input_r[5]),
        .O(\rdata_data[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rdata_data[6]_i_1 
       (.I0(\rdata_data[6]_i_2_n_0 ),
        .I1(\rdata_data[31]_i_4_n_0 ),
        .I2(\rdata_data[31]_i_5_n_0 ),
        .I3(output_r[6]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(input_r[38]),
        .O(rdata_data[6]));
  LUT4 #(
    .INIT(16'hC7F7)) 
    \rdata_data[6]_i_2 
       (.I0(output_r[38]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(input_r[6]),
        .O(\rdata_data[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8F888F8F8F888888)) 
    \rdata_data[7]_i_1 
       (.I0(\rdata_data[31]_i_4_n_0 ),
        .I1(\rdata_data[7]_i_2_n_0 ),
        .I2(\rdata_data[31]_i_5_n_0 ),
        .I3(output_r[7]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(input_r[39]),
        .O(rdata_data[7]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata_data[7]_i_2 
       (.I0(input_r[7]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(output_r[39]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(p_6_in[7]),
        .O(\rdata_data[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h4F444F4F4F444444)) 
    \rdata_data[8]_i_1 
       (.I0(\rdata_data[8]_i_2_n_0 ),
        .I1(\rdata_data[31]_i_4_n_0 ),
        .I2(\rdata_data[31]_i_5_n_0 ),
        .I3(output_r[8]),
        .I4(s_axi_control_ARADDR[3]),
        .I5(input_r[40]),
        .O(rdata_data[8]));
  LUT4 #(
    .INIT(16'hC7F7)) 
    \rdata_data[8]_i_2 
       (.I0(output_r[40]),
        .I1(s_axi_control_ARADDR[5]),
        .I2(s_axi_control_ARADDR[4]),
        .I3(input_r[8]),
        .O(\rdata_data[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF454045404540)) 
    \rdata_data[9]_i_1 
       (.I0(\rdata_data[31]_i_5_n_0 ),
        .I1(output_r[9]),
        .I2(s_axi_control_ARADDR[3]),
        .I3(input_r[41]),
        .I4(\rdata_data[31]_i_4_n_0 ),
        .I5(\rdata_data[9]_i_2_n_0 ),
        .O(rdata_data[9]));
  LUT5 #(
    .INIT(32'h30BB3088)) 
    \rdata_data[9]_i_2 
       (.I0(input_r[9]),
        .I1(s_axi_control_ARADDR[4]),
        .I2(output_r[41]),
        .I3(s_axi_control_ARADDR[5]),
        .I4(interrupt),
        .O(\rdata_data[9]_i_2_n_0 ));
  FDRE \rdata_data_reg[0] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[0]),
        .Q(s_axi_control_RDATA[0]),
        .R(1'b0));
  FDRE \rdata_data_reg[10] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[10]),
        .Q(s_axi_control_RDATA[10]),
        .R(1'b0));
  FDRE \rdata_data_reg[11] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[11]),
        .Q(s_axi_control_RDATA[11]),
        .R(1'b0));
  FDRE \rdata_data_reg[12] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[12]),
        .Q(s_axi_control_RDATA[12]),
        .R(1'b0));
  FDRE \rdata_data_reg[13] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[13]),
        .Q(s_axi_control_RDATA[13]),
        .R(1'b0));
  FDRE \rdata_data_reg[14] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[14]),
        .Q(s_axi_control_RDATA[14]),
        .R(1'b0));
  FDRE \rdata_data_reg[15] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[15]),
        .Q(s_axi_control_RDATA[15]),
        .R(1'b0));
  FDRE \rdata_data_reg[16] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[16]),
        .Q(s_axi_control_RDATA[16]),
        .R(1'b0));
  FDRE \rdata_data_reg[17] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[17]),
        .Q(s_axi_control_RDATA[17]),
        .R(1'b0));
  FDRE \rdata_data_reg[18] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[18]),
        .Q(s_axi_control_RDATA[18]),
        .R(1'b0));
  FDRE \rdata_data_reg[19] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[19]),
        .Q(s_axi_control_RDATA[19]),
        .R(1'b0));
  FDRE \rdata_data_reg[1] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[1]),
        .Q(s_axi_control_RDATA[1]),
        .R(1'b0));
  FDRE \rdata_data_reg[20] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[20]),
        .Q(s_axi_control_RDATA[20]),
        .R(1'b0));
  FDRE \rdata_data_reg[21] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[21]),
        .Q(s_axi_control_RDATA[21]),
        .R(1'b0));
  FDRE \rdata_data_reg[22] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[22]),
        .Q(s_axi_control_RDATA[22]),
        .R(1'b0));
  FDRE \rdata_data_reg[23] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[23]),
        .Q(s_axi_control_RDATA[23]),
        .R(1'b0));
  FDRE \rdata_data_reg[24] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[24]),
        .Q(s_axi_control_RDATA[24]),
        .R(1'b0));
  FDRE \rdata_data_reg[25] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[25]),
        .Q(s_axi_control_RDATA[25]),
        .R(1'b0));
  FDRE \rdata_data_reg[26] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[26]),
        .Q(s_axi_control_RDATA[26]),
        .R(1'b0));
  FDRE \rdata_data_reg[27] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[27]),
        .Q(s_axi_control_RDATA[27]),
        .R(1'b0));
  FDRE \rdata_data_reg[28] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[28]),
        .Q(s_axi_control_RDATA[28]),
        .R(1'b0));
  FDRE \rdata_data_reg[29] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[29]),
        .Q(s_axi_control_RDATA[29]),
        .R(1'b0));
  FDRE \rdata_data_reg[2] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[2]),
        .Q(s_axi_control_RDATA[2]),
        .R(1'b0));
  FDRE \rdata_data_reg[30] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[30]),
        .Q(s_axi_control_RDATA[30]),
        .R(1'b0));
  FDRE \rdata_data_reg[31] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[31]),
        .Q(s_axi_control_RDATA[31]),
        .R(1'b0));
  FDRE \rdata_data_reg[3] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[3]),
        .Q(s_axi_control_RDATA[3]),
        .R(1'b0));
  FDRE \rdata_data_reg[4] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[4]),
        .Q(s_axi_control_RDATA[4]),
        .R(1'b0));
  FDRE \rdata_data_reg[5] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[5]),
        .Q(s_axi_control_RDATA[5]),
        .R(1'b0));
  FDRE \rdata_data_reg[6] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[6]),
        .Q(s_axi_control_RDATA[6]),
        .R(1'b0));
  FDRE \rdata_data_reg[7] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[7]),
        .Q(s_axi_control_RDATA[7]),
        .R(1'b0));
  FDRE \rdata_data_reg[8] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[8]),
        .Q(s_axi_control_RDATA[8]),
        .R(1'b0));
  FDRE \rdata_data_reg[9] 
       (.C(ap_clk),
        .CE(ar_hs),
        .D(rdata_data[9]),
        .Q(s_axi_control_RDATA[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \waddr[5]_i_1 
       (.I0(s_axi_control_AWVALID),
        .I1(\FSM_onehot_wstate_reg[1]_0 ),
        .O(waddr));
  FDRE \waddr_reg[2] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[0]),
        .Q(\waddr_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \waddr_reg[3] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[1]),
        .Q(\waddr_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \waddr_reg[4] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[2]),
        .Q(\waddr_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \waddr_reg[5] 
       (.C(ap_clk),
        .CE(waddr),
        .D(s_axi_control_AWADDR[3]),
        .Q(\waddr_reg_n_0_[5] ),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_flow_control_loop_delay_pipe
   (rewind_ap_ready_reg,
    ap_loop_init,
    D,
    ap_loop_exit_ready,
    SR,
    icmp_ln30_fu_555_p2,
    reset,
    ap_clk,
    ap_start,
    ap_block_pp0_stage0_subdone,
    Q,
    ap_rst_n,
    ap_loop_exit_ready_pp0_iter1_reg);
  output rewind_ap_ready_reg;
  output ap_loop_init;
  output [13:0]D;
  output ap_loop_exit_ready;
  output [0:0]SR;
  output icmp_ln30_fu_555_p2;
  input reset;
  input ap_clk;
  input ap_start;
  input ap_block_pp0_stage0_subdone;
  input [13:0]Q;
  input ap_rst_n;
  input ap_loop_exit_ready_pp0_iter1_reg;

  wire [13:0]D;
  wire [13:0]Q;
  wire [0:0]SR;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_loop_exit_ready;
  wire ap_loop_exit_ready_pp0_iter1_reg;
  wire ap_loop_init;
  wire ap_loop_init_i_1_n_0;
  wire ap_rst_n;
  wire [13:0]ap_sig_allocacmp_indvar_flatten7_load;
  wire ap_start;
  wire icmp_ln30_fu_555_p2;
  wire \icmp_ln30_reg_1119[0]_i_2_n_0 ;
  wire \icmp_ln30_reg_1119[0]_i_3_n_0 ;
  wire \icmp_ln30_reg_1119[0]_i_4_n_0 ;
  wire \icmp_ln30_reg_1119[0]_i_5_n_0 ;
  wire \indvar_flatten7_fu_144_reg[12]_i_1_n_0 ;
  wire \indvar_flatten7_fu_144_reg[12]_i_1_n_1 ;
  wire \indvar_flatten7_fu_144_reg[12]_i_1_n_2 ;
  wire \indvar_flatten7_fu_144_reg[12]_i_1_n_3 ;
  wire \indvar_flatten7_fu_144_reg[4]_i_1_n_0 ;
  wire \indvar_flatten7_fu_144_reg[4]_i_1_n_1 ;
  wire \indvar_flatten7_fu_144_reg[4]_i_1_n_2 ;
  wire \indvar_flatten7_fu_144_reg[4]_i_1_n_3 ;
  wire \indvar_flatten7_fu_144_reg[8]_i_1_n_0 ;
  wire \indvar_flatten7_fu_144_reg[8]_i_1_n_1 ;
  wire \indvar_flatten7_fu_144_reg[8]_i_1_n_2 ;
  wire \indvar_flatten7_fu_144_reg[8]_i_1_n_3 ;
  wire reset;
  wire rewind_ap_ready_reg;
  wire rewind_ap_ready_reg_i_1_n_0;
  wire [3:0]\NLW_indvar_flatten7_fu_144_reg[13]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_indvar_flatten7_fu_144_reg[13]_i_2_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    ap_condition_exit_pp0_iter0_stage0_pp0_iter1_reg_i_1
       (.I0(rewind_ap_ready_reg),
        .I1(ap_start),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(\icmp_ln30_reg_1119[0]_i_2_n_0 ),
        .O(ap_loop_exit_ready));
  LUT6 #(
    .INIT(64'hBFFFFFFF0040FFFF)) 
    ap_loop_init_i_1
       (.I0(rewind_ap_ready_reg),
        .I1(ap_start),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(\icmp_ln30_reg_1119[0]_i_2_n_0 ),
        .I4(ap_rst_n),
        .I5(ap_loop_init),
        .O(ap_loop_init_i_1_n_0));
  FDRE #(
    .INIT(1'b1)) 
    ap_loop_init_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ap_loop_init_i_1_n_0),
        .Q(ap_loop_init),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \col9_fu_152[7]_i_1 
       (.I0(rewind_ap_ready_reg),
        .I1(ap_start),
        .I2(ap_loop_init),
        .I3(ap_block_pp0_stage0_subdone),
        .O(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \icmp_ln30_reg_1119[0]_i_1 
       (.I0(\icmp_ln30_reg_1119[0]_i_2_n_0 ),
        .O(icmp_ln30_fu_555_p2));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    \icmp_ln30_reg_1119[0]_i_2 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(Q[1]),
        .I3(Q[12]),
        .I4(\icmp_ln30_reg_1119[0]_i_3_n_0 ),
        .I5(\icmp_ln30_reg_1119[0]_i_4_n_0 ),
        .O(\icmp_ln30_reg_1119[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \icmp_ln30_reg_1119[0]_i_3 
       (.I0(Q[9]),
        .I1(Q[5]),
        .I2(Q[10]),
        .I3(Q[8]),
        .I4(Q[7]),
        .I5(Q[11]),
        .O(\icmp_ln30_reg_1119[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFF7FFFFF)) 
    \icmp_ln30_reg_1119[0]_i_4 
       (.I0(Q[4]),
        .I1(Q[6]),
        .I2(Q[13]),
        .I3(\icmp_ln30_reg_1119[0]_i_5_n_0 ),
        .I4(Q[0]),
        .O(\icmp_ln30_reg_1119[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \icmp_ln30_reg_1119[0]_i_5 
       (.I0(ap_loop_init),
        .I1(ap_start),
        .I2(rewind_ap_ready_reg),
        .O(\icmp_ln30_reg_1119[0]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \indvar_flatten7_fu_144[0]_i_1 
       (.I0(ap_loop_init),
        .I1(Q[0]),
        .O(D[0]));
  LUT4 #(
    .INIT(16'h8AAA)) 
    \indvar_flatten7_fu_144[12]_i_2 
       (.I0(Q[12]),
        .I1(rewind_ap_ready_reg),
        .I2(ap_start),
        .I3(ap_loop_init),
        .O(ap_sig_allocacmp_indvar_flatten7_load[12]));
  LUT4 #(
    .INIT(16'h8AAA)) 
    \indvar_flatten7_fu_144[12]_i_3 
       (.I0(Q[11]),
        .I1(rewind_ap_ready_reg),
        .I2(ap_start),
        .I3(ap_loop_init),
        .O(ap_sig_allocacmp_indvar_flatten7_load[11]));
  LUT4 #(
    .INIT(16'h8AAA)) 
    \indvar_flatten7_fu_144[12]_i_4 
       (.I0(Q[10]),
        .I1(rewind_ap_ready_reg),
        .I2(ap_start),
        .I3(ap_loop_init),
        .O(ap_sig_allocacmp_indvar_flatten7_load[10]));
  LUT4 #(
    .INIT(16'h8AAA)) 
    \indvar_flatten7_fu_144[12]_i_5 
       (.I0(Q[9]),
        .I1(rewind_ap_ready_reg),
        .I2(ap_start),
        .I3(ap_loop_init),
        .O(ap_sig_allocacmp_indvar_flatten7_load[9]));
  LUT4 #(
    .INIT(16'h8AAA)) 
    \indvar_flatten7_fu_144[13]_i_3 
       (.I0(Q[13]),
        .I1(rewind_ap_ready_reg),
        .I2(ap_start),
        .I3(ap_loop_init),
        .O(ap_sig_allocacmp_indvar_flatten7_load[13]));
  LUT4 #(
    .INIT(16'hAA2A)) 
    \indvar_flatten7_fu_144[4]_i_2 
       (.I0(Q[0]),
        .I1(ap_loop_init),
        .I2(ap_start),
        .I3(rewind_ap_ready_reg),
        .O(ap_sig_allocacmp_indvar_flatten7_load[0]));
  LUT4 #(
    .INIT(16'h8AAA)) 
    \indvar_flatten7_fu_144[4]_i_3 
       (.I0(Q[4]),
        .I1(rewind_ap_ready_reg),
        .I2(ap_start),
        .I3(ap_loop_init),
        .O(ap_sig_allocacmp_indvar_flatten7_load[4]));
  LUT4 #(
    .INIT(16'h8AAA)) 
    \indvar_flatten7_fu_144[4]_i_4 
       (.I0(Q[3]),
        .I1(rewind_ap_ready_reg),
        .I2(ap_start),
        .I3(ap_loop_init),
        .O(ap_sig_allocacmp_indvar_flatten7_load[3]));
  LUT4 #(
    .INIT(16'h8AAA)) 
    \indvar_flatten7_fu_144[4]_i_5 
       (.I0(Q[2]),
        .I1(rewind_ap_ready_reg),
        .I2(ap_start),
        .I3(ap_loop_init),
        .O(ap_sig_allocacmp_indvar_flatten7_load[2]));
  LUT4 #(
    .INIT(16'h8AAA)) 
    \indvar_flatten7_fu_144[4]_i_6 
       (.I0(Q[1]),
        .I1(rewind_ap_ready_reg),
        .I2(ap_start),
        .I3(ap_loop_init),
        .O(ap_sig_allocacmp_indvar_flatten7_load[1]));
  LUT4 #(
    .INIT(16'h8AAA)) 
    \indvar_flatten7_fu_144[8]_i_2 
       (.I0(Q[8]),
        .I1(rewind_ap_ready_reg),
        .I2(ap_start),
        .I3(ap_loop_init),
        .O(ap_sig_allocacmp_indvar_flatten7_load[8]));
  LUT4 #(
    .INIT(16'h8AAA)) 
    \indvar_flatten7_fu_144[8]_i_3 
       (.I0(Q[7]),
        .I1(rewind_ap_ready_reg),
        .I2(ap_start),
        .I3(ap_loop_init),
        .O(ap_sig_allocacmp_indvar_flatten7_load[7]));
  LUT4 #(
    .INIT(16'h8AAA)) 
    \indvar_flatten7_fu_144[8]_i_4 
       (.I0(Q[6]),
        .I1(rewind_ap_ready_reg),
        .I2(ap_start),
        .I3(ap_loop_init),
        .O(ap_sig_allocacmp_indvar_flatten7_load[6]));
  LUT4 #(
    .INIT(16'h8AAA)) 
    \indvar_flatten7_fu_144[8]_i_5 
       (.I0(Q[5]),
        .I1(rewind_ap_ready_reg),
        .I2(ap_start),
        .I3(ap_loop_init),
        .O(ap_sig_allocacmp_indvar_flatten7_load[5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten7_fu_144_reg[12]_i_1 
       (.CI(\indvar_flatten7_fu_144_reg[8]_i_1_n_0 ),
        .CO({\indvar_flatten7_fu_144_reg[12]_i_1_n_0 ,\indvar_flatten7_fu_144_reg[12]_i_1_n_1 ,\indvar_flatten7_fu_144_reg[12]_i_1_n_2 ,\indvar_flatten7_fu_144_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[12:9]),
        .S(ap_sig_allocacmp_indvar_flatten7_load[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten7_fu_144_reg[13]_i_2 
       (.CI(\indvar_flatten7_fu_144_reg[12]_i_1_n_0 ),
        .CO(\NLW_indvar_flatten7_fu_144_reg[13]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_indvar_flatten7_fu_144_reg[13]_i_2_O_UNCONNECTED [3:1],D[13]}),
        .S({1'b0,1'b0,1'b0,ap_sig_allocacmp_indvar_flatten7_load[13]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten7_fu_144_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\indvar_flatten7_fu_144_reg[4]_i_1_n_0 ,\indvar_flatten7_fu_144_reg[4]_i_1_n_1 ,\indvar_flatten7_fu_144_reg[4]_i_1_n_2 ,\indvar_flatten7_fu_144_reg[4]_i_1_n_3 }),
        .CYINIT(ap_sig_allocacmp_indvar_flatten7_load[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[4:1]),
        .S(ap_sig_allocacmp_indvar_flatten7_load[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \indvar_flatten7_fu_144_reg[8]_i_1 
       (.CI(\indvar_flatten7_fu_144_reg[4]_i_1_n_0 ),
        .CO({\indvar_flatten7_fu_144_reg[8]_i_1_n_0 ,\indvar_flatten7_fu_144_reg[8]_i_1_n_1 ,\indvar_flatten7_fu_144_reg[8]_i_1_n_2 ,\indvar_flatten7_fu_144_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(D[8:5]),
        .S(ap_sig_allocacmp_indvar_flatten7_load[8:5]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'h2A2AAAEA)) 
    rewind_ap_ready_reg_i_1
       (.I0(rewind_ap_ready_reg),
        .I1(ap_start),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(\icmp_ln30_reg_1119[0]_i_2_n_0 ),
        .I4(ap_loop_exit_ready_pp0_iter1_reg),
        .O(rewind_ap_ready_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    rewind_ap_ready_reg_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rewind_ap_ready_reg_i_1_n_0),
        .Q(rewind_ap_ready_reg),
        .R(reset));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi
   (I_CH0_ARREADY,
    I_CH0_RVALID,
    \could_multi_bursts.burst_valid_reg ,
    s_ready_t_reg,
    m_axi_gmem0_BREADY,
    \bus_wide_gen.data_buf_reg[7] ,
    m_axi_gmem0_ARLEN,
    m_axi_gmem0_ARADDR,
    O281,
    we,
    ost_ctrl_info,
    reset,
    ap_clk,
    \fifo_depth_gt1_gen.dout_reg[0] ,
    ap_enable_reg_pp0_iter9,
    ap_block_pp0_stage0_subdone,
    m_axi_gmem0_ARREADY,
    m_axi_gmem0_RVALID,
    m_axi_gmem0_BVALID,
    ap_rst_n,
    Q,
    D,
    \fifo_depth_gt1_gen.mOutPtr_reg[0] ,
    ap_enable_reg_pp0_iter1);
  output I_CH0_ARREADY;
  output I_CH0_RVALID;
  output \could_multi_bursts.burst_valid_reg ;
  output s_ready_t_reg;
  output m_axi_gmem0_BREADY;
  output [7:0]\bus_wide_gen.data_buf_reg[7] ;
  output [3:0]m_axi_gmem0_ARLEN;
  output [61:0]m_axi_gmem0_ARADDR;
  output [3:0]O281;
  output we;
  output ost_ctrl_info;
  input reset;
  input ap_clk;
  input \fifo_depth_gt1_gen.dout_reg[0] ;
  input ap_enable_reg_pp0_iter9;
  input ap_block_pp0_stage0_subdone;
  input m_axi_gmem0_ARREADY;
  input m_axi_gmem0_RVALID;
  input m_axi_gmem0_BVALID;
  input ap_rst_n;
  input [63:0]Q;
  input [32:0]D;
  input \fifo_depth_gt1_gen.mOutPtr_reg[0] ;
  input ap_enable_reg_pp0_iter1;

  wire [63:0]ARADDR_Dummy;
  wire [17:13]ARLEN_Dummy;
  wire ARREADY_Dummy;
  wire [32:0]D;
  wire I_CH0_ARREADY;
  wire I_CH0_RVALID;
  wire [3:0]O281;
  wire [63:0]Q;
  wire RBURST_READY_Dummy;
  wire [31:0]RDATA_Dummy;
  wire [0:0]RLAST_Dummy;
  wire RREADY_Dummy;
  wire RVALID_Dummy;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter9;
  wire ap_rst_n;
  wire \buff_rdata/we ;
  wire [7:0]\bus_wide_gen.data_buf_reg[7] ;
  wire \could_multi_bursts.burst_valid_reg ;
  wire [32:32]data_pack;
  wire \fifo_depth_gt1_gen.dout_reg[0] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg[0] ;
  wire if_full_n;
  wire load_unit_n_3;
  wire [61:0]m_axi_gmem0_ARADDR;
  wire [3:0]m_axi_gmem0_ARLEN;
  wire m_axi_gmem0_ARREADY;
  wire m_axi_gmem0_BREADY;
  wire m_axi_gmem0_BVALID;
  wire m_axi_gmem0_RVALID;
  wire ost_ctrl_info;
  wire reset;
  wire \rreq_burst_conv/rs_req/load_p2 ;
  wire s_ready_t_reg;
  wire we;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_read bus_read
       (.ARREADY_Dummy(ARREADY_Dummy),
        .D(D),
        .E(\rreq_burst_conv/rs_req/load_p2 ),
        .Q({data_pack,RDATA_Dummy}),
        .RBURST_READY_Dummy(RBURST_READY_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.burst_valid_reg (\could_multi_bursts.burst_valid_reg ),
        .\data_p2_reg[63] (ARADDR_Dummy),
        .\data_p2_reg[81] ({ARLEN_Dummy[17],ARLEN_Dummy[13]}),
        .din(RLAST_Dummy),
        .\fifo_depth_gt1_gen.dout_reg[0] (\fifo_depth_gt1_gen.dout_reg[0] ),
        .\fifo_srl_gen.raddr_reg[3] (O281),
        .if_full_n(if_full_n),
        .m_axi_gmem0_ARADDR(m_axi_gmem0_ARADDR),
        .m_axi_gmem0_ARLEN(m_axi_gmem0_ARLEN),
        .m_axi_gmem0_ARREADY(m_axi_gmem0_ARREADY),
        .m_axi_gmem0_RVALID(m_axi_gmem0_RVALID),
        .ost_ctrl_info(ost_ctrl_info),
        .reset(reset),
        .s_ready_t_reg(s_ready_t_reg),
        .s_ready_t_reg_0(load_unit_n_3),
        .\state_reg[0] (RVALID_Dummy),
        .we(we),
        .we_0(\buff_rdata/we ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_write bus_write
       (.ap_clk(ap_clk),
        .m_axi_gmem0_BREADY(m_axi_gmem0_BREADY),
        .m_axi_gmem0_BVALID(m_axi_gmem0_BVALID),
        .reset(reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_load load_unit
       (.ARREADY_Dummy(ARREADY_Dummy),
        .E(\rreq_burst_conv/rs_req/load_p2 ),
        .I_CH0_ARREADY(I_CH0_ARREADY),
        .Q(ARADDR_Dummy),
        .RBURST_READY_Dummy(RBURST_READY_Dummy),
        .RREADY_Dummy(RREADY_Dummy),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter9(ap_enable_reg_pp0_iter9),
        .ap_rst_n(ap_rst_n),
        .\bus_wide_gen.data_buf_reg[7]_0 (\bus_wide_gen.data_buf_reg[7] ),
        .\bus_wide_gen.data_valid_reg_0 (I_CH0_RVALID),
        .din({data_pack,RLAST_Dummy,RDATA_Dummy}),
        .\fifo_depth_gt1_gen.dout_reg[63] (Q),
        .\fifo_depth_gt1_gen.mOutPtr_reg[0] (\fifo_depth_gt1_gen.mOutPtr_reg[0] ),
        .if_full_n(if_full_n),
        .mem_reg(RVALID_Dummy),
        .reset(reset),
        .\tmp_len_reg[17]_0 ({ARLEN_Dummy[17],ARLEN_Dummy[13]}),
        .tmp_valid_reg_0(load_unit_n_3),
        .we(\buff_rdata/we ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_burst_converter
   (s_ready_t_reg,
    \could_multi_bursts.burst_valid_reg_0 ,
    m_axi_gmem0_ARADDR,
    ost_ctrl_valid,
    we,
    ost_ctrl_info,
    m_axi_gmem0_ARLEN,
    reset,
    ap_clk,
    s_ready_t_reg_0,
    if_full_n,
    ost_ctrl_ready,
    m_axi_gmem0_ARREADY,
    ap_rst_n,
    \fifo_depth_gt1_gen.dout_reg[0] ,
    D,
    E);
  output s_ready_t_reg;
  output \could_multi_bursts.burst_valid_reg_0 ;
  output [61:0]m_axi_gmem0_ARADDR;
  output ost_ctrl_valid;
  output we;
  output ost_ctrl_info;
  output [3:0]m_axi_gmem0_ARLEN;
  input reset;
  input ap_clk;
  input s_ready_t_reg_0;
  input if_full_n;
  input ost_ctrl_ready;
  input m_axi_gmem0_ARREADY;
  input ap_rst_n;
  input \fifo_depth_gt1_gen.dout_reg[0] ;
  input [65:0]D;
  input [0:0]E;

  wire [65:0]D;
  wire [0:0]E;
  wire [19:0]SHIFT_RIGHT;
  wire ap_clk;
  wire ap_rst_n;
  wire [9:0]beat_len;
  wire \could_multi_bursts.addr_buf[13]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[13]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[13]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[13]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[17]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[17]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[17]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[17]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[21]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[21]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[21]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[21]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[25]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[25]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[25]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[25]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[29]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[29]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[29]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[29]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[33]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[33]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[33]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[33]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[37]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[37]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[37]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[37]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[41]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[41]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[41]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[41]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[45]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[45]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[45]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[45]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[49]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[49]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[49]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[49]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[53]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[53]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[53]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[53]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[57]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[57]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[57]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[57]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_6_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_7_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_8_n_0 ;
  wire \could_multi_bursts.addr_buf[5]_i_9_n_0 ;
  wire \could_multi_bursts.addr_buf[61]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[61]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[61]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[61]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[63]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[63]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[9]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[9]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[9]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[9]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[9]_i_6_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[13]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[17]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[21]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[25]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[29]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[33]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[33]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[33]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[33]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[33]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[33]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[33]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[33]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[37]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[37]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[37]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[37]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[37]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[37]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[37]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[37]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[41]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[41]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[41]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[41]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[41]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[41]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[41]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[41]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[45]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[45]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[45]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[45]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[45]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[45]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[45]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[45]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[49]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[49]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[49]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[49]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[49]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[49]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[49]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[49]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[53]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[53]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[53]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[53]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[53]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[53]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[53]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[53]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[57]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[57]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[57]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[57]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[57]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[57]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[57]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[57]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[5]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[61]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[61]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[61]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[61]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[61]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[61]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[61]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[61]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[63]_i_2_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[63]_i_2_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[63]_i_2_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[9]_i_1_n_7 ;
  wire [6:2]\could_multi_bursts.addr_step ;
  wire \could_multi_bursts.addr_step[2]_i_1_n_0 ;
  wire \could_multi_bursts.addr_step[3]_i_1_n_0 ;
  wire \could_multi_bursts.addr_step[4]_i_1_n_0 ;
  wire \could_multi_bursts.addr_step[5]_i_1_n_0 ;
  wire \could_multi_bursts.addr_step[6]_i_1_n_0 ;
  wire \could_multi_bursts.burst_valid_i_2_n_0 ;
  wire \could_multi_bursts.burst_valid_reg_0 ;
  wire \could_multi_bursts.first_loop ;
  wire \could_multi_bursts.last_loop ;
  wire \could_multi_bursts.last_loop_i_1_n_0 ;
  wire \could_multi_bursts.last_loop_i_2_n_0 ;
  wire \could_multi_bursts.last_loop_i_3_n_0 ;
  wire \could_multi_bursts.last_loop_i_4_n_0 ;
  wire \could_multi_bursts.last_loop_i_5_n_0 ;
  wire \could_multi_bursts.last_loop_i_6_n_0 ;
  wire \could_multi_bursts.last_loop_i_7_n_0 ;
  wire \could_multi_bursts.last_loop_i_8_n_0 ;
  wire \could_multi_bursts.last_loop_reg_n_0 ;
  wire [3:0]\could_multi_bursts.len_tmp ;
  wire \could_multi_bursts.loop_cnt[0]_i_1_n_0 ;
  wire \could_multi_bursts.loop_cnt[1]_i_1_n_0 ;
  wire \could_multi_bursts.loop_cnt[2]_i_1_n_0 ;
  wire \could_multi_bursts.loop_cnt[3]_i_1_n_0 ;
  wire \could_multi_bursts.loop_cnt[4]_i_1_n_0 ;
  wire \could_multi_bursts.loop_cnt[4]_i_2_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_2_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_3_n_0 ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[0] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[1] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[2] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[3] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[4] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[5] ;
  wire \could_multi_bursts.sect_handling_i_1_n_0 ;
  wire \could_multi_bursts.sect_handling_reg_n_0 ;
  wire [9:0]end_from_4k;
  wire \fifo_depth_gt1_gen.dout_reg[0] ;
  wire first_sect;
  wire first_sect_reg_n_0;
  wire if_full_n;
  wire last_sect_buf;
  wire last_sect_i_10__0_n_0;
  wire last_sect_i_11__0_n_0;
  wire last_sect_i_12_n_0;
  wire last_sect_i_13_n_0;
  wire last_sect_i_2_n_0;
  wire last_sect_i_3_n_0;
  wire last_sect_i_4_n_0;
  wire last_sect_i_5_n_0;
  wire last_sect_i_6_n_0;
  wire last_sect_i_7_n_0;
  wire last_sect_i_8_n_0;
  wire last_sect_i_9__0_n_0;
  wire last_sect_reg_n_0;
  wire last_sect_tmp;
  wire [61:0]m_axi_gmem0_ARADDR;
  wire [3:0]m_axi_gmem0_ARLEN;
  wire m_axi_gmem0_ARREADY;
  wire next_req;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire [5:0]p_0_in;
  wire p_16_in;
  wire [51:1]plusOp;
  wire plusOp_carry__0_n_0;
  wire plusOp_carry__0_n_1;
  wire plusOp_carry__0_n_2;
  wire plusOp_carry__0_n_3;
  wire plusOp_carry__10_n_0;
  wire plusOp_carry__10_n_1;
  wire plusOp_carry__10_n_2;
  wire plusOp_carry__10_n_3;
  wire plusOp_carry__11_n_2;
  wire plusOp_carry__11_n_3;
  wire plusOp_carry__1_n_0;
  wire plusOp_carry__1_n_1;
  wire plusOp_carry__1_n_2;
  wire plusOp_carry__1_n_3;
  wire plusOp_carry__2_n_0;
  wire plusOp_carry__2_n_1;
  wire plusOp_carry__2_n_2;
  wire plusOp_carry__2_n_3;
  wire plusOp_carry__3_n_0;
  wire plusOp_carry__3_n_1;
  wire plusOp_carry__3_n_2;
  wire plusOp_carry__3_n_3;
  wire plusOp_carry__4_n_0;
  wire plusOp_carry__4_n_1;
  wire plusOp_carry__4_n_2;
  wire plusOp_carry__4_n_3;
  wire plusOp_carry__5_n_0;
  wire plusOp_carry__5_n_1;
  wire plusOp_carry__5_n_2;
  wire plusOp_carry__5_n_3;
  wire plusOp_carry__6_n_0;
  wire plusOp_carry__6_n_1;
  wire plusOp_carry__6_n_2;
  wire plusOp_carry__6_n_3;
  wire plusOp_carry__7_n_0;
  wire plusOp_carry__7_n_1;
  wire plusOp_carry__7_n_2;
  wire plusOp_carry__7_n_3;
  wire plusOp_carry__8_n_0;
  wire plusOp_carry__8_n_1;
  wire plusOp_carry__8_n_2;
  wire plusOp_carry__8_n_3;
  wire plusOp_carry__9_n_0;
  wire plusOp_carry__9_n_1;
  wire plusOp_carry__9_n_2;
  wire plusOp_carry__9_n_3;
  wire plusOp_carry_n_0;
  wire plusOp_carry_n_1;
  wire plusOp_carry_n_2;
  wire plusOp_carry_n_3;
  wire req_handling_reg_n_0;
  wire reset;
  wire rs_req_n_1;
  wire rs_req_n_10;
  wire rs_req_n_100;
  wire rs_req_n_101;
  wire rs_req_n_102;
  wire rs_req_n_103;
  wire rs_req_n_104;
  wire rs_req_n_105;
  wire rs_req_n_106;
  wire rs_req_n_107;
  wire rs_req_n_108;
  wire rs_req_n_109;
  wire rs_req_n_11;
  wire rs_req_n_110;
  wire rs_req_n_111;
  wire rs_req_n_112;
  wire rs_req_n_113;
  wire rs_req_n_114;
  wire rs_req_n_115;
  wire rs_req_n_116;
  wire rs_req_n_117;
  wire rs_req_n_118;
  wire rs_req_n_119;
  wire rs_req_n_12;
  wire rs_req_n_120;
  wire rs_req_n_13;
  wire rs_req_n_14;
  wire rs_req_n_141;
  wire rs_req_n_142;
  wire rs_req_n_143;
  wire rs_req_n_144;
  wire rs_req_n_145;
  wire rs_req_n_146;
  wire rs_req_n_147;
  wire rs_req_n_148;
  wire rs_req_n_149;
  wire rs_req_n_15;
  wire rs_req_n_150;
  wire rs_req_n_151;
  wire rs_req_n_152;
  wire rs_req_n_153;
  wire rs_req_n_154;
  wire rs_req_n_155;
  wire rs_req_n_156;
  wire rs_req_n_157;
  wire rs_req_n_158;
  wire rs_req_n_159;
  wire rs_req_n_16;
  wire rs_req_n_160;
  wire rs_req_n_17;
  wire rs_req_n_18;
  wire rs_req_n_19;
  wire rs_req_n_20;
  wire rs_req_n_21;
  wire rs_req_n_22;
  wire rs_req_n_23;
  wire rs_req_n_24;
  wire rs_req_n_25;
  wire rs_req_n_26;
  wire rs_req_n_27;
  wire rs_req_n_28;
  wire rs_req_n_29;
  wire rs_req_n_30;
  wire rs_req_n_31;
  wire rs_req_n_32;
  wire rs_req_n_33;
  wire rs_req_n_34;
  wire rs_req_n_35;
  wire rs_req_n_36;
  wire rs_req_n_37;
  wire rs_req_n_38;
  wire rs_req_n_39;
  wire rs_req_n_40;
  wire rs_req_n_41;
  wire rs_req_n_42;
  wire rs_req_n_43;
  wire rs_req_n_44;
  wire rs_req_n_45;
  wire rs_req_n_46;
  wire rs_req_n_47;
  wire rs_req_n_48;
  wire rs_req_n_49;
  wire rs_req_n_5;
  wire rs_req_n_50;
  wire rs_req_n_51;
  wire rs_req_n_52;
  wire rs_req_n_53;
  wire rs_req_n_54;
  wire rs_req_n_55;
  wire rs_req_n_56;
  wire rs_req_n_57;
  wire rs_req_n_58;
  wire rs_req_n_59;
  wire rs_req_n_60;
  wire rs_req_n_61;
  wire rs_req_n_62;
  wire rs_req_n_63;
  wire rs_req_n_64;
  wire rs_req_n_65;
  wire rs_req_n_66;
  wire rs_req_n_67;
  wire rs_req_n_68;
  wire rs_req_n_69;
  wire rs_req_n_7;
  wire rs_req_n_70;
  wire rs_req_n_71;
  wire rs_req_n_72;
  wire rs_req_n_73;
  wire rs_req_n_74;
  wire rs_req_n_75;
  wire rs_req_n_76;
  wire rs_req_n_77;
  wire rs_req_n_78;
  wire rs_req_n_79;
  wire rs_req_n_8;
  wire rs_req_n_80;
  wire rs_req_n_81;
  wire rs_req_n_82;
  wire rs_req_n_83;
  wire rs_req_n_84;
  wire rs_req_n_85;
  wire rs_req_n_86;
  wire rs_req_n_87;
  wire rs_req_n_88;
  wire rs_req_n_89;
  wire rs_req_n_9;
  wire rs_req_n_90;
  wire rs_req_n_91;
  wire rs_req_n_92;
  wire rs_req_n_93;
  wire rs_req_n_94;
  wire rs_req_n_95;
  wire rs_req_n_96;
  wire rs_req_n_97;
  wire rs_req_n_98;
  wire rs_req_n_99;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire [63:2]sect_addr;
  wire [63:2]sect_addr_buf;
  wire \sect_addr_buf[11]_i_1_n_0 ;
  wire [51:0]sect_cnt;
  wire \sect_len_buf[0]_i_1_n_0 ;
  wire \sect_len_buf[1]_i_1_n_0 ;
  wire \sect_len_buf[2]_i_1_n_0 ;
  wire \sect_len_buf[3]_i_1_n_0 ;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[2] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire [19:0]sect_total;
  wire \sect_total_buf[0]_i_2_n_0 ;
  wire \sect_total_buf[0]_i_3_n_0 ;
  wire \sect_total_buf[0]_i_4_n_0 ;
  wire \sect_total_buf[0]_i_5_n_0 ;
  wire \sect_total_buf[12]_i_2_n_0 ;
  wire \sect_total_buf[12]_i_3_n_0 ;
  wire \sect_total_buf[12]_i_4_n_0 ;
  wire \sect_total_buf[12]_i_5_n_0 ;
  wire \sect_total_buf[16]_i_2_n_0 ;
  wire \sect_total_buf[16]_i_3_n_0 ;
  wire \sect_total_buf[16]_i_4_n_0 ;
  wire \sect_total_buf[16]_i_5_n_0 ;
  wire \sect_total_buf[4]_i_2_n_0 ;
  wire \sect_total_buf[4]_i_3_n_0 ;
  wire \sect_total_buf[4]_i_4_n_0 ;
  wire \sect_total_buf[4]_i_5_n_0 ;
  wire \sect_total_buf[8]_i_2_n_0 ;
  wire \sect_total_buf[8]_i_3_n_0 ;
  wire \sect_total_buf[8]_i_4_n_0 ;
  wire \sect_total_buf[8]_i_5_n_0 ;
  wire [19:0]sect_total_buf_reg;
  wire \sect_total_buf_reg[0]_i_1_n_0 ;
  wire \sect_total_buf_reg[0]_i_1_n_1 ;
  wire \sect_total_buf_reg[0]_i_1_n_2 ;
  wire \sect_total_buf_reg[0]_i_1_n_3 ;
  wire \sect_total_buf_reg[0]_i_1_n_4 ;
  wire \sect_total_buf_reg[0]_i_1_n_5 ;
  wire \sect_total_buf_reg[0]_i_1_n_6 ;
  wire \sect_total_buf_reg[0]_i_1_n_7 ;
  wire \sect_total_buf_reg[12]_i_1_n_0 ;
  wire \sect_total_buf_reg[12]_i_1_n_1 ;
  wire \sect_total_buf_reg[12]_i_1_n_2 ;
  wire \sect_total_buf_reg[12]_i_1_n_3 ;
  wire \sect_total_buf_reg[12]_i_1_n_4 ;
  wire \sect_total_buf_reg[12]_i_1_n_5 ;
  wire \sect_total_buf_reg[12]_i_1_n_6 ;
  wire \sect_total_buf_reg[12]_i_1_n_7 ;
  wire \sect_total_buf_reg[16]_i_1_n_1 ;
  wire \sect_total_buf_reg[16]_i_1_n_2 ;
  wire \sect_total_buf_reg[16]_i_1_n_3 ;
  wire \sect_total_buf_reg[16]_i_1_n_4 ;
  wire \sect_total_buf_reg[16]_i_1_n_5 ;
  wire \sect_total_buf_reg[16]_i_1_n_6 ;
  wire \sect_total_buf_reg[16]_i_1_n_7 ;
  wire \sect_total_buf_reg[4]_i_1_n_0 ;
  wire \sect_total_buf_reg[4]_i_1_n_1 ;
  wire \sect_total_buf_reg[4]_i_1_n_2 ;
  wire \sect_total_buf_reg[4]_i_1_n_3 ;
  wire \sect_total_buf_reg[4]_i_1_n_4 ;
  wire \sect_total_buf_reg[4]_i_1_n_5 ;
  wire \sect_total_buf_reg[4]_i_1_n_6 ;
  wire \sect_total_buf_reg[4]_i_1_n_7 ;
  wire \sect_total_buf_reg[8]_i_1_n_0 ;
  wire \sect_total_buf_reg[8]_i_1_n_1 ;
  wire \sect_total_buf_reg[8]_i_1_n_2 ;
  wire \sect_total_buf_reg[8]_i_1_n_3 ;
  wire \sect_total_buf_reg[8]_i_1_n_4 ;
  wire \sect_total_buf_reg[8]_i_1_n_5 ;
  wire \sect_total_buf_reg[8]_i_1_n_6 ;
  wire \sect_total_buf_reg[8]_i_1_n_7 ;
  wire single_sect__18;
  wire \start_addr_reg_n_0_[10] ;
  wire \start_addr_reg_n_0_[11] ;
  wire \start_addr_reg_n_0_[12] ;
  wire \start_addr_reg_n_0_[13] ;
  wire \start_addr_reg_n_0_[14] ;
  wire \start_addr_reg_n_0_[15] ;
  wire \start_addr_reg_n_0_[16] ;
  wire \start_addr_reg_n_0_[17] ;
  wire \start_addr_reg_n_0_[18] ;
  wire \start_addr_reg_n_0_[19] ;
  wire \start_addr_reg_n_0_[20] ;
  wire \start_addr_reg_n_0_[21] ;
  wire \start_addr_reg_n_0_[22] ;
  wire \start_addr_reg_n_0_[23] ;
  wire \start_addr_reg_n_0_[24] ;
  wire \start_addr_reg_n_0_[25] ;
  wire \start_addr_reg_n_0_[26] ;
  wire \start_addr_reg_n_0_[27] ;
  wire \start_addr_reg_n_0_[28] ;
  wire \start_addr_reg_n_0_[29] ;
  wire \start_addr_reg_n_0_[2] ;
  wire \start_addr_reg_n_0_[30] ;
  wire \start_addr_reg_n_0_[31] ;
  wire \start_addr_reg_n_0_[32] ;
  wire \start_addr_reg_n_0_[33] ;
  wire \start_addr_reg_n_0_[34] ;
  wire \start_addr_reg_n_0_[35] ;
  wire \start_addr_reg_n_0_[36] ;
  wire \start_addr_reg_n_0_[37] ;
  wire \start_addr_reg_n_0_[38] ;
  wire \start_addr_reg_n_0_[39] ;
  wire \start_addr_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[40] ;
  wire \start_addr_reg_n_0_[41] ;
  wire \start_addr_reg_n_0_[42] ;
  wire \start_addr_reg_n_0_[43] ;
  wire \start_addr_reg_n_0_[44] ;
  wire \start_addr_reg_n_0_[45] ;
  wire \start_addr_reg_n_0_[46] ;
  wire \start_addr_reg_n_0_[47] ;
  wire \start_addr_reg_n_0_[48] ;
  wire \start_addr_reg_n_0_[49] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[50] ;
  wire \start_addr_reg_n_0_[51] ;
  wire \start_addr_reg_n_0_[52] ;
  wire \start_addr_reg_n_0_[53] ;
  wire \start_addr_reg_n_0_[54] ;
  wire \start_addr_reg_n_0_[55] ;
  wire \start_addr_reg_n_0_[56] ;
  wire \start_addr_reg_n_0_[57] ;
  wire \start_addr_reg_n_0_[58] ;
  wire \start_addr_reg_n_0_[59] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[60] ;
  wire \start_addr_reg_n_0_[61] ;
  wire \start_addr_reg_n_0_[62] ;
  wire \start_addr_reg_n_0_[63] ;
  wire \start_addr_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[7] ;
  wire \start_addr_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[9] ;
  wire [9:0]start_to_4k;
  wire [9:0]start_to_4k0;
  wire we;
  wire [3:1]\NLW_could_multi_bursts.addr_buf_reg[63]_i_2_CO_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.addr_buf_reg[63]_i_2_O_UNCONNECTED ;
  wire [3:2]NLW_plusOp_carry__11_CO_UNCONNECTED;
  wire [3:3]NLW_plusOp_carry__11_O_UNCONNECTED;
  wire [3:3]\NLW_sect_total_buf_reg[16]_i_1_CO_UNCONNECTED ;

  FDRE \beat_len_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_160),
        .Q(beat_len[0]),
        .R(reset));
  FDRE \beat_len_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_159),
        .Q(beat_len[1]),
        .R(reset));
  FDRE \beat_len_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_158),
        .Q(beat_len[2]),
        .R(reset));
  FDRE \beat_len_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_157),
        .Q(beat_len[3]),
        .R(reset));
  FDRE \beat_len_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_156),
        .Q(beat_len[4]),
        .R(reset));
  FDRE \beat_len_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_155),
        .Q(beat_len[5]),
        .R(reset));
  FDRE \beat_len_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_154),
        .Q(beat_len[6]),
        .R(reset));
  FDRE \beat_len_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_153),
        .Q(beat_len[7]),
        .R(reset));
  FDRE \beat_len_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_152),
        .Q(beat_len[8]),
        .R(reset));
  FDRE \beat_len_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_151),
        .Q(beat_len[9]),
        .R(reset));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[13]_i_2 
       (.I0(sect_addr_buf[13]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[11]),
        .O(\could_multi_bursts.addr_buf[13]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[13]_i_3 
       (.I0(sect_addr_buf[12]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[10]),
        .O(\could_multi_bursts.addr_buf[13]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[13]_i_4 
       (.I0(sect_addr_buf[11]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[9]),
        .O(\could_multi_bursts.addr_buf[13]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[13]_i_5 
       (.I0(sect_addr_buf[10]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[8]),
        .O(\could_multi_bursts.addr_buf[13]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[17]_i_2 
       (.I0(sect_addr_buf[17]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[15]),
        .O(\could_multi_bursts.addr_buf[17]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[17]_i_3 
       (.I0(sect_addr_buf[16]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[14]),
        .O(\could_multi_bursts.addr_buf[17]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[17]_i_4 
       (.I0(sect_addr_buf[15]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[13]),
        .O(\could_multi_bursts.addr_buf[17]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[17]_i_5 
       (.I0(sect_addr_buf[14]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[12]),
        .O(\could_multi_bursts.addr_buf[17]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[21]_i_2 
       (.I0(sect_addr_buf[21]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[19]),
        .O(\could_multi_bursts.addr_buf[21]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[21]_i_3 
       (.I0(sect_addr_buf[20]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[18]),
        .O(\could_multi_bursts.addr_buf[21]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[21]_i_4 
       (.I0(sect_addr_buf[19]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[17]),
        .O(\could_multi_bursts.addr_buf[21]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[21]_i_5 
       (.I0(sect_addr_buf[18]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[16]),
        .O(\could_multi_bursts.addr_buf[21]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[25]_i_2 
       (.I0(sect_addr_buf[25]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[23]),
        .O(\could_multi_bursts.addr_buf[25]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[25]_i_3 
       (.I0(sect_addr_buf[24]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[22]),
        .O(\could_multi_bursts.addr_buf[25]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[25]_i_4 
       (.I0(sect_addr_buf[23]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[21]),
        .O(\could_multi_bursts.addr_buf[25]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[25]_i_5 
       (.I0(sect_addr_buf[22]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[20]),
        .O(\could_multi_bursts.addr_buf[25]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[29]_i_2 
       (.I0(sect_addr_buf[29]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[27]),
        .O(\could_multi_bursts.addr_buf[29]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[29]_i_3 
       (.I0(sect_addr_buf[28]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[26]),
        .O(\could_multi_bursts.addr_buf[29]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[29]_i_4 
       (.I0(sect_addr_buf[27]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[25]),
        .O(\could_multi_bursts.addr_buf[29]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[29]_i_5 
       (.I0(sect_addr_buf[26]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[24]),
        .O(\could_multi_bursts.addr_buf[29]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[33]_i_2 
       (.I0(sect_addr_buf[33]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[31]),
        .O(\could_multi_bursts.addr_buf[33]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[33]_i_3 
       (.I0(sect_addr_buf[32]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[30]),
        .O(\could_multi_bursts.addr_buf[33]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[33]_i_4 
       (.I0(sect_addr_buf[31]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[29]),
        .O(\could_multi_bursts.addr_buf[33]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[33]_i_5 
       (.I0(sect_addr_buf[30]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[28]),
        .O(\could_multi_bursts.addr_buf[33]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[37]_i_2 
       (.I0(sect_addr_buf[37]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[35]),
        .O(\could_multi_bursts.addr_buf[37]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[37]_i_3 
       (.I0(sect_addr_buf[36]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[34]),
        .O(\could_multi_bursts.addr_buf[37]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[37]_i_4 
       (.I0(sect_addr_buf[35]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[33]),
        .O(\could_multi_bursts.addr_buf[37]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[37]_i_5 
       (.I0(sect_addr_buf[34]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[32]),
        .O(\could_multi_bursts.addr_buf[37]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[41]_i_2 
       (.I0(sect_addr_buf[41]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[39]),
        .O(\could_multi_bursts.addr_buf[41]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[41]_i_3 
       (.I0(sect_addr_buf[40]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[38]),
        .O(\could_multi_bursts.addr_buf[41]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[41]_i_4 
       (.I0(sect_addr_buf[39]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[37]),
        .O(\could_multi_bursts.addr_buf[41]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[41]_i_5 
       (.I0(sect_addr_buf[38]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[36]),
        .O(\could_multi_bursts.addr_buf[41]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[45]_i_2 
       (.I0(sect_addr_buf[45]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[43]),
        .O(\could_multi_bursts.addr_buf[45]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[45]_i_3 
       (.I0(sect_addr_buf[44]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[42]),
        .O(\could_multi_bursts.addr_buf[45]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[45]_i_4 
       (.I0(sect_addr_buf[43]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[41]),
        .O(\could_multi_bursts.addr_buf[45]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[45]_i_5 
       (.I0(sect_addr_buf[42]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[40]),
        .O(\could_multi_bursts.addr_buf[45]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[49]_i_2 
       (.I0(sect_addr_buf[49]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[47]),
        .O(\could_multi_bursts.addr_buf[49]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[49]_i_3 
       (.I0(sect_addr_buf[48]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[46]),
        .O(\could_multi_bursts.addr_buf[49]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[49]_i_4 
       (.I0(sect_addr_buf[47]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[45]),
        .O(\could_multi_bursts.addr_buf[49]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[49]_i_5 
       (.I0(sect_addr_buf[46]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[44]),
        .O(\could_multi_bursts.addr_buf[49]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[53]_i_2 
       (.I0(sect_addr_buf[53]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[51]),
        .O(\could_multi_bursts.addr_buf[53]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[53]_i_3 
       (.I0(sect_addr_buf[52]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[50]),
        .O(\could_multi_bursts.addr_buf[53]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[53]_i_4 
       (.I0(sect_addr_buf[51]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[49]),
        .O(\could_multi_bursts.addr_buf[53]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[53]_i_5 
       (.I0(sect_addr_buf[50]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[48]),
        .O(\could_multi_bursts.addr_buf[53]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[57]_i_2 
       (.I0(sect_addr_buf[57]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[55]),
        .O(\could_multi_bursts.addr_buf[57]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[57]_i_3 
       (.I0(sect_addr_buf[56]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[54]),
        .O(\could_multi_bursts.addr_buf[57]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[57]_i_4 
       (.I0(sect_addr_buf[55]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[53]),
        .O(\could_multi_bursts.addr_buf[57]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[57]_i_5 
       (.I0(sect_addr_buf[54]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[52]),
        .O(\could_multi_bursts.addr_buf[57]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[5]_i_2 
       (.I0(\could_multi_bursts.addr_step [5]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[5]_i_3 
       (.I0(\could_multi_bursts.addr_step [4]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[5]_i_4 
       (.I0(\could_multi_bursts.addr_step [3]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[5]_i_5 
       (.I0(\could_multi_bursts.addr_step [2]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[5]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[5]_i_6 
       (.I0(\could_multi_bursts.addr_step [5]),
        .I1(m_axi_gmem0_ARADDR[3]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[5]),
        .O(\could_multi_bursts.addr_buf[5]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[5]_i_7 
       (.I0(\could_multi_bursts.addr_step [4]),
        .I1(m_axi_gmem0_ARADDR[2]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[4]),
        .O(\could_multi_bursts.addr_buf[5]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[5]_i_8 
       (.I0(\could_multi_bursts.addr_step [3]),
        .I1(m_axi_gmem0_ARADDR[1]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[3]),
        .O(\could_multi_bursts.addr_buf[5]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[5]_i_9 
       (.I0(\could_multi_bursts.addr_step [2]),
        .I1(m_axi_gmem0_ARADDR[0]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[2]),
        .O(\could_multi_bursts.addr_buf[5]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[61]_i_2 
       (.I0(sect_addr_buf[61]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[59]),
        .O(\could_multi_bursts.addr_buf[61]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[61]_i_3 
       (.I0(sect_addr_buf[60]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[58]),
        .O(\could_multi_bursts.addr_buf[61]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[61]_i_4 
       (.I0(sect_addr_buf[59]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[57]),
        .O(\could_multi_bursts.addr_buf[61]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[61]_i_5 
       (.I0(sect_addr_buf[58]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[56]),
        .O(\could_multi_bursts.addr_buf[61]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h8808)) 
    \could_multi_bursts.addr_buf[63]_i_1 
       (.I0(ost_ctrl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(m_axi_gmem0_ARREADY),
        .O(ost_ctrl_valid));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[63]_i_3 
       (.I0(sect_addr_buf[63]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[61]),
        .O(\could_multi_bursts.addr_buf[63]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[63]_i_4 
       (.I0(sect_addr_buf[62]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[60]),
        .O(\could_multi_bursts.addr_buf[63]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[9]_i_2 
       (.I0(\could_multi_bursts.addr_step [6]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[9]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[9]_i_3 
       (.I0(sect_addr_buf[9]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[7]),
        .O(\could_multi_bursts.addr_buf[9]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[9]_i_4 
       (.I0(sect_addr_buf[8]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[6]),
        .O(\could_multi_bursts.addr_buf[9]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[9]_i_5 
       (.I0(sect_addr_buf[7]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(m_axi_gmem0_ARADDR[5]),
        .O(\could_multi_bursts.addr_buf[9]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[9]_i_6 
       (.I0(\could_multi_bursts.addr_step [6]),
        .I1(m_axi_gmem0_ARADDR[4]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[6]),
        .O(\could_multi_bursts.addr_buf[9]_i_6_n_0 ));
  FDRE \could_multi_bursts.addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[13]_i_1_n_7 ),
        .Q(m_axi_gmem0_ARADDR[8]),
        .R(reset));
  FDRE \could_multi_bursts.addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[13]_i_1_n_6 ),
        .Q(m_axi_gmem0_ARADDR[9]),
        .R(reset));
  FDRE \could_multi_bursts.addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[13]_i_1_n_5 ),
        .Q(m_axi_gmem0_ARADDR[10]),
        .R(reset));
  FDRE \could_multi_bursts.addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[13]_i_1_n_4 ),
        .Q(m_axi_gmem0_ARADDR[11]),
        .R(reset));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[13]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[9]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[13]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[13]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[13]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[13]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[13]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[13]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[13]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[13]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[13]_i_2_n_0 ,\could_multi_bursts.addr_buf[13]_i_3_n_0 ,\could_multi_bursts.addr_buf[13]_i_4_n_0 ,\could_multi_bursts.addr_buf[13]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[17]_i_1_n_7 ),
        .Q(m_axi_gmem0_ARADDR[12]),
        .R(reset));
  FDRE \could_multi_bursts.addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[17]_i_1_n_6 ),
        .Q(m_axi_gmem0_ARADDR[13]),
        .R(reset));
  FDRE \could_multi_bursts.addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[17]_i_1_n_5 ),
        .Q(m_axi_gmem0_ARADDR[14]),
        .R(reset));
  FDRE \could_multi_bursts.addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[17]_i_1_n_4 ),
        .Q(m_axi_gmem0_ARADDR[15]),
        .R(reset));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[17]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[13]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[17]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[17]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[17]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[17]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[17]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[17]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[17]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[17]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[17]_i_2_n_0 ,\could_multi_bursts.addr_buf[17]_i_3_n_0 ,\could_multi_bursts.addr_buf[17]_i_4_n_0 ,\could_multi_bursts.addr_buf[17]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[21]_i_1_n_7 ),
        .Q(m_axi_gmem0_ARADDR[16]),
        .R(reset));
  FDRE \could_multi_bursts.addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[21]_i_1_n_6 ),
        .Q(m_axi_gmem0_ARADDR[17]),
        .R(reset));
  FDRE \could_multi_bursts.addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[21]_i_1_n_5 ),
        .Q(m_axi_gmem0_ARADDR[18]),
        .R(reset));
  FDRE \could_multi_bursts.addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[21]_i_1_n_4 ),
        .Q(m_axi_gmem0_ARADDR[19]),
        .R(reset));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[21]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[17]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[21]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[21]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[21]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[21]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[21]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[21]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[21]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[21]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[21]_i_2_n_0 ,\could_multi_bursts.addr_buf[21]_i_3_n_0 ,\could_multi_bursts.addr_buf[21]_i_4_n_0 ,\could_multi_bursts.addr_buf[21]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[25]_i_1_n_7 ),
        .Q(m_axi_gmem0_ARADDR[20]),
        .R(reset));
  FDRE \could_multi_bursts.addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[25]_i_1_n_6 ),
        .Q(m_axi_gmem0_ARADDR[21]),
        .R(reset));
  FDRE \could_multi_bursts.addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[25]_i_1_n_5 ),
        .Q(m_axi_gmem0_ARADDR[22]),
        .R(reset));
  FDRE \could_multi_bursts.addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[25]_i_1_n_4 ),
        .Q(m_axi_gmem0_ARADDR[23]),
        .R(reset));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[25]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[21]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[25]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[25]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[25]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[25]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[25]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[25]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[25]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[25]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[25]_i_2_n_0 ,\could_multi_bursts.addr_buf[25]_i_3_n_0 ,\could_multi_bursts.addr_buf[25]_i_4_n_0 ,\could_multi_bursts.addr_buf[25]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[29]_i_1_n_7 ),
        .Q(m_axi_gmem0_ARADDR[24]),
        .R(reset));
  FDRE \could_multi_bursts.addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[29]_i_1_n_6 ),
        .Q(m_axi_gmem0_ARADDR[25]),
        .R(reset));
  FDRE \could_multi_bursts.addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[29]_i_1_n_5 ),
        .Q(m_axi_gmem0_ARADDR[26]),
        .R(reset));
  FDRE \could_multi_bursts.addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[29]_i_1_n_4 ),
        .Q(m_axi_gmem0_ARADDR[27]),
        .R(reset));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[29]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[25]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[29]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[29]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[29]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[29]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[29]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[29]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[29]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[29]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[29]_i_2_n_0 ,\could_multi_bursts.addr_buf[29]_i_3_n_0 ,\could_multi_bursts.addr_buf[29]_i_4_n_0 ,\could_multi_bursts.addr_buf[29]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[5]_i_1_n_7 ),
        .Q(m_axi_gmem0_ARADDR[0]),
        .R(reset));
  FDRE \could_multi_bursts.addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[33]_i_1_n_7 ),
        .Q(m_axi_gmem0_ARADDR[28]),
        .R(reset));
  FDRE \could_multi_bursts.addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[33]_i_1_n_6 ),
        .Q(m_axi_gmem0_ARADDR[29]),
        .R(reset));
  FDRE \could_multi_bursts.addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[33]_i_1_n_5 ),
        .Q(m_axi_gmem0_ARADDR[30]),
        .R(reset));
  FDRE \could_multi_bursts.addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[33]_i_1_n_4 ),
        .Q(m_axi_gmem0_ARADDR[31]),
        .R(reset));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[33]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[29]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[33]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[33]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[33]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[33]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[33]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[33]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[33]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[33]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[33]_i_2_n_0 ,\could_multi_bursts.addr_buf[33]_i_3_n_0 ,\could_multi_bursts.addr_buf[33]_i_4_n_0 ,\could_multi_bursts.addr_buf[33]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[37]_i_1_n_7 ),
        .Q(m_axi_gmem0_ARADDR[32]),
        .R(reset));
  FDRE \could_multi_bursts.addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[37]_i_1_n_6 ),
        .Q(m_axi_gmem0_ARADDR[33]),
        .R(reset));
  FDRE \could_multi_bursts.addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[37]_i_1_n_5 ),
        .Q(m_axi_gmem0_ARADDR[34]),
        .R(reset));
  FDRE \could_multi_bursts.addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[37]_i_1_n_4 ),
        .Q(m_axi_gmem0_ARADDR[35]),
        .R(reset));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[37]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[33]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[37]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[37]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[37]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[37]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[37]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[37]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[37]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[37]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[37]_i_2_n_0 ,\could_multi_bursts.addr_buf[37]_i_3_n_0 ,\could_multi_bursts.addr_buf[37]_i_4_n_0 ,\could_multi_bursts.addr_buf[37]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[41]_i_1_n_7 ),
        .Q(m_axi_gmem0_ARADDR[36]),
        .R(reset));
  FDRE \could_multi_bursts.addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[41]_i_1_n_6 ),
        .Q(m_axi_gmem0_ARADDR[37]),
        .R(reset));
  FDRE \could_multi_bursts.addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[5]_i_1_n_6 ),
        .Q(m_axi_gmem0_ARADDR[1]),
        .R(reset));
  FDRE \could_multi_bursts.addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[41]_i_1_n_5 ),
        .Q(m_axi_gmem0_ARADDR[38]),
        .R(reset));
  FDRE \could_multi_bursts.addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[41]_i_1_n_4 ),
        .Q(m_axi_gmem0_ARADDR[39]),
        .R(reset));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[41]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[37]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[41]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[41]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[41]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[41]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[41]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[41]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[41]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[41]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[41]_i_2_n_0 ,\could_multi_bursts.addr_buf[41]_i_3_n_0 ,\could_multi_bursts.addr_buf[41]_i_4_n_0 ,\could_multi_bursts.addr_buf[41]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[45]_i_1_n_7 ),
        .Q(m_axi_gmem0_ARADDR[40]),
        .R(reset));
  FDRE \could_multi_bursts.addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[45]_i_1_n_6 ),
        .Q(m_axi_gmem0_ARADDR[41]),
        .R(reset));
  FDRE \could_multi_bursts.addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[45]_i_1_n_5 ),
        .Q(m_axi_gmem0_ARADDR[42]),
        .R(reset));
  FDRE \could_multi_bursts.addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[45]_i_1_n_4 ),
        .Q(m_axi_gmem0_ARADDR[43]),
        .R(reset));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[45]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[41]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[45]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[45]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[45]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[45]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[45]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[45]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[45]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[45]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[45]_i_2_n_0 ,\could_multi_bursts.addr_buf[45]_i_3_n_0 ,\could_multi_bursts.addr_buf[45]_i_4_n_0 ,\could_multi_bursts.addr_buf[45]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[49]_i_1_n_7 ),
        .Q(m_axi_gmem0_ARADDR[44]),
        .R(reset));
  FDRE \could_multi_bursts.addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[49]_i_1_n_6 ),
        .Q(m_axi_gmem0_ARADDR[45]),
        .R(reset));
  FDRE \could_multi_bursts.addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[49]_i_1_n_5 ),
        .Q(m_axi_gmem0_ARADDR[46]),
        .R(reset));
  FDRE \could_multi_bursts.addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[49]_i_1_n_4 ),
        .Q(m_axi_gmem0_ARADDR[47]),
        .R(reset));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[49]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[45]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[49]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[49]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[49]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[49]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[49]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[49]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[49]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[49]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[49]_i_2_n_0 ,\could_multi_bursts.addr_buf[49]_i_3_n_0 ,\could_multi_bursts.addr_buf[49]_i_4_n_0 ,\could_multi_bursts.addr_buf[49]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[5]_i_1_n_5 ),
        .Q(m_axi_gmem0_ARADDR[2]),
        .R(reset));
  FDRE \could_multi_bursts.addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[53]_i_1_n_7 ),
        .Q(m_axi_gmem0_ARADDR[48]),
        .R(reset));
  FDRE \could_multi_bursts.addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[53]_i_1_n_6 ),
        .Q(m_axi_gmem0_ARADDR[49]),
        .R(reset));
  FDRE \could_multi_bursts.addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[53]_i_1_n_5 ),
        .Q(m_axi_gmem0_ARADDR[50]),
        .R(reset));
  FDRE \could_multi_bursts.addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[53]_i_1_n_4 ),
        .Q(m_axi_gmem0_ARADDR[51]),
        .R(reset));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[53]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[49]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[53]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[53]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[53]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[53]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[53]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[53]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[53]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[53]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[53]_i_2_n_0 ,\could_multi_bursts.addr_buf[53]_i_3_n_0 ,\could_multi_bursts.addr_buf[53]_i_4_n_0 ,\could_multi_bursts.addr_buf[53]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[57]_i_1_n_7 ),
        .Q(m_axi_gmem0_ARADDR[52]),
        .R(reset));
  FDRE \could_multi_bursts.addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[57]_i_1_n_6 ),
        .Q(m_axi_gmem0_ARADDR[53]),
        .R(reset));
  FDRE \could_multi_bursts.addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[57]_i_1_n_5 ),
        .Q(m_axi_gmem0_ARADDR[54]),
        .R(reset));
  FDRE \could_multi_bursts.addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[57]_i_1_n_4 ),
        .Q(m_axi_gmem0_ARADDR[55]),
        .R(reset));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[57]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[53]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[57]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[57]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[57]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[57]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[57]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[57]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[57]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[57]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[57]_i_2_n_0 ,\could_multi_bursts.addr_buf[57]_i_3_n_0 ,\could_multi_bursts.addr_buf[57]_i_4_n_0 ,\could_multi_bursts.addr_buf[57]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[61]_i_1_n_7 ),
        .Q(m_axi_gmem0_ARADDR[56]),
        .R(reset));
  FDRE \could_multi_bursts.addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[61]_i_1_n_6 ),
        .Q(m_axi_gmem0_ARADDR[57]),
        .R(reset));
  FDRE \could_multi_bursts.addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[5]_i_1_n_4 ),
        .Q(m_axi_gmem0_ARADDR[3]),
        .R(reset));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[5]_i_1 
       (.CI(1'b0),
        .CO({\could_multi_bursts.addr_buf_reg[5]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[5]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[5]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\could_multi_bursts.addr_buf[5]_i_2_n_0 ,\could_multi_bursts.addr_buf[5]_i_3_n_0 ,\could_multi_bursts.addr_buf[5]_i_4_n_0 ,\could_multi_bursts.addr_buf[5]_i_5_n_0 }),
        .O({\could_multi_bursts.addr_buf_reg[5]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[5]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[5]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[5]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[5]_i_6_n_0 ,\could_multi_bursts.addr_buf[5]_i_7_n_0 ,\could_multi_bursts.addr_buf[5]_i_8_n_0 ,\could_multi_bursts.addr_buf[5]_i_9_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[61]_i_1_n_5 ),
        .Q(m_axi_gmem0_ARADDR[58]),
        .R(reset));
  FDRE \could_multi_bursts.addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[61]_i_1_n_4 ),
        .Q(m_axi_gmem0_ARADDR[59]),
        .R(reset));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[61]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[57]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[61]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[61]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[61]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[61]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[61]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[61]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[61]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[61]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[61]_i_2_n_0 ,\could_multi_bursts.addr_buf[61]_i_3_n_0 ,\could_multi_bursts.addr_buf[61]_i_4_n_0 ,\could_multi_bursts.addr_buf[61]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[63]_i_2_n_7 ),
        .Q(m_axi_gmem0_ARADDR[60]),
        .R(reset));
  FDRE \could_multi_bursts.addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[63]_i_2_n_6 ),
        .Q(m_axi_gmem0_ARADDR[61]),
        .R(reset));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[63]_i_2 
       (.CI(\could_multi_bursts.addr_buf_reg[61]_i_1_n_0 ),
        .CO({\NLW_could_multi_bursts.addr_buf_reg[63]_i_2_CO_UNCONNECTED [3:1],\could_multi_bursts.addr_buf_reg[63]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.addr_buf_reg[63]_i_2_O_UNCONNECTED [3:2],\could_multi_bursts.addr_buf_reg[63]_i_2_n_6 ,\could_multi_bursts.addr_buf_reg[63]_i_2_n_7 }),
        .S({1'b0,1'b0,\could_multi_bursts.addr_buf[63]_i_3_n_0 ,\could_multi_bursts.addr_buf[63]_i_4_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[9]_i_1_n_7 ),
        .Q(m_axi_gmem0_ARADDR[4]),
        .R(reset));
  FDRE \could_multi_bursts.addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[9]_i_1_n_6 ),
        .Q(m_axi_gmem0_ARADDR[5]),
        .R(reset));
  FDRE \could_multi_bursts.addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[9]_i_1_n_5 ),
        .Q(m_axi_gmem0_ARADDR[6]),
        .R(reset));
  FDRE \could_multi_bursts.addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_buf_reg[9]_i_1_n_4 ),
        .Q(m_axi_gmem0_ARADDR[7]),
        .R(reset));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[9]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[5]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[9]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[9]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[9]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\could_multi_bursts.addr_buf[9]_i_2_n_0 }),
        .O({\could_multi_bursts.addr_buf_reg[9]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[9]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[9]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[9]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[9]_i_3_n_0 ,\could_multi_bursts.addr_buf[9]_i_4_n_0 ,\could_multi_bursts.addr_buf[9]_i_5_n_0 ,\could_multi_bursts.addr_buf[9]_i_6_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_step[2]_i_1 
       (.I0(\could_multi_bursts.last_loop_reg_n_0 ),
        .I1(\sect_len_buf_reg_n_0_[0] ),
        .O(\could_multi_bursts.addr_step[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h48)) 
    \could_multi_bursts.addr_step[3]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .I2(\sect_len_buf_reg_n_0_[1] ),
        .O(\could_multi_bursts.addr_step[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h7080)) 
    \could_multi_bursts.addr_step[4]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\sect_len_buf_reg_n_0_[1] ),
        .I2(\could_multi_bursts.last_loop_reg_n_0 ),
        .I3(\sect_len_buf_reg_n_0_[2] ),
        .O(\could_multi_bursts.addr_step[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'h7F008000)) 
    \could_multi_bursts.addr_step[5]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[1] ),
        .I1(\sect_len_buf_reg_n_0_[0] ),
        .I2(\sect_len_buf_reg_n_0_[2] ),
        .I3(\could_multi_bursts.last_loop_reg_n_0 ),
        .I4(\sect_len_buf_reg_n_0_[3] ),
        .O(\could_multi_bursts.addr_step[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'h8F0F0F0F)) 
    \could_multi_bursts.addr_step[6]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[3] ),
        .I1(\sect_len_buf_reg_n_0_[1] ),
        .I2(\could_multi_bursts.last_loop_reg_n_0 ),
        .I3(\sect_len_buf_reg_n_0_[0] ),
        .I4(\sect_len_buf_reg_n_0_[2] ),
        .O(\could_multi_bursts.addr_step[6]_i_1_n_0 ));
  FDRE \could_multi_bursts.addr_step_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step[2]_i_1_n_0 ),
        .Q(\could_multi_bursts.addr_step [2]),
        .R(reset));
  FDRE \could_multi_bursts.addr_step_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step[3]_i_1_n_0 ),
        .Q(\could_multi_bursts.addr_step [3]),
        .R(reset));
  FDRE \could_multi_bursts.addr_step_reg[4] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step[4]_i_1_n_0 ),
        .Q(\could_multi_bursts.addr_step [4]),
        .R(reset));
  FDRE \could_multi_bursts.addr_step_reg[5] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step[5]_i_1_n_0 ),
        .Q(\could_multi_bursts.addr_step [5]),
        .R(reset));
  FDRE \could_multi_bursts.addr_step_reg[6] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.addr_step[6]_i_1_n_0 ),
        .Q(\could_multi_bursts.addr_step [6]),
        .R(reset));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'hC0EA)) 
    \could_multi_bursts.burst_valid_i_2 
       (.I0(\could_multi_bursts.burst_valid_reg_0 ),
        .I1(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I2(ost_ctrl_ready),
        .I3(m_axi_gmem0_ARREADY),
        .O(\could_multi_bursts.burst_valid_i_2_n_0 ));
  FDRE \could_multi_bursts.burst_valid_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.burst_valid_i_2_n_0 ),
        .Q(\could_multi_bursts.burst_valid_reg_0 ),
        .R(reset));
  FDRE \could_multi_bursts.first_loop_reg 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(p_16_in),
        .Q(\could_multi_bursts.first_loop ),
        .R(reset));
  LUT6 #(
    .INIT(64'h0200FFFF02000000)) 
    \could_multi_bursts.last_loop_i_1 
       (.I0(\could_multi_bursts.last_loop_i_2_n_0 ),
        .I1(p_0_in[5]),
        .I2(p_0_in[3]),
        .I3(\could_multi_bursts.last_loop_i_3_n_0 ),
        .I4(p_16_in),
        .I5(\could_multi_bursts.last_loop_i_4_n_0 ),
        .O(\could_multi_bursts.last_loop_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \could_multi_bursts.last_loop_i_2 
       (.I0(\could_multi_bursts.last_loop_i_5_n_0 ),
        .I1(beat_len[6]),
        .I2(\could_multi_bursts.last_loop_i_6_n_0 ),
        .I3(single_sect__18),
        .I4(beat_len[4]),
        .O(\could_multi_bursts.last_loop_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00053305)) 
    \could_multi_bursts.last_loop_i_3 
       (.I0(\could_multi_bursts.last_loop_i_7_n_0 ),
        .I1(beat_len[5]),
        .I2(\could_multi_bursts.last_loop_i_8_n_0 ),
        .I3(single_sect__18),
        .I4(beat_len[8]),
        .O(\could_multi_bursts.last_loop_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \could_multi_bursts.last_loop_i_4 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I4(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .I5(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .O(\could_multi_bursts.last_loop_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'hEFE3)) 
    \could_multi_bursts.last_loop_i_5 
       (.I0(end_from_4k[6]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[6]),
        .O(\could_multi_bursts.last_loop_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'hEFE3)) 
    \could_multi_bursts.last_loop_i_6 
       (.I0(end_from_4k[4]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[4]),
        .O(\could_multi_bursts.last_loop_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'hEFE3)) 
    \could_multi_bursts.last_loop_i_7 
       (.I0(end_from_4k[5]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[5]),
        .O(\could_multi_bursts.last_loop_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'hEFE3)) 
    \could_multi_bursts.last_loop_i_8 
       (.I0(end_from_4k[8]),
        .I1(first_sect_reg_n_0),
        .I2(last_sect_reg_n_0),
        .I3(start_to_4k[8]),
        .O(\could_multi_bursts.last_loop_i_8_n_0 ));
  FDRE \could_multi_bursts.last_loop_reg 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.last_loop_i_1_n_0 ),
        .Q(\could_multi_bursts.last_loop_reg_n_0 ),
        .R(reset));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.len_buf[0]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.len_tmp [0]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.len_buf[1]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[1] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.len_tmp [1]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.len_buf[2]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[2] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.len_tmp [2]));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \could_multi_bursts.len_buf[3]_i_1 
       (.I0(\sect_len_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.len_tmp [3]));
  FDRE \could_multi_bursts.len_buf_reg[0] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.len_tmp [0]),
        .Q(m_axi_gmem0_ARLEN[0]),
        .R(reset));
  FDRE \could_multi_bursts.len_buf_reg[1] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.len_tmp [1]),
        .Q(m_axi_gmem0_ARLEN[1]),
        .R(reset));
  FDRE \could_multi_bursts.len_buf_reg[2] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.len_tmp [2]),
        .Q(m_axi_gmem0_ARLEN[2]),
        .R(reset));
  FDRE \could_multi_bursts.len_buf_reg[3] 
       (.C(ap_clk),
        .CE(ost_ctrl_valid),
        .D(\could_multi_bursts.len_tmp [3]),
        .Q(m_axi_gmem0_ARLEN[3]),
        .R(reset));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \could_multi_bursts.loop_cnt[0]_i_1 
       (.I0(p_0_in[0]),
        .I1(p_16_in),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .O(\could_multi_bursts.loop_cnt[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \could_multi_bursts.loop_cnt[0]_i_2 
       (.I0(beat_len[4]),
        .I1(single_sect__18),
        .I2(end_from_4k[4]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[4]),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'hF909)) 
    \could_multi_bursts.loop_cnt[1]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I2(p_16_in),
        .I3(p_0_in[1]),
        .O(\could_multi_bursts.loop_cnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \could_multi_bursts.loop_cnt[1]_i_2 
       (.I0(beat_len[5]),
        .I1(single_sect__18),
        .I2(end_from_4k[5]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[5]),
        .O(p_0_in[1]));
  LUT5 #(
    .INIT(32'hFFA900A9)) 
    \could_multi_bursts.loop_cnt[2]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(p_16_in),
        .I4(p_0_in[2]),
        .O(\could_multi_bursts.loop_cnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \could_multi_bursts.loop_cnt[2]_i_2 
       (.I0(beat_len[6]),
        .I1(single_sect__18),
        .I2(end_from_4k[6]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[6]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hFFFFAAA90000AAA9)) 
    \could_multi_bursts.loop_cnt[3]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I4(p_16_in),
        .I5(p_0_in[3]),
        .O(\could_multi_bursts.loop_cnt[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \could_multi_bursts.loop_cnt[3]_i_2 
       (.I0(beat_len[7]),
        .I1(single_sect__18),
        .I2(end_from_4k[7]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[7]),
        .O(p_0_in[3]));
  LUT4 #(
    .INIT(16'hF909)) 
    \could_multi_bursts.loop_cnt[4]_i_1 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .I1(\could_multi_bursts.loop_cnt[4]_i_2_n_0 ),
        .I2(p_16_in),
        .I3(p_0_in[4]),
        .O(\could_multi_bursts.loop_cnt[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \could_multi_bursts.loop_cnt[4]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .O(\could_multi_bursts.loop_cnt[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \could_multi_bursts.loop_cnt[4]_i_3 
       (.I0(beat_len[8]),
        .I1(single_sect__18),
        .I2(end_from_4k[8]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[8]),
        .O(p_0_in[4]));
  LUT5 #(
    .INIT(32'hCFAA00AA)) 
    \could_multi_bursts.loop_cnt[5]_i_1 
       (.I0(req_handling_reg_n_0),
        .I1(m_axi_gmem0_ARREADY),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I4(ost_ctrl_ready),
        .O(\could_multi_bursts.last_loop ));
  LUT4 #(
    .INIT(16'hF909)) 
    \could_multi_bursts.loop_cnt[5]_i_2 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .I1(\could_multi_bursts.loop_cnt[5]_i_3_n_0 ),
        .I2(p_16_in),
        .I3(p_0_in[5]),
        .O(\could_multi_bursts.loop_cnt[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \could_multi_bursts.loop_cnt[5]_i_3 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I4(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .O(\could_multi_bursts.loop_cnt[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \could_multi_bursts.loop_cnt[5]_i_4 
       (.I0(beat_len[9]),
        .I1(single_sect__18),
        .I2(end_from_4k[9]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[9]),
        .O(p_0_in[5]));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[0]_i_1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .R(reset));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[1]_i_1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .R(reset));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[2]_i_1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .R(reset));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[3]_i_1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .R(reset));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[4]_i_1_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .R(reset));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[5]_i_2_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .R(reset));
  LUT6 #(
    .INIT(64'hFFFFFFFF44C4CCCC)) 
    \could_multi_bursts.sect_handling_i_1 
       (.I0(ost_ctrl_ready),
        .I1(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(m_axi_gmem0_ARREADY),
        .I4(\could_multi_bursts.last_loop_reg_n_0 ),
        .I5(req_handling_reg_n_0),
        .O(\could_multi_bursts.sect_handling_i_1_n_0 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.sect_handling_i_1_n_0 ),
        .Q(\could_multi_bursts.sect_handling_reg_n_0 ),
        .R(reset));
  FDRE \end_from_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_150),
        .Q(end_from_4k[0]),
        .R(reset));
  FDRE \end_from_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_149),
        .Q(end_from_4k[1]),
        .R(reset));
  FDRE \end_from_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_148),
        .Q(end_from_4k[2]),
        .R(reset));
  FDRE \end_from_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_147),
        .Q(end_from_4k[3]),
        .R(reset));
  FDRE \end_from_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_146),
        .Q(end_from_4k[4]),
        .R(reset));
  FDRE \end_from_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_145),
        .Q(end_from_4k[5]),
        .R(reset));
  FDRE \end_from_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_144),
        .Q(end_from_4k[6]),
        .R(reset));
  FDRE \end_from_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_143),
        .Q(end_from_4k[7]),
        .R(reset));
  FDRE \end_from_4k_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_142),
        .Q(end_from_4k[8]),
        .R(reset));
  FDRE \end_from_4k_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_141),
        .Q(end_from_4k[9]),
        .R(reset));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'h8A000000)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_1__0 
       (.I0(\fifo_depth_gt1_gen.dout_reg[0] ),
        .I1(m_axi_gmem0_ARREADY),
        .I2(\could_multi_bursts.burst_valid_reg_0 ),
        .I3(\could_multi_bursts.sect_handling_reg_n_0 ),
        .I4(ost_ctrl_ready),
        .O(we));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2 
       (.I0(last_sect_buf),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(ost_ctrl_info));
  FDRE first_sect_reg
       (.C(ap_clk),
        .CE(first_sect),
        .D(next_req),
        .Q(first_sect_reg_n_0),
        .R(reset));
  LUT2 #(
    .INIT(4'hE)) 
    last_sect_buf_i_1
       (.I0(single_sect__18),
        .I1(last_sect_reg_n_0),
        .O(last_sect_tmp));
  FDRE last_sect_buf_reg
       (.C(ap_clk),
        .CE(p_16_in),
        .D(last_sect_tmp),
        .Q(last_sect_buf),
        .R(reset));
  LUT6 #(
    .INIT(64'h0044034700000000)) 
    last_sect_i_10__0
       (.I0(sect_total[10]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[10]),
        .I3(sect_total[11]),
        .I4(sect_total_buf_reg[11]),
        .I5(last_sect_i_13_n_0),
        .O(last_sect_i_10__0_n_0));
  LUT5 #(
    .INIT(32'h00053305)) 
    last_sect_i_11__0
       (.I0(sect_total_buf_reg[4]),
        .I1(sect_total[4]),
        .I2(sect_total_buf_reg[3]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total[3]),
        .O(last_sect_i_11__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'h47)) 
    last_sect_i_12
       (.I0(sect_total[15]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[15]),
        .O(last_sect_i_12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'h47)) 
    last_sect_i_13
       (.I0(sect_total[13]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[13]),
        .O(last_sect_i_13_n_0));
  LUT6 #(
    .INIT(64'h8000FFFF80000000)) 
    last_sect_i_2
       (.I0(last_sect_i_3_n_0),
        .I1(last_sect_i_4_n_0),
        .I2(last_sect_i_5_n_0),
        .I3(last_sect_i_6_n_0),
        .I4(p_16_in),
        .I5(last_sect_reg_n_0),
        .O(last_sect_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000001)) 
    last_sect_i_3
       (.I0(sect_total_buf_reg[6]),
        .I1(sect_total_buf_reg[7]),
        .I2(sect_total_buf_reg[2]),
        .I3(sect_total_buf_reg[1]),
        .I4(first_sect_reg_n_0),
        .I5(last_sect_i_7_n_0),
        .O(last_sect_i_3_n_0));
  LUT6 #(
    .INIT(64'h00002020000A202A)) 
    last_sect_i_4
       (.I0(last_sect_i_8_n_0),
        .I1(sect_total[8]),
        .I2(first_sect_reg_n_0),
        .I3(sect_total_buf_reg[8]),
        .I4(sect_total[9]),
        .I5(sect_total_buf_reg[9]),
        .O(last_sect_i_4_n_0));
  LUT6 #(
    .INIT(64'h02000200020002AA)) 
    last_sect_i_5
       (.I0(last_sect_i_9__0_n_0),
        .I1(sect_total[17]),
        .I2(sect_total[16]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total_buf_reg[17]),
        .I5(sect_total_buf_reg[16]),
        .O(last_sect_i_5_n_0));
  LUT6 #(
    .INIT(64'h02000200020002AA)) 
    last_sect_i_6
       (.I0(last_sect_i_10__0_n_0),
        .I1(sect_total[14]),
        .I2(sect_total[12]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total_buf_reg[14]),
        .I5(sect_total_buf_reg[12]),
        .O(last_sect_i_6_n_0));
  LUT5 #(
    .INIT(32'h00000002)) 
    last_sect_i_7
       (.I0(first_sect_reg_n_0),
        .I1(sect_total[1]),
        .I2(sect_total[2]),
        .I3(sect_total[7]),
        .I4(sect_total[6]),
        .O(last_sect_i_7_n_0));
  LUT6 #(
    .INIT(64'h008830B800000000)) 
    last_sect_i_8
       (.I0(sect_total[0]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[0]),
        .I3(sect_total[5]),
        .I4(sect_total_buf_reg[5]),
        .I5(last_sect_i_11__0_n_0),
        .O(last_sect_i_8_n_0));
  LUT6 #(
    .INIT(64'h0044034700000000)) 
    last_sect_i_9__0
       (.I0(sect_total[19]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[19]),
        .I3(sect_total[18]),
        .I4(sect_total_buf_reg[18]),
        .I5(last_sect_i_12_n_0),
        .O(last_sect_i_9__0_n_0));
  FDRE last_sect_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_5),
        .Q(last_sect_reg_n_0),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry
       (.CI(1'b0),
        .CO({plusOp_carry_n_0,plusOp_carry_n_1,plusOp_carry_n_2,plusOp_carry_n_3}),
        .CYINIT(sect_cnt[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[4:1]),
        .S(sect_cnt[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__0
       (.CI(plusOp_carry_n_0),
        .CO({plusOp_carry__0_n_0,plusOp_carry__0_n_1,plusOp_carry__0_n_2,plusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[8:5]),
        .S(sect_cnt[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__1
       (.CI(plusOp_carry__0_n_0),
        .CO({plusOp_carry__1_n_0,plusOp_carry__1_n_1,plusOp_carry__1_n_2,plusOp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[12:9]),
        .S(sect_cnt[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__10
       (.CI(plusOp_carry__9_n_0),
        .CO({plusOp_carry__10_n_0,plusOp_carry__10_n_1,plusOp_carry__10_n_2,plusOp_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[48:45]),
        .S(sect_cnt[48:45]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__11
       (.CI(plusOp_carry__10_n_0),
        .CO({NLW_plusOp_carry__11_CO_UNCONNECTED[3:2],plusOp_carry__11_n_2,plusOp_carry__11_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_plusOp_carry__11_O_UNCONNECTED[3],plusOp[51:49]}),
        .S({1'b0,sect_cnt[51:49]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__2
       (.CI(plusOp_carry__1_n_0),
        .CO({plusOp_carry__2_n_0,plusOp_carry__2_n_1,plusOp_carry__2_n_2,plusOp_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[16:13]),
        .S(sect_cnt[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__3
       (.CI(plusOp_carry__2_n_0),
        .CO({plusOp_carry__3_n_0,plusOp_carry__3_n_1,plusOp_carry__3_n_2,plusOp_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[20:17]),
        .S(sect_cnt[20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__4
       (.CI(plusOp_carry__3_n_0),
        .CO({plusOp_carry__4_n_0,plusOp_carry__4_n_1,plusOp_carry__4_n_2,plusOp_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[24:21]),
        .S(sect_cnt[24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__5
       (.CI(plusOp_carry__4_n_0),
        .CO({plusOp_carry__5_n_0,plusOp_carry__5_n_1,plusOp_carry__5_n_2,plusOp_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[28:25]),
        .S(sect_cnt[28:25]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__6
       (.CI(plusOp_carry__5_n_0),
        .CO({plusOp_carry__6_n_0,plusOp_carry__6_n_1,plusOp_carry__6_n_2,plusOp_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[32:29]),
        .S(sect_cnt[32:29]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__7
       (.CI(plusOp_carry__6_n_0),
        .CO({plusOp_carry__7_n_0,plusOp_carry__7_n_1,plusOp_carry__7_n_2,plusOp_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[36:33]),
        .S(sect_cnt[36:33]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__8
       (.CI(plusOp_carry__7_n_0),
        .CO({plusOp_carry__8_n_0,plusOp_carry__8_n_1,plusOp_carry__8_n_2,plusOp_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[40:37]),
        .S(sect_cnt[40:37]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__9
       (.CI(plusOp_carry__8_n_0),
        .CO({plusOp_carry__9_n_0,plusOp_carry__9_n_1,plusOp_carry__9_n_2,plusOp_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(plusOp[44:41]),
        .S(sect_cnt[44:41]));
  FDRE req_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_1),
        .Q(req_handling_reg_n_0),
        .R(reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_reg_slice__parameterized1 rs_req
       (.D({rs_req_n_7,rs_req_n_8,rs_req_n_9,rs_req_n_10,rs_req_n_11,rs_req_n_12,rs_req_n_13,rs_req_n_14,rs_req_n_15,rs_req_n_16,rs_req_n_17,rs_req_n_18,rs_req_n_19,rs_req_n_20,rs_req_n_21,rs_req_n_22,rs_req_n_23,rs_req_n_24,rs_req_n_25,rs_req_n_26,rs_req_n_27,rs_req_n_28,rs_req_n_29,rs_req_n_30,rs_req_n_31,rs_req_n_32,rs_req_n_33,rs_req_n_34,rs_req_n_35,rs_req_n_36,rs_req_n_37,rs_req_n_38,rs_req_n_39,rs_req_n_40,rs_req_n_41,rs_req_n_42,rs_req_n_43,rs_req_n_44,rs_req_n_45,rs_req_n_46,rs_req_n_47,rs_req_n_48,rs_req_n_49,rs_req_n_50,rs_req_n_51,rs_req_n_52,rs_req_n_53,rs_req_n_54,rs_req_n_55,rs_req_n_56,rs_req_n_57,rs_req_n_58}),
        .E(first_sect),
        .Q({rs_req_n_59,rs_req_n_60,rs_req_n_61,rs_req_n_62,rs_req_n_63,rs_req_n_64,rs_req_n_65,rs_req_n_66,rs_req_n_67,rs_req_n_68,rs_req_n_69,rs_req_n_70,rs_req_n_71,rs_req_n_72,rs_req_n_73,rs_req_n_74,rs_req_n_75,rs_req_n_76,rs_req_n_77,rs_req_n_78,rs_req_n_79,rs_req_n_80,rs_req_n_81,rs_req_n_82,rs_req_n_83,rs_req_n_84,rs_req_n_85,rs_req_n_86,rs_req_n_87,rs_req_n_88,rs_req_n_89,rs_req_n_90,rs_req_n_91,rs_req_n_92,rs_req_n_93,rs_req_n_94,rs_req_n_95,rs_req_n_96,rs_req_n_97,rs_req_n_98,rs_req_n_99,rs_req_n_100,rs_req_n_101,rs_req_n_102,rs_req_n_103,rs_req_n_104,rs_req_n_105,rs_req_n_106,rs_req_n_107,rs_req_n_108,rs_req_n_109,rs_req_n_110,rs_req_n_111,rs_req_n_112,rs_req_n_113,rs_req_n_114,rs_req_n_115,rs_req_n_116,rs_req_n_117,rs_req_n_118,rs_req_n_119,rs_req_n_120}),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(rs_req_n_5),
        .\data_p1_reg[77]_0 ({rs_req_n_141,rs_req_n_142,rs_req_n_143,rs_req_n_144,rs_req_n_145,rs_req_n_146,rs_req_n_147,rs_req_n_148,rs_req_n_149,rs_req_n_150}),
        .\data_p1_reg[77]_1 ({rs_req_n_151,rs_req_n_152,rs_req_n_153,rs_req_n_154,rs_req_n_155,rs_req_n_156,rs_req_n_157,rs_req_n_158,rs_req_n_159,rs_req_n_160}),
        .\data_p1_reg[81]_0 (SHIFT_RIGHT),
        .\data_p2_reg[81]_0 (D),
        .\data_p2_reg[81]_1 (E),
        .if_full_n(if_full_n),
        .last_sect_reg(rs_req_n_1),
        .last_sect_reg_0(last_sect_i_2_n_0),
        .m_axi_gmem0_ARREADY(m_axi_gmem0_ARREADY),
        .next_req(next_req),
        .ost_ctrl_ready(ost_ctrl_ready),
        .p_16_in(p_16_in),
        .plusOp(plusOp),
        .req_handling_reg(last_sect_reg_n_0),
        .req_handling_reg_0(req_handling_reg_n_0),
        .reset(reset),
        .s_ready_t_reg_0(s_ready_t_reg),
        .s_ready_t_reg_1(s_ready_t_reg_0),
        .\sect_cnt_reg[0] (sect_cnt[0]),
        .\sect_total[19]_i_5_0 (sect_total),
        .\sect_total_buf_reg[0] (\could_multi_bursts.burst_valid_reg_0 ),
        .\sect_total_buf_reg[0]_0 (\could_multi_bursts.last_loop_reg_n_0 ),
        .\sect_total_buf_reg[0]_1 (\could_multi_bursts.sect_handling_reg_n_0 ),
        .single_sect__18(single_sect__18));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[10] ),
        .O(sect_addr[10]));
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(p_16_in),
        .I2(ap_rst_n),
        .O(\sect_addr_buf[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1 
       (.I0(\start_addr_reg_n_0_[12] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[0]),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1 
       (.I0(\start_addr_reg_n_0_[13] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[1]),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1 
       (.I0(\start_addr_reg_n_0_[14] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[2]),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1 
       (.I0(\start_addr_reg_n_0_[15] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[3]),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1 
       (.I0(\start_addr_reg_n_0_[16] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[4]),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1 
       (.I0(\start_addr_reg_n_0_[17] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[5]),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1 
       (.I0(\start_addr_reg_n_0_[18] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[6]),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1 
       (.I0(\start_addr_reg_n_0_[19] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[7]),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1 
       (.I0(\start_addr_reg_n_0_[20] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[8]),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1 
       (.I0(\start_addr_reg_n_0_[21] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[9]),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1 
       (.I0(\start_addr_reg_n_0_[22] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[10]),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1 
       (.I0(\start_addr_reg_n_0_[23] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[11]),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1 
       (.I0(\start_addr_reg_n_0_[24] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[12]),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1 
       (.I0(\start_addr_reg_n_0_[25] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[13]),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1 
       (.I0(\start_addr_reg_n_0_[26] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[14]),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1 
       (.I0(\start_addr_reg_n_0_[27] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[15]),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1 
       (.I0(\start_addr_reg_n_0_[28] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[16]),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1 
       (.I0(\start_addr_reg_n_0_[29] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[17]),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1 
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[18]),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1 
       (.I0(\start_addr_reg_n_0_[31] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[19]),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[32]_i_1 
       (.I0(\start_addr_reg_n_0_[32] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[20]),
        .O(sect_addr[32]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[33]_i_1 
       (.I0(\start_addr_reg_n_0_[33] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[21]),
        .O(sect_addr[33]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[34]_i_1 
       (.I0(\start_addr_reg_n_0_[34] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[22]),
        .O(sect_addr[34]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[35]_i_1 
       (.I0(\start_addr_reg_n_0_[35] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[23]),
        .O(sect_addr[35]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[36]_i_1 
       (.I0(\start_addr_reg_n_0_[36] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[24]),
        .O(sect_addr[36]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[37]_i_1 
       (.I0(\start_addr_reg_n_0_[37] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[25]),
        .O(sect_addr[37]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[38]_i_1 
       (.I0(\start_addr_reg_n_0_[38] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[26]),
        .O(sect_addr[38]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[39]_i_1 
       (.I0(\start_addr_reg_n_0_[39] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[27]),
        .O(sect_addr[39]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[40]_i_1 
       (.I0(\start_addr_reg_n_0_[40] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[28]),
        .O(sect_addr[40]));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[41]_i_1 
       (.I0(\start_addr_reg_n_0_[41] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[29]),
        .O(sect_addr[41]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[42]_i_1 
       (.I0(\start_addr_reg_n_0_[42] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[30]),
        .O(sect_addr[42]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[43]_i_1 
       (.I0(\start_addr_reg_n_0_[43] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[31]),
        .O(sect_addr[43]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[44]_i_1 
       (.I0(\start_addr_reg_n_0_[44] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[32]),
        .O(sect_addr[44]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[45]_i_1 
       (.I0(\start_addr_reg_n_0_[45] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[33]),
        .O(sect_addr[45]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[46]_i_1 
       (.I0(\start_addr_reg_n_0_[46] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[34]),
        .O(sect_addr[46]));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[47]_i_1 
       (.I0(\start_addr_reg_n_0_[47] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[35]),
        .O(sect_addr[47]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[48]_i_1 
       (.I0(\start_addr_reg_n_0_[48] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[36]),
        .O(sect_addr[48]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[49]_i_1 
       (.I0(\start_addr_reg_n_0_[49] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[37]),
        .O(sect_addr[49]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[50]_i_1 
       (.I0(\start_addr_reg_n_0_[50] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[38]),
        .O(sect_addr[50]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[51]_i_1 
       (.I0(\start_addr_reg_n_0_[51] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[39]),
        .O(sect_addr[51]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[52]_i_1 
       (.I0(\start_addr_reg_n_0_[52] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[40]),
        .O(sect_addr[52]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[53]_i_1 
       (.I0(\start_addr_reg_n_0_[53] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[41]),
        .O(sect_addr[53]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[54]_i_1 
       (.I0(\start_addr_reg_n_0_[54] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[42]),
        .O(sect_addr[54]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[55]_i_1 
       (.I0(\start_addr_reg_n_0_[55] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[43]),
        .O(sect_addr[55]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[56]_i_1 
       (.I0(\start_addr_reg_n_0_[56] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[44]),
        .O(sect_addr[56]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[57]_i_1 
       (.I0(\start_addr_reg_n_0_[57] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[45]),
        .O(sect_addr[57]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[58]_i_1 
       (.I0(\start_addr_reg_n_0_[58] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[46]),
        .O(sect_addr[58]));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[59]_i_1 
       (.I0(\start_addr_reg_n_0_[59] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[47]),
        .O(sect_addr[59]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[60]_i_1 
       (.I0(\start_addr_reg_n_0_[60] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[48]),
        .O(sect_addr[60]));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[61]_i_1 
       (.I0(\start_addr_reg_n_0_[61] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[49]),
        .O(sect_addr[61]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[62]_i_1 
       (.I0(\start_addr_reg_n_0_[62] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[50]),
        .O(sect_addr[62]));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[63]_i_2 
       (.I0(\start_addr_reg_n_0_[63] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[51]),
        .O(sect_addr[63]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[10]),
        .Q(sect_addr_buf[10]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[11]),
        .Q(sect_addr_buf[11]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[12]),
        .Q(sect_addr_buf[12]),
        .R(reset));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[13]),
        .Q(sect_addr_buf[13]),
        .R(reset));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[14]),
        .Q(sect_addr_buf[14]),
        .R(reset));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[15]),
        .Q(sect_addr_buf[15]),
        .R(reset));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[16]),
        .Q(sect_addr_buf[16]),
        .R(reset));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[17]),
        .Q(sect_addr_buf[17]),
        .R(reset));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[18]),
        .Q(sect_addr_buf[18]),
        .R(reset));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[19]),
        .Q(sect_addr_buf[19]),
        .R(reset));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[20]),
        .Q(sect_addr_buf[20]),
        .R(reset));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[21]),
        .Q(sect_addr_buf[21]),
        .R(reset));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[22]),
        .Q(sect_addr_buf[22]),
        .R(reset));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[23]),
        .Q(sect_addr_buf[23]),
        .R(reset));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[24]),
        .Q(sect_addr_buf[24]),
        .R(reset));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[25]),
        .Q(sect_addr_buf[25]),
        .R(reset));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[26]),
        .Q(sect_addr_buf[26]),
        .R(reset));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[27]),
        .Q(sect_addr_buf[27]),
        .R(reset));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[28]),
        .Q(sect_addr_buf[28]),
        .R(reset));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[29]),
        .Q(sect_addr_buf[29]),
        .R(reset));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[2]),
        .Q(sect_addr_buf[2]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[30]),
        .Q(sect_addr_buf[30]),
        .R(reset));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[31]),
        .Q(sect_addr_buf[31]),
        .R(reset));
  FDRE \sect_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[32]),
        .Q(sect_addr_buf[32]),
        .R(reset));
  FDRE \sect_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[33]),
        .Q(sect_addr_buf[33]),
        .R(reset));
  FDRE \sect_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[34]),
        .Q(sect_addr_buf[34]),
        .R(reset));
  FDRE \sect_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[35]),
        .Q(sect_addr_buf[35]),
        .R(reset));
  FDRE \sect_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[36]),
        .Q(sect_addr_buf[36]),
        .R(reset));
  FDRE \sect_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[37]),
        .Q(sect_addr_buf[37]),
        .R(reset));
  FDRE \sect_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[38]),
        .Q(sect_addr_buf[38]),
        .R(reset));
  FDRE \sect_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[39]),
        .Q(sect_addr_buf[39]),
        .R(reset));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[3]),
        .Q(sect_addr_buf[3]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[40]),
        .Q(sect_addr_buf[40]),
        .R(reset));
  FDRE \sect_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[41]),
        .Q(sect_addr_buf[41]),
        .R(reset));
  FDRE \sect_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[42]),
        .Q(sect_addr_buf[42]),
        .R(reset));
  FDRE \sect_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[43]),
        .Q(sect_addr_buf[43]),
        .R(reset));
  FDRE \sect_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[44]),
        .Q(sect_addr_buf[44]),
        .R(reset));
  FDRE \sect_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[45]),
        .Q(sect_addr_buf[45]),
        .R(reset));
  FDRE \sect_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[46]),
        .Q(sect_addr_buf[46]),
        .R(reset));
  FDRE \sect_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[47]),
        .Q(sect_addr_buf[47]),
        .R(reset));
  FDRE \sect_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[48]),
        .Q(sect_addr_buf[48]),
        .R(reset));
  FDRE \sect_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[49]),
        .Q(sect_addr_buf[49]),
        .R(reset));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[4]),
        .Q(sect_addr_buf[4]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[50]),
        .Q(sect_addr_buf[50]),
        .R(reset));
  FDRE \sect_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[51]),
        .Q(sect_addr_buf[51]),
        .R(reset));
  FDRE \sect_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[52]),
        .Q(sect_addr_buf[52]),
        .R(reset));
  FDRE \sect_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[53]),
        .Q(sect_addr_buf[53]),
        .R(reset));
  FDRE \sect_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[54]),
        .Q(sect_addr_buf[54]),
        .R(reset));
  FDRE \sect_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[55]),
        .Q(sect_addr_buf[55]),
        .R(reset));
  FDRE \sect_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[56]),
        .Q(sect_addr_buf[56]),
        .R(reset));
  FDRE \sect_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[57]),
        .Q(sect_addr_buf[57]),
        .R(reset));
  FDRE \sect_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[58]),
        .Q(sect_addr_buf[58]),
        .R(reset));
  FDRE \sect_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[59]),
        .Q(sect_addr_buf[59]),
        .R(reset));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[5]),
        .Q(sect_addr_buf[5]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[60]),
        .Q(sect_addr_buf[60]),
        .R(reset));
  FDRE \sect_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[61]),
        .Q(sect_addr_buf[61]),
        .R(reset));
  FDRE \sect_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[62]),
        .Q(sect_addr_buf[62]),
        .R(reset));
  FDRE \sect_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[63]),
        .Q(sect_addr_buf[63]),
        .R(reset));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[6]),
        .Q(sect_addr_buf[6]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[7]),
        .Q(sect_addr_buf[7]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[8]),
        .Q(sect_addr_buf[8]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[9]),
        .Q(sect_addr_buf[9]),
        .R(\sect_addr_buf[11]_i_1_n_0 ));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_58),
        .Q(sect_cnt[0]),
        .R(reset));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_48),
        .Q(sect_cnt[10]),
        .R(reset));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_47),
        .Q(sect_cnt[11]),
        .R(reset));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_46),
        .Q(sect_cnt[12]),
        .R(reset));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_45),
        .Q(sect_cnt[13]),
        .R(reset));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_44),
        .Q(sect_cnt[14]),
        .R(reset));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_43),
        .Q(sect_cnt[15]),
        .R(reset));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_42),
        .Q(sect_cnt[16]),
        .R(reset));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_41),
        .Q(sect_cnt[17]),
        .R(reset));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_40),
        .Q(sect_cnt[18]),
        .R(reset));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_39),
        .Q(sect_cnt[19]),
        .R(reset));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_57),
        .Q(sect_cnt[1]),
        .R(reset));
  FDRE \sect_cnt_reg[20] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_38),
        .Q(sect_cnt[20]),
        .R(reset));
  FDRE \sect_cnt_reg[21] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_37),
        .Q(sect_cnt[21]),
        .R(reset));
  FDRE \sect_cnt_reg[22] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_36),
        .Q(sect_cnt[22]),
        .R(reset));
  FDRE \sect_cnt_reg[23] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_35),
        .Q(sect_cnt[23]),
        .R(reset));
  FDRE \sect_cnt_reg[24] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_34),
        .Q(sect_cnt[24]),
        .R(reset));
  FDRE \sect_cnt_reg[25] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_33),
        .Q(sect_cnt[25]),
        .R(reset));
  FDRE \sect_cnt_reg[26] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_32),
        .Q(sect_cnt[26]),
        .R(reset));
  FDRE \sect_cnt_reg[27] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_31),
        .Q(sect_cnt[27]),
        .R(reset));
  FDRE \sect_cnt_reg[28] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_30),
        .Q(sect_cnt[28]),
        .R(reset));
  FDRE \sect_cnt_reg[29] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_29),
        .Q(sect_cnt[29]),
        .R(reset));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_56),
        .Q(sect_cnt[2]),
        .R(reset));
  FDRE \sect_cnt_reg[30] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_28),
        .Q(sect_cnt[30]),
        .R(reset));
  FDRE \sect_cnt_reg[31] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_27),
        .Q(sect_cnt[31]),
        .R(reset));
  FDRE \sect_cnt_reg[32] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_26),
        .Q(sect_cnt[32]),
        .R(reset));
  FDRE \sect_cnt_reg[33] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_25),
        .Q(sect_cnt[33]),
        .R(reset));
  FDRE \sect_cnt_reg[34] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_24),
        .Q(sect_cnt[34]),
        .R(reset));
  FDRE \sect_cnt_reg[35] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_23),
        .Q(sect_cnt[35]),
        .R(reset));
  FDRE \sect_cnt_reg[36] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_22),
        .Q(sect_cnt[36]),
        .R(reset));
  FDRE \sect_cnt_reg[37] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_21),
        .Q(sect_cnt[37]),
        .R(reset));
  FDRE \sect_cnt_reg[38] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_20),
        .Q(sect_cnt[38]),
        .R(reset));
  FDRE \sect_cnt_reg[39] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_19),
        .Q(sect_cnt[39]),
        .R(reset));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_55),
        .Q(sect_cnt[3]),
        .R(reset));
  FDRE \sect_cnt_reg[40] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_18),
        .Q(sect_cnt[40]),
        .R(reset));
  FDRE \sect_cnt_reg[41] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_17),
        .Q(sect_cnt[41]),
        .R(reset));
  FDRE \sect_cnt_reg[42] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_16),
        .Q(sect_cnt[42]),
        .R(reset));
  FDRE \sect_cnt_reg[43] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_15),
        .Q(sect_cnt[43]),
        .R(reset));
  FDRE \sect_cnt_reg[44] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_14),
        .Q(sect_cnt[44]),
        .R(reset));
  FDRE \sect_cnt_reg[45] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_13),
        .Q(sect_cnt[45]),
        .R(reset));
  FDRE \sect_cnt_reg[46] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_12),
        .Q(sect_cnt[46]),
        .R(reset));
  FDRE \sect_cnt_reg[47] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_11),
        .Q(sect_cnt[47]),
        .R(reset));
  FDRE \sect_cnt_reg[48] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_10),
        .Q(sect_cnt[48]),
        .R(reset));
  FDRE \sect_cnt_reg[49] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_9),
        .Q(sect_cnt[49]),
        .R(reset));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_54),
        .Q(sect_cnt[4]),
        .R(reset));
  FDRE \sect_cnt_reg[50] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_8),
        .Q(sect_cnt[50]),
        .R(reset));
  FDRE \sect_cnt_reg[51] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_7),
        .Q(sect_cnt[51]),
        .R(reset));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_53),
        .Q(sect_cnt[5]),
        .R(reset));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_52),
        .Q(sect_cnt[6]),
        .R(reset));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_51),
        .Q(sect_cnt[7]),
        .R(reset));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_50),
        .Q(sect_cnt[8]),
        .R(reset));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_49),
        .Q(sect_cnt[9]),
        .R(reset));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \sect_len_buf[0]_i_1 
       (.I0(beat_len[0]),
        .I1(single_sect__18),
        .I2(end_from_4k[0]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[0]),
        .O(\sect_len_buf[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \sect_len_buf[1]_i_1 
       (.I0(beat_len[1]),
        .I1(single_sect__18),
        .I2(end_from_4k[1]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[1]),
        .O(\sect_len_buf[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \sect_len_buf[2]_i_1 
       (.I0(beat_len[2]),
        .I1(single_sect__18),
        .I2(end_from_4k[2]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[2]),
        .O(\sect_len_buf[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB888BB)) 
    \sect_len_buf[3]_i_1 
       (.I0(beat_len[3]),
        .I1(single_sect__18),
        .I2(end_from_4k[3]),
        .I3(first_sect_reg_n_0),
        .I4(last_sect_reg_n_0),
        .I5(start_to_4k[3]),
        .O(\sect_len_buf[3]_i_1_n_0 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_len_buf[0]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(reset));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_len_buf[1]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(reset));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_len_buf[2]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[2] ),
        .R(reset));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_len_buf[3]_i_1_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(reset));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_2 
       (.I0(sect_total[3]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[3]),
        .O(\sect_total_buf[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_3 
       (.I0(sect_total[2]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[2]),
        .O(\sect_total_buf[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_4 
       (.I0(sect_total[1]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[1]),
        .O(\sect_total_buf[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[0]_i_5 
       (.I0(sect_total[0]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[0]),
        .O(\sect_total_buf[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_2 
       (.I0(sect_total[15]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[15]),
        .O(\sect_total_buf[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_3 
       (.I0(sect_total[14]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[14]),
        .O(\sect_total_buf[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_4 
       (.I0(sect_total[13]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[13]),
        .O(\sect_total_buf[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[12]_i_5 
       (.I0(sect_total[12]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[12]),
        .O(\sect_total_buf[12]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_2 
       (.I0(sect_total[19]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[19]),
        .O(\sect_total_buf[16]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_3 
       (.I0(sect_total[18]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[18]),
        .O(\sect_total_buf[16]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_4 
       (.I0(sect_total[17]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[17]),
        .O(\sect_total_buf[16]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[16]_i_5 
       (.I0(sect_total[16]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[16]),
        .O(\sect_total_buf[16]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_2 
       (.I0(sect_total[7]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[7]),
        .O(\sect_total_buf[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_3 
       (.I0(sect_total[6]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[6]),
        .O(\sect_total_buf[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_4 
       (.I0(sect_total[5]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[5]),
        .O(\sect_total_buf[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[4]_i_5 
       (.I0(sect_total[4]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[4]),
        .O(\sect_total_buf[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_2 
       (.I0(sect_total[11]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[11]),
        .O(\sect_total_buf[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_3 
       (.I0(sect_total[10]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[10]),
        .O(\sect_total_buf[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_4 
       (.I0(sect_total[9]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[9]),
        .O(\sect_total_buf[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h47)) 
    \sect_total_buf[8]_i_5 
       (.I0(sect_total[8]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[8]),
        .O(\sect_total_buf[8]_i_5_n_0 ));
  FDRE \sect_total_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[0]_i_1_n_7 ),
        .Q(sect_total_buf_reg[0]),
        .R(reset));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\sect_total_buf_reg[0]_i_1_n_0 ,\sect_total_buf_reg[0]_i_1_n_1 ,\sect_total_buf_reg[0]_i_1_n_2 ,\sect_total_buf_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[0]_i_1_n_4 ,\sect_total_buf_reg[0]_i_1_n_5 ,\sect_total_buf_reg[0]_i_1_n_6 ,\sect_total_buf_reg[0]_i_1_n_7 }),
        .S({\sect_total_buf[0]_i_2_n_0 ,\sect_total_buf[0]_i_3_n_0 ,\sect_total_buf[0]_i_4_n_0 ,\sect_total_buf[0]_i_5_n_0 }));
  FDRE \sect_total_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[8]_i_1_n_5 ),
        .Q(sect_total_buf_reg[10]),
        .R(reset));
  FDRE \sect_total_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[8]_i_1_n_4 ),
        .Q(sect_total_buf_reg[11]),
        .R(reset));
  FDRE \sect_total_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[12]_i_1_n_7 ),
        .Q(sect_total_buf_reg[12]),
        .R(reset));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[12]_i_1 
       (.CI(\sect_total_buf_reg[8]_i_1_n_0 ),
        .CO({\sect_total_buf_reg[12]_i_1_n_0 ,\sect_total_buf_reg[12]_i_1_n_1 ,\sect_total_buf_reg[12]_i_1_n_2 ,\sect_total_buf_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[12]_i_1_n_4 ,\sect_total_buf_reg[12]_i_1_n_5 ,\sect_total_buf_reg[12]_i_1_n_6 ,\sect_total_buf_reg[12]_i_1_n_7 }),
        .S({\sect_total_buf[12]_i_2_n_0 ,\sect_total_buf[12]_i_3_n_0 ,\sect_total_buf[12]_i_4_n_0 ,\sect_total_buf[12]_i_5_n_0 }));
  FDRE \sect_total_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[12]_i_1_n_6 ),
        .Q(sect_total_buf_reg[13]),
        .R(reset));
  FDRE \sect_total_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[12]_i_1_n_5 ),
        .Q(sect_total_buf_reg[14]),
        .R(reset));
  FDRE \sect_total_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[12]_i_1_n_4 ),
        .Q(sect_total_buf_reg[15]),
        .R(reset));
  FDRE \sect_total_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[16]_i_1_n_7 ),
        .Q(sect_total_buf_reg[16]),
        .R(reset));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[16]_i_1 
       (.CI(\sect_total_buf_reg[12]_i_1_n_0 ),
        .CO({\NLW_sect_total_buf_reg[16]_i_1_CO_UNCONNECTED [3],\sect_total_buf_reg[16]_i_1_n_1 ,\sect_total_buf_reg[16]_i_1_n_2 ,\sect_total_buf_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[16]_i_1_n_4 ,\sect_total_buf_reg[16]_i_1_n_5 ,\sect_total_buf_reg[16]_i_1_n_6 ,\sect_total_buf_reg[16]_i_1_n_7 }),
        .S({\sect_total_buf[16]_i_2_n_0 ,\sect_total_buf[16]_i_3_n_0 ,\sect_total_buf[16]_i_4_n_0 ,\sect_total_buf[16]_i_5_n_0 }));
  FDRE \sect_total_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[16]_i_1_n_6 ),
        .Q(sect_total_buf_reg[17]),
        .R(reset));
  FDRE \sect_total_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[16]_i_1_n_5 ),
        .Q(sect_total_buf_reg[18]),
        .R(reset));
  FDRE \sect_total_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[16]_i_1_n_4 ),
        .Q(sect_total_buf_reg[19]),
        .R(reset));
  FDRE \sect_total_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[0]_i_1_n_6 ),
        .Q(sect_total_buf_reg[1]),
        .R(reset));
  FDRE \sect_total_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[0]_i_1_n_5 ),
        .Q(sect_total_buf_reg[2]),
        .R(reset));
  FDRE \sect_total_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[0]_i_1_n_4 ),
        .Q(sect_total_buf_reg[3]),
        .R(reset));
  FDRE \sect_total_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[4]_i_1_n_7 ),
        .Q(sect_total_buf_reg[4]),
        .R(reset));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[4]_i_1 
       (.CI(\sect_total_buf_reg[0]_i_1_n_0 ),
        .CO({\sect_total_buf_reg[4]_i_1_n_0 ,\sect_total_buf_reg[4]_i_1_n_1 ,\sect_total_buf_reg[4]_i_1_n_2 ,\sect_total_buf_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[4]_i_1_n_4 ,\sect_total_buf_reg[4]_i_1_n_5 ,\sect_total_buf_reg[4]_i_1_n_6 ,\sect_total_buf_reg[4]_i_1_n_7 }),
        .S({\sect_total_buf[4]_i_2_n_0 ,\sect_total_buf[4]_i_3_n_0 ,\sect_total_buf[4]_i_4_n_0 ,\sect_total_buf[4]_i_5_n_0 }));
  FDRE \sect_total_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[4]_i_1_n_6 ),
        .Q(sect_total_buf_reg[5]),
        .R(reset));
  FDRE \sect_total_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[4]_i_1_n_5 ),
        .Q(sect_total_buf_reg[6]),
        .R(reset));
  FDRE \sect_total_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[4]_i_1_n_4 ),
        .Q(sect_total_buf_reg[7]),
        .R(reset));
  FDRE \sect_total_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[8]_i_1_n_7 ),
        .Q(sect_total_buf_reg[8]),
        .R(reset));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[8]_i_1 
       (.CI(\sect_total_buf_reg[4]_i_1_n_0 ),
        .CO({\sect_total_buf_reg[8]_i_1_n_0 ,\sect_total_buf_reg[8]_i_1_n_1 ,\sect_total_buf_reg[8]_i_1_n_2 ,\sect_total_buf_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[8]_i_1_n_4 ,\sect_total_buf_reg[8]_i_1_n_5 ,\sect_total_buf_reg[8]_i_1_n_6 ,\sect_total_buf_reg[8]_i_1_n_7 }),
        .S({\sect_total_buf[8]_i_2_n_0 ,\sect_total_buf[8]_i_3_n_0 ,\sect_total_buf[8]_i_4_n_0 ,\sect_total_buf[8]_i_5_n_0 }));
  FDRE \sect_total_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[8]_i_1_n_6 ),
        .Q(sect_total_buf_reg[9]),
        .R(reset));
  FDRE \sect_total_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[0]),
        .Q(sect_total[0]),
        .R(reset));
  FDRE \sect_total_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[10]),
        .Q(sect_total[10]),
        .R(reset));
  FDRE \sect_total_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[11]),
        .Q(sect_total[11]),
        .R(reset));
  FDRE \sect_total_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[12]),
        .Q(sect_total[12]),
        .R(reset));
  FDRE \sect_total_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[13]),
        .Q(sect_total[13]),
        .R(reset));
  FDRE \sect_total_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[14]),
        .Q(sect_total[14]),
        .R(reset));
  FDRE \sect_total_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[15]),
        .Q(sect_total[15]),
        .R(reset));
  FDRE \sect_total_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[16]),
        .Q(sect_total[16]),
        .R(reset));
  FDRE \sect_total_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[17]),
        .Q(sect_total[17]),
        .R(reset));
  FDRE \sect_total_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[18]),
        .Q(sect_total[18]),
        .R(reset));
  FDRE \sect_total_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[19]),
        .Q(sect_total[19]),
        .R(reset));
  FDRE \sect_total_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[1]),
        .Q(sect_total[1]),
        .R(reset));
  FDRE \sect_total_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[2]),
        .Q(sect_total[2]),
        .R(reset));
  FDRE \sect_total_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[3]),
        .Q(sect_total[3]),
        .R(reset));
  FDRE \sect_total_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[4]),
        .Q(sect_total[4]),
        .R(reset));
  FDRE \sect_total_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[5]),
        .Q(sect_total[5]),
        .R(reset));
  FDRE \sect_total_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[6]),
        .Q(sect_total[6]),
        .R(reset));
  FDRE \sect_total_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[7]),
        .Q(sect_total[7]),
        .R(reset));
  FDRE \sect_total_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[8]),
        .Q(sect_total[8]),
        .R(reset));
  FDRE \sect_total_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[9]),
        .Q(sect_total[9]),
        .R(reset));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_112),
        .Q(\start_addr_reg_n_0_[10] ),
        .R(reset));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_111),
        .Q(\start_addr_reg_n_0_[11] ),
        .R(reset));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_110),
        .Q(\start_addr_reg_n_0_[12] ),
        .R(reset));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_109),
        .Q(\start_addr_reg_n_0_[13] ),
        .R(reset));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_108),
        .Q(\start_addr_reg_n_0_[14] ),
        .R(reset));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_107),
        .Q(\start_addr_reg_n_0_[15] ),
        .R(reset));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_106),
        .Q(\start_addr_reg_n_0_[16] ),
        .R(reset));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_105),
        .Q(\start_addr_reg_n_0_[17] ),
        .R(reset));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_104),
        .Q(\start_addr_reg_n_0_[18] ),
        .R(reset));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_103),
        .Q(\start_addr_reg_n_0_[19] ),
        .R(reset));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_102),
        .Q(\start_addr_reg_n_0_[20] ),
        .R(reset));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_101),
        .Q(\start_addr_reg_n_0_[21] ),
        .R(reset));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_100),
        .Q(\start_addr_reg_n_0_[22] ),
        .R(reset));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_99),
        .Q(\start_addr_reg_n_0_[23] ),
        .R(reset));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_98),
        .Q(\start_addr_reg_n_0_[24] ),
        .R(reset));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_97),
        .Q(\start_addr_reg_n_0_[25] ),
        .R(reset));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_96),
        .Q(\start_addr_reg_n_0_[26] ),
        .R(reset));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_95),
        .Q(\start_addr_reg_n_0_[27] ),
        .R(reset));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_94),
        .Q(\start_addr_reg_n_0_[28] ),
        .R(reset));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_93),
        .Q(\start_addr_reg_n_0_[29] ),
        .R(reset));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_120),
        .Q(\start_addr_reg_n_0_[2] ),
        .R(reset));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_92),
        .Q(\start_addr_reg_n_0_[30] ),
        .R(reset));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_91),
        .Q(\start_addr_reg_n_0_[31] ),
        .R(reset));
  FDRE \start_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_90),
        .Q(\start_addr_reg_n_0_[32] ),
        .R(reset));
  FDRE \start_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_89),
        .Q(\start_addr_reg_n_0_[33] ),
        .R(reset));
  FDRE \start_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_88),
        .Q(\start_addr_reg_n_0_[34] ),
        .R(reset));
  FDRE \start_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_87),
        .Q(\start_addr_reg_n_0_[35] ),
        .R(reset));
  FDRE \start_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_86),
        .Q(\start_addr_reg_n_0_[36] ),
        .R(reset));
  FDRE \start_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_85),
        .Q(\start_addr_reg_n_0_[37] ),
        .R(reset));
  FDRE \start_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_84),
        .Q(\start_addr_reg_n_0_[38] ),
        .R(reset));
  FDRE \start_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_83),
        .Q(\start_addr_reg_n_0_[39] ),
        .R(reset));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_119),
        .Q(\start_addr_reg_n_0_[3] ),
        .R(reset));
  FDRE \start_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_82),
        .Q(\start_addr_reg_n_0_[40] ),
        .R(reset));
  FDRE \start_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_81),
        .Q(\start_addr_reg_n_0_[41] ),
        .R(reset));
  FDRE \start_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_80),
        .Q(\start_addr_reg_n_0_[42] ),
        .R(reset));
  FDRE \start_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_79),
        .Q(\start_addr_reg_n_0_[43] ),
        .R(reset));
  FDRE \start_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_78),
        .Q(\start_addr_reg_n_0_[44] ),
        .R(reset));
  FDRE \start_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_77),
        .Q(\start_addr_reg_n_0_[45] ),
        .R(reset));
  FDRE \start_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_76),
        .Q(\start_addr_reg_n_0_[46] ),
        .R(reset));
  FDRE \start_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_75),
        .Q(\start_addr_reg_n_0_[47] ),
        .R(reset));
  FDRE \start_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_74),
        .Q(\start_addr_reg_n_0_[48] ),
        .R(reset));
  FDRE \start_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_73),
        .Q(\start_addr_reg_n_0_[49] ),
        .R(reset));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_118),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(reset));
  FDRE \start_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_72),
        .Q(\start_addr_reg_n_0_[50] ),
        .R(reset));
  FDRE \start_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_71),
        .Q(\start_addr_reg_n_0_[51] ),
        .R(reset));
  FDRE \start_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_70),
        .Q(\start_addr_reg_n_0_[52] ),
        .R(reset));
  FDRE \start_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_69),
        .Q(\start_addr_reg_n_0_[53] ),
        .R(reset));
  FDRE \start_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_68),
        .Q(\start_addr_reg_n_0_[54] ),
        .R(reset));
  FDRE \start_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_67),
        .Q(\start_addr_reg_n_0_[55] ),
        .R(reset));
  FDRE \start_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_66),
        .Q(\start_addr_reg_n_0_[56] ),
        .R(reset));
  FDRE \start_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_65),
        .Q(\start_addr_reg_n_0_[57] ),
        .R(reset));
  FDRE \start_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_64),
        .Q(\start_addr_reg_n_0_[58] ),
        .R(reset));
  FDRE \start_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_63),
        .Q(\start_addr_reg_n_0_[59] ),
        .R(reset));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_117),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(reset));
  FDRE \start_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_62),
        .Q(\start_addr_reg_n_0_[60] ),
        .R(reset));
  FDRE \start_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_61),
        .Q(\start_addr_reg_n_0_[61] ),
        .R(reset));
  FDRE \start_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_60),
        .Q(\start_addr_reg_n_0_[62] ),
        .R(reset));
  FDRE \start_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_59),
        .Q(\start_addr_reg_n_0_[63] ),
        .R(reset));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_116),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(reset));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_115),
        .Q(\start_addr_reg_n_0_[7] ),
        .R(reset));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_114),
        .Q(\start_addr_reg_n_0_[8] ),
        .R(reset));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_113),
        .Q(\start_addr_reg_n_0_[9] ),
        .R(reset));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[0]_i_1 
       (.I0(rs_req_n_120),
        .O(start_to_4k0[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[1]_i_1 
       (.I0(rs_req_n_119),
        .O(start_to_4k0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[2]_i_1 
       (.I0(rs_req_n_118),
        .O(start_to_4k0[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[3]_i_1 
       (.I0(rs_req_n_117),
        .O(start_to_4k0[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[4]_i_1 
       (.I0(rs_req_n_116),
        .O(start_to_4k0[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[5]_i_1 
       (.I0(rs_req_n_115),
        .O(start_to_4k0[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[6]_i_1 
       (.I0(rs_req_n_114),
        .O(start_to_4k0[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[7]_i_1 
       (.I0(rs_req_n_113),
        .O(start_to_4k0[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[8]_i_1 
       (.I0(rs_req_n_112),
        .O(start_to_4k0[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[9]_i_1 
       (.I0(rs_req_n_111),
        .O(start_to_4k0[9]));
  FDRE \start_to_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[0]),
        .Q(start_to_4k[0]),
        .R(reset));
  FDRE \start_to_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[1]),
        .Q(start_to_4k[1]),
        .R(reset));
  FDRE \start_to_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[2]),
        .Q(start_to_4k[2]),
        .R(reset));
  FDRE \start_to_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[3]),
        .Q(start_to_4k[3]),
        .R(reset));
  FDRE \start_to_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[4]),
        .Q(start_to_4k[4]),
        .R(reset));
  FDRE \start_to_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[5]),
        .Q(start_to_4k[5]),
        .R(reset));
  FDRE \start_to_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[6]),
        .Q(start_to_4k[6]),
        .R(reset));
  FDRE \start_to_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[7]),
        .Q(start_to_4k[7]),
        .R(reset));
  FDRE \start_to_4k_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[8]),
        .Q(start_to_4k[8]),
        .R(reset));
  FDRE \start_to_4k_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[9]),
        .Q(start_to_4k[9]),
        .R(reset));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_fifo
   (I_CH0_ARREADY,
    if_empty_n,
    \fifo_depth_gt1_gen.dout_reg[78] ,
    D,
    Q,
    reset,
    ap_clk,
    tmp_valid_reg,
    tmp_valid_reg_0,
    ARREADY_Dummy,
    \fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ,
    ap_enable_reg_pp0_iter1,
    ap_block_pp0_stage0_subdone,
    \fifo_depth_gt1_gen.dout_reg[63] );
  output I_CH0_ARREADY;
  output if_empty_n;
  output \fifo_depth_gt1_gen.dout_reg[78] ;
  output [0:0]D;
  output [63:0]Q;
  input reset;
  input ap_clk;
  input tmp_valid_reg;
  input tmp_valid_reg_0;
  input ARREADY_Dummy;
  input \fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ;
  input ap_enable_reg_pp0_iter1;
  input ap_block_pp0_stage0_subdone;
  input [63:0]\fifo_depth_gt1_gen.dout_reg[63] ;

  wire ARREADY_Dummy;
  wire [0:0]D;
  wire I_CH0_ARREADY;
  wire [63:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire dout_vld_i_1_n_0;
  wire empty_n;
  wire empty_n_0;
  wire [63:0]\fifo_depth_gt1_gen.dout_reg[63] ;
  wire \fifo_depth_gt1_gen.dout_reg[78] ;
  wire \fifo_depth_gt1_gen.empty_n_reg_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[1]_i_1__11_n_0 ;
  wire [3:0]\fifo_depth_gt1_gen.mOutPtr_reg ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ;
  wire \fifo_srl_gen.raddr[0]_i_1_n_0 ;
  wire \fifo_srl_gen.raddr[1]_i_1_n_0 ;
  wire \fifo_srl_gen.raddr[2]_i_1_n_0 ;
  wire full_n0_in;
  wire if_empty_n;
  wire [0:0]minusOp;
  wire [3:2]p_0_in;
  wire [2:0]raddr;
  wire re;
  wire reset;
  wire tmp_valid_reg;
  wire tmp_valid_reg_0;
  wire we;

  LUT5 #(
    .INIT(32'hAAEAEAEA)) 
    dout_vld_i_1
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I1(if_empty_n),
        .I2(tmp_valid_reg),
        .I3(tmp_valid_reg_0),
        .I4(ARREADY_Dummy),
        .O(dout_vld_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1_n_0),
        .Q(if_empty_n),
        .R(reset));
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \fifo_depth_gt1_gen.empty_n_i_1 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ),
        .I1(ap_enable_reg_pp0_iter1),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(I_CH0_ARREADY),
        .I4(re),
        .O(empty_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFDFFFDFD)) 
    \fifo_depth_gt1_gen.empty_n_i_2 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .I3(re),
        .I4(we),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .O(empty_n));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.empty_n_reg 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(empty_n),
        .Q(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .R(reset));
  LUT6 #(
    .INIT(64'h6666666666266666)) 
    \fifo_depth_gt1_gen.full_n_i_1 
       (.I0(re),
        .I1(we),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .O(full_n0_in));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_depth_gt1_gen.full_n_reg 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(full_n0_in),
        .Q(I_CH0_ARREADY),
        .S(reset));
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_depth_gt1_gen.mOutPtr[0]_i_1 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .O(minusOp));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'hD22D)) 
    \fifo_depth_gt1_gen.mOutPtr[1]_i_1__11 
       (.I0(we),
        .I1(re),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .O(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT5 #(
    .INIT(32'hEE7E1181)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_1 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I2(we),
        .I3(re),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hFEFE7FFE01018001)) 
    \fifo_depth_gt1_gen.mOutPtr[3]_i_1 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .I3(we),
        .I4(re),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .O(p_0_in[3]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(minusOp),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__11_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(p_0_in[2]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(p_0_in[3]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .R(reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_srl \fifo_srl_gen.U_ffo_srl 
       (.ARREADY_Dummy(ARREADY_Dummy),
        .D(D),
        .I_CH0_ARREADY(I_CH0_ARREADY),
        .Q(Q),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .\fifo_depth_gt1_gen.dout_reg[0]_0 (if_empty_n),
        .\fifo_depth_gt1_gen.dout_reg[0]_1 (\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .\fifo_depth_gt1_gen.dout_reg[63]_0 (\fifo_depth_gt1_gen.dout_reg[63] ),
        .\fifo_depth_gt1_gen.dout_reg[78]_0 (\fifo_depth_gt1_gen.dout_reg[78] ),
        .\fifo_depth_gt1_gen.dout_reg[78]_1 (\fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ),
        .raddr(raddr),
        .re(re),
        .reset(reset),
        .tmp_valid_reg(tmp_valid_reg_0),
        .tmp_valid_reg_0(tmp_valid_reg),
        .we(we));
  LUT6 #(
    .INIT(64'hC7C7C7C738383808)) 
    \fifo_srl_gen.raddr[0]_i_1 
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I1(we),
        .I2(re),
        .I3(raddr[1]),
        .I4(raddr[2]),
        .I5(raddr[0]),
        .O(\fifo_srl_gen.raddr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hCC3CC2CCCCCCC2CC)) 
    \fifo_srl_gen.raddr[1]_i_1 
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(re),
        .I4(we),
        .I5(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .O(\fifo_srl_gen.raddr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAA6AA8AAAAAAA8AA)) 
    \fifo_srl_gen.raddr[2]_i_1 
       (.I0(raddr[2]),
        .I1(raddr[1]),
        .I2(raddr[0]),
        .I3(re),
        .I4(we),
        .I5(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .O(\fifo_srl_gen.raddr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fifo_srl_gen.raddr[0]_i_1_n_0 ),
        .Q(raddr[0]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fifo_srl_gen.raddr[1]_i_1_n_0 ),
        .Q(raddr[1]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fifo_srl_gen.raddr[2]_i_1_n_0 ),
        .Q(raddr[2]),
        .R(reset));
endmodule

(* ORIG_REF_NAME = "conv2d_edge_gmem0_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_fifo__parameterized1
   (\fifo_depth_gt1_gen.full_n_reg_0 ,
    beat_valid,
    E,
    ready_for_outstanding,
    dout,
    dout_vld_reg_0,
    reset,
    ap_clk,
    next_beat,
    ap_rst_n,
    mem_reg,
    din);
  output \fifo_depth_gt1_gen.full_n_reg_0 ;
  output beat_valid;
  output [0:0]E;
  output ready_for_outstanding;
  output [32:0]dout;
  output [0:0]dout_vld_reg_0;
  input reset;
  input ap_clk;
  input next_beat;
  input ap_rst_n;
  input [0:0]mem_reg;
  input [33:0]din;

  wire [0:0]E;
  wire ap_clk;
  wire ap_rst_n;
  wire beat_valid;
  wire [33:0]din;
  wire [32:0]dout;
  wire dout_vld_i_1__0_n_0;
  wire [0:0]dout_vld_reg_0;
  wire empty_n;
  wire empty_n0;
  wire \fifo_depth_gt1_gen.empty_n_i_2__0_n_0 ;
  wire \fifo_depth_gt1_gen.empty_n_reg_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_i_2__0_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_reg_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[0]_i_1__3_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[1]_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[2]_i_1__0_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[3]_i_1__0_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[4]_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[5]_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[5]_i_2_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[5]_i_3_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[6]_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[7]_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[8]_i_2_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[8]_i_3_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[8]_i_5_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[5] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[6] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[7] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[8] ;
  wire [7:0]\fifo_mem_gen.raddr ;
  wire \fifo_mem_gen.waddr[1]_i_2_n_0 ;
  wire \fifo_mem_gen.waddr[3]_i_2_n_0 ;
  wire \fifo_mem_gen.waddr[7]_i_2_n_0 ;
  wire [7:0]\fifo_mem_gen.wnext ;
  wire full_n0;
  wire mOutPtr13_out;
  wire [0:0]mem_reg;
  wire next_beat;
  wire [7:0]raddr;
  wire re;
  wire ready_for_outstanding;
  wire reset;
  wire [7:0]waddr;

  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[32]_i_1__0 
       (.I0(beat_valid),
        .I1(next_beat),
        .O(dout_vld_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__0
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I1(beat_valid),
        .I2(next_beat),
        .O(dout_vld_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__0_n_0),
        .Q(beat_valid),
        .R(reset));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \fifo_depth_gt1_gen.empty_n_i_1__0 
       (.I0(\fifo_depth_gt1_gen.empty_n_i_2__0_n_0 ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[5] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .O(empty_n0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \fifo_depth_gt1_gen.empty_n_i_2__0 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[8] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[7] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[6] ),
        .I4(mOutPtr13_out),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .O(\fifo_depth_gt1_gen.empty_n_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.empty_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(empty_n0),
        .Q(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .R(reset));
  LUT6 #(
    .INIT(64'h0FF00FF00F700FF0)) 
    \fifo_depth_gt1_gen.full_n_i_1__0 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[6] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[7] ),
        .I2(E),
        .I3(re),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I5(\fifo_depth_gt1_gen.full_n_i_2__0_n_0 ),
        .O(full_n0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF7FFF)) 
    \fifo_depth_gt1_gen.full_n_i_2__0 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[5] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[8] ),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.full_n_i_2__0_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_depth_gt1_gen.full_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(full_n0),
        .Q(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .S(reset));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_depth_gt1_gen.mOutPtr[0]_i_1__3 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h9969666699999999)) 
    \fifo_depth_gt1_gen.mOutPtr[1]_i_1 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I2(beat_valid),
        .I3(next_beat),
        .I4(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I5(E),
        .O(\fifo_depth_gt1_gen.mOutPtr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hE7EEEEEE18111111)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_1__0 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I2(re),
        .I3(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I4(mem_reg),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \fifo_depth_gt1_gen.mOutPtr[3]_i_1__0 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I3(mOutPtr13_out),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_1 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I4(mOutPtr13_out),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h8AAABAAA75554555)) 
    \fifo_depth_gt1_gen.mOutPtr[5]_i_1 
       (.I0(\fifo_depth_gt1_gen.mOutPtr[5]_i_2_n_0 ),
        .I1(re),
        .I2(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I3(mem_reg),
        .I4(\fifo_depth_gt1_gen.mOutPtr[5]_i_3_n_0 ),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[5] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \fifo_depth_gt1_gen.mOutPtr[5]_i_2 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \fifo_depth_gt1_gen.mOutPtr[5]_i_3 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8AAABAAA75554555)) 
    \fifo_depth_gt1_gen.mOutPtr[6]_i_1 
       (.I0(\fifo_depth_gt1_gen.mOutPtr[8]_i_3_n_0 ),
        .I1(re),
        .I2(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I3(mem_reg),
        .I4(\fifo_depth_gt1_gen.mOutPtr[8]_i_5_n_0 ),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[6] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h3EFEC101)) 
    \fifo_depth_gt1_gen.mOutPtr[7]_i_1 
       (.I0(\fifo_depth_gt1_gen.mOutPtr[8]_i_3_n_0 ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[6] ),
        .I2(mOutPtr13_out),
        .I3(\fifo_depth_gt1_gen.mOutPtr[8]_i_5_n_0 ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[7] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h2FD0D0D0)) 
    \fifo_depth_gt1_gen.mOutPtr[8]_i_1 
       (.I0(beat_valid),
        .I1(next_beat),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I3(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I4(mem_reg),
        .O(empty_n));
  LUT6 #(
    .INIT(64'h5FFEFFFEA0010001)) 
    \fifo_depth_gt1_gen.mOutPtr[8]_i_2 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[7] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr[8]_i_3_n_0 ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[6] ),
        .I3(mOutPtr13_out),
        .I4(\fifo_depth_gt1_gen.mOutPtr[8]_i_5_n_0 ),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[8] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \fifo_depth_gt1_gen.mOutPtr[8]_i_3 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[5] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[8]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'h08880808)) 
    \fifo_depth_gt1_gen.mOutPtr[8]_i_4 
       (.I0(mem_reg),
        .I1(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I3(next_beat),
        .I4(beat_valid),
        .O(mOutPtr13_out));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \fifo_depth_gt1_gen.mOutPtr[8]_i_5 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[5] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__3_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[1]_i_1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[2]_i_1__0_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[3]_i_1__0_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[4]_i_1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[5]_i_1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[5] ),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[6]_i_1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[6] ),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[7] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[7]_i_1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[7] ),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[8] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[8]_i_2_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[8] ),
        .R(reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_mem \fifo_mem_gen.U_ffo_mem 
       (.Q(waddr),
        .WEBWE(E),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .din(din),
        .dout(dout),
        .\fifo_mem_gen.raddr (\fifo_mem_gen.raddr ),
        .mem_reg_0(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .mem_reg_1(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .mem_reg_2(mem_reg),
        .next_beat(next_beat),
        .raddr(raddr),
        .re(re),
        .ready_for_outstanding(ready_for_outstanding),
        .ready_for_outstanding_reg(beat_valid),
        .reset(reset));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[0]),
        .Q(\fifo_mem_gen.raddr [0]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[1]),
        .Q(\fifo_mem_gen.raddr [1]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.raddr_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[2]),
        .Q(\fifo_mem_gen.raddr [2]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.raddr_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[3]),
        .Q(\fifo_mem_gen.raddr [3]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.raddr_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[4]),
        .Q(\fifo_mem_gen.raddr [4]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.raddr_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[5]),
        .Q(\fifo_mem_gen.raddr [5]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.raddr_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[6]),
        .Q(\fifo_mem_gen.raddr [6]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.raddr_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[7]),
        .Q(\fifo_mem_gen.raddr [7]),
        .R(reset));
  LUT6 #(
    .INIT(64'h2333333333333333)) 
    \fifo_mem_gen.waddr[0]_i_1 
       (.I0(\fifo_mem_gen.waddr[7]_i_2_n_0 ),
        .I1(waddr[0]),
        .I2(waddr[5]),
        .I3(waddr[4]),
        .I4(waddr[7]),
        .I5(waddr[6]),
        .O(\fifo_mem_gen.wnext [0]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'h00FFBF00)) 
    \fifo_mem_gen.waddr[1]_i_1 
       (.I0(\fifo_mem_gen.waddr[1]_i_2_n_0 ),
        .I1(waddr[3]),
        .I2(waddr[2]),
        .I3(waddr[1]),
        .I4(waddr[0]),
        .O(\fifo_mem_gen.wnext [1]));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \fifo_mem_gen.waddr[1]_i_2 
       (.I0(waddr[5]),
        .I1(waddr[4]),
        .I2(waddr[7]),
        .I3(waddr[6]),
        .O(\fifo_mem_gen.waddr[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'hFFC011C0)) 
    \fifo_mem_gen.waddr[2]_i_1 
       (.I0(waddr[3]),
        .I1(waddr[0]),
        .I2(waddr[1]),
        .I3(waddr[2]),
        .I4(\fifo_mem_gen.waddr[3]_i_2_n_0 ),
        .O(\fifo_mem_gen.wnext [2]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'hFF805580)) 
    \fifo_mem_gen.waddr[3]_i_1 
       (.I0(waddr[2]),
        .I1(waddr[1]),
        .I2(waddr[0]),
        .I3(waddr[3]),
        .I4(\fifo_mem_gen.waddr[3]_i_2_n_0 ),
        .O(\fifo_mem_gen.wnext [3]));
  LUT6 #(
    .INIT(64'h15555555FFFFFFFF)) 
    \fifo_mem_gen.waddr[3]_i_2 
       (.I0(waddr[0]),
        .I1(waddr[5]),
        .I2(waddr[4]),
        .I3(waddr[7]),
        .I4(waddr[6]),
        .I5(waddr[1]),
        .O(\fifo_mem_gen.waddr[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF00FF7F00FF0000)) 
    \fifo_mem_gen.waddr[4]_i_1 
       (.I0(waddr[7]),
        .I1(waddr[6]),
        .I2(waddr[5]),
        .I3(\fifo_mem_gen.waddr[7]_i_2_n_0 ),
        .I4(waddr[0]),
        .I5(waddr[4]),
        .O(\fifo_mem_gen.wnext [4]));
  LUT6 #(
    .INIT(64'hAABFFFFF55000000)) 
    \fifo_mem_gen.waddr[5]_i_1 
       (.I0(\fifo_mem_gen.waddr[7]_i_2_n_0 ),
        .I1(waddr[7]),
        .I2(waddr[6]),
        .I3(waddr[0]),
        .I4(waddr[4]),
        .I5(waddr[5]),
        .O(\fifo_mem_gen.wnext [5]));
  LUT6 #(
    .INIT(64'hF01CF0F0F0F0F0F0)) 
    \fifo_mem_gen.waddr[6]_i_1 
       (.I0(waddr[7]),
        .I1(waddr[0]),
        .I2(waddr[6]),
        .I3(\fifo_mem_gen.waddr[7]_i_2_n_0 ),
        .I4(waddr[5]),
        .I5(waddr[4]),
        .O(\fifo_mem_gen.wnext [6]));
  LUT6 #(
    .INIT(64'hF7FFF7FF08000000)) 
    \fifo_mem_gen.waddr[7]_i_1 
       (.I0(waddr[4]),
        .I1(waddr[5]),
        .I2(\fifo_mem_gen.waddr[7]_i_2_n_0 ),
        .I3(waddr[6]),
        .I4(waddr[0]),
        .I5(waddr[7]),
        .O(\fifo_mem_gen.wnext [7]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \fifo_mem_gen.waddr[7]_i_2 
       (.I0(waddr[3]),
        .I1(waddr[2]),
        .I2(waddr[1]),
        .O(\fifo_mem_gen.waddr[7]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.waddr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\fifo_mem_gen.wnext [0]),
        .Q(waddr[0]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.waddr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\fifo_mem_gen.wnext [1]),
        .Q(waddr[1]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.waddr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\fifo_mem_gen.wnext [2]),
        .Q(waddr[2]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.waddr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\fifo_mem_gen.wnext [3]),
        .Q(waddr[3]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.waddr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\fifo_mem_gen.wnext [4]),
        .Q(waddr[4]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.waddr_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\fifo_mem_gen.wnext [5]),
        .Q(waddr[5]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.waddr_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\fifo_mem_gen.wnext [6]),
        .Q(waddr[6]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.waddr_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\fifo_mem_gen.wnext [7]),
        .Q(waddr[7]),
        .R(reset));
endmodule

(* ORIG_REF_NAME = "conv2d_edge_gmem0_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_fifo__parameterized14
   (\fifo_depth_gt1_gen.empty_n_reg_0 ,
    \fifo_depth_gt1_gen.full_n_reg_0 ,
    dout_vld_reg_0,
    \fifo_srl_gen.raddr_reg[3]_0 ,
    din,
    reset,
    re,
    \fifo_depth_gt1_gen.dout_reg[0] ,
    ap_clk,
    Q,
    dout_vld_reg_1,
    RREADY_Dummy,
    we_0,
    ost_ctrl_valid);
  output \fifo_depth_gt1_gen.empty_n_reg_0 ;
  output \fifo_depth_gt1_gen.full_n_reg_0 ;
  output dout_vld_reg_0;
  output [3:0]\fifo_srl_gen.raddr_reg[3]_0 ;
  output [0:0]din;
  input reset;
  input re;
  input \fifo_depth_gt1_gen.dout_reg[0] ;
  input ap_clk;
  input [0:0]Q;
  input [0:0]dout_vld_reg_1;
  input RREADY_Dummy;
  input we_0;
  input ost_ctrl_valid;

  wire [0:0]Q;
  wire RREADY_Dummy;
  wire ap_clk;
  wire [0:0]din;
  wire dout_vld_i_1__3_n_0;
  wire dout_vld_reg_0;
  wire [0:0]dout_vld_reg_1;
  wire \fifo_depth_gt1_gen.dout_reg[0] ;
  wire \fifo_depth_gt1_gen.empty_n_i_1__1_n_0 ;
  wire \fifo_depth_gt1_gen.empty_n_i_2__1_n_0 ;
  wire \fifo_depth_gt1_gen.empty_n_i_3_n_0 ;
  wire \fifo_depth_gt1_gen.empty_n_reg_0 ;
  wire \fifo_depth_gt1_gen.full_n_i_1__12_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_reg_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[0]_i_1__1_n_0 ;
  wire \fifo_srl_gen.raddr[0]_i_1__0_n_0 ;
  wire \fifo_srl_gen.raddr[1]_i_1_n_0 ;
  wire \fifo_srl_gen.raddr[2]_i_1_n_0 ;
  wire \fifo_srl_gen.raddr[3]_i_1_n_0 ;
  wire \fifo_srl_gen.raddr[3]_i_2_n_0 ;
  wire \fifo_srl_gen.raddr[3]_i_3_n_0 ;
  wire \fifo_srl_gen.raddr[3]_i_4_n_0 ;
  wire [3:0]\fifo_srl_gen.raddr_reg[3]_0 ;
  wire ost_ctrl_valid;
  wire [4:1]p_0_in__1;
  wire re;
  wire reset;
  wire [4:0]sel0__1;
  wire we_0;

  LUT5 #(
    .INIT(32'hAEEEEEEE)) 
    dout_vld_i_1__3
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_0 ),
        .I1(dout_vld_reg_0),
        .I2(Q),
        .I3(dout_vld_reg_1),
        .I4(RREADY_Dummy),
        .O(dout_vld_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__3_n_0),
        .Q(dout_vld_reg_0),
        .R(reset));
  LUT6 #(
    .INIT(64'h70FF8F008F008F00)) 
    \fifo_depth_gt1_gen.empty_n_i_1__1 
       (.I0(we_0),
        .I1(Q),
        .I2(dout_vld_reg_0),
        .I3(\fifo_depth_gt1_gen.empty_n_reg_0 ),
        .I4(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I5(ost_ctrl_valid),
        .O(\fifo_depth_gt1_gen.empty_n_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \fifo_depth_gt1_gen.empty_n_i_2__1 
       (.I0(sel0__1[1]),
        .I1(sel0__1[0]),
        .I2(sel0__1[3]),
        .I3(sel0__1[2]),
        .I4(\fifo_depth_gt1_gen.empty_n_i_3_n_0 ),
        .I5(sel0__1[4]),
        .O(\fifo_depth_gt1_gen.empty_n_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'h0808880888088808)) 
    \fifo_depth_gt1_gen.empty_n_i_3 
       (.I0(ost_ctrl_valid),
        .I1(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_0 ),
        .I3(dout_vld_reg_0),
        .I4(Q),
        .I5(we_0),
        .O(\fifo_depth_gt1_gen.empty_n_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.empty_n_reg 
       (.C(ap_clk),
        .CE(\fifo_depth_gt1_gen.empty_n_i_1__1_n_0 ),
        .D(\fifo_depth_gt1_gen.empty_n_i_2__1_n_0 ),
        .Q(\fifo_depth_gt1_gen.empty_n_reg_0 ),
        .R(reset));
  LUT6 #(
    .INIT(64'hEFFFFFFFFFFFFFFF)) 
    \fifo_depth_gt1_gen.full_n_i_1__12 
       (.I0(sel0__1[0]),
        .I1(sel0__1[4]),
        .I2(sel0__1[2]),
        .I3(sel0__1[3]),
        .I4(\fifo_depth_gt1_gen.empty_n_i_3_n_0 ),
        .I5(sel0__1[1]),
        .O(\fifo_depth_gt1_gen.full_n_i_1__12_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_depth_gt1_gen.full_n_reg 
       (.C(ap_clk),
        .CE(\fifo_depth_gt1_gen.empty_n_i_1__1_n_0 ),
        .D(\fifo_depth_gt1_gen.full_n_i_1__12_n_0 ),
        .Q(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .S(reset));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_depth_gt1_gen.mOutPtr[0]_i_1__1 
       (.I0(sel0__1[0]),
        .O(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \fifo_depth_gt1_gen.mOutPtr[1]_i_1__0 
       (.I0(\fifo_depth_gt1_gen.empty_n_i_3_n_0 ),
        .I1(sel0__1[1]),
        .I2(sel0__1[0]),
        .O(p_0_in__1[1]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_1__1 
       (.I0(sel0__1[0]),
        .I1(sel0__1[1]),
        .I2(\fifo_depth_gt1_gen.empty_n_i_3_n_0 ),
        .I3(sel0__1[2]),
        .O(p_0_in__1[2]));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \fifo_depth_gt1_gen.mOutPtr[3]_i_1__1 
       (.I0(sel0__1[1]),
        .I1(sel0__1[0]),
        .I2(sel0__1[2]),
        .I3(\fifo_depth_gt1_gen.empty_n_i_3_n_0 ),
        .I4(sel0__1[3]),
        .O(p_0_in__1[3]));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_1__0 
       (.I0(sel0__1[3]),
        .I1(sel0__1[1]),
        .I2(sel0__1[0]),
        .I3(sel0__1[2]),
        .I4(\fifo_depth_gt1_gen.empty_n_i_3_n_0 ),
        .I5(sel0__1[4]),
        .O(p_0_in__1[4]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\fifo_depth_gt1_gen.empty_n_i_1__1_n_0 ),
        .D(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__1_n_0 ),
        .Q(sel0__1[0]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\fifo_depth_gt1_gen.empty_n_i_1__1_n_0 ),
        .D(p_0_in__1[1]),
        .Q(sel0__1[1]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\fifo_depth_gt1_gen.empty_n_i_1__1_n_0 ),
        .D(p_0_in__1[2]),
        .Q(sel0__1[2]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\fifo_depth_gt1_gen.empty_n_i_1__1_n_0 ),
        .D(p_0_in__1[3]),
        .Q(sel0__1[3]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\fifo_depth_gt1_gen.empty_n_i_1__1_n_0 ),
        .D(p_0_in__1[4]),
        .Q(sel0__1[4]),
        .R(reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_srl__parameterized9 \fifo_srl_gen.U_ffo_srl 
       (.Q(Q),
        .ap_clk(ap_clk),
        .din(din),
        .\fifo_depth_gt1_gen.dout_reg[0]_0 (\fifo_depth_gt1_gen.dout_reg[0] ),
        .mem_reg(dout_vld_reg_0),
        .re(re),
        .reset(reset));
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_srl_gen.raddr[0]_i_1__0 
       (.I0(\fifo_srl_gen.raddr_reg[3]_0 [0]),
        .O(\fifo_srl_gen.raddr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h6A95)) 
    \fifo_srl_gen.raddr[1]_i_1 
       (.I0(\fifo_srl_gen.raddr_reg[3]_0 [0]),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_0 ),
        .I2(\fifo_depth_gt1_gen.empty_n_i_3_n_0 ),
        .I3(\fifo_srl_gen.raddr_reg[3]_0 [1]),
        .O(\fifo_srl_gen.raddr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'h7F80F807)) 
    \fifo_srl_gen.raddr[2]_i_1 
       (.I0(\fifo_depth_gt1_gen.empty_n_i_3_n_0 ),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_0 ),
        .I2(\fifo_srl_gen.raddr_reg[3]_0 [0]),
        .I3(\fifo_srl_gen.raddr_reg[3]_0 [2]),
        .I4(\fifo_srl_gen.raddr_reg[3]_0 [1]),
        .O(\fifo_srl_gen.raddr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFE0000)) 
    \fifo_srl_gen.raddr[3]_i_1 
       (.I0(\fifo_srl_gen.raddr_reg[3]_0 [0]),
        .I1(\fifo_srl_gen.raddr_reg[3]_0 [1]),
        .I2(\fifo_srl_gen.raddr_reg[3]_0 [3]),
        .I3(\fifo_srl_gen.raddr_reg[3]_0 [2]),
        .I4(\fifo_srl_gen.raddr[3]_i_3_n_0 ),
        .I5(\fifo_srl_gen.raddr[3]_i_4_n_0 ),
        .O(\fifo_srl_gen.raddr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \fifo_srl_gen.raddr[3]_i_2 
       (.I0(\fifo_srl_gen.raddr_reg[3]_0 [1]),
        .I1(\fifo_depth_gt1_gen.empty_n_i_3_n_0 ),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_0 ),
        .I3(\fifo_srl_gen.raddr_reg[3]_0 [0]),
        .I4(\fifo_srl_gen.raddr_reg[3]_0 [3]),
        .I5(\fifo_srl_gen.raddr_reg[3]_0 [2]),
        .O(\fifo_srl_gen.raddr[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000A222A222A222)) 
    \fifo_srl_gen.raddr[3]_i_3 
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_0 ),
        .I1(dout_vld_reg_0),
        .I2(Q),
        .I3(we_0),
        .I4(ost_ctrl_valid),
        .I5(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .O(\fifo_srl_gen.raddr[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7000000000000000)) 
    \fifo_srl_gen.raddr[3]_i_4 
       (.I0(we_0),
        .I1(Q),
        .I2(dout_vld_reg_0),
        .I3(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I4(ost_ctrl_valid),
        .I5(\fifo_depth_gt1_gen.empty_n_reg_0 ),
        .O(\fifo_srl_gen.raddr[3]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[0] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1_n_0 ),
        .D(\fifo_srl_gen.raddr[0]_i_1__0_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg[3]_0 [0]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[1] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1_n_0 ),
        .D(\fifo_srl_gen.raddr[1]_i_1_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg[3]_0 [1]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[2] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1_n_0 ),
        .D(\fifo_srl_gen.raddr[2]_i_1_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg[3]_0 [2]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[3] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1_n_0 ),
        .D(\fifo_srl_gen.raddr[3]_i_2_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg[3]_0 [3]),
        .R(reset));
endmodule

(* ORIG_REF_NAME = "conv2d_edge_gmem0_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_fifo__parameterized14_13
   (ost_ctrl_ready,
    reset,
    ap_clk,
    RBURST_READY_Dummy,
    ost_ctrl_valid);
  output ost_ctrl_ready;
  input reset;
  input ap_clk;
  input RBURST_READY_Dummy;
  input ost_ctrl_valid;

  wire RBURST_READY_Dummy;
  wire ap_clk;
  wire dout_vld_i_1__2_n_0;
  wire dout_vld_reg_n_0;
  wire empty_n;
  wire \fifo_depth_gt1_gen.empty_n_i_1__3_n_0 ;
  wire \fifo_depth_gt1_gen.empty_n_reg_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_i_2_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[0]_i_1__0_n_0 ;
  wire full_n0;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire [4:1]p_0_in__0;
  wire reset;
  wire [5:5]sel0;
  wire [4:0]sel0__0;

  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'hAE)) 
    dout_vld_i_1__2
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I1(dout_vld_reg_n_0),
        .I2(RBURST_READY_Dummy),
        .O(dout_vld_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__2_n_0),
        .Q(dout_vld_reg_n_0),
        .R(reset));
  LUT5 #(
    .INIT(32'h4FB0B0B0)) 
    \fifo_depth_gt1_gen.empty_n_i_1__3 
       (.I0(RBURST_READY_Dummy),
        .I1(dout_vld_reg_n_0),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I3(ost_ctrl_ready),
        .I4(ost_ctrl_valid),
        .O(\fifo_depth_gt1_gen.empty_n_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \fifo_depth_gt1_gen.empty_n_i_2__2 
       (.I0(sel0__0[1]),
        .I1(sel0__0[0]),
        .I2(sel0__0[3]),
        .I3(sel0__0[2]),
        .I4(sel0),
        .I5(sel0__0[4]),
        .O(empty_n));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'h08088808)) 
    \fifo_depth_gt1_gen.empty_n_i_3__0 
       (.I0(ost_ctrl_valid),
        .I1(ost_ctrl_ready),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I3(dout_vld_reg_n_0),
        .I4(RBURST_READY_Dummy),
        .O(sel0));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.empty_n_reg 
       (.C(ap_clk),
        .CE(\fifo_depth_gt1_gen.empty_n_i_1__3_n_0 ),
        .D(empty_n),
        .Q(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .R(reset));
  LUT5 #(
    .INIT(32'hFFFFEFFF)) 
    \fifo_depth_gt1_gen.full_n_i_1__2 
       (.I0(sel0__0[0]),
        .I1(sel0__0[4]),
        .I2(sel0__0[2]),
        .I3(sel0__0[3]),
        .I4(\fifo_depth_gt1_gen.full_n_i_2_n_0 ),
        .O(full_n0));
  LUT6 #(
    .INIT(64'hDF55FFFFFFFFFFFF)) 
    \fifo_depth_gt1_gen.full_n_i_2 
       (.I0(sel0__0[1]),
        .I1(RBURST_READY_Dummy),
        .I2(dout_vld_reg_n_0),
        .I3(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I4(ost_ctrl_ready),
        .I5(ost_ctrl_valid),
        .O(\fifo_depth_gt1_gen.full_n_i_2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_depth_gt1_gen.full_n_reg 
       (.C(ap_clk),
        .CE(\fifo_depth_gt1_gen.empty_n_i_1__3_n_0 ),
        .D(full_n0),
        .Q(ost_ctrl_ready),
        .S(reset));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_depth_gt1_gen.mOutPtr[0]_i_1__0 
       (.I0(sel0__0[0]),
        .O(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \fifo_depth_gt1_gen.mOutPtr[1]_i_1__2 
       (.I0(sel0),
        .I1(sel0__0[1]),
        .I2(sel0__0[0]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_1__3 
       (.I0(sel0__0[0]),
        .I1(sel0__0[1]),
        .I2(sel0),
        .I3(sel0__0[2]),
        .O(p_0_in__0[2]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \fifo_depth_gt1_gen.mOutPtr[3]_i_1__3 
       (.I0(sel0__0[1]),
        .I1(sel0__0[0]),
        .I2(sel0__0[2]),
        .I3(sel0),
        .I4(sel0__0[3]),
        .O(p_0_in__0[3]));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_1__2 
       (.I0(sel0__0[3]),
        .I1(sel0__0[1]),
        .I2(sel0__0[0]),
        .I3(sel0__0[2]),
        .I4(sel0),
        .I5(sel0__0[4]),
        .O(p_0_in__0[4]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(\fifo_depth_gt1_gen.empty_n_i_1__3_n_0 ),
        .D(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__0_n_0 ),
        .Q(sel0__0[0]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(\fifo_depth_gt1_gen.empty_n_i_1__3_n_0 ),
        .D(p_0_in__0[1]),
        .Q(sel0__0[1]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(\fifo_depth_gt1_gen.empty_n_i_1__3_n_0 ),
        .D(p_0_in__0[2]),
        .Q(sel0__0[2]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(\fifo_depth_gt1_gen.empty_n_i_1__3_n_0 ),
        .D(p_0_in__0[3]),
        .Q(sel0__0[3]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(\fifo_depth_gt1_gen.empty_n_i_1__3_n_0 ),
        .D(p_0_in__0[4]),
        .Q(sel0__0[4]),
        .R(reset));
endmodule

(* ORIG_REF_NAME = "conv2d_edge_gmem0_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_fifo__parameterized3
   (\fifo_depth_gt1_gen.full_n_reg_0 ,
    \bus_wide_gen.offset_valid ,
    p_19_in,
    dout_vld_reg_0,
    E,
    s_ready_t_reg,
    tmp_valid_reg,
    D,
    \bus_wide_gen.split_cnt_buf_reg[0] ,
    \fifo_depth_gt1_gen.dout_reg[3] ,
    \bus_wide_gen.split_cnt_buf_reg[1] ,
    \bus_wide_gen.split_cnt_buf_reg[1]_0 ,
    \bus_wide_gen.split_cnt_buf_reg[0]_0 ,
    reset,
    ap_clk,
    Q,
    \fifo_depth_gt1_gen.dout_reg[3]_0 ,
    ARREADY_Dummy,
    \fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ,
    if_empty_n,
    \bus_wide_gen.data_buf_reg[16] ,
    \bus_wide_gen.data_buf_reg[17] ,
    \bus_wide_gen.data_buf_reg[18] ,
    \bus_wide_gen.data_buf_reg[19] ,
    \bus_wide_gen.data_buf_reg[20] ,
    \bus_wide_gen.data_buf_reg[21] ,
    \bus_wide_gen.data_buf_reg[22] ,
    \bus_wide_gen.data_buf_reg[23] ,
    \bus_wide_gen.split_cnt_buf_reg[1]_1 ,
    p_10_in,
    \bus_wide_gen.split_cnt_buf_reg[1]_2 ,
    \bus_wide_gen.split_cnt_buf_reg[0]_1 ,
    \bus_wide_gen.data_buf1__0 ,
    p_16_in,
    \bus_wide_gen.data_buf_reg[23]_0 ,
    ap_enable_reg_pp0_iter9,
    ap_block_pp0_stage0_subdone,
    \fifo_depth_gt1_gen.dout_reg[3]_1 ,
    \fifo_depth_gt1_gen.dout_reg[1] ,
    ap_rst_n);
  output \fifo_depth_gt1_gen.full_n_reg_0 ;
  output \bus_wide_gen.offset_valid ;
  output p_19_in;
  output dout_vld_reg_0;
  output [0:0]E;
  output [0:0]s_ready_t_reg;
  output [0:0]tmp_valid_reg;
  output [7:0]D;
  output \bus_wide_gen.split_cnt_buf_reg[0] ;
  output [1:0]\fifo_depth_gt1_gen.dout_reg[3] ;
  output \bus_wide_gen.split_cnt_buf_reg[1] ;
  output \bus_wide_gen.split_cnt_buf_reg[1]_0 ;
  output \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  input reset;
  input ap_clk;
  input [16:0]Q;
  input [0:0]\fifo_depth_gt1_gen.dout_reg[3]_0 ;
  input ARREADY_Dummy;
  input \fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ;
  input if_empty_n;
  input \bus_wide_gen.data_buf_reg[16] ;
  input \bus_wide_gen.data_buf_reg[17] ;
  input \bus_wide_gen.data_buf_reg[18] ;
  input \bus_wide_gen.data_buf_reg[19] ;
  input \bus_wide_gen.data_buf_reg[20] ;
  input \bus_wide_gen.data_buf_reg[21] ;
  input \bus_wide_gen.data_buf_reg[22] ;
  input \bus_wide_gen.data_buf_reg[23] ;
  input \bus_wide_gen.split_cnt_buf_reg[1]_1 ;
  input p_10_in;
  input \bus_wide_gen.split_cnt_buf_reg[1]_2 ;
  input \bus_wide_gen.split_cnt_buf_reg[0]_1 ;
  input \bus_wide_gen.data_buf1__0 ;
  input p_16_in;
  input \bus_wide_gen.data_buf_reg[23]_0 ;
  input ap_enable_reg_pp0_iter9;
  input ap_block_pp0_stage0_subdone;
  input [1:0]\fifo_depth_gt1_gen.dout_reg[3]_1 ;
  input [0:0]\fifo_depth_gt1_gen.dout_reg[1] ;
  input ap_rst_n;

  wire ARREADY_Dummy;
  wire [7:0]D;
  wire [0:0]E;
  wire [16:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter9;
  wire ap_rst_n;
  wire \bus_wide_gen.data_buf1__0 ;
  wire \bus_wide_gen.data_buf_reg[16] ;
  wire \bus_wide_gen.data_buf_reg[17] ;
  wire \bus_wide_gen.data_buf_reg[18] ;
  wire \bus_wide_gen.data_buf_reg[19] ;
  wire \bus_wide_gen.data_buf_reg[20] ;
  wire \bus_wide_gen.data_buf_reg[21] ;
  wire \bus_wide_gen.data_buf_reg[22] ;
  wire \bus_wide_gen.data_buf_reg[23] ;
  wire \bus_wide_gen.data_buf_reg[23]_0 ;
  wire \bus_wide_gen.offset_valid ;
  wire \bus_wide_gen.split_cnt_buf_reg[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg[0]_1 ;
  wire \bus_wide_gen.split_cnt_buf_reg[1] ;
  wire \bus_wide_gen.split_cnt_buf_reg[1]_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg[1]_1 ;
  wire \bus_wide_gen.split_cnt_buf_reg[1]_2 ;
  wire dout_vld_reg_0;
  wire empty_n;
  wire [0:0]\fifo_depth_gt1_gen.dout_reg[1] ;
  wire [1:0]\fifo_depth_gt1_gen.dout_reg[3] ;
  wire [0:0]\fifo_depth_gt1_gen.dout_reg[3]_0 ;
  wire [1:0]\fifo_depth_gt1_gen.dout_reg[3]_1 ;
  wire \fifo_depth_gt1_gen.empty_n_reg_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_i_2__1_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_reg_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[0]_i_1__2_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ;
  wire \fifo_srl_gen.U_ffo_srl_n_0 ;
  wire \fifo_srl_gen.U_ffo_srl_n_14 ;
  wire \fifo_srl_gen.U_ffo_srl_n_15 ;
  wire \fifo_srl_gen.U_ffo_srl_n_16 ;
  wire \fifo_srl_gen.U_ffo_srl_n_17 ;
  wire \fifo_srl_gen.U_ffo_srl_n_18 ;
  wire \fifo_srl_gen.U_ffo_srl_n_19 ;
  wire \fifo_srl_gen.U_ffo_srl_n_20 ;
  wire \fifo_srl_gen.U_ffo_srl_n_21 ;
  wire \fifo_srl_gen.U_ffo_srl_n_22 ;
  wire \fifo_srl_gen.U_ffo_srl_n_23 ;
  wire \fifo_srl_gen.raddr1__0 ;
  wire \fifo_srl_gen.raddr[0]_i_1_n_0 ;
  wire [3:0]\fifo_srl_gen.raddr_reg ;
  wire if_empty_n;
  wire p_10_in;
  wire p_16_in;
  wire p_19_in;
  wire reset;
  wire [0:0]s_ready_t_reg;
  wire [0:0]tmp_valid_reg;

  LUT6 #(
    .INIT(64'h0010101010101010)) 
    \bus_wide_gen.data_buf[15]_i_3 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[1]_2 ),
        .I1(\bus_wide_gen.split_cnt_buf_reg[0]_1 ),
        .I2(E),
        .I3(\bus_wide_gen.offset_valid ),
        .I4(\fifo_depth_gt1_gen.dout_reg[3]_0 ),
        .I5(\bus_wide_gen.split_cnt_buf_reg[1]_1 ),
        .O(\bus_wide_gen.split_cnt_buf_reg[1] ));
  LUT5 #(
    .INIT(32'h88080808)) 
    \bus_wide_gen.data_buf[23]_i_1 
       (.I0(\bus_wide_gen.offset_valid ),
        .I1(\fifo_depth_gt1_gen.dout_reg[3]_0 ),
        .I2(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I3(ap_enable_reg_pp0_iter9),
        .I4(ap_block_pp0_stage0_subdone),
        .O(E));
  LUT3 #(
    .INIT(8'h02)) 
    \bus_wide_gen.data_buf[23]_i_3 
       (.I0(E),
        .I1(\bus_wide_gen.split_cnt_buf_reg[0]_1 ),
        .I2(\bus_wide_gen.split_cnt_buf_reg[1]_2 ),
        .O(\bus_wide_gen.split_cnt_buf_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \data_p2[81]_i_1 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ),
        .I1(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I2(ARREADY_Dummy),
        .O(tmp_valid_reg));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fifo_srl_gen.U_ffo_srl_n_0 ),
        .Q(\bus_wide_gen.offset_valid ),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.empty_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_srl_gen.U_ffo_srl_n_15 ),
        .Q(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .R(reset));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \fifo_depth_gt1_gen.full_n_i_2__1 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .O(\fifo_depth_gt1_gen.full_n_i_2__1_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_depth_gt1_gen.full_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_srl_gen.U_ffo_srl_n_14 ),
        .Q(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .S(reset));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_depth_gt1_gen.mOutPtr[0]_i_1__2 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__2_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_srl_gen.U_ffo_srl_n_19 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_srl_gen.U_ffo_srl_n_18 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_srl_gen.U_ffo_srl_n_17 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_srl_gen.U_ffo_srl_n_16 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .R(reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_srl__parameterized1 \fifo_srl_gen.U_ffo_srl 
       (.ARREADY_Dummy(ARREADY_Dummy),
        .D(D),
        .E(empty_n),
        .Q(Q),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter9(ap_enable_reg_pp0_iter9),
        .ap_rst_n(ap_rst_n),
        .\bus_wide_gen.data_buf1__0 (\bus_wide_gen.data_buf1__0 ),
        .\bus_wide_gen.data_buf_reg[16] (\bus_wide_gen.data_buf_reg[16] ),
        .\bus_wide_gen.data_buf_reg[17] (\bus_wide_gen.data_buf_reg[17] ),
        .\bus_wide_gen.data_buf_reg[18] (\bus_wide_gen.data_buf_reg[18] ),
        .\bus_wide_gen.data_buf_reg[19] (\bus_wide_gen.data_buf_reg[19] ),
        .\bus_wide_gen.data_buf_reg[20] (\bus_wide_gen.data_buf_reg[20] ),
        .\bus_wide_gen.data_buf_reg[21] (\bus_wide_gen.data_buf_reg[21] ),
        .\bus_wide_gen.data_buf_reg[22] (\bus_wide_gen.data_buf_reg[22] ),
        .\bus_wide_gen.data_buf_reg[23] (\bus_wide_gen.split_cnt_buf_reg[0] ),
        .\bus_wide_gen.data_buf_reg[23]_0 (\bus_wide_gen.data_buf_reg[23] ),
        .\bus_wide_gen.data_buf_reg[31] (E),
        .\bus_wide_gen.data_valid_reg (p_19_in),
        .\bus_wide_gen.split_cnt_buf_reg[0] (\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .\bus_wide_gen.split_cnt_buf_reg[0]_0 (\bus_wide_gen.split_cnt_buf_reg[0]_1 ),
        .\bus_wide_gen.split_cnt_buf_reg[1] (\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .\bus_wide_gen.split_cnt_buf_reg[1]_0 (\bus_wide_gen.split_cnt_buf_reg[1]_1 ),
        .\bus_wide_gen.split_cnt_buf_reg[1]_1 (\bus_wide_gen.split_cnt_buf_reg[1]_2 ),
        .dout_vld_reg(dout_vld_reg_0),
        .dout_vld_reg_0(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .\fifo_depth_gt1_gen.dout_reg[1]_0 (\fifo_depth_gt1_gen.dout_reg[1] ),
        .\fifo_depth_gt1_gen.dout_reg[3]_0 (\fifo_depth_gt1_gen.dout_reg[3] ),
        .\fifo_depth_gt1_gen.dout_reg[3]_1 (\bus_wide_gen.offset_valid ),
        .\fifo_depth_gt1_gen.dout_reg[3]_2 (\fifo_depth_gt1_gen.dout_reg[3]_0 ),
        .\fifo_depth_gt1_gen.dout_reg[3]_3 (\fifo_srl_gen.raddr_reg ),
        .\fifo_depth_gt1_gen.dout_reg[3]_4 (\bus_wide_gen.data_buf_reg[23]_0 ),
        .\fifo_depth_gt1_gen.dout_reg[3]_5 (\fifo_depth_gt1_gen.dout_reg[3]_1 ),
        .\fifo_depth_gt1_gen.empty_n_reg (\fifo_srl_gen.U_ffo_srl_n_0 ),
        .\fifo_depth_gt1_gen.empty_n_reg_0 (\fifo_srl_gen.U_ffo_srl_n_23 ),
        .\fifo_depth_gt1_gen.empty_n_reg_1 ({\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ,\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ,\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ,\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ,\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] }),
        .\fifo_depth_gt1_gen.full_n_reg (\fifo_depth_gt1_gen.full_n_i_2__1_n_0 ),
        .\fifo_depth_gt1_gen.mOutPtr_reg[0] (\fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ),
        .\fifo_depth_gt1_gen.mOutPtr_reg[0]_0 (\fifo_depth_gt1_gen.full_n_reg_0 ),
        .\fifo_depth_gt1_gen.mOutPtr_reg[1] (\fifo_srl_gen.U_ffo_srl_n_14 ),
        .\fifo_depth_gt1_gen.mOutPtr_reg[1]_0 (\fifo_srl_gen.U_ffo_srl_n_15 ),
        .\fifo_depth_gt1_gen.mOutPtr_reg[3] ({\fifo_srl_gen.U_ffo_srl_n_16 ,\fifo_srl_gen.U_ffo_srl_n_17 ,\fifo_srl_gen.U_ffo_srl_n_18 ,\fifo_srl_gen.U_ffo_srl_n_19 }),
        .\fifo_srl_gen.raddr1__0 (\fifo_srl_gen.raddr1__0 ),
        .\fifo_srl_gen.raddr_reg[1] ({\fifo_srl_gen.U_ffo_srl_n_20 ,\fifo_srl_gen.U_ffo_srl_n_21 ,\fifo_srl_gen.U_ffo_srl_n_22 }),
        .p_10_in(p_10_in),
        .p_16_in(p_16_in),
        .reset(reset));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_srl_gen.raddr[0]_i_1 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .O(\fifo_srl_gen.raddr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \fifo_srl_gen.raddr[3]_i_3__0 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .I1(\fifo_srl_gen.raddr_reg [1]),
        .I2(\fifo_srl_gen.raddr_reg [3]),
        .I3(\fifo_srl_gen.raddr_reg [2]),
        .O(\fifo_srl_gen.raddr1__0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[0] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_23 ),
        .D(\fifo_srl_gen.raddr[0]_i_1_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [0]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[1] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_23 ),
        .D(\fifo_srl_gen.U_ffo_srl_n_22 ),
        .Q(\fifo_srl_gen.raddr_reg [1]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[2] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_23 ),
        .D(\fifo_srl_gen.U_ffo_srl_n_21 ),
        .Q(\fifo_srl_gen.raddr_reg [2]),
        .R(reset));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[3] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_23 ),
        .D(\fifo_srl_gen.U_ffo_srl_n_20 ),
        .Q(\fifo_srl_gen.raddr_reg [3]),
        .R(reset));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT4 #(
    .INIT(16'h8F00)) 
    \tmp_addr[63]_i_1 
       (.I0(ARREADY_Dummy),
        .I1(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ),
        .I3(if_empty_n),
        .O(s_ready_t_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_load
   (I_CH0_ARREADY,
    RREADY_Dummy,
    if_full_n,
    tmp_valid_reg_0,
    RBURST_READY_Dummy,
    \bus_wide_gen.data_valid_reg_0 ,
    E,
    we,
    Q,
    \tmp_len_reg[17]_0 ,
    \bus_wide_gen.data_buf_reg[7]_0 ,
    reset,
    ap_clk,
    ARREADY_Dummy,
    ap_enable_reg_pp0_iter9,
    ap_block_pp0_stage0_subdone,
    ap_rst_n,
    \fifo_depth_gt1_gen.mOutPtr_reg[0] ,
    ap_enable_reg_pp0_iter1,
    mem_reg,
    \fifo_depth_gt1_gen.dout_reg[63] ,
    din);
  output I_CH0_ARREADY;
  output RREADY_Dummy;
  output if_full_n;
  output tmp_valid_reg_0;
  output RBURST_READY_Dummy;
  output \bus_wide_gen.data_valid_reg_0 ;
  output [0:0]E;
  output we;
  output [63:0]Q;
  output [1:0]\tmp_len_reg[17]_0 ;
  output [7:0]\bus_wide_gen.data_buf_reg[7]_0 ;
  input reset;
  input ap_clk;
  input ARREADY_Dummy;
  input ap_enable_reg_pp0_iter9;
  input ap_block_pp0_stage0_subdone;
  input ap_rst_n;
  input \fifo_depth_gt1_gen.mOutPtr_reg[0] ;
  input ap_enable_reg_pp0_iter1;
  input [0:0]mem_reg;
  input [63:0]\fifo_depth_gt1_gen.dout_reg[63] ;
  input [33:0]din;

  wire ARREADY_Dummy;
  wire [4:3]COUNT;
  wire [0:0]E;
  wire I_CH0_ARREADY;
  wire [63:0]Q;
  wire RBURST_READY_Dummy;
  wire RREADY_Dummy;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter9;
  wire ap_rst_n;
  wire [32:0]beat_pack;
  wire beat_valid;
  wire \bus_wide_gen.data_buf1__0 ;
  wire \bus_wide_gen.data_buf[7]_i_4_n_0 ;
  wire [7:0]\bus_wide_gen.data_buf_reg[7]_0 ;
  wire \bus_wide_gen.data_buf_reg_n_0_[10] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[11] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[12] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[13] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[14] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[15] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[16] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[17] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[18] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[19] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[20] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[21] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[22] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[23] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[24] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[25] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[26] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[27] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[28] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[29] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[30] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[31] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[8] ;
  wire \bus_wide_gen.data_buf_reg_n_0_[9] ;
  wire \bus_wide_gen.data_valid_reg_0 ;
  wire \bus_wide_gen.first_beat_reg_n_0 ;
  wire \bus_wide_gen.offset_valid ;
  wire \bus_wide_gen.rreq_offset_n_10 ;
  wire \bus_wide_gen.rreq_offset_n_11 ;
  wire \bus_wide_gen.rreq_offset_n_12 ;
  wire \bus_wide_gen.rreq_offset_n_13 ;
  wire \bus_wide_gen.rreq_offset_n_14 ;
  wire \bus_wide_gen.rreq_offset_n_15 ;
  wire \bus_wide_gen.rreq_offset_n_18 ;
  wire \bus_wide_gen.rreq_offset_n_19 ;
  wire \bus_wide_gen.rreq_offset_n_20 ;
  wire \bus_wide_gen.rreq_offset_n_3 ;
  wire \bus_wide_gen.rreq_offset_n_7 ;
  wire \bus_wide_gen.rreq_offset_n_8 ;
  wire \bus_wide_gen.rreq_offset_n_9 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_1 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_10 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_11 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_12 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_13 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_14 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_15 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_16 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_17 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_18 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_19 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_22 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_23 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_24 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_25 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_26 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_27 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_28 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_29 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_30 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_31 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_32 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_33 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_34 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_35 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_36 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_37 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_38 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_4 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_5 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_6 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_7 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_8 ;
  wire \bus_wide_gen.rs_tmp_rdata_n_9 ;
  wire \bus_wide_gen.split_cnt_buf_reg_n_0_[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg_n_0_[1] ;
  wire [32:32]\bus_wide_gen.tmp_rdata_pack ;
  wire \bus_wide_gen.tmp_rvalid ;
  wire [33:0]din;
  wire [63:0]\fifo_depth_gt1_gen.dout_reg[63] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg[0] ;
  wire fifo_rreq_n_10;
  wire fifo_rreq_n_11;
  wire fifo_rreq_n_12;
  wire fifo_rreq_n_13;
  wire fifo_rreq_n_14;
  wire fifo_rreq_n_15;
  wire fifo_rreq_n_16;
  wire fifo_rreq_n_17;
  wire fifo_rreq_n_18;
  wire fifo_rreq_n_19;
  wire fifo_rreq_n_2;
  wire fifo_rreq_n_20;
  wire fifo_rreq_n_21;
  wire fifo_rreq_n_22;
  wire fifo_rreq_n_23;
  wire fifo_rreq_n_24;
  wire fifo_rreq_n_25;
  wire fifo_rreq_n_26;
  wire fifo_rreq_n_27;
  wire fifo_rreq_n_28;
  wire fifo_rreq_n_29;
  wire fifo_rreq_n_3;
  wire fifo_rreq_n_30;
  wire fifo_rreq_n_31;
  wire fifo_rreq_n_32;
  wire fifo_rreq_n_33;
  wire fifo_rreq_n_34;
  wire fifo_rreq_n_35;
  wire fifo_rreq_n_36;
  wire fifo_rreq_n_37;
  wire fifo_rreq_n_38;
  wire fifo_rreq_n_39;
  wire fifo_rreq_n_4;
  wire fifo_rreq_n_40;
  wire fifo_rreq_n_41;
  wire fifo_rreq_n_42;
  wire fifo_rreq_n_43;
  wire fifo_rreq_n_44;
  wire fifo_rreq_n_45;
  wire fifo_rreq_n_46;
  wire fifo_rreq_n_47;
  wire fifo_rreq_n_48;
  wire fifo_rreq_n_49;
  wire fifo_rreq_n_5;
  wire fifo_rreq_n_50;
  wire fifo_rreq_n_51;
  wire fifo_rreq_n_52;
  wire fifo_rreq_n_53;
  wire fifo_rreq_n_54;
  wire fifo_rreq_n_55;
  wire fifo_rreq_n_56;
  wire fifo_rreq_n_57;
  wire fifo_rreq_n_58;
  wire fifo_rreq_n_59;
  wire fifo_rreq_n_6;
  wire fifo_rreq_n_60;
  wire fifo_rreq_n_61;
  wire fifo_rreq_n_62;
  wire fifo_rreq_n_63;
  wire fifo_rreq_n_64;
  wire fifo_rreq_n_65;
  wire fifo_rreq_n_66;
  wire fifo_rreq_n_67;
  wire fifo_rreq_n_7;
  wire fifo_rreq_n_8;
  wire fifo_rreq_n_9;
  wire if_empty_n;
  wire if_full_n;
  wire if_read13_out;
  wire load_p2;
  wire [0:0]mem_reg;
  wire next_beat;
  wire p_10_in;
  wire p_16_in;
  wire p_18_in;
  wire p_19_in;
  wire ready_for_outstanding;
  wire reset;
  wire [1:0]\tmp_len_reg[17]_0 ;
  wire tmp_valid_reg_0;
  wire we;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_fifo__parameterized1 buff_rdata
       (.E(we),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .beat_valid(beat_valid),
        .din(din),
        .dout(beat_pack),
        .dout_vld_reg_0(load_p2),
        .\fifo_depth_gt1_gen.full_n_reg_0 (RREADY_Dummy),
        .mem_reg(mem_reg),
        .next_beat(next_beat),
        .ready_for_outstanding(ready_for_outstanding),
        .reset(reset));
  LUT2 #(
    .INIT(4'h1)) 
    \bus_wide_gen.data_buf[7]_i_4 
       (.I0(\bus_wide_gen.split_cnt_buf_reg_n_0_[0] ),
        .I1(\bus_wide_gen.split_cnt_buf_reg_n_0_[1] ),
        .O(\bus_wide_gen.data_buf[7]_i_4_n_0 ));
  FDRE \bus_wide_gen.data_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(\bus_wide_gen.rs_tmp_rdata_n_19 ),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(\bus_wide_gen.rs_tmp_rdata_n_9 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(\bus_wide_gen.rs_tmp_rdata_n_8 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(\bus_wide_gen.rs_tmp_rdata_n_7 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(\bus_wide_gen.rs_tmp_rdata_n_6 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(\bus_wide_gen.rs_tmp_rdata_n_5 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(\bus_wide_gen.rs_tmp_rdata_n_4 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(\bus_wide_gen.rreq_offset_n_14 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(\bus_wide_gen.rreq_offset_n_13 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(\bus_wide_gen.rreq_offset_n_12 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(\bus_wide_gen.rreq_offset_n_11 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(\bus_wide_gen.rs_tmp_rdata_n_18 ),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(\bus_wide_gen.rreq_offset_n_10 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(\bus_wide_gen.rreq_offset_n_9 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(\bus_wide_gen.rreq_offset_n_8 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(\bus_wide_gen.rreq_offset_n_7 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(\bus_wide_gen.rs_tmp_rdata_n_29 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[24] ),
        .R(\bus_wide_gen.rreq_offset_n_3 ));
  FDRE \bus_wide_gen.data_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(\bus_wide_gen.rs_tmp_rdata_n_28 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[25] ),
        .R(\bus_wide_gen.rreq_offset_n_3 ));
  FDRE \bus_wide_gen.data_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(\bus_wide_gen.rs_tmp_rdata_n_27 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[26] ),
        .R(\bus_wide_gen.rreq_offset_n_3 ));
  FDRE \bus_wide_gen.data_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(\bus_wide_gen.rs_tmp_rdata_n_26 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[27] ),
        .R(\bus_wide_gen.rreq_offset_n_3 ));
  FDRE \bus_wide_gen.data_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(\bus_wide_gen.rs_tmp_rdata_n_25 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[28] ),
        .R(\bus_wide_gen.rreq_offset_n_3 ));
  FDRE \bus_wide_gen.data_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(\bus_wide_gen.rs_tmp_rdata_n_24 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[29] ),
        .R(\bus_wide_gen.rreq_offset_n_3 ));
  FDRE \bus_wide_gen.data_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(\bus_wide_gen.rs_tmp_rdata_n_17 ),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(\bus_wide_gen.rs_tmp_rdata_n_23 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[30] ),
        .R(\bus_wide_gen.rreq_offset_n_3 ));
  FDRE \bus_wide_gen.data_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(\bus_wide_gen.rs_tmp_rdata_n_22 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[31] ),
        .R(\bus_wide_gen.rreq_offset_n_3 ));
  FDRE \bus_wide_gen.data_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(\bus_wide_gen.rs_tmp_rdata_n_16 ),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(\bus_wide_gen.rs_tmp_rdata_n_15 ),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(\bus_wide_gen.rs_tmp_rdata_n_14 ),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(\bus_wide_gen.rs_tmp_rdata_n_13 ),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(\bus_wide_gen.rs_tmp_rdata_n_12 ),
        .Q(\bus_wide_gen.data_buf_reg[7]_0 [7]),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(\bus_wide_gen.rs_tmp_rdata_n_11 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_18_in),
        .D(\bus_wide_gen.rs_tmp_rdata_n_10 ),
        .Q(\bus_wide_gen.data_buf_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \bus_wide_gen.data_valid_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.rs_tmp_rdata_n_1 ),
        .Q(\bus_wide_gen.data_valid_reg_0 ),
        .R(reset));
  FDRE \bus_wide_gen.first_beat_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.rs_tmp_rdata_n_38 ),
        .Q(\bus_wide_gen.first_beat_reg_n_0 ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_fifo__parameterized3 \bus_wide_gen.rreq_offset 
       (.ARREADY_Dummy(ARREADY_Dummy),
        .D({\bus_wide_gen.rreq_offset_n_7 ,\bus_wide_gen.rreq_offset_n_8 ,\bus_wide_gen.rreq_offset_n_9 ,\bus_wide_gen.rreq_offset_n_10 ,\bus_wide_gen.rreq_offset_n_11 ,\bus_wide_gen.rreq_offset_n_12 ,\bus_wide_gen.rreq_offset_n_13 ,\bus_wide_gen.rreq_offset_n_14 }),
        .E(p_18_in),
        .Q({\bus_wide_gen.tmp_rdata_pack ,\bus_wide_gen.rs_tmp_rdata_n_22 ,\bus_wide_gen.rs_tmp_rdata_n_23 ,\bus_wide_gen.rs_tmp_rdata_n_24 ,\bus_wide_gen.rs_tmp_rdata_n_25 ,\bus_wide_gen.rs_tmp_rdata_n_26 ,\bus_wide_gen.rs_tmp_rdata_n_27 ,\bus_wide_gen.rs_tmp_rdata_n_28 ,\bus_wide_gen.rs_tmp_rdata_n_29 ,\bus_wide_gen.rs_tmp_rdata_n_30 ,\bus_wide_gen.rs_tmp_rdata_n_31 ,\bus_wide_gen.rs_tmp_rdata_n_32 ,\bus_wide_gen.rs_tmp_rdata_n_33 ,\bus_wide_gen.rs_tmp_rdata_n_34 ,\bus_wide_gen.rs_tmp_rdata_n_35 ,\bus_wide_gen.rs_tmp_rdata_n_36 ,\bus_wide_gen.rs_tmp_rdata_n_37 }),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter9(ap_enable_reg_pp0_iter9),
        .ap_rst_n(ap_rst_n),
        .\bus_wide_gen.data_buf1__0 (\bus_wide_gen.data_buf1__0 ),
        .\bus_wide_gen.data_buf_reg[16] (\bus_wide_gen.data_buf_reg_n_0_[24] ),
        .\bus_wide_gen.data_buf_reg[17] (\bus_wide_gen.data_buf_reg_n_0_[25] ),
        .\bus_wide_gen.data_buf_reg[18] (\bus_wide_gen.data_buf_reg_n_0_[26] ),
        .\bus_wide_gen.data_buf_reg[19] (\bus_wide_gen.data_buf_reg_n_0_[27] ),
        .\bus_wide_gen.data_buf_reg[20] (\bus_wide_gen.data_buf_reg_n_0_[28] ),
        .\bus_wide_gen.data_buf_reg[21] (\bus_wide_gen.data_buf_reg_n_0_[29] ),
        .\bus_wide_gen.data_buf_reg[22] (\bus_wide_gen.data_buf_reg_n_0_[30] ),
        .\bus_wide_gen.data_buf_reg[23] (\bus_wide_gen.data_buf_reg_n_0_[31] ),
        .\bus_wide_gen.data_buf_reg[23]_0 (\bus_wide_gen.data_valid_reg_0 ),
        .\bus_wide_gen.offset_valid (\bus_wide_gen.offset_valid ),
        .\bus_wide_gen.split_cnt_buf_reg[0] (\bus_wide_gen.rreq_offset_n_15 ),
        .\bus_wide_gen.split_cnt_buf_reg[0]_0 (\bus_wide_gen.rreq_offset_n_20 ),
        .\bus_wide_gen.split_cnt_buf_reg[0]_1 (\bus_wide_gen.split_cnt_buf_reg_n_0_[0] ),
        .\bus_wide_gen.split_cnt_buf_reg[1] (\bus_wide_gen.rreq_offset_n_18 ),
        .\bus_wide_gen.split_cnt_buf_reg[1]_0 (\bus_wide_gen.rreq_offset_n_19 ),
        .\bus_wide_gen.split_cnt_buf_reg[1]_1 (\bus_wide_gen.first_beat_reg_n_0 ),
        .\bus_wide_gen.split_cnt_buf_reg[1]_2 (\bus_wide_gen.split_cnt_buf_reg_n_0_[1] ),
        .dout_vld_reg_0(\bus_wide_gen.rreq_offset_n_3 ),
        .\fifo_depth_gt1_gen.dout_reg[1] (\tmp_len_reg[17]_0 [0]),
        .\fifo_depth_gt1_gen.dout_reg[3] (COUNT),
        .\fifo_depth_gt1_gen.dout_reg[3]_0 (\bus_wide_gen.tmp_rvalid ),
        .\fifo_depth_gt1_gen.dout_reg[3]_1 (Q[1:0]),
        .\fifo_depth_gt1_gen.full_n_reg_0 (if_full_n),
        .\fifo_depth_gt1_gen.mOutPtr_reg[0]_0 (tmp_valid_reg_0),
        .if_empty_n(if_empty_n),
        .p_10_in(p_10_in),
        .p_16_in(p_16_in),
        .p_19_in(p_19_in),
        .reset(reset),
        .s_ready_t_reg(if_read13_out),
        .tmp_valid_reg(E));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_reg_slice \bus_wide_gen.rs_tmp_rdata 
       (.D({\bus_wide_gen.rs_tmp_rdata_n_4 ,\bus_wide_gen.rs_tmp_rdata_n_5 ,\bus_wide_gen.rs_tmp_rdata_n_6 ,\bus_wide_gen.rs_tmp_rdata_n_7 ,\bus_wide_gen.rs_tmp_rdata_n_8 ,\bus_wide_gen.rs_tmp_rdata_n_9 ,\bus_wide_gen.rs_tmp_rdata_n_10 ,\bus_wide_gen.rs_tmp_rdata_n_11 ,\bus_wide_gen.rs_tmp_rdata_n_12 ,\bus_wide_gen.rs_tmp_rdata_n_13 ,\bus_wide_gen.rs_tmp_rdata_n_14 ,\bus_wide_gen.rs_tmp_rdata_n_15 ,\bus_wide_gen.rs_tmp_rdata_n_16 ,\bus_wide_gen.rs_tmp_rdata_n_17 ,\bus_wide_gen.rs_tmp_rdata_n_18 ,\bus_wide_gen.rs_tmp_rdata_n_19 }),
        .E(load_p2),
        .Q(\bus_wide_gen.tmp_rvalid ),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter9(ap_enable_reg_pp0_iter9),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(\bus_wide_gen.rs_tmp_rdata_n_38 ),
        .beat_valid(beat_valid),
        .\bus_wide_gen.data_buf1__0 (\bus_wide_gen.data_buf1__0 ),
        .\bus_wide_gen.data_buf_reg[0] (\bus_wide_gen.rreq_offset_n_15 ),
        .\bus_wide_gen.data_buf_reg[0]_0 (\bus_wide_gen.rreq_offset_n_18 ),
        .\bus_wide_gen.data_buf_reg[0]_1 (\bus_wide_gen.data_buf[7]_i_4_n_0 ),
        .\bus_wide_gen.data_buf_reg[15] ({\bus_wide_gen.data_buf_reg_n_0_[23] ,\bus_wide_gen.data_buf_reg_n_0_[22] ,\bus_wide_gen.data_buf_reg_n_0_[21] ,\bus_wide_gen.data_buf_reg_n_0_[20] ,\bus_wide_gen.data_buf_reg_n_0_[19] ,\bus_wide_gen.data_buf_reg_n_0_[18] ,\bus_wide_gen.data_buf_reg_n_0_[17] ,\bus_wide_gen.data_buf_reg_n_0_[16] ,\bus_wide_gen.data_buf_reg_n_0_[15] ,\bus_wide_gen.data_buf_reg_n_0_[14] ,\bus_wide_gen.data_buf_reg_n_0_[13] ,\bus_wide_gen.data_buf_reg_n_0_[12] ,\bus_wide_gen.data_buf_reg_n_0_[11] ,\bus_wide_gen.data_buf_reg_n_0_[10] ,\bus_wide_gen.data_buf_reg_n_0_[9] ,\bus_wide_gen.data_buf_reg_n_0_[8] }),
        .\bus_wide_gen.data_buf_reg[8] (COUNT),
        .\bus_wide_gen.data_valid_reg (\bus_wide_gen.rs_tmp_rdata_n_1 ),
        .\bus_wide_gen.data_valid_reg_0 (\bus_wide_gen.data_valid_reg_0 ),
        .\bus_wide_gen.data_valid_reg_1 (\bus_wide_gen.split_cnt_buf_reg_n_0_[0] ),
        .\bus_wide_gen.data_valid_reg_2 (\bus_wide_gen.split_cnt_buf_reg_n_0_[1] ),
        .\bus_wide_gen.first_beat_reg (\bus_wide_gen.first_beat_reg_n_0 ),
        .\bus_wide_gen.offset_valid (\bus_wide_gen.offset_valid ),
        .\data_p1_reg[32]_0 ({\bus_wide_gen.tmp_rdata_pack ,\bus_wide_gen.rs_tmp_rdata_n_22 ,\bus_wide_gen.rs_tmp_rdata_n_23 ,\bus_wide_gen.rs_tmp_rdata_n_24 ,\bus_wide_gen.rs_tmp_rdata_n_25 ,\bus_wide_gen.rs_tmp_rdata_n_26 ,\bus_wide_gen.rs_tmp_rdata_n_27 ,\bus_wide_gen.rs_tmp_rdata_n_28 ,\bus_wide_gen.rs_tmp_rdata_n_29 ,\bus_wide_gen.rs_tmp_rdata_n_30 ,\bus_wide_gen.rs_tmp_rdata_n_31 ,\bus_wide_gen.rs_tmp_rdata_n_32 ,\bus_wide_gen.rs_tmp_rdata_n_33 ,\bus_wide_gen.rs_tmp_rdata_n_34 ,\bus_wide_gen.rs_tmp_rdata_n_35 ,\bus_wide_gen.rs_tmp_rdata_n_36 ,\bus_wide_gen.rs_tmp_rdata_n_37 }),
        .\data_p2_reg[32]_0 (beat_pack),
        .next_beat(next_beat),
        .p_10_in(p_10_in),
        .p_16_in(p_16_in),
        .p_19_in(p_19_in),
        .reset(reset));
  FDRE \bus_wide_gen.split_cnt_buf_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.rreq_offset_n_20 ),
        .Q(\bus_wide_gen.split_cnt_buf_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \bus_wide_gen.split_cnt_buf_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.rreq_offset_n_19 ),
        .Q(\bus_wide_gen.split_cnt_buf_reg_n_0_[1] ),
        .R(1'b0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_fifo fifo_rreq
       (.ARREADY_Dummy(ARREADY_Dummy),
        .D(fifo_rreq_n_3),
        .I_CH0_ARREADY(I_CH0_ARREADY),
        .Q({fifo_rreq_n_4,fifo_rreq_n_5,fifo_rreq_n_6,fifo_rreq_n_7,fifo_rreq_n_8,fifo_rreq_n_9,fifo_rreq_n_10,fifo_rreq_n_11,fifo_rreq_n_12,fifo_rreq_n_13,fifo_rreq_n_14,fifo_rreq_n_15,fifo_rreq_n_16,fifo_rreq_n_17,fifo_rreq_n_18,fifo_rreq_n_19,fifo_rreq_n_20,fifo_rreq_n_21,fifo_rreq_n_22,fifo_rreq_n_23,fifo_rreq_n_24,fifo_rreq_n_25,fifo_rreq_n_26,fifo_rreq_n_27,fifo_rreq_n_28,fifo_rreq_n_29,fifo_rreq_n_30,fifo_rreq_n_31,fifo_rreq_n_32,fifo_rreq_n_33,fifo_rreq_n_34,fifo_rreq_n_35,fifo_rreq_n_36,fifo_rreq_n_37,fifo_rreq_n_38,fifo_rreq_n_39,fifo_rreq_n_40,fifo_rreq_n_41,fifo_rreq_n_42,fifo_rreq_n_43,fifo_rreq_n_44,fifo_rreq_n_45,fifo_rreq_n_46,fifo_rreq_n_47,fifo_rreq_n_48,fifo_rreq_n_49,fifo_rreq_n_50,fifo_rreq_n_51,fifo_rreq_n_52,fifo_rreq_n_53,fifo_rreq_n_54,fifo_rreq_n_55,fifo_rreq_n_56,fifo_rreq_n_57,fifo_rreq_n_58,fifo_rreq_n_59,fifo_rreq_n_60,fifo_rreq_n_61,fifo_rreq_n_62,fifo_rreq_n_63,fifo_rreq_n_64,fifo_rreq_n_65,fifo_rreq_n_66,fifo_rreq_n_67}),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .\fifo_depth_gt1_gen.dout_reg[63] (\fifo_depth_gt1_gen.dout_reg[63] ),
        .\fifo_depth_gt1_gen.dout_reg[78] (fifo_rreq_n_2),
        .\fifo_depth_gt1_gen.mOutPtr_reg[0]_0 (\fifo_depth_gt1_gen.mOutPtr_reg[0] ),
        .if_empty_n(if_empty_n),
        .reset(reset),
        .tmp_valid_reg(tmp_valid_reg_0),
        .tmp_valid_reg_0(if_full_n));
  FDSE ready_for_outstanding_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(ready_for_outstanding),
        .Q(RBURST_READY_Dummy),
        .S(reset));
  FDRE \tmp_addr_reg[0] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_67),
        .Q(Q[0]),
        .R(reset));
  FDRE \tmp_addr_reg[10] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_57),
        .Q(Q[10]),
        .R(reset));
  FDRE \tmp_addr_reg[11] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_56),
        .Q(Q[11]),
        .R(reset));
  FDRE \tmp_addr_reg[12] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_55),
        .Q(Q[12]),
        .R(reset));
  FDRE \tmp_addr_reg[13] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_54),
        .Q(Q[13]),
        .R(reset));
  FDRE \tmp_addr_reg[14] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_53),
        .Q(Q[14]),
        .R(reset));
  FDRE \tmp_addr_reg[15] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_52),
        .Q(Q[15]),
        .R(reset));
  FDRE \tmp_addr_reg[16] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_51),
        .Q(Q[16]),
        .R(reset));
  FDRE \tmp_addr_reg[17] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_50),
        .Q(Q[17]),
        .R(reset));
  FDRE \tmp_addr_reg[18] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_49),
        .Q(Q[18]),
        .R(reset));
  FDRE \tmp_addr_reg[19] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_48),
        .Q(Q[19]),
        .R(reset));
  FDRE \tmp_addr_reg[1] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_66),
        .Q(Q[1]),
        .R(reset));
  FDRE \tmp_addr_reg[20] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_47),
        .Q(Q[20]),
        .R(reset));
  FDRE \tmp_addr_reg[21] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_46),
        .Q(Q[21]),
        .R(reset));
  FDRE \tmp_addr_reg[22] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_45),
        .Q(Q[22]),
        .R(reset));
  FDRE \tmp_addr_reg[23] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_44),
        .Q(Q[23]),
        .R(reset));
  FDRE \tmp_addr_reg[24] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_43),
        .Q(Q[24]),
        .R(reset));
  FDRE \tmp_addr_reg[25] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_42),
        .Q(Q[25]),
        .R(reset));
  FDRE \tmp_addr_reg[26] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_41),
        .Q(Q[26]),
        .R(reset));
  FDRE \tmp_addr_reg[27] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_40),
        .Q(Q[27]),
        .R(reset));
  FDRE \tmp_addr_reg[28] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_39),
        .Q(Q[28]),
        .R(reset));
  FDRE \tmp_addr_reg[29] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_38),
        .Q(Q[29]),
        .R(reset));
  FDRE \tmp_addr_reg[2] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_65),
        .Q(Q[2]),
        .R(reset));
  FDRE \tmp_addr_reg[30] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_37),
        .Q(Q[30]),
        .R(reset));
  FDRE \tmp_addr_reg[31] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_36),
        .Q(Q[31]),
        .R(reset));
  FDRE \tmp_addr_reg[32] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_35),
        .Q(Q[32]),
        .R(reset));
  FDRE \tmp_addr_reg[33] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_34),
        .Q(Q[33]),
        .R(reset));
  FDRE \tmp_addr_reg[34] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_33),
        .Q(Q[34]),
        .R(reset));
  FDRE \tmp_addr_reg[35] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_32),
        .Q(Q[35]),
        .R(reset));
  FDRE \tmp_addr_reg[36] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_31),
        .Q(Q[36]),
        .R(reset));
  FDRE \tmp_addr_reg[37] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_30),
        .Q(Q[37]),
        .R(reset));
  FDRE \tmp_addr_reg[38] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_29),
        .Q(Q[38]),
        .R(reset));
  FDRE \tmp_addr_reg[39] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_28),
        .Q(Q[39]),
        .R(reset));
  FDRE \tmp_addr_reg[3] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_64),
        .Q(Q[3]),
        .R(reset));
  FDRE \tmp_addr_reg[40] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_27),
        .Q(Q[40]),
        .R(reset));
  FDRE \tmp_addr_reg[41] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_26),
        .Q(Q[41]),
        .R(reset));
  FDRE \tmp_addr_reg[42] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_25),
        .Q(Q[42]),
        .R(reset));
  FDRE \tmp_addr_reg[43] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_24),
        .Q(Q[43]),
        .R(reset));
  FDRE \tmp_addr_reg[44] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_23),
        .Q(Q[44]),
        .R(reset));
  FDRE \tmp_addr_reg[45] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_22),
        .Q(Q[45]),
        .R(reset));
  FDRE \tmp_addr_reg[46] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_21),
        .Q(Q[46]),
        .R(reset));
  FDRE \tmp_addr_reg[47] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_20),
        .Q(Q[47]),
        .R(reset));
  FDRE \tmp_addr_reg[48] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_19),
        .Q(Q[48]),
        .R(reset));
  FDRE \tmp_addr_reg[49] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_18),
        .Q(Q[49]),
        .R(reset));
  FDRE \tmp_addr_reg[4] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_63),
        .Q(Q[4]),
        .R(reset));
  FDRE \tmp_addr_reg[50] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_17),
        .Q(Q[50]),
        .R(reset));
  FDRE \tmp_addr_reg[51] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_16),
        .Q(Q[51]),
        .R(reset));
  FDRE \tmp_addr_reg[52] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_15),
        .Q(Q[52]),
        .R(reset));
  FDRE \tmp_addr_reg[53] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_14),
        .Q(Q[53]),
        .R(reset));
  FDRE \tmp_addr_reg[54] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_13),
        .Q(Q[54]),
        .R(reset));
  FDRE \tmp_addr_reg[55] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_12),
        .Q(Q[55]),
        .R(reset));
  FDRE \tmp_addr_reg[56] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_11),
        .Q(Q[56]),
        .R(reset));
  FDRE \tmp_addr_reg[57] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_10),
        .Q(Q[57]),
        .R(reset));
  FDRE \tmp_addr_reg[58] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_9),
        .Q(Q[58]),
        .R(reset));
  FDRE \tmp_addr_reg[59] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_8),
        .Q(Q[59]),
        .R(reset));
  FDRE \tmp_addr_reg[5] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_62),
        .Q(Q[5]),
        .R(reset));
  FDRE \tmp_addr_reg[60] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_7),
        .Q(Q[60]),
        .R(reset));
  FDRE \tmp_addr_reg[61] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_6),
        .Q(Q[61]),
        .R(reset));
  FDRE \tmp_addr_reg[62] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_5),
        .Q(Q[62]),
        .R(reset));
  FDRE \tmp_addr_reg[63] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_4),
        .Q(Q[63]),
        .R(reset));
  FDRE \tmp_addr_reg[6] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_61),
        .Q(Q[6]),
        .R(reset));
  FDRE \tmp_addr_reg[7] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_60),
        .Q(Q[7]),
        .R(reset));
  FDRE \tmp_addr_reg[8] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_59),
        .Q(Q[8]),
        .R(reset));
  FDRE \tmp_addr_reg[9] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_58),
        .Q(Q[9]),
        .R(reset));
  FDRE \tmp_len_reg[13] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(1'b1),
        .Q(\tmp_len_reg[17]_0 [0]),
        .R(reset));
  FDRE \tmp_len_reg[17] 
       (.C(ap_clk),
        .CE(if_read13_out),
        .D(fifo_rreq_n_3),
        .Q(\tmp_len_reg[17]_0 [1]),
        .R(reset));
  FDRE tmp_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_rreq_n_2),
        .Q(tmp_valid_reg_0),
        .R(reset));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_mem
   (raddr,
    re,
    WEBWE,
    ready_for_outstanding,
    dout,
    mem_reg_0,
    next_beat,
    ready_for_outstanding_reg,
    ap_rst_n,
    \fifo_mem_gen.raddr ,
    mem_reg_1,
    mem_reg_2,
    ap_clk,
    reset,
    Q,
    din);
  output [7:0]raddr;
  output re;
  output [0:0]WEBWE;
  output ready_for_outstanding;
  output [32:0]dout;
  input mem_reg_0;
  input next_beat;
  input ready_for_outstanding_reg;
  input ap_rst_n;
  input [7:0]\fifo_mem_gen.raddr ;
  input mem_reg_1;
  input [0:0]mem_reg_2;
  input ap_clk;
  input reset;
  input [7:0]Q;
  input [33:0]din;

  wire [7:0]Q;
  wire [0:0]WEBWE;
  wire ap_clk;
  wire ap_rst_n;
  wire [33:33]beat_pack;
  wire [33:0]din;
  wire [32:0]dout;
  wire [7:0]\fifo_mem_gen.raddr ;
  wire mem_reg_0;
  wire mem_reg_1;
  wire [0:0]mem_reg_2;
  wire mem_reg_i_1__0_n_0;
  wire next_beat;
  wire [7:0]raddr;
  wire [7:0]raddr_reg;
  wire \raddr_reg[4]_i_2_n_0 ;
  wire \raddr_reg[5]_i_2_n_0 ;
  wire \raddr_reg[7]_i_3_n_0 ;
  wire \raddr_reg[7]_i_4_n_0 ;
  wire \raddr_reg[7]_i_5_n_0 ;
  wire re;
  wire ready_for_outstanding;
  wire ready_for_outstanding_reg;
  wire reset;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p2_d32" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p2_d32" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "8670" *) 
  (* RTL_RAM_NAME = "U0/gmem0_m_axi_U/load_unit/buff_rdata/fifo_mem_gen.U_ffo_mem/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "511" *) 
  (* ram_offset = "256" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "33" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("SDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(36),
    .READ_WIDTH_B(0),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(0),
    .WRITE_WIDTH_B(36)) 
    mem_reg
       (.ADDRARDADDR({1'b1,raddr_reg,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,Q,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI(din[15:0]),
        .DIBDI(din[31:16]),
        .DIPADIP(din[33:32]),
        .DIPBDIP({1'b1,1'b1}),
        .DOADO(dout[15:0]),
        .DOBDO(dout[31:16]),
        .DOPADOP({beat_pack,dout[32]}),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(mem_reg_i_1__0_n_0),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(reset),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({WEBWE,WEBWE,WEBWE,WEBWE}));
  LUT4 #(
    .INIT(16'h8AFF)) 
    mem_reg_i_1__0
       (.I0(mem_reg_0),
        .I1(next_beat),
        .I2(ready_for_outstanding_reg),
        .I3(ap_rst_n),
        .O(mem_reg_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    mem_reg_i_3
       (.I0(mem_reg_1),
        .I1(mem_reg_2),
        .O(WEBWE));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT5 #(
    .INIT(32'h750075FF)) 
    \raddr_reg[0]_i_1 
       (.I0(mem_reg_0),
        .I1(next_beat),
        .I2(ready_for_outstanding_reg),
        .I3(\fifo_mem_gen.raddr [0]),
        .I4(\raddr_reg[7]_i_3_n_0 ),
        .O(raddr[0]));
  LUT6 #(
    .INIT(64'h2F2F00FF2FFF0000)) 
    \raddr_reg[1]_i_1 
       (.I0(ready_for_outstanding_reg),
        .I1(next_beat),
        .I2(mem_reg_0),
        .I3(\raddr_reg[7]_i_3_n_0 ),
        .I4(\fifo_mem_gen.raddr [1]),
        .I5(\fifo_mem_gen.raddr [0]),
        .O(raddr[1]));
  LUT5 #(
    .INIT(32'h53707070)) 
    \raddr_reg[2]_i_1 
       (.I0(re),
        .I1(\raddr_reg[7]_i_3_n_0 ),
        .I2(\fifo_mem_gen.raddr [2]),
        .I3(\fifo_mem_gen.raddr [0]),
        .I4(\fifo_mem_gen.raddr [1]),
        .O(raddr[2]));
  LUT6 #(
    .INIT(64'h5370707070707070)) 
    \raddr_reg[3]_i_1 
       (.I0(re),
        .I1(\raddr_reg[7]_i_3_n_0 ),
        .I2(\fifo_mem_gen.raddr [3]),
        .I3(\fifo_mem_gen.raddr [1]),
        .I4(\fifo_mem_gen.raddr [0]),
        .I5(\fifo_mem_gen.raddr [2]),
        .O(raddr[3]));
  LUT6 #(
    .INIT(64'h2F2F00FF2FFF0000)) 
    \raddr_reg[4]_i_1 
       (.I0(ready_for_outstanding_reg),
        .I1(next_beat),
        .I2(mem_reg_0),
        .I3(\raddr_reg[7]_i_3_n_0 ),
        .I4(\fifo_mem_gen.raddr [4]),
        .I5(\raddr_reg[4]_i_2_n_0 ),
        .O(raddr[4]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \raddr_reg[4]_i_2 
       (.I0(\fifo_mem_gen.raddr [3]),
        .I1(\fifo_mem_gen.raddr [1]),
        .I2(\fifo_mem_gen.raddr [0]),
        .I3(\fifo_mem_gen.raddr [2]),
        .O(\raddr_reg[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2F2F00FF2FFF0000)) 
    \raddr_reg[5]_i_1 
       (.I0(ready_for_outstanding_reg),
        .I1(next_beat),
        .I2(mem_reg_0),
        .I3(\raddr_reg[7]_i_3_n_0 ),
        .I4(\fifo_mem_gen.raddr [5]),
        .I5(\raddr_reg[5]_i_2_n_0 ),
        .O(raddr[5]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \raddr_reg[5]_i_2 
       (.I0(\fifo_mem_gen.raddr [4]),
        .I1(\fifo_mem_gen.raddr [2]),
        .I2(\fifo_mem_gen.raddr [0]),
        .I3(\fifo_mem_gen.raddr [1]),
        .I4(\fifo_mem_gen.raddr [3]),
        .O(\raddr_reg[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2F2F00FF2FFF0000)) 
    \raddr_reg[6]_i_1 
       (.I0(ready_for_outstanding_reg),
        .I1(next_beat),
        .I2(mem_reg_0),
        .I3(\raddr_reg[7]_i_3_n_0 ),
        .I4(\fifo_mem_gen.raddr [6]),
        .I5(\raddr_reg[7]_i_4_n_0 ),
        .O(raddr[6]));
  LUT5 #(
    .INIT(32'h57773000)) 
    \raddr_reg[7]_i_1 
       (.I0(re),
        .I1(\raddr_reg[7]_i_3_n_0 ),
        .I2(\raddr_reg[7]_i_4_n_0 ),
        .I3(\fifo_mem_gen.raddr [6]),
        .I4(\fifo_mem_gen.raddr [7]),
        .O(raddr[7]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hD0)) 
    \raddr_reg[7]_i_2 
       (.I0(ready_for_outstanding_reg),
        .I1(next_beat),
        .I2(mem_reg_0),
        .O(re));
  LUT6 #(
    .INIT(64'h04000000FFFFFFFF)) 
    \raddr_reg[7]_i_3 
       (.I0(\raddr_reg[7]_i_5_n_0 ),
        .I1(\fifo_mem_gen.raddr [1]),
        .I2(\fifo_mem_gen.raddr [0]),
        .I3(\fifo_mem_gen.raddr [2]),
        .I4(\fifo_mem_gen.raddr [3]),
        .I5(re),
        .O(\raddr_reg[7]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \raddr_reg[7]_i_4 
       (.I0(\fifo_mem_gen.raddr [5]),
        .I1(\fifo_mem_gen.raddr [3]),
        .I2(\fifo_mem_gen.raddr [1]),
        .I3(\fifo_mem_gen.raddr [0]),
        .I4(\fifo_mem_gen.raddr [2]),
        .I5(\fifo_mem_gen.raddr [4]),
        .O(\raddr_reg[7]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \raddr_reg[7]_i_5 
       (.I0(\fifo_mem_gen.raddr [4]),
        .I1(\fifo_mem_gen.raddr [5]),
        .I2(\fifo_mem_gen.raddr [7]),
        .I3(\fifo_mem_gen.raddr [6]),
        .O(\raddr_reg[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[0]),
        .Q(raddr_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[1]),
        .Q(raddr_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[2]),
        .Q(raddr_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[3]),
        .Q(raddr_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[4]),
        .Q(raddr_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[5]),
        .Q(raddr_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg_reg[6] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[6]),
        .Q(raddr_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg_reg[7] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[7]),
        .Q(raddr_reg[7]),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h80)) 
    ready_for_outstanding_i_1
       (.I0(next_beat),
        .I1(ready_for_outstanding_reg),
        .I2(beat_pack),
        .O(ready_for_outstanding));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_read
   (ARREADY_Dummy,
    \could_multi_bursts.burst_valid_reg ,
    s_ready_t_reg,
    m_axi_gmem0_ARADDR,
    Q,
    \state_reg[0] ,
    \fifo_srl_gen.raddr_reg[3] ,
    we,
    ost_ctrl_info,
    din,
    m_axi_gmem0_ARLEN,
    reset,
    ap_clk,
    \fifo_depth_gt1_gen.dout_reg[0] ,
    s_ready_t_reg_0,
    if_full_n,
    m_axi_gmem0_ARREADY,
    m_axi_gmem0_RVALID,
    RREADY_Dummy,
    RBURST_READY_Dummy,
    ap_rst_n,
    we_0,
    \data_p2_reg[63] ,
    \data_p2_reg[81] ,
    D,
    E);
  output ARREADY_Dummy;
  output \could_multi_bursts.burst_valid_reg ;
  output s_ready_t_reg;
  output [61:0]m_axi_gmem0_ARADDR;
  output [32:0]Q;
  output [0:0]\state_reg[0] ;
  output [3:0]\fifo_srl_gen.raddr_reg[3] ;
  output we;
  output ost_ctrl_info;
  output [0:0]din;
  output [3:0]m_axi_gmem0_ARLEN;
  input reset;
  input ap_clk;
  input \fifo_depth_gt1_gen.dout_reg[0] ;
  input s_ready_t_reg_0;
  input if_full_n;
  input m_axi_gmem0_ARREADY;
  input m_axi_gmem0_RVALID;
  input RREADY_Dummy;
  input RBURST_READY_Dummy;
  input ap_rst_n;
  input we_0;
  input [63:0]\data_p2_reg[63] ;
  input [1:0]\data_p2_reg[81] ;
  input [32:0]D;
  input [0:0]E;

  wire ARREADY_Dummy;
  wire [32:0]D;
  wire [0:0]E;
  wire [32:0]Q;
  wire RBURST_READY_Dummy;
  wire RREADY_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire \could_multi_bursts.burst_valid_reg ;
  wire [63:0]\data_p2_reg[63] ;
  wire [1:0]\data_p2_reg[81] ;
  wire [0:0]din;
  wire fifo_burst_n_0;
  wire fifo_burst_n_1;
  wire fifo_burst_n_2;
  wire \fifo_depth_gt1_gen.dout_reg[0] ;
  wire [3:0]\fifo_srl_gen.raddr_reg[3] ;
  wire if_full_n;
  wire [61:0]m_axi_gmem0_ARADDR;
  wire [3:0]m_axi_gmem0_ARLEN;
  wire m_axi_gmem0_ARREADY;
  wire m_axi_gmem0_RVALID;
  wire ost_ctrl_info;
  wire ost_ctrl_ready;
  wire ost_ctrl_valid;
  wire re;
  wire reset;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire [0:0]\state_reg[0] ;
  wire we;
  wire we_0;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_fifo__parameterized14 fifo_burst
       (.Q(Q[32]),
        .RREADY_Dummy(RREADY_Dummy),
        .ap_clk(ap_clk),
        .din(din),
        .dout_vld_reg_0(fifo_burst_n_2),
        .dout_vld_reg_1(\state_reg[0] ),
        .\fifo_depth_gt1_gen.dout_reg[0] (\fifo_depth_gt1_gen.dout_reg[0] ),
        .\fifo_depth_gt1_gen.empty_n_reg_0 (fifo_burst_n_0),
        .\fifo_depth_gt1_gen.full_n_reg_0 (fifo_burst_n_1),
        .\fifo_srl_gen.raddr_reg[3]_0 (\fifo_srl_gen.raddr_reg[3] ),
        .ost_ctrl_valid(ost_ctrl_valid),
        .re(re),
        .reset(reset),
        .we_0(we_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_fifo__parameterized14_13 fifo_rctl
       (.RBURST_READY_Dummy(RBURST_READY_Dummy),
        .ap_clk(ap_clk),
        .ost_ctrl_ready(ost_ctrl_ready),
        .ost_ctrl_valid(ost_ctrl_valid),
        .reset(reset));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_burst_converter rreq_burst_conv
       (.D({\data_p2_reg[81] ,\data_p2_reg[63] }),
        .E(E),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.burst_valid_reg_0 (\could_multi_bursts.burst_valid_reg ),
        .\fifo_depth_gt1_gen.dout_reg[0] (fifo_burst_n_1),
        .if_full_n(if_full_n),
        .m_axi_gmem0_ARADDR(m_axi_gmem0_ARADDR),
        .m_axi_gmem0_ARLEN(m_axi_gmem0_ARLEN),
        .m_axi_gmem0_ARREADY(m_axi_gmem0_ARREADY),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_ctrl_ready(ost_ctrl_ready),
        .ost_ctrl_valid(ost_ctrl_valid),
        .reset(reset),
        .s_ready_t_reg(ARREADY_Dummy),
        .s_ready_t_reg_0(s_ready_t_reg_0),
        .we(we));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_reg_slice_14 rs_rdata
       (.D(D),
        .Q(\state_reg[0] ),
        .RREADY_Dummy(RREADY_Dummy),
        .ap_clk(ap_clk),
        .\data_p1_reg[32]_0 (Q),
        .\fifo_depth_gt1_gen.dout_reg[0] (fifo_burst_n_2),
        .\fifo_depth_gt1_gen.dout_reg[0]_0 (fifo_burst_n_0),
        .m_axi_gmem0_RVALID(m_axi_gmem0_RVALID),
        .re(re),
        .reset(reset),
        .s_ready_t_reg_0(s_ready_t_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_reg_slice
   (next_beat,
    \bus_wide_gen.data_valid_reg ,
    p_16_in,
    Q,
    D,
    \bus_wide_gen.data_buf1__0 ,
    \data_p1_reg[32]_0 ,
    ap_rst_n_0,
    p_10_in,
    reset,
    ap_clk,
    beat_valid,
    p_19_in,
    \bus_wide_gen.data_valid_reg_0 ,
    ap_enable_reg_pp0_iter9,
    ap_block_pp0_stage0_subdone,
    \bus_wide_gen.data_valid_reg_1 ,
    \bus_wide_gen.data_valid_reg_2 ,
    \bus_wide_gen.data_buf_reg[15] ,
    \bus_wide_gen.data_buf_reg[0] ,
    \bus_wide_gen.data_buf_reg[0]_0 ,
    \bus_wide_gen.data_buf_reg[8] ,
    \bus_wide_gen.first_beat_reg ,
    \bus_wide_gen.data_buf_reg[0]_1 ,
    ap_rst_n,
    \bus_wide_gen.offset_valid ,
    \data_p2_reg[32]_0 ,
    E);
  output next_beat;
  output \bus_wide_gen.data_valid_reg ;
  output p_16_in;
  output [0:0]Q;
  output [15:0]D;
  output \bus_wide_gen.data_buf1__0 ;
  output [16:0]\data_p1_reg[32]_0 ;
  output ap_rst_n_0;
  output p_10_in;
  input reset;
  input ap_clk;
  input beat_valid;
  input p_19_in;
  input \bus_wide_gen.data_valid_reg_0 ;
  input ap_enable_reg_pp0_iter9;
  input ap_block_pp0_stage0_subdone;
  input \bus_wide_gen.data_valid_reg_1 ;
  input \bus_wide_gen.data_valid_reg_2 ;
  input [15:0]\bus_wide_gen.data_buf_reg[15] ;
  input \bus_wide_gen.data_buf_reg[0] ;
  input \bus_wide_gen.data_buf_reg[0]_0 ;
  input [1:0]\bus_wide_gen.data_buf_reg[8] ;
  input \bus_wide_gen.first_beat_reg ;
  input \bus_wide_gen.data_buf_reg[0]_1 ;
  input ap_rst_n;
  input \bus_wide_gen.offset_valid ;
  input [32:0]\data_p2_reg[32]_0 ;
  input [0:0]E;

  wire [15:0]D;
  wire [0:0]E;
  wire [0:0]Q;
  wire [7:0]SHIFT_RIGHT0_in;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter9;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire beat_valid;
  wire \bus_wide_gen.data_buf1__0 ;
  wire \bus_wide_gen.data_buf[10]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[11]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[12]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[13]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[14]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[15]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[8]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf[9]_i_2_n_0 ;
  wire \bus_wide_gen.data_buf_reg[0] ;
  wire \bus_wide_gen.data_buf_reg[0]_0 ;
  wire \bus_wide_gen.data_buf_reg[0]_1 ;
  wire [15:0]\bus_wide_gen.data_buf_reg[15] ;
  wire [1:0]\bus_wide_gen.data_buf_reg[8] ;
  wire \bus_wide_gen.data_valid_reg ;
  wire \bus_wide_gen.data_valid_reg_0 ;
  wire \bus_wide_gen.data_valid_reg_1 ;
  wire \bus_wide_gen.data_valid_reg_2 ;
  wire \bus_wide_gen.first_beat_reg ;
  wire \bus_wide_gen.offset_valid ;
  wire \data_p1[0]_i_1_n_0 ;
  wire \data_p1[10]_i_1_n_0 ;
  wire \data_p1[11]_i_1_n_0 ;
  wire \data_p1[12]_i_1_n_0 ;
  wire \data_p1[13]_i_1_n_0 ;
  wire \data_p1[14]_i_1_n_0 ;
  wire \data_p1[15]_i_1_n_0 ;
  wire \data_p1[16]_i_1_n_0 ;
  wire \data_p1[17]_i_1_n_0 ;
  wire \data_p1[18]_i_1_n_0 ;
  wire \data_p1[19]_i_1_n_0 ;
  wire \data_p1[1]_i_1_n_0 ;
  wire \data_p1[20]_i_1_n_0 ;
  wire \data_p1[21]_i_1_n_0 ;
  wire \data_p1[22]_i_1_n_0 ;
  wire \data_p1[23]_i_1_n_0 ;
  wire \data_p1[24]_i_1_n_0 ;
  wire \data_p1[25]_i_1_n_0 ;
  wire \data_p1[26]_i_1_n_0 ;
  wire \data_p1[27]_i_1_n_0 ;
  wire \data_p1[28]_i_1_n_0 ;
  wire \data_p1[29]_i_1_n_0 ;
  wire \data_p1[2]_i_1_n_0 ;
  wire \data_p1[30]_i_1_n_0 ;
  wire \data_p1[31]_i_1_n_0 ;
  wire \data_p1[32]_i_2_n_0 ;
  wire \data_p1[3]_i_1_n_0 ;
  wire \data_p1[4]_i_1_n_0 ;
  wire \data_p1[5]_i_1_n_0 ;
  wire \data_p1[6]_i_1_n_0 ;
  wire \data_p1[7]_i_1_n_0 ;
  wire \data_p1[8]_i_1_n_0 ;
  wire \data_p1[9]_i_1_n_0 ;
  wire [16:0]\data_p1_reg[32]_0 ;
  wire \data_p1_reg_n_0_[0] ;
  wire \data_p1_reg_n_0_[10] ;
  wire \data_p1_reg_n_0_[11] ;
  wire \data_p1_reg_n_0_[12] ;
  wire \data_p1_reg_n_0_[13] ;
  wire \data_p1_reg_n_0_[14] ;
  wire \data_p1_reg_n_0_[15] ;
  wire \data_p1_reg_n_0_[1] ;
  wire \data_p1_reg_n_0_[2] ;
  wire \data_p1_reg_n_0_[3] ;
  wire \data_p1_reg_n_0_[4] ;
  wire \data_p1_reg_n_0_[5] ;
  wire \data_p1_reg_n_0_[6] ;
  wire \data_p1_reg_n_0_[7] ;
  wire \data_p1_reg_n_0_[8] ;
  wire \data_p1_reg_n_0_[9] ;
  wire [32:0]data_p2;
  wire [32:0]\data_p2_reg[32]_0 ;
  wire load_p1;
  wire next_beat;
  wire [1:0]next_st__0;
  wire p_10_in;
  wire p_16_in;
  wire p_19_in;
  wire reset;
  wire s_ready_t_i_1__0_n_0;
  wire [1:1]state;
  wire \state[0]_i_1__3_n_0 ;
  wire \state[1]_i_1__0_n_0 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__0 
       (.I0(beat_valid),
        .I1(p_19_in),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next_st__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'h00C3CCA0)) 
    \FSM_sequential_state[1]_i_1__0 
       (.I0(next_beat),
        .I1(p_19_in),
        .I2(beat_valid),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .O(next_st__0[1]));
  (* FSM_ENCODED_STATES = "zero:00,two:01,one:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_st__0[0]),
        .Q(state__0[0]),
        .R(reset));
  (* FSM_ENCODED_STATES = "zero:00,two:01,one:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_st__0[1]),
        .Q(state__0[1]),
        .R(reset));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[0]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[15] [0]),
        .I1(\bus_wide_gen.data_buf_reg[0] ),
        .I2(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I3(\data_p1_reg_n_0_[0] ),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(SHIFT_RIGHT0_in[0]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[0]_i_2 
       (.I0(\data_p1_reg_n_0_[0] ),
        .I1(\data_p1_reg[32]_0 [0]),
        .I2(\bus_wide_gen.data_buf_reg[8] [0]),
        .I3(\data_p1_reg[32]_0 [8]),
        .I4(\bus_wide_gen.data_buf_reg[8] [1]),
        .I5(\data_p1_reg_n_0_[8] ),
        .O(SHIFT_RIGHT0_in[0]));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \bus_wide_gen.data_buf[10]_i_1 
       (.I0(\bus_wide_gen.data_buf[10]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[15] [10]),
        .I2(\bus_wide_gen.data_buf_reg[0] ),
        .I3(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I4(\data_p1_reg_n_0_[10] ),
        .O(D[10]));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[10]_i_2 
       (.I0(\data_p1_reg[32]_0 [2]),
        .I1(\data_p1_reg[32]_0 [10]),
        .I2(\bus_wide_gen.data_buf_reg[8] [1]),
        .I3(\data_p1_reg_n_0_[10] ),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\bus_wide_gen.data_buf_reg[8] [0]),
        .O(\bus_wide_gen.data_buf[10]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \bus_wide_gen.data_buf[11]_i_1 
       (.I0(\bus_wide_gen.data_buf[11]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[15] [11]),
        .I2(\bus_wide_gen.data_buf_reg[0] ),
        .I3(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I4(\data_p1_reg_n_0_[11] ),
        .O(D[11]));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[11]_i_2 
       (.I0(\data_p1_reg[32]_0 [3]),
        .I1(\data_p1_reg[32]_0 [11]),
        .I2(\bus_wide_gen.data_buf_reg[8] [1]),
        .I3(\data_p1_reg_n_0_[11] ),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\bus_wide_gen.data_buf_reg[8] [0]),
        .O(\bus_wide_gen.data_buf[11]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \bus_wide_gen.data_buf[12]_i_1 
       (.I0(\bus_wide_gen.data_buf[12]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[15] [12]),
        .I2(\bus_wide_gen.data_buf_reg[0] ),
        .I3(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I4(\data_p1_reg_n_0_[12] ),
        .O(D[12]));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[12]_i_2 
       (.I0(\data_p1_reg[32]_0 [4]),
        .I1(\data_p1_reg[32]_0 [12]),
        .I2(\bus_wide_gen.data_buf_reg[8] [1]),
        .I3(\data_p1_reg_n_0_[12] ),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\bus_wide_gen.data_buf_reg[8] [0]),
        .O(\bus_wide_gen.data_buf[12]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \bus_wide_gen.data_buf[13]_i_1 
       (.I0(\bus_wide_gen.data_buf[13]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[15] [13]),
        .I2(\bus_wide_gen.data_buf_reg[0] ),
        .I3(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I4(\data_p1_reg_n_0_[13] ),
        .O(D[13]));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[13]_i_2 
       (.I0(\data_p1_reg[32]_0 [5]),
        .I1(\data_p1_reg[32]_0 [13]),
        .I2(\bus_wide_gen.data_buf_reg[8] [1]),
        .I3(\data_p1_reg_n_0_[13] ),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\bus_wide_gen.data_buf_reg[8] [0]),
        .O(\bus_wide_gen.data_buf[13]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \bus_wide_gen.data_buf[14]_i_1 
       (.I0(\bus_wide_gen.data_buf[14]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[15] [14]),
        .I2(\bus_wide_gen.data_buf_reg[0] ),
        .I3(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I4(\data_p1_reg_n_0_[14] ),
        .O(D[14]));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[14]_i_2 
       (.I0(\data_p1_reg[32]_0 [6]),
        .I1(\data_p1_reg[32]_0 [14]),
        .I2(\bus_wide_gen.data_buf_reg[8] [1]),
        .I3(\data_p1_reg_n_0_[14] ),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\bus_wide_gen.data_buf_reg[8] [0]),
        .O(\bus_wide_gen.data_buf[14]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \bus_wide_gen.data_buf[15]_i_1 
       (.I0(\bus_wide_gen.data_buf[15]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[15] [15]),
        .I2(\bus_wide_gen.data_buf_reg[0] ),
        .I3(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I4(\data_p1_reg_n_0_[15] ),
        .O(D[15]));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[15]_i_2 
       (.I0(\data_p1_reg[32]_0 [7]),
        .I1(\data_p1_reg[32]_0 [15]),
        .I2(\bus_wide_gen.data_buf_reg[8] [1]),
        .I3(\data_p1_reg_n_0_[15] ),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\bus_wide_gen.data_buf_reg[8] [0]),
        .O(\bus_wide_gen.data_buf[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[1]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[15] [1]),
        .I1(\bus_wide_gen.data_buf_reg[0] ),
        .I2(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I3(\data_p1_reg_n_0_[1] ),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(SHIFT_RIGHT0_in[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[1]_i_2 
       (.I0(\data_p1_reg_n_0_[1] ),
        .I1(\data_p1_reg[32]_0 [1]),
        .I2(\bus_wide_gen.data_buf_reg[8] [0]),
        .I3(\data_p1_reg[32]_0 [9]),
        .I4(\bus_wide_gen.data_buf_reg[8] [1]),
        .I5(\data_p1_reg_n_0_[9] ),
        .O(SHIFT_RIGHT0_in[1]));
  LUT6 #(
    .INIT(64'h1000111100000000)) 
    \bus_wide_gen.data_buf[23]_i_6 
       (.I0(\bus_wide_gen.data_valid_reg_2 ),
        .I1(\bus_wide_gen.data_valid_reg_1 ),
        .I2(ap_block_pp0_stage0_subdone),
        .I3(ap_enable_reg_pp0_iter9),
        .I4(\bus_wide_gen.data_valid_reg_0 ),
        .I5(p_16_in),
        .O(p_10_in));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[2]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[15] [2]),
        .I1(\bus_wide_gen.data_buf_reg[0] ),
        .I2(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I3(\data_p1_reg_n_0_[2] ),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(SHIFT_RIGHT0_in[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[2]_i_2 
       (.I0(\data_p1_reg_n_0_[2] ),
        .I1(\data_p1_reg[32]_0 [2]),
        .I2(\bus_wide_gen.data_buf_reg[8] [0]),
        .I3(\data_p1_reg[32]_0 [10]),
        .I4(\bus_wide_gen.data_buf_reg[8] [1]),
        .I5(\data_p1_reg_n_0_[10] ),
        .O(SHIFT_RIGHT0_in[2]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[3]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[15] [3]),
        .I1(\bus_wide_gen.data_buf_reg[0] ),
        .I2(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I3(\data_p1_reg_n_0_[3] ),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(SHIFT_RIGHT0_in[3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[3]_i_2 
       (.I0(\data_p1_reg_n_0_[3] ),
        .I1(\data_p1_reg[32]_0 [3]),
        .I2(\bus_wide_gen.data_buf_reg[8] [0]),
        .I3(\data_p1_reg[32]_0 [11]),
        .I4(\bus_wide_gen.data_buf_reg[8] [1]),
        .I5(\data_p1_reg_n_0_[11] ),
        .O(SHIFT_RIGHT0_in[3]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[4]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[15] [4]),
        .I1(\bus_wide_gen.data_buf_reg[0] ),
        .I2(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I3(\data_p1_reg_n_0_[4] ),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(SHIFT_RIGHT0_in[4]),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[4]_i_2 
       (.I0(\data_p1_reg_n_0_[4] ),
        .I1(\data_p1_reg[32]_0 [4]),
        .I2(\bus_wide_gen.data_buf_reg[8] [0]),
        .I3(\data_p1_reg[32]_0 [12]),
        .I4(\bus_wide_gen.data_buf_reg[8] [1]),
        .I5(\data_p1_reg_n_0_[12] ),
        .O(SHIFT_RIGHT0_in[4]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[5]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[15] [5]),
        .I1(\bus_wide_gen.data_buf_reg[0] ),
        .I2(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I3(\data_p1_reg_n_0_[5] ),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(SHIFT_RIGHT0_in[5]),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[5]_i_2 
       (.I0(\data_p1_reg_n_0_[5] ),
        .I1(\data_p1_reg[32]_0 [5]),
        .I2(\bus_wide_gen.data_buf_reg[8] [0]),
        .I3(\data_p1_reg[32]_0 [13]),
        .I4(\bus_wide_gen.data_buf_reg[8] [1]),
        .I5(\data_p1_reg_n_0_[13] ),
        .O(SHIFT_RIGHT0_in[5]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[6]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[15] [6]),
        .I1(\bus_wide_gen.data_buf_reg[0] ),
        .I2(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I3(\data_p1_reg_n_0_[6] ),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(SHIFT_RIGHT0_in[6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[6]_i_2 
       (.I0(\data_p1_reg_n_0_[6] ),
        .I1(\data_p1_reg[32]_0 [6]),
        .I2(\bus_wide_gen.data_buf_reg[8] [0]),
        .I3(\data_p1_reg[32]_0 [14]),
        .I4(\bus_wide_gen.data_buf_reg[8] [1]),
        .I5(\data_p1_reg_n_0_[14] ),
        .O(SHIFT_RIGHT0_in[6]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[7]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[15] [7]),
        .I1(\bus_wide_gen.data_buf_reg[0] ),
        .I2(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I3(\data_p1_reg_n_0_[7] ),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(SHIFT_RIGHT0_in[7]),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h8808080800000000)) 
    \bus_wide_gen.data_buf[7]_i_2 
       (.I0(\bus_wide_gen.first_beat_reg ),
        .I1(p_16_in),
        .I2(\bus_wide_gen.data_valid_reg_0 ),
        .I3(ap_enable_reg_pp0_iter9),
        .I4(ap_block_pp0_stage0_subdone),
        .I5(\bus_wide_gen.data_buf_reg[0]_1 ),
        .O(\bus_wide_gen.data_buf1__0 ));
  LUT6 #(
    .INIT(64'hFC0CFAFAFC0C0A0A)) 
    \bus_wide_gen.data_buf[7]_i_3 
       (.I0(\data_p1_reg_n_0_[7] ),
        .I1(\data_p1_reg[32]_0 [7]),
        .I2(\bus_wide_gen.data_buf_reg[8] [0]),
        .I3(\data_p1_reg[32]_0 [15]),
        .I4(\bus_wide_gen.data_buf_reg[8] [1]),
        .I5(\data_p1_reg_n_0_[15] ),
        .O(SHIFT_RIGHT0_in[7]));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \bus_wide_gen.data_buf[8]_i_1 
       (.I0(\bus_wide_gen.data_buf[8]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[15] [8]),
        .I2(\bus_wide_gen.data_buf_reg[0] ),
        .I3(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I4(\data_p1_reg_n_0_[8] ),
        .O(D[8]));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[8]_i_2 
       (.I0(\data_p1_reg[32]_0 [0]),
        .I1(\data_p1_reg[32]_0 [8]),
        .I2(\bus_wide_gen.data_buf_reg[8] [1]),
        .I3(\data_p1_reg_n_0_[8] ),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\bus_wide_gen.data_buf_reg[8] [0]),
        .O(\bus_wide_gen.data_buf[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hFFAEAEAE)) 
    \bus_wide_gen.data_buf[9]_i_1 
       (.I0(\bus_wide_gen.data_buf[9]_i_2_n_0 ),
        .I1(\bus_wide_gen.data_buf_reg[15] [9]),
        .I2(\bus_wide_gen.data_buf_reg[0] ),
        .I3(\bus_wide_gen.data_buf_reg[0]_0 ),
        .I4(\data_p1_reg_n_0_[9] ),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h0A0A0000CFC00000)) 
    \bus_wide_gen.data_buf[9]_i_2 
       (.I0(\data_p1_reg[32]_0 [1]),
        .I1(\data_p1_reg[32]_0 [9]),
        .I2(\bus_wide_gen.data_buf_reg[8] [1]),
        .I3(\data_p1_reg_n_0_[9] ),
        .I4(\bus_wide_gen.data_buf1__0 ),
        .I5(\bus_wide_gen.data_buf_reg[8] [0]),
        .O(\bus_wide_gen.data_buf[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8CCC8CCC8CCCAEEE)) 
    \bus_wide_gen.data_valid_i_1 
       (.I0(p_16_in),
        .I1(\bus_wide_gen.data_valid_reg_0 ),
        .I2(ap_enable_reg_pp0_iter9),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(\bus_wide_gen.data_valid_reg_1 ),
        .I5(\bus_wide_gen.data_valid_reg_2 ),
        .O(\bus_wide_gen.data_valid_reg ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \bus_wide_gen.data_valid_i_2 
       (.I0(Q),
        .I1(\bus_wide_gen.offset_valid ),
        .O(p_16_in));
  LUT5 #(
    .INIT(32'hD5D5FF55)) 
    \bus_wide_gen.first_beat_i_1 
       (.I0(ap_rst_n),
        .I1(Q),
        .I2(\data_p1_reg[32]_0 [16]),
        .I3(\bus_wide_gen.first_beat_reg ),
        .I4(p_19_in),
        .O(ap_rst_n_0));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1 
       (.I0(data_p2[0]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [0]),
        .O(\data_p1[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1 
       (.I0(data_p2[10]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [10]),
        .O(\data_p1[10]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1 
       (.I0(data_p2[11]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [11]),
        .O(\data_p1[11]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1 
       (.I0(data_p2[12]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [12]),
        .O(\data_p1[12]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1 
       (.I0(data_p2[13]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [13]),
        .O(\data_p1[13]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1 
       (.I0(data_p2[14]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [14]),
        .O(\data_p1[14]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1 
       (.I0(data_p2[15]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [15]),
        .O(\data_p1[15]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1 
       (.I0(data_p2[16]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [16]),
        .O(\data_p1[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1 
       (.I0(data_p2[17]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [17]),
        .O(\data_p1[17]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1 
       (.I0(data_p2[18]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [18]),
        .O(\data_p1[18]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1 
       (.I0(data_p2[19]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [19]),
        .O(\data_p1[19]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1 
       (.I0(data_p2[1]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [1]),
        .O(\data_p1[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1 
       (.I0(data_p2[20]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [20]),
        .O(\data_p1[20]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1 
       (.I0(data_p2[21]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [21]),
        .O(\data_p1[21]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1 
       (.I0(data_p2[22]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [22]),
        .O(\data_p1[22]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1 
       (.I0(data_p2[23]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [23]),
        .O(\data_p1[23]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1 
       (.I0(data_p2[24]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [24]),
        .O(\data_p1[24]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1 
       (.I0(data_p2[25]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [25]),
        .O(\data_p1[25]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1 
       (.I0(data_p2[26]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [26]),
        .O(\data_p1[26]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1 
       (.I0(data_p2[27]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [27]),
        .O(\data_p1[27]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1 
       (.I0(data_p2[28]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [28]),
        .O(\data_p1[28]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1 
       (.I0(data_p2[29]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [29]),
        .O(\data_p1[29]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1 
       (.I0(data_p2[2]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [2]),
        .O(\data_p1[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1 
       (.I0(data_p2[30]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [30]),
        .O(\data_p1[30]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1 
       (.I0(data_p2[31]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [31]),
        .O(\data_p1[31]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2B08)) 
    \data_p1[32]_i_1 
       (.I0(p_19_in),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(beat_valid),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_2 
       (.I0(data_p2[32]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [32]),
        .O(\data_p1[32]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1 
       (.I0(data_p2[3]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [3]),
        .O(\data_p1[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1 
       (.I0(data_p2[4]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [4]),
        .O(\data_p1[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1 
       (.I0(data_p2[5]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [5]),
        .O(\data_p1[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1 
       (.I0(data_p2[6]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [6]),
        .O(\data_p1[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1 
       (.I0(data_p2[7]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [7]),
        .O(\data_p1[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1 
       (.I0(data_p2[8]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [8]),
        .O(\data_p1[8]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1 
       (.I0(data_p2[9]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[32]_0 [9]),
        .O(\data_p1[9]_i_1_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1_n_0 ),
        .Q(\data_p1_reg[32]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1_n_0 ),
        .Q(\data_p1_reg[32]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1_n_0 ),
        .Q(\data_p1_reg[32]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1_n_0 ),
        .Q(\data_p1_reg[32]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1_n_0 ),
        .Q(\data_p1_reg[32]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1_n_0 ),
        .Q(\data_p1_reg[32]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1_n_0 ),
        .Q(\data_p1_reg[32]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1_n_0 ),
        .Q(\data_p1_reg[32]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1_n_0 ),
        .Q(\data_p1_reg[32]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1_n_0 ),
        .Q(\data_p1_reg[32]_0 [9]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1_n_0 ),
        .Q(\data_p1_reg[32]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1_n_0 ),
        .Q(\data_p1_reg[32]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1_n_0 ),
        .Q(\data_p1_reg[32]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1_n_0 ),
        .Q(\data_p1_reg[32]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1_n_0 ),
        .Q(\data_p1_reg[32]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1_n_0 ),
        .Q(\data_p1_reg[32]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_2_n_0 ),
        .Q(\data_p1_reg[32]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1_n_0 ),
        .Q(\data_p1_reg_n_0_[9] ),
        .R(1'b0));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[32]_0 [0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[32]_0 [10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[32]_0 [11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[32]_0 [12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[32]_0 [13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[32]_0 [14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[32]_0 [15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[32]_0 [16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[32]_0 [17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[32]_0 [18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[32]_0 [19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[32]_0 [1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[32]_0 [20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[32]_0 [21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[32]_0 [22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[32]_0 [23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[32]_0 [24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[32]_0 [25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[32]_0 [26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[32]_0 [27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[32]_0 [28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[32]_0 [29]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[32]_0 [2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[32]_0 [30]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[32]_0 [31]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[32]_0 [32]),
        .Q(data_p2[32]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[32]_0 [3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[32]_0 [4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[32]_0 [5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[32]_0 [6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[32]_0 [7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[32]_0 [8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(\data_p2_reg[32]_0 [9]),
        .Q(data_p2[9]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'hAAFAA2FF)) 
    s_ready_t_i_1__0
       (.I0(next_beat),
        .I1(beat_valid),
        .I2(p_19_in),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__0_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__0_n_0),
        .Q(next_beat),
        .R(reset));
  LUT5 #(
    .INIT(32'hDFDFC000)) 
    \state[0]_i_1__3 
       (.I0(p_19_in),
        .I1(beat_valid),
        .I2(state),
        .I3(next_beat),
        .I4(Q),
        .O(\state[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__0 
       (.I0(Q),
        .I1(state),
        .I2(p_19_in),
        .I3(beat_valid),
        .O(\state[1]_i_1__0_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__3_n_0 ),
        .Q(Q),
        .R(reset));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__0_n_0 ),
        .Q(state),
        .S(reset));
endmodule

(* ORIG_REF_NAME = "conv2d_edge_gmem0_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_reg_slice_14
   (s_ready_t_reg_0,
    re,
    Q,
    \data_p1_reg[32]_0 ,
    reset,
    ap_clk,
    m_axi_gmem0_RVALID,
    RREADY_Dummy,
    \fifo_depth_gt1_gen.dout_reg[0] ,
    \fifo_depth_gt1_gen.dout_reg[0]_0 ,
    D);
  output s_ready_t_reg_0;
  output re;
  output [0:0]Q;
  output [32:0]\data_p1_reg[32]_0 ;
  input reset;
  input ap_clk;
  input m_axi_gmem0_RVALID;
  input RREADY_Dummy;
  input \fifo_depth_gt1_gen.dout_reg[0] ;
  input \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  input [32:0]D;

  wire [32:0]D;
  wire [0:0]Q;
  wire RREADY_Dummy;
  wire ap_clk;
  wire \data_p1[0]_i_1__1_n_0 ;
  wire \data_p1[10]_i_1__1_n_0 ;
  wire \data_p1[11]_i_1__1_n_0 ;
  wire \data_p1[12]_i_1__1_n_0 ;
  wire \data_p1[13]_i_1__1_n_0 ;
  wire \data_p1[14]_i_1__1_n_0 ;
  wire \data_p1[15]_i_1__1_n_0 ;
  wire \data_p1[16]_i_1__1_n_0 ;
  wire \data_p1[17]_i_1__1_n_0 ;
  wire \data_p1[18]_i_1__1_n_0 ;
  wire \data_p1[19]_i_1__1_n_0 ;
  wire \data_p1[1]_i_1__1_n_0 ;
  wire \data_p1[20]_i_1__1_n_0 ;
  wire \data_p1[21]_i_1__1_n_0 ;
  wire \data_p1[22]_i_1__1_n_0 ;
  wire \data_p1[23]_i_1__1_n_0 ;
  wire \data_p1[24]_i_1__1_n_0 ;
  wire \data_p1[25]_i_1__1_n_0 ;
  wire \data_p1[26]_i_1__1_n_0 ;
  wire \data_p1[27]_i_1__1_n_0 ;
  wire \data_p1[28]_i_1__1_n_0 ;
  wire \data_p1[29]_i_1__1_n_0 ;
  wire \data_p1[2]_i_1__1_n_0 ;
  wire \data_p1[30]_i_1__1_n_0 ;
  wire \data_p1[31]_i_1__1_n_0 ;
  wire \data_p1[32]_i_2__0_n_0 ;
  wire \data_p1[3]_i_1__1_n_0 ;
  wire \data_p1[4]_i_1__1_n_0 ;
  wire \data_p1[5]_i_1__1_n_0 ;
  wire \data_p1[6]_i_1__1_n_0 ;
  wire \data_p1[7]_i_1__1_n_0 ;
  wire \data_p1[8]_i_1__1_n_0 ;
  wire \data_p1[9]_i_1__1_n_0 ;
  wire [32:0]\data_p1_reg[32]_0 ;
  wire \data_p2_reg_n_0_[0] ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[1] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[32] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[9] ;
  wire \fifo_depth_gt1_gen.dout_reg[0] ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  wire load_p1;
  wire load_p2;
  wire m_axi_gmem0_RVALID;
  wire [1:0]next_st__0;
  wire re;
  wire reset;
  wire s_ready_t_i_1__2_n_0;
  wire s_ready_t_reg_0;
  wire [1:1]state;
  wire \state[0]_i_1__0_n_0 ;
  wire \state[1]_i_1__1_n_0 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h0230)) 
    \FSM_sequential_state[0]_i_1__1 
       (.I0(m_axi_gmem0_RVALID),
        .I1(RREADY_Dummy),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(next_st__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'h3E02300C)) 
    \FSM_sequential_state[1]_i_1__1 
       (.I0(s_ready_t_reg_0),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(RREADY_Dummy),
        .I4(m_axi_gmem0_RVALID),
        .O(next_st__0[1]));
  (* FSM_ENCODED_STATES = "zero:00,two:01,one:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_st__0[0]),
        .Q(state__0[0]),
        .R(reset));
  (* FSM_ENCODED_STATES = "zero:00,two:01,one:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_st__0[1]),
        .Q(state__0[1]),
        .R(reset));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1__1 
       (.I0(\data_p2_reg_n_0_[0] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[0]),
        .O(\data_p1[0]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__1 
       (.I0(\data_p2_reg_n_0_[10] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[10]),
        .O(\data_p1[10]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__1 
       (.I0(\data_p2_reg_n_0_[11] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[11]),
        .O(\data_p1[11]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__1 
       (.I0(\data_p2_reg_n_0_[12] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[12]),
        .O(\data_p1[12]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__1 
       (.I0(\data_p2_reg_n_0_[13] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[13]),
        .O(\data_p1[13]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__1 
       (.I0(\data_p2_reg_n_0_[14] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[14]),
        .O(\data_p1[14]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__1 
       (.I0(\data_p2_reg_n_0_[15] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[15]),
        .O(\data_p1[15]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__1 
       (.I0(\data_p2_reg_n_0_[16] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[16]),
        .O(\data_p1[16]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__1 
       (.I0(\data_p2_reg_n_0_[17] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[17]),
        .O(\data_p1[17]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__1 
       (.I0(\data_p2_reg_n_0_[18] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[18]),
        .O(\data_p1[18]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__1 
       (.I0(\data_p2_reg_n_0_[19] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[19]),
        .O(\data_p1[19]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1__1 
       (.I0(\data_p2_reg_n_0_[1] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[1]),
        .O(\data_p1[1]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__1 
       (.I0(\data_p2_reg_n_0_[20] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[20]),
        .O(\data_p1[20]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__1 
       (.I0(\data_p2_reg_n_0_[21] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[21]),
        .O(\data_p1[21]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__1 
       (.I0(\data_p2_reg_n_0_[22] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[22]),
        .O(\data_p1[22]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__1 
       (.I0(\data_p2_reg_n_0_[23] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[23]),
        .O(\data_p1[23]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__1 
       (.I0(\data_p2_reg_n_0_[24] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[24]),
        .O(\data_p1[24]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__1 
       (.I0(\data_p2_reg_n_0_[25] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[25]),
        .O(\data_p1[25]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__1 
       (.I0(\data_p2_reg_n_0_[26] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[26]),
        .O(\data_p1[26]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__1 
       (.I0(\data_p2_reg_n_0_[27] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[27]),
        .O(\data_p1[27]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__1 
       (.I0(\data_p2_reg_n_0_[28] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[28]),
        .O(\data_p1[28]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__1 
       (.I0(\data_p2_reg_n_0_[29] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[29]),
        .O(\data_p1[29]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__1 
       (.I0(\data_p2_reg_n_0_[2] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[2]),
        .O(\data_p1[2]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__1 
       (.I0(\data_p2_reg_n_0_[30] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[30]),
        .O(\data_p1[30]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__1 
       (.I0(\data_p2_reg_n_0_[31] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[31]),
        .O(\data_p1[31]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'h08CA)) 
    \data_p1[32]_i_1__1 
       (.I0(m_axi_gmem0_RVALID),
        .I1(RREADY_Dummy),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_2__0 
       (.I0(\data_p2_reg_n_0_[32] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[32]),
        .O(\data_p1[32]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__1 
       (.I0(\data_p2_reg_n_0_[3] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[3]),
        .O(\data_p1[3]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__1 
       (.I0(\data_p2_reg_n_0_[4] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[4]),
        .O(\data_p1[4]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__1 
       (.I0(\data_p2_reg_n_0_[5] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[5]),
        .O(\data_p1[5]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__1 
       (.I0(\data_p2_reg_n_0_[6] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[6]),
        .O(\data_p1[6]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__1 
       (.I0(\data_p2_reg_n_0_[7] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[7]),
        .O(\data_p1[7]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__1 
       (.I0(\data_p2_reg_n_0_[8] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[8]),
        .O(\data_p1[8]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__1 
       (.I0(\data_p2_reg_n_0_[9] ),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(D[9]),
        .O(\data_p1[9]_i_1__1_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__1_n_0 ),
        .Q(\data_p1_reg[32]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__1_n_0 ),
        .Q(\data_p1_reg[32]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__1_n_0 ),
        .Q(\data_p1_reg[32]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__1_n_0 ),
        .Q(\data_p1_reg[32]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__1_n_0 ),
        .Q(\data_p1_reg[32]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__1_n_0 ),
        .Q(\data_p1_reg[32]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__1_n_0 ),
        .Q(\data_p1_reg[32]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__1_n_0 ),
        .Q(\data_p1_reg[32]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__1_n_0 ),
        .Q(\data_p1_reg[32]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__1_n_0 ),
        .Q(\data_p1_reg[32]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__1_n_0 ),
        .Q(\data_p1_reg[32]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__1_n_0 ),
        .Q(\data_p1_reg[32]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__1_n_0 ),
        .Q(\data_p1_reg[32]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__1_n_0 ),
        .Q(\data_p1_reg[32]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__1_n_0 ),
        .Q(\data_p1_reg[32]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__1_n_0 ),
        .Q(\data_p1_reg[32]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__1_n_0 ),
        .Q(\data_p1_reg[32]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__1_n_0 ),
        .Q(\data_p1_reg[32]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__1_n_0 ),
        .Q(\data_p1_reg[32]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__1_n_0 ),
        .Q(\data_p1_reg[32]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__1_n_0 ),
        .Q(\data_p1_reg[32]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__1_n_0 ),
        .Q(\data_p1_reg[32]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__1_n_0 ),
        .Q(\data_p1_reg[32]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__1_n_0 ),
        .Q(\data_p1_reg[32]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__1_n_0 ),
        .Q(\data_p1_reg[32]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_2__0_n_0 ),
        .Q(\data_p1_reg[32]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__1_n_0 ),
        .Q(\data_p1_reg[32]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__1_n_0 ),
        .Q(\data_p1_reg[32]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__1_n_0 ),
        .Q(\data_p1_reg[32]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__1_n_0 ),
        .Q(\data_p1_reg[32]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__1_n_0 ),
        .Q(\data_p1_reg[32]_0 [7]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__1_n_0 ),
        .Q(\data_p1_reg[32]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__1_n_0 ),
        .Q(\data_p1_reg[32]_0 [9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \data_p2[32]_i_1 
       (.I0(m_axi_gmem0_RVALID),
        .I1(s_ready_t_reg_0),
        .O(load_p2));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[0]),
        .Q(\data_p2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[10]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[11]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[12]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[13]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[14]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[15]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[16]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[17]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[18]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[19]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[1]),
        .Q(\data_p2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[20]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[21]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[22]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[23]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[24]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[25]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[26]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[27]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[28]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[29]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[2]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[30]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[31]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[32]),
        .Q(\data_p2_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[3]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[4]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[5]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[6]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[7]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[8]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(D[9]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h80FF0000)) 
    \fifo_depth_gt1_gen.dout[0]_i_1 
       (.I0(RREADY_Dummy),
        .I1(Q),
        .I2(\data_p1_reg[32]_0 [32]),
        .I3(\fifo_depth_gt1_gen.dout_reg[0] ),
        .I4(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .O(re));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'hF0FCD0FF)) 
    s_ready_t_i_1__2
       (.I0(m_axi_gmem0_RVALID),
        .I1(RREADY_Dummy),
        .I2(s_ready_t_reg_0),
        .I3(state__0[1]),
        .I4(state__0[0]),
        .O(s_ready_t_i_1__2_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__2_n_0),
        .Q(s_ready_t_reg_0),
        .R(reset));
  LUT5 #(
    .INIT(32'hFF5F8800)) 
    \state[0]_i_1__0 
       (.I0(state),
        .I1(s_ready_t_reg_0),
        .I2(RREADY_Dummy),
        .I3(m_axi_gmem0_RVALID),
        .I4(Q),
        .O(\state[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hF5FD)) 
    \state[1]_i_1__1 
       (.I0(Q),
        .I1(state),
        .I2(RREADY_Dummy),
        .I3(m_axi_gmem0_RVALID),
        .O(\state[1]_i_1__1_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__0_n_0 ),
        .Q(Q),
        .R(reset));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__1_n_0 ),
        .Q(state),
        .S(reset));
endmodule

(* ORIG_REF_NAME = "conv2d_edge_gmem0_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_reg_slice__parameterized1
   (s_ready_t_reg_0,
    last_sect_reg,
    p_16_in,
    single_sect__18,
    next_req,
    ap_rst_n_0,
    E,
    D,
    Q,
    \data_p1_reg[81]_0 ,
    \data_p1_reg[77]_0 ,
    \data_p1_reg[77]_1 ,
    reset,
    ap_clk,
    s_ready_t_reg_1,
    if_full_n,
    req_handling_reg,
    req_handling_reg_0,
    ap_rst_n,
    last_sect_reg_0,
    plusOp,
    \sect_cnt_reg[0] ,
    ost_ctrl_ready,
    \sect_total_buf_reg[0] ,
    m_axi_gmem0_ARREADY,
    \sect_total_buf_reg[0]_0 ,
    \sect_total_buf_reg[0]_1 ,
    \sect_total[19]_i_5_0 ,
    \data_p2_reg[81]_0 ,
    \data_p2_reg[81]_1 );
  output s_ready_t_reg_0;
  output last_sect_reg;
  output p_16_in;
  output single_sect__18;
  output next_req;
  output ap_rst_n_0;
  output [0:0]E;
  output [51:0]D;
  output [61:0]Q;
  output [19:0]\data_p1_reg[81]_0 ;
  output [9:0]\data_p1_reg[77]_0 ;
  output [9:0]\data_p1_reg[77]_1 ;
  input reset;
  input ap_clk;
  input s_ready_t_reg_1;
  input if_full_n;
  input req_handling_reg;
  input req_handling_reg_0;
  input ap_rst_n;
  input last_sect_reg_0;
  input [50:0]plusOp;
  input [0:0]\sect_cnt_reg[0] ;
  input ost_ctrl_ready;
  input \sect_total_buf_reg[0] ;
  input m_axi_gmem0_ARREADY;
  input \sect_total_buf_reg[0]_0 ;
  input \sect_total_buf_reg[0]_1 ;
  input [19:0]\sect_total[19]_i_5_0 ;
  input [65:0]\data_p2_reg[81]_0 ;
  input [0:0]\data_p2_reg[81]_1 ;

  wire [51:0]D;
  wire [0:0]E;
  wire [61:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \beat_len[1]_i_2_n_0 ;
  wire \beat_len[1]_i_3_n_0 ;
  wire \beat_len_reg[1]_i_1_n_0 ;
  wire \beat_len_reg[1]_i_1_n_1 ;
  wire \beat_len_reg[1]_i_1_n_2 ;
  wire \beat_len_reg[1]_i_1_n_3 ;
  wire \beat_len_reg[5]_i_1_n_0 ;
  wire \beat_len_reg[5]_i_1_n_1 ;
  wire \beat_len_reg[5]_i_1_n_2 ;
  wire \beat_len_reg[5]_i_1_n_3 ;
  wire \beat_len_reg[9]_i_1_n_1 ;
  wire \beat_len_reg[9]_i_1_n_2 ;
  wire \beat_len_reg[9]_i_1_n_3 ;
  wire \data_p1[0]_i_1__0_n_0 ;
  wire \data_p1[10]_i_1__0_n_0 ;
  wire \data_p1[11]_i_1__0_n_0 ;
  wire \data_p1[12]_i_1__0_n_0 ;
  wire \data_p1[13]_i_1__0_n_0 ;
  wire \data_p1[14]_i_1__0_n_0 ;
  wire \data_p1[15]_i_1__0_n_0 ;
  wire \data_p1[16]_i_1__0_n_0 ;
  wire \data_p1[17]_i_1__0_n_0 ;
  wire \data_p1[18]_i_1__0_n_0 ;
  wire \data_p1[19]_i_1__0_n_0 ;
  wire \data_p1[1]_i_1__0_n_0 ;
  wire \data_p1[20]_i_1__0_n_0 ;
  wire \data_p1[21]_i_1__0_n_0 ;
  wire \data_p1[22]_i_1__0_n_0 ;
  wire \data_p1[23]_i_1__0_n_0 ;
  wire \data_p1[24]_i_1__0_n_0 ;
  wire \data_p1[25]_i_1__0_n_0 ;
  wire \data_p1[26]_i_1__0_n_0 ;
  wire \data_p1[27]_i_1__0_n_0 ;
  wire \data_p1[28]_i_1__0_n_0 ;
  wire \data_p1[29]_i_1__0_n_0 ;
  wire \data_p1[2]_i_1__0_n_0 ;
  wire \data_p1[30]_i_1__0_n_0 ;
  wire \data_p1[31]_i_1__0_n_0 ;
  wire \data_p1[32]_i_1__0_n_0 ;
  wire \data_p1[33]_i_1_n_0 ;
  wire \data_p1[34]_i_1_n_0 ;
  wire \data_p1[35]_i_1_n_0 ;
  wire \data_p1[36]_i_1_n_0 ;
  wire \data_p1[37]_i_1_n_0 ;
  wire \data_p1[38]_i_1_n_0 ;
  wire \data_p1[39]_i_1_n_0 ;
  wire \data_p1[3]_i_1__0_n_0 ;
  wire \data_p1[40]_i_1_n_0 ;
  wire \data_p1[41]_i_1_n_0 ;
  wire \data_p1[42]_i_1_n_0 ;
  wire \data_p1[43]_i_1_n_0 ;
  wire \data_p1[44]_i_1_n_0 ;
  wire \data_p1[45]_i_1_n_0 ;
  wire \data_p1[46]_i_1_n_0 ;
  wire \data_p1[47]_i_1_n_0 ;
  wire \data_p1[48]_i_1_n_0 ;
  wire \data_p1[49]_i_1_n_0 ;
  wire \data_p1[4]_i_1__0_n_0 ;
  wire \data_p1[50]_i_1_n_0 ;
  wire \data_p1[51]_i_1_n_0 ;
  wire \data_p1[52]_i_1_n_0 ;
  wire \data_p1[53]_i_1_n_0 ;
  wire \data_p1[54]_i_1_n_0 ;
  wire \data_p1[55]_i_1_n_0 ;
  wire \data_p1[56]_i_1_n_0 ;
  wire \data_p1[57]_i_1_n_0 ;
  wire \data_p1[58]_i_1_n_0 ;
  wire \data_p1[59]_i_1_n_0 ;
  wire \data_p1[5]_i_1__0_n_0 ;
  wire \data_p1[60]_i_1_n_0 ;
  wire \data_p1[61]_i_1_n_0 ;
  wire \data_p1[62]_i_1_n_0 ;
  wire \data_p1[63]_i_1_n_0 ;
  wire \data_p1[6]_i_1__0_n_0 ;
  wire \data_p1[77]_i_1_n_0 ;
  wire \data_p1[7]_i_1__0_n_0 ;
  wire \data_p1[81]_i_2_n_0 ;
  wire \data_p1[8]_i_1__0_n_0 ;
  wire \data_p1[9]_i_1__0_n_0 ;
  wire [9:0]\data_p1_reg[77]_0 ;
  wire [9:0]\data_p1_reg[77]_1 ;
  wire [19:0]\data_p1_reg[81]_0 ;
  wire \data_p1_reg_n_0_[0] ;
  wire \data_p1_reg_n_0_[1] ;
  wire [81:0]data_p2;
  wire [65:0]\data_p2_reg[81]_0 ;
  wire [0:0]\data_p2_reg[81]_1 ;
  wire \end_from_4k[1]_i_2_n_0 ;
  wire \end_from_4k[1]_i_3_n_0 ;
  wire \end_from_4k[1]_i_4_n_0 ;
  wire \end_from_4k[1]_i_5_n_0 ;
  wire \end_from_4k[5]_i_2_n_0 ;
  wire \end_from_4k[5]_i_3_n_0 ;
  wire \end_from_4k[5]_i_4_n_0 ;
  wire \end_from_4k[5]_i_5_n_0 ;
  wire \end_from_4k[9]_i_2_n_0 ;
  wire \end_from_4k[9]_i_3_n_0 ;
  wire \end_from_4k[9]_i_4_n_0 ;
  wire \end_from_4k[9]_i_5_n_0 ;
  wire \end_from_4k_reg[1]_i_1_n_0 ;
  wire \end_from_4k_reg[1]_i_1_n_1 ;
  wire \end_from_4k_reg[1]_i_1_n_2 ;
  wire \end_from_4k_reg[1]_i_1_n_3 ;
  wire \end_from_4k_reg[5]_i_1_n_0 ;
  wire \end_from_4k_reg[5]_i_1_n_1 ;
  wire \end_from_4k_reg[5]_i_1_n_2 ;
  wire \end_from_4k_reg[5]_i_1_n_3 ;
  wire \end_from_4k_reg[9]_i_1_n_1 ;
  wire \end_from_4k_reg[9]_i_1_n_2 ;
  wire \end_from_4k_reg[9]_i_1_n_3 ;
  wire if_full_n;
  wire last_sect_reg;
  wire last_sect_reg_0;
  wire load_p1;
  wire m_axi_gmem0_ARREADY;
  wire m_ready;
  wire next_req;
  wire [1:0]next_st__0;
  wire ost_ctrl_ready;
  wire p_16_in;
  wire [17:13]p_1_in;
  wire [50:0]plusOp;
  wire req_handling_reg;
  wire req_handling_reg_0;
  wire req_valid;
  wire reset;
  wire s_ready_t_i_1__1_n_0;
  wire s_ready_t_reg_0;
  wire s_ready_t_reg_1;
  wire [0:0]\sect_cnt_reg[0] ;
  wire \sect_total[19]_i_4_n_0 ;
  wire [19:0]\sect_total[19]_i_5_0 ;
  wire \sect_total[19]_i_5_n_0 ;
  wire \sect_total[19]_i_6_n_0 ;
  wire \sect_total[3]_i_10_n_0 ;
  wire \sect_total[3]_i_11_n_0 ;
  wire \sect_total[3]_i_12_n_0 ;
  wire \sect_total[3]_i_13_n_0 ;
  wire \sect_total[3]_i_14_n_0 ;
  wire \sect_total[3]_i_15_n_0 ;
  wire \sect_total[3]_i_16_n_0 ;
  wire \sect_total[3]_i_4_n_0 ;
  wire \sect_total[3]_i_5_n_0 ;
  wire \sect_total[3]_i_6_n_0 ;
  wire \sect_total[3]_i_7_n_0 ;
  wire \sect_total[3]_i_9_n_0 ;
  wire \sect_total_buf_reg[0] ;
  wire \sect_total_buf_reg[0]_0 ;
  wire \sect_total_buf_reg[0]_1 ;
  wire \sect_total_reg[11]_i_1_n_0 ;
  wire \sect_total_reg[11]_i_1_n_1 ;
  wire \sect_total_reg[11]_i_1_n_2 ;
  wire \sect_total_reg[11]_i_1_n_3 ;
  wire \sect_total_reg[15]_i_1_n_0 ;
  wire \sect_total_reg[15]_i_1_n_1 ;
  wire \sect_total_reg[15]_i_1_n_2 ;
  wire \sect_total_reg[15]_i_1_n_3 ;
  wire \sect_total_reg[19]_i_2_n_1 ;
  wire \sect_total_reg[19]_i_2_n_2 ;
  wire \sect_total_reg[19]_i_2_n_3 ;
  wire \sect_total_reg[3]_i_1_n_0 ;
  wire \sect_total_reg[3]_i_1_n_1 ;
  wire \sect_total_reg[3]_i_1_n_2 ;
  wire \sect_total_reg[3]_i_1_n_3 ;
  wire \sect_total_reg[3]_i_2_n_0 ;
  wire \sect_total_reg[3]_i_2_n_1 ;
  wire \sect_total_reg[3]_i_2_n_2 ;
  wire \sect_total_reg[3]_i_2_n_3 ;
  wire \sect_total_reg[3]_i_3_n_0 ;
  wire \sect_total_reg[3]_i_3_n_1 ;
  wire \sect_total_reg[3]_i_3_n_2 ;
  wire \sect_total_reg[3]_i_3_n_3 ;
  wire \sect_total_reg[3]_i_8_n_0 ;
  wire \sect_total_reg[3]_i_8_n_1 ;
  wire \sect_total_reg[3]_i_8_n_2 ;
  wire \sect_total_reg[3]_i_8_n_3 ;
  wire \sect_total_reg[7]_i_1_n_0 ;
  wire \sect_total_reg[7]_i_1_n_1 ;
  wire \sect_total_reg[7]_i_1_n_2 ;
  wire \sect_total_reg[7]_i_1_n_3 ;
  wire single_sect__18;
  wire [1:1]state;
  wire \state[0]_i_1_n_0 ;
  wire \state[1]_i_1_n_0 ;
  wire [1:0]state__0;
  wire [1:0]\NLW_beat_len_reg[1]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_beat_len_reg[9]_i_1_CO_UNCONNECTED ;
  wire [1:0]\NLW_end_from_4k_reg[1]_i_1_O_UNCONNECTED ;
  wire [3:3]\NLW_end_from_4k_reg[9]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_sect_total_reg[19]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_sect_total_reg[3]_i_2_O_UNCONNECTED ;
  wire [3:0]\NLW_sect_total_reg[3]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_sect_total_reg[3]_i_8_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h000000C400FF0000)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(s_ready_t_reg_0),
        .I1(s_ready_t_reg_1),
        .I2(if_full_n),
        .I3(m_ready),
        .I4(state__0[0]),
        .I5(state__0[1]),
        .O(next_st__0[0]));
  LUT6 #(
    .INIT(64'h0000A565AAAAC000)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(m_ready),
        .I1(s_ready_t_reg_0),
        .I2(s_ready_t_reg_1),
        .I3(if_full_n),
        .I4(state__0[0]),
        .I5(state__0[1]),
        .O(next_st__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT4 #(
    .INIT(16'hA8FF)) 
    \FSM_sequential_state[1]_i_2__0 
       (.I0(p_16_in),
        .I1(single_sect__18),
        .I2(req_handling_reg),
        .I3(req_handling_reg_0),
        .O(m_ready));
  (* FSM_ENCODED_STATES = "zero:00,two:01,one:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_st__0[0]),
        .Q(state__0[0]),
        .R(reset));
  (* FSM_ENCODED_STATES = "zero:00,two:01,one:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_st__0[1]),
        .Q(state__0[1]),
        .R(reset));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len[1]_i_2 
       (.I0(p_1_in[13]),
        .I1(\data_p1_reg_n_0_[1] ),
        .O(\beat_len[1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len[1]_i_3 
       (.I0(p_1_in[13]),
        .I1(\data_p1_reg_n_0_[0] ),
        .O(\beat_len[1]_i_3_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \beat_len_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\beat_len_reg[1]_i_1_n_0 ,\beat_len_reg[1]_i_1_n_1 ,\beat_len_reg[1]_i_1_n_2 ,\beat_len_reg[1]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_1_in[13],p_1_in[13]}),
        .O({\data_p1_reg[77]_1 [1:0],\NLW_beat_len_reg[1]_i_1_O_UNCONNECTED [1:0]}),
        .S({p_1_in[13],p_1_in[13],\beat_len[1]_i_2_n_0 ,\beat_len[1]_i_3_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \beat_len_reg[5]_i_1 
       (.CI(\beat_len_reg[1]_i_1_n_0 ),
        .CO({\beat_len_reg[5]_i_1_n_0 ,\beat_len_reg[5]_i_1_n_1 ,\beat_len_reg[5]_i_1_n_2 ,\beat_len_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[77]_1 [5:2]),
        .S({p_1_in[13],p_1_in[13],p_1_in[13],p_1_in[13]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \beat_len_reg[9]_i_1 
       (.CI(\beat_len_reg[5]_i_1_n_0 ),
        .CO({\NLW_beat_len_reg[9]_i_1_CO_UNCONNECTED [3],\beat_len_reg[9]_i_1_n_1 ,\beat_len_reg[9]_i_1_n_2 ,\beat_len_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[77]_1 [9:6]),
        .S({p_1_in[13],p_1_in[13],p_1_in[13],p_1_in[13]}));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[0]_i_1__0 
       (.I0(data_p2[0]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [0]),
        .O(\data_p1[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[10]_i_1__0 
       (.I0(data_p2[10]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [10]),
        .O(\data_p1[10]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[11]_i_1__0 
       (.I0(data_p2[11]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [11]),
        .O(\data_p1[11]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[12]_i_1__0 
       (.I0(data_p2[12]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [12]),
        .O(\data_p1[12]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[13]_i_1__0 
       (.I0(data_p2[13]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [13]),
        .O(\data_p1[13]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[14]_i_1__0 
       (.I0(data_p2[14]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [14]),
        .O(\data_p1[14]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[15]_i_1__0 
       (.I0(data_p2[15]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [15]),
        .O(\data_p1[15]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[16]_i_1__0 
       (.I0(data_p2[16]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [16]),
        .O(\data_p1[16]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[17]_i_1__0 
       (.I0(data_p2[17]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [17]),
        .O(\data_p1[17]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[18]_i_1__0 
       (.I0(data_p2[18]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [18]),
        .O(\data_p1[18]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[19]_i_1__0 
       (.I0(data_p2[19]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [19]),
        .O(\data_p1[19]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[1]_i_1__0 
       (.I0(data_p2[1]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [1]),
        .O(\data_p1[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[20]_i_1__0 
       (.I0(data_p2[20]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [20]),
        .O(\data_p1[20]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[21]_i_1__0 
       (.I0(data_p2[21]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [21]),
        .O(\data_p1[21]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[22]_i_1__0 
       (.I0(data_p2[22]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [22]),
        .O(\data_p1[22]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[23]_i_1__0 
       (.I0(data_p2[23]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [23]),
        .O(\data_p1[23]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[24]_i_1__0 
       (.I0(data_p2[24]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [24]),
        .O(\data_p1[24]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[25]_i_1__0 
       (.I0(data_p2[25]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [25]),
        .O(\data_p1[25]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[26]_i_1__0 
       (.I0(data_p2[26]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [26]),
        .O(\data_p1[26]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[27]_i_1__0 
       (.I0(data_p2[27]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [27]),
        .O(\data_p1[27]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[28]_i_1__0 
       (.I0(data_p2[28]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [28]),
        .O(\data_p1[28]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[29]_i_1__0 
       (.I0(data_p2[29]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [29]),
        .O(\data_p1[29]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[2]_i_1__0 
       (.I0(data_p2[2]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [2]),
        .O(\data_p1[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[30]_i_1__0 
       (.I0(data_p2[30]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [30]),
        .O(\data_p1[30]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[31]_i_1__0 
       (.I0(data_p2[31]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [31]),
        .O(\data_p1[31]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[32]_i_1__0 
       (.I0(data_p2[32]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [32]),
        .O(\data_p1[32]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[33]_i_1 
       (.I0(data_p2[33]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [33]),
        .O(\data_p1[33]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[34]_i_1 
       (.I0(data_p2[34]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [34]),
        .O(\data_p1[34]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[35]_i_1 
       (.I0(data_p2[35]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [35]),
        .O(\data_p1[35]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[36]_i_1 
       (.I0(data_p2[36]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [36]),
        .O(\data_p1[36]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[37]_i_1 
       (.I0(data_p2[37]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [37]),
        .O(\data_p1[37]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[38]_i_1 
       (.I0(data_p2[38]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [38]),
        .O(\data_p1[38]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[39]_i_1 
       (.I0(data_p2[39]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [39]),
        .O(\data_p1[39]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[3]_i_1__0 
       (.I0(data_p2[3]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [3]),
        .O(\data_p1[3]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[40]_i_1 
       (.I0(data_p2[40]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [40]),
        .O(\data_p1[40]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[41]_i_1 
       (.I0(data_p2[41]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [41]),
        .O(\data_p1[41]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[42]_i_1 
       (.I0(data_p2[42]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [42]),
        .O(\data_p1[42]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[43]_i_1 
       (.I0(data_p2[43]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [43]),
        .O(\data_p1[43]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[44]_i_1 
       (.I0(data_p2[44]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [44]),
        .O(\data_p1[44]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[45]_i_1 
       (.I0(data_p2[45]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [45]),
        .O(\data_p1[45]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[46]_i_1 
       (.I0(data_p2[46]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [46]),
        .O(\data_p1[46]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[47]_i_1 
       (.I0(data_p2[47]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [47]),
        .O(\data_p1[47]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[48]_i_1 
       (.I0(data_p2[48]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [48]),
        .O(\data_p1[48]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[49]_i_1 
       (.I0(data_p2[49]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [49]),
        .O(\data_p1[49]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[4]_i_1__0 
       (.I0(data_p2[4]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [4]),
        .O(\data_p1[4]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[50]_i_1 
       (.I0(data_p2[50]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [50]),
        .O(\data_p1[50]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[51]_i_1 
       (.I0(data_p2[51]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [51]),
        .O(\data_p1[51]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[52]_i_1 
       (.I0(data_p2[52]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [52]),
        .O(\data_p1[52]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[53]_i_1 
       (.I0(data_p2[53]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [53]),
        .O(\data_p1[53]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[54]_i_1 
       (.I0(data_p2[54]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [54]),
        .O(\data_p1[54]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[55]_i_1 
       (.I0(data_p2[55]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [55]),
        .O(\data_p1[55]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[56]_i_1 
       (.I0(data_p2[56]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [56]),
        .O(\data_p1[56]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[57]_i_1 
       (.I0(data_p2[57]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [57]),
        .O(\data_p1[57]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[58]_i_1 
       (.I0(data_p2[58]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [58]),
        .O(\data_p1[58]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[59]_i_1 
       (.I0(data_p2[59]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [59]),
        .O(\data_p1[59]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[5]_i_1__0 
       (.I0(data_p2[5]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [5]),
        .O(\data_p1[5]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[60]_i_1 
       (.I0(data_p2[60]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [60]),
        .O(\data_p1[60]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[61]_i_1 
       (.I0(data_p2[61]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [61]),
        .O(\data_p1[61]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[62]_i_1 
       (.I0(data_p2[62]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [62]),
        .O(\data_p1[62]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[63]_i_1 
       (.I0(data_p2[63]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [63]),
        .O(\data_p1[63]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[6]_i_1__0 
       (.I0(data_p2[6]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [6]),
        .O(\data_p1[6]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[77]_i_1 
       (.I0(data_p2[77]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [64]),
        .O(\data_p1[77]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[7]_i_1__0 
       (.I0(data_p2[7]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [7]),
        .O(\data_p1[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000A020AAAAF030)) 
    \data_p1[81]_i_1 
       (.I0(m_ready),
        .I1(s_ready_t_reg_0),
        .I2(s_ready_t_reg_1),
        .I3(if_full_n),
        .I4(state__0[0]),
        .I5(state__0[1]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[81]_i_2 
       (.I0(data_p2[81]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [65]),
        .O(\data_p1[81]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[8]_i_1__0 
       (.I0(data_p2[8]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [8]),
        .O(\data_p1[8]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \data_p1[9]_i_1__0 
       (.I0(data_p2[9]),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(\data_p2_reg[81]_0 [9]),
        .O(\data_p1[9]_i_1__0_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__0_n_0 ),
        .Q(\data_p1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__0_n_0 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__0_n_0 ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__0_n_0 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__0_n_0 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__0_n_0 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__0_n_0 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__0_n_0 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__0_n_0 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__0_n_0 ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__0_n_0 ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__0_n_0 ),
        .Q(\data_p1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__0_n_0 ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__0_n_0 ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__0_n_0 ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__0_n_0 ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__0_n_0 ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__0_n_0 ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__0_n_0 ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__0_n_0 ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__0_n_0 ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__0_n_0 ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__0_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__0_n_0 ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__0_n_0 ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__0_n_0 ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1_n_0 ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1_n_0 ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1_n_0 ),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1_n_0 ),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1_n_0 ),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1_n_0 ),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1_n_0 ),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__0_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1_n_0 ),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1_n_0 ),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1_n_0 ),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1_n_0 ),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1_n_0 ),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1_n_0 ),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1_n_0 ),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1_n_0 ),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1_n_0 ),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1_n_0 ),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__0_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1_n_0 ),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1_n_0 ),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1_n_0 ),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1_n_0 ),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1_n_0 ),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1_n_0 ),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1_n_0 ),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1_n_0 ),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1_n_0 ),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1_n_0 ),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__0_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1_n_0 ),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1_n_0 ),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1_n_0 ),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_1_n_0 ),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__0_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_p1_reg[77] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[77]_i_1_n_0 ),
        .Q(p_1_in[13]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__0_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_p1_reg[81] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[81]_i_2_n_0 ),
        .Q(p_1_in[17]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__0_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__0_n_0 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [0]),
        .Q(data_p2[0]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [10]),
        .Q(data_p2[10]),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [11]),
        .Q(data_p2[11]),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [12]),
        .Q(data_p2[12]),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [13]),
        .Q(data_p2[13]),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [14]),
        .Q(data_p2[14]),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [15]),
        .Q(data_p2[15]),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [16]),
        .Q(data_p2[16]),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [17]),
        .Q(data_p2[17]),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [18]),
        .Q(data_p2[18]),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [19]),
        .Q(data_p2[19]),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [1]),
        .Q(data_p2[1]),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [20]),
        .Q(data_p2[20]),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [21]),
        .Q(data_p2[21]),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [22]),
        .Q(data_p2[22]),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [23]),
        .Q(data_p2[23]),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [24]),
        .Q(data_p2[24]),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [25]),
        .Q(data_p2[25]),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [26]),
        .Q(data_p2[26]),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [27]),
        .Q(data_p2[27]),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [28]),
        .Q(data_p2[28]),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [29]),
        .Q(data_p2[29]),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [2]),
        .Q(data_p2[2]),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [30]),
        .Q(data_p2[30]),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [31]),
        .Q(data_p2[31]),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [32]),
        .Q(data_p2[32]),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [33]),
        .Q(data_p2[33]),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [34]),
        .Q(data_p2[34]),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [35]),
        .Q(data_p2[35]),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [36]),
        .Q(data_p2[36]),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [37]),
        .Q(data_p2[37]),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [38]),
        .Q(data_p2[38]),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [39]),
        .Q(data_p2[39]),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [3]),
        .Q(data_p2[3]),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [40]),
        .Q(data_p2[40]),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [41]),
        .Q(data_p2[41]),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [42]),
        .Q(data_p2[42]),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [43]),
        .Q(data_p2[43]),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [44]),
        .Q(data_p2[44]),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [45]),
        .Q(data_p2[45]),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [46]),
        .Q(data_p2[46]),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [47]),
        .Q(data_p2[47]),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [48]),
        .Q(data_p2[48]),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [49]),
        .Q(data_p2[49]),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [4]),
        .Q(data_p2[4]),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [50]),
        .Q(data_p2[50]),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [51]),
        .Q(data_p2[51]),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [52]),
        .Q(data_p2[52]),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [53]),
        .Q(data_p2[53]),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [54]),
        .Q(data_p2[54]),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [55]),
        .Q(data_p2[55]),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [56]),
        .Q(data_p2[56]),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [57]),
        .Q(data_p2[57]),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [58]),
        .Q(data_p2[58]),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [59]),
        .Q(data_p2[59]),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [5]),
        .Q(data_p2[5]),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [60]),
        .Q(data_p2[60]),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [61]),
        .Q(data_p2[61]),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [62]),
        .Q(data_p2[62]),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [63]),
        .Q(data_p2[63]),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [6]),
        .Q(data_p2[6]),
        .R(1'b0));
  FDRE \data_p2_reg[77] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [64]),
        .Q(data_p2[77]),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [7]),
        .Q(data_p2[7]),
        .R(1'b0));
  FDRE \data_p2_reg[81] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [65]),
        .Q(data_p2[81]),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [8]),
        .Q(data_p2[8]),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(\data_p2_reg[81]_1 ),
        .D(\data_p2_reg[81]_0 [9]),
        .Q(data_p2[9]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[1]_i_2 
       (.I0(p_1_in[13]),
        .I1(Q[1]),
        .O(\end_from_4k[1]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[1]_i_3 
       (.I0(p_1_in[13]),
        .I1(Q[0]),
        .O(\end_from_4k[1]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[1]_i_4 
       (.I0(p_1_in[13]),
        .I1(\data_p1_reg_n_0_[1] ),
        .O(\end_from_4k[1]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[1]_i_5 
       (.I0(p_1_in[13]),
        .I1(\data_p1_reg_n_0_[0] ),
        .O(\end_from_4k[1]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[5]_i_2 
       (.I0(p_1_in[13]),
        .I1(Q[5]),
        .O(\end_from_4k[5]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[5]_i_3 
       (.I0(p_1_in[13]),
        .I1(Q[4]),
        .O(\end_from_4k[5]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[5]_i_4 
       (.I0(p_1_in[13]),
        .I1(Q[3]),
        .O(\end_from_4k[5]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[5]_i_5 
       (.I0(p_1_in[13]),
        .I1(Q[2]),
        .O(\end_from_4k[5]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[9]_i_2 
       (.I0(p_1_in[13]),
        .I1(Q[9]),
        .O(\end_from_4k[9]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[9]_i_3 
       (.I0(p_1_in[13]),
        .I1(Q[8]),
        .O(\end_from_4k[9]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[9]_i_4 
       (.I0(p_1_in[13]),
        .I1(Q[7]),
        .O(\end_from_4k[9]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[9]_i_5 
       (.I0(p_1_in[13]),
        .I1(Q[6]),
        .O(\end_from_4k[9]_i_5_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_from_4k_reg[1]_i_1 
       (.CI(1'b0),
        .CO({\end_from_4k_reg[1]_i_1_n_0 ,\end_from_4k_reg[1]_i_1_n_1 ,\end_from_4k_reg[1]_i_1_n_2 ,\end_from_4k_reg[1]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_1_in[13],p_1_in[13],p_1_in[13],p_1_in[13]}),
        .O({\data_p1_reg[77]_0 [1:0],\NLW_end_from_4k_reg[1]_i_1_O_UNCONNECTED [1:0]}),
        .S({\end_from_4k[1]_i_2_n_0 ,\end_from_4k[1]_i_3_n_0 ,\end_from_4k[1]_i_4_n_0 ,\end_from_4k[1]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_from_4k_reg[5]_i_1 
       (.CI(\end_from_4k_reg[1]_i_1_n_0 ),
        .CO({\end_from_4k_reg[5]_i_1_n_0 ,\end_from_4k_reg[5]_i_1_n_1 ,\end_from_4k_reg[5]_i_1_n_2 ,\end_from_4k_reg[5]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({p_1_in[13],p_1_in[13],p_1_in[13],p_1_in[13]}),
        .O(\data_p1_reg[77]_0 [5:2]),
        .S({\end_from_4k[5]_i_2_n_0 ,\end_from_4k[5]_i_3_n_0 ,\end_from_4k[5]_i_4_n_0 ,\end_from_4k[5]_i_5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_from_4k_reg[9]_i_1 
       (.CI(\end_from_4k_reg[5]_i_1_n_0 ),
        .CO({\NLW_end_from_4k_reg[9]_i_1_CO_UNCONNECTED [3],\end_from_4k_reg[9]_i_1_n_1 ,\end_from_4k_reg[9]_i_1_n_2 ,\end_from_4k_reg[9]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_1_in[13],p_1_in[13],p_1_in[13]}),
        .O(\data_p1_reg[77]_0 [9:6]),
        .S({\end_from_4k[9]_i_2_n_0 ,\end_from_4k[9]_i_3_n_0 ,\end_from_4k[9]_i_4_n_0 ,\end_from_4k[9]_i_5_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'h08)) 
    last_sect_i_1
       (.I0(ap_rst_n),
        .I1(last_sect_reg_0),
        .I2(next_req),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'hFFFFFF57FFFF0000)) 
    req_handling_i_1
       (.I0(p_16_in),
        .I1(req_handling_reg),
        .I2(single_sect__18),
        .I3(req_valid),
        .I4(next_req),
        .I5(req_handling_reg_0),
        .O(last_sect_reg));
  LUT6 #(
    .INIT(64'hAAAAFFAAAA2AFFFF)) 
    s_ready_t_i_1__1
       (.I0(s_ready_t_reg_0),
        .I1(s_ready_t_reg_1),
        .I2(if_full_n),
        .I3(m_ready),
        .I4(state__0[1]),
        .I5(state__0[0]),
        .O(s_ready_t_i_1__1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__1_n_0),
        .Q(s_ready_t_reg_0),
        .R(reset));
  LUT6 #(
    .INIT(64'hA200FFFF00000000)) 
    \sect_addr_buf[63]_i_1 
       (.I0(ost_ctrl_ready),
        .I1(\sect_total_buf_reg[0] ),
        .I2(m_axi_gmem0_ARREADY),
        .I3(\sect_total_buf_reg[0]_0 ),
        .I4(\sect_total_buf_reg[0]_1 ),
        .I5(req_handling_reg_0),
        .O(p_16_in));
  LUT3 #(
    .INIT(8'h8B)) 
    \sect_cnt[0]_i_1 
       (.I0(Q[10]),
        .I1(next_req),
        .I2(\sect_cnt_reg[0] ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[10]_i_1 
       (.I0(Q[20]),
        .I1(next_req),
        .I2(plusOp[9]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[11]_i_1 
       (.I0(Q[21]),
        .I1(next_req),
        .I2(plusOp[10]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[12]_i_1 
       (.I0(Q[22]),
        .I1(next_req),
        .I2(plusOp[11]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[13]_i_1 
       (.I0(Q[23]),
        .I1(next_req),
        .I2(plusOp[12]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[14]_i_1 
       (.I0(Q[24]),
        .I1(next_req),
        .I2(plusOp[13]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[15]_i_1 
       (.I0(Q[25]),
        .I1(next_req),
        .I2(plusOp[14]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[16]_i_1 
       (.I0(Q[26]),
        .I1(next_req),
        .I2(plusOp[15]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[17]_i_1 
       (.I0(Q[27]),
        .I1(next_req),
        .I2(plusOp[16]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[18]_i_1 
       (.I0(Q[28]),
        .I1(next_req),
        .I2(plusOp[17]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[19]_i_1 
       (.I0(Q[29]),
        .I1(next_req),
        .I2(plusOp[18]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[1]_i_1 
       (.I0(Q[11]),
        .I1(next_req),
        .I2(plusOp[0]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[20]_i_1 
       (.I0(Q[30]),
        .I1(next_req),
        .I2(plusOp[19]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[21]_i_1 
       (.I0(Q[31]),
        .I1(next_req),
        .I2(plusOp[20]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[22]_i_1 
       (.I0(Q[32]),
        .I1(next_req),
        .I2(plusOp[21]),
        .O(D[22]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[23]_i_1 
       (.I0(Q[33]),
        .I1(next_req),
        .I2(plusOp[22]),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[24]_i_1 
       (.I0(Q[34]),
        .I1(next_req),
        .I2(plusOp[23]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[25]_i_1 
       (.I0(Q[35]),
        .I1(next_req),
        .I2(plusOp[24]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[26]_i_1 
       (.I0(Q[36]),
        .I1(next_req),
        .I2(plusOp[25]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[27]_i_1 
       (.I0(Q[37]),
        .I1(next_req),
        .I2(plusOp[26]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[28]_i_1 
       (.I0(Q[38]),
        .I1(next_req),
        .I2(plusOp[27]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[29]_i_1 
       (.I0(Q[39]),
        .I1(next_req),
        .I2(plusOp[28]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[2]_i_1 
       (.I0(Q[12]),
        .I1(next_req),
        .I2(plusOp[1]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[30]_i_1 
       (.I0(Q[40]),
        .I1(next_req),
        .I2(plusOp[29]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[31]_i_1 
       (.I0(Q[41]),
        .I1(next_req),
        .I2(plusOp[30]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[32]_i_1 
       (.I0(Q[42]),
        .I1(next_req),
        .I2(plusOp[31]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[33]_i_1 
       (.I0(Q[43]),
        .I1(next_req),
        .I2(plusOp[32]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[34]_i_1 
       (.I0(Q[44]),
        .I1(next_req),
        .I2(plusOp[33]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[35]_i_1 
       (.I0(Q[45]),
        .I1(next_req),
        .I2(plusOp[34]),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[36]_i_1 
       (.I0(Q[46]),
        .I1(next_req),
        .I2(plusOp[35]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[37]_i_1 
       (.I0(Q[47]),
        .I1(next_req),
        .I2(plusOp[36]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[38]_i_1 
       (.I0(Q[48]),
        .I1(next_req),
        .I2(plusOp[37]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[39]_i_1 
       (.I0(Q[49]),
        .I1(next_req),
        .I2(plusOp[38]),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[3]_i_1 
       (.I0(Q[13]),
        .I1(next_req),
        .I2(plusOp[2]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[40]_i_1 
       (.I0(Q[50]),
        .I1(next_req),
        .I2(plusOp[39]),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[41]_i_1 
       (.I0(Q[51]),
        .I1(next_req),
        .I2(plusOp[40]),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[42]_i_1 
       (.I0(Q[52]),
        .I1(next_req),
        .I2(plusOp[41]),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[43]_i_1 
       (.I0(Q[53]),
        .I1(next_req),
        .I2(plusOp[42]),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[44]_i_1 
       (.I0(Q[54]),
        .I1(next_req),
        .I2(plusOp[43]),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[45]_i_1 
       (.I0(Q[55]),
        .I1(next_req),
        .I2(plusOp[44]),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[46]_i_1 
       (.I0(Q[56]),
        .I1(next_req),
        .I2(plusOp[45]),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[47]_i_1 
       (.I0(Q[57]),
        .I1(next_req),
        .I2(plusOp[46]),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[48]_i_1 
       (.I0(Q[58]),
        .I1(next_req),
        .I2(plusOp[47]),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[49]_i_1 
       (.I0(Q[59]),
        .I1(next_req),
        .I2(plusOp[48]),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[4]_i_1 
       (.I0(Q[14]),
        .I1(next_req),
        .I2(plusOp[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[50]_i_1 
       (.I0(Q[60]),
        .I1(next_req),
        .I2(plusOp[49]),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sect_cnt[51]_i_1 
       (.I0(next_req),
        .I1(p_16_in),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[51]_i_2 
       (.I0(Q[61]),
        .I1(next_req),
        .I2(plusOp[50]),
        .O(D[51]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[5]_i_1 
       (.I0(Q[15]),
        .I1(next_req),
        .I2(plusOp[4]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[6]_i_1 
       (.I0(Q[16]),
        .I1(next_req),
        .I2(plusOp[5]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[7]_i_1 
       (.I0(Q[17]),
        .I1(next_req),
        .I2(plusOp[6]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[8]_i_1 
       (.I0(Q[18]),
        .I1(next_req),
        .I2(plusOp[7]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_cnt[9]_i_1 
       (.I0(Q[19]),
        .I1(next_req),
        .I2(plusOp[8]),
        .O(D[9]));
  LUT5 #(
    .INIT(32'hFD550000)) 
    \sect_total[19]_i_1 
       (.I0(req_handling_reg_0),
        .I1(req_handling_reg),
        .I2(single_sect__18),
        .I3(p_16_in),
        .I4(req_valid),
        .O(next_req));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \sect_total[19]_i_3 
       (.I0(\sect_total[19]_i_5_0 [1]),
        .I1(\sect_total[19]_i_5_0 [0]),
        .I2(\sect_total[19]_i_5_0 [3]),
        .I3(\sect_total[19]_i_5_0 [2]),
        .I4(\sect_total[19]_i_4_n_0 ),
        .I5(\sect_total[19]_i_5_n_0 ),
        .O(single_sect__18));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sect_total[19]_i_4 
       (.I0(\sect_total[19]_i_5_0 [4]),
        .I1(\sect_total[19]_i_5_0 [5]),
        .I2(\sect_total[19]_i_5_0 [6]),
        .I3(\sect_total[19]_i_5_0 [7]),
        .I4(\sect_total[19]_i_5_0 [9]),
        .I5(\sect_total[19]_i_5_0 [8]),
        .O(\sect_total[19]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \sect_total[19]_i_5 
       (.I0(\sect_total[19]_i_6_n_0 ),
        .I1(\sect_total[19]_i_5_0 [12]),
        .I2(\sect_total[19]_i_5_0 [13]),
        .I3(\sect_total[19]_i_5_0 [10]),
        .I4(\sect_total[19]_i_5_0 [11]),
        .O(\sect_total[19]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sect_total[19]_i_6 
       (.I0(\sect_total[19]_i_5_0 [14]),
        .I1(\sect_total[19]_i_5_0 [15]),
        .I2(\sect_total[19]_i_5_0 [16]),
        .I3(\sect_total[19]_i_5_0 [17]),
        .I4(\sect_total[19]_i_5_0 [19]),
        .I5(\sect_total[19]_i_5_0 [18]),
        .O(\sect_total[19]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_10 
       (.I0(p_1_in[13]),
        .I1(Q[4]),
        .O(\sect_total[3]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_11 
       (.I0(p_1_in[13]),
        .I1(Q[3]),
        .O(\sect_total[3]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_12 
       (.I0(p_1_in[13]),
        .I1(Q[2]),
        .O(\sect_total[3]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_13 
       (.I0(p_1_in[13]),
        .I1(Q[1]),
        .O(\sect_total[3]_i_13_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_14 
       (.I0(p_1_in[13]),
        .I1(Q[0]),
        .O(\sect_total[3]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_15 
       (.I0(p_1_in[13]),
        .I1(\data_p1_reg_n_0_[1] ),
        .O(\sect_total[3]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_16 
       (.I0(p_1_in[13]),
        .I1(\data_p1_reg_n_0_[0] ),
        .O(\sect_total[3]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_4 
       (.I0(p_1_in[13]),
        .I1(Q[9]),
        .O(\sect_total[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_5 
       (.I0(p_1_in[13]),
        .I1(Q[8]),
        .O(\sect_total[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_6 
       (.I0(p_1_in[13]),
        .I1(Q[7]),
        .O(\sect_total[3]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_7 
       (.I0(p_1_in[13]),
        .I1(Q[6]),
        .O(\sect_total[3]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_9 
       (.I0(p_1_in[13]),
        .I1(Q[5]),
        .O(\sect_total[3]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[11]_i_1 
       (.CI(\sect_total_reg[7]_i_1_n_0 ),
        .CO({\sect_total_reg[11]_i_1_n_0 ,\sect_total_reg[11]_i_1_n_1 ,\sect_total_reg[11]_i_1_n_2 ,\sect_total_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[81]_0 [11:8]),
        .S({p_1_in[17],p_1_in[17],p_1_in[17],p_1_in[17]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[15]_i_1 
       (.CI(\sect_total_reg[11]_i_1_n_0 ),
        .CO({\sect_total_reg[15]_i_1_n_0 ,\sect_total_reg[15]_i_1_n_1 ,\sect_total_reg[15]_i_1_n_2 ,\sect_total_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[81]_0 [15:12]),
        .S({p_1_in[17],p_1_in[17],p_1_in[17],p_1_in[17]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[19]_i_2 
       (.CI(\sect_total_reg[15]_i_1_n_0 ),
        .CO({\NLW_sect_total_reg[19]_i_2_CO_UNCONNECTED [3],\sect_total_reg[19]_i_2_n_1 ,\sect_total_reg[19]_i_2_n_2 ,\sect_total_reg[19]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[81]_0 [19:16]),
        .S({p_1_in[17],p_1_in[17],p_1_in[17],p_1_in[17]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[3]_i_1 
       (.CI(\sect_total_reg[3]_i_2_n_0 ),
        .CO({\sect_total_reg[3]_i_1_n_0 ,\sect_total_reg[3]_i_1_n_1 ,\sect_total_reg[3]_i_1_n_2 ,\sect_total_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[81]_0 [3:0]),
        .S({p_1_in[17],p_1_in[17],p_1_in[13],p_1_in[13]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[3]_i_2 
       (.CI(\sect_total_reg[3]_i_3_n_0 ),
        .CO({\sect_total_reg[3]_i_2_n_0 ,\sect_total_reg[3]_i_2_n_1 ,\sect_total_reg[3]_i_2_n_2 ,\sect_total_reg[3]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({p_1_in[13],p_1_in[13],p_1_in[13],p_1_in[13]}),
        .O(\NLW_sect_total_reg[3]_i_2_O_UNCONNECTED [3:0]),
        .S({\sect_total[3]_i_4_n_0 ,\sect_total[3]_i_5_n_0 ,\sect_total[3]_i_6_n_0 ,\sect_total[3]_i_7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[3]_i_3 
       (.CI(\sect_total_reg[3]_i_8_n_0 ),
        .CO({\sect_total_reg[3]_i_3_n_0 ,\sect_total_reg[3]_i_3_n_1 ,\sect_total_reg[3]_i_3_n_2 ,\sect_total_reg[3]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({p_1_in[13],p_1_in[13],p_1_in[13],p_1_in[13]}),
        .O(\NLW_sect_total_reg[3]_i_3_O_UNCONNECTED [3:0]),
        .S({\sect_total[3]_i_9_n_0 ,\sect_total[3]_i_10_n_0 ,\sect_total[3]_i_11_n_0 ,\sect_total[3]_i_12_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[3]_i_8 
       (.CI(1'b0),
        .CO({\sect_total_reg[3]_i_8_n_0 ,\sect_total_reg[3]_i_8_n_1 ,\sect_total_reg[3]_i_8_n_2 ,\sect_total_reg[3]_i_8_n_3 }),
        .CYINIT(1'b0),
        .DI({p_1_in[13],p_1_in[13],p_1_in[13],p_1_in[13]}),
        .O(\NLW_sect_total_reg[3]_i_8_O_UNCONNECTED [3:0]),
        .S({\sect_total[3]_i_13_n_0 ,\sect_total[3]_i_14_n_0 ,\sect_total[3]_i_15_n_0 ,\sect_total[3]_i_16_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[7]_i_1 
       (.CI(\sect_total_reg[3]_i_1_n_0 ),
        .CO({\sect_total_reg[7]_i_1_n_0 ,\sect_total_reg[7]_i_1_n_1 ,\sect_total_reg[7]_i_1_n_2 ,\sect_total_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[81]_0 [7:4]),
        .S({p_1_in[17],p_1_in[17],p_1_in[17],p_1_in[17]}));
  LUT6 #(
    .INIT(64'hFF777F77A0000000)) 
    \state[0]_i_1 
       (.I0(state),
        .I1(m_ready),
        .I2(s_ready_t_reg_0),
        .I3(s_ready_t_reg_1),
        .I4(if_full_n),
        .I5(req_valid),
        .O(\state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF5FDFDFDF5F5FDFD)) 
    \state[1]_i_1 
       (.I0(req_valid),
        .I1(state),
        .I2(m_ready),
        .I3(if_full_n),
        .I4(s_ready_t_reg_1),
        .I5(s_ready_t_reg_0),
        .O(\state[1]_i_1_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1_n_0 ),
        .Q(req_valid),
        .R(reset));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1_n_0 ),
        .Q(state),
        .S(reset));
endmodule

(* ORIG_REF_NAME = "conv2d_edge_gmem0_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_reg_slice__parameterized6
   (m_axi_gmem0_BREADY,
    m_axi_gmem0_BVALID,
    reset,
    ap_clk);
  output m_axi_gmem0_BREADY;
  input m_axi_gmem0_BVALID;
  input reset;
  input ap_clk;

  wire \FSM_sequential_state[1]_i_1__4_n_0 ;
  wire ap_clk;
  wire m_axi_gmem0_BREADY;
  wire m_axi_gmem0_BVALID;
  wire [0:0]next_st__0;
  wire reset;
  wire s_ready_t_i_1_n_0;
  wire [1:0]state__0;

  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'h0038)) 
    \FSM_sequential_state[1]_i_1__4 
       (.I0(m_axi_gmem0_BREADY),
        .I1(m_axi_gmem0_BVALID),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(\FSM_sequential_state[1]_i_1__4_n_0 ));
  (* FSM_ENCODED_STATES = "zero:00,two:01,one:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_st__0),
        .Q(state__0[0]),
        .R(reset));
  (* FSM_ENCODED_STATES = "zero:00,two:01,one:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_sequential_state[1]_i_1__4_n_0 ),
        .Q(state__0[1]),
        .R(reset));
  LUT3 #(
    .INIT(8'h62)) 
    \__3/i_ 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(m_axi_gmem0_BVALID),
        .O(next_st__0));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT4 #(
    .INIT(16'hCC4F)) 
    s_ready_t_i_1
       (.I0(m_axi_gmem0_BVALID),
        .I1(m_axi_gmem0_BREADY),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(s_ready_t_i_1_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1_n_0),
        .Q(m_axi_gmem0_BREADY),
        .R(reset));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_srl
   (\fifo_depth_gt1_gen.dout_reg[78]_0 ,
    re,
    we,
    D,
    Q,
    ARREADY_Dummy,
    tmp_valid_reg,
    tmp_valid_reg_0,
    \fifo_depth_gt1_gen.dout_reg[0]_0 ,
    \fifo_depth_gt1_gen.dout_reg[0]_1 ,
    I_CH0_ARREADY,
    ap_block_pp0_stage0_subdone,
    ap_enable_reg_pp0_iter1,
    \fifo_depth_gt1_gen.dout_reg[78]_1 ,
    \fifo_depth_gt1_gen.dout_reg[63]_0 ,
    raddr,
    ap_clk,
    reset);
  output \fifo_depth_gt1_gen.dout_reg[78]_0 ;
  output re;
  output we;
  output [0:0]D;
  output [63:0]Q;
  input ARREADY_Dummy;
  input tmp_valid_reg;
  input tmp_valid_reg_0;
  input \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  input \fifo_depth_gt1_gen.dout_reg[0]_1 ;
  input I_CH0_ARREADY;
  input ap_block_pp0_stage0_subdone;
  input ap_enable_reg_pp0_iter1;
  input \fifo_depth_gt1_gen.dout_reg[78]_1 ;
  input [63:0]\fifo_depth_gt1_gen.dout_reg[63]_0 ;
  input [2:0]raddr;
  input ap_clk;
  input reset;

  wire ARREADY_Dummy;
  wire [0:0]D;
  wire I_CH0_ARREADY;
  wire [63:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_1 ;
  wire [63:0]\fifo_depth_gt1_gen.dout_reg[63]_0 ;
  wire \fifo_depth_gt1_gen.dout_reg[78]_0 ;
  wire \fifo_depth_gt1_gen.dout_reg[78]_1 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][0]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][10]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][11]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][12]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][13]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][14]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][15]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][16]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][17]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][18]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][19]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][1]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][20]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][21]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][22]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][23]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][24]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][25]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][26]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][27]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][28]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][29]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][2]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][30]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][31]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][32]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][33]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][34]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][35]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][36]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][37]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][38]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][39]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][3]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][40]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][41]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][42]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][43]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][44]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][45]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][46]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][47]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][48]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][49]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][4]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][50]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][51]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][52]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][53]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][54]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][55]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][56]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][57]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][58]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][59]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][5]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][60]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][61]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][62]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][63]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][6]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][78]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][7]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][8]_srl6_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[5][9]_srl6_n_0 ;
  wire [2:0]raddr;
  wire re;
  wire reset;
  wire [78:78]rreq_pack;
  wire tmp_valid_reg;
  wire tmp_valid_reg_0;
  wire we;

  LUT5 #(
    .INIT(32'h8FFF0000)) 
    \fifo_depth_gt1_gen.dout[78]_i_1 
       (.I0(ARREADY_Dummy),
        .I1(tmp_valid_reg),
        .I2(tmp_valid_reg_0),
        .I3(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .I4(\fifo_depth_gt1_gen.dout_reg[0]_1 ),
        .O(re));
  FDRE \fifo_depth_gt1_gen.dout_reg[0] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][0]_srl6_n_0 ),
        .Q(Q[0]),
        .R(reset));
  FDRE \fifo_depth_gt1_gen.dout_reg[10] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][10]_srl6_n_0 ),
        .Q(Q[10]),
        .R(reset));
  FDRE \fifo_depth_gt1_gen.dout_reg[11] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][11]_srl6_n_0 ),
        .Q(Q[11]),
        .R(reset));
  FDRE \fifo_depth_gt1_gen.dout_reg[12] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][12]_srl6_n_0 ),
        .Q(Q[12]),
        .R(reset));
  FDRE \fifo_depth_gt1_gen.dout_reg[13] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][13]_srl6_n_0 ),
        .Q(Q[13]),
        .R(reset));
  FDRE \fifo_depth_gt1_gen.dout_reg[14] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][14]_srl6_n_0 ),
        .Q(Q[14]),
        .R(reset));
  FDRE \fifo_depth_gt1_gen.dout_reg[15] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][15]_srl6_n_0 ),
        .Q(Q[15]),
        .R(reset));
  FDRE \fifo_depth_gt1_gen.dout_reg[16] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][16]_srl6_n_0 ),
        .Q(Q[16]),
        .R(reset));
  FDRE \fifo_depth_gt1_gen.dout_reg[17] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][17]_srl6_n_0 ),
        .Q(Q[17]),
        .R(reset));
  FDRE \fifo_depth_gt1_gen.dout_reg[18] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][18]_srl6_n_0 ),
        .Q(Q[18]),
        .R(reset));
  FDRE \fifo_depth_gt1_gen.dout_reg[19] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][19]_srl6_n_0 ),
        .Q(Q[19]),
        .R(reset));
  FDRE \fifo_depth_gt1_gen.dout_reg[1] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][1]_srl6_n_0 ),
        .Q(Q[1]),
        .R(reset));
  FDRE \fifo_depth_gt1_gen.dout_reg[20] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][20]_srl6_n_0 ),
        .Q(Q[20]),
        .R(reset));
  FDRE \fifo_depth_gt1_gen.dout_reg[21] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][21]_srl6_n_0 ),
        .Q(Q[21]),
        .R(reset));
  FDRE \fifo_depth_gt1_gen.dout_reg[22] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][22]_srl6_n_0 ),
        .Q(Q[22]),
        .R(reset));
  FDRE \fifo_depth_gt1_gen.dout_reg[23] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][23]_srl6_n_0 ),
        .Q(Q[23]),
        .R(reset));
  FDRE \fifo_depth_gt1_gen.dout_reg[24] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][24]_srl6_n_0 ),
        .Q(Q[24]),
        .R(reset));
  FDRE \fifo_depth_gt1_gen.dout_reg[25] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][25]_srl6_n_0 ),
        .Q(Q[25]),
        .R(reset));
  FDRE \fifo_depth_gt1_gen.dout_reg[26] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][26]_srl6_n_0 ),
        .Q(Q[26]),
        .R(reset));
  FDRE \fifo_depth_gt1_gen.dout_reg[27] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][27]_srl6_n_0 ),
        .Q(Q[27]),
        .R(reset));
  FDRE \fifo_depth_gt1_gen.dout_reg[28] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][28]_srl6_n_0 ),
        .Q(Q[28]),
        .R(reset));
  FDRE \fifo_depth_gt1_gen.dout_reg[29] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][29]_srl6_n_0 ),
        .Q(Q[29]),
        .R(reset));
  FDRE \fifo_depth_gt1_gen.dout_reg[2] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][2]_srl6_n_0 ),
        .Q(Q[2]),
        .R(reset));
  FDRE \fifo_depth_gt1_gen.dout_reg[30] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][30]_srl6_n_0 ),
        .Q(Q[30]),
        .R(reset));
  FDRE \fifo_depth_gt1_gen.dout_reg[31] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][31]_srl6_n_0 ),
        .Q(Q[31]),
        .R(reset));
  FDRE \fifo_depth_gt1_gen.dout_reg[32] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][32]_srl6_n_0 ),
        .Q(Q[32]),
        .R(reset));
  FDRE \fifo_depth_gt1_gen.dout_reg[33] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][33]_srl6_n_0 ),
        .Q(Q[33]),
        .R(reset));
  FDRE \fifo_depth_gt1_gen.dout_reg[34] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][34]_srl6_n_0 ),
        .Q(Q[34]),
        .R(reset));
  FDRE \fifo_depth_gt1_gen.dout_reg[35] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][35]_srl6_n_0 ),
        .Q(Q[35]),
        .R(reset));
  FDRE \fifo_depth_gt1_gen.dout_reg[36] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][36]_srl6_n_0 ),
        .Q(Q[36]),
        .R(reset));
  FDRE \fifo_depth_gt1_gen.dout_reg[37] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][37]_srl6_n_0 ),
        .Q(Q[37]),
        .R(reset));
  FDRE \fifo_depth_gt1_gen.dout_reg[38] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][38]_srl6_n_0 ),
        .Q(Q[38]),
        .R(reset));
  FDRE \fifo_depth_gt1_gen.dout_reg[39] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][39]_srl6_n_0 ),
        .Q(Q[39]),
        .R(reset));
  FDRE \fifo_depth_gt1_gen.dout_reg[3] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][3]_srl6_n_0 ),
        .Q(Q[3]),
        .R(reset));
  FDRE \fifo_depth_gt1_gen.dout_reg[40] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][40]_srl6_n_0 ),
        .Q(Q[40]),
        .R(reset));
  FDRE \fifo_depth_gt1_gen.dout_reg[41] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][41]_srl6_n_0 ),
        .Q(Q[41]),
        .R(reset));
  FDRE \fifo_depth_gt1_gen.dout_reg[42] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][42]_srl6_n_0 ),
        .Q(Q[42]),
        .R(reset));
  FDRE \fifo_depth_gt1_gen.dout_reg[43] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][43]_srl6_n_0 ),
        .Q(Q[43]),
        .R(reset));
  FDRE \fifo_depth_gt1_gen.dout_reg[44] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][44]_srl6_n_0 ),
        .Q(Q[44]),
        .R(reset));
  FDRE \fifo_depth_gt1_gen.dout_reg[45] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][45]_srl6_n_0 ),
        .Q(Q[45]),
        .R(reset));
  FDRE \fifo_depth_gt1_gen.dout_reg[46] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][46]_srl6_n_0 ),
        .Q(Q[46]),
        .R(reset));
  FDRE \fifo_depth_gt1_gen.dout_reg[47] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][47]_srl6_n_0 ),
        .Q(Q[47]),
        .R(reset));
  FDRE \fifo_depth_gt1_gen.dout_reg[48] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][48]_srl6_n_0 ),
        .Q(Q[48]),
        .R(reset));
  FDRE \fifo_depth_gt1_gen.dout_reg[49] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][49]_srl6_n_0 ),
        .Q(Q[49]),
        .R(reset));
  FDRE \fifo_depth_gt1_gen.dout_reg[4] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][4]_srl6_n_0 ),
        .Q(Q[4]),
        .R(reset));
  FDRE \fifo_depth_gt1_gen.dout_reg[50] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][50]_srl6_n_0 ),
        .Q(Q[50]),
        .R(reset));
  FDRE \fifo_depth_gt1_gen.dout_reg[51] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][51]_srl6_n_0 ),
        .Q(Q[51]),
        .R(reset));
  FDRE \fifo_depth_gt1_gen.dout_reg[52] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][52]_srl6_n_0 ),
        .Q(Q[52]),
        .R(reset));
  FDRE \fifo_depth_gt1_gen.dout_reg[53] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][53]_srl6_n_0 ),
        .Q(Q[53]),
        .R(reset));
  FDRE \fifo_depth_gt1_gen.dout_reg[54] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][54]_srl6_n_0 ),
        .Q(Q[54]),
        .R(reset));
  FDRE \fifo_depth_gt1_gen.dout_reg[55] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][55]_srl6_n_0 ),
        .Q(Q[55]),
        .R(reset));
  FDRE \fifo_depth_gt1_gen.dout_reg[56] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][56]_srl6_n_0 ),
        .Q(Q[56]),
        .R(reset));
  FDRE \fifo_depth_gt1_gen.dout_reg[57] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][57]_srl6_n_0 ),
        .Q(Q[57]),
        .R(reset));
  FDRE \fifo_depth_gt1_gen.dout_reg[58] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][58]_srl6_n_0 ),
        .Q(Q[58]),
        .R(reset));
  FDRE \fifo_depth_gt1_gen.dout_reg[59] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][59]_srl6_n_0 ),
        .Q(Q[59]),
        .R(reset));
  FDRE \fifo_depth_gt1_gen.dout_reg[5] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][5]_srl6_n_0 ),
        .Q(Q[5]),
        .R(reset));
  FDRE \fifo_depth_gt1_gen.dout_reg[60] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][60]_srl6_n_0 ),
        .Q(Q[60]),
        .R(reset));
  FDRE \fifo_depth_gt1_gen.dout_reg[61] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][61]_srl6_n_0 ),
        .Q(Q[61]),
        .R(reset));
  FDRE \fifo_depth_gt1_gen.dout_reg[62] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][62]_srl6_n_0 ),
        .Q(Q[62]),
        .R(reset));
  FDRE \fifo_depth_gt1_gen.dout_reg[63] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][63]_srl6_n_0 ),
        .Q(Q[63]),
        .R(reset));
  FDRE \fifo_depth_gt1_gen.dout_reg[6] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_n_0 ),
        .Q(Q[6]),
        .R(reset));
  FDRE \fifo_depth_gt1_gen.dout_reg[78] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][78]_srl6_n_0 ),
        .Q(rreq_pack),
        .R(reset));
  FDRE \fifo_depth_gt1_gen.dout_reg[7] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][7]_srl6_n_0 ),
        .Q(Q[7]),
        .R(reset));
  FDRE \fifo_depth_gt1_gen.dout_reg[8] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][8]_srl6_n_0 ),
        .Q(Q[8]),
        .R(reset));
  FDRE \fifo_depth_gt1_gen.dout_reg[9] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[5][9]_srl6_n_0 ),
        .Q(Q[9]),
        .R(reset));
  (* srl_bus_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][0]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_0 [0]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][0]_srl6_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \fifo_depth_gt1_gen.mem_reg[5][0]_srl6_i_1 
       (.I0(I_CH0_ARREADY),
        .I1(ap_block_pp0_stage0_subdone),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(\fifo_depth_gt1_gen.dout_reg[78]_1 ),
        .O(we));
  (* srl_bus_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][10]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][10]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_0 [10]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][10]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][11]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][11]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_0 [11]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][11]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][12]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][12]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_0 [12]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][12]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][13]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][13]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_0 [13]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][13]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][14]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][14]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_0 [14]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][14]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][15]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][15]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_0 [15]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][15]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][16]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][16]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_0 [16]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][16]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][17]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][17]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_0 [17]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][17]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][18]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][18]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_0 [18]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][18]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][19]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][19]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_0 [19]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][19]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][1]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_0 [1]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][1]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][20]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][20]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_0 [20]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][20]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][21]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][21]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_0 [21]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][21]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][22]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][22]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_0 [22]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][22]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][23]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][23]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_0 [23]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][23]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][24]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][24]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_0 [24]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][24]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][25]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][25]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_0 [25]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][25]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][26]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][26]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_0 [26]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][26]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][27]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][27]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_0 [27]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][27]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][28]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][28]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_0 [28]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][28]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][29]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][29]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_0 [29]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][29]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][2]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_0 [2]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][2]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][30]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][30]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_0 [30]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][30]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][31]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][31]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_0 [31]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][31]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][32]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][32]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_0 [32]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][32]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][33]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][33]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_0 [33]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][33]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][34]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][34]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_0 [34]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][34]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][35]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][35]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_0 [35]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][35]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][36]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][36]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_0 [36]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][36]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][37]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][37]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_0 [37]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][37]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][38]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][38]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_0 [38]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][38]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][39]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][39]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_0 [39]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][39]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][3]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_0 [3]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][3]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][40]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][40]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_0 [40]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][40]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][41]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][41]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_0 [41]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][41]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][42]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][42]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_0 [42]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][42]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][43]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][43]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_0 [43]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][43]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][44]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][44]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_0 [44]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][44]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][45]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][45]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_0 [45]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][45]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][46]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][46]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_0 [46]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][46]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][47]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][47]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_0 [47]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][47]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][48]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][48]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_0 [48]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][48]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][49]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][49]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_0 [49]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][49]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][4]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_0 [4]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][4]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][50]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][50]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_0 [50]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][50]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][51]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][51]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_0 [51]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][51]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][52]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][52]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_0 [52]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][52]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][53]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][53]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_0 [53]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][53]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][54]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][54]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_0 [54]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][54]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][55]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][55]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_0 [55]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][55]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][56]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][56]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_0 [56]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][56]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][57]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][57]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_0 [57]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][57]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][58]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][58]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_0 [58]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][58]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][59]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][59]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_0 [59]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][59]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][5]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_0 [5]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][5]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][60]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][60]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_0 [60]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][60]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][61]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][61]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_0 [61]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][61]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][62]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][62]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_0 [62]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][62]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][63]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][63]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_0 [63]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][63]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][6]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_0 [6]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][6]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][78]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][78]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][78]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][7]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][7]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_0 [7]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][7]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][8]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][8]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_0 [8]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][8]_srl6_n_0 ));
  (* srl_bus_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5] " *) 
  (* srl_name = "U0/\\gmem0_m_axi_U/load_unit/fifo_rreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[5][9]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[5][9]_srl6 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(raddr[2]),
        .A3(1'b0),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[63]_0 [9]),
        .Q(\fifo_depth_gt1_gen.mem_reg[5][9]_srl6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[17]_i_1 
       (.I0(rreq_pack),
        .O(D));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT5 #(
    .INIT(32'hBFAA3F00)) 
    tmp_valid_i_1
       (.I0(rreq_pack),
        .I1(ARREADY_Dummy),
        .I2(tmp_valid_reg),
        .I3(tmp_valid_reg_0),
        .I4(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .O(\fifo_depth_gt1_gen.dout_reg[78]_0 ));
endmodule

(* ORIG_REF_NAME = "conv2d_edge_gmem0_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_srl__parameterized1
   (\fifo_depth_gt1_gen.empty_n_reg ,
    \bus_wide_gen.data_valid_reg ,
    dout_vld_reg,
    D,
    \fifo_depth_gt1_gen.dout_reg[3]_0 ,
    E,
    \fifo_depth_gt1_gen.mOutPtr_reg[1] ,
    \fifo_depth_gt1_gen.mOutPtr_reg[1]_0 ,
    \fifo_depth_gt1_gen.mOutPtr_reg[3] ,
    \fifo_srl_gen.raddr_reg[1] ,
    \fifo_depth_gt1_gen.empty_n_reg_0 ,
    \bus_wide_gen.split_cnt_buf_reg[1] ,
    \bus_wide_gen.split_cnt_buf_reg[0] ,
    dout_vld_reg_0,
    \fifo_depth_gt1_gen.dout_reg[3]_1 ,
    Q,
    \fifo_depth_gt1_gen.dout_reg[3]_2 ,
    \bus_wide_gen.data_buf_reg[31] ,
    \bus_wide_gen.data_buf_reg[16] ,
    \bus_wide_gen.data_buf_reg[23] ,
    \bus_wide_gen.data_buf_reg[17] ,
    \bus_wide_gen.data_buf_reg[18] ,
    \bus_wide_gen.data_buf_reg[19] ,
    \bus_wide_gen.data_buf_reg[20] ,
    \bus_wide_gen.data_buf_reg[21] ,
    \bus_wide_gen.data_buf_reg[22] ,
    \bus_wide_gen.data_buf_reg[23]_0 ,
    \bus_wide_gen.split_cnt_buf_reg[1]_0 ,
    p_10_in,
    \bus_wide_gen.data_buf1__0 ,
    \fifo_depth_gt1_gen.mOutPtr_reg[0] ,
    ARREADY_Dummy,
    \fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ,
    \fifo_depth_gt1_gen.empty_n_reg_1 ,
    \fifo_depth_gt1_gen.full_n_reg ,
    \fifo_depth_gt1_gen.dout_reg[3]_3 ,
    \fifo_srl_gen.raddr1__0 ,
    p_16_in,
    \fifo_depth_gt1_gen.dout_reg[3]_4 ,
    ap_enable_reg_pp0_iter9,
    ap_block_pp0_stage0_subdone,
    \bus_wide_gen.split_cnt_buf_reg[0]_0 ,
    \bus_wide_gen.split_cnt_buf_reg[1]_1 ,
    \fifo_depth_gt1_gen.dout_reg[3]_5 ,
    \fifo_depth_gt1_gen.dout_reg[1]_0 ,
    ap_rst_n,
    ap_clk,
    reset);
  output \fifo_depth_gt1_gen.empty_n_reg ;
  output \bus_wide_gen.data_valid_reg ;
  output dout_vld_reg;
  output [7:0]D;
  output [1:0]\fifo_depth_gt1_gen.dout_reg[3]_0 ;
  output [0:0]E;
  output \fifo_depth_gt1_gen.mOutPtr_reg[1] ;
  output \fifo_depth_gt1_gen.mOutPtr_reg[1]_0 ;
  output [3:0]\fifo_depth_gt1_gen.mOutPtr_reg[3] ;
  output [2:0]\fifo_srl_gen.raddr_reg[1] ;
  output [0:0]\fifo_depth_gt1_gen.empty_n_reg_0 ;
  output \bus_wide_gen.split_cnt_buf_reg[1] ;
  output \bus_wide_gen.split_cnt_buf_reg[0] ;
  input dout_vld_reg_0;
  input \fifo_depth_gt1_gen.dout_reg[3]_1 ;
  input [16:0]Q;
  input [0:0]\fifo_depth_gt1_gen.dout_reg[3]_2 ;
  input \bus_wide_gen.data_buf_reg[31] ;
  input \bus_wide_gen.data_buf_reg[16] ;
  input \bus_wide_gen.data_buf_reg[23] ;
  input \bus_wide_gen.data_buf_reg[17] ;
  input \bus_wide_gen.data_buf_reg[18] ;
  input \bus_wide_gen.data_buf_reg[19] ;
  input \bus_wide_gen.data_buf_reg[20] ;
  input \bus_wide_gen.data_buf_reg[21] ;
  input \bus_wide_gen.data_buf_reg[22] ;
  input \bus_wide_gen.data_buf_reg[23]_0 ;
  input \bus_wide_gen.split_cnt_buf_reg[1]_0 ;
  input p_10_in;
  input \bus_wide_gen.data_buf1__0 ;
  input \fifo_depth_gt1_gen.mOutPtr_reg[0] ;
  input ARREADY_Dummy;
  input \fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ;
  input [4:0]\fifo_depth_gt1_gen.empty_n_reg_1 ;
  input \fifo_depth_gt1_gen.full_n_reg ;
  input [3:0]\fifo_depth_gt1_gen.dout_reg[3]_3 ;
  input \fifo_srl_gen.raddr1__0 ;
  input p_16_in;
  input \fifo_depth_gt1_gen.dout_reg[3]_4 ;
  input ap_enable_reg_pp0_iter9;
  input ap_block_pp0_stage0_subdone;
  input \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  input \bus_wide_gen.split_cnt_buf_reg[1]_1 ;
  input [1:0]\fifo_depth_gt1_gen.dout_reg[3]_5 ;
  input [0:0]\fifo_depth_gt1_gen.dout_reg[1]_0 ;
  input ap_rst_n;
  input ap_clk;
  input reset;

  wire ARREADY_Dummy;
  wire [7:0]D;
  wire [0:0]E;
  wire \FSM_sequential_state[1]_i_3_n_0 ;
  wire \FSM_sequential_state[1]_i_4_n_0 ;
  wire [16:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter9;
  wire ap_rst_n;
  wire \bus_wide_gen.data_buf1__0 ;
  wire \bus_wide_gen.data_buf[23]_i_4_n_0 ;
  wire \bus_wide_gen.data_buf[23]_i_5_n_0 ;
  wire \bus_wide_gen.data_buf_reg[16] ;
  wire \bus_wide_gen.data_buf_reg[17] ;
  wire \bus_wide_gen.data_buf_reg[18] ;
  wire \bus_wide_gen.data_buf_reg[19] ;
  wire \bus_wide_gen.data_buf_reg[20] ;
  wire \bus_wide_gen.data_buf_reg[21] ;
  wire \bus_wide_gen.data_buf_reg[22] ;
  wire \bus_wide_gen.data_buf_reg[23] ;
  wire \bus_wide_gen.data_buf_reg[23]_0 ;
  wire \bus_wide_gen.data_buf_reg[31] ;
  wire \bus_wide_gen.data_valid_reg ;
  wire [1:0]\bus_wide_gen.end_offset ;
  wire [1:0]\bus_wide_gen.split_cnt__5 ;
  wire \bus_wide_gen.split_cnt_buf_reg[0] ;
  wire \bus_wide_gen.split_cnt_buf_reg[0]_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg[1] ;
  wire \bus_wide_gen.split_cnt_buf_reg[1]_0 ;
  wire \bus_wide_gen.split_cnt_buf_reg[1]_1 ;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire [0:0]\fifo_depth_gt1_gen.dout_reg[1]_0 ;
  wire [1:0]\fifo_depth_gt1_gen.dout_reg[3]_0 ;
  wire \fifo_depth_gt1_gen.dout_reg[3]_1 ;
  wire [0:0]\fifo_depth_gt1_gen.dout_reg[3]_2 ;
  wire [3:0]\fifo_depth_gt1_gen.dout_reg[3]_3 ;
  wire \fifo_depth_gt1_gen.dout_reg[3]_4 ;
  wire [1:0]\fifo_depth_gt1_gen.dout_reg[3]_5 ;
  wire \fifo_depth_gt1_gen.dout_reg_n_0_[0] ;
  wire \fifo_depth_gt1_gen.dout_reg_n_0_[1] ;
  wire \fifo_depth_gt1_gen.empty_n_reg ;
  wire [0:0]\fifo_depth_gt1_gen.empty_n_reg_0 ;
  wire [4:0]\fifo_depth_gt1_gen.empty_n_reg_1 ;
  wire \fifo_depth_gt1_gen.full_n_reg ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg[0] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg[1] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg[1]_0 ;
  wire [3:0]\fifo_depth_gt1_gen.mOutPtr_reg[3] ;
  wire \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0 ;
  wire \fifo_srl_gen.raddr1__0 ;
  wire [2:0]\fifo_srl_gen.raddr_reg[1] ;
  wire p_10_in;
  wire p_16_in;
  wire pop__1;
  wire re;
  wire reset;
  wire we;

  LUT6 #(
    .INIT(64'hA222000000000000)) 
    \FSM_sequential_state[1]_i_2 
       (.I0(p_16_in),
        .I1(\fifo_depth_gt1_gen.dout_reg[3]_4 ),
        .I2(ap_enable_reg_pp0_iter9),
        .I3(ap_block_pp0_stage0_subdone),
        .I4(\FSM_sequential_state[1]_i_3_n_0 ),
        .I5(\FSM_sequential_state[1]_i_4_n_0 ),
        .O(\bus_wide_gen.data_valid_reg ));
  LUT5 #(
    .INIT(32'hBFFF4000)) 
    \FSM_sequential_state[1]_i_3 
       (.I0(\fifo_depth_gt1_gen.dout_reg_n_0_[0] ),
        .I1(Q[16]),
        .I2(\fifo_depth_gt1_gen.dout_reg[3]_1 ),
        .I3(\fifo_depth_gt1_gen.dout_reg[3]_2 ),
        .I4(\bus_wide_gen.split_cnt__5 [0]),
        .O(\FSM_sequential_state[1]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hBFFF4000)) 
    \FSM_sequential_state[1]_i_4 
       (.I0(\fifo_depth_gt1_gen.dout_reg_n_0_[1] ),
        .I1(Q[16]),
        .I2(\fifo_depth_gt1_gen.dout_reg[3]_1 ),
        .I3(\fifo_depth_gt1_gen.dout_reg[3]_2 ),
        .I4(\bus_wide_gen.split_cnt__5 [1]),
        .O(\FSM_sequential_state[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[16]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[16] ),
        .I1(\bus_wide_gen.data_buf_reg[23] ),
        .I2(\bus_wide_gen.data_buf[23]_i_4_n_0 ),
        .I3(Q[0]),
        .I4(Q[8]),
        .I5(\bus_wide_gen.data_buf[23]_i_5_n_0 ),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[17]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[17] ),
        .I1(\bus_wide_gen.data_buf_reg[23] ),
        .I2(\bus_wide_gen.data_buf[23]_i_4_n_0 ),
        .I3(Q[1]),
        .I4(Q[9]),
        .I5(\bus_wide_gen.data_buf[23]_i_5_n_0 ),
        .O(D[1]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[18]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[18] ),
        .I1(\bus_wide_gen.data_buf_reg[23] ),
        .I2(\bus_wide_gen.data_buf[23]_i_4_n_0 ),
        .I3(Q[2]),
        .I4(Q[10]),
        .I5(\bus_wide_gen.data_buf[23]_i_5_n_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[19]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[19] ),
        .I1(\bus_wide_gen.data_buf_reg[23] ),
        .I2(\bus_wide_gen.data_buf[23]_i_4_n_0 ),
        .I3(Q[3]),
        .I4(Q[11]),
        .I5(\bus_wide_gen.data_buf[23]_i_5_n_0 ),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[20]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[20] ),
        .I1(\bus_wide_gen.data_buf_reg[23] ),
        .I2(\bus_wide_gen.data_buf[23]_i_4_n_0 ),
        .I3(Q[4]),
        .I4(Q[12]),
        .I5(\bus_wide_gen.data_buf[23]_i_5_n_0 ),
        .O(D[4]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[21]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[21] ),
        .I1(\bus_wide_gen.data_buf_reg[23] ),
        .I2(\bus_wide_gen.data_buf[23]_i_4_n_0 ),
        .I3(Q[5]),
        .I4(Q[13]),
        .I5(\bus_wide_gen.data_buf[23]_i_5_n_0 ),
        .O(D[5]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[22]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[22] ),
        .I1(\bus_wide_gen.data_buf_reg[23] ),
        .I2(\bus_wide_gen.data_buf[23]_i_4_n_0 ),
        .I3(Q[6]),
        .I4(Q[14]),
        .I5(\bus_wide_gen.data_buf[23]_i_5_n_0 ),
        .O(D[6]));
  LUT6 #(
    .INIT(64'hFFFFF222F222F222)) 
    \bus_wide_gen.data_buf[23]_i_2 
       (.I0(\bus_wide_gen.data_buf_reg[23]_0 ),
        .I1(\bus_wide_gen.data_buf_reg[23] ),
        .I2(\bus_wide_gen.data_buf[23]_i_4_n_0 ),
        .I3(Q[7]),
        .I4(Q[15]),
        .I5(\bus_wide_gen.data_buf[23]_i_5_n_0 ),
        .O(D[7]));
  LUT6 #(
    .INIT(64'h1FFFFFFF00000000)) 
    \bus_wide_gen.data_buf[23]_i_4 
       (.I0(\fifo_depth_gt1_gen.dout_reg[3]_0 [0]),
        .I1(\fifo_depth_gt1_gen.dout_reg[3]_0 [1]),
        .I2(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I3(\fifo_depth_gt1_gen.dout_reg[3]_2 ),
        .I4(\fifo_depth_gt1_gen.dout_reg[3]_1 ),
        .I5(p_10_in),
        .O(\bus_wide_gen.data_buf[23]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h08)) 
    \bus_wide_gen.data_buf[23]_i_5 
       (.I0(\fifo_depth_gt1_gen.dout_reg[3]_0 [0]),
        .I1(\bus_wide_gen.data_buf1__0 ),
        .I2(\fifo_depth_gt1_gen.dout_reg[3]_0 [1]),
        .O(\bus_wide_gen.data_buf[23]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \bus_wide_gen.data_buf[31]_i_1 
       (.I0(\bus_wide_gen.data_buf_reg[31] ),
        .I1(\bus_wide_gen.data_buf[23]_i_4_n_0 ),
        .O(dout_vld_reg));
  LUT5 #(
    .INIT(32'h00002E00)) 
    \bus_wide_gen.split_cnt_buf[0]_i_1 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I1(\bus_wide_gen.data_buf_reg[31] ),
        .I2(\bus_wide_gen.split_cnt__5 [0]),
        .I3(ap_rst_n),
        .I4(\bus_wide_gen.data_valid_reg ),
        .O(\bus_wide_gen.split_cnt_buf_reg[0] ));
  LUT6 #(
    .INIT(64'h000000002EE20000)) 
    \bus_wide_gen.split_cnt_buf[1]_i_1 
       (.I0(\bus_wide_gen.split_cnt_buf_reg[1]_1 ),
        .I1(\bus_wide_gen.data_buf_reg[31] ),
        .I2(\bus_wide_gen.split_cnt__5 [1]),
        .I3(\bus_wide_gen.split_cnt__5 [0]),
        .I4(ap_rst_n),
        .I5(\bus_wide_gen.data_valid_reg ),
        .O(\bus_wide_gen.split_cnt_buf_reg[1] ));
  LUT6 #(
    .INIT(64'hFF20FF00FF00FF00)) 
    \bus_wide_gen.split_cnt_buf[1]_i_2 
       (.I0(\fifo_depth_gt1_gen.dout_reg[3]_0 [1]),
        .I1(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I2(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I3(\bus_wide_gen.split_cnt_buf_reg[1]_1 ),
        .I4(\fifo_depth_gt1_gen.dout_reg[3]_1 ),
        .I5(\fifo_depth_gt1_gen.dout_reg[3]_2 ),
        .O(\bus_wide_gen.split_cnt__5 [1]));
  LUT6 #(
    .INIT(64'hCCECCCCCCCCCCCCC)) 
    \bus_wide_gen.split_cnt_buf[1]_i_3 
       (.I0(\fifo_depth_gt1_gen.dout_reg[3]_0 [0]),
        .I1(\bus_wide_gen.split_cnt_buf_reg[0]_0 ),
        .I2(\bus_wide_gen.split_cnt_buf_reg[1]_0 ),
        .I3(\bus_wide_gen.split_cnt_buf_reg[1]_1 ),
        .I4(\fifo_depth_gt1_gen.dout_reg[3]_1 ),
        .I5(\fifo_depth_gt1_gen.dout_reg[3]_2 ),
        .O(\bus_wide_gen.split_cnt__5 [0]));
  LUT5 #(
    .INIT(32'hAEEEEEEE)) 
    dout_vld_i_1__1
       (.I0(dout_vld_reg_0),
        .I1(\fifo_depth_gt1_gen.dout_reg[3]_1 ),
        .I2(\bus_wide_gen.data_valid_reg ),
        .I3(Q[16]),
        .I4(\fifo_depth_gt1_gen.dout_reg[3]_2 ),
        .O(\fifo_depth_gt1_gen.empty_n_reg ));
  LUT5 #(
    .INIT(32'hD5550000)) 
    \fifo_depth_gt1_gen.dout[3]_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[3]_1 ),
        .I1(\fifo_depth_gt1_gen.dout_reg[3]_2 ),
        .I2(Q[16]),
        .I3(\bus_wide_gen.data_valid_reg ),
        .I4(dout_vld_reg_0),
        .O(re));
  FDRE \fifo_depth_gt1_gen.dout_reg[0] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg_n_0_[0] ),
        .R(reset));
  FDRE \fifo_depth_gt1_gen.dout_reg[1] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg_n_0_[1] ),
        .R(reset));
  FDRE \fifo_depth_gt1_gen.dout_reg[2] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[3]_0 [0]),
        .R(reset));
  FDRE \fifo_depth_gt1_gen.dout_reg[3] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[3]_0 [1]),
        .R(reset));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \fifo_depth_gt1_gen.empty_n_i_1__2 
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_1 [1]),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_1 [0]),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_1 [3]),
        .I3(\fifo_depth_gt1_gen.empty_n_reg_1 [2]),
        .I4(pop__1),
        .I5(\fifo_depth_gt1_gen.empty_n_reg_1 [4]),
        .O(\fifo_depth_gt1_gen.mOutPtr_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h6666666646666666)) 
    \fifo_depth_gt1_gen.full_n_i_1__1 
       (.I0(we),
        .I1(re),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_1 [1]),
        .I3(\fifo_depth_gt1_gen.empty_n_reg_1 [3]),
        .I4(\fifo_depth_gt1_gen.empty_n_reg_1 [2]),
        .I5(\fifo_depth_gt1_gen.full_n_reg ),
        .O(\fifo_depth_gt1_gen.mOutPtr_reg[1] ));
  LUT6 #(
    .INIT(64'hBFFF40004000BFFF)) 
    \fifo_depth_gt1_gen.mOutPtr[1]_i_1__1 
       (.I0(re),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ),
        .I2(ARREADY_Dummy),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg[0] ),
        .I4(\fifo_depth_gt1_gen.empty_n_reg_1 [1]),
        .I5(\fifo_depth_gt1_gen.empty_n_reg_1 [0]),
        .O(\fifo_depth_gt1_gen.mOutPtr_reg[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT4 #(
    .INIT(16'h7E81)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_1__2 
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_1 [0]),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_1 [1]),
        .I2(pop__1),
        .I3(\fifo_depth_gt1_gen.empty_n_reg_1 [2]),
        .O(\fifo_depth_gt1_gen.mOutPtr_reg[3] [1]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'h7FFE8001)) 
    \fifo_depth_gt1_gen.mOutPtr[3]_i_1__2 
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_1 [1]),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_1 [0]),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_1 [2]),
        .I3(pop__1),
        .I4(\fifo_depth_gt1_gen.empty_n_reg_1 [3]),
        .O(\fifo_depth_gt1_gen.mOutPtr_reg[3] [2]));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_1__1 
       (.I0(re),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg[0] ),
        .I2(ARREADY_Dummy),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ),
        .O(E));
  LUT6 #(
    .INIT(64'h7FFFFFFE80000001)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_2 
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_1 [3]),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_1 [1]),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_1 [0]),
        .I3(\fifo_depth_gt1_gen.empty_n_reg_1 [2]),
        .I4(pop__1),
        .I5(\fifo_depth_gt1_gen.empty_n_reg_1 [4]),
        .O(\fifo_depth_gt1_gen.mOutPtr_reg[3] [3]));
  LUT6 #(
    .INIT(64'h2AAAAAAA22222222)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_3 
       (.I0(we),
        .I1(dout_vld_reg_0),
        .I2(\bus_wide_gen.data_valid_reg ),
        .I3(Q[16]),
        .I4(\fifo_depth_gt1_gen.dout_reg[3]_2 ),
        .I5(\fifo_depth_gt1_gen.dout_reg[3]_1 ),
        .O(pop__1));
  (* srl_bus_name = "U0/\\gmem0_m_axi_U/load_unit/bus_wide_gen.rreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem0_m_axi_U/load_unit/bus_wide_gen.rreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[3]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[3]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[3]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[3]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(\bus_wide_gen.end_offset [0]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_1 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ),
        .I1(ARREADY_Dummy),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg[0] ),
        .O(we));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__0 
       (.I0(\fifo_depth_gt1_gen.dout_reg[3]_5 [0]),
        .I1(\fifo_depth_gt1_gen.dout_reg[1]_0 ),
        .O(\bus_wide_gen.end_offset [0]));
  (* srl_bus_name = "U0/\\gmem0_m_axi_U/load_unit/bus_wide_gen.rreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem0_m_axi_U/load_unit/bus_wide_gen.rreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][1]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[3]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[3]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[3]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[3]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(\bus_wide_gen.end_offset [1]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB4)) 
    \fifo_depth_gt1_gen.mem_reg[14][1]_srl15_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[3]_5 [0]),
        .I1(\fifo_depth_gt1_gen.dout_reg[1]_0 ),
        .I2(\fifo_depth_gt1_gen.dout_reg[3]_5 [1]),
        .O(\bus_wide_gen.end_offset [1]));
  (* srl_bus_name = "U0/\\gmem0_m_axi_U/load_unit/bus_wide_gen.rreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem0_m_axi_U/load_unit/bus_wide_gen.rreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][2]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[3]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[3]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[3]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[3]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[3]_5 [0]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem0_m_axi_U/load_unit/bus_wide_gen.rreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem0_m_axi_U/load_unit/bus_wide_gen.rreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][3]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[3]_3 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[3]_3 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[3]_3 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[3]_3 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[3]_5 [1]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT4 #(
    .INIT(16'h6A95)) 
    \fifo_srl_gen.raddr[1]_i_1__0 
       (.I0(\fifo_depth_gt1_gen.dout_reg[3]_3 [0]),
        .I1(dout_vld_reg_0),
        .I2(pop__1),
        .I3(\fifo_depth_gt1_gen.dout_reg[3]_3 [1]),
        .O(\fifo_srl_gen.raddr_reg[1] [0]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'h7F80F807)) 
    \fifo_srl_gen.raddr[2]_i_1__0 
       (.I0(pop__1),
        .I1(dout_vld_reg_0),
        .I2(\fifo_depth_gt1_gen.dout_reg[3]_3 [0]),
        .I3(\fifo_depth_gt1_gen.dout_reg[3]_3 [2]),
        .I4(\fifo_depth_gt1_gen.dout_reg[3]_3 [1]),
        .O(\fifo_srl_gen.raddr_reg[1] [1]));
  LUT6 #(
    .INIT(64'h0AAAAAAAC0000000)) 
    \fifo_srl_gen.raddr[3]_i_1__0 
       (.I0(\fifo_srl_gen.raddr1__0 ),
        .I1(dout_vld_reg_0),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg[0] ),
        .I3(ARREADY_Dummy),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ),
        .I5(re),
        .O(\fifo_depth_gt1_gen.empty_n_reg_0 ));
  LUT6 #(
    .INIT(64'h7FFF8000FFEA0015)) 
    \fifo_srl_gen.raddr[3]_i_2__0 
       (.I0(\fifo_depth_gt1_gen.dout_reg[3]_3 [1]),
        .I1(pop__1),
        .I2(dout_vld_reg_0),
        .I3(\fifo_depth_gt1_gen.dout_reg[3]_3 [0]),
        .I4(\fifo_depth_gt1_gen.dout_reg[3]_3 [3]),
        .I5(\fifo_depth_gt1_gen.dout_reg[3]_3 [2]),
        .O(\fifo_srl_gen.raddr_reg[1] [2]));
endmodule

(* ORIG_REF_NAME = "conv2d_edge_gmem0_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_srl__parameterized9
   (din,
    reset,
    re,
    \fifo_depth_gt1_gen.dout_reg[0]_0 ,
    ap_clk,
    Q,
    mem_reg);
  output [0:0]din;
  input reset;
  input re;
  input \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  input ap_clk;
  input [0:0]Q;
  input mem_reg;

  wire [0:0]Q;
  wire ap_clk;
  wire [0:0]din;
  wire \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  wire if_dout;
  wire mem_reg;
  wire re;
  wire reset;

  FDRE \fifo_depth_gt1_gen.dout_reg[0] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .Q(if_dout),
        .R(reset));
  LUT3 #(
    .INIT(8'h80)) 
    mem_reg_i_2
       (.I0(Q),
        .I1(mem_reg),
        .I2(if_dout),
        .O(din));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_write
   (m_axi_gmem0_BREADY,
    m_axi_gmem0_BVALID,
    reset,
    ap_clk);
  output m_axi_gmem0_BREADY;
  input m_axi_gmem0_BVALID;
  input reset;
  input ap_clk;

  wire ap_clk;
  wire m_axi_gmem0_BREADY;
  wire m_axi_gmem0_BVALID;
  wire reset;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem0_m_axi_reg_slice__parameterized6 rs_resp
       (.ap_clk(ap_clk),
        .m_axi_gmem0_BREADY(m_axi_gmem0_BREADY),
        .m_axi_gmem0_BVALID(m_axi_gmem0_BVALID),
        .reset(reset));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi
   (\trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[1] ,
    ap_block_pp0_stage0_subdone,
    ap_enable_reg_pp0_iter17_reg,
    \trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[1]_0 ,
    \trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1] ,
    \trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1]_0 ,
    \trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1]_1 ,
    ap_enable_reg_pp0_iter13_reg,
    \trunc_ln31_1_reg_1172_reg[1]__0 ,
    \trunc_ln31_1_reg_1172_reg[1]__0_0 ,
    ap_loop_exit_ready_pp0_iter26_reg_reg__0,
    E,
    ap_enable_reg_pp0_iter1_reg,
    ap_enable_reg_pp0_iter1_reg_0,
    \and_ln40_reg_1145_pp0_iter16_reg_reg[0] ,
    \trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[1]_1 ,
    \trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[0] ,
    ap_enable_reg_pp0_iter17_reg_0,
    ap_enable_reg_pp0_iter16_reg,
    \trunc_ln31_1_reg_1172_pp0_iter15_reg_reg[1] ,
    \and_ln40_reg_1145_pp0_iter15_reg_reg[0] ,
    ap_enable_reg_pp0_iter16_reg_0,
    \and_ln40_reg_1145_pp0_iter13_reg_reg[0] ,
    \and_ln40_reg_1145_pp0_iter13_reg_reg[0]_0 ,
    \and_ln40_reg_1145_pp0_iter13_reg_reg[0]_1 ,
    \and_ln40_reg_1145_pp0_iter14_reg_reg[0] ,
    ap_enable_reg_pp0_iter15_reg,
    ap_enable_reg_pp0_iter13_reg_0,
    ap_enable_reg_pp0_iter13_reg_1,
    reset,
    \col9_fu_152_reg[2] ,
    ap_enable_reg_pp0_iter2_reg,
    \trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1]_2 ,
    \trunc_ln31_1_reg_1172_reg[1]__0_1 ,
    m_axi_gmem1_RREADY,
    \col9_fu_152_reg[7] ,
    ap_enable_reg_pp0_iter15_reg_0,
    ap_enable_reg_pp0_iter15_reg_1,
    ap_enable_reg_pp0_iter15_reg_2,
    \trunc_ln31_1_reg_1172_reg[0]__0 ,
    ap_enable_reg_pp0_iter13_reg_2,
    ap_enable_reg_pp0_iter13_reg_3,
    m_axi_gmem1_AWVALID,
    ap_enable_reg_pp0_iter17_reg_1,
    ap_enable_reg_pp0_iter17_reg_2,
    ap_enable_reg_pp0_iter17_reg_3,
    m_axi_gmem1_AWLEN,
    m_axi_gmem1_AWADDR,
    m_axi_gmem1_WLAST,
    m_axi_gmem1_WSTRB,
    m_axi_gmem1_WDATA,
    m_axi_gmem1_WVALID,
    s_ready_t_reg,
    ram_reg_0_15_0_0__6,
    ram_reg_0_15_0_0__6_0,
    Q,
    ap_enable_reg_pp0_iter17,
    ram_reg_0_15_0_0__6_1,
    ram_reg_0_15_0_0__6_2,
    ram_reg_0_15_0_0__6_3,
    ram_reg_0_15_0_0__6_4,
    ram_reg_0_15_0_0__6_5,
    ram_reg_0_31_0_0__5,
    \q0_reg[7] ,
    ap_enable_reg_pp0_iter15,
    ram_reg_0_15_0_0__6_6,
    ram_reg_0_31_0_0__5_0,
    ram_reg_0_15_0_0__6_7,
    ram_reg_0_31_0_0__5_1,
    ram_reg_0_15_0_0__6_8,
    ram_reg_0_31_0_0__5_2,
    ap_enable_reg_pp0_iter13,
    trunc_ln31_1_reg_1172,
    ram_reg_0_15_0_0__6_9,
    ram_reg_0_31_0_0__5_3,
    address0,
    ap_loop_exit_ready_pp0_iter26_reg,
    ap_loop_exit_ready_pp0_iter27_reg,
    ap_start,
    rewind_ap_ready_reg,
    ap_enable_reg_pp0_iter1,
    icmp_ln30_reg_1119,
    ap_loop_init,
    \first_iter_0_reg_476_reg[0] ,
    and_ln40_reg_1145_pp0_iter16_reg,
    ap_enable_reg_pp0_iter16,
    \reg_519_reg[0] ,
    and_ln40_reg_1145_pp0_iter15_reg,
    and_ln40_reg_1145_pp0_iter13_reg,
    ap_enable_reg_pp0_iter14,
    \reg_499_reg[0] ,
    and_ln40_reg_1145_pp0_iter14_reg,
    and_ln40_reg_1145_pp0_iter12_reg,
    I_CH0_ARREADY,
    and_ln40_reg_1145_pp0_iter21_reg,
    ap_enable_reg_pp0_iter22,
    ap_enable_reg_pp0_iter27,
    icmp_ln30_reg_1119_pp0_iter26_reg,
    ap_enable_reg_pp0_iter21,
    first_iter_0_reg_476_pp0_iter20_reg,
    ap_enable_reg_pp0_iter9,
    I_CH0_RVALID,
    ap_rst_n,
    \icmp_ln31_reg_1149_reg[0] ,
    ap_enable_reg_pp0_iter2,
    icmp_ln30_reg_1119_pp0_iter1_reg,
    ap_loop_init_pp0_iter1_reg,
    icmp_ln31_reg_1149,
    m_axi_gmem1_RVALID,
    m_axi_gmem1_AWREADY,
    ram_reg_0_31_0_0__5_4,
    in,
    ap_clk,
    mem_reg,
    m_axi_gmem1_WREADY,
    m_axi_gmem1_BVALID);
  output \trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[1] ;
  output ap_block_pp0_stage0_subdone;
  output ap_enable_reg_pp0_iter17_reg;
  output \trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[1]_0 ;
  output \trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1] ;
  output \trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1]_0 ;
  output \trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1]_1 ;
  output ap_enable_reg_pp0_iter13_reg;
  output \trunc_ln31_1_reg_1172_reg[1]__0 ;
  output \trunc_ln31_1_reg_1172_reg[1]__0_0 ;
  output ap_loop_exit_ready_pp0_iter26_reg_reg__0;
  output [0:0]E;
  output ap_enable_reg_pp0_iter1_reg;
  output [0:0]ap_enable_reg_pp0_iter1_reg_0;
  output [0:0]\and_ln40_reg_1145_pp0_iter16_reg_reg[0] ;
  output [0:0]\trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[1]_1 ;
  output [0:0]\trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[0] ;
  output [0:0]ap_enable_reg_pp0_iter17_reg_0;
  output [0:0]ap_enable_reg_pp0_iter16_reg;
  output [0:0]\trunc_ln31_1_reg_1172_pp0_iter15_reg_reg[1] ;
  output [0:0]\and_ln40_reg_1145_pp0_iter15_reg_reg[0] ;
  output [0:0]ap_enable_reg_pp0_iter16_reg_0;
  output [0:0]\and_ln40_reg_1145_pp0_iter13_reg_reg[0] ;
  output [0:0]\and_ln40_reg_1145_pp0_iter13_reg_reg[0]_0 ;
  output [0:0]\and_ln40_reg_1145_pp0_iter13_reg_reg[0]_1 ;
  output [0:0]\and_ln40_reg_1145_pp0_iter14_reg_reg[0] ;
  output [0:0]ap_enable_reg_pp0_iter15_reg;
  output [0:0]ap_enable_reg_pp0_iter13_reg_0;
  output [0:0]ap_enable_reg_pp0_iter13_reg_1;
  output reset;
  output \col9_fu_152_reg[2] ;
  output ap_enable_reg_pp0_iter2_reg;
  output [0:0]\trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1]_2 ;
  output [0:0]\trunc_ln31_1_reg_1172_reg[1]__0_1 ;
  output m_axi_gmem1_RREADY;
  output \col9_fu_152_reg[7] ;
  output ap_enable_reg_pp0_iter15_reg_0;
  output ap_enable_reg_pp0_iter15_reg_1;
  output ap_enable_reg_pp0_iter15_reg_2;
  output \trunc_ln31_1_reg_1172_reg[0]__0 ;
  output ap_enable_reg_pp0_iter13_reg_2;
  output ap_enable_reg_pp0_iter13_reg_3;
  output m_axi_gmem1_AWVALID;
  output ap_enable_reg_pp0_iter17_reg_1;
  output ap_enable_reg_pp0_iter17_reg_2;
  output ap_enable_reg_pp0_iter17_reg_3;
  output [3:0]m_axi_gmem1_AWLEN;
  output [61:0]m_axi_gmem1_AWADDR;
  output m_axi_gmem1_WLAST;
  output [3:0]m_axi_gmem1_WSTRB;
  output [31:0]m_axi_gmem1_WDATA;
  output m_axi_gmem1_WVALID;
  output s_ready_t_reg;
  input ram_reg_0_15_0_0__6;
  input ram_reg_0_15_0_0__6_0;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter17;
  input ram_reg_0_15_0_0__6_1;
  input ram_reg_0_15_0_0__6_2;
  input ram_reg_0_15_0_0__6_3;
  input ram_reg_0_15_0_0__6_4;
  input ram_reg_0_15_0_0__6_5;
  input ram_reg_0_31_0_0__5;
  input [1:0]\q0_reg[7] ;
  input ap_enable_reg_pp0_iter15;
  input ram_reg_0_15_0_0__6_6;
  input ram_reg_0_31_0_0__5_0;
  input ram_reg_0_15_0_0__6_7;
  input ram_reg_0_31_0_0__5_1;
  input ram_reg_0_15_0_0__6_8;
  input ram_reg_0_31_0_0__5_2;
  input ap_enable_reg_pp0_iter13;
  input [1:0]trunc_ln31_1_reg_1172;
  input ram_reg_0_15_0_0__6_9;
  input ram_reg_0_31_0_0__5_3;
  input [1:0]address0;
  input ap_loop_exit_ready_pp0_iter26_reg;
  input ap_loop_exit_ready_pp0_iter27_reg;
  input ap_start;
  input rewind_ap_ready_reg;
  input ap_enable_reg_pp0_iter1;
  input icmp_ln30_reg_1119;
  input ap_loop_init;
  input \first_iter_0_reg_476_reg[0] ;
  input and_ln40_reg_1145_pp0_iter16_reg;
  input ap_enable_reg_pp0_iter16;
  input [1:0]\reg_519_reg[0] ;
  input and_ln40_reg_1145_pp0_iter15_reg;
  input and_ln40_reg_1145_pp0_iter13_reg;
  input ap_enable_reg_pp0_iter14;
  input [1:0]\reg_499_reg[0] ;
  input and_ln40_reg_1145_pp0_iter14_reg;
  input and_ln40_reg_1145_pp0_iter12_reg;
  input I_CH0_ARREADY;
  input and_ln40_reg_1145_pp0_iter21_reg;
  input ap_enable_reg_pp0_iter22;
  input ap_enable_reg_pp0_iter27;
  input icmp_ln30_reg_1119_pp0_iter26_reg;
  input ap_enable_reg_pp0_iter21;
  input first_iter_0_reg_476_pp0_iter20_reg;
  input ap_enable_reg_pp0_iter9;
  input I_CH0_RVALID;
  input ap_rst_n;
  input [7:0]\icmp_ln31_reg_1149_reg[0] ;
  input ap_enable_reg_pp0_iter2;
  input icmp_ln30_reg_1119_pp0_iter1_reg;
  input ap_loop_init_pp0_iter1_reg;
  input icmp_ln31_reg_1149;
  input m_axi_gmem1_RVALID;
  input m_axi_gmem1_AWREADY;
  input [0:0]ram_reg_0_31_0_0__5_4;
  input [63:0]in;
  input ap_clk;
  input [7:0]mem_reg;
  input m_axi_gmem1_WREADY;
  input m_axi_gmem1_BVALID;

  wire [63:0]AWADDR_Dummy;
  wire [17:1]AWLEN_Dummy;
  wire AWREADY_Dummy;
  wire [0:0]E;
  wire I_CH0_ARREADY;
  wire I_CH0_RVALID;
  wire [1:0]Q;
  wire [31:0]WDATA_Dummy;
  wire [3:0]WSTRB_Dummy;
  wire WVALID_Dummy;
  wire [1:0]address0;
  wire and_ln40_reg_1145_pp0_iter12_reg;
  wire and_ln40_reg_1145_pp0_iter13_reg;
  wire [0:0]\and_ln40_reg_1145_pp0_iter13_reg_reg[0] ;
  wire [0:0]\and_ln40_reg_1145_pp0_iter13_reg_reg[0]_0 ;
  wire [0:0]\and_ln40_reg_1145_pp0_iter13_reg_reg[0]_1 ;
  wire and_ln40_reg_1145_pp0_iter14_reg;
  wire [0:0]\and_ln40_reg_1145_pp0_iter14_reg_reg[0] ;
  wire and_ln40_reg_1145_pp0_iter15_reg;
  wire [0:0]\and_ln40_reg_1145_pp0_iter15_reg_reg[0] ;
  wire and_ln40_reg_1145_pp0_iter16_reg;
  wire [0:0]\and_ln40_reg_1145_pp0_iter16_reg_reg[0] ;
  wire and_ln40_reg_1145_pp0_iter21_reg;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter13;
  wire ap_enable_reg_pp0_iter13_reg;
  wire [0:0]ap_enable_reg_pp0_iter13_reg_0;
  wire [0:0]ap_enable_reg_pp0_iter13_reg_1;
  wire ap_enable_reg_pp0_iter13_reg_2;
  wire ap_enable_reg_pp0_iter13_reg_3;
  wire ap_enable_reg_pp0_iter14;
  wire ap_enable_reg_pp0_iter15;
  wire [0:0]ap_enable_reg_pp0_iter15_reg;
  wire ap_enable_reg_pp0_iter15_reg_0;
  wire ap_enable_reg_pp0_iter15_reg_1;
  wire ap_enable_reg_pp0_iter15_reg_2;
  wire ap_enable_reg_pp0_iter16;
  wire [0:0]ap_enable_reg_pp0_iter16_reg;
  wire [0:0]ap_enable_reg_pp0_iter16_reg_0;
  wire ap_enable_reg_pp0_iter17;
  wire ap_enable_reg_pp0_iter17_reg;
  wire [0:0]ap_enable_reg_pp0_iter17_reg_0;
  wire ap_enable_reg_pp0_iter17_reg_1;
  wire ap_enable_reg_pp0_iter17_reg_2;
  wire ap_enable_reg_pp0_iter17_reg_3;
  wire ap_enable_reg_pp0_iter1_reg;
  wire [0:0]ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter21;
  wire ap_enable_reg_pp0_iter22;
  wire ap_enable_reg_pp0_iter27;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_enable_reg_pp0_iter9;
  wire ap_loop_exit_ready_pp0_iter26_reg;
  wire ap_loop_exit_ready_pp0_iter26_reg_reg__0;
  wire ap_loop_exit_ready_pp0_iter27_reg;
  wire ap_loop_init;
  wire ap_loop_init_pp0_iter1_reg;
  wire ap_rst_n;
  wire ap_start;
  wire \bus_wide_gen.data_buf023_out ;
  wire \bus_wide_gen.data_buf027_out ;
  wire \bus_wide_gen.data_buf031_out ;
  wire \bus_wide_gen.first_pad ;
  wire bus_write_n_4;
  wire bus_write_n_49;
  wire bus_write_n_9;
  wire \col9_fu_152_reg[2] ;
  wire \col9_fu_152_reg[7] ;
  wire first_iter_0_reg_476_pp0_iter20_reg;
  wire \first_iter_0_reg_476_reg[0] ;
  wire icmp_ln30_reg_1119;
  wire icmp_ln30_reg_1119_pp0_iter1_reg;
  wire icmp_ln30_reg_1119_pp0_iter26_reg;
  wire icmp_ln31_reg_1149;
  wire [7:0]\icmp_ln31_reg_1149_reg[0] ;
  wire if_full_n;
  wire [63:0]in;
  wire last_resp;
  wire [61:0]m_axi_gmem1_AWADDR;
  wire [3:0]m_axi_gmem1_AWLEN;
  wire m_axi_gmem1_AWREADY;
  wire m_axi_gmem1_AWVALID;
  wire m_axi_gmem1_BVALID;
  wire m_axi_gmem1_RREADY;
  wire m_axi_gmem1_RVALID;
  wire [31:0]m_axi_gmem1_WDATA;
  wire m_axi_gmem1_WLAST;
  wire m_axi_gmem1_WREADY;
  wire [3:0]m_axi_gmem1_WSTRB;
  wire m_axi_gmem1_WVALID;
  wire [7:0]mem_reg;
  wire p_0_in26_in;
  wire [1:0]\q0_reg[7] ;
  wire ram_reg_0_15_0_0__6;
  wire ram_reg_0_15_0_0__6_0;
  wire ram_reg_0_15_0_0__6_1;
  wire ram_reg_0_15_0_0__6_2;
  wire ram_reg_0_15_0_0__6_3;
  wire ram_reg_0_15_0_0__6_4;
  wire ram_reg_0_15_0_0__6_5;
  wire ram_reg_0_15_0_0__6_6;
  wire ram_reg_0_15_0_0__6_7;
  wire ram_reg_0_15_0_0__6_8;
  wire ram_reg_0_15_0_0__6_9;
  wire ram_reg_0_31_0_0__5;
  wire ram_reg_0_31_0_0__5_0;
  wire ram_reg_0_31_0_0__5_1;
  wire ram_reg_0_31_0_0__5_2;
  wire ram_reg_0_31_0_0__5_3;
  wire [0:0]ram_reg_0_31_0_0__5_4;
  wire [1:0]\reg_499_reg[0] ;
  wire [1:0]\reg_519_reg[0] ;
  wire reset;
  wire resp_valid;
  wire rewind_ap_ready_reg;
  wire s_ready_t_reg;
  wire store_unit_n_10;
  wire store_unit_n_45;
  wire store_unit_n_57;
  wire store_unit_n_8;
  wire [1:0]trunc_ln31_1_reg_1172;
  wire \trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1] ;
  wire \trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1]_0 ;
  wire \trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1]_1 ;
  wire [0:0]\trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1]_2 ;
  wire [0:0]\trunc_ln31_1_reg_1172_pp0_iter15_reg_reg[1] ;
  wire [0:0]\trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[0] ;
  wire \trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[1] ;
  wire \trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[1]_0 ;
  wire [0:0]\trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[1]_1 ;
  wire \trunc_ln31_1_reg_1172_reg[0]__0 ;
  wire \trunc_ln31_1_reg_1172_reg[1]__0 ;
  wire \trunc_ln31_1_reg_1172_reg[1]__0_0 ;
  wire [0:0]\trunc_ln31_1_reg_1172_reg[1]__0_1 ;
  wire ursp_ready;
  wire \wreq_burst_conv/rs_req/load_p2 ;
  wire wrsp_type;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_read bus_read
       (.\FSM_sequential_state_reg[0] (reset),
        .ap_clk(ap_clk),
        .m_axi_gmem1_RREADY(m_axi_gmem1_RREADY),
        .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_write bus_write
       (.AWREADY_Dummy(AWREADY_Dummy),
        .D(WDATA_Dummy),
        .E(\bus_wide_gen.data_buf023_out ),
        .Q({m_axi_gmem1_WLAST,m_axi_gmem1_WSTRB,m_axi_gmem1_WDATA}),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg_0(bus_write_n_4),
        .WVALID_Dummy_reg_1(bus_write_n_49),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(reset),
        .\bus_wide_gen.data_gen[1].data_buf_reg[15] (store_unit_n_45),
        .\bus_wide_gen.data_gen[3].data_buf_reg[31] (store_unit_n_57),
        .\bus_wide_gen.data_valid_reg (\bus_wide_gen.data_buf027_out ),
        .\bus_wide_gen.data_valid_reg_0 (\bus_wide_gen.data_buf031_out ),
        .\bus_wide_gen.first_pad (\bus_wide_gen.first_pad ),
        .\bus_wide_gen.len_cnt_buf[0]_i_4 (store_unit_n_10),
        .\bus_wide_gen.offset_valid_reg (bus_write_n_9),
        .\data_p1_reg[67] ({m_axi_gmem1_AWLEN,m_axi_gmem1_AWADDR}),
        .\data_p2_reg[63] (AWADDR_Dummy),
        .\data_p2_reg[81] ({AWLEN_Dummy[17],AWLEN_Dummy[13:8],AWLEN_Dummy[1]}),
        .if_full_n(if_full_n),
        .last_resp(last_resp),
        .load_p2(\wreq_burst_conv/rs_req/load_p2 ),
        .m_axi_gmem1_AWREADY(m_axi_gmem1_AWREADY),
        .m_axi_gmem1_AWVALID(m_axi_gmem1_AWVALID),
        .m_axi_gmem1_BVALID(m_axi_gmem1_BVALID),
        .m_axi_gmem1_WREADY(m_axi_gmem1_WREADY),
        .m_axi_gmem1_WVALID(m_axi_gmem1_WVALID),
        .p_0_in26_in(p_0_in26_in),
        .s_ready_t_reg(s_ready_t_reg),
        .s_ready_t_reg_0(store_unit_n_8),
        .\state_reg[0] (resp_valid),
        .\strb_buf_reg[3]_0 (WSTRB_Dummy),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_store store_unit
       (.AWREADY_Dummy(AWREADY_Dummy),
        .D(WDATA_Dummy),
        .E(\bus_wide_gen.data_buf031_out ),
        .I_CH0_ARREADY(I_CH0_ARREADY),
        .I_CH0_RVALID(I_CH0_RVALID),
        .Q(Q),
        .WVALID_Dummy(WVALID_Dummy),
        .address0(address0),
        .and_ln40_reg_1145_pp0_iter12_reg(and_ln40_reg_1145_pp0_iter12_reg),
        .and_ln40_reg_1145_pp0_iter13_reg(and_ln40_reg_1145_pp0_iter13_reg),
        .\and_ln40_reg_1145_pp0_iter13_reg_reg[0] (\and_ln40_reg_1145_pp0_iter13_reg_reg[0] ),
        .\and_ln40_reg_1145_pp0_iter13_reg_reg[0]_0 (\and_ln40_reg_1145_pp0_iter13_reg_reg[0]_0 ),
        .\and_ln40_reg_1145_pp0_iter13_reg_reg[0]_1 (\and_ln40_reg_1145_pp0_iter13_reg_reg[0]_1 ),
        .and_ln40_reg_1145_pp0_iter14_reg(and_ln40_reg_1145_pp0_iter14_reg),
        .\and_ln40_reg_1145_pp0_iter14_reg_reg[0] (\and_ln40_reg_1145_pp0_iter14_reg_reg[0] ),
        .and_ln40_reg_1145_pp0_iter15_reg(and_ln40_reg_1145_pp0_iter15_reg),
        .\and_ln40_reg_1145_pp0_iter15_reg_reg[0] (\and_ln40_reg_1145_pp0_iter15_reg_reg[0] ),
        .and_ln40_reg_1145_pp0_iter16_reg(and_ln40_reg_1145_pp0_iter16_reg),
        .\and_ln40_reg_1145_pp0_iter16_reg_reg[0] (\and_ln40_reg_1145_pp0_iter16_reg_reg[0] ),
        .and_ln40_reg_1145_pp0_iter21_reg(and_ln40_reg_1145_pp0_iter21_reg),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter13(ap_enable_reg_pp0_iter13),
        .ap_enable_reg_pp0_iter13_reg(ap_enable_reg_pp0_iter13_reg),
        .ap_enable_reg_pp0_iter13_reg_0(ap_enable_reg_pp0_iter13_reg_0),
        .ap_enable_reg_pp0_iter13_reg_1(ap_enable_reg_pp0_iter13_reg_1),
        .ap_enable_reg_pp0_iter13_reg_2(ap_enable_reg_pp0_iter13_reg_2),
        .ap_enable_reg_pp0_iter13_reg_3(ap_enable_reg_pp0_iter13_reg_3),
        .ap_enable_reg_pp0_iter14(ap_enable_reg_pp0_iter14),
        .ap_enable_reg_pp0_iter15(ap_enable_reg_pp0_iter15),
        .ap_enable_reg_pp0_iter15_reg(ap_enable_reg_pp0_iter15_reg),
        .ap_enable_reg_pp0_iter15_reg_0(ap_enable_reg_pp0_iter15_reg_0),
        .ap_enable_reg_pp0_iter15_reg_1(ap_enable_reg_pp0_iter15_reg_1),
        .ap_enable_reg_pp0_iter15_reg_2(ap_enable_reg_pp0_iter15_reg_2),
        .ap_enable_reg_pp0_iter16(ap_enable_reg_pp0_iter16),
        .ap_enable_reg_pp0_iter16_reg(ap_enable_reg_pp0_iter16_reg),
        .ap_enable_reg_pp0_iter16_reg_0(ap_enable_reg_pp0_iter16_reg_0),
        .ap_enable_reg_pp0_iter17(ap_enable_reg_pp0_iter17),
        .ap_enable_reg_pp0_iter17_reg(ap_enable_reg_pp0_iter17_reg),
        .ap_enable_reg_pp0_iter17_reg_0(ap_enable_reg_pp0_iter17_reg_0),
        .ap_enable_reg_pp0_iter17_reg_1(ap_enable_reg_pp0_iter17_reg_1),
        .ap_enable_reg_pp0_iter17_reg_2(ap_enable_reg_pp0_iter17_reg_2),
        .ap_enable_reg_pp0_iter17_reg_3(ap_enable_reg_pp0_iter17_reg_3),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg_0),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter21(ap_enable_reg_pp0_iter21),
        .ap_enable_reg_pp0_iter22(ap_enable_reg_pp0_iter22),
        .ap_enable_reg_pp0_iter27(ap_enable_reg_pp0_iter27),
        .ap_enable_reg_pp0_iter2_reg(ap_enable_reg_pp0_iter2_reg),
        .ap_enable_reg_pp0_iter9(ap_enable_reg_pp0_iter9),
        .ap_loop_exit_ready_pp0_iter26_reg(ap_loop_exit_ready_pp0_iter26_reg),
        .ap_loop_exit_ready_pp0_iter26_reg_reg__0(ap_loop_exit_ready_pp0_iter26_reg_reg__0),
        .ap_loop_exit_ready_pp0_iter27_reg(ap_loop_exit_ready_pp0_iter27_reg),
        .ap_loop_init(ap_loop_init),
        .ap_loop_init_pp0_iter1_reg(ap_loop_init_pp0_iter1_reg),
        .ap_rst_n(ap_rst_n),
        .ap_start(ap_start),
        .\bus_wide_gen.data_gen[2].data_buf_reg[23]_0 (\bus_wide_gen.data_buf027_out ),
        .\bus_wide_gen.data_gen[3].data_buf_reg[31]_0 (\bus_wide_gen.data_buf023_out ),
        .\bus_wide_gen.data_gen[3].strb_buf_reg[3]_0 (WSTRB_Dummy),
        .\bus_wide_gen.data_valid_reg_0 (bus_write_n_49),
        .\bus_wide_gen.first_pad (\bus_wide_gen.first_pad ),
        .\bus_wide_gen.first_pad_reg_0 (store_unit_n_45),
        .\bus_wide_gen.len_cnt_buf_reg[29]_0 (bus_write_n_9),
        .\bus_wide_gen.offset_pack_reg_reg[32]_0 (store_unit_n_57),
        .\bus_wide_gen.offset_valid_reg_0 (store_unit_n_10),
        .\col9_fu_152_reg[2] (\col9_fu_152_reg[2] ),
        .\col9_fu_152_reg[7] (\col9_fu_152_reg[7] ),
        .\fifo_depth_gt1_gen.full_n_reg (reset),
        .\fifo_depth_gt1_gen.mOutPtr_reg[0] (resp_valid),
        .\fifo_mem_gen.raddr_reg[5] (bus_write_n_4),
        .first_iter_0_reg_476_pp0_iter20_reg(first_iter_0_reg_476_pp0_iter20_reg),
        .\first_iter_0_reg_476_reg[0] (ap_block_pp0_stage0_subdone),
        .\first_iter_0_reg_476_reg[0]_0 (\first_iter_0_reg_476_reg[0] ),
        .icmp_ln30_reg_1119(icmp_ln30_reg_1119),
        .icmp_ln30_reg_1119_pp0_iter1_reg(icmp_ln30_reg_1119_pp0_iter1_reg),
        .icmp_ln30_reg_1119_pp0_iter26_reg(icmp_ln30_reg_1119_pp0_iter26_reg),
        .icmp_ln31_reg_1149(icmp_ln31_reg_1149),
        .\icmp_ln31_reg_1149_reg[0] (\icmp_ln31_reg_1149_reg[0] ),
        .if_full_n(if_full_n),
        .in(in),
        .int_ap_start_reg(E),
        .last_resp(last_resp),
        .load_p2(\wreq_burst_conv/rs_req/load_p2 ),
        .mem_reg(mem_reg),
        .p_0_in26_in(p_0_in26_in),
        .\q0_reg[7] (\q0_reg[7] ),
        .ram_reg_0_15_0_0__6(ram_reg_0_15_0_0__6),
        .ram_reg_0_15_0_0__6_0(ram_reg_0_15_0_0__6_0),
        .ram_reg_0_15_0_0__6_1(ram_reg_0_15_0_0__6_1),
        .ram_reg_0_15_0_0__6_2(ram_reg_0_15_0_0__6_2),
        .ram_reg_0_15_0_0__6_3(ram_reg_0_15_0_0__6_3),
        .ram_reg_0_15_0_0__6_4(ram_reg_0_15_0_0__6_4),
        .ram_reg_0_15_0_0__6_5(ram_reg_0_15_0_0__6_5),
        .ram_reg_0_15_0_0__6_6(ram_reg_0_15_0_0__6_6),
        .ram_reg_0_15_0_0__6_7(ram_reg_0_15_0_0__6_7),
        .ram_reg_0_15_0_0__6_8(ram_reg_0_15_0_0__6_8),
        .ram_reg_0_15_0_0__6_9(ram_reg_0_15_0_0__6_9),
        .ram_reg_0_31_0_0__5(ram_reg_0_31_0_0__5),
        .ram_reg_0_31_0_0__5_0(ram_reg_0_31_0_0__5_0),
        .ram_reg_0_31_0_0__5_1(ram_reg_0_31_0_0__5_1),
        .ram_reg_0_31_0_0__5_2(ram_reg_0_31_0_0__5_2),
        .ram_reg_0_31_0_0__5_3(ram_reg_0_31_0_0__5_3),
        .ram_reg_0_31_0_0__5_4(ram_reg_0_31_0_0__5_4),
        .\reg_499_reg[0] (\reg_499_reg[0] ),
        .\reg_519_reg[0] (\reg_519_reg[0] ),
        .rewind_ap_ready_reg(rewind_ap_ready_reg),
        .\tmp_addr_reg[63]_0 (AWADDR_Dummy),
        .\tmp_len_reg[17]_0 ({AWLEN_Dummy[17],AWLEN_Dummy[13:8],AWLEN_Dummy[1]}),
        .tmp_valid_reg_0(store_unit_n_8),
        .trunc_ln31_1_reg_1172(trunc_ln31_1_reg_1172),
        .\trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1] (\trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1] ),
        .\trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1]_0 (\trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1]_0 ),
        .\trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1]_1 (\trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1]_1 ),
        .\trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1]_2 (\trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1]_2 ),
        .\trunc_ln31_1_reg_1172_pp0_iter15_reg_reg[1] (\trunc_ln31_1_reg_1172_pp0_iter15_reg_reg[1] ),
        .\trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[0] (\trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[0] ),
        .\trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[1] (\trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[1] ),
        .\trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[1]_0 (\trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[1]_0 ),
        .\trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[1]_1 (\trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[1]_1 ),
        .\trunc_ln31_1_reg_1172_reg[0]__0 (\trunc_ln31_1_reg_1172_reg[0]__0 ),
        .\trunc_ln31_1_reg_1172_reg[1]__0 (\trunc_ln31_1_reg_1172_reg[1]__0 ),
        .\trunc_ln31_1_reg_1172_reg[1]__0_0 (\trunc_ln31_1_reg_1172_reg[1]__0_0 ),
        .\trunc_ln31_1_reg_1172_reg[1]__0_1 (\trunc_ln31_1_reg_1172_reg[1]__0_1 ),
        .ursp_ready(ursp_ready),
        .wrsp_type(wrsp_type));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_burst_converter
   (SR,
    in,
    we,
    s_ready_t_reg,
    AWVALID_Dummy,
    \could_multi_bursts.sect_handling_reg_0 ,
    E,
    \fifo_depth_gt1_gen.full_n_reg ,
    ost_ctrl_info,
    \sect_len_buf_reg[3]_0 ,
    ap_clk,
    ap_rst_n,
    if_full_n,
    s_ready_t_reg_0,
    ost_resp_ready,
    if_full_n_0,
    AWREADY_Dummy_1,
    re,
    D,
    load_p2);
  output [0:0]SR;
  output [65:0]in;
  output we;
  output s_ready_t_reg;
  output AWVALID_Dummy;
  output \could_multi_bursts.sect_handling_reg_0 ;
  output [0:0]E;
  output \fifo_depth_gt1_gen.full_n_reg ;
  output ost_ctrl_info;
  output [3:0]\sect_len_buf_reg[3]_0 ;
  input ap_clk;
  input ap_rst_n;
  input if_full_n;
  input s_ready_t_reg_0;
  input ost_resp_ready;
  input if_full_n_0;
  input AWREADY_Dummy_1;
  input re;
  input [71:0]D;
  input load_p2;

  wire AWREADY_Dummy_1;
  wire AWVALID_Dummy;
  wire [71:0]D;
  wire [0:0]E;
  wire [19:0]SHIFT_RIGHT;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [9:0]beat_len;
  wire \could_multi_bursts.addr_buf[10]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[10]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[10]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[10]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[14]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[14]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[14]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[14]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[18]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[18]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[18]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[18]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[22]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[22]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[22]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[22]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[26]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[26]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[26]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[26]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[2]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[2]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[2]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[2]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[2]_i_6_n_0 ;
  wire \could_multi_bursts.addr_buf[2]_i_7_n_0 ;
  wire \could_multi_bursts.addr_buf[2]_i_8_n_0 ;
  wire \could_multi_bursts.addr_buf[2]_i_9_n_0 ;
  wire \could_multi_bursts.addr_buf[30]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[30]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[30]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[30]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[34]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[34]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[34]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[34]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[38]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[38]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[38]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[38]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[42]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[42]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[42]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[42]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[46]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[46]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[46]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[46]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[50]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[50]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[50]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[50]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[54]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[54]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[54]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[54]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[58]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[58]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[58]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[58]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[62]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[62]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[6]_i_2_n_0 ;
  wire \could_multi_bursts.addr_buf[6]_i_3_n_0 ;
  wire \could_multi_bursts.addr_buf[6]_i_4_n_0 ;
  wire \could_multi_bursts.addr_buf[6]_i_5_n_0 ;
  wire \could_multi_bursts.addr_buf[6]_i_6_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[10]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[14]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[18]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[22]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[26]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[2]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[2]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[2]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[2]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[2]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[2]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[2]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[2]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[30]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[30]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[30]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[30]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[30]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[30]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[30]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[30]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[34]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[34]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[34]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[34]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[34]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[34]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[34]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[34]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[38]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[38]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[38]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[38]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[38]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[38]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[38]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[38]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[42]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[42]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[42]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[42]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[42]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[42]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[42]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[42]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[46]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[46]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[46]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[46]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[46]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[46]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[46]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[46]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[50]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[50]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[50]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[50]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[50]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[50]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[50]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[50]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[54]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[54]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[54]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[54]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[54]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[54]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[54]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[54]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[58]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[58]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[58]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[58]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[58]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[58]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[58]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[58]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[62]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[62]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[62]_i_1_n_7 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_0 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_1 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_2 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_4 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_5 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_6 ;
  wire \could_multi_bursts.addr_buf_reg[6]_i_1_n_7 ;
  wire [6:2]\could_multi_bursts.addr_step ;
  wire \could_multi_bursts.addr_step[2]_i_1__0_n_0 ;
  wire \could_multi_bursts.addr_step[3]_i_1__0_n_0 ;
  wire \could_multi_bursts.addr_step[4]_i_1__0_n_0 ;
  wire \could_multi_bursts.addr_step[5]_i_1__0_n_0 ;
  wire \could_multi_bursts.addr_step[6]_i_1__0_n_0 ;
  wire \could_multi_bursts.burst_valid_i_1_n_0 ;
  wire \could_multi_bursts.first_loop ;
  wire \could_multi_bursts.last_loop ;
  wire \could_multi_bursts.last_loop_i_2__0_n_0 ;
  wire \could_multi_bursts.last_loop_i_3__0_n_0 ;
  wire \could_multi_bursts.last_loop_reg_i_1_n_0 ;
  wire \could_multi_bursts.last_loop_reg_n_0 ;
  wire \could_multi_bursts.loop_cnt[0]_i_1__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[0]_i_2__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[1]_i_1__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[1]_i_2__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[2]_i_1__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[2]_i_2__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[3]_i_1__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[3]_i_2__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[4]_i_1__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[4]_i_2__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_2__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_3__0_n_0 ;
  wire \could_multi_bursts.loop_cnt[5]_i_4__0_n_0 ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[0] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[1] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[2] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[3] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[4] ;
  wire \could_multi_bursts.loop_cnt_reg_n_0_[5] ;
  wire \could_multi_bursts.sect_handling_i_1__0_n_0 ;
  wire \could_multi_bursts.sect_handling_reg_0 ;
  wire [9:0]end_from_4k;
  wire \fifo_depth_gt1_gen.full_n_reg ;
  wire first_sect;
  wire first_sect_reg_n_0;
  wire if_full_n;
  wire if_full_n_0;
  wire [65:0]in;
  wire last_sect_buf;
  wire last_sect_i_10_n_0;
  wire last_sect_i_11_n_0;
  wire last_sect_i_12__0_n_0;
  wire last_sect_i_2__0_n_0;
  wire last_sect_i_3__0_n_0;
  wire last_sect_i_4__0_n_0;
  wire last_sect_i_5__0_n_0;
  wire last_sect_i_6__0_n_0;
  wire last_sect_i_7__0_n_0;
  wire last_sect_i_8__0_n_0;
  wire last_sect_i_9_n_0;
  wire last_sect_reg_n_0;
  wire last_sect_tmp;
  wire load_p2;
  wire next_req;
  wire ost_ctrl_info;
  wire ost_resp_ready;
  wire p_16_in;
  wire plusOp_carry__0_n_0;
  wire plusOp_carry__0_n_1;
  wire plusOp_carry__0_n_2;
  wire plusOp_carry__0_n_3;
  wire plusOp_carry__0_n_4;
  wire plusOp_carry__0_n_5;
  wire plusOp_carry__0_n_6;
  wire plusOp_carry__0_n_7;
  wire plusOp_carry__10_n_0;
  wire plusOp_carry__10_n_1;
  wire plusOp_carry__10_n_2;
  wire plusOp_carry__10_n_3;
  wire plusOp_carry__10_n_4;
  wire plusOp_carry__10_n_5;
  wire plusOp_carry__10_n_6;
  wire plusOp_carry__10_n_7;
  wire plusOp_carry__11_n_2;
  wire plusOp_carry__11_n_3;
  wire plusOp_carry__11_n_5;
  wire plusOp_carry__11_n_6;
  wire plusOp_carry__11_n_7;
  wire plusOp_carry__1_n_0;
  wire plusOp_carry__1_n_1;
  wire plusOp_carry__1_n_2;
  wire plusOp_carry__1_n_3;
  wire plusOp_carry__1_n_4;
  wire plusOp_carry__1_n_5;
  wire plusOp_carry__1_n_6;
  wire plusOp_carry__1_n_7;
  wire plusOp_carry__2_n_0;
  wire plusOp_carry__2_n_1;
  wire plusOp_carry__2_n_2;
  wire plusOp_carry__2_n_3;
  wire plusOp_carry__2_n_4;
  wire plusOp_carry__2_n_5;
  wire plusOp_carry__2_n_6;
  wire plusOp_carry__2_n_7;
  wire plusOp_carry__3_n_0;
  wire plusOp_carry__3_n_1;
  wire plusOp_carry__3_n_2;
  wire plusOp_carry__3_n_3;
  wire plusOp_carry__3_n_4;
  wire plusOp_carry__3_n_5;
  wire plusOp_carry__3_n_6;
  wire plusOp_carry__3_n_7;
  wire plusOp_carry__4_n_0;
  wire plusOp_carry__4_n_1;
  wire plusOp_carry__4_n_2;
  wire plusOp_carry__4_n_3;
  wire plusOp_carry__4_n_4;
  wire plusOp_carry__4_n_5;
  wire plusOp_carry__4_n_6;
  wire plusOp_carry__4_n_7;
  wire plusOp_carry__5_n_0;
  wire plusOp_carry__5_n_1;
  wire plusOp_carry__5_n_2;
  wire plusOp_carry__5_n_3;
  wire plusOp_carry__5_n_4;
  wire plusOp_carry__5_n_5;
  wire plusOp_carry__5_n_6;
  wire plusOp_carry__5_n_7;
  wire plusOp_carry__6_n_0;
  wire plusOp_carry__6_n_1;
  wire plusOp_carry__6_n_2;
  wire plusOp_carry__6_n_3;
  wire plusOp_carry__6_n_4;
  wire plusOp_carry__6_n_5;
  wire plusOp_carry__6_n_6;
  wire plusOp_carry__6_n_7;
  wire plusOp_carry__7_n_0;
  wire plusOp_carry__7_n_1;
  wire plusOp_carry__7_n_2;
  wire plusOp_carry__7_n_3;
  wire plusOp_carry__7_n_4;
  wire plusOp_carry__7_n_5;
  wire plusOp_carry__7_n_6;
  wire plusOp_carry__7_n_7;
  wire plusOp_carry__8_n_0;
  wire plusOp_carry__8_n_1;
  wire plusOp_carry__8_n_2;
  wire plusOp_carry__8_n_3;
  wire plusOp_carry__8_n_4;
  wire plusOp_carry__8_n_5;
  wire plusOp_carry__8_n_6;
  wire plusOp_carry__8_n_7;
  wire plusOp_carry__9_n_0;
  wire plusOp_carry__9_n_1;
  wire plusOp_carry__9_n_2;
  wire plusOp_carry__9_n_3;
  wire plusOp_carry__9_n_4;
  wire plusOp_carry__9_n_5;
  wire plusOp_carry__9_n_6;
  wire plusOp_carry__9_n_7;
  wire plusOp_carry_n_0;
  wire plusOp_carry_n_1;
  wire plusOp_carry_n_2;
  wire plusOp_carry_n_3;
  wire plusOp_carry_n_4;
  wire plusOp_carry_n_5;
  wire plusOp_carry_n_6;
  wire plusOp_carry_n_7;
  wire re;
  wire req_handling_reg_n_0;
  wire rs_req_n_10;
  wire rs_req_n_100;
  wire rs_req_n_101;
  wire rs_req_n_102;
  wire rs_req_n_103;
  wire rs_req_n_104;
  wire rs_req_n_105;
  wire rs_req_n_106;
  wire rs_req_n_107;
  wire rs_req_n_108;
  wire rs_req_n_109;
  wire rs_req_n_11;
  wire rs_req_n_110;
  wire rs_req_n_111;
  wire rs_req_n_112;
  wire rs_req_n_113;
  wire rs_req_n_114;
  wire rs_req_n_115;
  wire rs_req_n_116;
  wire rs_req_n_117;
  wire rs_req_n_119;
  wire rs_req_n_12;
  wire rs_req_n_13;
  wire rs_req_n_14;
  wire rs_req_n_143;
  wire rs_req_n_144;
  wire rs_req_n_145;
  wire rs_req_n_146;
  wire rs_req_n_147;
  wire rs_req_n_148;
  wire rs_req_n_149;
  wire rs_req_n_15;
  wire rs_req_n_150;
  wire rs_req_n_151;
  wire rs_req_n_152;
  wire rs_req_n_153;
  wire rs_req_n_154;
  wire rs_req_n_155;
  wire rs_req_n_156;
  wire rs_req_n_157;
  wire rs_req_n_158;
  wire rs_req_n_159;
  wire rs_req_n_16;
  wire rs_req_n_160;
  wire rs_req_n_161;
  wire rs_req_n_162;
  wire rs_req_n_17;
  wire rs_req_n_18;
  wire rs_req_n_19;
  wire rs_req_n_2;
  wire rs_req_n_20;
  wire rs_req_n_21;
  wire rs_req_n_22;
  wire rs_req_n_23;
  wire rs_req_n_24;
  wire rs_req_n_25;
  wire rs_req_n_26;
  wire rs_req_n_27;
  wire rs_req_n_28;
  wire rs_req_n_29;
  wire rs_req_n_3;
  wire rs_req_n_30;
  wire rs_req_n_31;
  wire rs_req_n_32;
  wire rs_req_n_33;
  wire rs_req_n_34;
  wire rs_req_n_35;
  wire rs_req_n_36;
  wire rs_req_n_37;
  wire rs_req_n_38;
  wire rs_req_n_39;
  wire rs_req_n_4;
  wire rs_req_n_40;
  wire rs_req_n_41;
  wire rs_req_n_42;
  wire rs_req_n_43;
  wire rs_req_n_44;
  wire rs_req_n_45;
  wire rs_req_n_46;
  wire rs_req_n_47;
  wire rs_req_n_48;
  wire rs_req_n_49;
  wire rs_req_n_5;
  wire rs_req_n_50;
  wire rs_req_n_51;
  wire rs_req_n_52;
  wire rs_req_n_53;
  wire rs_req_n_54;
  wire rs_req_n_55;
  wire rs_req_n_56;
  wire rs_req_n_57;
  wire rs_req_n_58;
  wire rs_req_n_59;
  wire rs_req_n_6;
  wire rs_req_n_60;
  wire rs_req_n_61;
  wire rs_req_n_62;
  wire rs_req_n_63;
  wire rs_req_n_64;
  wire rs_req_n_65;
  wire rs_req_n_66;
  wire rs_req_n_67;
  wire rs_req_n_68;
  wire rs_req_n_69;
  wire rs_req_n_7;
  wire rs_req_n_70;
  wire rs_req_n_71;
  wire rs_req_n_72;
  wire rs_req_n_73;
  wire rs_req_n_74;
  wire rs_req_n_75;
  wire rs_req_n_76;
  wire rs_req_n_77;
  wire rs_req_n_78;
  wire rs_req_n_79;
  wire rs_req_n_8;
  wire rs_req_n_80;
  wire rs_req_n_81;
  wire rs_req_n_82;
  wire rs_req_n_83;
  wire rs_req_n_84;
  wire rs_req_n_85;
  wire rs_req_n_86;
  wire rs_req_n_87;
  wire rs_req_n_88;
  wire rs_req_n_89;
  wire rs_req_n_9;
  wire rs_req_n_90;
  wire rs_req_n_91;
  wire rs_req_n_92;
  wire rs_req_n_93;
  wire rs_req_n_94;
  wire rs_req_n_95;
  wire rs_req_n_96;
  wire rs_req_n_97;
  wire rs_req_n_98;
  wire rs_req_n_99;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire [63:2]sect_addr;
  wire [63:2]sect_addr_buf;
  wire \sect_addr_buf[11]_i_1__0_n_0 ;
  wire [51:0]sect_cnt;
  wire \sect_len_buf[0]_i_1__0_n_0 ;
  wire \sect_len_buf[1]_i_1__0_n_0 ;
  wire \sect_len_buf[2]_i_1__0_n_0 ;
  wire \sect_len_buf[3]_i_2_n_0 ;
  wire [3:0]\sect_len_buf_reg[3]_0 ;
  wire \sect_len_buf_reg_n_0_[0] ;
  wire \sect_len_buf_reg_n_0_[1] ;
  wire \sect_len_buf_reg_n_0_[2] ;
  wire \sect_len_buf_reg_n_0_[3] ;
  wire [19:0]sect_total;
  wire \sect_total_buf[0]_i_2__0_n_0 ;
  wire \sect_total_buf[0]_i_3__0_n_0 ;
  wire \sect_total_buf[0]_i_4__0_n_0 ;
  wire \sect_total_buf[0]_i_5__0_n_0 ;
  wire \sect_total_buf[12]_i_2__0_n_0 ;
  wire \sect_total_buf[12]_i_3__0_n_0 ;
  wire \sect_total_buf[12]_i_4__0_n_0 ;
  wire \sect_total_buf[12]_i_5__0_n_0 ;
  wire \sect_total_buf[16]_i_2__0_n_0 ;
  wire \sect_total_buf[16]_i_3__0_n_0 ;
  wire \sect_total_buf[16]_i_4__0_n_0 ;
  wire \sect_total_buf[16]_i_5__0_n_0 ;
  wire \sect_total_buf[4]_i_2__0_n_0 ;
  wire \sect_total_buf[4]_i_3__0_n_0 ;
  wire \sect_total_buf[4]_i_4__0_n_0 ;
  wire \sect_total_buf[4]_i_5__0_n_0 ;
  wire \sect_total_buf[8]_i_2__0_n_0 ;
  wire \sect_total_buf[8]_i_3__0_n_0 ;
  wire \sect_total_buf[8]_i_4__0_n_0 ;
  wire \sect_total_buf[8]_i_5__0_n_0 ;
  wire [19:0]sect_total_buf_reg;
  wire \sect_total_buf_reg[0]_i_1__0_n_0 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_1 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_2 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_3 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_4 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_5 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_6 ;
  wire \sect_total_buf_reg[0]_i_1__0_n_7 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_0 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_1 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_2 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_3 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_4 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_5 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_6 ;
  wire \sect_total_buf_reg[12]_i_1__0_n_7 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_1 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_2 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_3 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_4 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_5 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_6 ;
  wire \sect_total_buf_reg[16]_i_1__0_n_7 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_0 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_1 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_2 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_3 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_4 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_5 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_6 ;
  wire \sect_total_buf_reg[4]_i_1__0_n_7 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_0 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_1 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_2 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_3 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_4 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_5 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_6 ;
  wire \sect_total_buf_reg[8]_i_1__0_n_7 ;
  wire \start_addr_reg_n_0_[10] ;
  wire \start_addr_reg_n_0_[11] ;
  wire \start_addr_reg_n_0_[12] ;
  wire \start_addr_reg_n_0_[13] ;
  wire \start_addr_reg_n_0_[14] ;
  wire \start_addr_reg_n_0_[15] ;
  wire \start_addr_reg_n_0_[16] ;
  wire \start_addr_reg_n_0_[17] ;
  wire \start_addr_reg_n_0_[18] ;
  wire \start_addr_reg_n_0_[19] ;
  wire \start_addr_reg_n_0_[20] ;
  wire \start_addr_reg_n_0_[21] ;
  wire \start_addr_reg_n_0_[22] ;
  wire \start_addr_reg_n_0_[23] ;
  wire \start_addr_reg_n_0_[24] ;
  wire \start_addr_reg_n_0_[25] ;
  wire \start_addr_reg_n_0_[26] ;
  wire \start_addr_reg_n_0_[27] ;
  wire \start_addr_reg_n_0_[28] ;
  wire \start_addr_reg_n_0_[29] ;
  wire \start_addr_reg_n_0_[2] ;
  wire \start_addr_reg_n_0_[30] ;
  wire \start_addr_reg_n_0_[31] ;
  wire \start_addr_reg_n_0_[32] ;
  wire \start_addr_reg_n_0_[33] ;
  wire \start_addr_reg_n_0_[34] ;
  wire \start_addr_reg_n_0_[35] ;
  wire \start_addr_reg_n_0_[36] ;
  wire \start_addr_reg_n_0_[37] ;
  wire \start_addr_reg_n_0_[38] ;
  wire \start_addr_reg_n_0_[39] ;
  wire \start_addr_reg_n_0_[3] ;
  wire \start_addr_reg_n_0_[40] ;
  wire \start_addr_reg_n_0_[41] ;
  wire \start_addr_reg_n_0_[42] ;
  wire \start_addr_reg_n_0_[43] ;
  wire \start_addr_reg_n_0_[44] ;
  wire \start_addr_reg_n_0_[45] ;
  wire \start_addr_reg_n_0_[46] ;
  wire \start_addr_reg_n_0_[47] ;
  wire \start_addr_reg_n_0_[48] ;
  wire \start_addr_reg_n_0_[49] ;
  wire \start_addr_reg_n_0_[4] ;
  wire \start_addr_reg_n_0_[50] ;
  wire \start_addr_reg_n_0_[51] ;
  wire \start_addr_reg_n_0_[52] ;
  wire \start_addr_reg_n_0_[53] ;
  wire \start_addr_reg_n_0_[54] ;
  wire \start_addr_reg_n_0_[55] ;
  wire \start_addr_reg_n_0_[56] ;
  wire \start_addr_reg_n_0_[57] ;
  wire \start_addr_reg_n_0_[58] ;
  wire \start_addr_reg_n_0_[59] ;
  wire \start_addr_reg_n_0_[5] ;
  wire \start_addr_reg_n_0_[60] ;
  wire \start_addr_reg_n_0_[61] ;
  wire \start_addr_reg_n_0_[62] ;
  wire \start_addr_reg_n_0_[63] ;
  wire \start_addr_reg_n_0_[6] ;
  wire \start_addr_reg_n_0_[7] ;
  wire \start_addr_reg_n_0_[8] ;
  wire \start_addr_reg_n_0_[9] ;
  wire [9:0]start_to_4k;
  wire [9:0]start_to_4k0;
  wire we;
  wire [3:1]\NLW_could_multi_bursts.addr_buf_reg[62]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_could_multi_bursts.addr_buf_reg[62]_i_1_O_UNCONNECTED ;
  wire [3:2]NLW_plusOp_carry__11_CO_UNCONNECTED;
  wire [3:3]NLW_plusOp_carry__11_O_UNCONNECTED;
  wire [3:3]\NLW_sect_total_buf_reg[16]_i_1__0_CO_UNCONNECTED ;

  FDRE \beat_len_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_162),
        .Q(beat_len[0]),
        .R(SR));
  FDRE \beat_len_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_161),
        .Q(beat_len[1]),
        .R(SR));
  FDRE \beat_len_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_160),
        .Q(beat_len[2]),
        .R(SR));
  FDRE \beat_len_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_159),
        .Q(beat_len[3]),
        .R(SR));
  FDRE \beat_len_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_158),
        .Q(beat_len[4]),
        .R(SR));
  FDRE \beat_len_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_157),
        .Q(beat_len[5]),
        .R(SR));
  FDRE \beat_len_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_156),
        .Q(beat_len[6]),
        .R(SR));
  FDRE \beat_len_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_155),
        .Q(beat_len[7]),
        .R(SR));
  FDRE \beat_len_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_154),
        .Q(beat_len[8]),
        .R(SR));
  FDRE \beat_len_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_153),
        .Q(beat_len[9]),
        .R(SR));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[10]_i_2 
       (.I0(sect_addr_buf[13]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[11]),
        .O(\could_multi_bursts.addr_buf[10]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[10]_i_3 
       (.I0(sect_addr_buf[12]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[10]),
        .O(\could_multi_bursts.addr_buf[10]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[10]_i_4 
       (.I0(sect_addr_buf[11]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[9]),
        .O(\could_multi_bursts.addr_buf[10]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[10]_i_5 
       (.I0(sect_addr_buf[10]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[8]),
        .O(\could_multi_bursts.addr_buf[10]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[14]_i_2 
       (.I0(sect_addr_buf[17]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[15]),
        .O(\could_multi_bursts.addr_buf[14]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[14]_i_3 
       (.I0(sect_addr_buf[16]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[14]),
        .O(\could_multi_bursts.addr_buf[14]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[14]_i_4 
       (.I0(sect_addr_buf[15]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[13]),
        .O(\could_multi_bursts.addr_buf[14]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[14]_i_5 
       (.I0(sect_addr_buf[14]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[12]),
        .O(\could_multi_bursts.addr_buf[14]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[18]_i_2 
       (.I0(sect_addr_buf[21]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[19]),
        .O(\could_multi_bursts.addr_buf[18]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[18]_i_3 
       (.I0(sect_addr_buf[20]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[18]),
        .O(\could_multi_bursts.addr_buf[18]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[18]_i_4 
       (.I0(sect_addr_buf[19]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[17]),
        .O(\could_multi_bursts.addr_buf[18]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[18]_i_5 
       (.I0(sect_addr_buf[18]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[16]),
        .O(\could_multi_bursts.addr_buf[18]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[22]_i_2 
       (.I0(sect_addr_buf[25]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[23]),
        .O(\could_multi_bursts.addr_buf[22]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[22]_i_3 
       (.I0(sect_addr_buf[24]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[22]),
        .O(\could_multi_bursts.addr_buf[22]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[22]_i_4 
       (.I0(sect_addr_buf[23]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[21]),
        .O(\could_multi_bursts.addr_buf[22]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[22]_i_5 
       (.I0(sect_addr_buf[22]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[20]),
        .O(\could_multi_bursts.addr_buf[22]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[26]_i_2 
       (.I0(sect_addr_buf[29]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[27]),
        .O(\could_multi_bursts.addr_buf[26]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[26]_i_3 
       (.I0(sect_addr_buf[28]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[26]),
        .O(\could_multi_bursts.addr_buf[26]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[26]_i_4 
       (.I0(sect_addr_buf[27]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[25]),
        .O(\could_multi_bursts.addr_buf[26]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[26]_i_5 
       (.I0(sect_addr_buf[26]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[24]),
        .O(\could_multi_bursts.addr_buf[26]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[2]_i_2 
       (.I0(\could_multi_bursts.addr_step [5]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[2]_i_3 
       (.I0(\could_multi_bursts.addr_step [4]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[2]_i_4 
       (.I0(\could_multi_bursts.addr_step [3]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[2]_i_5 
       (.I0(\could_multi_bursts.addr_step [2]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[2]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[2]_i_6 
       (.I0(\could_multi_bursts.addr_step [5]),
        .I1(in[3]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[5]),
        .O(\could_multi_bursts.addr_buf[2]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[2]_i_7 
       (.I0(\could_multi_bursts.addr_step [4]),
        .I1(in[2]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[4]),
        .O(\could_multi_bursts.addr_buf[2]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[2]_i_8 
       (.I0(\could_multi_bursts.addr_step [3]),
        .I1(in[1]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[3]),
        .O(\could_multi_bursts.addr_buf[2]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[2]_i_9 
       (.I0(\could_multi_bursts.addr_step [2]),
        .I1(in[0]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[2]),
        .O(\could_multi_bursts.addr_buf[2]_i_9_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[30]_i_2 
       (.I0(sect_addr_buf[33]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[31]),
        .O(\could_multi_bursts.addr_buf[30]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[30]_i_3 
       (.I0(sect_addr_buf[32]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[30]),
        .O(\could_multi_bursts.addr_buf[30]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[30]_i_4 
       (.I0(sect_addr_buf[31]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[29]),
        .O(\could_multi_bursts.addr_buf[30]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[30]_i_5 
       (.I0(sect_addr_buf[30]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[28]),
        .O(\could_multi_bursts.addr_buf[30]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[34]_i_2 
       (.I0(sect_addr_buf[37]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[35]),
        .O(\could_multi_bursts.addr_buf[34]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[34]_i_3 
       (.I0(sect_addr_buf[36]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[34]),
        .O(\could_multi_bursts.addr_buf[34]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[34]_i_4 
       (.I0(sect_addr_buf[35]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[33]),
        .O(\could_multi_bursts.addr_buf[34]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[34]_i_5 
       (.I0(sect_addr_buf[34]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[32]),
        .O(\could_multi_bursts.addr_buf[34]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[38]_i_2 
       (.I0(sect_addr_buf[41]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[39]),
        .O(\could_multi_bursts.addr_buf[38]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[38]_i_3 
       (.I0(sect_addr_buf[40]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[38]),
        .O(\could_multi_bursts.addr_buf[38]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[38]_i_4 
       (.I0(sect_addr_buf[39]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[37]),
        .O(\could_multi_bursts.addr_buf[38]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[38]_i_5 
       (.I0(sect_addr_buf[38]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[36]),
        .O(\could_multi_bursts.addr_buf[38]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[42]_i_2 
       (.I0(sect_addr_buf[45]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[43]),
        .O(\could_multi_bursts.addr_buf[42]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[42]_i_3 
       (.I0(sect_addr_buf[44]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[42]),
        .O(\could_multi_bursts.addr_buf[42]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[42]_i_4 
       (.I0(sect_addr_buf[43]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[41]),
        .O(\could_multi_bursts.addr_buf[42]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[42]_i_5 
       (.I0(sect_addr_buf[42]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[40]),
        .O(\could_multi_bursts.addr_buf[42]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[46]_i_2 
       (.I0(sect_addr_buf[49]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[47]),
        .O(\could_multi_bursts.addr_buf[46]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[46]_i_3 
       (.I0(sect_addr_buf[48]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[46]),
        .O(\could_multi_bursts.addr_buf[46]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[46]_i_4 
       (.I0(sect_addr_buf[47]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[45]),
        .O(\could_multi_bursts.addr_buf[46]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[46]_i_5 
       (.I0(sect_addr_buf[46]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[44]),
        .O(\could_multi_bursts.addr_buf[46]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[50]_i_2 
       (.I0(sect_addr_buf[53]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[51]),
        .O(\could_multi_bursts.addr_buf[50]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[50]_i_3 
       (.I0(sect_addr_buf[52]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[50]),
        .O(\could_multi_bursts.addr_buf[50]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[50]_i_4 
       (.I0(sect_addr_buf[51]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[49]),
        .O(\could_multi_bursts.addr_buf[50]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[50]_i_5 
       (.I0(sect_addr_buf[50]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[48]),
        .O(\could_multi_bursts.addr_buf[50]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[54]_i_2 
       (.I0(sect_addr_buf[57]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[55]),
        .O(\could_multi_bursts.addr_buf[54]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[54]_i_3 
       (.I0(sect_addr_buf[56]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[54]),
        .O(\could_multi_bursts.addr_buf[54]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[54]_i_4 
       (.I0(sect_addr_buf[55]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[53]),
        .O(\could_multi_bursts.addr_buf[54]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[54]_i_5 
       (.I0(sect_addr_buf[54]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[52]),
        .O(\could_multi_bursts.addr_buf[54]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[58]_i_2 
       (.I0(sect_addr_buf[61]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[59]),
        .O(\could_multi_bursts.addr_buf[58]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[58]_i_3 
       (.I0(sect_addr_buf[60]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[58]),
        .O(\could_multi_bursts.addr_buf[58]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[58]_i_4 
       (.I0(sect_addr_buf[59]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[57]),
        .O(\could_multi_bursts.addr_buf[58]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[58]_i_5 
       (.I0(sect_addr_buf[58]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[56]),
        .O(\could_multi_bursts.addr_buf[58]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[62]_i_2 
       (.I0(sect_addr_buf[63]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[61]),
        .O(\could_multi_bursts.addr_buf[62]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[62]_i_3 
       (.I0(sect_addr_buf[62]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[60]),
        .O(\could_multi_bursts.addr_buf[62]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_buf[6]_i_2 
       (.I0(\could_multi_bursts.addr_step [6]),
        .I1(\could_multi_bursts.first_loop ),
        .O(\could_multi_bursts.addr_buf[6]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[6]_i_3 
       (.I0(sect_addr_buf[9]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[7]),
        .O(\could_multi_bursts.addr_buf[6]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[6]_i_4 
       (.I0(sect_addr_buf[8]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[6]),
        .O(\could_multi_bursts.addr_buf[6]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \could_multi_bursts.addr_buf[6]_i_5 
       (.I0(sect_addr_buf[7]),
        .I1(\could_multi_bursts.first_loop ),
        .I2(in[5]),
        .O(\could_multi_bursts.addr_buf[6]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hF606)) 
    \could_multi_bursts.addr_buf[6]_i_6 
       (.I0(\could_multi_bursts.addr_step [6]),
        .I1(in[4]),
        .I2(\could_multi_bursts.first_loop ),
        .I3(sect_addr_buf[6]),
        .O(\could_multi_bursts.addr_buf[6]_i_6_n_0 ));
  FDRE \could_multi_bursts.addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(we),
        .D(\could_multi_bursts.addr_buf_reg[10]_i_1_n_7 ),
        .Q(in[8]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[10]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[6]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[10]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[10]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[10]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[10]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[10]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[10]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[10]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[10]_i_2_n_0 ,\could_multi_bursts.addr_buf[10]_i_3_n_0 ,\could_multi_bursts.addr_buf[10]_i_4_n_0 ,\could_multi_bursts.addr_buf[10]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(we),
        .D(\could_multi_bursts.addr_buf_reg[10]_i_1_n_6 ),
        .Q(in[9]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(we),
        .D(\could_multi_bursts.addr_buf_reg[10]_i_1_n_5 ),
        .Q(in[10]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(we),
        .D(\could_multi_bursts.addr_buf_reg[10]_i_1_n_4 ),
        .Q(in[11]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(we),
        .D(\could_multi_bursts.addr_buf_reg[14]_i_1_n_7 ),
        .Q(in[12]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[14]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[10]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[14]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[14]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[14]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[14]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[14]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[14]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[14]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[14]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[14]_i_2_n_0 ,\could_multi_bursts.addr_buf[14]_i_3_n_0 ,\could_multi_bursts.addr_buf[14]_i_4_n_0 ,\could_multi_bursts.addr_buf[14]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(we),
        .D(\could_multi_bursts.addr_buf_reg[14]_i_1_n_6 ),
        .Q(in[13]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(we),
        .D(\could_multi_bursts.addr_buf_reg[14]_i_1_n_5 ),
        .Q(in[14]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(we),
        .D(\could_multi_bursts.addr_buf_reg[14]_i_1_n_4 ),
        .Q(in[15]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(we),
        .D(\could_multi_bursts.addr_buf_reg[18]_i_1_n_7 ),
        .Q(in[16]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[18]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[14]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[18]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[18]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[18]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[18]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[18]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[18]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[18]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[18]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[18]_i_2_n_0 ,\could_multi_bursts.addr_buf[18]_i_3_n_0 ,\could_multi_bursts.addr_buf[18]_i_4_n_0 ,\could_multi_bursts.addr_buf[18]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(we),
        .D(\could_multi_bursts.addr_buf_reg[18]_i_1_n_6 ),
        .Q(in[17]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(we),
        .D(\could_multi_bursts.addr_buf_reg[18]_i_1_n_5 ),
        .Q(in[18]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(we),
        .D(\could_multi_bursts.addr_buf_reg[18]_i_1_n_4 ),
        .Q(in[19]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(we),
        .D(\could_multi_bursts.addr_buf_reg[22]_i_1_n_7 ),
        .Q(in[20]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[22]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[18]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[22]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[22]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[22]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[22]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[22]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[22]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[22]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[22]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[22]_i_2_n_0 ,\could_multi_bursts.addr_buf[22]_i_3_n_0 ,\could_multi_bursts.addr_buf[22]_i_4_n_0 ,\could_multi_bursts.addr_buf[22]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(we),
        .D(\could_multi_bursts.addr_buf_reg[22]_i_1_n_6 ),
        .Q(in[21]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(we),
        .D(\could_multi_bursts.addr_buf_reg[22]_i_1_n_5 ),
        .Q(in[22]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(we),
        .D(\could_multi_bursts.addr_buf_reg[22]_i_1_n_4 ),
        .Q(in[23]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(we),
        .D(\could_multi_bursts.addr_buf_reg[26]_i_1_n_7 ),
        .Q(in[24]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[26]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[22]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[26]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[26]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[26]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[26]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[26]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[26]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[26]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[26]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[26]_i_2_n_0 ,\could_multi_bursts.addr_buf[26]_i_3_n_0 ,\could_multi_bursts.addr_buf[26]_i_4_n_0 ,\could_multi_bursts.addr_buf[26]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(we),
        .D(\could_multi_bursts.addr_buf_reg[26]_i_1_n_6 ),
        .Q(in[25]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(we),
        .D(\could_multi_bursts.addr_buf_reg[26]_i_1_n_5 ),
        .Q(in[26]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(we),
        .D(\could_multi_bursts.addr_buf_reg[26]_i_1_n_4 ),
        .Q(in[27]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(we),
        .D(\could_multi_bursts.addr_buf_reg[2]_i_1_n_7 ),
        .Q(in[0]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[2]_i_1 
       (.CI(1'b0),
        .CO({\could_multi_bursts.addr_buf_reg[2]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[2]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[2]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[2]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\could_multi_bursts.addr_buf[2]_i_2_n_0 ,\could_multi_bursts.addr_buf[2]_i_3_n_0 ,\could_multi_bursts.addr_buf[2]_i_4_n_0 ,\could_multi_bursts.addr_buf[2]_i_5_n_0 }),
        .O({\could_multi_bursts.addr_buf_reg[2]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[2]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[2]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[2]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[2]_i_6_n_0 ,\could_multi_bursts.addr_buf[2]_i_7_n_0 ,\could_multi_bursts.addr_buf[2]_i_8_n_0 ,\could_multi_bursts.addr_buf[2]_i_9_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(we),
        .D(\could_multi_bursts.addr_buf_reg[30]_i_1_n_7 ),
        .Q(in[28]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[30]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[26]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[30]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[30]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[30]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[30]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[30]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[30]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[30]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[30]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[30]_i_2_n_0 ,\could_multi_bursts.addr_buf[30]_i_3_n_0 ,\could_multi_bursts.addr_buf[30]_i_4_n_0 ,\could_multi_bursts.addr_buf[30]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(we),
        .D(\could_multi_bursts.addr_buf_reg[30]_i_1_n_6 ),
        .Q(in[29]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(we),
        .D(\could_multi_bursts.addr_buf_reg[30]_i_1_n_5 ),
        .Q(in[30]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(we),
        .D(\could_multi_bursts.addr_buf_reg[30]_i_1_n_4 ),
        .Q(in[31]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(we),
        .D(\could_multi_bursts.addr_buf_reg[34]_i_1_n_7 ),
        .Q(in[32]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[34]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[30]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[34]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[34]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[34]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[34]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[34]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[34]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[34]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[34]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[34]_i_2_n_0 ,\could_multi_bursts.addr_buf[34]_i_3_n_0 ,\could_multi_bursts.addr_buf[34]_i_4_n_0 ,\could_multi_bursts.addr_buf[34]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(we),
        .D(\could_multi_bursts.addr_buf_reg[34]_i_1_n_6 ),
        .Q(in[33]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(we),
        .D(\could_multi_bursts.addr_buf_reg[34]_i_1_n_5 ),
        .Q(in[34]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(we),
        .D(\could_multi_bursts.addr_buf_reg[34]_i_1_n_4 ),
        .Q(in[35]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(we),
        .D(\could_multi_bursts.addr_buf_reg[38]_i_1_n_7 ),
        .Q(in[36]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[38]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[34]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[38]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[38]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[38]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[38]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[38]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[38]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[38]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[38]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[38]_i_2_n_0 ,\could_multi_bursts.addr_buf[38]_i_3_n_0 ,\could_multi_bursts.addr_buf[38]_i_4_n_0 ,\could_multi_bursts.addr_buf[38]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(we),
        .D(\could_multi_bursts.addr_buf_reg[38]_i_1_n_6 ),
        .Q(in[37]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(we),
        .D(\could_multi_bursts.addr_buf_reg[2]_i_1_n_6 ),
        .Q(in[1]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(we),
        .D(\could_multi_bursts.addr_buf_reg[38]_i_1_n_5 ),
        .Q(in[38]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(we),
        .D(\could_multi_bursts.addr_buf_reg[38]_i_1_n_4 ),
        .Q(in[39]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(we),
        .D(\could_multi_bursts.addr_buf_reg[42]_i_1_n_7 ),
        .Q(in[40]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[42]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[38]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[42]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[42]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[42]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[42]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[42]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[42]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[42]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[42]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[42]_i_2_n_0 ,\could_multi_bursts.addr_buf[42]_i_3_n_0 ,\could_multi_bursts.addr_buf[42]_i_4_n_0 ,\could_multi_bursts.addr_buf[42]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(we),
        .D(\could_multi_bursts.addr_buf_reg[42]_i_1_n_6 ),
        .Q(in[41]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(we),
        .D(\could_multi_bursts.addr_buf_reg[42]_i_1_n_5 ),
        .Q(in[42]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(we),
        .D(\could_multi_bursts.addr_buf_reg[42]_i_1_n_4 ),
        .Q(in[43]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(we),
        .D(\could_multi_bursts.addr_buf_reg[46]_i_1_n_7 ),
        .Q(in[44]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[46]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[42]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[46]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[46]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[46]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[46]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[46]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[46]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[46]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[46]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[46]_i_2_n_0 ,\could_multi_bursts.addr_buf[46]_i_3_n_0 ,\could_multi_bursts.addr_buf[46]_i_4_n_0 ,\could_multi_bursts.addr_buf[46]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(we),
        .D(\could_multi_bursts.addr_buf_reg[46]_i_1_n_6 ),
        .Q(in[45]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(we),
        .D(\could_multi_bursts.addr_buf_reg[46]_i_1_n_5 ),
        .Q(in[46]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(we),
        .D(\could_multi_bursts.addr_buf_reg[46]_i_1_n_4 ),
        .Q(in[47]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(we),
        .D(\could_multi_bursts.addr_buf_reg[2]_i_1_n_5 ),
        .Q(in[2]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(we),
        .D(\could_multi_bursts.addr_buf_reg[50]_i_1_n_7 ),
        .Q(in[48]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[50]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[46]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[50]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[50]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[50]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[50]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[50]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[50]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[50]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[50]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[50]_i_2_n_0 ,\could_multi_bursts.addr_buf[50]_i_3_n_0 ,\could_multi_bursts.addr_buf[50]_i_4_n_0 ,\could_multi_bursts.addr_buf[50]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(we),
        .D(\could_multi_bursts.addr_buf_reg[50]_i_1_n_6 ),
        .Q(in[49]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(we),
        .D(\could_multi_bursts.addr_buf_reg[50]_i_1_n_5 ),
        .Q(in[50]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(we),
        .D(\could_multi_bursts.addr_buf_reg[50]_i_1_n_4 ),
        .Q(in[51]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(we),
        .D(\could_multi_bursts.addr_buf_reg[54]_i_1_n_7 ),
        .Q(in[52]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[54]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[50]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[54]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[54]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[54]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[54]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[54]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[54]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[54]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[54]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[54]_i_2_n_0 ,\could_multi_bursts.addr_buf[54]_i_3_n_0 ,\could_multi_bursts.addr_buf[54]_i_4_n_0 ,\could_multi_bursts.addr_buf[54]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(we),
        .D(\could_multi_bursts.addr_buf_reg[54]_i_1_n_6 ),
        .Q(in[53]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(we),
        .D(\could_multi_bursts.addr_buf_reg[54]_i_1_n_5 ),
        .Q(in[54]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(we),
        .D(\could_multi_bursts.addr_buf_reg[54]_i_1_n_4 ),
        .Q(in[55]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(we),
        .D(\could_multi_bursts.addr_buf_reg[58]_i_1_n_7 ),
        .Q(in[56]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[58]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[54]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[58]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[58]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[58]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[58]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\could_multi_bursts.addr_buf_reg[58]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[58]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[58]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[58]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[58]_i_2_n_0 ,\could_multi_bursts.addr_buf[58]_i_3_n_0 ,\could_multi_bursts.addr_buf[58]_i_4_n_0 ,\could_multi_bursts.addr_buf[58]_i_5_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(we),
        .D(\could_multi_bursts.addr_buf_reg[58]_i_1_n_6 ),
        .Q(in[57]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(we),
        .D(\could_multi_bursts.addr_buf_reg[2]_i_1_n_4 ),
        .Q(in[3]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(we),
        .D(\could_multi_bursts.addr_buf_reg[58]_i_1_n_5 ),
        .Q(in[58]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(we),
        .D(\could_multi_bursts.addr_buf_reg[58]_i_1_n_4 ),
        .Q(in[59]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(we),
        .D(\could_multi_bursts.addr_buf_reg[62]_i_1_n_7 ),
        .Q(in[60]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[62]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[58]_i_1_n_0 ),
        .CO({\NLW_could_multi_bursts.addr_buf_reg[62]_i_1_CO_UNCONNECTED [3:1],\could_multi_bursts.addr_buf_reg[62]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_could_multi_bursts.addr_buf_reg[62]_i_1_O_UNCONNECTED [3:2],\could_multi_bursts.addr_buf_reg[62]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[62]_i_1_n_7 }),
        .S({1'b0,1'b0,\could_multi_bursts.addr_buf[62]_i_2_n_0 ,\could_multi_bursts.addr_buf[62]_i_3_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(we),
        .D(\could_multi_bursts.addr_buf_reg[62]_i_1_n_6 ),
        .Q(in[61]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(we),
        .D(\could_multi_bursts.addr_buf_reg[6]_i_1_n_7 ),
        .Q(in[4]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \could_multi_bursts.addr_buf_reg[6]_i_1 
       (.CI(\could_multi_bursts.addr_buf_reg[2]_i_1_n_0 ),
        .CO({\could_multi_bursts.addr_buf_reg[6]_i_1_n_0 ,\could_multi_bursts.addr_buf_reg[6]_i_1_n_1 ,\could_multi_bursts.addr_buf_reg[6]_i_1_n_2 ,\could_multi_bursts.addr_buf_reg[6]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\could_multi_bursts.addr_buf[6]_i_2_n_0 }),
        .O({\could_multi_bursts.addr_buf_reg[6]_i_1_n_4 ,\could_multi_bursts.addr_buf_reg[6]_i_1_n_5 ,\could_multi_bursts.addr_buf_reg[6]_i_1_n_6 ,\could_multi_bursts.addr_buf_reg[6]_i_1_n_7 }),
        .S({\could_multi_bursts.addr_buf[6]_i_3_n_0 ,\could_multi_bursts.addr_buf[6]_i_4_n_0 ,\could_multi_bursts.addr_buf[6]_i_5_n_0 ,\could_multi_bursts.addr_buf[6]_i_6_n_0 }));
  FDRE \could_multi_bursts.addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(we),
        .D(\could_multi_bursts.addr_buf_reg[6]_i_1_n_6 ),
        .Q(in[5]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(we),
        .D(\could_multi_bursts.addr_buf_reg[6]_i_1_n_5 ),
        .Q(in[6]),
        .R(SR));
  FDRE \could_multi_bursts.addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(we),
        .D(\could_multi_bursts.addr_buf_reg[6]_i_1_n_4 ),
        .Q(in[7]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \could_multi_bursts.addr_step[2]_i_1__0 
       (.I0(\could_multi_bursts.last_loop_reg_n_0 ),
        .I1(\sect_len_buf_reg_n_0_[0] ),
        .O(\could_multi_bursts.addr_step[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'h60)) 
    \could_multi_bursts.addr_step[3]_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\sect_len_buf_reg_n_0_[1] ),
        .I2(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\could_multi_bursts.addr_step[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'h4888)) 
    \could_multi_bursts.addr_step[4]_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[2] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .I2(\sect_len_buf_reg_n_0_[1] ),
        .I3(\sect_len_buf_reg_n_0_[0] ),
        .O(\could_multi_bursts.addr_step[4]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'h48888888)) 
    \could_multi_bursts.addr_step[5]_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .I2(\sect_len_buf_reg_n_0_[2] ),
        .I3(\sect_len_buf_reg_n_0_[0] ),
        .I4(\sect_len_buf_reg_n_0_[1] ),
        .O(\could_multi_bursts.addr_step[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT5 #(
    .INIT(32'hB3333333)) 
    \could_multi_bursts.addr_step[6]_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .I2(\sect_len_buf_reg_n_0_[2] ),
        .I3(\sect_len_buf_reg_n_0_[0] ),
        .I4(\sect_len_buf_reg_n_0_[1] ),
        .O(\could_multi_bursts.addr_step[6]_i_1__0_n_0 ));
  FDRE \could_multi_bursts.addr_step_reg[2] 
       (.C(ap_clk),
        .CE(we),
        .D(\could_multi_bursts.addr_step[2]_i_1__0_n_0 ),
        .Q(\could_multi_bursts.addr_step [2]),
        .R(SR));
  FDRE \could_multi_bursts.addr_step_reg[3] 
       (.C(ap_clk),
        .CE(we),
        .D(\could_multi_bursts.addr_step[3]_i_1__0_n_0 ),
        .Q(\could_multi_bursts.addr_step [3]),
        .R(SR));
  FDRE \could_multi_bursts.addr_step_reg[4] 
       (.C(ap_clk),
        .CE(we),
        .D(\could_multi_bursts.addr_step[4]_i_1__0_n_0 ),
        .Q(\could_multi_bursts.addr_step [4]),
        .R(SR));
  FDRE \could_multi_bursts.addr_step_reg[5] 
       (.C(ap_clk),
        .CE(we),
        .D(\could_multi_bursts.addr_step[5]_i_1__0_n_0 ),
        .Q(\could_multi_bursts.addr_step [5]),
        .R(SR));
  FDRE \could_multi_bursts.addr_step_reg[6] 
       (.C(ap_clk),
        .CE(we),
        .D(\could_multi_bursts.addr_step[6]_i_1__0_n_0 ),
        .Q(\could_multi_bursts.addr_step [6]),
        .R(SR));
  LUT5 #(
    .INIT(32'h80FF8080)) 
    \could_multi_bursts.burst_valid_i_1 
       (.I0(ost_resp_ready),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(if_full_n_0),
        .I3(AWREADY_Dummy_1),
        .I4(AWVALID_Dummy),
        .O(\could_multi_bursts.burst_valid_i_1_n_0 ));
  FDRE \could_multi_bursts.burst_valid_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.burst_valid_i_1_n_0 ),
        .Q(AWVALID_Dummy),
        .R(SR));
  FDRE \could_multi_bursts.first_loop_reg 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(p_16_in),
        .Q(\could_multi_bursts.first_loop ),
        .R(SR));
  LUT6 #(
    .INIT(64'h0000000000000004)) 
    \could_multi_bursts.last_loop_i_2__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .I4(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .I5(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .O(\could_multi_bursts.last_loop_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \could_multi_bursts.last_loop_i_3__0 
       (.I0(\could_multi_bursts.loop_cnt[2]_i_2__0_n_0 ),
        .I1(\could_multi_bursts.loop_cnt[1]_i_2__0_n_0 ),
        .I2(\could_multi_bursts.loop_cnt[0]_i_2__0_n_0 ),
        .I3(\could_multi_bursts.loop_cnt[5]_i_3__0_n_0 ),
        .I4(\could_multi_bursts.loop_cnt[3]_i_2__0_n_0 ),
        .I5(\could_multi_bursts.loop_cnt[4]_i_2__0_n_0 ),
        .O(\could_multi_bursts.last_loop_i_3__0_n_0 ));
  FDRE \could_multi_bursts.last_loop_reg 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.last_loop_reg_i_1_n_0 ),
        .Q(\could_multi_bursts.last_loop_reg_n_0 ),
        .R(SR));
  MUXF7 \could_multi_bursts.last_loop_reg_i_1 
       (.I0(\could_multi_bursts.last_loop_i_2__0_n_0 ),
        .I1(\could_multi_bursts.last_loop_i_3__0_n_0 ),
        .O(\could_multi_bursts.last_loop_reg_i_1_n_0 ),
        .S(p_16_in));
  FDRE \could_multi_bursts.len_buf_reg[0] 
       (.C(ap_clk),
        .CE(we),
        .D(\sect_len_buf_reg[3]_0 [0]),
        .Q(in[62]),
        .R(SR));
  FDRE \could_multi_bursts.len_buf_reg[1] 
       (.C(ap_clk),
        .CE(we),
        .D(\sect_len_buf_reg[3]_0 [1]),
        .Q(in[63]),
        .R(SR));
  FDRE \could_multi_bursts.len_buf_reg[2] 
       (.C(ap_clk),
        .CE(we),
        .D(\sect_len_buf_reg[3]_0 [2]),
        .Q(in[64]),
        .R(SR));
  FDRE \could_multi_bursts.len_buf_reg[3] 
       (.C(ap_clk),
        .CE(we),
        .D(\sect_len_buf_reg[3]_0 [3]),
        .Q(in[65]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \could_multi_bursts.loop_cnt[0]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt[0]_i_2__0_n_0 ),
        .I1(p_16_in),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .O(\could_multi_bursts.loop_cnt[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \could_multi_bursts.loop_cnt[0]_i_2__0 
       (.I0(beat_len[4]),
        .I1(rs_req_n_117),
        .I2(end_from_4k[4]),
        .I3(last_sect_reg_n_0),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[4]),
        .O(\could_multi_bursts.loop_cnt[0]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'hB88B)) 
    \could_multi_bursts.loop_cnt[1]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt[1]_i_2__0_n_0 ),
        .I1(p_16_in),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .O(\could_multi_bursts.loop_cnt[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \could_multi_bursts.loop_cnt[1]_i_2__0 
       (.I0(beat_len[5]),
        .I1(rs_req_n_117),
        .I2(end_from_4k[5]),
        .I3(last_sect_reg_n_0),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[5]),
        .O(\could_multi_bursts.loop_cnt[1]_i_2__0_n_0 ));
  LUT5 #(
    .INIT(32'hB8B8B88B)) 
    \could_multi_bursts.loop_cnt[2]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt[2]_i_2__0_n_0 ),
        .I1(p_16_in),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I4(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .O(\could_multi_bursts.loop_cnt[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \could_multi_bursts.loop_cnt[2]_i_2__0 
       (.I0(beat_len[6]),
        .I1(rs_req_n_117),
        .I2(end_from_4k[6]),
        .I3(last_sect_reg_n_0),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[6]),
        .O(\could_multi_bursts.loop_cnt[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hB8B8B8B8B8B8B88B)) 
    \could_multi_bursts.loop_cnt[3]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt[3]_i_2__0_n_0 ),
        .I1(p_16_in),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I4(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I5(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .O(\could_multi_bursts.loop_cnt[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \could_multi_bursts.loop_cnt[3]_i_2__0 
       (.I0(beat_len[7]),
        .I1(rs_req_n_117),
        .I2(end_from_4k[7]),
        .I3(last_sect_reg_n_0),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[7]),
        .O(\could_multi_bursts.loop_cnt[3]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'h8BB8)) 
    \could_multi_bursts.loop_cnt[4]_i_1__0 
       (.I0(\could_multi_bursts.loop_cnt[4]_i_2__0_n_0 ),
        .I1(p_16_in),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .I3(\could_multi_bursts.loop_cnt[5]_i_4__0_n_0 ),
        .O(\could_multi_bursts.loop_cnt[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \could_multi_bursts.loop_cnt[4]_i_2__0 
       (.I0(beat_len[8]),
        .I1(rs_req_n_117),
        .I2(end_from_4k[8]),
        .I3(last_sect_reg_n_0),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[8]),
        .O(\could_multi_bursts.loop_cnt[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h8088FFFF80880000)) 
    \could_multi_bursts.loop_cnt[5]_i_1__0 
       (.I0(ost_resp_ready),
        .I1(if_full_n_0),
        .I2(AWREADY_Dummy_1),
        .I3(AWVALID_Dummy),
        .I4(\could_multi_bursts.sect_handling_reg_0 ),
        .I5(req_handling_reg_n_0),
        .O(\could_multi_bursts.last_loop ));
  LUT5 #(
    .INIT(32'hB88BB8B8)) 
    \could_multi_bursts.loop_cnt[5]_i_2__0 
       (.I0(\could_multi_bursts.loop_cnt[5]_i_3__0_n_0 ),
        .I1(p_16_in),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .I4(\could_multi_bursts.loop_cnt[5]_i_4__0_n_0 ),
        .O(\could_multi_bursts.loop_cnt[5]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \could_multi_bursts.loop_cnt[5]_i_3__0 
       (.I0(beat_len[9]),
        .I1(rs_req_n_117),
        .I2(end_from_4k[9]),
        .I3(last_sect_reg_n_0),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[9]),
        .O(\could_multi_bursts.loop_cnt[5]_i_3__0_n_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \could_multi_bursts.loop_cnt[5]_i_4__0 
       (.I0(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .I1(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .I2(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .I3(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .O(\could_multi_bursts.loop_cnt[5]_i_4__0_n_0 ));
  FDRE \could_multi_bursts.loop_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[0]_i_1__0_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[0] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[1]_i_1__0_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[1] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[2]_i_1__0_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[2] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[3]_i_1__0_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[3] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[4]_i_1__0_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[4] ),
        .R(SR));
  FDRE \could_multi_bursts.loop_cnt_reg[5] 
       (.C(ap_clk),
        .CE(\could_multi_bursts.last_loop ),
        .D(\could_multi_bursts.loop_cnt[5]_i_2__0_n_0 ),
        .Q(\could_multi_bursts.loop_cnt_reg_n_0_[5] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'hCEEE)) 
    \could_multi_bursts.sect_handling_i_1__0 
       (.I0(\could_multi_bursts.sect_handling_reg_0 ),
        .I1(req_handling_reg_n_0),
        .I2(\could_multi_bursts.last_loop_reg_n_0 ),
        .I3(we),
        .O(\could_multi_bursts.sect_handling_i_1__0_n_0 ));
  FDRE \could_multi_bursts.sect_handling_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\could_multi_bursts.sect_handling_i_1__0_n_0 ),
        .Q(\could_multi_bursts.sect_handling_reg_0 ),
        .R(SR));
  FDRE \end_from_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_152),
        .Q(end_from_4k[0]),
        .R(SR));
  FDRE \end_from_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_151),
        .Q(end_from_4k[1]),
        .R(SR));
  FDRE \end_from_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_150),
        .Q(end_from_4k[2]),
        .R(SR));
  FDRE \end_from_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_149),
        .Q(end_from_4k[3]),
        .R(SR));
  FDRE \end_from_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_148),
        .Q(end_from_4k[4]),
        .R(SR));
  FDRE \end_from_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_147),
        .Q(end_from_4k[5]),
        .R(SR));
  FDRE \end_from_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_146),
        .Q(end_from_4k[6]),
        .R(SR));
  FDRE \end_from_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_145),
        .Q(end_from_4k[7]),
        .R(SR));
  FDRE \end_from_4k_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_144),
        .Q(end_from_4k[8]),
        .R(SR));
  FDRE \end_from_4k_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_143),
        .Q(end_from_4k[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'h7FFF7F7F80008080)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_1__6 
       (.I0(ost_resp_ready),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(if_full_n_0),
        .I3(AWREADY_Dummy_1),
        .I4(AWVALID_Dummy),
        .I5(re),
        .O(E));
  LUT6 #(
    .INIT(64'h0000000080008080)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_3__1 
       (.I0(ost_resp_ready),
        .I1(\could_multi_bursts.sect_handling_reg_0 ),
        .I2(if_full_n_0),
        .I3(AWREADY_Dummy_1),
        .I4(AWVALID_Dummy),
        .I5(re),
        .O(\fifo_depth_gt1_gen.full_n_reg ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_1__4 
       (.I0(\could_multi_bursts.last_loop_reg_n_0 ),
        .I1(last_sect_buf),
        .O(ost_ctrl_info));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__2 
       (.I0(\sect_len_buf_reg_n_0_[0] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\sect_len_buf_reg[3]_0 [0]));
  LUT2 #(
    .INIT(4'hB)) 
    \fifo_depth_gt1_gen.mem_reg[14][1]_srl15_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[1] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\sect_len_buf_reg[3]_0 [1]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_i_1__0 
       (.I0(\sect_len_buf_reg_n_0_[2] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\sect_len_buf_reg[3]_0 [2]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_i_1 
       (.I0(\sect_len_buf_reg_n_0_[3] ),
        .I1(\could_multi_bursts.last_loop_reg_n_0 ),
        .O(\sect_len_buf_reg[3]_0 [3]));
  FDRE first_sect_reg
       (.C(ap_clk),
        .CE(first_sect),
        .D(next_req),
        .Q(first_sect_reg_n_0),
        .R(SR));
  LUT2 #(
    .INIT(4'hE)) 
    last_sect_buf_i_1__0
       (.I0(rs_req_n_117),
        .I1(last_sect_reg_n_0),
        .O(last_sect_tmp));
  FDRE last_sect_buf_reg
       (.C(ap_clk),
        .CE(p_16_in),
        .D(last_sect_tmp),
        .Q(last_sect_buf),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    last_sect_i_10
       (.I0(sect_total_buf_reg[1]),
        .I1(sect_total[1]),
        .I2(sect_total_buf_reg[9]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total[9]),
        .O(last_sect_i_10_n_0));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    last_sect_i_11
       (.I0(sect_total_buf_reg[7]),
        .I1(sect_total[7]),
        .I2(sect_total_buf_reg[11]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total[11]),
        .O(last_sect_i_11_n_0));
  LUT5 #(
    .INIT(32'hCCAFFFAF)) 
    last_sect_i_12__0
       (.I0(sect_total_buf_reg[2]),
        .I1(sect_total[2]),
        .I2(sect_total_buf_reg[0]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total[0]),
        .O(last_sect_i_12__0_n_0));
  LUT5 #(
    .INIT(32'h00000004)) 
    last_sect_i_2__0
       (.I0(last_sect_i_3__0_n_0),
        .I1(last_sect_i_4__0_n_0),
        .I2(last_sect_i_5__0_n_0),
        .I3(last_sect_i_6__0_n_0),
        .I4(last_sect_i_7__0_n_0),
        .O(last_sect_i_2__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBBFCB8)) 
    last_sect_i_3__0
       (.I0(sect_total[8]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[8]),
        .I3(sect_total[3]),
        .I4(sect_total_buf_reg[3]),
        .I5(last_sect_i_8__0_n_0),
        .O(last_sect_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    last_sect_i_4__0
       (.I0(sect_total[14]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[14]),
        .I3(sect_total[12]),
        .I4(sect_total_buf_reg[12]),
        .I5(last_sect_i_9_n_0),
        .O(last_sect_i_4__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBBFCB8)) 
    last_sect_i_5__0
       (.I0(sect_total[17]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[17]),
        .I3(sect_total[10]),
        .I4(sect_total_buf_reg[10]),
        .I5(last_sect_i_10_n_0),
        .O(last_sect_i_5__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBBFCB8)) 
    last_sect_i_6__0
       (.I0(sect_total[18]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[18]),
        .I3(sect_total[13]),
        .I4(sect_total_buf_reg[13]),
        .I5(last_sect_i_11_n_0),
        .O(last_sect_i_6__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBBFCB8)) 
    last_sect_i_7__0
       (.I0(sect_total[19]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total_buf_reg[19]),
        .I3(sect_total[6]),
        .I4(sect_total_buf_reg[6]),
        .I5(last_sect_i_12__0_n_0),
        .O(last_sect_i_7__0_n_0));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    last_sect_i_8__0
       (.I0(sect_total_buf_reg[5]),
        .I1(sect_total[5]),
        .I2(sect_total_buf_reg[16]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total[16]),
        .O(last_sect_i_8__0_n_0));
  LUT5 #(
    .INIT(32'hFFFACCFA)) 
    last_sect_i_9
       (.I0(sect_total_buf_reg[4]),
        .I1(sect_total[4]),
        .I2(sect_total_buf_reg[15]),
        .I3(first_sect_reg_n_0),
        .I4(sect_total[15]),
        .O(last_sect_i_9_n_0));
  FDRE last_sect_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_119),
        .Q(last_sect_reg_n_0),
        .R(1'b0));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry
       (.CI(1'b0),
        .CO({plusOp_carry_n_0,plusOp_carry_n_1,plusOp_carry_n_2,plusOp_carry_n_3}),
        .CYINIT(sect_cnt[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry_n_4,plusOp_carry_n_5,plusOp_carry_n_6,plusOp_carry_n_7}),
        .S(sect_cnt[4:1]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__0
       (.CI(plusOp_carry_n_0),
        .CO({plusOp_carry__0_n_0,plusOp_carry__0_n_1,plusOp_carry__0_n_2,plusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__0_n_4,plusOp_carry__0_n_5,plusOp_carry__0_n_6,plusOp_carry__0_n_7}),
        .S(sect_cnt[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__1
       (.CI(plusOp_carry__0_n_0),
        .CO({plusOp_carry__1_n_0,plusOp_carry__1_n_1,plusOp_carry__1_n_2,plusOp_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__1_n_4,plusOp_carry__1_n_5,plusOp_carry__1_n_6,plusOp_carry__1_n_7}),
        .S(sect_cnt[12:9]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__10
       (.CI(plusOp_carry__9_n_0),
        .CO({plusOp_carry__10_n_0,plusOp_carry__10_n_1,plusOp_carry__10_n_2,plusOp_carry__10_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__10_n_4,plusOp_carry__10_n_5,plusOp_carry__10_n_6,plusOp_carry__10_n_7}),
        .S(sect_cnt[48:45]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__11
       (.CI(plusOp_carry__10_n_0),
        .CO({NLW_plusOp_carry__11_CO_UNCONNECTED[3:2],plusOp_carry__11_n_2,plusOp_carry__11_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_plusOp_carry__11_O_UNCONNECTED[3],plusOp_carry__11_n_5,plusOp_carry__11_n_6,plusOp_carry__11_n_7}),
        .S({1'b0,sect_cnt[51:49]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__2
       (.CI(plusOp_carry__1_n_0),
        .CO({plusOp_carry__2_n_0,plusOp_carry__2_n_1,plusOp_carry__2_n_2,plusOp_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__2_n_4,plusOp_carry__2_n_5,plusOp_carry__2_n_6,plusOp_carry__2_n_7}),
        .S(sect_cnt[16:13]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__3
       (.CI(plusOp_carry__2_n_0),
        .CO({plusOp_carry__3_n_0,plusOp_carry__3_n_1,plusOp_carry__3_n_2,plusOp_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__3_n_4,plusOp_carry__3_n_5,plusOp_carry__3_n_6,plusOp_carry__3_n_7}),
        .S(sect_cnt[20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__4
       (.CI(plusOp_carry__3_n_0),
        .CO({plusOp_carry__4_n_0,plusOp_carry__4_n_1,plusOp_carry__4_n_2,plusOp_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__4_n_4,plusOp_carry__4_n_5,plusOp_carry__4_n_6,plusOp_carry__4_n_7}),
        .S(sect_cnt[24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__5
       (.CI(plusOp_carry__4_n_0),
        .CO({plusOp_carry__5_n_0,plusOp_carry__5_n_1,plusOp_carry__5_n_2,plusOp_carry__5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__5_n_4,plusOp_carry__5_n_5,plusOp_carry__5_n_6,plusOp_carry__5_n_7}),
        .S(sect_cnt[28:25]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__6
       (.CI(plusOp_carry__5_n_0),
        .CO({plusOp_carry__6_n_0,plusOp_carry__6_n_1,plusOp_carry__6_n_2,plusOp_carry__6_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__6_n_4,plusOp_carry__6_n_5,plusOp_carry__6_n_6,plusOp_carry__6_n_7}),
        .S(sect_cnt[32:29]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__7
       (.CI(plusOp_carry__6_n_0),
        .CO({plusOp_carry__7_n_0,plusOp_carry__7_n_1,plusOp_carry__7_n_2,plusOp_carry__7_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__7_n_4,plusOp_carry__7_n_5,plusOp_carry__7_n_6,plusOp_carry__7_n_7}),
        .S(sect_cnt[36:33]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__8
       (.CI(plusOp_carry__7_n_0),
        .CO({plusOp_carry__8_n_0,plusOp_carry__8_n_1,plusOp_carry__8_n_2,plusOp_carry__8_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__8_n_4,plusOp_carry__8_n_5,plusOp_carry__8_n_6,plusOp_carry__8_n_7}),
        .S(sect_cnt[40:37]));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 plusOp_carry__9
       (.CI(plusOp_carry__8_n_0),
        .CO({plusOp_carry__9_n_0,plusOp_carry__9_n_1,plusOp_carry__9_n_2,plusOp_carry__9_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({plusOp_carry__9_n_4,plusOp_carry__9_n_5,plusOp_carry__9_n_6,plusOp_carry__9_n_7}),
        .S(sect_cnt[44:41]));
  FDRE req_handling_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(rs_req_n_116),
        .Q(req_handling_reg_n_0),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_reg_slice__parameterized1 rs_req
       (.AWREADY_Dummy_1(AWREADY_Dummy_1),
        .D({rs_req_n_2,rs_req_n_3,rs_req_n_4,rs_req_n_5,rs_req_n_6,rs_req_n_7,rs_req_n_8,rs_req_n_9,rs_req_n_10,rs_req_n_11,rs_req_n_12,rs_req_n_13,rs_req_n_14,rs_req_n_15,rs_req_n_16,rs_req_n_17,rs_req_n_18,rs_req_n_19,rs_req_n_20,rs_req_n_21,rs_req_n_22,rs_req_n_23,rs_req_n_24,rs_req_n_25,rs_req_n_26,rs_req_n_27,rs_req_n_28,rs_req_n_29,rs_req_n_30,rs_req_n_31,rs_req_n_32,rs_req_n_33,rs_req_n_34,rs_req_n_35,rs_req_n_36,rs_req_n_37,rs_req_n_38,rs_req_n_39,rs_req_n_40,rs_req_n_41,rs_req_n_42,rs_req_n_43,rs_req_n_44,rs_req_n_45,rs_req_n_46,rs_req_n_47,rs_req_n_48,rs_req_n_49,rs_req_n_50,rs_req_n_51,rs_req_n_52,rs_req_n_53}),
        .E(first_sect),
        .O({plusOp_carry_n_4,plusOp_carry_n_5,plusOp_carry_n_6,plusOp_carry_n_7}),
        .Q({rs_req_n_54,rs_req_n_55,rs_req_n_56,rs_req_n_57,rs_req_n_58,rs_req_n_59,rs_req_n_60,rs_req_n_61,rs_req_n_62,rs_req_n_63,rs_req_n_64,rs_req_n_65,rs_req_n_66,rs_req_n_67,rs_req_n_68,rs_req_n_69,rs_req_n_70,rs_req_n_71,rs_req_n_72,rs_req_n_73,rs_req_n_74,rs_req_n_75,rs_req_n_76,rs_req_n_77,rs_req_n_78,rs_req_n_79,rs_req_n_80,rs_req_n_81,rs_req_n_82,rs_req_n_83,rs_req_n_84,rs_req_n_85,rs_req_n_86,rs_req_n_87,rs_req_n_88,rs_req_n_89,rs_req_n_90,rs_req_n_91,rs_req_n_92,rs_req_n_93,rs_req_n_94,rs_req_n_95,rs_req_n_96,rs_req_n_97,rs_req_n_98,rs_req_n_99,rs_req_n_100,rs_req_n_101,rs_req_n_102,rs_req_n_103,rs_req_n_104,rs_req_n_105,rs_req_n_106,rs_req_n_107,rs_req_n_108,rs_req_n_109,rs_req_n_110,rs_req_n_111,rs_req_n_112,rs_req_n_113,rs_req_n_114,rs_req_n_115}),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.addr_buf_reg[63] (\could_multi_bursts.sect_handling_reg_0 ),
        .\could_multi_bursts.addr_buf_reg[63]_0 (AWVALID_Dummy),
        .\could_multi_bursts.burst_valid_reg (we),
        .\data_p1_reg[74]_0 ({rs_req_n_143,rs_req_n_144,rs_req_n_145,rs_req_n_146,rs_req_n_147,rs_req_n_148,rs_req_n_149,rs_req_n_150,rs_req_n_151,rs_req_n_152}),
        .\data_p1_reg[75]_0 ({rs_req_n_153,rs_req_n_154,rs_req_n_155,rs_req_n_156,rs_req_n_157,rs_req_n_158,rs_req_n_159,rs_req_n_160,rs_req_n_161,rs_req_n_162}),
        .\data_p1_reg[81]_0 (SHIFT_RIGHT),
        .\data_p2_reg[81]_0 (D),
        .first_sect_reg(req_handling_reg_n_0),
        .if_full_n(if_full_n),
        .if_full_n_0(if_full_n_0),
        .last_sect_reg(last_sect_i_2__0_n_0),
        .load_p2(load_p2),
        .ost_resp_ready(ost_resp_ready),
        .p_16_in(p_16_in),
        .req_handling_reg(last_sect_reg_n_0),
        .s_ready_t_reg_0(s_ready_t_reg),
        .s_ready_t_reg_1(s_ready_t_reg_0),
        .\sect_cnt_reg[0] (sect_cnt[0]),
        .\sect_cnt_reg[12] ({plusOp_carry__1_n_4,plusOp_carry__1_n_5,plusOp_carry__1_n_6,plusOp_carry__1_n_7}),
        .\sect_cnt_reg[16] ({plusOp_carry__2_n_4,plusOp_carry__2_n_5,plusOp_carry__2_n_6,plusOp_carry__2_n_7}),
        .\sect_cnt_reg[20] ({plusOp_carry__3_n_4,plusOp_carry__3_n_5,plusOp_carry__3_n_6,plusOp_carry__3_n_7}),
        .\sect_cnt_reg[24] ({plusOp_carry__4_n_4,plusOp_carry__4_n_5,plusOp_carry__4_n_6,plusOp_carry__4_n_7}),
        .\sect_cnt_reg[28] ({plusOp_carry__5_n_4,plusOp_carry__5_n_5,plusOp_carry__5_n_6,plusOp_carry__5_n_7}),
        .\sect_cnt_reg[32] ({plusOp_carry__6_n_4,plusOp_carry__6_n_5,plusOp_carry__6_n_6,plusOp_carry__6_n_7}),
        .\sect_cnt_reg[36] ({plusOp_carry__7_n_4,plusOp_carry__7_n_5,plusOp_carry__7_n_6,plusOp_carry__7_n_7}),
        .\sect_cnt_reg[40] ({plusOp_carry__8_n_4,plusOp_carry__8_n_5,plusOp_carry__8_n_6,plusOp_carry__8_n_7}),
        .\sect_cnt_reg[44] ({plusOp_carry__9_n_4,plusOp_carry__9_n_5,plusOp_carry__9_n_6,plusOp_carry__9_n_7}),
        .\sect_cnt_reg[48] ({plusOp_carry__10_n_4,plusOp_carry__10_n_5,plusOp_carry__10_n_6,plusOp_carry__10_n_7}),
        .\sect_cnt_reg[51] ({plusOp_carry__11_n_5,plusOp_carry__11_n_6,plusOp_carry__11_n_7}),
        .\sect_cnt_reg[8] ({plusOp_carry__0_n_4,plusOp_carry__0_n_5,plusOp_carry__0_n_6,plusOp_carry__0_n_7}),
        .\sect_len_buf[3]_i_3_0 (sect_total),
        .\sect_total_buf_reg[0] (\could_multi_bursts.last_loop_reg_n_0 ),
        .\sect_total_reg[16] (rs_req_n_117),
        .\state_reg[0]_0 (rs_req_n_116),
        .\state_reg[0]_1 (rs_req_n_119),
        .\state_reg[0]_2 (next_req));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[10]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[10] ),
        .O(sect_addr[10]));
  LUT3 #(
    .INIT(8'h4F)) 
    \sect_addr_buf[11]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(p_16_in),
        .I2(ap_rst_n),
        .O(\sect_addr_buf[11]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[11]_i_2__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[11] ),
        .O(sect_addr[11]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[12]_i_1__0 
       (.I0(\start_addr_reg_n_0_[12] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[0]),
        .O(sect_addr[12]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[13]_i_1__0 
       (.I0(\start_addr_reg_n_0_[13] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[1]),
        .O(sect_addr[13]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[14]_i_1__0 
       (.I0(\start_addr_reg_n_0_[14] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[2]),
        .O(sect_addr[14]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[15]_i_1__0 
       (.I0(\start_addr_reg_n_0_[15] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[3]),
        .O(sect_addr[15]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[16]_i_1__0 
       (.I0(\start_addr_reg_n_0_[16] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[4]),
        .O(sect_addr[16]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[17]_i_1__0 
       (.I0(\start_addr_reg_n_0_[17] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[5]),
        .O(sect_addr[17]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[18]_i_1__0 
       (.I0(\start_addr_reg_n_0_[18] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[6]),
        .O(sect_addr[18]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[19]_i_1__0 
       (.I0(\start_addr_reg_n_0_[19] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[7]),
        .O(sect_addr[19]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[20]_i_1__0 
       (.I0(\start_addr_reg_n_0_[20] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[8]),
        .O(sect_addr[20]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[21]_i_1__0 
       (.I0(\start_addr_reg_n_0_[21] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[9]),
        .O(sect_addr[21]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[22]_i_1__0 
       (.I0(\start_addr_reg_n_0_[22] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[10]),
        .O(sect_addr[22]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[23]_i_1__0 
       (.I0(\start_addr_reg_n_0_[23] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[11]),
        .O(sect_addr[23]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[24]_i_1__0 
       (.I0(\start_addr_reg_n_0_[24] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[12]),
        .O(sect_addr[24]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[25]_i_1__0 
       (.I0(\start_addr_reg_n_0_[25] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[13]),
        .O(sect_addr[25]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[26]_i_1__0 
       (.I0(\start_addr_reg_n_0_[26] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[14]),
        .O(sect_addr[26]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[27]_i_1__0 
       (.I0(\start_addr_reg_n_0_[27] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[15]),
        .O(sect_addr[27]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[28]_i_1__0 
       (.I0(\start_addr_reg_n_0_[28] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[16]),
        .O(sect_addr[28]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[29]_i_1__0 
       (.I0(\start_addr_reg_n_0_[29] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[17]),
        .O(sect_addr[29]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[2]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[2] ),
        .O(sect_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[30]_i_1__0 
       (.I0(\start_addr_reg_n_0_[30] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[18]),
        .O(sect_addr[30]));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[31]_i_1__0 
       (.I0(\start_addr_reg_n_0_[31] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[19]),
        .O(sect_addr[31]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[32]_i_1__0 
       (.I0(\start_addr_reg_n_0_[32] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[20]),
        .O(sect_addr[32]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[33]_i_1__0 
       (.I0(\start_addr_reg_n_0_[33] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[21]),
        .O(sect_addr[33]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[34]_i_1__0 
       (.I0(\start_addr_reg_n_0_[34] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[22]),
        .O(sect_addr[34]));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[35]_i_1__0 
       (.I0(\start_addr_reg_n_0_[35] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[23]),
        .O(sect_addr[35]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[36]_i_1__0 
       (.I0(\start_addr_reg_n_0_[36] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[24]),
        .O(sect_addr[36]));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[37]_i_1__0 
       (.I0(\start_addr_reg_n_0_[37] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[25]),
        .O(sect_addr[37]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[38]_i_1__0 
       (.I0(\start_addr_reg_n_0_[38] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[26]),
        .O(sect_addr[38]));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[39]_i_1__0 
       (.I0(\start_addr_reg_n_0_[39] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[27]),
        .O(sect_addr[39]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[3]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[3] ),
        .O(sect_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[40]_i_1__0 
       (.I0(\start_addr_reg_n_0_[40] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[28]),
        .O(sect_addr[40]));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[41]_i_1__0 
       (.I0(\start_addr_reg_n_0_[41] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[29]),
        .O(sect_addr[41]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[42]_i_1__0 
       (.I0(\start_addr_reg_n_0_[42] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[30]),
        .O(sect_addr[42]));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[43]_i_1__0 
       (.I0(\start_addr_reg_n_0_[43] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[31]),
        .O(sect_addr[43]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[44]_i_1__0 
       (.I0(\start_addr_reg_n_0_[44] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[32]),
        .O(sect_addr[44]));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[45]_i_1__0 
       (.I0(\start_addr_reg_n_0_[45] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[33]),
        .O(sect_addr[45]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[46]_i_1__0 
       (.I0(\start_addr_reg_n_0_[46] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[34]),
        .O(sect_addr[46]));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[47]_i_1__0 
       (.I0(\start_addr_reg_n_0_[47] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[35]),
        .O(sect_addr[47]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[48]_i_1__0 
       (.I0(\start_addr_reg_n_0_[48] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[36]),
        .O(sect_addr[48]));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[49]_i_1__0 
       (.I0(\start_addr_reg_n_0_[49] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[37]),
        .O(sect_addr[49]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[4]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[4] ),
        .O(sect_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[50]_i_1__0 
       (.I0(\start_addr_reg_n_0_[50] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[38]),
        .O(sect_addr[50]));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[51]_i_1__0 
       (.I0(\start_addr_reg_n_0_[51] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[39]),
        .O(sect_addr[51]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[52]_i_1__0 
       (.I0(\start_addr_reg_n_0_[52] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[40]),
        .O(sect_addr[52]));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[53]_i_1__0 
       (.I0(\start_addr_reg_n_0_[53] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[41]),
        .O(sect_addr[53]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[54]_i_1__0 
       (.I0(\start_addr_reg_n_0_[54] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[42]),
        .O(sect_addr[54]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[55]_i_1__0 
       (.I0(\start_addr_reg_n_0_[55] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[43]),
        .O(sect_addr[55]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[56]_i_1__0 
       (.I0(\start_addr_reg_n_0_[56] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[44]),
        .O(sect_addr[56]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[57]_i_1__0 
       (.I0(\start_addr_reg_n_0_[57] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[45]),
        .O(sect_addr[57]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[58]_i_1__0 
       (.I0(\start_addr_reg_n_0_[58] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[46]),
        .O(sect_addr[58]));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[59]_i_1__0 
       (.I0(\start_addr_reg_n_0_[59] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[47]),
        .O(sect_addr[59]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[5]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[5] ),
        .O(sect_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[60]_i_1__0 
       (.I0(\start_addr_reg_n_0_[60] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[48]),
        .O(sect_addr[60]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[61]_i_1__0 
       (.I0(\start_addr_reg_n_0_[61] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[49]),
        .O(sect_addr[61]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[62]_i_1__0 
       (.I0(\start_addr_reg_n_0_[62] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[50]),
        .O(sect_addr[62]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sect_addr_buf[63]_i_1__0 
       (.I0(\start_addr_reg_n_0_[63] ),
        .I1(first_sect_reg_n_0),
        .I2(sect_cnt[51]),
        .O(sect_addr[63]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[6]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[6] ),
        .O(sect_addr[6]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[7]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[7] ),
        .O(sect_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[8]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[8] ),
        .O(sect_addr[8]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \sect_addr_buf[9]_i_1__0 
       (.I0(first_sect_reg_n_0),
        .I1(\start_addr_reg_n_0_[9] ),
        .O(sect_addr[9]));
  FDRE \sect_addr_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[10]),
        .Q(sect_addr_buf[10]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[11]),
        .Q(sect_addr_buf[11]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[12]),
        .Q(sect_addr_buf[12]),
        .R(SR));
  FDRE \sect_addr_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[13]),
        .Q(sect_addr_buf[13]),
        .R(SR));
  FDRE \sect_addr_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[14]),
        .Q(sect_addr_buf[14]),
        .R(SR));
  FDRE \sect_addr_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[15]),
        .Q(sect_addr_buf[15]),
        .R(SR));
  FDRE \sect_addr_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[16]),
        .Q(sect_addr_buf[16]),
        .R(SR));
  FDRE \sect_addr_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[17]),
        .Q(sect_addr_buf[17]),
        .R(SR));
  FDRE \sect_addr_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[18]),
        .Q(sect_addr_buf[18]),
        .R(SR));
  FDRE \sect_addr_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[19]),
        .Q(sect_addr_buf[19]),
        .R(SR));
  FDRE \sect_addr_buf_reg[20] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[20]),
        .Q(sect_addr_buf[20]),
        .R(SR));
  FDRE \sect_addr_buf_reg[21] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[21]),
        .Q(sect_addr_buf[21]),
        .R(SR));
  FDRE \sect_addr_buf_reg[22] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[22]),
        .Q(sect_addr_buf[22]),
        .R(SR));
  FDRE \sect_addr_buf_reg[23] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[23]),
        .Q(sect_addr_buf[23]),
        .R(SR));
  FDRE \sect_addr_buf_reg[24] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[24]),
        .Q(sect_addr_buf[24]),
        .R(SR));
  FDRE \sect_addr_buf_reg[25] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[25]),
        .Q(sect_addr_buf[25]),
        .R(SR));
  FDRE \sect_addr_buf_reg[26] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[26]),
        .Q(sect_addr_buf[26]),
        .R(SR));
  FDRE \sect_addr_buf_reg[27] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[27]),
        .Q(sect_addr_buf[27]),
        .R(SR));
  FDRE \sect_addr_buf_reg[28] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[28]),
        .Q(sect_addr_buf[28]),
        .R(SR));
  FDRE \sect_addr_buf_reg[29] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[29]),
        .Q(sect_addr_buf[29]),
        .R(SR));
  FDRE \sect_addr_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[2]),
        .Q(sect_addr_buf[2]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[30] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[30]),
        .Q(sect_addr_buf[30]),
        .R(SR));
  FDRE \sect_addr_buf_reg[31] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[31]),
        .Q(sect_addr_buf[31]),
        .R(SR));
  FDRE \sect_addr_buf_reg[32] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[32]),
        .Q(sect_addr_buf[32]),
        .R(SR));
  FDRE \sect_addr_buf_reg[33] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[33]),
        .Q(sect_addr_buf[33]),
        .R(SR));
  FDRE \sect_addr_buf_reg[34] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[34]),
        .Q(sect_addr_buf[34]),
        .R(SR));
  FDRE \sect_addr_buf_reg[35] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[35]),
        .Q(sect_addr_buf[35]),
        .R(SR));
  FDRE \sect_addr_buf_reg[36] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[36]),
        .Q(sect_addr_buf[36]),
        .R(SR));
  FDRE \sect_addr_buf_reg[37] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[37]),
        .Q(sect_addr_buf[37]),
        .R(SR));
  FDRE \sect_addr_buf_reg[38] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[38]),
        .Q(sect_addr_buf[38]),
        .R(SR));
  FDRE \sect_addr_buf_reg[39] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[39]),
        .Q(sect_addr_buf[39]),
        .R(SR));
  FDRE \sect_addr_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[3]),
        .Q(sect_addr_buf[3]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[40] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[40]),
        .Q(sect_addr_buf[40]),
        .R(SR));
  FDRE \sect_addr_buf_reg[41] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[41]),
        .Q(sect_addr_buf[41]),
        .R(SR));
  FDRE \sect_addr_buf_reg[42] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[42]),
        .Q(sect_addr_buf[42]),
        .R(SR));
  FDRE \sect_addr_buf_reg[43] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[43]),
        .Q(sect_addr_buf[43]),
        .R(SR));
  FDRE \sect_addr_buf_reg[44] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[44]),
        .Q(sect_addr_buf[44]),
        .R(SR));
  FDRE \sect_addr_buf_reg[45] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[45]),
        .Q(sect_addr_buf[45]),
        .R(SR));
  FDRE \sect_addr_buf_reg[46] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[46]),
        .Q(sect_addr_buf[46]),
        .R(SR));
  FDRE \sect_addr_buf_reg[47] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[47]),
        .Q(sect_addr_buf[47]),
        .R(SR));
  FDRE \sect_addr_buf_reg[48] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[48]),
        .Q(sect_addr_buf[48]),
        .R(SR));
  FDRE \sect_addr_buf_reg[49] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[49]),
        .Q(sect_addr_buf[49]),
        .R(SR));
  FDRE \sect_addr_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[4]),
        .Q(sect_addr_buf[4]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[50] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[50]),
        .Q(sect_addr_buf[50]),
        .R(SR));
  FDRE \sect_addr_buf_reg[51] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[51]),
        .Q(sect_addr_buf[51]),
        .R(SR));
  FDRE \sect_addr_buf_reg[52] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[52]),
        .Q(sect_addr_buf[52]),
        .R(SR));
  FDRE \sect_addr_buf_reg[53] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[53]),
        .Q(sect_addr_buf[53]),
        .R(SR));
  FDRE \sect_addr_buf_reg[54] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[54]),
        .Q(sect_addr_buf[54]),
        .R(SR));
  FDRE \sect_addr_buf_reg[55] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[55]),
        .Q(sect_addr_buf[55]),
        .R(SR));
  FDRE \sect_addr_buf_reg[56] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[56]),
        .Q(sect_addr_buf[56]),
        .R(SR));
  FDRE \sect_addr_buf_reg[57] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[57]),
        .Q(sect_addr_buf[57]),
        .R(SR));
  FDRE \sect_addr_buf_reg[58] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[58]),
        .Q(sect_addr_buf[58]),
        .R(SR));
  FDRE \sect_addr_buf_reg[59] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[59]),
        .Q(sect_addr_buf[59]),
        .R(SR));
  FDRE \sect_addr_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[5]),
        .Q(sect_addr_buf[5]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[60] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[60]),
        .Q(sect_addr_buf[60]),
        .R(SR));
  FDRE \sect_addr_buf_reg[61] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[61]),
        .Q(sect_addr_buf[61]),
        .R(SR));
  FDRE \sect_addr_buf_reg[62] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[62]),
        .Q(sect_addr_buf[62]),
        .R(SR));
  FDRE \sect_addr_buf_reg[63] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[63]),
        .Q(sect_addr_buf[63]),
        .R(SR));
  FDRE \sect_addr_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[6]),
        .Q(sect_addr_buf[6]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[7]),
        .Q(sect_addr_buf[7]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[8]),
        .Q(sect_addr_buf[8]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_addr_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(sect_addr[9]),
        .Q(sect_addr_buf[9]),
        .R(\sect_addr_buf[11]_i_1__0_n_0 ));
  FDRE \sect_cnt_reg[0] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_53),
        .Q(sect_cnt[0]),
        .R(SR));
  FDRE \sect_cnt_reg[10] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_43),
        .Q(sect_cnt[10]),
        .R(SR));
  FDRE \sect_cnt_reg[11] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_42),
        .Q(sect_cnt[11]),
        .R(SR));
  FDRE \sect_cnt_reg[12] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_41),
        .Q(sect_cnt[12]),
        .R(SR));
  FDRE \sect_cnt_reg[13] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_40),
        .Q(sect_cnt[13]),
        .R(SR));
  FDRE \sect_cnt_reg[14] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_39),
        .Q(sect_cnt[14]),
        .R(SR));
  FDRE \sect_cnt_reg[15] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_38),
        .Q(sect_cnt[15]),
        .R(SR));
  FDRE \sect_cnt_reg[16] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_37),
        .Q(sect_cnt[16]),
        .R(SR));
  FDRE \sect_cnt_reg[17] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_36),
        .Q(sect_cnt[17]),
        .R(SR));
  FDRE \sect_cnt_reg[18] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_35),
        .Q(sect_cnt[18]),
        .R(SR));
  FDRE \sect_cnt_reg[19] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_34),
        .Q(sect_cnt[19]),
        .R(SR));
  FDRE \sect_cnt_reg[1] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_52),
        .Q(sect_cnt[1]),
        .R(SR));
  FDRE \sect_cnt_reg[20] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_33),
        .Q(sect_cnt[20]),
        .R(SR));
  FDRE \sect_cnt_reg[21] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_32),
        .Q(sect_cnt[21]),
        .R(SR));
  FDRE \sect_cnt_reg[22] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_31),
        .Q(sect_cnt[22]),
        .R(SR));
  FDRE \sect_cnt_reg[23] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_30),
        .Q(sect_cnt[23]),
        .R(SR));
  FDRE \sect_cnt_reg[24] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_29),
        .Q(sect_cnt[24]),
        .R(SR));
  FDRE \sect_cnt_reg[25] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_28),
        .Q(sect_cnt[25]),
        .R(SR));
  FDRE \sect_cnt_reg[26] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_27),
        .Q(sect_cnt[26]),
        .R(SR));
  FDRE \sect_cnt_reg[27] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_26),
        .Q(sect_cnt[27]),
        .R(SR));
  FDRE \sect_cnt_reg[28] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_25),
        .Q(sect_cnt[28]),
        .R(SR));
  FDRE \sect_cnt_reg[29] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_24),
        .Q(sect_cnt[29]),
        .R(SR));
  FDRE \sect_cnt_reg[2] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_51),
        .Q(sect_cnt[2]),
        .R(SR));
  FDRE \sect_cnt_reg[30] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_23),
        .Q(sect_cnt[30]),
        .R(SR));
  FDRE \sect_cnt_reg[31] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_22),
        .Q(sect_cnt[31]),
        .R(SR));
  FDRE \sect_cnt_reg[32] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_21),
        .Q(sect_cnt[32]),
        .R(SR));
  FDRE \sect_cnt_reg[33] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_20),
        .Q(sect_cnt[33]),
        .R(SR));
  FDRE \sect_cnt_reg[34] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_19),
        .Q(sect_cnt[34]),
        .R(SR));
  FDRE \sect_cnt_reg[35] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_18),
        .Q(sect_cnt[35]),
        .R(SR));
  FDRE \sect_cnt_reg[36] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_17),
        .Q(sect_cnt[36]),
        .R(SR));
  FDRE \sect_cnt_reg[37] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_16),
        .Q(sect_cnt[37]),
        .R(SR));
  FDRE \sect_cnt_reg[38] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_15),
        .Q(sect_cnt[38]),
        .R(SR));
  FDRE \sect_cnt_reg[39] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_14),
        .Q(sect_cnt[39]),
        .R(SR));
  FDRE \sect_cnt_reg[3] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_50),
        .Q(sect_cnt[3]),
        .R(SR));
  FDRE \sect_cnt_reg[40] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_13),
        .Q(sect_cnt[40]),
        .R(SR));
  FDRE \sect_cnt_reg[41] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_12),
        .Q(sect_cnt[41]),
        .R(SR));
  FDRE \sect_cnt_reg[42] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_11),
        .Q(sect_cnt[42]),
        .R(SR));
  FDRE \sect_cnt_reg[43] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_10),
        .Q(sect_cnt[43]),
        .R(SR));
  FDRE \sect_cnt_reg[44] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_9),
        .Q(sect_cnt[44]),
        .R(SR));
  FDRE \sect_cnt_reg[45] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_8),
        .Q(sect_cnt[45]),
        .R(SR));
  FDRE \sect_cnt_reg[46] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_7),
        .Q(sect_cnt[46]),
        .R(SR));
  FDRE \sect_cnt_reg[47] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_6),
        .Q(sect_cnt[47]),
        .R(SR));
  FDRE \sect_cnt_reg[48] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_5),
        .Q(sect_cnt[48]),
        .R(SR));
  FDRE \sect_cnt_reg[49] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_4),
        .Q(sect_cnt[49]),
        .R(SR));
  FDRE \sect_cnt_reg[4] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_49),
        .Q(sect_cnt[4]),
        .R(SR));
  FDRE \sect_cnt_reg[50] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_3),
        .Q(sect_cnt[50]),
        .R(SR));
  FDRE \sect_cnt_reg[51] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_2),
        .Q(sect_cnt[51]),
        .R(SR));
  FDRE \sect_cnt_reg[5] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_48),
        .Q(sect_cnt[5]),
        .R(SR));
  FDRE \sect_cnt_reg[6] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_47),
        .Q(sect_cnt[6]),
        .R(SR));
  FDRE \sect_cnt_reg[7] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_46),
        .Q(sect_cnt[7]),
        .R(SR));
  FDRE \sect_cnt_reg[8] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_45),
        .Q(sect_cnt[8]),
        .R(SR));
  FDRE \sect_cnt_reg[9] 
       (.C(ap_clk),
        .CE(first_sect),
        .D(rs_req_n_44),
        .Q(sect_cnt[9]),
        .R(SR));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \sect_len_buf[0]_i_1__0 
       (.I0(beat_len[0]),
        .I1(rs_req_n_117),
        .I2(end_from_4k[0]),
        .I3(last_sect_reg_n_0),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[0]),
        .O(\sect_len_buf[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \sect_len_buf[1]_i_1__0 
       (.I0(beat_len[1]),
        .I1(rs_req_n_117),
        .I2(end_from_4k[1]),
        .I3(last_sect_reg_n_0),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[1]),
        .O(\sect_len_buf[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \sect_len_buf[2]_i_1__0 
       (.I0(beat_len[2]),
        .I1(rs_req_n_117),
        .I2(end_from_4k[2]),
        .I3(last_sect_reg_n_0),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[2]),
        .O(\sect_len_buf[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBB8BBBB88B8BB)) 
    \sect_len_buf[3]_i_2 
       (.I0(beat_len[3]),
        .I1(rs_req_n_117),
        .I2(end_from_4k[3]),
        .I3(last_sect_reg_n_0),
        .I4(first_sect_reg_n_0),
        .I5(start_to_4k[3]),
        .O(\sect_len_buf[3]_i_2_n_0 ));
  FDRE \sect_len_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_len_buf[0]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[0] ),
        .R(SR));
  FDRE \sect_len_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_len_buf[1]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[1] ),
        .R(SR));
  FDRE \sect_len_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_len_buf[2]_i_1__0_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[2] ),
        .R(SR));
  FDRE \sect_len_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_len_buf[3]_i_2_n_0 ),
        .Q(\sect_len_buf_reg_n_0_[3] ),
        .R(SR));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[0]_i_2__0 
       (.I0(sect_total_buf_reg[3]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[3]),
        .O(\sect_total_buf[0]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[0]_i_3__0 
       (.I0(sect_total_buf_reg[2]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[2]),
        .O(\sect_total_buf[0]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[0]_i_4__0 
       (.I0(sect_total_buf_reg[1]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[1]),
        .O(\sect_total_buf[0]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[0]_i_5__0 
       (.I0(sect_total_buf_reg[0]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[0]),
        .O(\sect_total_buf[0]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[12]_i_2__0 
       (.I0(sect_total_buf_reg[15]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[15]),
        .O(\sect_total_buf[12]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[12]_i_3__0 
       (.I0(sect_total_buf_reg[14]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[14]),
        .O(\sect_total_buf[12]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[12]_i_4__0 
       (.I0(sect_total_buf_reg[13]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[13]),
        .O(\sect_total_buf[12]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[12]_i_5__0 
       (.I0(sect_total_buf_reg[12]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[12]),
        .O(\sect_total_buf[12]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[16]_i_2__0 
       (.I0(sect_total_buf_reg[19]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[19]),
        .O(\sect_total_buf[16]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[16]_i_3__0 
       (.I0(sect_total_buf_reg[18]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[18]),
        .O(\sect_total_buf[16]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[16]_i_4__0 
       (.I0(sect_total_buf_reg[17]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[17]),
        .O(\sect_total_buf[16]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[16]_i_5__0 
       (.I0(sect_total_buf_reg[16]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[16]),
        .O(\sect_total_buf[16]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[4]_i_2__0 
       (.I0(sect_total_buf_reg[7]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[7]),
        .O(\sect_total_buf[4]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[4]_i_3__0 
       (.I0(sect_total_buf_reg[6]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[6]),
        .O(\sect_total_buf[4]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[4]_i_4__0 
       (.I0(sect_total_buf_reg[5]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[5]),
        .O(\sect_total_buf[4]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[4]_i_5__0 
       (.I0(sect_total_buf_reg[4]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[4]),
        .O(\sect_total_buf[4]_i_5__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[8]_i_2__0 
       (.I0(sect_total_buf_reg[11]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[11]),
        .O(\sect_total_buf[8]_i_2__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[8]_i_3__0 
       (.I0(sect_total_buf_reg[10]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[10]),
        .O(\sect_total_buf[8]_i_3__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[8]_i_4__0 
       (.I0(sect_total_buf_reg[9]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[9]),
        .O(\sect_total_buf[8]_i_4__0_n_0 ));
  LUT3 #(
    .INIT(8'h1D)) 
    \sect_total_buf[8]_i_5__0 
       (.I0(sect_total_buf_reg[8]),
        .I1(first_sect_reg_n_0),
        .I2(sect_total[8]),
        .O(\sect_total_buf[8]_i_5__0_n_0 ));
  FDRE \sect_total_buf_reg[0] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[0]_i_1__0_n_7 ),
        .Q(sect_total_buf_reg[0]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[0]_i_1__0 
       (.CI(1'b0),
        .CO({\sect_total_buf_reg[0]_i_1__0_n_0 ,\sect_total_buf_reg[0]_i_1__0_n_1 ,\sect_total_buf_reg[0]_i_1__0_n_2 ,\sect_total_buf_reg[0]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[0]_i_1__0_n_4 ,\sect_total_buf_reg[0]_i_1__0_n_5 ,\sect_total_buf_reg[0]_i_1__0_n_6 ,\sect_total_buf_reg[0]_i_1__0_n_7 }),
        .S({\sect_total_buf[0]_i_2__0_n_0 ,\sect_total_buf[0]_i_3__0_n_0 ,\sect_total_buf[0]_i_4__0_n_0 ,\sect_total_buf[0]_i_5__0_n_0 }));
  FDRE \sect_total_buf_reg[10] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[8]_i_1__0_n_5 ),
        .Q(sect_total_buf_reg[10]),
        .R(SR));
  FDRE \sect_total_buf_reg[11] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[8]_i_1__0_n_4 ),
        .Q(sect_total_buf_reg[11]),
        .R(SR));
  FDRE \sect_total_buf_reg[12] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[12]_i_1__0_n_7 ),
        .Q(sect_total_buf_reg[12]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[12]_i_1__0 
       (.CI(\sect_total_buf_reg[8]_i_1__0_n_0 ),
        .CO({\sect_total_buf_reg[12]_i_1__0_n_0 ,\sect_total_buf_reg[12]_i_1__0_n_1 ,\sect_total_buf_reg[12]_i_1__0_n_2 ,\sect_total_buf_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[12]_i_1__0_n_4 ,\sect_total_buf_reg[12]_i_1__0_n_5 ,\sect_total_buf_reg[12]_i_1__0_n_6 ,\sect_total_buf_reg[12]_i_1__0_n_7 }),
        .S({\sect_total_buf[12]_i_2__0_n_0 ,\sect_total_buf[12]_i_3__0_n_0 ,\sect_total_buf[12]_i_4__0_n_0 ,\sect_total_buf[12]_i_5__0_n_0 }));
  FDRE \sect_total_buf_reg[13] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[12]_i_1__0_n_6 ),
        .Q(sect_total_buf_reg[13]),
        .R(SR));
  FDRE \sect_total_buf_reg[14] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[12]_i_1__0_n_5 ),
        .Q(sect_total_buf_reg[14]),
        .R(SR));
  FDRE \sect_total_buf_reg[15] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[12]_i_1__0_n_4 ),
        .Q(sect_total_buf_reg[15]),
        .R(SR));
  FDRE \sect_total_buf_reg[16] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[16]_i_1__0_n_7 ),
        .Q(sect_total_buf_reg[16]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[16]_i_1__0 
       (.CI(\sect_total_buf_reg[12]_i_1__0_n_0 ),
        .CO({\NLW_sect_total_buf_reg[16]_i_1__0_CO_UNCONNECTED [3],\sect_total_buf_reg[16]_i_1__0_n_1 ,\sect_total_buf_reg[16]_i_1__0_n_2 ,\sect_total_buf_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[16]_i_1__0_n_4 ,\sect_total_buf_reg[16]_i_1__0_n_5 ,\sect_total_buf_reg[16]_i_1__0_n_6 ,\sect_total_buf_reg[16]_i_1__0_n_7 }),
        .S({\sect_total_buf[16]_i_2__0_n_0 ,\sect_total_buf[16]_i_3__0_n_0 ,\sect_total_buf[16]_i_4__0_n_0 ,\sect_total_buf[16]_i_5__0_n_0 }));
  FDRE \sect_total_buf_reg[17] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[16]_i_1__0_n_6 ),
        .Q(sect_total_buf_reg[17]),
        .R(SR));
  FDRE \sect_total_buf_reg[18] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[16]_i_1__0_n_5 ),
        .Q(sect_total_buf_reg[18]),
        .R(SR));
  FDRE \sect_total_buf_reg[19] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[16]_i_1__0_n_4 ),
        .Q(sect_total_buf_reg[19]),
        .R(SR));
  FDRE \sect_total_buf_reg[1] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[0]_i_1__0_n_6 ),
        .Q(sect_total_buf_reg[1]),
        .R(SR));
  FDRE \sect_total_buf_reg[2] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[0]_i_1__0_n_5 ),
        .Q(sect_total_buf_reg[2]),
        .R(SR));
  FDRE \sect_total_buf_reg[3] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[0]_i_1__0_n_4 ),
        .Q(sect_total_buf_reg[3]),
        .R(SR));
  FDRE \sect_total_buf_reg[4] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[4]_i_1__0_n_7 ),
        .Q(sect_total_buf_reg[4]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[4]_i_1__0 
       (.CI(\sect_total_buf_reg[0]_i_1__0_n_0 ),
        .CO({\sect_total_buf_reg[4]_i_1__0_n_0 ,\sect_total_buf_reg[4]_i_1__0_n_1 ,\sect_total_buf_reg[4]_i_1__0_n_2 ,\sect_total_buf_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[4]_i_1__0_n_4 ,\sect_total_buf_reg[4]_i_1__0_n_5 ,\sect_total_buf_reg[4]_i_1__0_n_6 ,\sect_total_buf_reg[4]_i_1__0_n_7 }),
        .S({\sect_total_buf[4]_i_2__0_n_0 ,\sect_total_buf[4]_i_3__0_n_0 ,\sect_total_buf[4]_i_4__0_n_0 ,\sect_total_buf[4]_i_5__0_n_0 }));
  FDRE \sect_total_buf_reg[5] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[4]_i_1__0_n_6 ),
        .Q(sect_total_buf_reg[5]),
        .R(SR));
  FDRE \sect_total_buf_reg[6] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[4]_i_1__0_n_5 ),
        .Q(sect_total_buf_reg[6]),
        .R(SR));
  FDRE \sect_total_buf_reg[7] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[4]_i_1__0_n_4 ),
        .Q(sect_total_buf_reg[7]),
        .R(SR));
  FDRE \sect_total_buf_reg[8] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[8]_i_1__0_n_7 ),
        .Q(sect_total_buf_reg[8]),
        .R(SR));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \sect_total_buf_reg[8]_i_1__0 
       (.CI(\sect_total_buf_reg[4]_i_1__0_n_0 ),
        .CO({\sect_total_buf_reg[8]_i_1__0_n_0 ,\sect_total_buf_reg[8]_i_1__0_n_1 ,\sect_total_buf_reg[8]_i_1__0_n_2 ,\sect_total_buf_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\sect_total_buf_reg[8]_i_1__0_n_4 ,\sect_total_buf_reg[8]_i_1__0_n_5 ,\sect_total_buf_reg[8]_i_1__0_n_6 ,\sect_total_buf_reg[8]_i_1__0_n_7 }),
        .S({\sect_total_buf[8]_i_2__0_n_0 ,\sect_total_buf[8]_i_3__0_n_0 ,\sect_total_buf[8]_i_4__0_n_0 ,\sect_total_buf[8]_i_5__0_n_0 }));
  FDRE \sect_total_buf_reg[9] 
       (.C(ap_clk),
        .CE(p_16_in),
        .D(\sect_total_buf_reg[8]_i_1__0_n_6 ),
        .Q(sect_total_buf_reg[9]),
        .R(SR));
  FDRE \sect_total_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[0]),
        .Q(sect_total[0]),
        .R(SR));
  FDRE \sect_total_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[10]),
        .Q(sect_total[10]),
        .R(SR));
  FDRE \sect_total_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[11]),
        .Q(sect_total[11]),
        .R(SR));
  FDRE \sect_total_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[12]),
        .Q(sect_total[12]),
        .R(SR));
  FDRE \sect_total_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[13]),
        .Q(sect_total[13]),
        .R(SR));
  FDRE \sect_total_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[14]),
        .Q(sect_total[14]),
        .R(SR));
  FDRE \sect_total_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[15]),
        .Q(sect_total[15]),
        .R(SR));
  FDRE \sect_total_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[16]),
        .Q(sect_total[16]),
        .R(SR));
  FDRE \sect_total_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[17]),
        .Q(sect_total[17]),
        .R(SR));
  FDRE \sect_total_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[18]),
        .Q(sect_total[18]),
        .R(SR));
  FDRE \sect_total_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[19]),
        .Q(sect_total[19]),
        .R(SR));
  FDRE \sect_total_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[1]),
        .Q(sect_total[1]),
        .R(SR));
  FDRE \sect_total_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[2]),
        .Q(sect_total[2]),
        .R(SR));
  FDRE \sect_total_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[3]),
        .Q(sect_total[3]),
        .R(SR));
  FDRE \sect_total_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[4]),
        .Q(sect_total[4]),
        .R(SR));
  FDRE \sect_total_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[5]),
        .Q(sect_total[5]),
        .R(SR));
  FDRE \sect_total_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[6]),
        .Q(sect_total[6]),
        .R(SR));
  FDRE \sect_total_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[7]),
        .Q(sect_total[7]),
        .R(SR));
  FDRE \sect_total_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[8]),
        .Q(sect_total[8]),
        .R(SR));
  FDRE \sect_total_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(SHIFT_RIGHT[9]),
        .Q(sect_total[9]),
        .R(SR));
  FDRE \start_addr_reg[10] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_107),
        .Q(\start_addr_reg_n_0_[10] ),
        .R(SR));
  FDRE \start_addr_reg[11] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_106),
        .Q(\start_addr_reg_n_0_[11] ),
        .R(SR));
  FDRE \start_addr_reg[12] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_105),
        .Q(\start_addr_reg_n_0_[12] ),
        .R(SR));
  FDRE \start_addr_reg[13] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_104),
        .Q(\start_addr_reg_n_0_[13] ),
        .R(SR));
  FDRE \start_addr_reg[14] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_103),
        .Q(\start_addr_reg_n_0_[14] ),
        .R(SR));
  FDRE \start_addr_reg[15] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_102),
        .Q(\start_addr_reg_n_0_[15] ),
        .R(SR));
  FDRE \start_addr_reg[16] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_101),
        .Q(\start_addr_reg_n_0_[16] ),
        .R(SR));
  FDRE \start_addr_reg[17] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_100),
        .Q(\start_addr_reg_n_0_[17] ),
        .R(SR));
  FDRE \start_addr_reg[18] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_99),
        .Q(\start_addr_reg_n_0_[18] ),
        .R(SR));
  FDRE \start_addr_reg[19] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_98),
        .Q(\start_addr_reg_n_0_[19] ),
        .R(SR));
  FDRE \start_addr_reg[20] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_97),
        .Q(\start_addr_reg_n_0_[20] ),
        .R(SR));
  FDRE \start_addr_reg[21] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_96),
        .Q(\start_addr_reg_n_0_[21] ),
        .R(SR));
  FDRE \start_addr_reg[22] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_95),
        .Q(\start_addr_reg_n_0_[22] ),
        .R(SR));
  FDRE \start_addr_reg[23] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_94),
        .Q(\start_addr_reg_n_0_[23] ),
        .R(SR));
  FDRE \start_addr_reg[24] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_93),
        .Q(\start_addr_reg_n_0_[24] ),
        .R(SR));
  FDRE \start_addr_reg[25] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_92),
        .Q(\start_addr_reg_n_0_[25] ),
        .R(SR));
  FDRE \start_addr_reg[26] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_91),
        .Q(\start_addr_reg_n_0_[26] ),
        .R(SR));
  FDRE \start_addr_reg[27] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_90),
        .Q(\start_addr_reg_n_0_[27] ),
        .R(SR));
  FDRE \start_addr_reg[28] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_89),
        .Q(\start_addr_reg_n_0_[28] ),
        .R(SR));
  FDRE \start_addr_reg[29] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_88),
        .Q(\start_addr_reg_n_0_[29] ),
        .R(SR));
  FDRE \start_addr_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_115),
        .Q(\start_addr_reg_n_0_[2] ),
        .R(SR));
  FDRE \start_addr_reg[30] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_87),
        .Q(\start_addr_reg_n_0_[30] ),
        .R(SR));
  FDRE \start_addr_reg[31] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_86),
        .Q(\start_addr_reg_n_0_[31] ),
        .R(SR));
  FDRE \start_addr_reg[32] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_85),
        .Q(\start_addr_reg_n_0_[32] ),
        .R(SR));
  FDRE \start_addr_reg[33] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_84),
        .Q(\start_addr_reg_n_0_[33] ),
        .R(SR));
  FDRE \start_addr_reg[34] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_83),
        .Q(\start_addr_reg_n_0_[34] ),
        .R(SR));
  FDRE \start_addr_reg[35] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_82),
        .Q(\start_addr_reg_n_0_[35] ),
        .R(SR));
  FDRE \start_addr_reg[36] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_81),
        .Q(\start_addr_reg_n_0_[36] ),
        .R(SR));
  FDRE \start_addr_reg[37] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_80),
        .Q(\start_addr_reg_n_0_[37] ),
        .R(SR));
  FDRE \start_addr_reg[38] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_79),
        .Q(\start_addr_reg_n_0_[38] ),
        .R(SR));
  FDRE \start_addr_reg[39] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_78),
        .Q(\start_addr_reg_n_0_[39] ),
        .R(SR));
  FDRE \start_addr_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_114),
        .Q(\start_addr_reg_n_0_[3] ),
        .R(SR));
  FDRE \start_addr_reg[40] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_77),
        .Q(\start_addr_reg_n_0_[40] ),
        .R(SR));
  FDRE \start_addr_reg[41] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_76),
        .Q(\start_addr_reg_n_0_[41] ),
        .R(SR));
  FDRE \start_addr_reg[42] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_75),
        .Q(\start_addr_reg_n_0_[42] ),
        .R(SR));
  FDRE \start_addr_reg[43] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_74),
        .Q(\start_addr_reg_n_0_[43] ),
        .R(SR));
  FDRE \start_addr_reg[44] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_73),
        .Q(\start_addr_reg_n_0_[44] ),
        .R(SR));
  FDRE \start_addr_reg[45] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_72),
        .Q(\start_addr_reg_n_0_[45] ),
        .R(SR));
  FDRE \start_addr_reg[46] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_71),
        .Q(\start_addr_reg_n_0_[46] ),
        .R(SR));
  FDRE \start_addr_reg[47] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_70),
        .Q(\start_addr_reg_n_0_[47] ),
        .R(SR));
  FDRE \start_addr_reg[48] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_69),
        .Q(\start_addr_reg_n_0_[48] ),
        .R(SR));
  FDRE \start_addr_reg[49] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_68),
        .Q(\start_addr_reg_n_0_[49] ),
        .R(SR));
  FDRE \start_addr_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_113),
        .Q(\start_addr_reg_n_0_[4] ),
        .R(SR));
  FDRE \start_addr_reg[50] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_67),
        .Q(\start_addr_reg_n_0_[50] ),
        .R(SR));
  FDRE \start_addr_reg[51] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_66),
        .Q(\start_addr_reg_n_0_[51] ),
        .R(SR));
  FDRE \start_addr_reg[52] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_65),
        .Q(\start_addr_reg_n_0_[52] ),
        .R(SR));
  FDRE \start_addr_reg[53] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_64),
        .Q(\start_addr_reg_n_0_[53] ),
        .R(SR));
  FDRE \start_addr_reg[54] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_63),
        .Q(\start_addr_reg_n_0_[54] ),
        .R(SR));
  FDRE \start_addr_reg[55] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_62),
        .Q(\start_addr_reg_n_0_[55] ),
        .R(SR));
  FDRE \start_addr_reg[56] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_61),
        .Q(\start_addr_reg_n_0_[56] ),
        .R(SR));
  FDRE \start_addr_reg[57] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_60),
        .Q(\start_addr_reg_n_0_[57] ),
        .R(SR));
  FDRE \start_addr_reg[58] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_59),
        .Q(\start_addr_reg_n_0_[58] ),
        .R(SR));
  FDRE \start_addr_reg[59] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_58),
        .Q(\start_addr_reg_n_0_[59] ),
        .R(SR));
  FDRE \start_addr_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_112),
        .Q(\start_addr_reg_n_0_[5] ),
        .R(SR));
  FDRE \start_addr_reg[60] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_57),
        .Q(\start_addr_reg_n_0_[60] ),
        .R(SR));
  FDRE \start_addr_reg[61] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_56),
        .Q(\start_addr_reg_n_0_[61] ),
        .R(SR));
  FDRE \start_addr_reg[62] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_55),
        .Q(\start_addr_reg_n_0_[62] ),
        .R(SR));
  FDRE \start_addr_reg[63] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_54),
        .Q(\start_addr_reg_n_0_[63] ),
        .R(SR));
  FDRE \start_addr_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_111),
        .Q(\start_addr_reg_n_0_[6] ),
        .R(SR));
  FDRE \start_addr_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_110),
        .Q(\start_addr_reg_n_0_[7] ),
        .R(SR));
  FDRE \start_addr_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_109),
        .Q(\start_addr_reg_n_0_[8] ),
        .R(SR));
  FDRE \start_addr_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(rs_req_n_108),
        .Q(\start_addr_reg_n_0_[9] ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[0]_i_1 
       (.I0(rs_req_n_115),
        .O(start_to_4k0[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[1]_i_1 
       (.I0(rs_req_n_114),
        .O(start_to_4k0[1]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[2]_i_1 
       (.I0(rs_req_n_113),
        .O(start_to_4k0[2]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[3]_i_1 
       (.I0(rs_req_n_112),
        .O(start_to_4k0[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[4]_i_1 
       (.I0(rs_req_n_111),
        .O(start_to_4k0[4]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[5]_i_1 
       (.I0(rs_req_n_110),
        .O(start_to_4k0[5]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[6]_i_1 
       (.I0(rs_req_n_109),
        .O(start_to_4k0[6]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[7]_i_1 
       (.I0(rs_req_n_108),
        .O(start_to_4k0[7]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[8]_i_1 
       (.I0(rs_req_n_107),
        .O(start_to_4k0[8]));
  LUT1 #(
    .INIT(2'h1)) 
    \start_to_4k[9]_i_1 
       (.I0(rs_req_n_106),
        .O(start_to_4k0[9]));
  FDRE \start_to_4k_reg[0] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[0]),
        .Q(start_to_4k[0]),
        .R(SR));
  FDRE \start_to_4k_reg[1] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[1]),
        .Q(start_to_4k[1]),
        .R(SR));
  FDRE \start_to_4k_reg[2] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[2]),
        .Q(start_to_4k[2]),
        .R(SR));
  FDRE \start_to_4k_reg[3] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[3]),
        .Q(start_to_4k[3]),
        .R(SR));
  FDRE \start_to_4k_reg[4] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[4]),
        .Q(start_to_4k[4]),
        .R(SR));
  FDRE \start_to_4k_reg[5] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[5]),
        .Q(start_to_4k[5]),
        .R(SR));
  FDRE \start_to_4k_reg[6] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[6]),
        .Q(start_to_4k[6]),
        .R(SR));
  FDRE \start_to_4k_reg[7] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[7]),
        .Q(start_to_4k[7]),
        .R(SR));
  FDRE \start_to_4k_reg[8] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[8]),
        .Q(start_to_4k[8]),
        .R(SR));
  FDRE \start_to_4k_reg[9] 
       (.C(ap_clk),
        .CE(next_req),
        .D(start_to_4k0[9]),
        .Q(start_to_4k[9]),
        .R(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_fifo
   (if_empty_n,
    \trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[1] ,
    \first_iter_0_reg_476_reg[0] ,
    ap_enable_reg_pp0_iter17_reg,
    \trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[1]_0 ,
    \trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1] ,
    \trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1]_0 ,
    \trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1]_1 ,
    ap_enable_reg_pp0_iter13_reg,
    \trunc_ln31_1_reg_1172_reg[1]__0 ,
    \trunc_ln31_1_reg_1172_reg[1]__0_0 ,
    ap_loop_exit_ready_pp0_iter26_reg_reg__0,
    int_ap_start_reg,
    ap_enable_reg_pp0_iter1_reg,
    ap_enable_reg_pp0_iter1_reg_0,
    \and_ln40_reg_1145_pp0_iter16_reg_reg[0] ,
    \trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[1]_1 ,
    \trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[0] ,
    ap_enable_reg_pp0_iter17_reg_0,
    ap_enable_reg_pp0_iter16_reg,
    \trunc_ln31_1_reg_1172_pp0_iter15_reg_reg[1] ,
    \and_ln40_reg_1145_pp0_iter15_reg_reg[0] ,
    ap_enable_reg_pp0_iter16_reg_0,
    \and_ln40_reg_1145_pp0_iter13_reg_reg[0] ,
    \and_ln40_reg_1145_pp0_iter13_reg_reg[0]_0 ,
    \and_ln40_reg_1145_pp0_iter13_reg_reg[0]_1 ,
    \and_ln40_reg_1145_pp0_iter14_reg_reg[0] ,
    ap_enable_reg_pp0_iter15_reg,
    ap_enable_reg_pp0_iter13_reg_0,
    ap_enable_reg_pp0_iter13_reg_1,
    \col9_fu_152_reg[2] ,
    ap_enable_reg_pp0_iter2_reg,
    \trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1]_2 ,
    \trunc_ln31_1_reg_1172_reg[1]__0_1 ,
    \col9_fu_152_reg[7] ,
    ap_enable_reg_pp0_iter15_reg_0,
    ap_enable_reg_pp0_iter15_reg_1,
    ap_enable_reg_pp0_iter15_reg_2,
    \trunc_ln31_1_reg_1172_reg[0]__0 ,
    ap_enable_reg_pp0_iter13_reg_2,
    ap_enable_reg_pp0_iter13_reg_3,
    ap_enable_reg_pp0_iter17_reg_1,
    ap_enable_reg_pp0_iter17_reg_2,
    ap_enable_reg_pp0_iter17_reg_3,
    we,
    \fifo_depth_gt1_gen.dout_reg[66] ,
    \fifo_depth_gt1_gen.dout_reg[77] ,
    S,
    D,
    \fifo_depth_gt1_gen.dout_reg[77]_0 ,
    \fifo_depth_gt1_gen.full_n_reg_0 ,
    \fifo_depth_gt1_gen.dout_reg[77]_1 ,
    ap_clk,
    ram_reg_0_15_0_0__6,
    ram_reg_0_15_0_0__6_0,
    Q,
    ap_enable_reg_pp0_iter17,
    ram_reg_0_15_0_0__6_1,
    ram_reg_0_15_0_0__6_2,
    ram_reg_0_15_0_0__6_3,
    ram_reg_0_15_0_0__6_4,
    ram_reg_0_15_0_0__6_5,
    ram_reg_0_31_0_0__5,
    \q0_reg[7] ,
    ap_enable_reg_pp0_iter15,
    ram_reg_0_15_0_0__6_6,
    ram_reg_0_31_0_0__5_0,
    ram_reg_0_15_0_0__6_7,
    ram_reg_0_31_0_0__5_1,
    ram_reg_0_15_0_0__6_8,
    ram_reg_0_31_0_0__5_2,
    ap_enable_reg_pp0_iter13,
    trunc_ln31_1_reg_1172,
    ram_reg_0_15_0_0__6_9,
    ram_reg_0_31_0_0__5_3,
    address0,
    ap_loop_exit_ready_pp0_iter26_reg,
    ap_loop_exit_ready_pp0_iter27_reg,
    ap_start,
    rewind_ap_ready_reg,
    ap_enable_reg_pp0_iter1,
    icmp_ln30_reg_1119,
    ap_loop_init,
    \first_iter_0_reg_476_reg[0]_0 ,
    and_ln40_reg_1145_pp0_iter16_reg,
    ap_enable_reg_pp0_iter16,
    \reg_519_reg[0] ,
    and_ln40_reg_1145_pp0_iter15_reg,
    and_ln40_reg_1145_pp0_iter13_reg,
    ap_enable_reg_pp0_iter14,
    \reg_499_reg[0] ,
    and_ln40_reg_1145_pp0_iter14_reg,
    and_ln40_reg_1145_pp0_iter12_reg,
    I_CH0_ARREADY,
    \run_proc[0].remd_tmp_reg[1][0]__0 ,
    ap_enable_reg_pp0_iter21,
    first_iter_0_reg_476_pp0_iter20_reg,
    ap_enable_reg_pp0_iter9,
    I_CH0_RVALID,
    \icmp_ln31_reg_1149_reg[0] ,
    ap_enable_reg_pp0_iter2,
    icmp_ln30_reg_1119_pp0_iter1_reg,
    ap_loop_init_pp0_iter1_reg,
    icmp_ln31_reg_1149,
    ram_reg_0_31_0_0__5_4,
    we_0,
    tmp_valid_reg,
    tmp_valid_reg_0,
    AWREADY_Dummy,
    wrsp_ready,
    and_ln40_reg_1145_pp0_iter21_reg,
    ap_enable_reg_pp0_iter22,
    I_CH0_WREADY,
    in);
  output if_empty_n;
  output \trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[1] ;
  output \first_iter_0_reg_476_reg[0] ;
  output ap_enable_reg_pp0_iter17_reg;
  output \trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[1]_0 ;
  output \trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1] ;
  output \trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1]_0 ;
  output \trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1]_1 ;
  output ap_enable_reg_pp0_iter13_reg;
  output \trunc_ln31_1_reg_1172_reg[1]__0 ;
  output \trunc_ln31_1_reg_1172_reg[1]__0_0 ;
  output ap_loop_exit_ready_pp0_iter26_reg_reg__0;
  output [0:0]int_ap_start_reg;
  output ap_enable_reg_pp0_iter1_reg;
  output [0:0]ap_enable_reg_pp0_iter1_reg_0;
  output [0:0]\and_ln40_reg_1145_pp0_iter16_reg_reg[0] ;
  output [0:0]\trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[1]_1 ;
  output [0:0]\trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[0] ;
  output [0:0]ap_enable_reg_pp0_iter17_reg_0;
  output [0:0]ap_enable_reg_pp0_iter16_reg;
  output [0:0]\trunc_ln31_1_reg_1172_pp0_iter15_reg_reg[1] ;
  output [0:0]\and_ln40_reg_1145_pp0_iter15_reg_reg[0] ;
  output [0:0]ap_enable_reg_pp0_iter16_reg_0;
  output [0:0]\and_ln40_reg_1145_pp0_iter13_reg_reg[0] ;
  output [0:0]\and_ln40_reg_1145_pp0_iter13_reg_reg[0]_0 ;
  output [0:0]\and_ln40_reg_1145_pp0_iter13_reg_reg[0]_1 ;
  output [0:0]\and_ln40_reg_1145_pp0_iter14_reg_reg[0] ;
  output [0:0]ap_enable_reg_pp0_iter15_reg;
  output [0:0]ap_enable_reg_pp0_iter13_reg_0;
  output [0:0]ap_enable_reg_pp0_iter13_reg_1;
  output \col9_fu_152_reg[2] ;
  output ap_enable_reg_pp0_iter2_reg;
  output [0:0]\trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1]_2 ;
  output [0:0]\trunc_ln31_1_reg_1172_reg[1]__0_1 ;
  output \col9_fu_152_reg[7] ;
  output ap_enable_reg_pp0_iter15_reg_0;
  output ap_enable_reg_pp0_iter15_reg_1;
  output ap_enable_reg_pp0_iter15_reg_2;
  output \trunc_ln31_1_reg_1172_reg[0]__0 ;
  output ap_enable_reg_pp0_iter13_reg_2;
  output ap_enable_reg_pp0_iter13_reg_3;
  output ap_enable_reg_pp0_iter17_reg_1;
  output ap_enable_reg_pp0_iter17_reg_2;
  output ap_enable_reg_pp0_iter17_reg_3;
  output we;
  output \fifo_depth_gt1_gen.dout_reg[66] ;
  output [69:0]\fifo_depth_gt1_gen.dout_reg[77] ;
  output [3:0]S;
  output [0:0]D;
  output [0:0]\fifo_depth_gt1_gen.dout_reg[77]_0 ;
  output \fifo_depth_gt1_gen.full_n_reg_0 ;
  input \fifo_depth_gt1_gen.dout_reg[77]_1 ;
  input ap_clk;
  input ram_reg_0_15_0_0__6;
  input ram_reg_0_15_0_0__6_0;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter17;
  input ram_reg_0_15_0_0__6_1;
  input ram_reg_0_15_0_0__6_2;
  input ram_reg_0_15_0_0__6_3;
  input ram_reg_0_15_0_0__6_4;
  input ram_reg_0_15_0_0__6_5;
  input ram_reg_0_31_0_0__5;
  input [1:0]\q0_reg[7] ;
  input ap_enable_reg_pp0_iter15;
  input ram_reg_0_15_0_0__6_6;
  input ram_reg_0_31_0_0__5_0;
  input ram_reg_0_15_0_0__6_7;
  input ram_reg_0_31_0_0__5_1;
  input ram_reg_0_15_0_0__6_8;
  input ram_reg_0_31_0_0__5_2;
  input ap_enable_reg_pp0_iter13;
  input [1:0]trunc_ln31_1_reg_1172;
  input ram_reg_0_15_0_0__6_9;
  input ram_reg_0_31_0_0__5_3;
  input [1:0]address0;
  input ap_loop_exit_ready_pp0_iter26_reg;
  input ap_loop_exit_ready_pp0_iter27_reg;
  input ap_start;
  input rewind_ap_ready_reg;
  input ap_enable_reg_pp0_iter1;
  input icmp_ln30_reg_1119;
  input ap_loop_init;
  input \first_iter_0_reg_476_reg[0]_0 ;
  input and_ln40_reg_1145_pp0_iter16_reg;
  input ap_enable_reg_pp0_iter16;
  input [1:0]\reg_519_reg[0] ;
  input and_ln40_reg_1145_pp0_iter15_reg;
  input and_ln40_reg_1145_pp0_iter13_reg;
  input ap_enable_reg_pp0_iter14;
  input [1:0]\reg_499_reg[0] ;
  input and_ln40_reg_1145_pp0_iter14_reg;
  input and_ln40_reg_1145_pp0_iter12_reg;
  input I_CH0_ARREADY;
  input \run_proc[0].remd_tmp_reg[1][0]__0 ;
  input ap_enable_reg_pp0_iter21;
  input first_iter_0_reg_476_pp0_iter20_reg;
  input ap_enable_reg_pp0_iter9;
  input I_CH0_RVALID;
  input [7:0]\icmp_ln31_reg_1149_reg[0] ;
  input ap_enable_reg_pp0_iter2;
  input icmp_ln30_reg_1119_pp0_iter1_reg;
  input ap_loop_init_pp0_iter1_reg;
  input icmp_ln31_reg_1149;
  input [0:0]ram_reg_0_31_0_0__5_4;
  input we_0;
  input tmp_valid_reg;
  input tmp_valid_reg_0;
  input AWREADY_Dummy;
  input wrsp_ready;
  input and_ln40_reg_1145_pp0_iter21_reg;
  input ap_enable_reg_pp0_iter22;
  input I_CH0_WREADY;
  input [63:0]in;

  wire AWREADY_Dummy;
  wire [0:0]D;
  wire I_CH0_ARREADY;
  wire I_CH0_AWREADY;
  wire I_CH0_RVALID;
  wire I_CH0_WREADY;
  wire [1:0]Q;
  wire [3:0]S;
  wire [1:0]address0;
  wire and_ln40_reg_1145_pp0_iter12_reg;
  wire and_ln40_reg_1145_pp0_iter13_reg;
  wire [0:0]\and_ln40_reg_1145_pp0_iter13_reg_reg[0] ;
  wire [0:0]\and_ln40_reg_1145_pp0_iter13_reg_reg[0]_0 ;
  wire [0:0]\and_ln40_reg_1145_pp0_iter13_reg_reg[0]_1 ;
  wire and_ln40_reg_1145_pp0_iter14_reg;
  wire [0:0]\and_ln40_reg_1145_pp0_iter14_reg_reg[0] ;
  wire and_ln40_reg_1145_pp0_iter15_reg;
  wire [0:0]\and_ln40_reg_1145_pp0_iter15_reg_reg[0] ;
  wire and_ln40_reg_1145_pp0_iter16_reg;
  wire [0:0]\and_ln40_reg_1145_pp0_iter16_reg_reg[0] ;
  wire and_ln40_reg_1145_pp0_iter21_reg;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter13;
  wire ap_enable_reg_pp0_iter13_reg;
  wire [0:0]ap_enable_reg_pp0_iter13_reg_0;
  wire [0:0]ap_enable_reg_pp0_iter13_reg_1;
  wire ap_enable_reg_pp0_iter13_reg_2;
  wire ap_enable_reg_pp0_iter13_reg_3;
  wire ap_enable_reg_pp0_iter14;
  wire ap_enable_reg_pp0_iter15;
  wire [0:0]ap_enable_reg_pp0_iter15_reg;
  wire ap_enable_reg_pp0_iter15_reg_0;
  wire ap_enable_reg_pp0_iter15_reg_1;
  wire ap_enable_reg_pp0_iter15_reg_2;
  wire ap_enable_reg_pp0_iter16;
  wire [0:0]ap_enable_reg_pp0_iter16_reg;
  wire [0:0]ap_enable_reg_pp0_iter16_reg_0;
  wire ap_enable_reg_pp0_iter17;
  wire ap_enable_reg_pp0_iter17_reg;
  wire [0:0]ap_enable_reg_pp0_iter17_reg_0;
  wire ap_enable_reg_pp0_iter17_reg_1;
  wire ap_enable_reg_pp0_iter17_reg_2;
  wire ap_enable_reg_pp0_iter17_reg_3;
  wire ap_enable_reg_pp0_iter1_reg;
  wire [0:0]ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter21;
  wire ap_enable_reg_pp0_iter22;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_enable_reg_pp0_iter9;
  wire ap_loop_exit_ready_pp0_iter26_reg;
  wire ap_loop_exit_ready_pp0_iter26_reg_reg__0;
  wire ap_loop_exit_ready_pp0_iter27_reg;
  wire ap_loop_init;
  wire ap_loop_init_pp0_iter1_reg;
  wire ap_start;
  wire \col9_fu_152_reg[2] ;
  wire \col9_fu_152_reg[7] ;
  wire dout_vld_i_1__4_n_0;
  wire empty_n;
  wire empty_n_0;
  wire \fifo_depth_gt1_gen.dout_reg[66] ;
  wire [69:0]\fifo_depth_gt1_gen.dout_reg[77] ;
  wire [0:0]\fifo_depth_gt1_gen.dout_reg[77]_0 ;
  wire \fifo_depth_gt1_gen.dout_reg[77]_1 ;
  wire \fifo_depth_gt1_gen.empty_n_reg_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_reg_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[0]_i_1__11_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[1]_i_1__3_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[2]_i_2_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ;
  wire \fifo_srl_gen.raddr[0]_i_1_n_0 ;
  wire \fifo_srl_gen.raddr[1]_i_1_n_0 ;
  wire first_iter_0_reg_476_pp0_iter20_reg;
  wire \first_iter_0_reg_476_reg[0] ;
  wire \first_iter_0_reg_476_reg[0]_0 ;
  wire full_n0_in;
  wire icmp_ln30_reg_1119;
  wire icmp_ln30_reg_1119_pp0_iter1_reg;
  wire icmp_ln31_reg_1149;
  wire \icmp_ln31_reg_1149[0]_i_2_n_0 ;
  wire [7:0]\icmp_ln31_reg_1149_reg[0] ;
  wire if_empty_n;
  wire [63:0]in;
  wire [0:0]int_ap_start_reg;
  wire [1:0]\q0_reg[7] ;
  wire [1:0]raddr;
  wire ram_reg_0_15_0_0__6;
  wire ram_reg_0_15_0_0__6_0;
  wire ram_reg_0_15_0_0__6_1;
  wire ram_reg_0_15_0_0__6_2;
  wire ram_reg_0_15_0_0__6_3;
  wire ram_reg_0_15_0_0__6_4;
  wire ram_reg_0_15_0_0__6_5;
  wire ram_reg_0_15_0_0__6_6;
  wire ram_reg_0_15_0_0__6_7;
  wire ram_reg_0_15_0_0__6_8;
  wire ram_reg_0_15_0_0__6_9;
  wire ram_reg_0_31_0_0__5;
  wire ram_reg_0_31_0_0__5_0;
  wire ram_reg_0_31_0_0__5_1;
  wire ram_reg_0_31_0_0__5_2;
  wire ram_reg_0_31_0_0__5_3;
  wire [0:0]ram_reg_0_31_0_0__5_4;
  wire re;
  wire [1:0]\reg_499_reg[0] ;
  wire [1:0]\reg_519_reg[0] ;
  wire rewind_ap_ready_reg;
  wire \run_proc[0].remd_tmp_reg[1][0]__0 ;
  wire \run_proc[1].remd_tmp[2][1]_i_3_n_0 ;
  wire tmp_valid_reg;
  wire tmp_valid_reg_0;
  wire [1:0]trunc_ln31_1_reg_1172;
  wire \trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1] ;
  wire \trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1]_0 ;
  wire \trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1]_1 ;
  wire [0:0]\trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1]_2 ;
  wire [0:0]\trunc_ln31_1_reg_1172_pp0_iter15_reg_reg[1] ;
  wire [0:0]\trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[0] ;
  wire \trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[1] ;
  wire \trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[1]_0 ;
  wire [0:0]\trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[1]_1 ;
  wire \trunc_ln31_1_reg_1172_reg[0]__0 ;
  wire \trunc_ln31_1_reg_1172_reg[1]__0 ;
  wire \trunc_ln31_1_reg_1172_reg[1]__0_0 ;
  wire [0:0]\trunc_ln31_1_reg_1172_reg[1]__0_1 ;
  wire we;
  wire we_0;
  wire we_1;
  wire wrsp_ready;

  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    ap_loop_exit_ready_pp0_iter27_reg_i_1
       (.I0(ap_loop_exit_ready_pp0_iter26_reg),
        .I1(\first_iter_0_reg_476_reg[0] ),
        .I2(ap_loop_exit_ready_pp0_iter27_reg),
        .O(ap_loop_exit_ready_pp0_iter26_reg_reg__0));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \col9_fu_152[7]_i_2 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(\first_iter_0_reg_476_reg[0] ),
        .O(ap_enable_reg_pp0_iter1_reg_0));
  LUT4 #(
    .INIT(16'h2F00)) 
    \col9_fu_152[7]_i_4 
       (.I0(ap_enable_reg_pp0_iter2),
        .I1(icmp_ln30_reg_1119_pp0_iter1_reg),
        .I2(ap_loop_init_pp0_iter1_reg),
        .I3(icmp_ln31_reg_1149),
        .O(ap_enable_reg_pp0_iter2_reg));
  LUT5 #(
    .INIT(32'h00800000)) 
    \col9_fu_152[7]_i_5 
       (.I0(\icmp_ln31_reg_1149_reg[0] [2]),
        .I1(\icmp_ln31_reg_1149_reg[0] [3]),
        .I2(\icmp_ln31_reg_1149_reg[0] [1]),
        .I3(ap_enable_reg_pp0_iter2_reg),
        .I4(\icmp_ln31_reg_1149_reg[0] [0]),
        .O(\col9_fu_152_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF4C44CC44)) 
    dout_vld_i_1__4
       (.I0(wrsp_ready),
        .I1(if_empty_n),
        .I2(AWREADY_Dummy),
        .I3(tmp_valid_reg_0),
        .I4(tmp_valid_reg),
        .I5(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .O(dout_vld_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__4_n_0),
        .Q(if_empty_n),
        .R(\fifo_depth_gt1_gen.dout_reg[77]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT5 #(
    .INIT(32'hFFFFF4FF)) 
    \fifo_depth_gt1_gen.empty_n_i_1__4 
       (.I0(re),
        .I1(we_1),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .O(empty_n));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.empty_n_reg 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(empty_n),
        .Q(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .R(\fifo_depth_gt1_gen.dout_reg[77]_1 ));
  LUT5 #(
    .INIT(32'h00FFFD00)) 
    \fifo_depth_gt1_gen.full_n_i_1__3 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I3(we_1),
        .I4(re),
        .O(full_n0_in));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_depth_gt1_gen.full_n_reg 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(full_n0_in),
        .Q(I_CH0_AWREADY),
        .S(\fifo_depth_gt1_gen.dout_reg[77]_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_depth_gt1_gen.mOutPtr[0]_i_1__11 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__11_n_0 ));
  LUT6 #(
    .INIT(64'h8AFF750075008AFF)) 
    \fifo_depth_gt1_gen.mOutPtr[1]_i_1__3 
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I1(we_0),
        .I2(if_empty_n),
        .I3(we_1),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__3_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_1__4 
       (.I0(re),
        .I1(I_CH0_AWREADY),
        .I2(\first_iter_0_reg_476_reg[0] ),
        .I3(first_iter_0_reg_476_pp0_iter20_reg),
        .I4(ap_enable_reg_pp0_iter21),
        .O(empty_n_0));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT5 #(
    .INIT(32'hA96AA9A9)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_2 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I3(re),
        .I4(we_1),
        .O(\fifo_depth_gt1_gen.mOutPtr[2]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__11_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .R(\fifo_depth_gt1_gen.dout_reg[77]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__3_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .R(\fifo_depth_gt1_gen.dout_reg[77]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(empty_n_0),
        .D(\fifo_depth_gt1_gen.mOutPtr[2]_i_2_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .R(\fifo_depth_gt1_gen.dout_reg[77]_1 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_srl \fifo_srl_gen.U_ffo_srl 
       (.AWREADY_Dummy(AWREADY_Dummy),
        .D(D),
        .I_CH0_AWREADY(I_CH0_AWREADY),
        .Q(\fifo_depth_gt1_gen.dout_reg[77] ),
        .S(S),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter21(ap_enable_reg_pp0_iter21),
        .\fifo_depth_gt1_gen.dout_reg[0]_0 (\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .\fifo_depth_gt1_gen.dout_reg[0]_1 (if_empty_n),
        .\fifo_depth_gt1_gen.dout_reg[66]_0 (\fifo_depth_gt1_gen.dout_reg[66] ),
        .\fifo_depth_gt1_gen.dout_reg[77]_0 (\fifo_depth_gt1_gen.dout_reg[77]_0 ),
        .\fifo_depth_gt1_gen.dout_reg[77]_1 (\first_iter_0_reg_476_reg[0] ),
        .\fifo_depth_gt1_gen.dout_reg[77]_2 (\fifo_depth_gt1_gen.dout_reg[77]_1 ),
        .\fifo_depth_gt1_gen.full_n_reg (\fifo_depth_gt1_gen.full_n_reg_0 ),
        .first_iter_0_reg_476_pp0_iter20_reg(first_iter_0_reg_476_pp0_iter20_reg),
        .in(in),
        .raddr(raddr),
        .re(re),
        .tmp_valid_reg(tmp_valid_reg),
        .tmp_valid_reg_0(tmp_valid_reg_0),
        .we_1(we_1),
        .wrsp_ready(wrsp_ready));
  LUT6 #(
    .INIT(64'hDF75DF75208A2000)) 
    \fifo_srl_gen.raddr[0]_i_1 
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I1(we_0),
        .I2(if_empty_n),
        .I3(we_1),
        .I4(raddr[1]),
        .I5(raddr[0]),
        .O(\fifo_srl_gen.raddr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hA8A86AA8AAAAAAAA)) 
    \fifo_srl_gen.raddr[1]_i_1 
       (.I0(raddr[1]),
        .I1(raddr[0]),
        .I2(we_1),
        .I3(if_empty_n),
        .I4(we_0),
        .I5(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .O(\fifo_srl_gen.raddr[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fifo_srl_gen.raddr[0]_i_1_n_0 ),
        .Q(raddr[0]),
        .R(\fifo_depth_gt1_gen.dout_reg[77]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fifo_srl_gen.raddr[1]_i_1_n_0 ),
        .Q(raddr[1]),
        .R(\fifo_depth_gt1_gen.dout_reg[77]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT5 #(
    .INIT(32'hDFDFD000)) 
    \first_iter_0_reg_476[0]_i_1 
       (.I0(ap_enable_reg_pp0_iter1),
        .I1(icmp_ln30_reg_1119),
        .I2(\first_iter_0_reg_476_reg[0] ),
        .I3(ap_loop_init),
        .I4(\first_iter_0_reg_476_reg[0]_0 ),
        .O(ap_enable_reg_pp0_iter1_reg));
  LUT6 #(
    .INIT(64'h8AFFFFFF8A000000)) 
    \icmp_ln31_reg_1149[0]_i_1 
       (.I0(\icmp_ln31_reg_1149[0]_i_2_n_0 ),
        .I1(ap_enable_reg_pp0_iter2_reg),
        .I2(\icmp_ln31_reg_1149_reg[0] [7]),
        .I3(ap_enable_reg_pp0_iter1),
        .I4(\first_iter_0_reg_476_reg[0] ),
        .I5(icmp_ln31_reg_1149),
        .O(\col9_fu_152_reg[7] ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \icmp_ln31_reg_1149[0]_i_2 
       (.I0(\icmp_ln31_reg_1149_reg[0] [6]),
        .I1(\icmp_ln31_reg_1149_reg[0] [4]),
        .I2(\col9_fu_152_reg[2] ),
        .I3(\icmp_ln31_reg_1149_reg[0] [5]),
        .I4(ap_enable_reg_pp0_iter2_reg),
        .O(\icmp_ln31_reg_1149[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \indvar_flatten7_fu_144[13]_i_1 
       (.I0(\first_iter_0_reg_476_reg[0] ),
        .I1(ap_start),
        .I2(rewind_ap_ready_reg),
        .O(int_ap_start_reg));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \linebuf_load_reg_1350[7]_i_1 
       (.I0(ap_enable_reg_pp0_iter17),
        .I1(\first_iter_0_reg_476_reg[0] ),
        .O(ap_enable_reg_pp0_iter17_reg_0));
  LUT4 #(
    .INIT(16'h8000)) 
    mem_reg_i_1
       (.I0(\first_iter_0_reg_476_reg[0] ),
        .I1(and_ln40_reg_1145_pp0_iter21_reg),
        .I2(ap_enable_reg_pp0_iter22),
        .I3(I_CH0_WREADY),
        .O(we));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT5 #(
    .INIT(32'h0B000000)) 
    \q0[7]_i_1 
       (.I0(and_ln40_reg_1145_pp0_iter16_reg),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter17),
        .I4(\first_iter_0_reg_476_reg[0] ),
        .O(\and_ln40_reg_1145_pp0_iter16_reg_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT5 #(
    .INIT(32'h58000000)) 
    \q0[7]_i_1__0 
       (.I0(Q[1]),
        .I1(and_ln40_reg_1145_pp0_iter16_reg),
        .I2(Q[0]),
        .I3(ap_enable_reg_pp0_iter17),
        .I4(\first_iter_0_reg_476_reg[0] ),
        .O(\trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[1]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT5 #(
    .INIT(32'hF4000000)) 
    \q0[7]_i_1__1 
       (.I0(Q[0]),
        .I1(and_ln40_reg_1145_pp0_iter16_reg),
        .I2(Q[1]),
        .I3(ap_enable_reg_pp0_iter17),
        .I4(\first_iter_0_reg_476_reg[0] ),
        .O(\trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT5 #(
    .INIT(32'h0080C080)) 
    \q0[7]_i_1__2 
       (.I0(and_ln40_reg_1145_pp0_iter14_reg),
        .I1(ap_enable_reg_pp0_iter15),
        .I2(\first_iter_0_reg_476_reg[0] ),
        .I3(\q0_reg[7] [0]),
        .I4(\q0_reg[7] [1]),
        .O(\and_ln40_reg_1145_pp0_iter14_reg_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT5 #(
    .INIT(32'h08880008)) 
    \q0[7]_i_1__3 
       (.I0(\first_iter_0_reg_476_reg[0] ),
        .I1(ap_enable_reg_pp0_iter15),
        .I2(\q0_reg[7] [0]),
        .I3(\q0_reg[7] [1]),
        .I4(and_ln40_reg_1145_pp0_iter14_reg),
        .O(ap_enable_reg_pp0_iter15_reg));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT5 #(
    .INIT(32'h088A0000)) 
    \q0[7]_i_1__4 
       (.I0(ap_enable_reg_pp0_iter13),
        .I1(and_ln40_reg_1145_pp0_iter12_reg),
        .I2(trunc_ln31_1_reg_1172[0]),
        .I3(trunc_ln31_1_reg_1172[1]),
        .I4(\first_iter_0_reg_476_reg[0] ),
        .O(ap_enable_reg_pp0_iter13_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT5 #(
    .INIT(32'h00808880)) 
    \q0[7]_i_1__5 
       (.I0(\first_iter_0_reg_476_reg[0] ),
        .I1(ap_enable_reg_pp0_iter13),
        .I2(and_ln40_reg_1145_pp0_iter12_reg),
        .I3(trunc_ln31_1_reg_1172[0]),
        .I4(trunc_ln31_1_reg_1172[1]),
        .O(ap_enable_reg_pp0_iter13_reg_1));
  LUT4 #(
    .INIT(16'hA800)) 
    \q0[7]_i_1__6 
       (.I0(\first_iter_0_reg_476_reg[0] ),
        .I1(\q0_reg[7] [1]),
        .I2(and_ln40_reg_1145_pp0_iter14_reg),
        .I3(ap_enable_reg_pp0_iter15),
        .O(\trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1]_2 ));
  LUT4 #(
    .INIT(16'hA800)) 
    \q0[7]_i_1__7 
       (.I0(\first_iter_0_reg_476_reg[0] ),
        .I1(trunc_ln31_1_reg_1172[1]),
        .I2(and_ln40_reg_1145_pp0_iter12_reg),
        .I3(ap_enable_reg_pp0_iter13),
        .O(\trunc_ln31_1_reg_1172_reg[1]__0_1 ));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \q1[7]_i_1__1 
       (.I0(\first_iter_0_reg_476_reg[0] ),
        .I1(ap_enable_reg_pp0_iter16),
        .O(ap_enable_reg_pp0_iter16_reg));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    ram_reg_0_15_0_0_i_1
       (.I0(ram_reg_0_15_0_0__6),
        .I1(ram_reg_0_15_0_0__6_0),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\first_iter_0_reg_476_reg[0] ),
        .I5(ap_enable_reg_pp0_iter17),
        .O(\trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[1] ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    ram_reg_0_15_0_0_i_1__0
       (.I0(ram_reg_0_15_0_0__6_1),
        .I1(ram_reg_0_15_0_0__6_2),
        .I2(\first_iter_0_reg_476_reg[0] ),
        .I3(ap_enable_reg_pp0_iter17),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(ap_enable_reg_pp0_iter17_reg));
  LUT5 #(
    .INIT(32'h40000000)) 
    ram_reg_0_15_0_0_i_1__1
       (.I0(ram_reg_0_15_0_0__6_3),
        .I1(ram_reg_0_15_0_0__6_4),
        .I2(Q[1]),
        .I3(\first_iter_0_reg_476_reg[0] ),
        .I4(ap_enable_reg_pp0_iter17),
        .O(\trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h0004000000000000)) 
    ram_reg_0_15_0_0_i_1__2
       (.I0(ram_reg_0_15_0_0__6_5),
        .I1(ram_reg_0_31_0_0__5),
        .I2(\q0_reg[7] [1]),
        .I3(\q0_reg[7] [0]),
        .I4(\first_iter_0_reg_476_reg[0] ),
        .I5(ap_enable_reg_pp0_iter15),
        .O(\trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1] ));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    ram_reg_0_15_0_0_i_1__3
       (.I0(ram_reg_0_15_0_0__6_6),
        .I1(ram_reg_0_31_0_0__5_0),
        .I2(\q0_reg[7] [1]),
        .I3(\q0_reg[7] [0]),
        .I4(\first_iter_0_reg_476_reg[0] ),
        .I5(ap_enable_reg_pp0_iter15),
        .O(\trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1]_0 ));
  LUT5 #(
    .INIT(32'h40000000)) 
    ram_reg_0_15_0_0_i_1__4
       (.I0(ram_reg_0_15_0_0__6_7),
        .I1(ram_reg_0_31_0_0__5_1),
        .I2(\q0_reg[7] [1]),
        .I3(\first_iter_0_reg_476_reg[0] ),
        .I4(ap_enable_reg_pp0_iter15),
        .O(\trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1]_1 ));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    ram_reg_0_15_0_0_i_1__5
       (.I0(ram_reg_0_15_0_0__6_8),
        .I1(ram_reg_0_31_0_0__5_2),
        .I2(\first_iter_0_reg_476_reg[0] ),
        .I3(ap_enable_reg_pp0_iter13),
        .I4(trunc_ln31_1_reg_1172[1]),
        .I5(trunc_ln31_1_reg_1172[0]),
        .O(ap_enable_reg_pp0_iter13_reg));
  LUT6 #(
    .INIT(64'h0400000000000000)) 
    ram_reg_0_15_0_0_i_1__6
       (.I0(ram_reg_0_15_0_0__6_9),
        .I1(ram_reg_0_31_0_0__5_3),
        .I2(trunc_ln31_1_reg_1172[1]),
        .I3(trunc_ln31_1_reg_1172[0]),
        .I4(\first_iter_0_reg_476_reg[0] ),
        .I5(ap_enable_reg_pp0_iter13),
        .O(\trunc_ln31_1_reg_1172_reg[1]__0 ));
  LUT5 #(
    .INIT(32'h40000000)) 
    ram_reg_0_15_0_0_i_1__7
       (.I0(address0[0]),
        .I1(address0[1]),
        .I2(trunc_ln31_1_reg_1172[1]),
        .I3(\first_iter_0_reg_476_reg[0] ),
        .I4(ap_enable_reg_pp0_iter13),
        .O(\trunc_ln31_1_reg_1172_reg[1]__0_0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    ram_reg_0_31_0_0_i_1
       (.I0(ap_enable_reg_pp0_iter15),
        .I1(\first_iter_0_reg_476_reg[0] ),
        .I2(\q0_reg[7] [1]),
        .I3(ram_reg_0_31_0_0__5_1),
        .O(ap_enable_reg_pp0_iter15_reg_0));
  LUT5 #(
    .INIT(32'h00000080)) 
    ram_reg_0_31_0_0_i_1__0
       (.I0(ap_enable_reg_pp0_iter15),
        .I1(\first_iter_0_reg_476_reg[0] ),
        .I2(\q0_reg[7] [0]),
        .I3(\q0_reg[7] [1]),
        .I4(ram_reg_0_31_0_0__5_0),
        .O(ap_enable_reg_pp0_iter15_reg_1));
  LUT5 #(
    .INIT(32'h00000008)) 
    ram_reg_0_31_0_0_i_1__1
       (.I0(ap_enable_reg_pp0_iter15),
        .I1(\first_iter_0_reg_476_reg[0] ),
        .I2(\q0_reg[7] [0]),
        .I3(\q0_reg[7] [1]),
        .I4(ram_reg_0_31_0_0__5),
        .O(ap_enable_reg_pp0_iter15_reg_2));
  LUT5 #(
    .INIT(32'h00001000)) 
    ram_reg_0_31_0_0_i_1__2
       (.I0(trunc_ln31_1_reg_1172[0]),
        .I1(trunc_ln31_1_reg_1172[1]),
        .I2(ap_enable_reg_pp0_iter13),
        .I3(\first_iter_0_reg_476_reg[0] ),
        .I4(ram_reg_0_31_0_0__5_2),
        .O(\trunc_ln31_1_reg_1172_reg[0]__0 ));
  LUT4 #(
    .INIT(16'h0080)) 
    ram_reg_0_31_0_0_i_1__3
       (.I0(ap_enable_reg_pp0_iter13),
        .I1(\first_iter_0_reg_476_reg[0] ),
        .I2(trunc_ln31_1_reg_1172[1]),
        .I3(address0[1]),
        .O(ap_enable_reg_pp0_iter13_reg_2));
  LUT5 #(
    .INIT(32'h00000080)) 
    ram_reg_0_31_0_0_i_1__4
       (.I0(ap_enable_reg_pp0_iter13),
        .I1(\first_iter_0_reg_476_reg[0] ),
        .I2(trunc_ln31_1_reg_1172[0]),
        .I3(trunc_ln31_1_reg_1172[1]),
        .I4(ram_reg_0_31_0_0__5_3),
        .O(ap_enable_reg_pp0_iter13_reg_3));
  LUT4 #(
    .INIT(16'h0080)) 
    ram_reg_0_31_0_0_i_1__5
       (.I0(ap_enable_reg_pp0_iter17),
        .I1(\first_iter_0_reg_476_reg[0] ),
        .I2(Q[1]),
        .I3(ram_reg_0_31_0_0__5_4),
        .O(ap_enable_reg_pp0_iter17_reg_1));
  LUT5 #(
    .INIT(32'h00000008)) 
    ram_reg_0_31_0_0_i_1__6
       (.I0(ap_enable_reg_pp0_iter17),
        .I1(\first_iter_0_reg_476_reg[0] ),
        .I2(ram_reg_0_31_0_0__5_4),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(ap_enable_reg_pp0_iter17_reg_2));
  LUT5 #(
    .INIT(32'h00000800)) 
    ram_reg_0_31_0_0_i_1__7
       (.I0(ap_enable_reg_pp0_iter17),
        .I1(\first_iter_0_reg_476_reg[0] ),
        .I2(ram_reg_0_31_0_0__5_4),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(ap_enable_reg_pp0_iter17_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT5 #(
    .INIT(32'h08008000)) 
    \reg_499[7]_i_1 
       (.I0(and_ln40_reg_1145_pp0_iter13_reg),
        .I1(ap_enable_reg_pp0_iter14),
        .I2(\reg_499_reg[0] [0]),
        .I3(\first_iter_0_reg_476_reg[0] ),
        .I4(\reg_499_reg[0] [1]),
        .O(\and_ln40_reg_1145_pp0_iter13_reg_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    \reg_503[7]_i_1 
       (.I0(and_ln40_reg_1145_pp0_iter13_reg),
        .I1(ap_enable_reg_pp0_iter14),
        .I2(\reg_499_reg[0] [0]),
        .I3(\first_iter_0_reg_476_reg[0] ),
        .O(\and_ln40_reg_1145_pp0_iter13_reg_reg[0]_0 ));
  LUT4 #(
    .INIT(16'h0800)) 
    \reg_507[7]_i_1 
       (.I0(and_ln40_reg_1145_pp0_iter13_reg),
        .I1(ap_enable_reg_pp0_iter14),
        .I2(\reg_499_reg[0] [1]),
        .I3(\first_iter_0_reg_476_reg[0] ),
        .O(\and_ln40_reg_1145_pp0_iter13_reg_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT5 #(
    .INIT(32'h00808000)) 
    \reg_511[7]_i_1 
       (.I0(\first_iter_0_reg_476_reg[0] ),
        .I1(ap_enable_reg_pp0_iter16),
        .I2(and_ln40_reg_1145_pp0_iter15_reg),
        .I3(\reg_519_reg[0] [1]),
        .I4(\reg_519_reg[0] [0]),
        .O(ap_enable_reg_pp0_iter16_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \reg_515[7]_i_1 
       (.I0(and_ln40_reg_1145_pp0_iter15_reg),
        .I1(ap_enable_reg_pp0_iter16),
        .I2(\first_iter_0_reg_476_reg[0] ),
        .I3(\reg_519_reg[0] [0]),
        .O(\and_ln40_reg_1145_pp0_iter15_reg_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT4 #(
    .INIT(16'h4000)) 
    \reg_519[7]_i_1 
       (.I0(\reg_519_reg[0] [1]),
        .I1(and_ln40_reg_1145_pp0_iter15_reg),
        .I2(ap_enable_reg_pp0_iter16),
        .I3(\first_iter_0_reg_476_reg[0] ),
        .O(\trunc_ln31_1_reg_1172_pp0_iter15_reg_reg[1] ));
  LUT5 #(
    .INIT(32'h0000AA2A)) 
    \run_proc[1].remd_tmp[2][1]_i_1 
       (.I0(\run_proc[1].remd_tmp[2][1]_i_3_n_0 ),
        .I1(\first_iter_0_reg_476_reg[0]_0 ),
        .I2(ap_enable_reg_pp0_iter1),
        .I3(I_CH0_ARREADY),
        .I4(\run_proc[0].remd_tmp_reg[1][0]__0 ),
        .O(\first_iter_0_reg_476_reg[0] ));
  LUT5 #(
    .INIT(32'hBFBF00BF)) 
    \run_proc[1].remd_tmp[2][1]_i_3 
       (.I0(I_CH0_AWREADY),
        .I1(ap_enable_reg_pp0_iter21),
        .I2(first_iter_0_reg_476_pp0_iter20_reg),
        .I3(ap_enable_reg_pp0_iter9),
        .I4(I_CH0_RVALID),
        .O(\run_proc[1].remd_tmp[2][1]_i_3_n_0 ));
endmodule

(* ORIG_REF_NAME = "conv2d_edge_gmem1_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_fifo__parameterized10
   (\fifo_depth_gt1_gen.dout_reg[0] ,
    wrsp_ready,
    wrsp_valid,
    we,
    \fifo_depth_gt1_gen.dout_reg[0]_0 ,
    ap_clk,
    \fifo_depth_gt1_gen.dout_reg[0]_1 ,
    if_empty_n,
    AWREADY_Dummy,
    \fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ,
    \fifo_depth_gt1_gen.mOutPtr_reg[0]_1 ,
    dout_vld_reg_0,
    dout_vld_reg_1,
    last_resp);
  output \fifo_depth_gt1_gen.dout_reg[0] ;
  output wrsp_ready;
  output wrsp_valid;
  input we;
  input \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  input ap_clk;
  input \fifo_depth_gt1_gen.dout_reg[0]_1 ;
  input if_empty_n;
  input AWREADY_Dummy;
  input \fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ;
  input \fifo_depth_gt1_gen.mOutPtr_reg[0]_1 ;
  input dout_vld_reg_0;
  input [0:0]dout_vld_reg_1;
  input last_resp;

  wire AWREADY_Dummy;
  wire ap_clk;
  wire dout_vld_reg_0;
  wire [0:0]dout_vld_reg_1;
  wire empty_n;
  wire \fifo_depth_gt1_gen.dout_reg[0] ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_1 ;
  wire \fifo_depth_gt1_gen.empty_n_reg_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_i_2__4_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[0]_i_1__4_n_0 ;
  wire [4:0]\fifo_depth_gt1_gen.mOutPtr_reg ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg[0]_1 ;
  wire \fifo_srl_gen.U_ffo_srl_n_10 ;
  wire \fifo_srl_gen.U_ffo_srl_n_11 ;
  wire \fifo_srl_gen.U_ffo_srl_n_12 ;
  wire \fifo_srl_gen.U_ffo_srl_n_3 ;
  wire \fifo_srl_gen.U_ffo_srl_n_6 ;
  wire \fifo_srl_gen.U_ffo_srl_n_7 ;
  wire \fifo_srl_gen.U_ffo_srl_n_8 ;
  wire \fifo_srl_gen.U_ffo_srl_n_9 ;
  wire \fifo_srl_gen.raddr[0]_i_1__2_n_0 ;
  wire \fifo_srl_gen.raddr[3]_i_3__2_n_0 ;
  wire [3:0]\fifo_srl_gen.raddr_reg ;
  wire if_empty_n;
  wire last_resp;
  wire [4:1]p_0_in;
  wire we;
  wire wrsp_ready;
  wire wrsp_valid;

  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fifo_srl_gen.U_ffo_srl_n_12 ),
        .Q(wrsp_valid),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.empty_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_srl_gen.U_ffo_srl_n_7 ),
        .Q(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \fifo_depth_gt1_gen.full_n_i_2__4 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [4]),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .O(\fifo_depth_gt1_gen.full_n_i_2__4_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_depth_gt1_gen.full_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_srl_gen.U_ffo_srl_n_6 ),
        .Q(wrsp_ready),
        .S(\fifo_depth_gt1_gen.dout_reg[0]_1 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_depth_gt1_gen.mOutPtr[0]_i_1__4 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .O(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__4_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(p_0_in[1]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_srl_gen.U_ffo_srl_n_3 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(p_0_in[3]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(p_0_in[4]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [4]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_1 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_srl__parameterized5 \fifo_srl_gen.U_ffo_srl 
       (.AWREADY_Dummy(AWREADY_Dummy),
        .D({p_0_in[4:3],\fifo_srl_gen.U_ffo_srl_n_3 ,p_0_in[1]}),
        .E(empty_n),
        .Q(\fifo_srl_gen.raddr_reg ),
        .ap_clk(ap_clk),
        .dout_vld_reg(\fifo_srl_gen.U_ffo_srl_n_12 ),
        .dout_vld_reg_0(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .dout_vld_reg_1(dout_vld_reg_0),
        .dout_vld_reg_2(dout_vld_reg_1),
        .\fifo_depth_gt1_gen.dout_reg[0]_0 (\fifo_depth_gt1_gen.dout_reg[0] ),
        .\fifo_depth_gt1_gen.dout_reg[0]_1 (\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .\fifo_depth_gt1_gen.dout_reg[0]_2 (\fifo_depth_gt1_gen.dout_reg[0]_1 ),
        .\fifo_depth_gt1_gen.empty_n_reg (\fifo_depth_gt1_gen.mOutPtr_reg ),
        .\fifo_depth_gt1_gen.full_n_reg (\fifo_depth_gt1_gen.full_n_i_2__4_n_0 ),
        .\fifo_depth_gt1_gen.mOutPtr_reg[0] (\fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ),
        .\fifo_depth_gt1_gen.mOutPtr_reg[0]_0 (\fifo_depth_gt1_gen.mOutPtr_reg[0]_1 ),
        .\fifo_depth_gt1_gen.mOutPtr_reg[3] (\fifo_srl_gen.U_ffo_srl_n_6 ),
        .\fifo_depth_gt1_gen.mOutPtr_reg[3]_0 (\fifo_srl_gen.U_ffo_srl_n_7 ),
        .\fifo_srl_gen.raddr_reg[0] (\fifo_srl_gen.raddr[3]_i_3__2_n_0 ),
        .\fifo_srl_gen.raddr_reg[3] ({\fifo_srl_gen.U_ffo_srl_n_8 ,\fifo_srl_gen.U_ffo_srl_n_9 ,\fifo_srl_gen.U_ffo_srl_n_10 }),
        .\fifo_srl_gen.raddr_reg[3]_0 (\fifo_srl_gen.U_ffo_srl_n_11 ),
        .if_empty_n(if_empty_n),
        .last_resp(last_resp),
        .we(we),
        .wrsp_ready(wrsp_ready),
        .wrsp_valid(wrsp_valid));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_srl_gen.raddr[0]_i_1__2 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .O(\fifo_srl_gen.raddr[0]_i_1__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \fifo_srl_gen.raddr[3]_i_3__2 
       (.I0(\fifo_srl_gen.raddr_reg [1]),
        .I1(\fifo_srl_gen.raddr_reg [0]),
        .O(\fifo_srl_gen.raddr[3]_i_3__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[0] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_11 ),
        .D(\fifo_srl_gen.raddr[0]_i_1__2_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [0]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[1] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_11 ),
        .D(\fifo_srl_gen.U_ffo_srl_n_10 ),
        .Q(\fifo_srl_gen.raddr_reg [1]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[2] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_11 ),
        .D(\fifo_srl_gen.U_ffo_srl_n_9 ),
        .Q(\fifo_srl_gen.raddr_reg [2]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[3] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_11 ),
        .D(\fifo_srl_gen.U_ffo_srl_n_8 ),
        .Q(\fifo_srl_gen.raddr_reg [3]),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_1 ));
endmodule

(* ORIG_REF_NAME = "conv2d_edge_gmem1_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_fifo__parameterized10_11
   (\fifo_depth_gt1_gen.dout_reg[0] ,
    ost_resp_ready,
    dout_vld_reg_0,
    we,
    ost_ctrl_info,
    ap_clk,
    SR,
    \fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ,
    if_full_n_0,
    AWREADY_Dummy_1,
    AWVALID_Dummy,
    Q,
    wrsp_type,
    ursp_ready);
  output \fifo_depth_gt1_gen.dout_reg[0] ;
  output ost_resp_ready;
  output dout_vld_reg_0;
  input we;
  input ost_ctrl_info;
  input ap_clk;
  input [0:0]SR;
  input \fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ;
  input if_full_n_0;
  input AWREADY_Dummy_1;
  input AWVALID_Dummy;
  input [0:0]Q;
  input wrsp_type;
  input ursp_ready;

  wire AWREADY_Dummy_1;
  wire AWVALID_Dummy;
  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire dout_vld_reg_0;
  wire empty_n;
  wire \fifo_depth_gt1_gen.dout_reg[0] ;
  wire \fifo_depth_gt1_gen.empty_n_reg_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_i_2__8_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[0]_i_1__5_n_0 ;
  wire [4:0]\fifo_depth_gt1_gen.mOutPtr_reg ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ;
  wire \fifo_srl_gen.U_ffo_srl_n_10 ;
  wire \fifo_srl_gen.U_ffo_srl_n_11 ;
  wire \fifo_srl_gen.U_ffo_srl_n_13 ;
  wire \fifo_srl_gen.U_ffo_srl_n_2 ;
  wire \fifo_srl_gen.U_ffo_srl_n_3 ;
  wire \fifo_srl_gen.U_ffo_srl_n_6 ;
  wire \fifo_srl_gen.U_ffo_srl_n_7 ;
  wire \fifo_srl_gen.U_ffo_srl_n_8 ;
  wire \fifo_srl_gen.U_ffo_srl_n_9 ;
  wire \fifo_srl_gen.raddr[0]_i_1__6_n_0 ;
  wire \fifo_srl_gen.raddr[3]_i_3__6_n_0 ;
  wire [3:0]\fifo_srl_gen.raddr_reg ;
  wire if_full_n_0;
  wire need_wrsp;
  wire ost_ctrl_info;
  wire ost_resp_ready;
  wire [4:1]p_0_in__0;
  wire ursp_ready;
  wire we;
  wire wrsp_type;

  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fifo_srl_gen.U_ffo_srl_n_13 ),
        .Q(need_wrsp),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.empty_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_srl_gen.U_ffo_srl_n_7 ),
        .Q(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \fifo_depth_gt1_gen.full_n_i_2__8 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg [4]),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .O(\fifo_depth_gt1_gen.full_n_i_2__8_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_depth_gt1_gen.full_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_srl_gen.U_ffo_srl_n_6 ),
        .Q(ost_resp_ready),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_depth_gt1_gen.mOutPtr[0]_i_1__5 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .O(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__5_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(p_0_in__0[1]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_srl_gen.U_ffo_srl_n_3 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_srl_gen.U_ffo_srl_n_2 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(p_0_in__0[4]),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg [4]),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_srl__parameterized5_12 \fifo_srl_gen.U_ffo_srl 
       (.AWREADY_Dummy_1(AWREADY_Dummy_1),
        .AWVALID_Dummy(AWVALID_Dummy),
        .D({p_0_in__0[4],\fifo_srl_gen.U_ffo_srl_n_2 ,\fifo_srl_gen.U_ffo_srl_n_3 ,p_0_in__0[1]}),
        .E(empty_n),
        .Q(\fifo_srl_gen.raddr_reg ),
        .SR(SR),
        .ap_clk(ap_clk),
        .dout_vld_reg(dout_vld_reg_0),
        .dout_vld_reg_0(\fifo_srl_gen.U_ffo_srl_n_13 ),
        .dout_vld_reg_1(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .dout_vld_reg_2(Q),
        .\fifo_depth_gt1_gen.dout_reg[0]_0 (\fifo_depth_gt1_gen.dout_reg[0] ),
        .\fifo_depth_gt1_gen.full_n_reg (\fifo_depth_gt1_gen.full_n_i_2__8_n_0 ),
        .\fifo_depth_gt1_gen.mOutPtr_reg[0] (\fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ),
        .\fifo_depth_gt1_gen.mOutPtr_reg[3] (\fifo_srl_gen.U_ffo_srl_n_6 ),
        .\fifo_depth_gt1_gen.mOutPtr_reg[3]_0 (\fifo_srl_gen.U_ffo_srl_n_7 ),
        .\fifo_depth_gt1_gen.mOutPtr_reg[4] (\fifo_depth_gt1_gen.mOutPtr_reg ),
        .\fifo_srl_gen.raddr_reg[0] (\fifo_srl_gen.raddr[3]_i_3__6_n_0 ),
        .\fifo_srl_gen.raddr_reg[3] ({\fifo_srl_gen.U_ffo_srl_n_8 ,\fifo_srl_gen.U_ffo_srl_n_9 ,\fifo_srl_gen.U_ffo_srl_n_10 }),
        .\fifo_srl_gen.raddr_reg[3]_0 (\fifo_srl_gen.U_ffo_srl_n_11 ),
        .if_full_n_0(if_full_n_0),
        .need_wrsp(need_wrsp),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_resp_ready(ost_resp_ready),
        .ursp_ready(ursp_ready),
        .we(we),
        .wrsp_type(wrsp_type));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_srl_gen.raddr[0]_i_1__6 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .O(\fifo_srl_gen.raddr[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \fifo_srl_gen.raddr[3]_i_3__6 
       (.I0(\fifo_srl_gen.raddr_reg [1]),
        .I1(\fifo_srl_gen.raddr_reg [0]),
        .O(\fifo_srl_gen.raddr[3]_i_3__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[0] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_11 ),
        .D(\fifo_srl_gen.raddr[0]_i_1__6_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[1] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_11 ),
        .D(\fifo_srl_gen.U_ffo_srl_n_10 ),
        .Q(\fifo_srl_gen.raddr_reg [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[2] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_11 ),
        .D(\fifo_srl_gen.U_ffo_srl_n_9 ),
        .Q(\fifo_srl_gen.raddr_reg [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[3] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_11 ),
        .D(\fifo_srl_gen.U_ffo_srl_n_8 ),
        .Q(\fifo_srl_gen.raddr_reg [3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "conv2d_edge_gmem1_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_fifo__parameterized12
   (\fifo_depth_gt1_gen.full_n_reg_0 ,
    I_CH0_BVALID,
    \fifo_depth_gt1_gen.full_n_reg_1 ,
    ap_clk,
    wrsp_type,
    \fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ,
    last_resp,
    wrsp_valid,
    icmp_ln30_reg_1119_pp0_iter26_reg,
    ap_enable_reg_pp0_iter27,
    dout_vld_reg_0);
  output \fifo_depth_gt1_gen.full_n_reg_0 ;
  output I_CH0_BVALID;
  input \fifo_depth_gt1_gen.full_n_reg_1 ;
  input ap_clk;
  input wrsp_type;
  input [0:0]\fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ;
  input last_resp;
  input wrsp_valid;
  input icmp_ln30_reg_1119_pp0_iter26_reg;
  input ap_enable_reg_pp0_iter27;
  input dout_vld_reg_0;

  wire I_CH0_BVALID;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter27;
  wire dout_vld_i_1__8_n_0;
  wire dout_vld_reg_0;
  wire empty_n;
  wire \fifo_depth_gt1_gen.empty_n_i_1__9_n_0 ;
  wire \fifo_depth_gt1_gen.empty_n_reg_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_i_1__11_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_reg_0 ;
  wire \fifo_depth_gt1_gen.full_n_reg_1 ;
  wire \fifo_depth_gt1_gen.mOutPtr[0]_i_1__12_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[1]_i_1__7_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[2]_i_2__0_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[2]_i_4_n_0 ;
  wire [0:0]\fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ;
  wire icmp_ln30_reg_1119_pp0_iter26_reg;
  wire last_resp;
  wire re;
  wire wrsp_type;
  wire wrsp_valid;

  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT5 #(
    .INIT(32'hFFFF2AAA)) 
    dout_vld_i_1__8
       (.I0(I_CH0_BVALID),
        .I1(dout_vld_reg_0),
        .I2(ap_enable_reg_pp0_iter27),
        .I3(icmp_ln30_reg_1119_pp0_iter26_reg),
        .I4(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .O(dout_vld_i_1__8_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__8_n_0),
        .Q(I_CH0_BVALID),
        .R(\fifo_depth_gt1_gen.full_n_reg_1 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'hFFEF)) 
    \fifo_depth_gt1_gen.empty_n_i_1__9 
       (.I0(\fifo_depth_gt1_gen.mOutPtr[2]_i_4_n_0 ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .O(\fifo_depth_gt1_gen.empty_n_i_1__9_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.empty_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.empty_n_i_1__9_n_0 ),
        .Q(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .R(\fifo_depth_gt1_gen.full_n_reg_1 ));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \fifo_depth_gt1_gen.full_n_i_1__11 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr[2]_i_4_n_0 ),
        .O(\fifo_depth_gt1_gen.full_n_i_1__11_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_depth_gt1_gen.full_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.full_n_i_1__11_n_0 ),
        .Q(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .S(\fifo_depth_gt1_gen.full_n_reg_1 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_depth_gt1_gen.mOutPtr[0]_i_1__12 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \fifo_depth_gt1_gen.mOutPtr[1]_i_1__7 
       (.I0(\fifo_depth_gt1_gen.mOutPtr[2]_i_4_n_0 ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'h5DDDFFFFA2220000)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_1__5 
       (.I0(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I1(wrsp_type),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ),
        .I3(last_resp),
        .I4(wrsp_valid),
        .I5(re),
        .O(empty_n));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_2__0 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr[2]_i_4_n_0 ),
        .O(\fifo_depth_gt1_gen.mOutPtr[2]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT5 #(
    .INIT(32'h8000AAAA)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_3 
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I1(icmp_ln30_reg_1119_pp0_iter26_reg),
        .I2(ap_enable_reg_pp0_iter27),
        .I3(dout_vld_reg_0),
        .I4(I_CH0_BVALID),
        .O(re));
  LUT6 #(
    .INIT(64'h00000000A2220000)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_4 
       (.I0(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I1(wrsp_type),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ),
        .I3(last_resp),
        .I4(wrsp_valid),
        .I5(re),
        .O(\fifo_depth_gt1_gen.mOutPtr[2]_i_4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__12_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .R(\fifo_depth_gt1_gen.full_n_reg_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__7_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .R(\fifo_depth_gt1_gen.full_n_reg_1 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[2]_i_2__0_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .R(\fifo_depth_gt1_gen.full_n_reg_1 ));
endmodule

(* ORIG_REF_NAME = "conv2d_edge_gmem1_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_fifo__parameterized16
   (if_full_n_0,
    if_empty_n,
    ap_rst_n_0,
    if_read6_out,
    \bus_wide_gen.data_valid_reg ,
    \bus_wide_gen.data_valid_reg_0 ,
    \bus_wide_gen.data_valid_reg_1 ,
    \bus_wide_gen.offset_valid_reg ,
    re,
    SR,
    E,
    ap_clk,
    ap_rst_n,
    \fifo_depth_gt1_gen.mOutPtr_reg[4]_0 ,
    WVALID_Dummy,
    out_TOP_WREADY,
    \bus_wide_gen.data_gen[3].data_buf_reg[31] ,
    \bus_wide_gen.data_gen[3].data_buf_reg[31]_0 ,
    p_0_in26_in,
    \bus_wide_gen.data_gen[1].data_buf_reg[15] ,
    \bus_wide_gen.len_cnt_buf[0]_i_4 ,
    we,
    Q,
    \fifo_depth_gt1_gen.dout_reg[3] ,
    in);
  output if_full_n_0;
  output if_empty_n;
  output [0:0]ap_rst_n_0;
  output if_read6_out;
  output [0:0]\bus_wide_gen.data_valid_reg ;
  output [0:0]\bus_wide_gen.data_valid_reg_0 ;
  output [0:0]\bus_wide_gen.data_valid_reg_1 ;
  output \bus_wide_gen.offset_valid_reg ;
  output re;
  input [0:0]SR;
  input [0:0]E;
  input ap_clk;
  input ap_rst_n;
  input \fifo_depth_gt1_gen.mOutPtr_reg[4]_0 ;
  input WVALID_Dummy;
  input out_TOP_WREADY;
  input \bus_wide_gen.data_gen[3].data_buf_reg[31] ;
  input \bus_wide_gen.data_gen[3].data_buf_reg[31]_0 ;
  input p_0_in26_in;
  input \bus_wide_gen.data_gen[1].data_buf_reg[15] ;
  input \bus_wide_gen.len_cnt_buf[0]_i_4 ;
  input we;
  input [7:0]Q;
  input [0:0]\fifo_depth_gt1_gen.dout_reg[3] ;
  input [3:0]in;

  wire [0:0]E;
  wire [7:0]Q;
  wire [0:0]SR;
  wire WVALID_Dummy;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire \bus_wide_gen.data_gen[1].data_buf_reg[15] ;
  wire \bus_wide_gen.data_gen[3].data_buf_reg[31] ;
  wire \bus_wide_gen.data_gen[3].data_buf_reg[31]_0 ;
  wire [0:0]\bus_wide_gen.data_valid_reg ;
  wire [0:0]\bus_wide_gen.data_valid_reg_0 ;
  wire [0:0]\bus_wide_gen.data_valid_reg_1 ;
  wire \bus_wide_gen.len_cnt_buf[0]_i_4 ;
  wire \bus_wide_gen.offset_valid_reg ;
  wire empty_n;
  wire [0:0]\fifo_depth_gt1_gen.dout_reg[3] ;
  wire \fifo_depth_gt1_gen.empty_n_reg_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_i_2__5_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[0]_i_1__10_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[1]_i_1__6_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[2]_i_1__9_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[3]_i_1__9_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[4]_i_2__1_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg[4]_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ;
  wire \fifo_srl_gen.U_ffo_srl_n_4 ;
  wire \fifo_srl_gen.U_ffo_srl_n_5 ;
  wire \fifo_srl_gen.raddr[0]_i_1__3_n_0 ;
  wire \fifo_srl_gen.raddr[1]_i_1__3_n_0 ;
  wire \fifo_srl_gen.raddr[2]_i_1__3_n_0 ;
  wire \fifo_srl_gen.raddr[3]_i_2__3_n_0 ;
  wire \fifo_srl_gen.raddr[3]_i_3__3_n_0 ;
  wire [3:0]\fifo_srl_gen.raddr_reg ;
  wire full_n0;
  wire if_empty_n;
  wire if_full_n_0;
  wire if_read6_out;
  wire [3:0]in;
  wire out_TOP_WREADY;
  wire p_0_in26_in;
  wire re;
  wire we;

  LUT5 #(
    .INIT(32'h0000D5DD)) 
    \bus_wide_gen.data_gen[1].data_buf[15]_i_2 
       (.I0(WVALID_Dummy),
        .I1(if_empty_n),
        .I2(out_TOP_WREADY),
        .I3(\bus_wide_gen.data_gen[3].data_buf_reg[31] ),
        .I4(\bus_wide_gen.data_gen[1].data_buf_reg[15] ),
        .O(\bus_wide_gen.data_valid_reg_1 ));
  LUT5 #(
    .INIT(32'hD5DD0000)) 
    \bus_wide_gen.data_gen[2].data_buf[23]_i_2 
       (.I0(WVALID_Dummy),
        .I1(if_empty_n),
        .I2(out_TOP_WREADY),
        .I3(\bus_wide_gen.data_gen[3].data_buf_reg[31] ),
        .I4(p_0_in26_in),
        .O(\bus_wide_gen.data_valid_reg_0 ));
  LUT5 #(
    .INIT(32'h0000D5DD)) 
    \bus_wide_gen.data_gen[3].data_buf[31]_i_2 
       (.I0(WVALID_Dummy),
        .I1(if_empty_n),
        .I2(out_TOP_WREADY),
        .I3(\bus_wide_gen.data_gen[3].data_buf_reg[31] ),
        .I4(\bus_wide_gen.data_gen[3].data_buf_reg[31]_0 ),
        .O(\bus_wide_gen.data_valid_reg ));
  LUT5 #(
    .INIT(32'h5DDD5D5D)) 
    \bus_wide_gen.len_cnt_buf[0]_i_9 
       (.I0(\bus_wide_gen.len_cnt_buf[0]_i_4 ),
        .I1(WVALID_Dummy),
        .I2(if_empty_n),
        .I3(out_TOP_WREADY),
        .I4(\bus_wide_gen.data_gen[3].data_buf_reg[31] ),
        .O(\bus_wide_gen.offset_valid_reg ));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(\fifo_srl_gen.U_ffo_srl_n_5 ),
        .Q(if_empty_n),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \fifo_depth_gt1_gen.empty_n_i_1__8 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg[4]_0 ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(empty_n));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.empty_n_reg 
       (.C(ap_clk),
        .CE(E),
        .D(empty_n),
        .Q(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \fifo_depth_gt1_gen.full_n_i_2__5 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .O(\fifo_depth_gt1_gen.full_n_i_2__5_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_depth_gt1_gen.full_n_reg 
       (.C(ap_clk),
        .CE(E),
        .D(full_n0),
        .Q(if_full_n_0),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_depth_gt1_gen.mOutPtr[0]_i_1__10 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__10_n_0 ));
  LUT3 #(
    .INIT(8'h69)) 
    \fifo_depth_gt1_gen.mOutPtr[1]_i_1__6 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg[4]_0 ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_1__9 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg[4]_0 ),
        .O(\fifo_depth_gt1_gen.mOutPtr[2]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \fifo_depth_gt1_gen.mOutPtr[3]_i_1__9 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg[4]_0 ),
        .O(\fifo_depth_gt1_gen.mOutPtr[3]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_2__1 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg[4]_0 ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[4]_i_2__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__10_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__6_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\fifo_depth_gt1_gen.mOutPtr[2]_i_1__9_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\fifo_depth_gt1_gen.mOutPtr[3]_i_1__9_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(\fifo_depth_gt1_gen.mOutPtr[4]_i_2__1_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_srl__parameterized11 \fifo_srl_gen.U_ffo_srl 
       (.E(re),
        .Q(\fifo_srl_gen.raddr_reg ),
        .SR(SR),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(ap_rst_n_0),
        .dout_vld_reg(\fifo_srl_gen.U_ffo_srl_n_5 ),
        .dout_vld_reg_0(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .\fifo_depth_gt1_gen.dout[3]_i_2_0 (Q),
        .\fifo_depth_gt1_gen.dout_reg[3]_0 (if_empty_n),
        .\fifo_depth_gt1_gen.dout_reg[3]_1 (\fifo_depth_gt1_gen.dout_reg[3] ),
        .\fifo_depth_gt1_gen.full_n_reg (\fifo_depth_gt1_gen.full_n_i_2__5_n_0 ),
        .\fifo_srl_gen.raddr_reg[0] (\fifo_srl_gen.raddr[3]_i_3__3_n_0 ),
        .\fifo_srl_gen.raddr_reg[3] (\fifo_srl_gen.U_ffo_srl_n_4 ),
        .full_n0(full_n0),
        .in(in),
        .\len_cnt_reg[2] (if_read6_out),
        .we(we));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_srl_gen.raddr[0]_i_1__3 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .O(\fifo_srl_gen.raddr[0]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \fifo_srl_gen.raddr[1]_i_1__3 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg[4]_0 ),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I2(\fifo_srl_gen.raddr_reg [0]),
        .I3(\fifo_srl_gen.raddr_reg [1]),
        .O(\fifo_srl_gen.raddr[1]_i_1__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT5 #(
    .INIT(32'h7F80EA15)) 
    \fifo_srl_gen.raddr[2]_i_1__3 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg[4]_0 ),
        .I3(\fifo_srl_gen.raddr_reg [2]),
        .I4(\fifo_srl_gen.raddr_reg [1]),
        .O(\fifo_srl_gen.raddr[2]_i_1__3_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAA9A9A9)) 
    \fifo_srl_gen.raddr[3]_i_2__3 
       (.I0(\fifo_srl_gen.raddr_reg [3]),
        .I1(\fifo_srl_gen.raddr_reg [1]),
        .I2(\fifo_srl_gen.raddr_reg [0]),
        .I3(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg[4]_0 ),
        .I5(\fifo_srl_gen.raddr_reg [2]),
        .O(\fifo_srl_gen.raddr[3]_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \fifo_srl_gen.raddr[3]_i_3__3 
       (.I0(\fifo_srl_gen.raddr_reg [1]),
        .I1(\fifo_srl_gen.raddr_reg [0]),
        .O(\fifo_srl_gen.raddr[3]_i_3__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[0] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_4 ),
        .D(\fifo_srl_gen.raddr[0]_i_1__3_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[1] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_4 ),
        .D(\fifo_srl_gen.raddr[1]_i_1__3_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[2] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_4 ),
        .D(\fifo_srl_gen.raddr[2]_i_1__3_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[3] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.U_ffo_srl_n_4 ),
        .D(\fifo_srl_gen.raddr[3]_i_2__3_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "conv2d_edge_gmem1_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_fifo__parameterized18
   (\fifo_depth_gt1_gen.full_n_reg_0 ,
    if_empty_n_0,
    Q,
    SR,
    ap_clk,
    AWVALID_Dummy,
    \aggressive_gen.rs_req_ready ,
    \fifo_depth_gt1_gen.dout_reg[2] ,
    in);
  output \fifo_depth_gt1_gen.full_n_reg_0 ;
  output if_empty_n_0;
  output [65:0]Q;
  input [0:0]SR;
  input ap_clk;
  input AWVALID_Dummy;
  input \aggressive_gen.rs_req_ready ;
  input \fifo_depth_gt1_gen.dout_reg[2] ;
  input [65:0]in;

  wire AWVALID_Dummy;
  wire [65:0]Q;
  wire [0:0]SR;
  wire \aggressive_gen.rs_req_ready ;
  wire ap_clk;
  wire dout_vld_i_1__10_n_0;
  wire empty_n;
  wire \fifo_depth_gt1_gen.dout_reg[2] ;
  wire \fifo_depth_gt1_gen.empty_n_i_1__11_n_0 ;
  wire \fifo_depth_gt1_gen.empty_n_reg_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_i_1__9_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_i_2__6_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_reg_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[0]_i_1__9_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[1]_i_1__9_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[2]_i_1__11_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[3]_i_1__7_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[4]_i_2__2_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[4]_i_3__2_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ;
  wire \fifo_srl_gen.raddr[0]_i_1__4_n_0 ;
  wire \fifo_srl_gen.raddr[1]_i_1__5_n_0 ;
  wire \fifo_srl_gen.raddr[2]_i_1__5_n_0 ;
  wire \fifo_srl_gen.raddr[3]_i_1__5_n_0 ;
  wire \fifo_srl_gen.raddr[3]_i_2__5_n_0 ;
  wire \fifo_srl_gen.raddr[3]_i_3__4_n_0 ;
  wire [3:0]\fifo_srl_gen.raddr_reg ;
  wire if_empty_n_0;
  wire [65:0]in;
  wire re;
  wire we;

  LUT4 #(
    .INIT(16'hFF8A)) 
    dout_vld_i_1__10
       (.I0(if_empty_n_0),
        .I1(\fifo_depth_gt1_gen.dout_reg[2] ),
        .I2(\aggressive_gen.rs_req_ready ),
        .I3(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .O(dout_vld_i_1__10_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__10_n_0),
        .Q(if_empty_n_0),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \fifo_depth_gt1_gen.empty_n_i_1__11 
       (.I0(\fifo_depth_gt1_gen.mOutPtr[4]_i_3__2_n_0 ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .O(\fifo_depth_gt1_gen.empty_n_i_1__11_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.empty_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.empty_n_i_1__11_n_0 ),
        .Q(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .R(SR));
  LUT4 #(
    .INIT(16'h3F40)) 
    \fifo_depth_gt1_gen.full_n_i_1__9 
       (.I0(\fifo_depth_gt1_gen.full_n_i_2__6_n_0 ),
        .I1(AWVALID_Dummy),
        .I2(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I3(re),
        .O(\fifo_depth_gt1_gen.full_n_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \fifo_depth_gt1_gen.full_n_i_2__6 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .O(\fifo_depth_gt1_gen.full_n_i_2__6_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_depth_gt1_gen.full_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.full_n_i_1__9_n_0 ),
        .Q(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_depth_gt1_gen.mOutPtr[0]_i_1__9 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT5 #(
    .INIT(32'hBF4040BF)) 
    \fifo_depth_gt1_gen.mOutPtr[1]_i_1__9 
       (.I0(re),
        .I1(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I2(AWVALID_Dummy),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__9_n_0 ));
  LUT6 #(
    .INIT(64'hA96AA9A9A9A9A9A9)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_1__11 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I3(re),
        .I4(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I5(AWVALID_Dummy),
        .O(\fifo_depth_gt1_gen.mOutPtr[2]_i_1__11_n_0 ));
  LUT6 #(
    .INIT(64'hAAA96AAAAAA9AAA9)) 
    \fifo_depth_gt1_gen.mOutPtr[3]_i_1__7 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I4(re),
        .I5(we),
        .O(\fifo_depth_gt1_gen.mOutPtr[3]_i_1__7_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_1__8 
       (.I0(re),
        .I1(AWVALID_Dummy),
        .I2(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .O(empty_n));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_2__2 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr[4]_i_3__2_n_0 ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[4]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_3__2 
       (.I0(AWVALID_Dummy),
        .I1(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I2(re),
        .O(\fifo_depth_gt1_gen.mOutPtr[4]_i_3__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__9_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__9_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[2]_i_1__11_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[3]_i_1__7_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[4]_i_2__2_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_srl__parameterized13 \fifo_srl_gen.U_ffo_srl 
       (.AWVALID_Dummy(AWVALID_Dummy),
        .Q(\fifo_srl_gen.raddr_reg ),
        .SR(SR),
        .\aggressive_gen.rs_req_ready (\aggressive_gen.rs_req_ready ),
        .ap_clk(ap_clk),
        .\fifo_depth_gt1_gen.dout_reg[2]_0 (\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .\fifo_depth_gt1_gen.dout_reg[2]_1 (\fifo_depth_gt1_gen.dout_reg[2] ),
        .\fifo_depth_gt1_gen.dout_reg[67]_0 (Q),
        .\fifo_depth_gt1_gen.dout_reg[67]_1 (\fifo_depth_gt1_gen.full_n_reg_0 ),
        .if_empty_n_0(if_empty_n_0),
        .in(in),
        .re(re),
        .we(we));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_srl_gen.raddr[0]_i_1__4 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .O(\fifo_srl_gen.raddr[0]_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hF7FF08000800F7FF)) 
    \fifo_srl_gen.raddr[1]_i_1__5 
       (.I0(AWVALID_Dummy),
        .I1(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I2(re),
        .I3(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I4(\fifo_srl_gen.raddr_reg [0]),
        .I5(\fifo_srl_gen.raddr_reg [1]),
        .O(\fifo_srl_gen.raddr[1]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hA6AAAAAAAAAA5955)) 
    \fifo_srl_gen.raddr[2]_i_1__5 
       (.I0(\fifo_srl_gen.raddr_reg [2]),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I2(re),
        .I3(we),
        .I4(\fifo_srl_gen.raddr_reg [1]),
        .I5(\fifo_srl_gen.raddr_reg [0]),
        .O(\fifo_srl_gen.raddr[2]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h00FDFF0000FD0000)) 
    \fifo_srl_gen.raddr[3]_i_1__5 
       (.I0(\fifo_srl_gen.raddr[3]_i_3__4_n_0 ),
        .I1(\fifo_srl_gen.raddr_reg [3]),
        .I2(\fifo_srl_gen.raddr_reg [2]),
        .I3(we),
        .I4(re),
        .I5(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .O(\fifo_srl_gen.raddr[3]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAA95)) 
    \fifo_srl_gen.raddr[3]_i_2__5 
       (.I0(\fifo_srl_gen.raddr_reg [3]),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I2(\fifo_depth_gt1_gen.mOutPtr[4]_i_3__2_n_0 ),
        .I3(\fifo_srl_gen.raddr_reg [1]),
        .I4(\fifo_srl_gen.raddr_reg [0]),
        .I5(\fifo_srl_gen.raddr_reg [2]),
        .O(\fifo_srl_gen.raddr[3]_i_2__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \fifo_srl_gen.raddr[3]_i_3__4 
       (.I0(\fifo_srl_gen.raddr_reg [1]),
        .I1(\fifo_srl_gen.raddr_reg [0]),
        .O(\fifo_srl_gen.raddr[3]_i_3__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[0] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1__5_n_0 ),
        .D(\fifo_srl_gen.raddr[0]_i_1__4_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[1] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1__5_n_0 ),
        .D(\fifo_srl_gen.raddr[1]_i_1__5_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[2] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1__5_n_0 ),
        .D(\fifo_srl_gen.raddr[2]_i_1__5_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[3] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1__5_n_0 ),
        .D(\fifo_srl_gen.raddr[3]_i_2__5_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "conv2d_edge_gmem1_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_fifo__parameterized20
   (\fifo_depth_gt1_gen.full_n_reg_0 ,
    WVALID_Dummy_reg,
    E,
    dout_vld_reg_0,
    \fifo_depth_gt1_gen.dout_reg[36] ,
    dout_vld_reg_1,
    \fifo_depth_gt1_gen.dout_reg[36]_0 ,
    D,
    WVALID_Dummy_reg_0,
    m_axi_gmem1_WVALID,
    WVALID_Dummy_reg_1,
    WVALID_Dummy_reg_2,
    WLAST_Dummy_reg,
    SR,
    ap_clk,
    \strb_buf_reg[0] ,
    if_empty_n,
    WVALID_Dummy,
    in,
    Q,
    \aggressive_gen.flying_req_reg ,
    if_empty_n_0,
    \aggressive_gen.rs_req_ready ,
    m_axi_gmem1_WREADY,
    \data_p2_reg[2] ,
    \bus_wide_gen.first_pad ,
    if_read6_out);
  output \fifo_depth_gt1_gen.full_n_reg_0 ;
  output WVALID_Dummy_reg;
  output [0:0]E;
  output dout_vld_reg_0;
  output \fifo_depth_gt1_gen.dout_reg[36] ;
  output [0:0]dout_vld_reg_1;
  output [36:0]\fifo_depth_gt1_gen.dout_reg[36]_0 ;
  output [3:0]D;
  output [0:0]WVALID_Dummy_reg_0;
  output m_axi_gmem1_WVALID;
  output WVALID_Dummy_reg_1;
  output WVALID_Dummy_reg_2;
  output WLAST_Dummy_reg;
  input [0:0]SR;
  input ap_clk;
  input \strb_buf_reg[0] ;
  input if_empty_n;
  input WVALID_Dummy;
  input [36:0]in;
  input [4:0]Q;
  input \aggressive_gen.flying_req_reg ;
  input if_empty_n_0;
  input \aggressive_gen.rs_req_ready ;
  input m_axi_gmem1_WREADY;
  input \data_p2_reg[2] ;
  input \bus_wide_gen.first_pad ;
  input if_read6_out;

  wire [3:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire [0:0]SR;
  wire WLAST_Dummy_reg;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg;
  wire [0:0]WVALID_Dummy_reg_0;
  wire WVALID_Dummy_reg_1;
  wire WVALID_Dummy_reg_2;
  wire \aggressive_gen.fifo_valid ;
  wire \aggressive_gen.flying_req_reg ;
  wire \aggressive_gen.rs_req_ready ;
  wire ap_clk;
  wire \bus_wide_gen.first_pad ;
  wire \data_p2_reg[2] ;
  wire dout_vld_i_1__11_n_0;
  wire dout_vld_reg_0;
  wire [0:0]dout_vld_reg_1;
  wire empty_n;
  wire \fifo_depth_gt1_gen.dout_reg[36] ;
  wire [36:0]\fifo_depth_gt1_gen.dout_reg[36]_0 ;
  wire \fifo_depth_gt1_gen.empty_n_i_1__12_n_0 ;
  wire \fifo_depth_gt1_gen.empty_n_reg_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_i_1__10_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_i_2__7_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_reg_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[0]_i_1__6_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[1]_i_1__10_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[2]_i_1__12_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[3]_i_1__8_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[4]_i_2__3_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[4]_i_3__3_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ;
  wire \fifo_srl_gen.U_ffo_srl_n_1 ;
  wire \fifo_srl_gen.raddr[0]_i_1__5_n_0 ;
  wire \fifo_srl_gen.raddr[1]_i_1__6_n_0 ;
  wire \fifo_srl_gen.raddr[2]_i_1__6_n_0 ;
  wire \fifo_srl_gen.raddr[3]_i_1__6_n_0 ;
  wire \fifo_srl_gen.raddr[3]_i_2__6_n_0 ;
  wire \fifo_srl_gen.raddr[3]_i_3__5_n_0 ;
  wire [3:0]\fifo_srl_gen.raddr_reg ;
  wire if_empty_n;
  wire if_empty_n_0;
  wire if_read6_out;
  wire [36:0]in;
  wire m_axi_gmem1_WREADY;
  wire m_axi_gmem1_WVALID;
  wire re;
  wire \strb_buf_reg[0] ;
  wire we;

  LUT4 #(
    .INIT(16'hFB08)) 
    WLAST_Dummy_i_1
       (.I0(in[36]),
        .I1(\strb_buf_reg[0] ),
        .I2(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I3(if_read6_out),
        .O(WLAST_Dummy_reg));
  LUT4 #(
    .INIT(16'hF222)) 
    WVALID_Dummy_i_1
       (.I0(\strb_buf_reg[0] ),
        .I1(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I2(if_empty_n),
        .I3(WVALID_Dummy),
        .O(WVALID_Dummy_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'hAEFFAAAA)) 
    \bus_wide_gen.data_valid_i_1__0 
       (.I0(\bus_wide_gen.first_pad ),
        .I1(\strb_buf_reg[0] ),
        .I2(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I3(if_empty_n),
        .I4(WVALID_Dummy),
        .O(WVALID_Dummy_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT4 #(
    .INIT(16'hEECE)) 
    dout_vld_i_1__11
       (.I0(\aggressive_gen.fifo_valid ),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I2(m_axi_gmem1_WREADY),
        .I3(\fifo_srl_gen.U_ffo_srl_n_1 ),
        .O(dout_vld_i_1__11_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__11_n_0),
        .Q(\aggressive_gen.fifo_valid ),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \fifo_depth_gt1_gen.empty_n_i_1__12 
       (.I0(\fifo_depth_gt1_gen.mOutPtr[4]_i_3__3_n_0 ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.empty_n_i_1__12_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.empty_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.empty_n_i_1__12_n_0 ),
        .Q(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .R(SR));
  LUT4 #(
    .INIT(16'h3F40)) 
    \fifo_depth_gt1_gen.full_n_i_1__10 
       (.I0(\fifo_depth_gt1_gen.full_n_i_2__7_n_0 ),
        .I1(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I2(\strb_buf_reg[0] ),
        .I3(re),
        .O(\fifo_depth_gt1_gen.full_n_i_1__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    \fifo_depth_gt1_gen.full_n_i_2__7 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .O(\fifo_depth_gt1_gen.full_n_i_2__7_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_depth_gt1_gen.full_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.full_n_i_1__10_n_0 ),
        .Q(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_depth_gt1_gen.mOutPtr[0]_i_1__6 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT5 #(
    .INIT(32'hBF4040BF)) 
    \fifo_depth_gt1_gen.mOutPtr[1]_i_1__10 
       (.I0(re),
        .I1(\strb_buf_reg[0] ),
        .I2(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__10_n_0 ));
  LUT6 #(
    .INIT(64'hA96AA9A9A9A9A9A9)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_1__12 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I3(re),
        .I4(\strb_buf_reg[0] ),
        .I5(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .O(\fifo_depth_gt1_gen.mOutPtr[2]_i_1__12_n_0 ));
  LUT6 #(
    .INIT(64'hAAA96AAAAAA9AAA9)) 
    \fifo_depth_gt1_gen.mOutPtr[3]_i_1__8 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I4(re),
        .I5(we),
        .O(\fifo_depth_gt1_gen.mOutPtr[3]_i_1__8_n_0 ));
  LUT3 #(
    .INIT(8'h6A)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_1__9 
       (.I0(re),
        .I1(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I2(\strb_buf_reg[0] ),
        .O(empty_n));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_2__3 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr[4]_i_3__3_n_0 ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[4]_i_2__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_3__3 
       (.I0(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I1(\strb_buf_reg[0] ),
        .I2(re),
        .O(\fifo_depth_gt1_gen.mOutPtr[4]_i_3__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__6_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__10_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[2]_i_1__12_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[3]_i_1__8_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[4]_i_2__3_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT4 #(
    .INIT(16'hD0FF)) 
    \fifo_mem_gen.raddr[5]_i_3 
       (.I0(\strb_buf_reg[0] ),
        .I1(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I2(if_empty_n),
        .I3(WVALID_Dummy),
        .O(WVALID_Dummy_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_srl__parameterized15 \fifo_srl_gen.U_ffo_srl 
       (.D(D),
        .E(E),
        .Q(Q),
        .SR(SR),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(WVALID_Dummy_reg_0),
        .\aggressive_gen.fifo_valid (\aggressive_gen.fifo_valid ),
        .\aggressive_gen.flying_req_reg (\aggressive_gen.flying_req_reg ),
        .\aggressive_gen.last_cnt_reg[3] (\fifo_srl_gen.U_ffo_srl_n_1 ),
        .\aggressive_gen.rs_req_ready (\aggressive_gen.rs_req_ready ),
        .ap_clk(ap_clk),
        .\data_p2_reg[2] (\data_p2_reg[2] ),
        .dout_vld_reg(dout_vld_reg_0),
        .dout_vld_reg_0(dout_vld_reg_1),
        .\fifo_depth_gt1_gen.dout_reg[0]_0 (\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .\fifo_depth_gt1_gen.dout_reg[36]_0 (\fifo_depth_gt1_gen.dout_reg[36] ),
        .\fifo_depth_gt1_gen.dout_reg[36]_1 (\fifo_depth_gt1_gen.dout_reg[36]_0 ),
        .\fifo_depth_gt1_gen.dout_reg[36]_2 (\fifo_srl_gen.raddr_reg ),
        .if_empty_n(if_empty_n),
        .if_empty_n_0(if_empty_n_0),
        .in(in),
        .m_axi_gmem1_WREADY(m_axi_gmem1_WREADY),
        .re(re),
        .\strb_buf_reg[0] (\strb_buf_reg[0] ),
        .\strb_buf_reg[0]_0 (\fifo_depth_gt1_gen.full_n_reg_0 ),
        .we(we));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_srl_gen.raddr[0]_i_1__5 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .O(\fifo_srl_gen.raddr[0]_i_1__5_n_0 ));
  LUT6 #(
    .INIT(64'hF7FF08000800F7FF)) 
    \fifo_srl_gen.raddr[1]_i_1__6 
       (.I0(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I1(\strb_buf_reg[0] ),
        .I2(re),
        .I3(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I4(\fifo_srl_gen.raddr_reg [0]),
        .I5(\fifo_srl_gen.raddr_reg [1]),
        .O(\fifo_srl_gen.raddr[1]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hF7FF0800AEAA5155)) 
    \fifo_srl_gen.raddr[2]_i_1__6 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I2(re),
        .I3(we),
        .I4(\fifo_srl_gen.raddr_reg [2]),
        .I5(\fifo_srl_gen.raddr_reg [1]),
        .O(\fifo_srl_gen.raddr[2]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h00FDFF0000FD0000)) 
    \fifo_srl_gen.raddr[3]_i_1__6 
       (.I0(\fifo_srl_gen.raddr[3]_i_3__5_n_0 ),
        .I1(\fifo_srl_gen.raddr_reg [3]),
        .I2(\fifo_srl_gen.raddr_reg [2]),
        .I3(we),
        .I4(re),
        .I5(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .O(\fifo_srl_gen.raddr[3]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAA9A9A9)) 
    \fifo_srl_gen.raddr[3]_i_2__6 
       (.I0(\fifo_srl_gen.raddr_reg [3]),
        .I1(\fifo_srl_gen.raddr_reg [1]),
        .I2(\fifo_srl_gen.raddr_reg [0]),
        .I3(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I4(\fifo_depth_gt1_gen.mOutPtr[4]_i_3__3_n_0 ),
        .I5(\fifo_srl_gen.raddr_reg [2]),
        .O(\fifo_srl_gen.raddr[3]_i_2__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \fifo_srl_gen.raddr[3]_i_3__5 
       (.I0(\fifo_srl_gen.raddr_reg [1]),
        .I1(\fifo_srl_gen.raddr_reg [0]),
        .O(\fifo_srl_gen.raddr[3]_i_3__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[0] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1__6_n_0 ),
        .D(\fifo_srl_gen.raddr[0]_i_1__5_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[1] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1__6_n_0 ),
        .D(\fifo_srl_gen.raddr[1]_i_1__6_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[2] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1__6_n_0 ),
        .D(\fifo_srl_gen.raddr[2]_i_1__6_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[3] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1__6_n_0 ),
        .D(\fifo_srl_gen.raddr[3]_i_2__6_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [3]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'h2)) 
    m_axi_gmem1_WVALID_INST_0
       (.I0(\aggressive_gen.fifo_valid ),
        .I1(\fifo_srl_gen.U_ffo_srl_n_1 ),
        .O(m_axi_gmem1_WVALID));
endmodule

(* ORIG_REF_NAME = "conv2d_edge_gmem1_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_fifo__parameterized6
   (I_CH0_WREADY,
    \fifo_depth_gt1_gen.full_n_reg_0 ,
    \bus_wide_gen.first_pad_reg ,
    E,
    \bus_wide_gen.offset_pack_reg_reg[30] ,
    p_0_in26_in,
    \bus_wide_gen.offset_pack_reg_reg[32] ,
    dout_vld_reg_0,
    \bus_wide_gen.single_beat_reg ,
    \bus_wide_gen.first_beat_set_reg ,
    ap_rst_n_0,
    dout_vld_reg_1,
    dout_vld_reg_2,
    dout_vld_reg_3,
    dout,
    mem_reg,
    ap_clk,
    and_ln40_reg_1145_pp0_iter21_reg,
    ap_enable_reg_pp0_iter22,
    I_CH0_BVALID,
    ap_enable_reg_pp0_iter27,
    icmp_ln30_reg_1119_pp0_iter26_reg,
    ap_rst_n,
    Q,
    \bus_wide_gen.offset_valid_reg ,
    \bus_wide_gen.offset_valid_reg_0 ,
    \fifo_mem_gen.raddr_reg[5]_0 ,
    \bus_wide_gen.data_gen[0].strb_buf_reg[0] ,
    \bus_wide_gen.first_pad_reg_0 ,
    \bus_wide_gen.pad_oh_reg_reg[1] ,
    \fifo_mem_gen.raddr_reg[5]_1 ,
    we,
    \fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ,
    \bus_wide_gen.len_cnt_buf_reg[29] ,
    \bus_wide_gen.len_cnt_buf_reg[29]_0 ,
    \bus_wide_gen.len_cnt_buf_reg[29]_1 ,
    \bus_wide_gen.pad_oh_reg_reg[3] ,
    \bus_wide_gen.pad_oh_reg_reg[2] ,
    \bus_wide_gen.first_beat_set_reg_0 ,
    \bus_wide_gen.offset_empty_n ,
    \bus_wide_gen.last_beat_set ,
    mem_reg_0);
  output I_CH0_WREADY;
  output \fifo_depth_gt1_gen.full_n_reg_0 ;
  output \bus_wide_gen.first_pad_reg ;
  output [0:0]E;
  output \bus_wide_gen.offset_pack_reg_reg[30] ;
  output p_0_in26_in;
  output \bus_wide_gen.offset_pack_reg_reg[32] ;
  output dout_vld_reg_0;
  output \bus_wide_gen.single_beat_reg ;
  output \bus_wide_gen.first_beat_set_reg ;
  output ap_rst_n_0;
  output dout_vld_reg_1;
  output dout_vld_reg_2;
  output dout_vld_reg_3;
  output [8:0]dout;
  input mem_reg;
  input ap_clk;
  input and_ln40_reg_1145_pp0_iter21_reg;
  input ap_enable_reg_pp0_iter22;
  input I_CH0_BVALID;
  input ap_enable_reg_pp0_iter27;
  input icmp_ln30_reg_1119_pp0_iter26_reg;
  input ap_rst_n;
  input [3:0]Q;
  input \bus_wide_gen.offset_valid_reg ;
  input \bus_wide_gen.offset_valid_reg_0 ;
  input \fifo_mem_gen.raddr_reg[5]_0 ;
  input \bus_wide_gen.data_gen[0].strb_buf_reg[0] ;
  input \bus_wide_gen.first_pad_reg_0 ;
  input \bus_wide_gen.pad_oh_reg_reg[1] ;
  input \fifo_mem_gen.raddr_reg[5]_1 ;
  input we;
  input \fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ;
  input \bus_wide_gen.len_cnt_buf_reg[29] ;
  input \bus_wide_gen.len_cnt_buf_reg[29]_0 ;
  input \bus_wide_gen.len_cnt_buf_reg[29]_1 ;
  input \bus_wide_gen.pad_oh_reg_reg[3] ;
  input \bus_wide_gen.pad_oh_reg_reg[2] ;
  input \bus_wide_gen.first_beat_set_reg_0 ;
  input \bus_wide_gen.offset_empty_n ;
  input \bus_wide_gen.last_beat_set ;
  input [7:0]mem_reg_0;

  wire [0:0]E;
  wire I_CH0_BVALID;
  wire I_CH0_WREADY;
  wire [3:0]Q;
  wire and_ln40_reg_1145_pp0_iter21_reg;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter22;
  wire ap_enable_reg_pp0_iter27;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \bus_wide_gen.data_gen[0].strb_buf_reg[0] ;
  wire \bus_wide_gen.first_beat_set_reg ;
  wire \bus_wide_gen.first_beat_set_reg_0 ;
  wire \bus_wide_gen.first_pad_reg ;
  wire \bus_wide_gen.first_pad_reg_0 ;
  wire \bus_wide_gen.last_beat_set ;
  wire \bus_wide_gen.len_cnt_buf[0]_i_3_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[0]_i_4_n_0 ;
  wire \bus_wide_gen.len_cnt_buf_reg[29] ;
  wire \bus_wide_gen.len_cnt_buf_reg[29]_0 ;
  wire \bus_wide_gen.len_cnt_buf_reg[29]_1 ;
  wire \bus_wide_gen.offset_empty_n ;
  wire \bus_wide_gen.offset_pack_reg_reg[30] ;
  wire \bus_wide_gen.offset_pack_reg_reg[32] ;
  wire \bus_wide_gen.offset_valid_reg ;
  wire \bus_wide_gen.offset_valid_reg_0 ;
  wire \bus_wide_gen.pad_oh_reg[1]_i_2_n_0 ;
  wire \bus_wide_gen.pad_oh_reg_reg[1] ;
  wire \bus_wide_gen.pad_oh_reg_reg[2] ;
  wire \bus_wide_gen.pad_oh_reg_reg[3] ;
  wire \bus_wide_gen.single_beat_reg ;
  wire [8:0]dout;
  wire dout_vld_i_1__5_n_0;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire dout_vld_reg_2;
  wire dout_vld_reg_3;
  wire empty_n;
  wire empty_n0;
  wire \fifo_depth_gt1_gen.empty_n_i_2__5_n_0 ;
  wire \fifo_depth_gt1_gen.empty_n_reg_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_i_2__2_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_reg_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[0]_i_1__7_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[1]_i_1__5_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[2]_i_1__8_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[3]_i_1__6_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[4]_i_1__5_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[5]_i_1__0_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[6]_i_2_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[6]_i_3_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[6]_i_4_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[6]_i_5_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[5] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[6] ;
  wire \fifo_mem_gen.U_ffo_mem_n_1 ;
  wire \fifo_mem_gen.U_ffo_mem_n_2 ;
  wire [5:0]\fifo_mem_gen.raddr ;
  wire \fifo_mem_gen.raddr[0]_i_1_n_0 ;
  wire \fifo_mem_gen.raddr[1]_i_1_n_0 ;
  wire \fifo_mem_gen.raddr[2]_i_1_n_0 ;
  wire \fifo_mem_gen.raddr[3]_i_1_n_0 ;
  wire \fifo_mem_gen.raddr_reg[5]_0 ;
  wire \fifo_mem_gen.raddr_reg[5]_1 ;
  wire \fifo_mem_gen.waddr[0]_i_1__0_n_0 ;
  wire [5:1]\fifo_mem_gen.wnext ;
  wire full_n0;
  wire icmp_ln30_reg_1119_pp0_iter26_reg;
  wire mem_reg;
  wire [7:0]mem_reg_0;
  wire p_0_in26_in;
  wire re;
  wire [5:0]waddr;
  wire wdata_valid;
  wire we;

  LUT6 #(
    .INIT(64'h8000800080008080)) 
    \bus_wide_gen.data_gen[0].data_buf[7]_i_2 
       (.I0(\fifo_mem_gen.raddr_reg[5]_1 ),
        .I1(wdata_valid),
        .I2(\bus_wide_gen.first_pad_reg_0 ),
        .I3(\bus_wide_gen.data_gen[0].strb_buf_reg[0] ),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(E));
  LUT6 #(
    .INIT(64'hF7FF00FFF7FFFFFF)) 
    \bus_wide_gen.data_gen[3].data_buf[31]_i_3 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(\bus_wide_gen.data_gen[0].strb_buf_reg[0] ),
        .I3(wdata_valid),
        .I4(\bus_wide_gen.first_pad_reg_0 ),
        .I5(\bus_wide_gen.pad_oh_reg_reg[3] ),
        .O(\bus_wide_gen.offset_pack_reg_reg[32] ));
  LUT6 #(
    .INIT(64'hFBFBFB3B3B3B3B3B)) 
    \bus_wide_gen.first_beat_set_i_1 
       (.I0(\bus_wide_gen.first_beat_set_reg_0 ),
        .I1(ap_rst_n),
        .I2(\bus_wide_gen.offset_pack_reg_reg[30] ),
        .I3(\bus_wide_gen.offset_valid_reg ),
        .I4(\bus_wide_gen.offset_valid_reg_0 ),
        .I5(\fifo_mem_gen.raddr_reg[5]_0 ),
        .O(\bus_wide_gen.first_beat_set_reg ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \bus_wide_gen.first_pad_i_1 
       (.I0(\bus_wide_gen.offset_pack_reg_reg[30] ),
        .I1(wdata_valid),
        .I2(\fifo_mem_gen.raddr_reg[5]_1 ),
        .I3(\fifo_mem_gen.raddr_reg[5]_0 ),
        .I4(\bus_wide_gen.first_pad_reg_0 ),
        .O(dout_vld_reg_0));
  LUT6 #(
    .INIT(64'h0C000C808C808C80)) 
    \bus_wide_gen.last_beat_set_i_1 
       (.I0(\bus_wide_gen.last_beat_set ),
        .I1(ap_rst_n),
        .I2(\bus_wide_gen.offset_pack_reg_reg[30] ),
        .I3(\bus_wide_gen.offset_valid_reg ),
        .I4(\bus_wide_gen.offset_valid_reg_0 ),
        .I5(\fifo_mem_gen.raddr_reg[5]_0 ),
        .O(ap_rst_n_0));
  LUT6 #(
    .INIT(64'h00000000F1F1FFF3)) 
    \bus_wide_gen.len_cnt_buf[0]_i_1 
       (.I0(\bus_wide_gen.first_pad_reg ),
        .I1(Q[0]),
        .I2(\bus_wide_gen.len_cnt_buf[0]_i_3_n_0 ),
        .I3(p_0_in26_in),
        .I4(Q[1]),
        .I5(\bus_wide_gen.len_cnt_buf[0]_i_4_n_0 ),
        .O(\bus_wide_gen.offset_pack_reg_reg[30] ));
  LUT6 #(
    .INIT(64'h808080FFFFFFFFFF)) 
    \bus_wide_gen.len_cnt_buf[0]_i_3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(\bus_wide_gen.pad_oh_reg[1]_i_2_n_0 ),
        .I3(\bus_wide_gen.offset_valid_reg ),
        .I4(\bus_wide_gen.offset_valid_reg_0 ),
        .I5(\fifo_mem_gen.raddr_reg[5]_0 ),
        .O(\bus_wide_gen.len_cnt_buf[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hABBBAABBABBBBBBB)) 
    \bus_wide_gen.len_cnt_buf[0]_i_4 
       (.I0(\bus_wide_gen.len_cnt_buf_reg[29] ),
        .I1(\bus_wide_gen.len_cnt_buf_reg[29]_0 ),
        .I2(\bus_wide_gen.len_cnt_buf_reg[29]_1 ),
        .I3(wdata_valid),
        .I4(\bus_wide_gen.first_pad_reg_0 ),
        .I5(\bus_wide_gen.pad_oh_reg_reg[3] ),
        .O(\bus_wide_gen.len_cnt_buf[0]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hFFFF1F00)) 
    \bus_wide_gen.offset_valid_i_1 
       (.I0(\bus_wide_gen.offset_valid_reg_0 ),
        .I1(\bus_wide_gen.offset_valid_reg ),
        .I2(\bus_wide_gen.offset_pack_reg_reg[30] ),
        .I3(\fifo_mem_gen.raddr_reg[5]_0 ),
        .I4(\bus_wide_gen.offset_empty_n ),
        .O(\bus_wide_gen.single_beat_reg ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \bus_wide_gen.pad_oh_reg[1]_i_1 
       (.I0(\bus_wide_gen.pad_oh_reg[1]_i_2_n_0 ),
        .I1(wdata_valid),
        .I2(\fifo_mem_gen.raddr_reg[5]_1 ),
        .I3(\fifo_mem_gen.raddr_reg[5]_0 ),
        .I4(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .O(dout_vld_reg_3));
  LUT6 #(
    .INIT(64'h1FFF000000000000)) 
    \bus_wide_gen.pad_oh_reg[1]_i_2 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(\fifo_mem_gen.raddr_reg[5]_0 ),
        .I3(\bus_wide_gen.first_beat_set_reg_0 ),
        .I4(\bus_wide_gen.first_pad_reg_0 ),
        .I5(wdata_valid),
        .O(\bus_wide_gen.pad_oh_reg[1]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h7FFF4000)) 
    \bus_wide_gen.pad_oh_reg[2]_i_1 
       (.I0(\bus_wide_gen.first_pad_reg ),
        .I1(wdata_valid),
        .I2(\fifo_mem_gen.raddr_reg[5]_1 ),
        .I3(\fifo_mem_gen.raddr_reg[5]_0 ),
        .I4(\bus_wide_gen.pad_oh_reg_reg[2] ),
        .O(dout_vld_reg_2));
  LUT6 #(
    .INIT(64'hCC8CFFBFFFFFFFFF)) 
    \bus_wide_gen.pad_oh_reg[2]_i_2 
       (.I0(\bus_wide_gen.data_gen[0].strb_buf_reg[0] ),
        .I1(\bus_wide_gen.first_pad_reg_0 ),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(\bus_wide_gen.pad_oh_reg_reg[1] ),
        .I5(wdata_valid),
        .O(\bus_wide_gen.first_pad_reg ));
  LUT5 #(
    .INIT(32'hBFFF8000)) 
    \bus_wide_gen.pad_oh_reg[3]_i_1 
       (.I0(p_0_in26_in),
        .I1(wdata_valid),
        .I2(\fifo_mem_gen.raddr_reg[5]_1 ),
        .I3(\fifo_mem_gen.raddr_reg[5]_0 ),
        .I4(\bus_wide_gen.pad_oh_reg_reg[3] ),
        .O(dout_vld_reg_1));
  LUT6 #(
    .INIT(64'h0A0A2A0A00002000)) 
    \bus_wide_gen.pad_oh_reg[3]_i_2 
       (.I0(wdata_valid),
        .I1(\bus_wide_gen.data_gen[0].strb_buf_reg[0] ),
        .I2(\bus_wide_gen.first_pad_reg_0 ),
        .I3(Q[3]),
        .I4(Q[2]),
        .I5(\bus_wide_gen.pad_oh_reg_reg[2] ),
        .O(p_0_in26_in));
  LUT4 #(
    .INIT(16'hFF70)) 
    dout_vld_i_1__5
       (.I0(\fifo_mem_gen.raddr_reg[5]_1 ),
        .I1(\fifo_mem_gen.raddr_reg[5]_0 ),
        .I2(wdata_valid),
        .I3(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .O(dout_vld_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__5_n_0),
        .Q(wdata_valid),
        .R(mem_reg));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \fifo_depth_gt1_gen.empty_n_i_1__7 
       (.I0(\fifo_depth_gt1_gen.mOutPtr[6]_i_4_n_0 ),
        .I1(\fifo_depth_gt1_gen.empty_n_i_2__5_n_0 ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[6] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .O(empty_n0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \fifo_depth_gt1_gen.empty_n_i_2__5 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[5] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .O(\fifo_depth_gt1_gen.empty_n_i_2__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.empty_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(empty_n0),
        .Q(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .R(mem_reg));
  LUT6 #(
    .INIT(64'h0F700FF00FF00FF0)) 
    \fifo_depth_gt1_gen.full_n_i_1__6 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[5] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .I2(we),
        .I3(re),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I5(\fifo_depth_gt1_gen.full_n_i_2__2_n_0 ),
        .O(full_n0));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    \fifo_depth_gt1_gen.full_n_i_2__2 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[6] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.full_n_i_2__2_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_depth_gt1_gen.full_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(full_n0),
        .Q(I_CH0_WREADY),
        .S(mem_reg));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_depth_gt1_gen.mOutPtr[0]_i_1__7 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'h69)) 
    \fifo_depth_gt1_gen.mOutPtr[1]_i_1__5 
       (.I0(\fifo_depth_gt1_gen.mOutPtr[6]_i_4_n_0 ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_1__8 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr[6]_i_4_n_0 ),
        .O(\fifo_depth_gt1_gen.mOutPtr[2]_i_1__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT5 #(
    .INIT(32'h6CCCCCC9)) 
    \fifo_depth_gt1_gen.mOutPtr[3]_i_1__6 
       (.I0(\fifo_depth_gt1_gen.mOutPtr[6]_i_4_n_0 ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[3]_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_1__5 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I5(\fifo_depth_gt1_gen.mOutPtr[6]_i_4_n_0 ),
        .O(\fifo_depth_gt1_gen.mOutPtr[4]_i_1__5_n_0 ));
  LUT5 #(
    .INIT(32'h784B7878)) 
    \fifo_depth_gt1_gen.mOutPtr[5]_i_1__0 
       (.I0(\fifo_depth_gt1_gen.mOutPtr[6]_i_5_n_0 ),
        .I1(\fifo_depth_gt1_gen.mOutPtr[6]_i_4_n_0 ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[5] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr[6]_i_3_n_0 ),
        .O(\fifo_depth_gt1_gen.mOutPtr[5]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \fifo_depth_gt1_gen.mOutPtr[6]_i_1__0 
       (.I0(re),
        .I1(I_CH0_WREADY),
        .I2(ap_enable_reg_pp0_iter22),
        .I3(and_ln40_reg_1145_pp0_iter21_reg),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ),
        .O(empty_n));
  LUT6 #(
    .INIT(64'h5A5AA9AAAAAAA9AA)) 
    \fifo_depth_gt1_gen.mOutPtr[6]_i_2 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[6] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[5] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr[6]_i_3_n_0 ),
        .I4(\fifo_depth_gt1_gen.mOutPtr[6]_i_4_n_0 ),
        .I5(\fifo_depth_gt1_gen.mOutPtr[6]_i_5_n_0 ),
        .O(\fifo_depth_gt1_gen.mOutPtr[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \fifo_depth_gt1_gen.mOutPtr[6]_i_3 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[6]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \fifo_depth_gt1_gen.mOutPtr[6]_i_4 
       (.I0(I_CH0_WREADY),
        .I1(ap_enable_reg_pp0_iter22),
        .I2(and_ln40_reg_1145_pp0_iter21_reg),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ),
        .I4(re),
        .O(\fifo_depth_gt1_gen.mOutPtr[6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    \fifo_depth_gt1_gen.mOutPtr[6]_i_5 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[6]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__7_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .R(mem_reg));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__5_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .R(mem_reg));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[2]_i_1__8_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .R(mem_reg));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[3]_i_1__6_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .R(mem_reg));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[4]_i_1__5_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .R(mem_reg));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[5] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[5]_i_1__0_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[5] ),
        .R(mem_reg));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[6] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[6]_i_2_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[6] ),
        .R(mem_reg));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_mem \fifo_mem_gen.U_ffo_mem 
       (.Q(waddr),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .dout(dout),
        .\fifo_mem_gen.raddr (\fifo_mem_gen.raddr ),
        .\fifo_mem_gen.raddr_reg[3] (\fifo_mem_gen.U_ffo_mem_n_1 ),
        .\fifo_mem_gen.raddr_reg[3]_0 (\fifo_mem_gen.U_ffo_mem_n_2 ),
        .\fifo_mem_gen.raddr_reg[5] (\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .\fifo_mem_gen.raddr_reg[5]_0 (\fifo_mem_gen.raddr_reg[5]_0 ),
        .\fifo_mem_gen.raddr_reg[5]_1 (\fifo_mem_gen.raddr_reg[5]_1 ),
        .mem_reg_0(mem_reg),
        .mem_reg_1(mem_reg_0),
        .re(re),
        .wdata_valid(wdata_valid),
        .we(we));
  LUT6 #(
    .INIT(64'h007F00FF00FF00FF)) 
    \fifo_mem_gen.raddr[0]_i_1 
       (.I0(\fifo_mem_gen.raddr [3]),
        .I1(\fifo_mem_gen.raddr [2]),
        .I2(\fifo_mem_gen.raddr [1]),
        .I3(\fifo_mem_gen.raddr [0]),
        .I4(\fifo_mem_gen.raddr [4]),
        .I5(\fifo_mem_gen.raddr [5]),
        .O(\fifo_mem_gen.raddr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0F700FF00FF00FF0)) 
    \fifo_mem_gen.raddr[1]_i_1 
       (.I0(\fifo_mem_gen.raddr [3]),
        .I1(\fifo_mem_gen.raddr [2]),
        .I2(\fifo_mem_gen.raddr [1]),
        .I3(\fifo_mem_gen.raddr [0]),
        .I4(\fifo_mem_gen.raddr [4]),
        .I5(\fifo_mem_gen.raddr [5]),
        .O(\fifo_mem_gen.raddr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3C4C3CCC3CCC3CCC)) 
    \fifo_mem_gen.raddr[2]_i_1 
       (.I0(\fifo_mem_gen.raddr [3]),
        .I1(\fifo_mem_gen.raddr [2]),
        .I2(\fifo_mem_gen.raddr [1]),
        .I3(\fifo_mem_gen.raddr [0]),
        .I4(\fifo_mem_gen.raddr [4]),
        .I5(\fifo_mem_gen.raddr [5]),
        .O(\fifo_mem_gen.raddr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6A2A6AAA6AAA6AAA)) 
    \fifo_mem_gen.raddr[3]_i_1 
       (.I0(\fifo_mem_gen.raddr [3]),
        .I1(\fifo_mem_gen.raddr [2]),
        .I2(\fifo_mem_gen.raddr [1]),
        .I3(\fifo_mem_gen.raddr [0]),
        .I4(\fifo_mem_gen.raddr [4]),
        .I5(\fifo_mem_gen.raddr [5]),
        .O(\fifo_mem_gen.raddr[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.raddr_reg[0] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_mem_gen.raddr[0]_i_1_n_0 ),
        .Q(\fifo_mem_gen.raddr [0]),
        .R(mem_reg));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.raddr_reg[1] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_mem_gen.raddr[1]_i_1_n_0 ),
        .Q(\fifo_mem_gen.raddr [1]),
        .R(mem_reg));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.raddr_reg[2] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_mem_gen.raddr[2]_i_1_n_0 ),
        .Q(\fifo_mem_gen.raddr [2]),
        .R(mem_reg));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.raddr_reg[3] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_mem_gen.raddr[3]_i_1_n_0 ),
        .Q(\fifo_mem_gen.raddr [3]),
        .R(mem_reg));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.raddr_reg[4] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_mem_gen.U_ffo_mem_n_2 ),
        .Q(\fifo_mem_gen.raddr [4]),
        .R(mem_reg));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.raddr_reg[5] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_mem_gen.U_ffo_mem_n_1 ),
        .Q(\fifo_mem_gen.raddr [5]),
        .R(mem_reg));
  LUT6 #(
    .INIT(64'h000000007FFFFFFF)) 
    \fifo_mem_gen.waddr[0]_i_1__0 
       (.I0(waddr[2]),
        .I1(waddr[3]),
        .I2(waddr[1]),
        .I3(waddr[4]),
        .I4(waddr[5]),
        .I5(waddr[0]),
        .O(\fifo_mem_gen.waddr[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h0F700FF00FF00FF0)) 
    \fifo_mem_gen.waddr[1]_i_1 
       (.I0(waddr[2]),
        .I1(waddr[3]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[4]),
        .I5(waddr[5]),
        .O(\fifo_mem_gen.wnext [1]));
  LUT6 #(
    .INIT(64'h5A2A5AAA5AAA5AAA)) 
    \fifo_mem_gen.waddr[2]_i_1 
       (.I0(waddr[2]),
        .I1(waddr[3]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[4]),
        .I5(waddr[5]),
        .O(\fifo_mem_gen.wnext [2]));
  LUT6 #(
    .INIT(64'h6C4C6CCC6CCC6CCC)) 
    \fifo_mem_gen.waddr[3]_i_1 
       (.I0(waddr[2]),
        .I1(waddr[3]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[4]),
        .I5(waddr[5]),
        .O(\fifo_mem_gen.wnext [3]));
  LUT6 #(
    .INIT(64'h7F7F80007FFF8000)) 
    \fifo_mem_gen.waddr[4]_i_1 
       (.I0(waddr[2]),
        .I1(waddr[3]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[4]),
        .I5(waddr[5]),
        .O(\fifo_mem_gen.wnext [4]));
  LUT6 #(
    .INIT(64'h7F7FFFFF80000000)) 
    \fifo_mem_gen.waddr[5]_i_1 
       (.I0(waddr[2]),
        .I1(waddr[3]),
        .I2(waddr[1]),
        .I3(waddr[0]),
        .I4(waddr[4]),
        .I5(waddr[5]),
        .O(\fifo_mem_gen.wnext [5]));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.waddr_reg[0] 
       (.C(ap_clk),
        .CE(we),
        .D(\fifo_mem_gen.waddr[0]_i_1__0_n_0 ),
        .Q(waddr[0]),
        .R(mem_reg));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.waddr_reg[1] 
       (.C(ap_clk),
        .CE(we),
        .D(\fifo_mem_gen.wnext [1]),
        .Q(waddr[1]),
        .R(mem_reg));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.waddr_reg[2] 
       (.C(ap_clk),
        .CE(we),
        .D(\fifo_mem_gen.wnext [2]),
        .Q(waddr[2]),
        .R(mem_reg));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.waddr_reg[3] 
       (.C(ap_clk),
        .CE(we),
        .D(\fifo_mem_gen.wnext [3]),
        .Q(waddr[3]),
        .R(mem_reg));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.waddr_reg[4] 
       (.C(ap_clk),
        .CE(we),
        .D(\fifo_mem_gen.wnext [4]),
        .Q(waddr[4]),
        .R(mem_reg));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_mem_gen.waddr_reg[5] 
       (.C(ap_clk),
        .CE(we),
        .D(\fifo_mem_gen.wnext [5]),
        .Q(waddr[5]),
        .R(mem_reg));
  LUT6 #(
    .INIT(64'h40FF404040404040)) 
    \run_proc[1].remd_tmp[2][1]_i_4 
       (.I0(I_CH0_WREADY),
        .I1(and_ln40_reg_1145_pp0_iter21_reg),
        .I2(ap_enable_reg_pp0_iter22),
        .I3(I_CH0_BVALID),
        .I4(ap_enable_reg_pp0_iter27),
        .I5(icmp_ln30_reg_1119_pp0_iter26_reg),
        .O(\fifo_depth_gt1_gen.full_n_reg_0 ));
endmodule

(* ORIG_REF_NAME = "conv2d_edge_gmem1_m_axi_fifo" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_fifo__parameterized8
   (\fifo_depth_gt1_gen.full_n_reg_0 ,
    \bus_wide_gen.offset_empty_n ,
    \fifo_depth_gt1_gen.full_n_reg_1 ,
    we,
    \bus_wide_gen.offset_valid_reg ,
    E,
    \bus_wide_gen.last_beat_set_reg ,
    \bus_wide_gen.offset_pack_reg_reg[32] ,
    \bus_wide_gen.offset_valid_reg_0 ,
    \fifo_depth_gt1_gen.dout_reg[33] ,
    \fifo_depth_gt1_gen.dout_reg[33]_0 ,
    ap_clk,
    AWREADY_Dummy,
    \tmp_len_reg[1] ,
    if_empty_n,
    wrsp_ready,
    \fifo_depth_gt1_gen.dout_reg[0] ,
    \fifo_depth_gt1_gen.dout_reg[0]_0 ,
    \fifo_depth_gt1_gen.dout_reg[0]_1 ,
    \fifo_depth_gt1_gen.dout_reg[0]_2 ,
    Q,
    \bus_wide_gen.data_gen[0].strb_buf_reg[0] ,
    \fifo_depth_gt1_gen.dout_reg[29] ,
    \fifo_depth_gt1_gen.dout_reg[33]_1 ,
    S);
  output \fifo_depth_gt1_gen.full_n_reg_0 ;
  output \bus_wide_gen.offset_empty_n ;
  output \fifo_depth_gt1_gen.full_n_reg_1 ;
  output we;
  output \bus_wide_gen.offset_valid_reg ;
  output [0:0]E;
  output \bus_wide_gen.last_beat_set_reg ;
  output \bus_wide_gen.offset_pack_reg_reg[32] ;
  output \bus_wide_gen.offset_valid_reg_0 ;
  output [33:0]\fifo_depth_gt1_gen.dout_reg[33] ;
  input \fifo_depth_gt1_gen.dout_reg[33]_0 ;
  input ap_clk;
  input AWREADY_Dummy;
  input \tmp_len_reg[1] ;
  input if_empty_n;
  input wrsp_ready;
  input \fifo_depth_gt1_gen.dout_reg[0] ;
  input \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  input \fifo_depth_gt1_gen.dout_reg[0]_1 ;
  input \fifo_depth_gt1_gen.dout_reg[0]_2 ;
  input [3:0]Q;
  input \bus_wide_gen.data_gen[0].strb_buf_reg[0] ;
  input [7:0]\fifo_depth_gt1_gen.dout_reg[29] ;
  input [1:0]\fifo_depth_gt1_gen.dout_reg[33]_1 ;
  input [1:0]S;

  wire AWREADY_Dummy;
  wire [0:0]E;
  wire [3:0]Q;
  wire [1:0]S;
  wire ap_clk;
  wire \bus_wide_gen.data_gen[0].strb_buf_reg[0] ;
  wire \bus_wide_gen.last_beat_set_reg ;
  wire \bus_wide_gen.offset_empty_n ;
  wire \bus_wide_gen.offset_pack_reg_reg[32] ;
  wire \bus_wide_gen.offset_valid_reg ;
  wire \bus_wide_gen.offset_valid_reg_0 ;
  wire dout_vld_i_1__6_n_0;
  wire empty_n;
  wire \fifo_depth_gt1_gen.dout_reg[0] ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_1 ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_2 ;
  wire [7:0]\fifo_depth_gt1_gen.dout_reg[29] ;
  wire [33:0]\fifo_depth_gt1_gen.dout_reg[33] ;
  wire \fifo_depth_gt1_gen.dout_reg[33]_0 ;
  wire [1:0]\fifo_depth_gt1_gen.dout_reg[33]_1 ;
  wire \fifo_depth_gt1_gen.empty_n_i_1__6_n_0 ;
  wire \fifo_depth_gt1_gen.empty_n_reg_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_i_1__5_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_i_2__3_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_reg_0 ;
  wire \fifo_depth_gt1_gen.full_n_reg_1 ;
  wire \fifo_depth_gt1_gen.mOutPtr[0]_i_1__8_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[1]_i_1__12_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[2]_i_1__7_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[3]_i_1__5_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[4]_i_2__0_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr[4]_i_3__0_n_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ;
  wire \fifo_srl_gen.raddr[0]_i_1__1_n_0 ;
  wire \fifo_srl_gen.raddr[1]_i_1__2_n_0 ;
  wire \fifo_srl_gen.raddr[2]_i_1__2_n_0 ;
  wire \fifo_srl_gen.raddr[3]_i_1__2_n_0 ;
  wire \fifo_srl_gen.raddr[3]_i_2__2_n_0 ;
  wire \fifo_srl_gen.raddr[3]_i_3__1_n_0 ;
  wire [3:0]\fifo_srl_gen.raddr_reg ;
  wire if_empty_n;
  wire re;
  wire \tmp_len_reg[1] ;
  wire we;
  wire wrsp_ready;

  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \bus_wide_gen.data_gen[1].data_buf[15]_i_4 
       (.I0(\fifo_depth_gt1_gen.dout_reg[0] ),
        .I1(\fifo_depth_gt1_gen.dout_reg[0]_2 ),
        .I2(\fifo_depth_gt1_gen.dout_reg[0]_1 ),
        .O(\bus_wide_gen.offset_valid_reg ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'hA2A2A222)) 
    \bus_wide_gen.offset_pack_reg[33]_i_1 
       (.I0(\bus_wide_gen.offset_empty_n ),
        .I1(\fifo_depth_gt1_gen.dout_reg[0] ),
        .I2(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .I3(\fifo_depth_gt1_gen.dout_reg[0]_1 ),
        .I4(\fifo_depth_gt1_gen.dout_reg[0]_2 ),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFFFFF08080888)) 
    dout_vld_i_1__6
       (.I0(\bus_wide_gen.offset_empty_n ),
        .I1(\fifo_depth_gt1_gen.dout_reg[0] ),
        .I2(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .I3(\fifo_depth_gt1_gen.dout_reg[0]_1 ),
        .I4(\fifo_depth_gt1_gen.dout_reg[0]_2 ),
        .I5(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .O(dout_vld_i_1__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dout_vld_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(dout_vld_i_1__6_n_0),
        .Q(\bus_wide_gen.offset_empty_n ),
        .R(\fifo_depth_gt1_gen.dout_reg[33]_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    \fifo_depth_gt1_gen.empty_n_i_1__6 
       (.I0(\fifo_depth_gt1_gen.mOutPtr[4]_i_3__0_n_0 ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .O(\fifo_depth_gt1_gen.empty_n_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.empty_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.empty_n_i_1__6_n_0 ),
        .Q(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .R(\fifo_depth_gt1_gen.dout_reg[33]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT5 #(
    .INIT(32'h3FFF4000)) 
    \fifo_depth_gt1_gen.full_n_i_1__5 
       (.I0(\fifo_depth_gt1_gen.full_n_i_2__3_n_0 ),
        .I1(\tmp_len_reg[1] ),
        .I2(AWREADY_Dummy),
        .I3(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I4(re),
        .O(\fifo_depth_gt1_gen.full_n_i_1__5_n_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    \fifo_depth_gt1_gen.full_n_i_2__3 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .O(\fifo_depth_gt1_gen.full_n_i_2__3_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \fifo_depth_gt1_gen.full_n_reg 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.full_n_i_1__5_n_0 ),
        .Q(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .S(\fifo_depth_gt1_gen.dout_reg[33]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_depth_gt1_gen.mOutPtr[0]_i_1__8 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__8_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF40004000BFFF)) 
    \fifo_depth_gt1_gen.mOutPtr[1]_i_1__12 
       (.I0(re),
        .I1(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I2(AWREADY_Dummy),
        .I3(\tmp_len_reg[1] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'hA96AA9A9)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_1__7 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I3(re),
        .I4(\fifo_depth_gt1_gen.full_n_reg_1 ),
        .O(\fifo_depth_gt1_gen.mOutPtr[2]_i_1__7_n_0 ));
  LUT6 #(
    .INIT(64'hAAA96AAAAAA9AAA9)) 
    \fifo_depth_gt1_gen.mOutPtr[3]_i_1__5 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I4(re),
        .I5(\fifo_depth_gt1_gen.full_n_reg_1 ),
        .O(\fifo_depth_gt1_gen.mOutPtr[3]_i_1__5_n_0 ));
  LUT4 #(
    .INIT(16'h6AAA)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_1__4 
       (.I0(re),
        .I1(\tmp_len_reg[1] ),
        .I2(AWREADY_Dummy),
        .I3(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .O(empty_n));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_2__0 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .I2(\fifo_depth_gt1_gen.mOutPtr[4]_i_3__0_n_0 ),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .O(\fifo_depth_gt1_gen.mOutPtr[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h00808080AAAAAAAA)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_3__0 
       (.I0(\fifo_depth_gt1_gen.full_n_reg_1 ),
        .I1(\bus_wide_gen.offset_empty_n ),
        .I2(\fifo_depth_gt1_gen.dout_reg[0] ),
        .I3(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .I4(\bus_wide_gen.offset_valid_reg ),
        .I5(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .O(\fifo_depth_gt1_gen.mOutPtr[4]_i_3__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[0] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[0]_i_1__8_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[0] ),
        .R(\fifo_depth_gt1_gen.dout_reg[33]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[1] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[1]_i_1__12_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[1] ),
        .R(\fifo_depth_gt1_gen.dout_reg[33]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[2] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[2]_i_1__7_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[2] ),
        .R(\fifo_depth_gt1_gen.dout_reg[33]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[3] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[3]_i_1__5_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[3] ),
        .R(\fifo_depth_gt1_gen.dout_reg[33]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_depth_gt1_gen.mOutPtr_reg[4] 
       (.C(ap_clk),
        .CE(empty_n),
        .D(\fifo_depth_gt1_gen.mOutPtr[4]_i_2__0_n_0 ),
        .Q(\fifo_depth_gt1_gen.mOutPtr_reg_n_0_[4] ),
        .R(\fifo_depth_gt1_gen.dout_reg[33]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_1__2 
       (.I0(\fifo_depth_gt1_gen.full_n_reg_0 ),
        .I1(AWREADY_Dummy),
        .I2(\tmp_len_reg[1] ),
        .O(\fifo_depth_gt1_gen.full_n_reg_1 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_srl__parameterized3 \fifo_srl_gen.U_ffo_srl 
       (.AWREADY_Dummy(AWREADY_Dummy),
        .Q(Q),
        .S(S),
        .ap_clk(ap_clk),
        .\bus_wide_gen.data_gen[0].strb_buf_reg[0] (\bus_wide_gen.data_gen[0].strb_buf_reg[0] ),
        .\bus_wide_gen.last_beat_set_reg (\bus_wide_gen.last_beat_set_reg ),
        .\bus_wide_gen.offset_pack_reg_reg[32] (\bus_wide_gen.offset_pack_reg_reg[32] ),
        .\bus_wide_gen.offset_valid_reg (\bus_wide_gen.offset_valid_reg_0 ),
        .\fifo_depth_gt1_gen.dout_reg[0]_0 (\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .\fifo_depth_gt1_gen.dout_reg[0]_1 (\fifo_depth_gt1_gen.dout_reg[0]_2 ),
        .\fifo_depth_gt1_gen.dout_reg[0]_2 (\fifo_depth_gt1_gen.dout_reg[0]_1 ),
        .\fifo_depth_gt1_gen.dout_reg[0]_3 (\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .\fifo_depth_gt1_gen.dout_reg[0]_4 (\fifo_depth_gt1_gen.dout_reg[0] ),
        .\fifo_depth_gt1_gen.dout_reg[0]_5 (\bus_wide_gen.offset_empty_n ),
        .\fifo_depth_gt1_gen.dout_reg[0]_6 (\fifo_depth_gt1_gen.full_n_reg_1 ),
        .\fifo_depth_gt1_gen.dout_reg[29]_0 (\fifo_depth_gt1_gen.dout_reg[29] ),
        .\fifo_depth_gt1_gen.dout_reg[33]_0 (\fifo_depth_gt1_gen.dout_reg[33] ),
        .\fifo_depth_gt1_gen.dout_reg[33]_1 (\fifo_depth_gt1_gen.dout_reg[33]_1 ),
        .\fifo_depth_gt1_gen.dout_reg[33]_2 (\fifo_srl_gen.raddr_reg ),
        .\fifo_depth_gt1_gen.dout_reg[33]_3 (\fifo_depth_gt1_gen.dout_reg[33]_0 ),
        .if_empty_n(if_empty_n),
        .re(re),
        .\tmp_len_reg[1] (\fifo_depth_gt1_gen.full_n_reg_0 ),
        .\tmp_len_reg[1]_0 (\tmp_len_reg[1] ),
        .we(we),
        .wrsp_ready(wrsp_ready));
  LUT1 #(
    .INIT(2'h1)) 
    \fifo_srl_gen.raddr[0]_i_1__1 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .O(\fifo_srl_gen.raddr[0]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT5 #(
    .INIT(32'hDF2020DF)) 
    \fifo_srl_gen.raddr[1]_i_1__2 
       (.I0(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I1(re),
        .I2(\fifo_depth_gt1_gen.full_n_reg_1 ),
        .I3(\fifo_srl_gen.raddr_reg [0]),
        .I4(\fifo_srl_gen.raddr_reg [1]),
        .O(\fifo_srl_gen.raddr[1]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'hF7FF0800AEAA5155)) 
    \fifo_srl_gen.raddr[2]_i_1__2 
       (.I0(\fifo_srl_gen.raddr_reg [0]),
        .I1(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I2(re),
        .I3(\fifo_depth_gt1_gen.full_n_reg_1 ),
        .I4(\fifo_srl_gen.raddr_reg [2]),
        .I5(\fifo_srl_gen.raddr_reg [1]),
        .O(\fifo_srl_gen.raddr[2]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h00FDFF0000FD0000)) 
    \fifo_srl_gen.raddr[3]_i_1__2 
       (.I0(\fifo_srl_gen.raddr[3]_i_3__1_n_0 ),
        .I1(\fifo_srl_gen.raddr_reg [3]),
        .I2(\fifo_srl_gen.raddr_reg [2]),
        .I3(\fifo_depth_gt1_gen.full_n_reg_1 ),
        .I4(re),
        .I5(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .O(\fifo_srl_gen.raddr[3]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAA95)) 
    \fifo_srl_gen.raddr[3]_i_2__2 
       (.I0(\fifo_srl_gen.raddr_reg [3]),
        .I1(\fifo_depth_gt1_gen.mOutPtr[4]_i_3__0_n_0 ),
        .I2(\fifo_depth_gt1_gen.empty_n_reg_n_0 ),
        .I3(\fifo_srl_gen.raddr_reg [1]),
        .I4(\fifo_srl_gen.raddr_reg [0]),
        .I5(\fifo_srl_gen.raddr_reg [2]),
        .O(\fifo_srl_gen.raddr[3]_i_2__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \fifo_srl_gen.raddr[3]_i_3__1 
       (.I0(\fifo_srl_gen.raddr_reg [1]),
        .I1(\fifo_srl_gen.raddr_reg [0]),
        .O(\fifo_srl_gen.raddr[3]_i_3__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[0] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1__2_n_0 ),
        .D(\fifo_srl_gen.raddr[0]_i_1__1_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [0]),
        .R(\fifo_depth_gt1_gen.dout_reg[33]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[1] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1__2_n_0 ),
        .D(\fifo_srl_gen.raddr[1]_i_1__2_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [1]),
        .R(\fifo_depth_gt1_gen.dout_reg[33]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[2] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1__2_n_0 ),
        .D(\fifo_srl_gen.raddr[2]_i_1__2_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [2]),
        .R(\fifo_depth_gt1_gen.dout_reg[33]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \fifo_srl_gen.raddr_reg[3] 
       (.C(ap_clk),
        .CE(\fifo_srl_gen.raddr[3]_i_1__2_n_0 ),
        .D(\fifo_srl_gen.raddr[3]_i_2__2_n_0 ),
        .Q(\fifo_srl_gen.raddr_reg [3]),
        .R(\fifo_depth_gt1_gen.dout_reg[33]_0 ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_mem
   (re,
    \fifo_mem_gen.raddr_reg[3] ,
    \fifo_mem_gen.raddr_reg[3]_0 ,
    dout,
    ap_rst_n,
    \fifo_mem_gen.raddr ,
    \fifo_mem_gen.raddr_reg[5] ,
    wdata_valid,
    \fifo_mem_gen.raddr_reg[5]_0 ,
    \fifo_mem_gen.raddr_reg[5]_1 ,
    ap_clk,
    we,
    mem_reg_0,
    Q,
    mem_reg_1);
  output re;
  output \fifo_mem_gen.raddr_reg[3] ;
  output \fifo_mem_gen.raddr_reg[3]_0 ;
  output [8:0]dout;
  input ap_rst_n;
  input [5:0]\fifo_mem_gen.raddr ;
  input \fifo_mem_gen.raddr_reg[5] ;
  input wdata_valid;
  input \fifo_mem_gen.raddr_reg[5]_0 ;
  input \fifo_mem_gen.raddr_reg[5]_1 ;
  input ap_clk;
  input we;
  input mem_reg_0;
  input [5:0]Q;
  input [7:0]mem_reg_1;

  wire [5:0]Q;
  wire ap_clk;
  wire ap_rst_n;
  wire [8:0]dout;
  wire [5:0]\fifo_mem_gen.raddr ;
  wire \fifo_mem_gen.raddr_reg[3] ;
  wire \fifo_mem_gen.raddr_reg[3]_0 ;
  wire \fifo_mem_gen.raddr_reg[5] ;
  wire \fifo_mem_gen.raddr_reg[5]_0 ;
  wire \fifo_mem_gen.raddr_reg[5]_1 ;
  wire mem_reg_0;
  wire [7:0]mem_reg_1;
  wire mem_reg_i_2__0_n_0;
  wire [5:0]raddr;
  wire [5:0]raddr_reg;
  wire \raddr_reg[3]_i_2_n_0 ;
  wire re;
  wire wdata_valid;
  wire we;
  wire [15:0]NLW_mem_reg_DOADO_UNCONNECTED;
  wire [15:9]NLW_mem_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_mem_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'h7F7F80007FFF8000)) 
    \fifo_mem_gen.raddr[4]_i_1 
       (.I0(\fifo_mem_gen.raddr [3]),
        .I1(\fifo_mem_gen.raddr [2]),
        .I2(\fifo_mem_gen.raddr [1]),
        .I3(\fifo_mem_gen.raddr [0]),
        .I4(\fifo_mem_gen.raddr [4]),
        .I5(\fifo_mem_gen.raddr [5]),
        .O(\fifo_mem_gen.raddr_reg[3]_0 ));
  LUT4 #(
    .INIT(16'hA222)) 
    \fifo_mem_gen.raddr[5]_i_1 
       (.I0(\fifo_mem_gen.raddr_reg[5] ),
        .I1(wdata_valid),
        .I2(\fifo_mem_gen.raddr_reg[5]_0 ),
        .I3(\fifo_mem_gen.raddr_reg[5]_1 ),
        .O(re));
  LUT6 #(
    .INIT(64'h7F7FFFFF80000000)) 
    \fifo_mem_gen.raddr[5]_i_2 
       (.I0(\fifo_mem_gen.raddr [3]),
        .I1(\fifo_mem_gen.raddr [2]),
        .I2(\fifo_mem_gen.raddr [1]),
        .I3(\fifo_mem_gen.raddr [0]),
        .I4(\fifo_mem_gen.raddr [4]),
        .I5(\fifo_mem_gen.raddr [5]),
        .O(\fifo_mem_gen.raddr_reg[3] ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d9" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-4 {cell *THIS*} {string 6}} {SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "567" *) 
  (* RTL_RAM_NAME = "U0/gmem1_m_axi_U/store_unit/buff_wdata/fifo_mem_gen.U_ffo_mem/mem_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "1023" *) 
  (* ram_offset = "960" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "8" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    mem_reg
       (.ADDRARDADDR({1'b1,1'b1,1'b1,1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b1,1'b1,raddr_reg,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(ap_clk),
        .CLKBWRCLK(ap_clk),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,mem_reg_1}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_mem_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO({NLW_mem_reg_DOBDO_UNCONNECTED[15:9],dout}),
        .DOPADOP(NLW_mem_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_mem_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(we),
        .ENBWREN(mem_reg_i_2__0_n_0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(mem_reg_0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'hB)) 
    mem_reg_i_2__0
       (.I0(re),
        .I1(ap_rst_n),
        .O(mem_reg_i_2__0_n_0));
  LUT3 #(
    .INIT(8'h34)) 
    \raddr_reg[0]_i_1__0 
       (.I0(\raddr_reg[3]_i_2_n_0 ),
        .I1(re),
        .I2(\fifo_mem_gen.raddr [0]),
        .O(raddr[0]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT4 #(
    .INIT(16'h1F20)) 
    \raddr_reg[1]_i_1__0 
       (.I0(\fifo_mem_gen.raddr [0]),
        .I1(\raddr_reg[3]_i_2_n_0 ),
        .I2(re),
        .I3(\fifo_mem_gen.raddr [1]),
        .O(raddr[1]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT5 #(
    .INIT(32'h07FF0800)) 
    \raddr_reg[2]_i_1__0 
       (.I0(\fifo_mem_gen.raddr [0]),
        .I1(\fifo_mem_gen.raddr [1]),
        .I2(\raddr_reg[3]_i_2_n_0 ),
        .I3(re),
        .I4(\fifo_mem_gen.raddr [2]),
        .O(raddr[2]));
  LUT6 #(
    .INIT(64'h007FFFFF00800000)) 
    \raddr_reg[3]_i_1__0 
       (.I0(\fifo_mem_gen.raddr [2]),
        .I1(\fifo_mem_gen.raddr [1]),
        .I2(\fifo_mem_gen.raddr [0]),
        .I3(\raddr_reg[3]_i_2_n_0 ),
        .I4(re),
        .I5(\fifo_mem_gen.raddr [3]),
        .O(raddr[3]));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    \raddr_reg[3]_i_2 
       (.I0(\fifo_mem_gen.raddr [5]),
        .I1(\fifo_mem_gen.raddr [4]),
        .I2(\fifo_mem_gen.raddr [0]),
        .I3(\fifo_mem_gen.raddr [1]),
        .I4(\fifo_mem_gen.raddr [2]),
        .I5(\fifo_mem_gen.raddr [3]),
        .O(\raddr_reg[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \raddr_reg[4]_i_1__0 
       (.I0(\fifo_mem_gen.raddr_reg[3]_0 ),
        .I1(re),
        .I2(\fifo_mem_gen.raddr [4]),
        .O(raddr[4]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \raddr_reg[5]_i_1__0 
       (.I0(\fifo_mem_gen.raddr_reg[3] ),
        .I1(re),
        .I2(\fifo_mem_gen.raddr [5]),
        .O(raddr[5]));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[0]),
        .Q(raddr_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[1]),
        .Q(raddr_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[2]),
        .Q(raddr_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[3]),
        .Q(raddr_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg_reg[4] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[4]),
        .Q(raddr_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \raddr_reg_reg[5] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(raddr[5]),
        .Q(raddr_reg[5]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_read
   (m_axi_gmem1_RREADY,
    m_axi_gmem1_RVALID,
    \FSM_sequential_state_reg[0] ,
    ap_clk);
  output m_axi_gmem1_RREADY;
  input m_axi_gmem1_RVALID;
  input \FSM_sequential_state_reg[0] ;
  input ap_clk;

  wire \FSM_sequential_state_reg[0] ;
  wire ap_clk;
  wire m_axi_gmem1_RREADY;
  wire m_axi_gmem1_RVALID;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_reg_slice rs_rdata
       (.\FSM_sequential_state_reg[0]_0 (\FSM_sequential_state_reg[0] ),
        .ap_clk(ap_clk),
        .m_axi_gmem1_RREADY(m_axi_gmem1_RREADY),
        .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_reg_slice
   (m_axi_gmem1_RREADY,
    m_axi_gmem1_RVALID,
    \FSM_sequential_state_reg[0]_0 ,
    ap_clk);
  output m_axi_gmem1_RREADY;
  input m_axi_gmem1_RVALID;
  input \FSM_sequential_state_reg[0]_0 ;
  input ap_clk;

  wire \FSM_sequential_state[1]_i_1__5_n_0 ;
  wire \FSM_sequential_state_reg[0]_0 ;
  wire ap_clk;
  wire m_axi_gmem1_RREADY;
  wire m_axi_gmem1_RVALID;
  wire [0:0]next_st__0;
  wire s_ready_t_i_1__3_n_0;
  wire [1:0]state__0;

  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'h0038)) 
    \FSM_sequential_state[1]_i_1__5 
       (.I0(m_axi_gmem1_RREADY),
        .I1(m_axi_gmem1_RVALID),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(\FSM_sequential_state[1]_i_1__5_n_0 ));
  (* FSM_ENCODED_STATES = "zero:00,two:01,one:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_st__0),
        .Q(state__0[0]),
        .R(\FSM_sequential_state_reg[0]_0 ));
  (* FSM_ENCODED_STATES = "zero:00,two:01,one:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\FSM_sequential_state[1]_i_1__5_n_0 ),
        .Q(state__0[1]),
        .R(\FSM_sequential_state_reg[0]_0 ));
  LUT3 #(
    .INIT(8'h62)) 
    \__3/i_ 
       (.I0(state__0[0]),
        .I1(state__0[1]),
        .I2(m_axi_gmem1_RVALID),
        .O(next_st__0));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'hCC4F)) 
    s_ready_t_i_1__3
       (.I0(m_axi_gmem1_RVALID),
        .I1(m_axi_gmem1_RREADY),
        .I2(state__0[1]),
        .I3(state__0[0]),
        .O(s_ready_t_i_1__3_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__3_n_0),
        .Q(m_axi_gmem1_RREADY),
        .R(\FSM_sequential_state_reg[0]_0 ));
endmodule

(* ORIG_REF_NAME = "conv2d_edge_gmem1_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_reg_slice__parameterized1
   (s_ready_t_reg_0,
    SR,
    D,
    Q,
    \state_reg[0]_0 ,
    \sect_total_reg[16] ,
    p_16_in,
    \state_reg[0]_1 ,
    E,
    \state_reg[0]_2 ,
    \could_multi_bursts.burst_valid_reg ,
    \data_p1_reg[81]_0 ,
    \data_p1_reg[74]_0 ,
    \data_p1_reg[75]_0 ,
    ap_clk,
    ap_rst_n,
    \sect_cnt_reg[0] ,
    O,
    \sect_cnt_reg[8] ,
    \sect_cnt_reg[12] ,
    \sect_cnt_reg[16] ,
    \sect_cnt_reg[20] ,
    \sect_cnt_reg[24] ,
    \sect_cnt_reg[28] ,
    \sect_cnt_reg[32] ,
    \sect_cnt_reg[36] ,
    \sect_cnt_reg[40] ,
    \sect_cnt_reg[44] ,
    \sect_cnt_reg[48] ,
    \sect_cnt_reg[51] ,
    first_sect_reg,
    req_handling_reg,
    last_sect_reg,
    if_full_n,
    s_ready_t_reg_1,
    \sect_total_buf_reg[0] ,
    \could_multi_bursts.addr_buf_reg[63] ,
    \could_multi_bursts.addr_buf_reg[63]_0 ,
    AWREADY_Dummy_1,
    if_full_n_0,
    ost_resp_ready,
    \sect_len_buf[3]_i_3_0 ,
    \data_p2_reg[81]_0 ,
    load_p2);
  output s_ready_t_reg_0;
  output [0:0]SR;
  output [51:0]D;
  output [61:0]Q;
  output \state_reg[0]_0 ;
  output \sect_total_reg[16] ;
  output p_16_in;
  output \state_reg[0]_1 ;
  output [0:0]E;
  output [0:0]\state_reg[0]_2 ;
  output \could_multi_bursts.burst_valid_reg ;
  output [19:0]\data_p1_reg[81]_0 ;
  output [9:0]\data_p1_reg[74]_0 ;
  output [9:0]\data_p1_reg[75]_0 ;
  input ap_clk;
  input ap_rst_n;
  input [0:0]\sect_cnt_reg[0] ;
  input [3:0]O;
  input [3:0]\sect_cnt_reg[8] ;
  input [3:0]\sect_cnt_reg[12] ;
  input [3:0]\sect_cnt_reg[16] ;
  input [3:0]\sect_cnt_reg[20] ;
  input [3:0]\sect_cnt_reg[24] ;
  input [3:0]\sect_cnt_reg[28] ;
  input [3:0]\sect_cnt_reg[32] ;
  input [3:0]\sect_cnt_reg[36] ;
  input [3:0]\sect_cnt_reg[40] ;
  input [3:0]\sect_cnt_reg[44] ;
  input [3:0]\sect_cnt_reg[48] ;
  input [2:0]\sect_cnt_reg[51] ;
  input first_sect_reg;
  input req_handling_reg;
  input last_sect_reg;
  input if_full_n;
  input s_ready_t_reg_1;
  input \sect_total_buf_reg[0] ;
  input \could_multi_bursts.addr_buf_reg[63] ;
  input \could_multi_bursts.addr_buf_reg[63]_0 ;
  input AWREADY_Dummy_1;
  input if_full_n_0;
  input ost_resp_ready;
  input [19:0]\sect_len_buf[3]_i_3_0 ;
  input [71:0]\data_p2_reg[81]_0 ;
  input load_p2;

  wire AWREADY_Dummy_1;
  wire [51:0]D;
  wire [0:0]E;
  wire \FSM_sequential_state[1]_i_2__1_n_0 ;
  wire [3:0]O;
  wire [61:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire \beat_len[1]_i_2__0_n_0 ;
  wire \beat_len[1]_i_3__0_n_0 ;
  wire \beat_len_reg[1]_i_1__0_n_0 ;
  wire \beat_len_reg[1]_i_1__0_n_1 ;
  wire \beat_len_reg[1]_i_1__0_n_2 ;
  wire \beat_len_reg[1]_i_1__0_n_3 ;
  wire \beat_len_reg[5]_i_1__0_n_0 ;
  wire \beat_len_reg[5]_i_1__0_n_1 ;
  wire \beat_len_reg[5]_i_1__0_n_2 ;
  wire \beat_len_reg[5]_i_1__0_n_3 ;
  wire \beat_len_reg[9]_i_1__0_n_1 ;
  wire \beat_len_reg[9]_i_1__0_n_2 ;
  wire \beat_len_reg[9]_i_1__0_n_3 ;
  wire \could_multi_bursts.addr_buf_reg[63] ;
  wire \could_multi_bursts.addr_buf_reg[63]_0 ;
  wire \could_multi_bursts.burst_valid_reg ;
  wire \data_p1[0]_i_1__2_n_0 ;
  wire \data_p1[10]_i_1__2_n_0 ;
  wire \data_p1[11]_i_1__2_n_0 ;
  wire \data_p1[12]_i_1__2_n_0 ;
  wire \data_p1[13]_i_1__2_n_0 ;
  wire \data_p1[14]_i_1__2_n_0 ;
  wire \data_p1[15]_i_1__2_n_0 ;
  wire \data_p1[16]_i_1__2_n_0 ;
  wire \data_p1[17]_i_1__2_n_0 ;
  wire \data_p1[18]_i_1__2_n_0 ;
  wire \data_p1[19]_i_1__2_n_0 ;
  wire \data_p1[1]_i_1__2_n_0 ;
  wire \data_p1[20]_i_1__2_n_0 ;
  wire \data_p1[21]_i_1__2_n_0 ;
  wire \data_p1[22]_i_1__2_n_0 ;
  wire \data_p1[23]_i_1__2_n_0 ;
  wire \data_p1[24]_i_1__2_n_0 ;
  wire \data_p1[25]_i_1__2_n_0 ;
  wire \data_p1[26]_i_1__2_n_0 ;
  wire \data_p1[27]_i_1__2_n_0 ;
  wire \data_p1[28]_i_1__2_n_0 ;
  wire \data_p1[29]_i_1__2_n_0 ;
  wire \data_p1[2]_i_1__2_n_0 ;
  wire \data_p1[30]_i_1__2_n_0 ;
  wire \data_p1[31]_i_1__2_n_0 ;
  wire \data_p1[32]_i_1__2_n_0 ;
  wire \data_p1[33]_i_1__0_n_0 ;
  wire \data_p1[34]_i_1__0_n_0 ;
  wire \data_p1[35]_i_1__0_n_0 ;
  wire \data_p1[36]_i_1__0_n_0 ;
  wire \data_p1[37]_i_1__0_n_0 ;
  wire \data_p1[38]_i_1__0_n_0 ;
  wire \data_p1[39]_i_1__0_n_0 ;
  wire \data_p1[3]_i_1__2_n_0 ;
  wire \data_p1[40]_i_1__0_n_0 ;
  wire \data_p1[41]_i_1__0_n_0 ;
  wire \data_p1[42]_i_1__0_n_0 ;
  wire \data_p1[43]_i_1__0_n_0 ;
  wire \data_p1[44]_i_1__0_n_0 ;
  wire \data_p1[45]_i_1__0_n_0 ;
  wire \data_p1[46]_i_1__0_n_0 ;
  wire \data_p1[47]_i_1__0_n_0 ;
  wire \data_p1[48]_i_1__0_n_0 ;
  wire \data_p1[49]_i_1__0_n_0 ;
  wire \data_p1[4]_i_1__2_n_0 ;
  wire \data_p1[50]_i_1__0_n_0 ;
  wire \data_p1[51]_i_1__0_n_0 ;
  wire \data_p1[52]_i_1__0_n_0 ;
  wire \data_p1[53]_i_1__0_n_0 ;
  wire \data_p1[54]_i_1__0_n_0 ;
  wire \data_p1[55]_i_1__0_n_0 ;
  wire \data_p1[56]_i_1__0_n_0 ;
  wire \data_p1[57]_i_1__0_n_0 ;
  wire \data_p1[58]_i_1__0_n_0 ;
  wire \data_p1[59]_i_1__0_n_0 ;
  wire \data_p1[5]_i_1__2_n_0 ;
  wire \data_p1[60]_i_1__0_n_0 ;
  wire \data_p1[61]_i_1__0_n_0 ;
  wire \data_p1[62]_i_1__0_n_0 ;
  wire \data_p1[63]_i_1__0_n_0 ;
  wire \data_p1[65]_i_1_n_0 ;
  wire \data_p1[6]_i_1__2_n_0 ;
  wire \data_p1[72]_i_1_n_0 ;
  wire \data_p1[73]_i_1_n_0 ;
  wire \data_p1[74]_i_1_n_0 ;
  wire \data_p1[75]_i_1_n_0 ;
  wire \data_p1[76]_i_1_n_0 ;
  wire \data_p1[77]_i_1__0_n_0 ;
  wire \data_p1[7]_i_1__2_n_0 ;
  wire \data_p1[81]_i_2__0_n_0 ;
  wire \data_p1[8]_i_1__2_n_0 ;
  wire \data_p1[9]_i_1__2_n_0 ;
  wire [9:0]\data_p1_reg[74]_0 ;
  wire [9:0]\data_p1_reg[75]_0 ;
  wire [19:0]\data_p1_reg[81]_0 ;
  wire \data_p1_reg_n_0_[0] ;
  wire \data_p1_reg_n_0_[1] ;
  wire [71:0]\data_p2_reg[81]_0 ;
  wire \data_p2_reg_n_0_[0] ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[1] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[32] ;
  wire \data_p2_reg_n_0_[33] ;
  wire \data_p2_reg_n_0_[34] ;
  wire \data_p2_reg_n_0_[35] ;
  wire \data_p2_reg_n_0_[36] ;
  wire \data_p2_reg_n_0_[37] ;
  wire \data_p2_reg_n_0_[38] ;
  wire \data_p2_reg_n_0_[39] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[40] ;
  wire \data_p2_reg_n_0_[41] ;
  wire \data_p2_reg_n_0_[42] ;
  wire \data_p2_reg_n_0_[43] ;
  wire \data_p2_reg_n_0_[44] ;
  wire \data_p2_reg_n_0_[45] ;
  wire \data_p2_reg_n_0_[46] ;
  wire \data_p2_reg_n_0_[47] ;
  wire \data_p2_reg_n_0_[48] ;
  wire \data_p2_reg_n_0_[49] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[50] ;
  wire \data_p2_reg_n_0_[51] ;
  wire \data_p2_reg_n_0_[52] ;
  wire \data_p2_reg_n_0_[53] ;
  wire \data_p2_reg_n_0_[54] ;
  wire \data_p2_reg_n_0_[55] ;
  wire \data_p2_reg_n_0_[56] ;
  wire \data_p2_reg_n_0_[57] ;
  wire \data_p2_reg_n_0_[58] ;
  wire \data_p2_reg_n_0_[59] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[60] ;
  wire \data_p2_reg_n_0_[61] ;
  wire \data_p2_reg_n_0_[62] ;
  wire \data_p2_reg_n_0_[63] ;
  wire \data_p2_reg_n_0_[65] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[72] ;
  wire \data_p2_reg_n_0_[73] ;
  wire \data_p2_reg_n_0_[74] ;
  wire \data_p2_reg_n_0_[75] ;
  wire \data_p2_reg_n_0_[76] ;
  wire \data_p2_reg_n_0_[77] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[81] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[9] ;
  wire \end_from_4k[1]_i_2__0_n_0 ;
  wire \end_from_4k[1]_i_3__0_n_0 ;
  wire \end_from_4k[1]_i_4__0_n_0 ;
  wire \end_from_4k[1]_i_5__0_n_0 ;
  wire \end_from_4k[5]_i_2__0_n_0 ;
  wire \end_from_4k[5]_i_3__0_n_0 ;
  wire \end_from_4k[5]_i_4__0_n_0 ;
  wire \end_from_4k[5]_i_5__0_n_0 ;
  wire \end_from_4k[9]_i_2__0_n_0 ;
  wire \end_from_4k[9]_i_3__0_n_0 ;
  wire \end_from_4k[9]_i_4__0_n_0 ;
  wire \end_from_4k[9]_i_5__0_n_0 ;
  wire \end_from_4k_reg[1]_i_1__0_n_0 ;
  wire \end_from_4k_reg[1]_i_1__0_n_1 ;
  wire \end_from_4k_reg[1]_i_1__0_n_2 ;
  wire \end_from_4k_reg[1]_i_1__0_n_3 ;
  wire \end_from_4k_reg[5]_i_1__0_n_0 ;
  wire \end_from_4k_reg[5]_i_1__0_n_1 ;
  wire \end_from_4k_reg[5]_i_1__0_n_2 ;
  wire \end_from_4k_reg[5]_i_1__0_n_3 ;
  wire \end_from_4k_reg[9]_i_1__0_n_1 ;
  wire \end_from_4k_reg[9]_i_1__0_n_2 ;
  wire \end_from_4k_reg[9]_i_1__0_n_3 ;
  wire first_sect_reg;
  wire if_full_n;
  wire if_full_n_0;
  wire last_sect_reg;
  wire load_p1;
  wire load_p2;
  wire [1:0]next_st__0;
  wire ost_resp_ready;
  wire p_16_in;
  wire [17:1]p_1_in;
  wire req_handling_reg;
  wire req_valid;
  wire s_ready_t_i_1__4_n_0;
  wire s_ready_t_reg_0;
  wire s_ready_t_reg_1;
  wire [0:0]\sect_cnt_reg[0] ;
  wire [3:0]\sect_cnt_reg[12] ;
  wire [3:0]\sect_cnt_reg[16] ;
  wire [3:0]\sect_cnt_reg[20] ;
  wire [3:0]\sect_cnt_reg[24] ;
  wire [3:0]\sect_cnt_reg[28] ;
  wire [3:0]\sect_cnt_reg[32] ;
  wire [3:0]\sect_cnt_reg[36] ;
  wire [3:0]\sect_cnt_reg[40] ;
  wire [3:0]\sect_cnt_reg[44] ;
  wire [3:0]\sect_cnt_reg[48] ;
  wire [2:0]\sect_cnt_reg[51] ;
  wire [3:0]\sect_cnt_reg[8] ;
  wire [19:0]\sect_len_buf[3]_i_3_0 ;
  wire \sect_len_buf[3]_i_4_n_0 ;
  wire \sect_len_buf[3]_i_5_n_0 ;
  wire \sect_len_buf[3]_i_6_n_0 ;
  wire \sect_total[3]_i_10__0_n_0 ;
  wire \sect_total[3]_i_11__0_n_0 ;
  wire \sect_total[3]_i_12__0_n_0 ;
  wire \sect_total[3]_i_13__0_n_0 ;
  wire \sect_total[3]_i_14__0_n_0 ;
  wire \sect_total[3]_i_15__0_n_0 ;
  wire \sect_total[3]_i_16__0_n_0 ;
  wire \sect_total[3]_i_4__0_n_0 ;
  wire \sect_total[3]_i_5__0_n_0 ;
  wire \sect_total[3]_i_6__0_n_0 ;
  wire \sect_total[3]_i_7__0_n_0 ;
  wire \sect_total[3]_i_9__0_n_0 ;
  wire \sect_total_buf_reg[0] ;
  wire \sect_total_reg[11]_i_1__0_n_0 ;
  wire \sect_total_reg[11]_i_1__0_n_1 ;
  wire \sect_total_reg[11]_i_1__0_n_2 ;
  wire \sect_total_reg[11]_i_1__0_n_3 ;
  wire \sect_total_reg[15]_i_1__0_n_0 ;
  wire \sect_total_reg[15]_i_1__0_n_1 ;
  wire \sect_total_reg[15]_i_1__0_n_2 ;
  wire \sect_total_reg[15]_i_1__0_n_3 ;
  wire \sect_total_reg[16] ;
  wire \sect_total_reg[19]_i_2__0_n_1 ;
  wire \sect_total_reg[19]_i_2__0_n_2 ;
  wire \sect_total_reg[19]_i_2__0_n_3 ;
  wire \sect_total_reg[3]_i_1__0_n_0 ;
  wire \sect_total_reg[3]_i_1__0_n_1 ;
  wire \sect_total_reg[3]_i_1__0_n_2 ;
  wire \sect_total_reg[3]_i_1__0_n_3 ;
  wire \sect_total_reg[3]_i_2__0_n_0 ;
  wire \sect_total_reg[3]_i_2__0_n_1 ;
  wire \sect_total_reg[3]_i_2__0_n_2 ;
  wire \sect_total_reg[3]_i_2__0_n_3 ;
  wire \sect_total_reg[3]_i_3__0_n_0 ;
  wire \sect_total_reg[3]_i_3__0_n_1 ;
  wire \sect_total_reg[3]_i_3__0_n_2 ;
  wire \sect_total_reg[3]_i_3__0_n_3 ;
  wire \sect_total_reg[3]_i_8__0_n_0 ;
  wire \sect_total_reg[3]_i_8__0_n_1 ;
  wire \sect_total_reg[3]_i_8__0_n_2 ;
  wire \sect_total_reg[3]_i_8__0_n_3 ;
  wire \sect_total_reg[7]_i_1__0_n_0 ;
  wire \sect_total_reg[7]_i_1__0_n_1 ;
  wire \sect_total_reg[7]_i_1__0_n_2 ;
  wire \sect_total_reg[7]_i_1__0_n_3 ;
  wire [1:1]state;
  wire \state[0]_i_1__1_n_0 ;
  wire \state[1]_i_1__2_n_0 ;
  wire [1:0]state__0;
  wire \state_reg[0]_0 ;
  wire \state_reg[0]_1 ;
  wire [0:0]\state_reg[0]_2 ;
  wire [1:0]\NLW_beat_len_reg[1]_i_1__0_O_UNCONNECTED ;
  wire [3:3]\NLW_beat_len_reg[9]_i_1__0_CO_UNCONNECTED ;
  wire [1:0]\NLW_end_from_4k_reg[1]_i_1__0_O_UNCONNECTED ;
  wire [3:3]\NLW_end_from_4k_reg[9]_i_1__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_sect_total_reg[19]_i_2__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_sect_total_reg[3]_i_2__0_O_UNCONNECTED ;
  wire [3:0]\NLW_sect_total_reg[3]_i_3__0_O_UNCONNECTED ;
  wire [3:0]\NLW_sect_total_reg[3]_i_8__0_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h00B0FF0000000000)) 
    \FSM_sequential_state[0]_i_1__2 
       (.I0(if_full_n),
        .I1(s_ready_t_reg_0),
        .I2(s_ready_t_reg_1),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(\FSM_sequential_state[1]_i_2__1_n_0 ),
        .O(next_st__0[0]));
  LUT6 #(
    .INIT(64'h004F008000B0FF80)) 
    \FSM_sequential_state[1]_i_1__2 
       (.I0(if_full_n),
        .I1(s_ready_t_reg_0),
        .I2(s_ready_t_reg_1),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(\FSM_sequential_state[1]_i_2__1_n_0 ),
        .O(next_st__0[1]));
  LUT4 #(
    .INIT(16'h02AA)) 
    \FSM_sequential_state[1]_i_2__1 
       (.I0(first_sect_reg),
        .I1(req_handling_reg),
        .I2(\sect_total_reg[16] ),
        .I3(p_16_in),
        .O(\FSM_sequential_state[1]_i_2__1_n_0 ));
  (* FSM_ENCODED_STATES = "zero:00,two:01,one:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_st__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "zero:00,two:01,one:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_st__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len[1]_i_2__0 
       (.I0(p_1_in[1]),
        .I1(\data_p1_reg_n_0_[1] ),
        .O(\beat_len[1]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \beat_len[1]_i_3__0 
       (.I0(p_1_in[1]),
        .I1(\data_p1_reg_n_0_[0] ),
        .O(\beat_len[1]_i_3__0_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \beat_len_reg[1]_i_1__0 
       (.CI(1'b0),
        .CO({\beat_len_reg[1]_i_1__0_n_0 ,\beat_len_reg[1]_i_1__0_n_1 ,\beat_len_reg[1]_i_1__0_n_2 ,\beat_len_reg[1]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,p_1_in[1],p_1_in[1]}),
        .O({\data_p1_reg[75]_0 [1:0],\NLW_beat_len_reg[1]_i_1__0_O_UNCONNECTED [1:0]}),
        .S({p_1_in[8],p_1_in[8],\beat_len[1]_i_2__0_n_0 ,\beat_len[1]_i_3__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \beat_len_reg[5]_i_1__0 
       (.CI(\beat_len_reg[1]_i_1__0_n_0 ),
        .CO({\beat_len_reg[5]_i_1__0_n_0 ,\beat_len_reg[5]_i_1__0_n_1 ,\beat_len_reg[5]_i_1__0_n_2 ,\beat_len_reg[5]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[75]_0 [5:2]),
        .S({p_1_in[8],p_1_in[8],p_1_in[8],p_1_in[8]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \beat_len_reg[9]_i_1__0 
       (.CI(\beat_len_reg[5]_i_1__0_n_0 ),
        .CO({\NLW_beat_len_reg[9]_i_1__0_CO_UNCONNECTED [3],\beat_len_reg[9]_i_1__0_n_1 ,\beat_len_reg[9]_i_1__0_n_2 ,\beat_len_reg[9]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[75]_0 [9:6]),
        .S(p_1_in[11:8]));
  LUT1 #(
    .INIT(2'h1)) 
    \could_multi_bursts.burst_valid_i_1__0 
       (.I0(ap_rst_n),
        .O(SR));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[0]_i_1__2 
       (.I0(\data_p2_reg[81]_0 [0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[0] ),
        .O(\data_p1[0]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[10]_i_1__2 
       (.I0(\data_p2_reg[81]_0 [10]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[10] ),
        .O(\data_p1[10]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[11]_i_1__2 
       (.I0(\data_p2_reg[81]_0 [11]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[11] ),
        .O(\data_p1[11]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[12]_i_1__2 
       (.I0(\data_p2_reg[81]_0 [12]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[12] ),
        .O(\data_p1[12]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[13]_i_1__2 
       (.I0(\data_p2_reg[81]_0 [13]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[13] ),
        .O(\data_p1[13]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[14]_i_1__2 
       (.I0(\data_p2_reg[81]_0 [14]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[14] ),
        .O(\data_p1[14]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[15]_i_1__2 
       (.I0(\data_p2_reg[81]_0 [15]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[15] ),
        .O(\data_p1[15]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[16]_i_1__2 
       (.I0(\data_p2_reg[81]_0 [16]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[16] ),
        .O(\data_p1[16]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[17]_i_1__2 
       (.I0(\data_p2_reg[81]_0 [17]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[17] ),
        .O(\data_p1[17]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[18]_i_1__2 
       (.I0(\data_p2_reg[81]_0 [18]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[18] ),
        .O(\data_p1[18]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[19]_i_1__2 
       (.I0(\data_p2_reg[81]_0 [19]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[19] ),
        .O(\data_p1[19]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[1]_i_1__2 
       (.I0(\data_p2_reg[81]_0 [1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[1] ),
        .O(\data_p1[1]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[20]_i_1__2 
       (.I0(\data_p2_reg[81]_0 [20]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[20] ),
        .O(\data_p1[20]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[21]_i_1__2 
       (.I0(\data_p2_reg[81]_0 [21]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[21] ),
        .O(\data_p1[21]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[22]_i_1__2 
       (.I0(\data_p2_reg[81]_0 [22]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[22] ),
        .O(\data_p1[22]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[23]_i_1__2 
       (.I0(\data_p2_reg[81]_0 [23]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[23] ),
        .O(\data_p1[23]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[24]_i_1__2 
       (.I0(\data_p2_reg[81]_0 [24]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[24] ),
        .O(\data_p1[24]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[25]_i_1__2 
       (.I0(\data_p2_reg[81]_0 [25]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[25] ),
        .O(\data_p1[25]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[26]_i_1__2 
       (.I0(\data_p2_reg[81]_0 [26]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[26] ),
        .O(\data_p1[26]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[27]_i_1__2 
       (.I0(\data_p2_reg[81]_0 [27]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[27] ),
        .O(\data_p1[27]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[28]_i_1__2 
       (.I0(\data_p2_reg[81]_0 [28]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[28] ),
        .O(\data_p1[28]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[29]_i_1__2 
       (.I0(\data_p2_reg[81]_0 [29]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[29] ),
        .O(\data_p1[29]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[2]_i_1__2 
       (.I0(\data_p2_reg[81]_0 [2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[2] ),
        .O(\data_p1[2]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[30]_i_1__2 
       (.I0(\data_p2_reg[81]_0 [30]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[30] ),
        .O(\data_p1[30]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[31]_i_1__2 
       (.I0(\data_p2_reg[81]_0 [31]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[31] ),
        .O(\data_p1[31]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[32]_i_1__2 
       (.I0(\data_p2_reg[81]_0 [32]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[32] ),
        .O(\data_p1[32]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[33]_i_1__0 
       (.I0(\data_p2_reg[81]_0 [33]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[33] ),
        .O(\data_p1[33]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[34]_i_1__0 
       (.I0(\data_p2_reg[81]_0 [34]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[34] ),
        .O(\data_p1[34]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[35]_i_1__0 
       (.I0(\data_p2_reg[81]_0 [35]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[35] ),
        .O(\data_p1[35]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[36]_i_1__0 
       (.I0(\data_p2_reg[81]_0 [36]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[36] ),
        .O(\data_p1[36]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[37]_i_1__0 
       (.I0(\data_p2_reg[81]_0 [37]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[37] ),
        .O(\data_p1[37]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[38]_i_1__0 
       (.I0(\data_p2_reg[81]_0 [38]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[38] ),
        .O(\data_p1[38]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[39]_i_1__0 
       (.I0(\data_p2_reg[81]_0 [39]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[39] ),
        .O(\data_p1[39]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[3]_i_1__2 
       (.I0(\data_p2_reg[81]_0 [3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[3] ),
        .O(\data_p1[3]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[40]_i_1__0 
       (.I0(\data_p2_reg[81]_0 [40]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[40] ),
        .O(\data_p1[40]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[41]_i_1__0 
       (.I0(\data_p2_reg[81]_0 [41]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[41] ),
        .O(\data_p1[41]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[42]_i_1__0 
       (.I0(\data_p2_reg[81]_0 [42]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[42] ),
        .O(\data_p1[42]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[43]_i_1__0 
       (.I0(\data_p2_reg[81]_0 [43]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[43] ),
        .O(\data_p1[43]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[44]_i_1__0 
       (.I0(\data_p2_reg[81]_0 [44]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[44] ),
        .O(\data_p1[44]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[45]_i_1__0 
       (.I0(\data_p2_reg[81]_0 [45]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[45] ),
        .O(\data_p1[45]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[46]_i_1__0 
       (.I0(\data_p2_reg[81]_0 [46]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[46] ),
        .O(\data_p1[46]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[47]_i_1__0 
       (.I0(\data_p2_reg[81]_0 [47]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[47] ),
        .O(\data_p1[47]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[48]_i_1__0 
       (.I0(\data_p2_reg[81]_0 [48]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[48] ),
        .O(\data_p1[48]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[49]_i_1__0 
       (.I0(\data_p2_reg[81]_0 [49]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[49] ),
        .O(\data_p1[49]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[4]_i_1__2 
       (.I0(\data_p2_reg[81]_0 [4]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[4] ),
        .O(\data_p1[4]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[50]_i_1__0 
       (.I0(\data_p2_reg[81]_0 [50]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[50] ),
        .O(\data_p1[50]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[51]_i_1__0 
       (.I0(\data_p2_reg[81]_0 [51]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[51] ),
        .O(\data_p1[51]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[52]_i_1__0 
       (.I0(\data_p2_reg[81]_0 [52]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[52] ),
        .O(\data_p1[52]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[53]_i_1__0 
       (.I0(\data_p2_reg[81]_0 [53]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[53] ),
        .O(\data_p1[53]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[54]_i_1__0 
       (.I0(\data_p2_reg[81]_0 [54]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[54] ),
        .O(\data_p1[54]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[55]_i_1__0 
       (.I0(\data_p2_reg[81]_0 [55]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[55] ),
        .O(\data_p1[55]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[56]_i_1__0 
       (.I0(\data_p2_reg[81]_0 [56]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[56] ),
        .O(\data_p1[56]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[57]_i_1__0 
       (.I0(\data_p2_reg[81]_0 [57]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[57] ),
        .O(\data_p1[57]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[58]_i_1__0 
       (.I0(\data_p2_reg[81]_0 [58]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[58] ),
        .O(\data_p1[58]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[59]_i_1__0 
       (.I0(\data_p2_reg[81]_0 [59]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[59] ),
        .O(\data_p1[59]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[5]_i_1__2 
       (.I0(\data_p2_reg[81]_0 [5]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[5] ),
        .O(\data_p1[5]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[60]_i_1__0 
       (.I0(\data_p2_reg[81]_0 [60]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[60] ),
        .O(\data_p1[60]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[61]_i_1__0 
       (.I0(\data_p2_reg[81]_0 [61]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[61] ),
        .O(\data_p1[61]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[62]_i_1__0 
       (.I0(\data_p2_reg[81]_0 [62]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[62] ),
        .O(\data_p1[62]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[63]_i_1__0 
       (.I0(\data_p2_reg[81]_0 [63]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[63] ),
        .O(\data_p1[63]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[65]_i_1 
       (.I0(\data_p2_reg[81]_0 [64]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[65] ),
        .O(\data_p1[65]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[6]_i_1__2 
       (.I0(\data_p2_reg[81]_0 [6]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[6] ),
        .O(\data_p1[6]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[72]_i_1 
       (.I0(\data_p2_reg[81]_0 [65]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[72] ),
        .O(\data_p1[72]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[73]_i_1 
       (.I0(\data_p2_reg[81]_0 [66]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[73] ),
        .O(\data_p1[73]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[74]_i_1 
       (.I0(\data_p2_reg[81]_0 [67]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[74] ),
        .O(\data_p1[74]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[75]_i_1 
       (.I0(\data_p2_reg[81]_0 [68]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[75] ),
        .O(\data_p1[75]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[76]_i_1 
       (.I0(\data_p2_reg[81]_0 [69]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[76] ),
        .O(\data_p1[76]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[77]_i_1__0 
       (.I0(\data_p2_reg[81]_0 [70]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[77] ),
        .O(\data_p1[77]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[7]_i_1__2 
       (.I0(\data_p2_reg[81]_0 [7]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[7] ),
        .O(\data_p1[7]_i_1__2_n_0 ));
  LUT6 #(
    .INIT(64'h1717101010171010)) 
    \data_p1[81]_i_1__0 
       (.I0(\FSM_sequential_state[1]_i_2__1_n_0 ),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(s_ready_t_reg_0),
        .I4(s_ready_t_reg_1),
        .I5(if_full_n),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[81]_i_2__0 
       (.I0(\data_p2_reg[81]_0 [71]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[81] ),
        .O(\data_p1[81]_i_2__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[8]_i_1__2 
       (.I0(\data_p2_reg[81]_0 [8]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[8] ),
        .O(\data_p1[8]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[9]_i_1__2 
       (.I0(\data_p2_reg[81]_0 [9]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[9] ),
        .O(\data_p1[9]_i_1__2_n_0 ));
  FDRE \data_p1_reg[0] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[0]_i_1__2_n_0 ),
        .Q(\data_p1_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__2_n_0 ),
        .Q(Q[8]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__2_n_0 ),
        .Q(Q[9]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__2_n_0 ),
        .Q(Q[10]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__2_n_0 ),
        .Q(Q[11]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__2_n_0 ),
        .Q(Q[12]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__2_n_0 ),
        .Q(Q[13]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__2_n_0 ),
        .Q(Q[14]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__2_n_0 ),
        .Q(Q[15]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__2_n_0 ),
        .Q(Q[16]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__2_n_0 ),
        .Q(Q[17]),
        .R(1'b0));
  FDRE \data_p1_reg[1] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[1]_i_1__2_n_0 ),
        .Q(\data_p1_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__2_n_0 ),
        .Q(Q[18]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__2_n_0 ),
        .Q(Q[19]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__2_n_0 ),
        .Q(Q[20]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__2_n_0 ),
        .Q(Q[21]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__2_n_0 ),
        .Q(Q[22]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__2_n_0 ),
        .Q(Q[23]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__2_n_0 ),
        .Q(Q[24]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__2_n_0 ),
        .Q(Q[25]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__2_n_0 ),
        .Q(Q[26]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__2_n_0 ),
        .Q(Q[27]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__2_n_0 ),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__2_n_0 ),
        .Q(Q[28]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__2_n_0 ),
        .Q(Q[29]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__2_n_0 ),
        .Q(Q[30]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1__0_n_0 ),
        .Q(Q[31]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__0_n_0 ),
        .Q(Q[32]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__0_n_0 ),
        .Q(Q[33]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1__0_n_0 ),
        .Q(Q[34]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1__0_n_0 ),
        .Q(Q[35]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1__0_n_0 ),
        .Q(Q[36]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1__0_n_0 ),
        .Q(Q[37]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__2_n_0 ),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1__0_n_0 ),
        .Q(Q[38]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1__0_n_0 ),
        .Q(Q[39]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1__0_n_0 ),
        .Q(Q[40]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1__0_n_0 ),
        .Q(Q[41]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1__0_n_0 ),
        .Q(Q[42]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1__0_n_0 ),
        .Q(Q[43]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1__0_n_0 ),
        .Q(Q[44]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1__0_n_0 ),
        .Q(Q[45]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1__0_n_0 ),
        .Q(Q[46]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1__0_n_0 ),
        .Q(Q[47]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__2_n_0 ),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1__0_n_0 ),
        .Q(Q[48]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1__0_n_0 ),
        .Q(Q[49]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1__0_n_0 ),
        .Q(Q[50]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1__0_n_0 ),
        .Q(Q[51]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1__0_n_0 ),
        .Q(Q[52]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1__0_n_0 ),
        .Q(Q[53]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1__0_n_0 ),
        .Q(Q[54]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1__0_n_0 ),
        .Q(Q[55]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1__0_n_0 ),
        .Q(Q[56]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1__0_n_0 ),
        .Q(Q[57]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__2_n_0 ),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1__0_n_0 ),
        .Q(Q[58]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1__0_n_0 ),
        .Q(Q[59]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1__0_n_0 ),
        .Q(Q[60]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_1__0_n_0 ),
        .Q(Q[61]),
        .R(1'b0));
  FDRE \data_p1_reg[65] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[65]_i_1_n_0 ),
        .Q(p_1_in[1]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__2_n_0 ),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \data_p1_reg[72] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[72]_i_1_n_0 ),
        .Q(p_1_in[8]),
        .R(1'b0));
  FDRE \data_p1_reg[73] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[73]_i_1_n_0 ),
        .Q(p_1_in[9]),
        .R(1'b0));
  FDRE \data_p1_reg[74] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[74]_i_1_n_0 ),
        .Q(p_1_in[10]),
        .R(1'b0));
  FDRE \data_p1_reg[75] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[75]_i_1_n_0 ),
        .Q(p_1_in[11]),
        .R(1'b0));
  FDRE \data_p1_reg[76] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[76]_i_1_n_0 ),
        .Q(p_1_in[12]),
        .R(1'b0));
  FDRE \data_p1_reg[77] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[77]_i_1__0_n_0 ),
        .Q(p_1_in[13]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__2_n_0 ),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \data_p1_reg[81] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[81]_i_2__0_n_0 ),
        .Q(p_1_in[17]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__2_n_0 ),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__2_n_0 ),
        .Q(Q[7]),
        .R(1'b0));
  FDRE \data_p2_reg[0] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [0]),
        .Q(\data_p2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [10]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [11]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [12]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [13]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [14]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [15]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [16]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [17]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [18]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [19]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[1] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [1]),
        .Q(\data_p2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [20]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [21]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [22]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [23]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [24]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [25]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [26]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [27]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [28]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [29]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [2]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [30]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [31]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [32]),
        .Q(\data_p2_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [33]),
        .Q(\data_p2_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [34]),
        .Q(\data_p2_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [35]),
        .Q(\data_p2_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [36]),
        .Q(\data_p2_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [37]),
        .Q(\data_p2_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [38]),
        .Q(\data_p2_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [39]),
        .Q(\data_p2_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [3]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [40]),
        .Q(\data_p2_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [41]),
        .Q(\data_p2_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [42]),
        .Q(\data_p2_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [43]),
        .Q(\data_p2_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [44]),
        .Q(\data_p2_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [45]),
        .Q(\data_p2_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [46]),
        .Q(\data_p2_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [47]),
        .Q(\data_p2_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [48]),
        .Q(\data_p2_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [49]),
        .Q(\data_p2_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [4]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [50]),
        .Q(\data_p2_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [51]),
        .Q(\data_p2_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [52]),
        .Q(\data_p2_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [53]),
        .Q(\data_p2_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [54]),
        .Q(\data_p2_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [55]),
        .Q(\data_p2_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [56]),
        .Q(\data_p2_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [57]),
        .Q(\data_p2_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [58]),
        .Q(\data_p2_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [59]),
        .Q(\data_p2_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [5]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [60]),
        .Q(\data_p2_reg_n_0_[60] ),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [61]),
        .Q(\data_p2_reg_n_0_[61] ),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [62]),
        .Q(\data_p2_reg_n_0_[62] ),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [63]),
        .Q(\data_p2_reg_n_0_[63] ),
        .R(1'b0));
  FDRE \data_p2_reg[65] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [64]),
        .Q(\data_p2_reg_n_0_[65] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [6]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[72] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [65]),
        .Q(\data_p2_reg_n_0_[72] ),
        .R(1'b0));
  FDRE \data_p2_reg[73] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [66]),
        .Q(\data_p2_reg_n_0_[73] ),
        .R(1'b0));
  FDRE \data_p2_reg[74] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [67]),
        .Q(\data_p2_reg_n_0_[74] ),
        .R(1'b0));
  FDRE \data_p2_reg[75] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [68]),
        .Q(\data_p2_reg_n_0_[75] ),
        .R(1'b0));
  FDRE \data_p2_reg[76] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [69]),
        .Q(\data_p2_reg_n_0_[76] ),
        .R(1'b0));
  FDRE \data_p2_reg[77] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [70]),
        .Q(\data_p2_reg_n_0_[77] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [7]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[81] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [71]),
        .Q(\data_p2_reg_n_0_[81] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [8]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(load_p2),
        .D(\data_p2_reg[81]_0 [9]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[1]_i_2__0 
       (.I0(p_1_in[8]),
        .I1(Q[1]),
        .O(\end_from_4k[1]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[1]_i_3__0 
       (.I0(p_1_in[8]),
        .I1(Q[0]),
        .O(\end_from_4k[1]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[1]_i_4__0 
       (.I0(p_1_in[1]),
        .I1(\data_p1_reg_n_0_[1] ),
        .O(\end_from_4k[1]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[1]_i_5__0 
       (.I0(p_1_in[1]),
        .I1(\data_p1_reg_n_0_[0] ),
        .O(\end_from_4k[1]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[5]_i_2__0 
       (.I0(p_1_in[8]),
        .I1(Q[5]),
        .O(\end_from_4k[5]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[5]_i_3__0 
       (.I0(p_1_in[8]),
        .I1(Q[4]),
        .O(\end_from_4k[5]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[5]_i_4__0 
       (.I0(p_1_in[8]),
        .I1(Q[3]),
        .O(\end_from_4k[5]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[5]_i_5__0 
       (.I0(p_1_in[8]),
        .I1(Q[2]),
        .O(\end_from_4k[5]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[9]_i_2__0 
       (.I0(p_1_in[11]),
        .I1(Q[9]),
        .O(\end_from_4k[9]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[9]_i_3__0 
       (.I0(p_1_in[10]),
        .I1(Q[8]),
        .O(\end_from_4k[9]_i_3__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[9]_i_4__0 
       (.I0(p_1_in[9]),
        .I1(Q[7]),
        .O(\end_from_4k[9]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \end_from_4k[9]_i_5__0 
       (.I0(p_1_in[8]),
        .I1(Q[6]),
        .O(\end_from_4k[9]_i_5__0_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_from_4k_reg[1]_i_1__0 
       (.CI(1'b0),
        .CO({\end_from_4k_reg[1]_i_1__0_n_0 ,\end_from_4k_reg[1]_i_1__0_n_1 ,\end_from_4k_reg[1]_i_1__0_n_2 ,\end_from_4k_reg[1]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({p_1_in[8],p_1_in[8],p_1_in[1],p_1_in[1]}),
        .O({\data_p1_reg[74]_0 [1:0],\NLW_end_from_4k_reg[1]_i_1__0_O_UNCONNECTED [1:0]}),
        .S({\end_from_4k[1]_i_2__0_n_0 ,\end_from_4k[1]_i_3__0_n_0 ,\end_from_4k[1]_i_4__0_n_0 ,\end_from_4k[1]_i_5__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_from_4k_reg[5]_i_1__0 
       (.CI(\end_from_4k_reg[1]_i_1__0_n_0 ),
        .CO({\end_from_4k_reg[5]_i_1__0_n_0 ,\end_from_4k_reg[5]_i_1__0_n_1 ,\end_from_4k_reg[5]_i_1__0_n_2 ,\end_from_4k_reg[5]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({p_1_in[8],p_1_in[8],p_1_in[8],p_1_in[8]}),
        .O(\data_p1_reg[74]_0 [5:2]),
        .S({\end_from_4k[5]_i_2__0_n_0 ,\end_from_4k[5]_i_3__0_n_0 ,\end_from_4k[5]_i_4__0_n_0 ,\end_from_4k[5]_i_5__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \end_from_4k_reg[9]_i_1__0 
       (.CI(\end_from_4k_reg[5]_i_1__0_n_0 ),
        .CO({\NLW_end_from_4k_reg[9]_i_1__0_CO_UNCONNECTED [3],\end_from_4k_reg[9]_i_1__0_n_1 ,\end_from_4k_reg[9]_i_1__0_n_2 ,\end_from_4k_reg[9]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,p_1_in[10:8]}),
        .O(\data_p1_reg[74]_0 [9:6]),
        .S({\end_from_4k[9]_i_2__0_n_0 ,\end_from_4k[9]_i_3__0_n_0 ,\end_from_4k[9]_i_4__0_n_0 ,\end_from_4k[9]_i_5__0_n_0 }));
  LUT5 #(
    .INIT(32'hD0000000)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_1__3 
       (.I0(\could_multi_bursts.addr_buf_reg[63]_0 ),
        .I1(AWREADY_Dummy_1),
        .I2(if_full_n_0),
        .I3(\could_multi_bursts.addr_buf_reg[63] ),
        .I4(ost_resp_ready),
        .O(\could_multi_bursts.burst_valid_reg ));
  LUT6 #(
    .INIT(64'hD000D0D0D0000000)) 
    last_sect_i_1__0
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__1_n_0 ),
        .I2(ap_rst_n),
        .I3(last_sect_reg),
        .I4(p_16_in),
        .I5(req_handling_reg),
        .O(\state_reg[0]_1 ));
  LUT6 #(
    .INIT(64'h222222F2F2F2F2F2)) 
    req_handling_i_1__0
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__1_n_0 ),
        .I2(first_sect_reg),
        .I3(req_handling_reg),
        .I4(\sect_total_reg[16] ),
        .I5(p_16_in),
        .O(\state_reg[0]_0 ));
  LUT6 #(
    .INIT(64'hCCCC5DDDDDDDDDDD)) 
    s_ready_t_i_1__4
       (.I0(state__0[1]),
        .I1(s_ready_t_reg_0),
        .I2(s_ready_t_reg_1),
        .I3(if_full_n),
        .I4(state__0[0]),
        .I5(\FSM_sequential_state[1]_i_2__1_n_0 ),
        .O(s_ready_t_i_1__4_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__4_n_0),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT4 #(
    .INIT(16'h20FD)) 
    \sect_cnt[0]_i_1__0 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__1_n_0 ),
        .I2(Q[10]),
        .I3(\sect_cnt_reg[0] ),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[10]_i_1__0 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__1_n_0 ),
        .I2(Q[20]),
        .I3(\sect_cnt_reg[12] [1]),
        .O(D[10]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[11]_i_1__0 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__1_n_0 ),
        .I2(Q[21]),
        .I3(\sect_cnt_reg[12] [2]),
        .O(D[11]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[12]_i_1__0 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__1_n_0 ),
        .I2(Q[22]),
        .I3(\sect_cnt_reg[12] [3]),
        .O(D[12]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[13]_i_1__0 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__1_n_0 ),
        .I2(Q[23]),
        .I3(\sect_cnt_reg[16] [0]),
        .O(D[13]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[14]_i_1__0 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__1_n_0 ),
        .I2(Q[24]),
        .I3(\sect_cnt_reg[16] [1]),
        .O(D[14]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[15]_i_1__0 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__1_n_0 ),
        .I2(Q[25]),
        .I3(\sect_cnt_reg[16] [2]),
        .O(D[15]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[16]_i_1__0 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__1_n_0 ),
        .I2(Q[26]),
        .I3(\sect_cnt_reg[16] [3]),
        .O(D[16]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[17]_i_1__0 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__1_n_0 ),
        .I2(Q[27]),
        .I3(\sect_cnt_reg[20] [0]),
        .O(D[17]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[18]_i_1__0 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__1_n_0 ),
        .I2(Q[28]),
        .I3(\sect_cnt_reg[20] [1]),
        .O(D[18]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[19]_i_1__0 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__1_n_0 ),
        .I2(Q[29]),
        .I3(\sect_cnt_reg[20] [2]),
        .O(D[19]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[1]_i_1__0 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__1_n_0 ),
        .I2(Q[11]),
        .I3(O[0]),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[20]_i_1__0 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__1_n_0 ),
        .I2(Q[30]),
        .I3(\sect_cnt_reg[20] [3]),
        .O(D[20]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[21]_i_1__0 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__1_n_0 ),
        .I2(Q[31]),
        .I3(\sect_cnt_reg[24] [0]),
        .O(D[21]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[22]_i_1__0 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__1_n_0 ),
        .I2(Q[32]),
        .I3(\sect_cnt_reg[24] [1]),
        .O(D[22]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[23]_i_1__0 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__1_n_0 ),
        .I2(Q[33]),
        .I3(\sect_cnt_reg[24] [2]),
        .O(D[23]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[24]_i_1__0 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__1_n_0 ),
        .I2(Q[34]),
        .I3(\sect_cnt_reg[24] [3]),
        .O(D[24]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[25]_i_1__0 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__1_n_0 ),
        .I2(Q[35]),
        .I3(\sect_cnt_reg[28] [0]),
        .O(D[25]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[26]_i_1__0 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__1_n_0 ),
        .I2(Q[36]),
        .I3(\sect_cnt_reg[28] [1]),
        .O(D[26]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[27]_i_1__0 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__1_n_0 ),
        .I2(Q[37]),
        .I3(\sect_cnt_reg[28] [2]),
        .O(D[27]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[28]_i_1__0 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__1_n_0 ),
        .I2(Q[38]),
        .I3(\sect_cnt_reg[28] [3]),
        .O(D[28]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[29]_i_1__0 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__1_n_0 ),
        .I2(Q[39]),
        .I3(\sect_cnt_reg[32] [0]),
        .O(D[29]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[2]_i_1__0 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__1_n_0 ),
        .I2(Q[12]),
        .I3(O[1]),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[30]_i_1__0 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__1_n_0 ),
        .I2(Q[40]),
        .I3(\sect_cnt_reg[32] [1]),
        .O(D[30]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[31]_i_1__0 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__1_n_0 ),
        .I2(Q[41]),
        .I3(\sect_cnt_reg[32] [2]),
        .O(D[31]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[32]_i_1__0 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__1_n_0 ),
        .I2(Q[42]),
        .I3(\sect_cnt_reg[32] [3]),
        .O(D[32]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[33]_i_1__0 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__1_n_0 ),
        .I2(Q[43]),
        .I3(\sect_cnt_reg[36] [0]),
        .O(D[33]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[34]_i_1__0 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__1_n_0 ),
        .I2(Q[44]),
        .I3(\sect_cnt_reg[36] [1]),
        .O(D[34]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[35]_i_1__0 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__1_n_0 ),
        .I2(Q[45]),
        .I3(\sect_cnt_reg[36] [2]),
        .O(D[35]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[36]_i_1__0 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__1_n_0 ),
        .I2(Q[46]),
        .I3(\sect_cnt_reg[36] [3]),
        .O(D[36]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[37]_i_1__0 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__1_n_0 ),
        .I2(Q[47]),
        .I3(\sect_cnt_reg[40] [0]),
        .O(D[37]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[38]_i_1__0 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__1_n_0 ),
        .I2(Q[48]),
        .I3(\sect_cnt_reg[40] [1]),
        .O(D[38]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[39]_i_1__0 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__1_n_0 ),
        .I2(Q[49]),
        .I3(\sect_cnt_reg[40] [2]),
        .O(D[39]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[3]_i_1__0 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__1_n_0 ),
        .I2(Q[13]),
        .I3(O[2]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[40]_i_1__0 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__1_n_0 ),
        .I2(Q[50]),
        .I3(\sect_cnt_reg[40] [3]),
        .O(D[40]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[41]_i_1__0 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__1_n_0 ),
        .I2(Q[51]),
        .I3(\sect_cnt_reg[44] [0]),
        .O(D[41]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[42]_i_1__0 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__1_n_0 ),
        .I2(Q[52]),
        .I3(\sect_cnt_reg[44] [1]),
        .O(D[42]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[43]_i_1__0 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__1_n_0 ),
        .I2(Q[53]),
        .I3(\sect_cnt_reg[44] [2]),
        .O(D[43]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[44]_i_1__0 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__1_n_0 ),
        .I2(Q[54]),
        .I3(\sect_cnt_reg[44] [3]),
        .O(D[44]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[45]_i_1__0 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__1_n_0 ),
        .I2(Q[55]),
        .I3(\sect_cnt_reg[48] [0]),
        .O(D[45]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[46]_i_1__0 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__1_n_0 ),
        .I2(Q[56]),
        .I3(\sect_cnt_reg[48] [1]),
        .O(D[46]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[47]_i_1__0 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__1_n_0 ),
        .I2(Q[57]),
        .I3(\sect_cnt_reg[48] [2]),
        .O(D[47]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[48]_i_1__0 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__1_n_0 ),
        .I2(Q[58]),
        .I3(\sect_cnt_reg[48] [3]),
        .O(D[48]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[49]_i_1__0 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__1_n_0 ),
        .I2(Q[59]),
        .I3(\sect_cnt_reg[51] [0]),
        .O(D[49]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[4]_i_1__0 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__1_n_0 ),
        .I2(Q[14]),
        .I3(O[3]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[50]_i_1__0 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__1_n_0 ),
        .I2(Q[60]),
        .I3(\sect_cnt_reg[51] [1]),
        .O(D[50]));
  LUT3 #(
    .INIT(8'hBA)) 
    \sect_cnt[51]_i_1__0 
       (.I0(p_16_in),
        .I1(first_sect_reg),
        .I2(req_valid),
        .O(E));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[51]_i_2__0 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__1_n_0 ),
        .I2(Q[61]),
        .I3(\sect_cnt_reg[51] [2]),
        .O(D[51]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[5]_i_1__0 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__1_n_0 ),
        .I2(Q[15]),
        .I3(\sect_cnt_reg[8] [0]),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[6]_i_1__0 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__1_n_0 ),
        .I2(Q[16]),
        .I3(\sect_cnt_reg[8] [1]),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[7]_i_1__0 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__1_n_0 ),
        .I2(Q[17]),
        .I3(\sect_cnt_reg[8] [2]),
        .O(D[7]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[8]_i_1__0 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__1_n_0 ),
        .I2(Q[18]),
        .I3(\sect_cnt_reg[8] [3]),
        .O(D[8]));
  LUT4 #(
    .INIT(16'hFD20)) 
    \sect_cnt[9]_i_1__0 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__1_n_0 ),
        .I2(Q[19]),
        .I3(\sect_cnt_reg[12] [0]),
        .O(D[9]));
  LUT4 #(
    .INIT(16'h80AA)) 
    \sect_len_buf[3]_i_1__0 
       (.I0(first_sect_reg),
        .I1(\sect_total_buf_reg[0] ),
        .I2(\could_multi_bursts.burst_valid_reg ),
        .I3(\could_multi_bursts.addr_buf_reg[63] ),
        .O(p_16_in));
  LUT5 #(
    .INIT(32'h00000004)) 
    \sect_len_buf[3]_i_3 
       (.I0(\sect_len_buf[3]_i_4_n_0 ),
        .I1(\sect_len_buf[3]_i_5_n_0 ),
        .I2(\sect_len_buf[3]_i_6_n_0 ),
        .I3(\sect_len_buf[3]_i_3_0 [16]),
        .I4(\sect_len_buf[3]_i_3_0 [18]),
        .O(\sect_total_reg[16] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sect_len_buf[3]_i_4 
       (.I0(\sect_len_buf[3]_i_3_0 [0]),
        .I1(\sect_len_buf[3]_i_3_0 [9]),
        .I2(\sect_len_buf[3]_i_3_0 [1]),
        .I3(\sect_len_buf[3]_i_3_0 [2]),
        .I4(\sect_len_buf[3]_i_3_0 [14]),
        .I5(\sect_len_buf[3]_i_3_0 [3]),
        .O(\sect_len_buf[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \sect_len_buf[3]_i_5 
       (.I0(\sect_len_buf[3]_i_3_0 [12]),
        .I1(\sect_len_buf[3]_i_3_0 [17]),
        .I2(\sect_len_buf[3]_i_3_0 [10]),
        .I3(\sect_len_buf[3]_i_3_0 [11]),
        .I4(\sect_len_buf[3]_i_3_0 [19]),
        .I5(\sect_len_buf[3]_i_3_0 [15]),
        .O(\sect_len_buf[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \sect_len_buf[3]_i_6 
       (.I0(\sect_len_buf[3]_i_3_0 [7]),
        .I1(\sect_len_buf[3]_i_3_0 [8]),
        .I2(\sect_len_buf[3]_i_3_0 [5]),
        .I3(\sect_len_buf[3]_i_3_0 [6]),
        .I4(\sect_len_buf[3]_i_3_0 [13]),
        .I5(\sect_len_buf[3]_i_3_0 [4]),
        .O(\sect_len_buf[3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sect_total[19]_i_1__0 
       (.I0(req_valid),
        .I1(\FSM_sequential_state[1]_i_2__1_n_0 ),
        .O(\state_reg[0]_2 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_10__0 
       (.I0(p_1_in[8]),
        .I1(Q[4]),
        .O(\sect_total[3]_i_10__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_11__0 
       (.I0(p_1_in[8]),
        .I1(Q[3]),
        .O(\sect_total[3]_i_11__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_12__0 
       (.I0(p_1_in[8]),
        .I1(Q[2]),
        .O(\sect_total[3]_i_12__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_13__0 
       (.I0(p_1_in[8]),
        .I1(Q[1]),
        .O(\sect_total[3]_i_13__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_14__0 
       (.I0(p_1_in[8]),
        .I1(Q[0]),
        .O(\sect_total[3]_i_14__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_15__0 
       (.I0(p_1_in[1]),
        .I1(\data_p1_reg_n_0_[1] ),
        .O(\sect_total[3]_i_15__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_16__0 
       (.I0(p_1_in[1]),
        .I1(\data_p1_reg_n_0_[0] ),
        .O(\sect_total[3]_i_16__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_4__0 
       (.I0(p_1_in[11]),
        .I1(Q[9]),
        .O(\sect_total[3]_i_4__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_5__0 
       (.I0(p_1_in[10]),
        .I1(Q[8]),
        .O(\sect_total[3]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_6__0 
       (.I0(p_1_in[9]),
        .I1(Q[7]),
        .O(\sect_total[3]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_7__0 
       (.I0(p_1_in[8]),
        .I1(Q[6]),
        .O(\sect_total[3]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sect_total[3]_i_9__0 
       (.I0(p_1_in[8]),
        .I1(Q[5]),
        .O(\sect_total[3]_i_9__0_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[11]_i_1__0 
       (.CI(\sect_total_reg[7]_i_1__0_n_0 ),
        .CO({\sect_total_reg[11]_i_1__0_n_0 ,\sect_total_reg[11]_i_1__0_n_1 ,\sect_total_reg[11]_i_1__0_n_2 ,\sect_total_reg[11]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[81]_0 [11:8]),
        .S({p_1_in[17],p_1_in[17],p_1_in[17],p_1_in[17]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[15]_i_1__0 
       (.CI(\sect_total_reg[11]_i_1__0_n_0 ),
        .CO({\sect_total_reg[15]_i_1__0_n_0 ,\sect_total_reg[15]_i_1__0_n_1 ,\sect_total_reg[15]_i_1__0_n_2 ,\sect_total_reg[15]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[81]_0 [15:12]),
        .S({p_1_in[17],p_1_in[17],p_1_in[17],p_1_in[17]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[19]_i_2__0 
       (.CI(\sect_total_reg[15]_i_1__0_n_0 ),
        .CO({\NLW_sect_total_reg[19]_i_2__0_CO_UNCONNECTED [3],\sect_total_reg[19]_i_2__0_n_1 ,\sect_total_reg[19]_i_2__0_n_2 ,\sect_total_reg[19]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[81]_0 [19:16]),
        .S({p_1_in[17],p_1_in[17],p_1_in[17],p_1_in[17]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[3]_i_1__0 
       (.CI(\sect_total_reg[3]_i_2__0_n_0 ),
        .CO({\sect_total_reg[3]_i_1__0_n_0 ,\sect_total_reg[3]_i_1__0_n_1 ,\sect_total_reg[3]_i_1__0_n_2 ,\sect_total_reg[3]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[81]_0 [3:0]),
        .S({p_1_in[17],p_1_in[17],p_1_in[13:12]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[3]_i_2__0 
       (.CI(\sect_total_reg[3]_i_3__0_n_0 ),
        .CO({\sect_total_reg[3]_i_2__0_n_0 ,\sect_total_reg[3]_i_2__0_n_1 ,\sect_total_reg[3]_i_2__0_n_2 ,\sect_total_reg[3]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI(p_1_in[11:8]),
        .O(\NLW_sect_total_reg[3]_i_2__0_O_UNCONNECTED [3:0]),
        .S({\sect_total[3]_i_4__0_n_0 ,\sect_total[3]_i_5__0_n_0 ,\sect_total[3]_i_6__0_n_0 ,\sect_total[3]_i_7__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[3]_i_3__0 
       (.CI(\sect_total_reg[3]_i_8__0_n_0 ),
        .CO({\sect_total_reg[3]_i_3__0_n_0 ,\sect_total_reg[3]_i_3__0_n_1 ,\sect_total_reg[3]_i_3__0_n_2 ,\sect_total_reg[3]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({p_1_in[8],p_1_in[8],p_1_in[8],p_1_in[8]}),
        .O(\NLW_sect_total_reg[3]_i_3__0_O_UNCONNECTED [3:0]),
        .S({\sect_total[3]_i_9__0_n_0 ,\sect_total[3]_i_10__0_n_0 ,\sect_total[3]_i_11__0_n_0 ,\sect_total[3]_i_12__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[3]_i_8__0 
       (.CI(1'b0),
        .CO({\sect_total_reg[3]_i_8__0_n_0 ,\sect_total_reg[3]_i_8__0_n_1 ,\sect_total_reg[3]_i_8__0_n_2 ,\sect_total_reg[3]_i_8__0_n_3 }),
        .CYINIT(1'b0),
        .DI({p_1_in[8],p_1_in[8],p_1_in[1],p_1_in[1]}),
        .O(\NLW_sect_total_reg[3]_i_8__0_O_UNCONNECTED [3:0]),
        .S({\sect_total[3]_i_13__0_n_0 ,\sect_total[3]_i_14__0_n_0 ,\sect_total[3]_i_15__0_n_0 ,\sect_total[3]_i_16__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \sect_total_reg[7]_i_1__0 
       (.CI(\sect_total_reg[3]_i_1__0_n_0 ),
        .CO({\sect_total_reg[7]_i_1__0_n_0 ,\sect_total_reg[7]_i_1__0_n_1 ,\sect_total_reg[7]_i_1__0_n_2 ,\sect_total_reg[7]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\data_p1_reg[81]_0 [7:4]),
        .S({p_1_in[17],p_1_in[17],p_1_in[17],p_1_in[17]}));
  LUT6 #(
    .INIT(64'hFFFF8000B0FF8000)) 
    \state[0]_i_1__1 
       (.I0(if_full_n),
        .I1(s_ready_t_reg_0),
        .I2(s_ready_t_reg_1),
        .I3(state),
        .I4(req_valid),
        .I5(\FSM_sequential_state[1]_i_2__1_n_0 ),
        .O(\state[0]_i_1__1_n_0 ));
  LUT6 #(
    .INIT(64'h55DDD5DDFFFFFFFF)) 
    \state[1]_i_1__2 
       (.I0(\FSM_sequential_state[1]_i_2__1_n_0 ),
        .I1(state),
        .I2(s_ready_t_reg_0),
        .I3(s_ready_t_reg_1),
        .I4(if_full_n),
        .I5(req_valid),
        .O(\state[1]_i_1__2_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__1_n_0 ),
        .Q(req_valid),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__2_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "conv2d_edge_gmem1_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_reg_slice__parameterized4
   (\aggressive_gen.rs_req_ready ,
    m_axi_gmem1_AWVALID,
    \aggressive_gen.last_cnt_reg[3] ,
    \data_p1_reg[67]_0 ,
    SR,
    ap_clk,
    \FSM_sequential_state_reg[0]_0 ,
    if_empty_n_0,
    m_axi_gmem1_AWREADY,
    Q,
    D,
    E);
  output \aggressive_gen.rs_req_ready ;
  output m_axi_gmem1_AWVALID;
  output \aggressive_gen.last_cnt_reg[3] ;
  output [65:0]\data_p1_reg[67]_0 ;
  input [0:0]SR;
  input ap_clk;
  input \FSM_sequential_state_reg[0]_0 ;
  input if_empty_n_0;
  input m_axi_gmem1_AWREADY;
  input [3:0]Q;
  input [65:0]D;
  input [0:0]E;

  wire [65:0]D;
  wire [0:0]E;
  wire \FSM_sequential_state_reg[0]_0 ;
  wire [3:0]Q;
  wire [0:0]SR;
  wire \aggressive_gen.last_cnt_reg[3] ;
  wire \aggressive_gen.rs_req_ready ;
  wire ap_clk;
  wire \data_p1[10]_i_1__3_n_0 ;
  wire \data_p1[11]_i_1__3_n_0 ;
  wire \data_p1[12]_i_1__3_n_0 ;
  wire \data_p1[13]_i_1__3_n_0 ;
  wire \data_p1[14]_i_1__3_n_0 ;
  wire \data_p1[15]_i_1__3_n_0 ;
  wire \data_p1[16]_i_1__3_n_0 ;
  wire \data_p1[17]_i_1__3_n_0 ;
  wire \data_p1[18]_i_1__3_n_0 ;
  wire \data_p1[19]_i_1__3_n_0 ;
  wire \data_p1[20]_i_1__3_n_0 ;
  wire \data_p1[21]_i_1__3_n_0 ;
  wire \data_p1[22]_i_1__3_n_0 ;
  wire \data_p1[23]_i_1__3_n_0 ;
  wire \data_p1[24]_i_1__3_n_0 ;
  wire \data_p1[25]_i_1__3_n_0 ;
  wire \data_p1[26]_i_1__3_n_0 ;
  wire \data_p1[27]_i_1__3_n_0 ;
  wire \data_p1[28]_i_1__3_n_0 ;
  wire \data_p1[29]_i_1__3_n_0 ;
  wire \data_p1[2]_i_1__3_n_0 ;
  wire \data_p1[30]_i_1__3_n_0 ;
  wire \data_p1[31]_i_1__3_n_0 ;
  wire \data_p1[32]_i_1__3_n_0 ;
  wire \data_p1[33]_i_1__1_n_0 ;
  wire \data_p1[34]_i_1__1_n_0 ;
  wire \data_p1[35]_i_1__1_n_0 ;
  wire \data_p1[36]_i_1__1_n_0 ;
  wire \data_p1[37]_i_1__1_n_0 ;
  wire \data_p1[38]_i_1__1_n_0 ;
  wire \data_p1[39]_i_1__1_n_0 ;
  wire \data_p1[3]_i_1__3_n_0 ;
  wire \data_p1[40]_i_1__1_n_0 ;
  wire \data_p1[41]_i_1__1_n_0 ;
  wire \data_p1[42]_i_1__1_n_0 ;
  wire \data_p1[43]_i_1__1_n_0 ;
  wire \data_p1[44]_i_1__1_n_0 ;
  wire \data_p1[45]_i_1__1_n_0 ;
  wire \data_p1[46]_i_1__1_n_0 ;
  wire \data_p1[47]_i_1__1_n_0 ;
  wire \data_p1[48]_i_1__1_n_0 ;
  wire \data_p1[49]_i_1__1_n_0 ;
  wire \data_p1[4]_i_1__3_n_0 ;
  wire \data_p1[50]_i_1__1_n_0 ;
  wire \data_p1[51]_i_1__1_n_0 ;
  wire \data_p1[52]_i_1__1_n_0 ;
  wire \data_p1[53]_i_1__1_n_0 ;
  wire \data_p1[54]_i_1__1_n_0 ;
  wire \data_p1[55]_i_1__1_n_0 ;
  wire \data_p1[56]_i_1__1_n_0 ;
  wire \data_p1[57]_i_1__1_n_0 ;
  wire \data_p1[58]_i_1__1_n_0 ;
  wire \data_p1[59]_i_1__1_n_0 ;
  wire \data_p1[5]_i_1__3_n_0 ;
  wire \data_p1[60]_i_1__1_n_0 ;
  wire \data_p1[61]_i_1__1_n_0 ;
  wire \data_p1[62]_i_1__1_n_0 ;
  wire \data_p1[63]_i_2_n_0 ;
  wire \data_p1[64]_i_1_n_0 ;
  wire \data_p1[65]_i_1__0_n_0 ;
  wire \data_p1[66]_i_1_n_0 ;
  wire \data_p1[67]_i_1_n_0 ;
  wire \data_p1[6]_i_1__3_n_0 ;
  wire \data_p1[7]_i_1__3_n_0 ;
  wire \data_p1[8]_i_1__3_n_0 ;
  wire \data_p1[9]_i_1__3_n_0 ;
  wire [65:0]\data_p1_reg[67]_0 ;
  wire \data_p2_reg_n_0_[10] ;
  wire \data_p2_reg_n_0_[11] ;
  wire \data_p2_reg_n_0_[12] ;
  wire \data_p2_reg_n_0_[13] ;
  wire \data_p2_reg_n_0_[14] ;
  wire \data_p2_reg_n_0_[15] ;
  wire \data_p2_reg_n_0_[16] ;
  wire \data_p2_reg_n_0_[17] ;
  wire \data_p2_reg_n_0_[18] ;
  wire \data_p2_reg_n_0_[19] ;
  wire \data_p2_reg_n_0_[20] ;
  wire \data_p2_reg_n_0_[21] ;
  wire \data_p2_reg_n_0_[22] ;
  wire \data_p2_reg_n_0_[23] ;
  wire \data_p2_reg_n_0_[24] ;
  wire \data_p2_reg_n_0_[25] ;
  wire \data_p2_reg_n_0_[26] ;
  wire \data_p2_reg_n_0_[27] ;
  wire \data_p2_reg_n_0_[28] ;
  wire \data_p2_reg_n_0_[29] ;
  wire \data_p2_reg_n_0_[2] ;
  wire \data_p2_reg_n_0_[30] ;
  wire \data_p2_reg_n_0_[31] ;
  wire \data_p2_reg_n_0_[32] ;
  wire \data_p2_reg_n_0_[33] ;
  wire \data_p2_reg_n_0_[34] ;
  wire \data_p2_reg_n_0_[35] ;
  wire \data_p2_reg_n_0_[36] ;
  wire \data_p2_reg_n_0_[37] ;
  wire \data_p2_reg_n_0_[38] ;
  wire \data_p2_reg_n_0_[39] ;
  wire \data_p2_reg_n_0_[3] ;
  wire \data_p2_reg_n_0_[40] ;
  wire \data_p2_reg_n_0_[41] ;
  wire \data_p2_reg_n_0_[42] ;
  wire \data_p2_reg_n_0_[43] ;
  wire \data_p2_reg_n_0_[44] ;
  wire \data_p2_reg_n_0_[45] ;
  wire \data_p2_reg_n_0_[46] ;
  wire \data_p2_reg_n_0_[47] ;
  wire \data_p2_reg_n_0_[48] ;
  wire \data_p2_reg_n_0_[49] ;
  wire \data_p2_reg_n_0_[4] ;
  wire \data_p2_reg_n_0_[50] ;
  wire \data_p2_reg_n_0_[51] ;
  wire \data_p2_reg_n_0_[52] ;
  wire \data_p2_reg_n_0_[53] ;
  wire \data_p2_reg_n_0_[54] ;
  wire \data_p2_reg_n_0_[55] ;
  wire \data_p2_reg_n_0_[56] ;
  wire \data_p2_reg_n_0_[57] ;
  wire \data_p2_reg_n_0_[58] ;
  wire \data_p2_reg_n_0_[59] ;
  wire \data_p2_reg_n_0_[5] ;
  wire \data_p2_reg_n_0_[60] ;
  wire \data_p2_reg_n_0_[61] ;
  wire \data_p2_reg_n_0_[62] ;
  wire \data_p2_reg_n_0_[63] ;
  wire \data_p2_reg_n_0_[64] ;
  wire \data_p2_reg_n_0_[65] ;
  wire \data_p2_reg_n_0_[66] ;
  wire \data_p2_reg_n_0_[67] ;
  wire \data_p2_reg_n_0_[6] ;
  wire \data_p2_reg_n_0_[7] ;
  wire \data_p2_reg_n_0_[8] ;
  wire \data_p2_reg_n_0_[9] ;
  wire if_empty_n_0;
  wire load_p1;
  wire m_axi_gmem1_AWREADY;
  wire m_axi_gmem1_AWVALID;
  wire [1:0]next_st__0;
  wire s_ready_t_i_1__6_n_0;
  wire [1:1]state;
  wire \state[0]_i_1__4_n_0 ;
  wire \state[1]_i_1__4_n_0 ;
  wire [1:0]state__0;

  LUT5 #(
    .INIT(32'h000004F0)) 
    \FSM_sequential_state[0]_i_1__4 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(if_empty_n_0),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(m_axi_gmem1_AWREADY),
        .O(next_st__0[0]));
  LUT6 #(
    .INIT(64'h0044FF4000BB0040)) 
    \FSM_sequential_state[1]_i_1__6 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(if_empty_n_0),
        .I2(\aggressive_gen.rs_req_ready ),
        .I3(state__0[0]),
        .I4(state__0[1]),
        .I5(m_axi_gmem1_AWREADY),
        .O(next_st__0[1]));
  (* FSM_ENCODED_STATES = "zero:00,two:01,one:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_st__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "zero:00,two:01,one:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_st__0[1]),
        .Q(state__0[1]),
        .R(SR));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[10]_i_1__3 
       (.I0(D[8]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[10] ),
        .O(\data_p1[10]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[11]_i_1__3 
       (.I0(D[9]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[11] ),
        .O(\data_p1[11]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[12]_i_1__3 
       (.I0(D[10]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[12] ),
        .O(\data_p1[12]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[13]_i_1__3 
       (.I0(D[11]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[13] ),
        .O(\data_p1[13]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[14]_i_1__3 
       (.I0(D[12]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[14] ),
        .O(\data_p1[14]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[15]_i_1__3 
       (.I0(D[13]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[15] ),
        .O(\data_p1[15]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[16]_i_1__3 
       (.I0(D[14]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[16] ),
        .O(\data_p1[16]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[17]_i_1__3 
       (.I0(D[15]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[17] ),
        .O(\data_p1[17]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[18]_i_1__3 
       (.I0(D[16]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[18] ),
        .O(\data_p1[18]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[19]_i_1__3 
       (.I0(D[17]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[19] ),
        .O(\data_p1[19]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[20]_i_1__3 
       (.I0(D[18]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[20] ),
        .O(\data_p1[20]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[21]_i_1__3 
       (.I0(D[19]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[21] ),
        .O(\data_p1[21]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[22]_i_1__3 
       (.I0(D[20]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[22] ),
        .O(\data_p1[22]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[23]_i_1__3 
       (.I0(D[21]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[23] ),
        .O(\data_p1[23]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[24]_i_1__3 
       (.I0(D[22]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[24] ),
        .O(\data_p1[24]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[25]_i_1__3 
       (.I0(D[23]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[25] ),
        .O(\data_p1[25]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[26]_i_1__3 
       (.I0(D[24]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[26] ),
        .O(\data_p1[26]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[27]_i_1__3 
       (.I0(D[25]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[27] ),
        .O(\data_p1[27]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[28]_i_1__3 
       (.I0(D[26]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[28] ),
        .O(\data_p1[28]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[29]_i_1__3 
       (.I0(D[27]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[29] ),
        .O(\data_p1[29]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[2]_i_1__3 
       (.I0(D[0]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[2] ),
        .O(\data_p1[2]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[30]_i_1__3 
       (.I0(D[28]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[30] ),
        .O(\data_p1[30]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[31]_i_1__3 
       (.I0(D[29]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[31] ),
        .O(\data_p1[31]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[32]_i_1__3 
       (.I0(D[30]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[32] ),
        .O(\data_p1[32]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[33]_i_1__1 
       (.I0(D[31]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[33] ),
        .O(\data_p1[33]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[34]_i_1__1 
       (.I0(D[32]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[34] ),
        .O(\data_p1[34]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[35]_i_1__1 
       (.I0(D[33]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[35] ),
        .O(\data_p1[35]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[36]_i_1__1 
       (.I0(D[34]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[36] ),
        .O(\data_p1[36]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[37]_i_1__1 
       (.I0(D[35]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[37] ),
        .O(\data_p1[37]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[38]_i_1__1 
       (.I0(D[36]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[38] ),
        .O(\data_p1[38]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[39]_i_1__1 
       (.I0(D[37]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[39] ),
        .O(\data_p1[39]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[3]_i_1__3 
       (.I0(D[1]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[3] ),
        .O(\data_p1[3]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[40]_i_1__1 
       (.I0(D[38]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[40] ),
        .O(\data_p1[40]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[41]_i_1__1 
       (.I0(D[39]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[41] ),
        .O(\data_p1[41]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[42]_i_1__1 
       (.I0(D[40]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[42] ),
        .O(\data_p1[42]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[43]_i_1__1 
       (.I0(D[41]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[43] ),
        .O(\data_p1[43]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[44]_i_1__1 
       (.I0(D[42]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[44] ),
        .O(\data_p1[44]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[45]_i_1__1 
       (.I0(D[43]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[45] ),
        .O(\data_p1[45]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[46]_i_1__1 
       (.I0(D[44]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[46] ),
        .O(\data_p1[46]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[47]_i_1__1 
       (.I0(D[45]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[47] ),
        .O(\data_p1[47]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[48]_i_1__1 
       (.I0(D[46]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[48] ),
        .O(\data_p1[48]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[49]_i_1__1 
       (.I0(D[47]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[49] ),
        .O(\data_p1[49]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[4]_i_1__3 
       (.I0(D[2]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[4] ),
        .O(\data_p1[4]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[50]_i_1__1 
       (.I0(D[48]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[50] ),
        .O(\data_p1[50]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[51]_i_1__1 
       (.I0(D[49]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[51] ),
        .O(\data_p1[51]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[52]_i_1__1 
       (.I0(D[50]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[52] ),
        .O(\data_p1[52]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[53]_i_1__1 
       (.I0(D[51]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[53] ),
        .O(\data_p1[53]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[54]_i_1__1 
       (.I0(D[52]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[54] ),
        .O(\data_p1[54]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[55]_i_1__1 
       (.I0(D[53]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[55] ),
        .O(\data_p1[55]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[56]_i_1__1 
       (.I0(D[54]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[56] ),
        .O(\data_p1[56]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[57]_i_1__1 
       (.I0(D[55]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[57] ),
        .O(\data_p1[57]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[58]_i_1__1 
       (.I0(D[56]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[58] ),
        .O(\data_p1[58]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[59]_i_1__1 
       (.I0(D[57]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[59] ),
        .O(\data_p1[59]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[5]_i_1__3 
       (.I0(D[3]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[5] ),
        .O(\data_p1[5]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[60]_i_1__1 
       (.I0(D[58]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[60] ),
        .O(\data_p1[60]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[61]_i_1__1 
       (.I0(D[59]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[61] ),
        .O(\data_p1[61]_i_1__1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[62]_i_1__1 
       (.I0(D[60]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[62] ),
        .O(\data_p1[62]_i_1__1_n_0 ));
  LUT5 #(
    .INIT(32'h0400F404)) 
    \data_p1[63]_i_1__1 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(if_empty_n_0),
        .I2(state__0[0]),
        .I3(m_axi_gmem1_AWREADY),
        .I4(state__0[1]),
        .O(load_p1));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[63]_i_2 
       (.I0(D[61]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[63] ),
        .O(\data_p1[63]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[64]_i_1 
       (.I0(D[62]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[64] ),
        .O(\data_p1[64]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[65]_i_1__0 
       (.I0(D[63]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[65] ),
        .O(\data_p1[65]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[66]_i_1 
       (.I0(D[64]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[66] ),
        .O(\data_p1[66]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[67]_i_1 
       (.I0(D[65]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[67] ),
        .O(\data_p1[67]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[6]_i_1__3 
       (.I0(D[4]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[6] ),
        .O(\data_p1[6]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[7]_i_1__3 
       (.I0(D[5]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[7] ),
        .O(\data_p1[7]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[8]_i_1__3 
       (.I0(D[6]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[8] ),
        .O(\data_p1[8]_i_1__3_n_0 ));
  LUT4 #(
    .INIT(16'hBA8A)) 
    \data_p1[9]_i_1__3 
       (.I0(D[7]),
        .I1(state__0[1]),
        .I2(state__0[0]),
        .I3(\data_p2_reg_n_0_[9] ),
        .O(\data_p1[9]_i_1__3_n_0 ));
  FDRE \data_p1_reg[10] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[10]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [8]),
        .R(1'b0));
  FDRE \data_p1_reg[11] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[11]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [9]),
        .R(1'b0));
  FDRE \data_p1_reg[12] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[12]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [10]),
        .R(1'b0));
  FDRE \data_p1_reg[13] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[13]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [11]),
        .R(1'b0));
  FDRE \data_p1_reg[14] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[14]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [12]),
        .R(1'b0));
  FDRE \data_p1_reg[15] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[15]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [13]),
        .R(1'b0));
  FDRE \data_p1_reg[16] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[16]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [14]),
        .R(1'b0));
  FDRE \data_p1_reg[17] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[17]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [15]),
        .R(1'b0));
  FDRE \data_p1_reg[18] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[18]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [16]),
        .R(1'b0));
  FDRE \data_p1_reg[19] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[19]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [17]),
        .R(1'b0));
  FDRE \data_p1_reg[20] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[20]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [18]),
        .R(1'b0));
  FDRE \data_p1_reg[21] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[21]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [19]),
        .R(1'b0));
  FDRE \data_p1_reg[22] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[22]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [20]),
        .R(1'b0));
  FDRE \data_p1_reg[23] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[23]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [21]),
        .R(1'b0));
  FDRE \data_p1_reg[24] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[24]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [22]),
        .R(1'b0));
  FDRE \data_p1_reg[25] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[25]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [23]),
        .R(1'b0));
  FDRE \data_p1_reg[26] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[26]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [24]),
        .R(1'b0));
  FDRE \data_p1_reg[27] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[27]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [25]),
        .R(1'b0));
  FDRE \data_p1_reg[28] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[28]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [26]),
        .R(1'b0));
  FDRE \data_p1_reg[29] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[29]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [27]),
        .R(1'b0));
  FDRE \data_p1_reg[2] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[2]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [0]),
        .R(1'b0));
  FDRE \data_p1_reg[30] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[30]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [28]),
        .R(1'b0));
  FDRE \data_p1_reg[31] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[31]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [29]),
        .R(1'b0));
  FDRE \data_p1_reg[32] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[32]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [30]),
        .R(1'b0));
  FDRE \data_p1_reg[33] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[33]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [31]),
        .R(1'b0));
  FDRE \data_p1_reg[34] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[34]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [32]),
        .R(1'b0));
  FDRE \data_p1_reg[35] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[35]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [33]),
        .R(1'b0));
  FDRE \data_p1_reg[36] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[36]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [34]),
        .R(1'b0));
  FDRE \data_p1_reg[37] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[37]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [35]),
        .R(1'b0));
  FDRE \data_p1_reg[38] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[38]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [36]),
        .R(1'b0));
  FDRE \data_p1_reg[39] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[39]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [37]),
        .R(1'b0));
  FDRE \data_p1_reg[3] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[3]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [1]),
        .R(1'b0));
  FDRE \data_p1_reg[40] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[40]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [38]),
        .R(1'b0));
  FDRE \data_p1_reg[41] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[41]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [39]),
        .R(1'b0));
  FDRE \data_p1_reg[42] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[42]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [40]),
        .R(1'b0));
  FDRE \data_p1_reg[43] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[43]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [41]),
        .R(1'b0));
  FDRE \data_p1_reg[44] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[44]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [42]),
        .R(1'b0));
  FDRE \data_p1_reg[45] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[45]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [43]),
        .R(1'b0));
  FDRE \data_p1_reg[46] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[46]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [44]),
        .R(1'b0));
  FDRE \data_p1_reg[47] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[47]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [45]),
        .R(1'b0));
  FDRE \data_p1_reg[48] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[48]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [46]),
        .R(1'b0));
  FDRE \data_p1_reg[49] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[49]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [47]),
        .R(1'b0));
  FDRE \data_p1_reg[4] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[4]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [2]),
        .R(1'b0));
  FDRE \data_p1_reg[50] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[50]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [48]),
        .R(1'b0));
  FDRE \data_p1_reg[51] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[51]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [49]),
        .R(1'b0));
  FDRE \data_p1_reg[52] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[52]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [50]),
        .R(1'b0));
  FDRE \data_p1_reg[53] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[53]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [51]),
        .R(1'b0));
  FDRE \data_p1_reg[54] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[54]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [52]),
        .R(1'b0));
  FDRE \data_p1_reg[55] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[55]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [53]),
        .R(1'b0));
  FDRE \data_p1_reg[56] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[56]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [54]),
        .R(1'b0));
  FDRE \data_p1_reg[57] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[57]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [55]),
        .R(1'b0));
  FDRE \data_p1_reg[58] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[58]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [56]),
        .R(1'b0));
  FDRE \data_p1_reg[59] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[59]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [57]),
        .R(1'b0));
  FDRE \data_p1_reg[5] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[5]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [3]),
        .R(1'b0));
  FDRE \data_p1_reg[60] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[60]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [58]),
        .R(1'b0));
  FDRE \data_p1_reg[61] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[61]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [59]),
        .R(1'b0));
  FDRE \data_p1_reg[62] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[62]_i_1__1_n_0 ),
        .Q(\data_p1_reg[67]_0 [60]),
        .R(1'b0));
  FDRE \data_p1_reg[63] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[63]_i_2_n_0 ),
        .Q(\data_p1_reg[67]_0 [61]),
        .R(1'b0));
  FDRE \data_p1_reg[64] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[64]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [62]),
        .R(1'b0));
  FDRE \data_p1_reg[65] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[65]_i_1__0_n_0 ),
        .Q(\data_p1_reg[67]_0 [63]),
        .R(1'b0));
  FDRE \data_p1_reg[66] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[66]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [64]),
        .R(1'b0));
  FDRE \data_p1_reg[67] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[67]_i_1_n_0 ),
        .Q(\data_p1_reg[67]_0 [65]),
        .R(1'b0));
  FDRE \data_p1_reg[6] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[6]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [4]),
        .R(1'b0));
  FDRE \data_p1_reg[7] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[7]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [5]),
        .R(1'b0));
  FDRE \data_p1_reg[8] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[8]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [6]),
        .R(1'b0));
  FDRE \data_p1_reg[9] 
       (.C(ap_clk),
        .CE(load_p1),
        .D(\data_p1[9]_i_1__3_n_0 ),
        .Q(\data_p1_reg[67]_0 [7]),
        .R(1'b0));
  FDRE \data_p2_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(D[8]),
        .Q(\data_p2_reg_n_0_[10] ),
        .R(1'b0));
  FDRE \data_p2_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(D[9]),
        .Q(\data_p2_reg_n_0_[11] ),
        .R(1'b0));
  FDRE \data_p2_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(D[10]),
        .Q(\data_p2_reg_n_0_[12] ),
        .R(1'b0));
  FDRE \data_p2_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(D[11]),
        .Q(\data_p2_reg_n_0_[13] ),
        .R(1'b0));
  FDRE \data_p2_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(D[12]),
        .Q(\data_p2_reg_n_0_[14] ),
        .R(1'b0));
  FDRE \data_p2_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(D[13]),
        .Q(\data_p2_reg_n_0_[15] ),
        .R(1'b0));
  FDRE \data_p2_reg[16] 
       (.C(ap_clk),
        .CE(E),
        .D(D[14]),
        .Q(\data_p2_reg_n_0_[16] ),
        .R(1'b0));
  FDRE \data_p2_reg[17] 
       (.C(ap_clk),
        .CE(E),
        .D(D[15]),
        .Q(\data_p2_reg_n_0_[17] ),
        .R(1'b0));
  FDRE \data_p2_reg[18] 
       (.C(ap_clk),
        .CE(E),
        .D(D[16]),
        .Q(\data_p2_reg_n_0_[18] ),
        .R(1'b0));
  FDRE \data_p2_reg[19] 
       (.C(ap_clk),
        .CE(E),
        .D(D[17]),
        .Q(\data_p2_reg_n_0_[19] ),
        .R(1'b0));
  FDRE \data_p2_reg[20] 
       (.C(ap_clk),
        .CE(E),
        .D(D[18]),
        .Q(\data_p2_reg_n_0_[20] ),
        .R(1'b0));
  FDRE \data_p2_reg[21] 
       (.C(ap_clk),
        .CE(E),
        .D(D[19]),
        .Q(\data_p2_reg_n_0_[21] ),
        .R(1'b0));
  FDRE \data_p2_reg[22] 
       (.C(ap_clk),
        .CE(E),
        .D(D[20]),
        .Q(\data_p2_reg_n_0_[22] ),
        .R(1'b0));
  FDRE \data_p2_reg[23] 
       (.C(ap_clk),
        .CE(E),
        .D(D[21]),
        .Q(\data_p2_reg_n_0_[23] ),
        .R(1'b0));
  FDRE \data_p2_reg[24] 
       (.C(ap_clk),
        .CE(E),
        .D(D[22]),
        .Q(\data_p2_reg_n_0_[24] ),
        .R(1'b0));
  FDRE \data_p2_reg[25] 
       (.C(ap_clk),
        .CE(E),
        .D(D[23]),
        .Q(\data_p2_reg_n_0_[25] ),
        .R(1'b0));
  FDRE \data_p2_reg[26] 
       (.C(ap_clk),
        .CE(E),
        .D(D[24]),
        .Q(\data_p2_reg_n_0_[26] ),
        .R(1'b0));
  FDRE \data_p2_reg[27] 
       (.C(ap_clk),
        .CE(E),
        .D(D[25]),
        .Q(\data_p2_reg_n_0_[27] ),
        .R(1'b0));
  FDRE \data_p2_reg[28] 
       (.C(ap_clk),
        .CE(E),
        .D(D[26]),
        .Q(\data_p2_reg_n_0_[28] ),
        .R(1'b0));
  FDRE \data_p2_reg[29] 
       (.C(ap_clk),
        .CE(E),
        .D(D[27]),
        .Q(\data_p2_reg_n_0_[29] ),
        .R(1'b0));
  FDRE \data_p2_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(D[0]),
        .Q(\data_p2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \data_p2_reg[30] 
       (.C(ap_clk),
        .CE(E),
        .D(D[28]),
        .Q(\data_p2_reg_n_0_[30] ),
        .R(1'b0));
  FDRE \data_p2_reg[31] 
       (.C(ap_clk),
        .CE(E),
        .D(D[29]),
        .Q(\data_p2_reg_n_0_[31] ),
        .R(1'b0));
  FDRE \data_p2_reg[32] 
       (.C(ap_clk),
        .CE(E),
        .D(D[30]),
        .Q(\data_p2_reg_n_0_[32] ),
        .R(1'b0));
  FDRE \data_p2_reg[33] 
       (.C(ap_clk),
        .CE(E),
        .D(D[31]),
        .Q(\data_p2_reg_n_0_[33] ),
        .R(1'b0));
  FDRE \data_p2_reg[34] 
       (.C(ap_clk),
        .CE(E),
        .D(D[32]),
        .Q(\data_p2_reg_n_0_[34] ),
        .R(1'b0));
  FDRE \data_p2_reg[35] 
       (.C(ap_clk),
        .CE(E),
        .D(D[33]),
        .Q(\data_p2_reg_n_0_[35] ),
        .R(1'b0));
  FDRE \data_p2_reg[36] 
       (.C(ap_clk),
        .CE(E),
        .D(D[34]),
        .Q(\data_p2_reg_n_0_[36] ),
        .R(1'b0));
  FDRE \data_p2_reg[37] 
       (.C(ap_clk),
        .CE(E),
        .D(D[35]),
        .Q(\data_p2_reg_n_0_[37] ),
        .R(1'b0));
  FDRE \data_p2_reg[38] 
       (.C(ap_clk),
        .CE(E),
        .D(D[36]),
        .Q(\data_p2_reg_n_0_[38] ),
        .R(1'b0));
  FDRE \data_p2_reg[39] 
       (.C(ap_clk),
        .CE(E),
        .D(D[37]),
        .Q(\data_p2_reg_n_0_[39] ),
        .R(1'b0));
  FDRE \data_p2_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(D[1]),
        .Q(\data_p2_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \data_p2_reg[40] 
       (.C(ap_clk),
        .CE(E),
        .D(D[38]),
        .Q(\data_p2_reg_n_0_[40] ),
        .R(1'b0));
  FDRE \data_p2_reg[41] 
       (.C(ap_clk),
        .CE(E),
        .D(D[39]),
        .Q(\data_p2_reg_n_0_[41] ),
        .R(1'b0));
  FDRE \data_p2_reg[42] 
       (.C(ap_clk),
        .CE(E),
        .D(D[40]),
        .Q(\data_p2_reg_n_0_[42] ),
        .R(1'b0));
  FDRE \data_p2_reg[43] 
       (.C(ap_clk),
        .CE(E),
        .D(D[41]),
        .Q(\data_p2_reg_n_0_[43] ),
        .R(1'b0));
  FDRE \data_p2_reg[44] 
       (.C(ap_clk),
        .CE(E),
        .D(D[42]),
        .Q(\data_p2_reg_n_0_[44] ),
        .R(1'b0));
  FDRE \data_p2_reg[45] 
       (.C(ap_clk),
        .CE(E),
        .D(D[43]),
        .Q(\data_p2_reg_n_0_[45] ),
        .R(1'b0));
  FDRE \data_p2_reg[46] 
       (.C(ap_clk),
        .CE(E),
        .D(D[44]),
        .Q(\data_p2_reg_n_0_[46] ),
        .R(1'b0));
  FDRE \data_p2_reg[47] 
       (.C(ap_clk),
        .CE(E),
        .D(D[45]),
        .Q(\data_p2_reg_n_0_[47] ),
        .R(1'b0));
  FDRE \data_p2_reg[48] 
       (.C(ap_clk),
        .CE(E),
        .D(D[46]),
        .Q(\data_p2_reg_n_0_[48] ),
        .R(1'b0));
  FDRE \data_p2_reg[49] 
       (.C(ap_clk),
        .CE(E),
        .D(D[47]),
        .Q(\data_p2_reg_n_0_[49] ),
        .R(1'b0));
  FDRE \data_p2_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(D[2]),
        .Q(\data_p2_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \data_p2_reg[50] 
       (.C(ap_clk),
        .CE(E),
        .D(D[48]),
        .Q(\data_p2_reg_n_0_[50] ),
        .R(1'b0));
  FDRE \data_p2_reg[51] 
       (.C(ap_clk),
        .CE(E),
        .D(D[49]),
        .Q(\data_p2_reg_n_0_[51] ),
        .R(1'b0));
  FDRE \data_p2_reg[52] 
       (.C(ap_clk),
        .CE(E),
        .D(D[50]),
        .Q(\data_p2_reg_n_0_[52] ),
        .R(1'b0));
  FDRE \data_p2_reg[53] 
       (.C(ap_clk),
        .CE(E),
        .D(D[51]),
        .Q(\data_p2_reg_n_0_[53] ),
        .R(1'b0));
  FDRE \data_p2_reg[54] 
       (.C(ap_clk),
        .CE(E),
        .D(D[52]),
        .Q(\data_p2_reg_n_0_[54] ),
        .R(1'b0));
  FDRE \data_p2_reg[55] 
       (.C(ap_clk),
        .CE(E),
        .D(D[53]),
        .Q(\data_p2_reg_n_0_[55] ),
        .R(1'b0));
  FDRE \data_p2_reg[56] 
       (.C(ap_clk),
        .CE(E),
        .D(D[54]),
        .Q(\data_p2_reg_n_0_[56] ),
        .R(1'b0));
  FDRE \data_p2_reg[57] 
       (.C(ap_clk),
        .CE(E),
        .D(D[55]),
        .Q(\data_p2_reg_n_0_[57] ),
        .R(1'b0));
  FDRE \data_p2_reg[58] 
       (.C(ap_clk),
        .CE(E),
        .D(D[56]),
        .Q(\data_p2_reg_n_0_[58] ),
        .R(1'b0));
  FDRE \data_p2_reg[59] 
       (.C(ap_clk),
        .CE(E),
        .D(D[57]),
        .Q(\data_p2_reg_n_0_[59] ),
        .R(1'b0));
  FDRE \data_p2_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(D[3]),
        .Q(\data_p2_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \data_p2_reg[60] 
       (.C(ap_clk),
        .CE(E),
        .D(D[58]),
        .Q(\data_p2_reg_n_0_[60] ),
        .R(1'b0));
  FDRE \data_p2_reg[61] 
       (.C(ap_clk),
        .CE(E),
        .D(D[59]),
        .Q(\data_p2_reg_n_0_[61] ),
        .R(1'b0));
  FDRE \data_p2_reg[62] 
       (.C(ap_clk),
        .CE(E),
        .D(D[60]),
        .Q(\data_p2_reg_n_0_[62] ),
        .R(1'b0));
  FDRE \data_p2_reg[63] 
       (.C(ap_clk),
        .CE(E),
        .D(D[61]),
        .Q(\data_p2_reg_n_0_[63] ),
        .R(1'b0));
  FDRE \data_p2_reg[64] 
       (.C(ap_clk),
        .CE(E),
        .D(D[62]),
        .Q(\data_p2_reg_n_0_[64] ),
        .R(1'b0));
  FDRE \data_p2_reg[65] 
       (.C(ap_clk),
        .CE(E),
        .D(D[63]),
        .Q(\data_p2_reg_n_0_[65] ),
        .R(1'b0));
  FDRE \data_p2_reg[66] 
       (.C(ap_clk),
        .CE(E),
        .D(D[64]),
        .Q(\data_p2_reg_n_0_[66] ),
        .R(1'b0));
  FDRE \data_p2_reg[67] 
       (.C(ap_clk),
        .CE(E),
        .D(D[65]),
        .Q(\data_p2_reg_n_0_[67] ),
        .R(1'b0));
  FDRE \data_p2_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(D[4]),
        .Q(\data_p2_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \data_p2_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(D[5]),
        .Q(\data_p2_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \data_p2_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(D[6]),
        .Q(\data_p2_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \data_p2_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(D[7]),
        .Q(\data_p2_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFBF0F000F0F)) 
    s_ready_t_i_1__6
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(if_empty_n_0),
        .I2(state__0[1]),
        .I3(m_axi_gmem1_AWREADY),
        .I4(state__0[0]),
        .I5(\aggressive_gen.rs_req_ready ),
        .O(s_ready_t_i_1__6_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__6_n_0),
        .Q(\aggressive_gen.rs_req_ready ),
        .R(SR));
  LUT6 #(
    .INIT(64'h4F444F00FF00FF00)) 
    \state[0]_i_1__4 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(if_empty_n_0),
        .I2(m_axi_gmem1_AWREADY),
        .I3(m_axi_gmem1_AWVALID),
        .I4(\aggressive_gen.rs_req_ready ),
        .I5(state),
        .O(\state[0]_i_1__4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \state[0]_i_3 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[0]),
        .O(\aggressive_gen.last_cnt_reg[3] ));
  LUT5 #(
    .INIT(32'hFFFFB0FF)) 
    \state[1]_i_1__4 
       (.I0(\FSM_sequential_state_reg[0]_0 ),
        .I1(if_empty_n_0),
        .I2(state),
        .I3(m_axi_gmem1_AWVALID),
        .I4(m_axi_gmem1_AWREADY),
        .O(\state[1]_i_1__4_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__4_n_0 ),
        .Q(m_axi_gmem1_AWVALID),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__4_n_0 ),
        .Q(state),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "conv2d_edge_gmem1_m_axi_reg_slice" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_reg_slice__parameterized6
   (s_ready_t_reg_0,
    Q,
    SR,
    ap_clk,
    m_axi_gmem1_BVALID,
    s_ready_t_reg_1);
  output s_ready_t_reg_0;
  output [0:0]Q;
  input [0:0]SR;
  input ap_clk;
  input m_axi_gmem1_BVALID;
  input s_ready_t_reg_1;

  wire [0:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire m_axi_gmem1_BVALID;
  wire [1:0]next_st__0;
  wire s_ready_t_i_1__5_n_0;
  wire s_ready_t_reg_0;
  wire s_ready_t_reg_1;
  wire [1:1]state;
  wire \state[0]_i_1__2_n_0 ;
  wire \state[1]_i_1__3_n_0 ;
  wire [1:0]state__0;

  LUT4 #(
    .INIT(16'h2C00)) 
    \FSM_sequential_state[0]_i_1__3 
       (.I0(m_axi_gmem1_BVALID),
        .I1(state__0[0]),
        .I2(state__0[1]),
        .I3(s_ready_t_reg_1),
        .O(next_st__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'h03080CF8)) 
    \FSM_sequential_state[1]_i_1__3 
       (.I0(s_ready_t_reg_0),
        .I1(m_axi_gmem1_BVALID),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(s_ready_t_reg_1),
        .O(next_st__0[1]));
  (* FSM_ENCODED_STATES = "zero:00,two:01,one:10" *) 
  FDRE \FSM_sequential_state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_st__0[0]),
        .Q(state__0[0]),
        .R(SR));
  (* FSM_ENCODED_STATES = "zero:00,two:01,one:10" *) 
  FDRE \FSM_sequential_state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(next_st__0[1]),
        .Q(state__0[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT5 #(
    .INIT(32'hF7FF003F)) 
    s_ready_t_i_1__5
       (.I0(m_axi_gmem1_BVALID),
        .I1(s_ready_t_reg_1),
        .I2(state__0[0]),
        .I3(state__0[1]),
        .I4(s_ready_t_reg_0),
        .O(s_ready_t_i_1__5_n_0));
  FDRE s_ready_t_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(s_ready_t_i_1__5_n_0),
        .Q(s_ready_t_reg_0),
        .R(SR));
  LUT5 #(
    .INIT(32'hFBFBC000)) 
    \state[0]_i_1__2 
       (.I0(s_ready_t_reg_1),
        .I1(state),
        .I2(m_axi_gmem1_BVALID),
        .I3(s_ready_t_reg_0),
        .I4(Q),
        .O(\state[0]_i_1__2_n_0 ));
  LUT4 #(
    .INIT(16'h5DFF)) 
    \state[1]_i_1__3 
       (.I0(Q),
        .I1(state),
        .I2(m_axi_gmem1_BVALID),
        .I3(s_ready_t_reg_1),
        .O(\state[1]_i_1__3_n_0 ));
  FDRE \state_reg[0] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[0]_i_1__2_n_0 ),
        .Q(Q),
        .R(SR));
  FDSE \state_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\state[1]_i_1__3_n_0 ),
        .Q(state),
        .S(SR));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_srl
   (re,
    we_1,
    \fifo_depth_gt1_gen.dout_reg[66]_0 ,
    Q,
    S,
    D,
    \fifo_depth_gt1_gen.dout_reg[77]_0 ,
    \fifo_depth_gt1_gen.full_n_reg ,
    \fifo_depth_gt1_gen.dout_reg[0]_0 ,
    tmp_valid_reg,
    tmp_valid_reg_0,
    AWREADY_Dummy,
    \fifo_depth_gt1_gen.dout_reg[0]_1 ,
    wrsp_ready,
    ap_enable_reg_pp0_iter21,
    first_iter_0_reg_476_pp0_iter20_reg,
    \fifo_depth_gt1_gen.dout_reg[77]_1 ,
    I_CH0_AWREADY,
    in,
    raddr,
    ap_clk,
    \fifo_depth_gt1_gen.dout_reg[77]_2 );
  output re;
  output we_1;
  output \fifo_depth_gt1_gen.dout_reg[66]_0 ;
  output [69:0]Q;
  output [3:0]S;
  output [0:0]D;
  output [0:0]\fifo_depth_gt1_gen.dout_reg[77]_0 ;
  output \fifo_depth_gt1_gen.full_n_reg ;
  input \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  input tmp_valid_reg;
  input tmp_valid_reg_0;
  input AWREADY_Dummy;
  input \fifo_depth_gt1_gen.dout_reg[0]_1 ;
  input wrsp_ready;
  input ap_enable_reg_pp0_iter21;
  input first_iter_0_reg_476_pp0_iter20_reg;
  input \fifo_depth_gt1_gen.dout_reg[77]_1 ;
  input I_CH0_AWREADY;
  input [63:0]in;
  input [1:0]raddr;
  input ap_clk;
  input \fifo_depth_gt1_gen.dout_reg[77]_2 ;

  wire AWREADY_Dummy;
  wire [0:0]D;
  wire I_CH0_AWREADY;
  wire [69:0]Q;
  wire [3:0]S;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter21;
  wire \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_1 ;
  wire \fifo_depth_gt1_gen.dout_reg[66]_0 ;
  wire [0:0]\fifo_depth_gt1_gen.dout_reg[77]_0 ;
  wire \fifo_depth_gt1_gen.dout_reg[77]_1 ;
  wire \fifo_depth_gt1_gen.dout_reg[77]_2 ;
  wire \fifo_depth_gt1_gen.full_n_reg ;
  wire \fifo_depth_gt1_gen.mem_reg[2][0]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][10]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][11]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][12]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][13]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][14]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][15]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][16]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][17]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][18]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][19]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][1]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][20]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][21]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][22]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][23]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][24]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][25]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][26]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][27]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][28]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][29]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][2]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][30]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][31]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][32]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][33]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][34]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][35]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][36]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][37]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][38]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][39]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][3]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][40]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][41]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][42]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][43]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][44]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][45]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][46]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][47]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][48]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][49]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][4]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][50]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][51]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][52]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][53]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][54]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][55]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][56]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][57]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][58]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][59]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][5]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][60]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][61]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][62]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][63]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][66]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][6]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][73]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][74]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][75]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][76]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][77]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][7]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][8]_srl3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[2][9]_srl3_n_0 ;
  wire first_iter_0_reg_476_pp0_iter20_reg;
  wire [63:0]in;
  wire [1:0]raddr;
  wire re;
  wire tmp_valid_i_2_n_0;
  wire tmp_valid_reg;
  wire tmp_valid_reg_0;
  wire we_1;
  wire wrsp_ready;

  LUT6 #(
    .INIT(64'h8A0AAAAA0000AAAA)) 
    \fifo_depth_gt1_gen.dout[77]_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .I1(tmp_valid_reg),
        .I2(tmp_valid_reg_0),
        .I3(AWREADY_Dummy),
        .I4(\fifo_depth_gt1_gen.dout_reg[0]_1 ),
        .I5(wrsp_ready),
        .O(re));
  FDRE \fifo_depth_gt1_gen.dout_reg[0] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][0]_srl3_n_0 ),
        .Q(Q[0]),
        .R(\fifo_depth_gt1_gen.dout_reg[77]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[10] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][10]_srl3_n_0 ),
        .Q(Q[10]),
        .R(\fifo_depth_gt1_gen.dout_reg[77]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[11] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][11]_srl3_n_0 ),
        .Q(Q[11]),
        .R(\fifo_depth_gt1_gen.dout_reg[77]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[12] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][12]_srl3_n_0 ),
        .Q(Q[12]),
        .R(\fifo_depth_gt1_gen.dout_reg[77]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[13] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][13]_srl3_n_0 ),
        .Q(Q[13]),
        .R(\fifo_depth_gt1_gen.dout_reg[77]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[14] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][14]_srl3_n_0 ),
        .Q(Q[14]),
        .R(\fifo_depth_gt1_gen.dout_reg[77]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[15] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][15]_srl3_n_0 ),
        .Q(Q[15]),
        .R(\fifo_depth_gt1_gen.dout_reg[77]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[16] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][16]_srl3_n_0 ),
        .Q(Q[16]),
        .R(\fifo_depth_gt1_gen.dout_reg[77]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[17] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][17]_srl3_n_0 ),
        .Q(Q[17]),
        .R(\fifo_depth_gt1_gen.dout_reg[77]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[18] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][18]_srl3_n_0 ),
        .Q(Q[18]),
        .R(\fifo_depth_gt1_gen.dout_reg[77]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[19] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][19]_srl3_n_0 ),
        .Q(Q[19]),
        .R(\fifo_depth_gt1_gen.dout_reg[77]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[1] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][1]_srl3_n_0 ),
        .Q(Q[1]),
        .R(\fifo_depth_gt1_gen.dout_reg[77]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[20] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][20]_srl3_n_0 ),
        .Q(Q[20]),
        .R(\fifo_depth_gt1_gen.dout_reg[77]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[21] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][21]_srl3_n_0 ),
        .Q(Q[21]),
        .R(\fifo_depth_gt1_gen.dout_reg[77]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[22] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][22]_srl3_n_0 ),
        .Q(Q[22]),
        .R(\fifo_depth_gt1_gen.dout_reg[77]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[23] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][23]_srl3_n_0 ),
        .Q(Q[23]),
        .R(\fifo_depth_gt1_gen.dout_reg[77]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[24] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][24]_srl3_n_0 ),
        .Q(Q[24]),
        .R(\fifo_depth_gt1_gen.dout_reg[77]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[25] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][25]_srl3_n_0 ),
        .Q(Q[25]),
        .R(\fifo_depth_gt1_gen.dout_reg[77]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[26] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][26]_srl3_n_0 ),
        .Q(Q[26]),
        .R(\fifo_depth_gt1_gen.dout_reg[77]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[27] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][27]_srl3_n_0 ),
        .Q(Q[27]),
        .R(\fifo_depth_gt1_gen.dout_reg[77]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[28] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][28]_srl3_n_0 ),
        .Q(Q[28]),
        .R(\fifo_depth_gt1_gen.dout_reg[77]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[29] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][29]_srl3_n_0 ),
        .Q(Q[29]),
        .R(\fifo_depth_gt1_gen.dout_reg[77]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[2] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][2]_srl3_n_0 ),
        .Q(Q[2]),
        .R(\fifo_depth_gt1_gen.dout_reg[77]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[30] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][30]_srl3_n_0 ),
        .Q(Q[30]),
        .R(\fifo_depth_gt1_gen.dout_reg[77]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[31] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][31]_srl3_n_0 ),
        .Q(Q[31]),
        .R(\fifo_depth_gt1_gen.dout_reg[77]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[32] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][32]_srl3_n_0 ),
        .Q(Q[32]),
        .R(\fifo_depth_gt1_gen.dout_reg[77]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[33] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][33]_srl3_n_0 ),
        .Q(Q[33]),
        .R(\fifo_depth_gt1_gen.dout_reg[77]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[34] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][34]_srl3_n_0 ),
        .Q(Q[34]),
        .R(\fifo_depth_gt1_gen.dout_reg[77]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[35] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][35]_srl3_n_0 ),
        .Q(Q[35]),
        .R(\fifo_depth_gt1_gen.dout_reg[77]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[36] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][36]_srl3_n_0 ),
        .Q(Q[36]),
        .R(\fifo_depth_gt1_gen.dout_reg[77]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[37] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][37]_srl3_n_0 ),
        .Q(Q[37]),
        .R(\fifo_depth_gt1_gen.dout_reg[77]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[38] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][38]_srl3_n_0 ),
        .Q(Q[38]),
        .R(\fifo_depth_gt1_gen.dout_reg[77]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[39] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][39]_srl3_n_0 ),
        .Q(Q[39]),
        .R(\fifo_depth_gt1_gen.dout_reg[77]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[3] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][3]_srl3_n_0 ),
        .Q(Q[3]),
        .R(\fifo_depth_gt1_gen.dout_reg[77]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[40] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][40]_srl3_n_0 ),
        .Q(Q[40]),
        .R(\fifo_depth_gt1_gen.dout_reg[77]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[41] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][41]_srl3_n_0 ),
        .Q(Q[41]),
        .R(\fifo_depth_gt1_gen.dout_reg[77]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[42] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][42]_srl3_n_0 ),
        .Q(Q[42]),
        .R(\fifo_depth_gt1_gen.dout_reg[77]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[43] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][43]_srl3_n_0 ),
        .Q(Q[43]),
        .R(\fifo_depth_gt1_gen.dout_reg[77]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[44] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][44]_srl3_n_0 ),
        .Q(Q[44]),
        .R(\fifo_depth_gt1_gen.dout_reg[77]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[45] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][45]_srl3_n_0 ),
        .Q(Q[45]),
        .R(\fifo_depth_gt1_gen.dout_reg[77]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[46] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][46]_srl3_n_0 ),
        .Q(Q[46]),
        .R(\fifo_depth_gt1_gen.dout_reg[77]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[47] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][47]_srl3_n_0 ),
        .Q(Q[47]),
        .R(\fifo_depth_gt1_gen.dout_reg[77]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[48] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][48]_srl3_n_0 ),
        .Q(Q[48]),
        .R(\fifo_depth_gt1_gen.dout_reg[77]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[49] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][49]_srl3_n_0 ),
        .Q(Q[49]),
        .R(\fifo_depth_gt1_gen.dout_reg[77]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[4] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][4]_srl3_n_0 ),
        .Q(Q[4]),
        .R(\fifo_depth_gt1_gen.dout_reg[77]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[50] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][50]_srl3_n_0 ),
        .Q(Q[50]),
        .R(\fifo_depth_gt1_gen.dout_reg[77]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[51] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][51]_srl3_n_0 ),
        .Q(Q[51]),
        .R(\fifo_depth_gt1_gen.dout_reg[77]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[52] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][52]_srl3_n_0 ),
        .Q(Q[52]),
        .R(\fifo_depth_gt1_gen.dout_reg[77]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[53] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][53]_srl3_n_0 ),
        .Q(Q[53]),
        .R(\fifo_depth_gt1_gen.dout_reg[77]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[54] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][54]_srl3_n_0 ),
        .Q(Q[54]),
        .R(\fifo_depth_gt1_gen.dout_reg[77]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[55] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][55]_srl3_n_0 ),
        .Q(Q[55]),
        .R(\fifo_depth_gt1_gen.dout_reg[77]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[56] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][56]_srl3_n_0 ),
        .Q(Q[56]),
        .R(\fifo_depth_gt1_gen.dout_reg[77]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[57] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][57]_srl3_n_0 ),
        .Q(Q[57]),
        .R(\fifo_depth_gt1_gen.dout_reg[77]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[58] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][58]_srl3_n_0 ),
        .Q(Q[58]),
        .R(\fifo_depth_gt1_gen.dout_reg[77]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[59] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][59]_srl3_n_0 ),
        .Q(Q[59]),
        .R(\fifo_depth_gt1_gen.dout_reg[77]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[5] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][5]_srl3_n_0 ),
        .Q(Q[5]),
        .R(\fifo_depth_gt1_gen.dout_reg[77]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[60] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][60]_srl3_n_0 ),
        .Q(Q[60]),
        .R(\fifo_depth_gt1_gen.dout_reg[77]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[61] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][61]_srl3_n_0 ),
        .Q(Q[61]),
        .R(\fifo_depth_gt1_gen.dout_reg[77]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[62] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][62]_srl3_n_0 ),
        .Q(Q[62]),
        .R(\fifo_depth_gt1_gen.dout_reg[77]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[63] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][63]_srl3_n_0 ),
        .Q(Q[63]),
        .R(\fifo_depth_gt1_gen.dout_reg[77]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[66] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][66]_srl3_n_0 ),
        .Q(Q[64]),
        .R(\fifo_depth_gt1_gen.dout_reg[77]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[6] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][6]_srl3_n_0 ),
        .Q(Q[6]),
        .R(\fifo_depth_gt1_gen.dout_reg[77]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[73] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][73]_srl3_n_0 ),
        .Q(Q[65]),
        .R(\fifo_depth_gt1_gen.dout_reg[77]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[74] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][74]_srl3_n_0 ),
        .Q(Q[66]),
        .R(\fifo_depth_gt1_gen.dout_reg[77]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[75] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][75]_srl3_n_0 ),
        .Q(Q[67]),
        .R(\fifo_depth_gt1_gen.dout_reg[77]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[76] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][76]_srl3_n_0 ),
        .Q(Q[68]),
        .R(\fifo_depth_gt1_gen.dout_reg[77]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[77] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][77]_srl3_n_0 ),
        .Q(Q[69]),
        .R(\fifo_depth_gt1_gen.dout_reg[77]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[7] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][7]_srl3_n_0 ),
        .Q(Q[7]),
        .R(\fifo_depth_gt1_gen.dout_reg[77]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[8] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][8]_srl3_n_0 ),
        .Q(Q[8]),
        .R(\fifo_depth_gt1_gen.dout_reg[77]_2 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[9] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[2][9]_srl3_n_0 ),
        .Q(Q[9]),
        .R(\fifo_depth_gt1_gen.dout_reg[77]_2 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__1 
       (.I0(Q[64]),
        .I1(Q[65]),
        .I2(Q[69]),
        .I3(Q[66]),
        .I4(Q[67]),
        .I5(Q[68]),
        .O(\fifo_depth_gt1_gen.dout_reg[66]_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][0]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][0]_srl3_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \fifo_depth_gt1_gen.mem_reg[2][0]_srl3_i_1 
       (.I0(ap_enable_reg_pp0_iter21),
        .I1(first_iter_0_reg_476_pp0_iter20_reg),
        .I2(\fifo_depth_gt1_gen.dout_reg[77]_1 ),
        .I3(I_CH0_AWREADY),
        .O(we_1));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][10]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][10]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][10]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][11]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][11]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][11]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][12]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][12]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][12]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][13]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][13]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][13]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][14]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][14]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][14]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][15]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][15]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][15]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][16]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][16]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][16]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][17]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][17]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][17]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][18]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][18]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][18]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][19]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][19]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][19]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][1]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][1]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][20]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][20]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][20]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][21]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][21]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][21]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][22]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][22]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][22]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][23]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][23]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][23]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][24]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][24]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][24]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][25]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][25]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][25]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][26]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][26]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][26]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][27]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][27]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][27]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][28]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][28]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][28]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][29]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][29]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][29]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][2]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][2]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][30]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][30]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][30]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][31]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][31]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][31]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][32]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][32]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][32]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][33]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][33]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][33]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][34]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][34]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][34]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][35]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][35]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][35]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][36]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][36]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][36]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][37]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][37]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][37]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][38]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][38]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][38]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][39]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][39]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][39]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][3]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][3]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][3]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][40]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][40]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][40]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][41]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][41]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][41]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][42]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][42]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][42]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][43]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][43]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][43]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][44]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][44]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][44]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][45]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][45]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][45]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][46]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][46]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][46]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][47]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][47]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][47]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][48]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][48]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[48]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][48]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][49]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][49]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[49]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][49]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][4]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][4]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][4]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][50]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][50]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[50]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][50]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][51]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][51]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[51]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][51]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][52]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][52]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[52]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][52]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][53]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][53]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[53]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][53]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][54]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][54]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[54]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][54]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][55]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][55]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[55]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][55]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][56]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][56]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[56]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][56]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][57]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][57]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[57]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][57]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][58]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][58]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[58]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][58]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][59]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][59]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[59]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][59]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][5]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][5]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][5]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][60]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][60]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[60]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][60]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][61]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][61]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[61]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][61]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][62]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][62]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[62]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][62]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][63]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][63]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[63]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][63]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][66]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][66]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][66]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][6]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][6]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][6]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][73]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][73]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][73]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][74]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][74]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][74]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][75]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][75]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][75]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][76]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][76]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][76]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][77]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][77]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(1'b1),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][77]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][7]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][7]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][7]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][8]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][8]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][8]_srl3_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wreq/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[2][9]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[2][9]_srl3 
       (.A0(raddr[0]),
        .A1(raddr[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(we_1),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\fifo_depth_gt1_gen.mem_reg[2][9]_srl3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry__0_i_1
       (.I0(Q[69]),
        .O(\fifo_depth_gt1_gen.dout_reg[77]_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry_i_1
       (.I0(Q[68]),
        .O(S[3]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry_i_2
       (.I0(Q[67]),
        .O(S[2]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry_i_3
       (.I0(Q[66]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    minusOp_carry_i_4
       (.I0(Q[65]),
        .O(S[0]));
  LUT1 #(
    .INIT(2'h1)) 
    \tmp_len[8]_i_1 
       (.I0(Q[64]),
        .O(D));
  LUT6 #(
    .INIT(64'h75F530F030F030F0)) 
    tmp_valid_i_1__0
       (.I0(tmp_valid_i_2_n_0),
        .I1(tmp_valid_reg),
        .I2(tmp_valid_reg_0),
        .I3(AWREADY_Dummy),
        .I4(\fifo_depth_gt1_gen.dout_reg[0]_1 ),
        .I5(wrsp_ready),
        .O(\fifo_depth_gt1_gen.full_n_reg ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    tmp_valid_i_2
       (.I0(Q[68]),
        .I1(Q[67]),
        .I2(Q[66]),
        .I3(Q[69]),
        .I4(Q[65]),
        .I5(Q[64]),
        .O(tmp_valid_i_2_n_0));
endmodule

(* ORIG_REF_NAME = "conv2d_edge_gmem1_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_srl__parameterized11
   (ap_rst_n_0,
    \len_cnt_reg[2] ,
    full_n0,
    E,
    \fifo_srl_gen.raddr_reg[3] ,
    dout_vld_reg,
    ap_rst_n,
    \fifo_depth_gt1_gen.full_n_reg ,
    we,
    \fifo_srl_gen.raddr_reg[0] ,
    Q,
    dout_vld_reg_0,
    \fifo_depth_gt1_gen.dout_reg[3]_0 ,
    \fifo_depth_gt1_gen.dout[3]_i_2_0 ,
    \fifo_depth_gt1_gen.dout_reg[3]_1 ,
    in,
    ap_clk,
    SR);
  output [0:0]ap_rst_n_0;
  output \len_cnt_reg[2] ;
  output full_n0;
  output [0:0]E;
  output [0:0]\fifo_srl_gen.raddr_reg[3] ;
  output dout_vld_reg;
  input ap_rst_n;
  input \fifo_depth_gt1_gen.full_n_reg ;
  input we;
  input \fifo_srl_gen.raddr_reg[0] ;
  input [3:0]Q;
  input dout_vld_reg_0;
  input \fifo_depth_gt1_gen.dout_reg[3]_0 ;
  input [7:0]\fifo_depth_gt1_gen.dout[3]_i_2_0 ;
  input [0:0]\fifo_depth_gt1_gen.dout_reg[3]_1 ;
  input [3:0]in;
  input ap_clk;
  input [0:0]SR;

  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire ap_rst_n;
  wire [0:0]ap_rst_n_0;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire [7:0]\fifo_depth_gt1_gen.dout[3]_i_2_0 ;
  wire \fifo_depth_gt1_gen.dout[3]_i_3_n_0 ;
  wire \fifo_depth_gt1_gen.dout[3]_i_4_n_0 ;
  wire \fifo_depth_gt1_gen.dout_reg[3]_0 ;
  wire [0:0]\fifo_depth_gt1_gen.dout_reg[3]_1 ;
  wire \fifo_depth_gt1_gen.dout_reg_n_0_[0] ;
  wire \fifo_depth_gt1_gen.dout_reg_n_0_[1] ;
  wire \fifo_depth_gt1_gen.dout_reg_n_0_[2] ;
  wire \fifo_depth_gt1_gen.dout_reg_n_0_[3] ;
  wire \fifo_depth_gt1_gen.full_n_reg ;
  wire \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0 ;
  wire \fifo_srl_gen.raddr_reg[0] ;
  wire [0:0]\fifo_srl_gen.raddr_reg[3] ;
  wire full_n0;
  wire [3:0]in;
  wire \len_cnt_reg[2] ;
  wire we;

  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hF2)) 
    dout_vld_i_1__9
       (.I0(\fifo_depth_gt1_gen.dout_reg[3]_0 ),
        .I1(\len_cnt_reg[2] ),
        .I2(dout_vld_reg_0),
        .O(dout_vld_reg));
  LUT3 #(
    .INIT(8'h8A)) 
    \fifo_depth_gt1_gen.dout[3]_i_1__0 
       (.I0(dout_vld_reg_0),
        .I1(\len_cnt_reg[2] ),
        .I2(\fifo_depth_gt1_gen.dout_reg[3]_0 ),
        .O(E));
  LUT5 #(
    .INIT(32'h41000000)) 
    \fifo_depth_gt1_gen.dout[3]_i_2 
       (.I0(\fifo_depth_gt1_gen.dout[3]_i_3_n_0 ),
        .I1(\fifo_depth_gt1_gen.dout[3]_i_2_0 [2]),
        .I2(\fifo_depth_gt1_gen.dout_reg_n_0_[2] ),
        .I3(\fifo_depth_gt1_gen.dout[3]_i_4_n_0 ),
        .I4(\fifo_depth_gt1_gen.dout_reg[3]_1 ),
        .O(\len_cnt_reg[2] ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFE)) 
    \fifo_depth_gt1_gen.dout[3]_i_3 
       (.I0(\fifo_depth_gt1_gen.dout[3]_i_2_0 [4]),
        .I1(\fifo_depth_gt1_gen.dout[3]_i_2_0 [5]),
        .I2(\fifo_depth_gt1_gen.dout[3]_i_2_0 [6]),
        .I3(\fifo_depth_gt1_gen.dout[3]_i_2_0 [7]),
        .I4(\fifo_depth_gt1_gen.dout_reg_n_0_[0] ),
        .I5(\fifo_depth_gt1_gen.dout[3]_i_2_0 [0]),
        .O(\fifo_depth_gt1_gen.dout[3]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \fifo_depth_gt1_gen.dout[3]_i_4 
       (.I0(\fifo_depth_gt1_gen.dout_reg_n_0_[1] ),
        .I1(\fifo_depth_gt1_gen.dout[3]_i_2_0 [1]),
        .I2(\fifo_depth_gt1_gen.dout_reg_n_0_[3] ),
        .I3(\fifo_depth_gt1_gen.dout[3]_i_2_0 [3]),
        .O(\fifo_depth_gt1_gen.dout[3]_i_4_n_0 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg_n_0_[0] ),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(\fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg_n_0_[1] ),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(\fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg_n_0_[2] ),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(\fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg_n_0_[3] ),
        .R(SR));
  LUT3 #(
    .INIT(8'h34)) 
    \fifo_depth_gt1_gen.full_n_i_1__7 
       (.I0(\fifo_depth_gt1_gen.full_n_reg ),
        .I1(we),
        .I2(E),
        .O(full_n0));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][1]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][2]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/fifo_burst/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][3]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0 ));
  LUT6 #(
    .INIT(64'h00FDFF0000FD0000)) 
    \fifo_srl_gen.raddr[3]_i_1__3 
       (.I0(\fifo_srl_gen.raddr_reg[0] ),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(we),
        .I4(E),
        .I5(dout_vld_reg_0),
        .O(\fifo_srl_gen.raddr_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \len_cnt[7]_i_1 
       (.I0(\len_cnt_reg[2] ),
        .I1(ap_rst_n),
        .O(ap_rst_n_0));
endmodule

(* ORIG_REF_NAME = "conv2d_edge_gmem1_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_srl__parameterized13
   (re,
    we,
    \fifo_depth_gt1_gen.dout_reg[67]_0 ,
    \fifo_depth_gt1_gen.dout_reg[2]_0 ,
    \aggressive_gen.rs_req_ready ,
    \fifo_depth_gt1_gen.dout_reg[2]_1 ,
    if_empty_n_0,
    \fifo_depth_gt1_gen.dout_reg[67]_1 ,
    AWVALID_Dummy,
    in,
    Q,
    ap_clk,
    SR);
  output re;
  output we;
  output [65:0]\fifo_depth_gt1_gen.dout_reg[67]_0 ;
  input \fifo_depth_gt1_gen.dout_reg[2]_0 ;
  input \aggressive_gen.rs_req_ready ;
  input \fifo_depth_gt1_gen.dout_reg[2]_1 ;
  input if_empty_n_0;
  input \fifo_depth_gt1_gen.dout_reg[67]_1 ;
  input AWVALID_Dummy;
  input [65:0]in;
  input [3:0]Q;
  input ap_clk;
  input [0:0]SR;

  wire AWVALID_Dummy;
  wire [3:0]Q;
  wire [0:0]SR;
  wire \aggressive_gen.rs_req_ready ;
  wire ap_clk;
  wire \fifo_depth_gt1_gen.dout_reg[2]_0 ;
  wire \fifo_depth_gt1_gen.dout_reg[2]_1 ;
  wire [65:0]\fifo_depth_gt1_gen.dout_reg[67]_0 ;
  wire \fifo_depth_gt1_gen.dout_reg[67]_1 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][10]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][11]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][12]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][13]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][14]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][15]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][16]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][17]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][18]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][19]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][20]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][21]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][22]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][23]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][24]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][25]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][26]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][27]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][28]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][29]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][30]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][31]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][32]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][33]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][34]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][35]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][36]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][37]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][38]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][39]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][40]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][41]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][42]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][43]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][44]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][45]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][46]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][47]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][48]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][49]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][4]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][50]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][51]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][52]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][53]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][54]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][55]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][56]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][57]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][58]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][59]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][5]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][60]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][61]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][62]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][63]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][64]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][65]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][66]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][67]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][6]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][7]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][8]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][9]_srl15_n_0 ;
  wire if_empty_n_0;
  wire [65:0]in;
  wire re;
  wire we;

  LUT4 #(
    .INIT(16'h08AA)) 
    \fifo_depth_gt1_gen.dout[67]_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[2]_0 ),
        .I1(\aggressive_gen.rs_req_ready ),
        .I2(\fifo_depth_gt1_gen.dout_reg[2]_1 ),
        .I3(if_empty_n_0),
        .O(re));
  FDRE \fifo_depth_gt1_gen.dout_reg[10] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][10]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [8]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[11] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][11]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [9]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[12] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][12]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [10]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[13] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][13]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [11]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[14] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][14]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [12]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[15] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][15]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [13]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[16] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][16]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [14]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[17] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][17]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [15]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[18] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][18]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [16]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[19] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][19]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [17]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[20] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][20]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [18]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[21] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][21]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [19]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[22] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][22]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [20]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[23] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][23]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [21]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[24] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][24]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [22]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[25] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][25]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [23]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[26] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][26]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [24]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[27] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][27]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [25]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[28] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][28]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [26]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[29] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][29]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [27]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[2] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [0]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[30] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][30]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [28]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[31] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][31]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [29]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[32] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][32]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [30]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[33] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][33]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [31]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[34] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][34]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [32]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[35] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][35]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [33]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[36] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][36]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [34]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[37] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][37]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [35]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[38] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][38]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [36]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[39] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][39]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [37]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[3] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [1]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[40] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][40]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [38]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[41] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][41]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [39]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[42] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][42]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [40]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[43] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][43]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [41]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[44] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][44]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [42]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[45] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][45]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [43]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[46] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][46]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [44]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[47] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][47]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [45]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[48] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][48]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [46]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[49] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][49]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [47]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[4] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][4]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [2]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[50] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][50]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [48]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[51] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][51]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [49]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[52] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][52]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [50]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[53] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][53]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [51]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[54] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][54]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [52]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[55] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][55]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [53]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[56] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][56]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [54]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[57] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][57]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [55]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[58] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][58]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [56]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[59] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][59]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [57]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[5] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][5]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [3]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[60] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][60]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [58]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[61] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][61]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [59]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[62] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][62]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [60]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[63] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][63]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [61]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[64] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][64]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [62]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[65] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][65]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [63]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[66] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][66]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [64]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[67] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][67]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [65]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[6] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][6]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [4]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[7] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][7]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [5]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[8] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][8]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [6]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[9] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][9]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[67]_0 [7]),
        .R(SR));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][10]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][10]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][10]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][11]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][11]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][11]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][12]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][12]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][12]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][13]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][13]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][13]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][14]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][14]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][14]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][15]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][15]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][15]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][16]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][16]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][16]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][17]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][17]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][17]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][18]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][18]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][18]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][19]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][19]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][19]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][20]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][20]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][20]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][21]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][21]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][21]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][22]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][22]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][22]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][23]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][23]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][23]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][24]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][24]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][24]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][25]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][25]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][25]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][26]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][26]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][26]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][27]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][27]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][27]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][28]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][28]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][28]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][29]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][29]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][29]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][2]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[67]_1 ),
        .I1(AWVALID_Dummy),
        .O(we));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][30]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][30]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][30]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][31]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][31]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][31]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][32]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][32]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][32]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][33]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][33]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][33]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][34]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][34]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][34]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][35]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][35]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][35]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][36]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][36]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][36]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][37]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][37]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][37]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][38]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][38]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][38]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][39]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][39]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[37]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][39]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][3]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][40]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][40]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[38]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][40]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][41]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][41]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[39]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][41]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][42]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][42]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[40]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][42]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][43]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][43]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[41]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][43]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][44]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][44]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[42]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][44]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][45]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][45]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[43]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][45]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][46]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][46]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[44]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][46]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][47]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][47]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[45]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][47]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][48]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][48]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[46]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][48]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][49]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][49]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[47]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][49]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][4]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][4]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][4]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][50]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][50]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[48]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][50]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][51]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][51]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[49]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][51]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][52]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][52]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[50]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][52]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][53]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][53]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[51]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][53]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][54]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][54]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[52]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][54]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][55]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][55]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[53]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][55]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][56]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][56]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[54]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][56]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][57]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][57]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[55]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][57]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][58]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][58]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[56]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][58]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][59]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][59]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[57]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][59]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][5]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][5]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][5]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][60]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][60]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[58]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][60]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][61]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][61]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[59]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][61]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][62]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][62]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[60]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][62]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][63]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][63]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[61]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][63]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][64]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][64]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[62]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][64]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][65]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][65]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[63]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][65]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][66]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][66]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[64]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][66]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][67]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][67]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[65]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][67]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][6]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][6]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][6]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][7]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][7]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][7]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][8]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][8]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][8]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.req_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][9]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][9]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][9]_srl15_n_0 ));
endmodule

(* ORIG_REF_NAME = "conv2d_edge_gmem1_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_srl__parameterized15
   (E,
    \aggressive_gen.last_cnt_reg[3] ,
    dout_vld_reg,
    \fifo_depth_gt1_gen.dout_reg[36]_0 ,
    dout_vld_reg_0,
    \fifo_depth_gt1_gen.dout_reg[36]_1 ,
    re,
    D,
    we,
    WVALID_Dummy_reg,
    \strb_buf_reg[0] ,
    \strb_buf_reg[0]_0 ,
    if_empty_n,
    WVALID_Dummy,
    in,
    Q,
    \aggressive_gen.flying_req_reg ,
    if_empty_n_0,
    \aggressive_gen.rs_req_ready ,
    \aggressive_gen.fifo_valid ,
    m_axi_gmem1_WREADY,
    \data_p2_reg[2] ,
    \fifo_depth_gt1_gen.dout_reg[0]_0 ,
    \fifo_depth_gt1_gen.dout_reg[36]_2 ,
    ap_clk,
    SR);
  output [0:0]E;
  output \aggressive_gen.last_cnt_reg[3] ;
  output dout_vld_reg;
  output \fifo_depth_gt1_gen.dout_reg[36]_0 ;
  output [0:0]dout_vld_reg_0;
  output [36:0]\fifo_depth_gt1_gen.dout_reg[36]_1 ;
  output re;
  output [3:0]D;
  output we;
  output [0:0]WVALID_Dummy_reg;
  input \strb_buf_reg[0] ;
  input \strb_buf_reg[0]_0 ;
  input if_empty_n;
  input WVALID_Dummy;
  input [36:0]in;
  input [4:0]Q;
  input \aggressive_gen.flying_req_reg ;
  input if_empty_n_0;
  input \aggressive_gen.rs_req_ready ;
  input \aggressive_gen.fifo_valid ;
  input m_axi_gmem1_WREADY;
  input \data_p2_reg[2] ;
  input \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  input [3:0]\fifo_depth_gt1_gen.dout_reg[36]_2 ;
  input ap_clk;
  input [0:0]SR;

  wire [3:0]D;
  wire [0:0]E;
  wire [4:0]Q;
  wire [0:0]SR;
  wire WVALID_Dummy;
  wire [0:0]WVALID_Dummy_reg;
  wire \aggressive_gen.fifo_valid ;
  wire \aggressive_gen.flying_req_reg ;
  wire \aggressive_gen.last_cnt[4]_i_3_n_0 ;
  wire \aggressive_gen.last_cnt[4]_i_4_n_0 ;
  wire \aggressive_gen.last_cnt_reg[3] ;
  wire \aggressive_gen.rs_req_ready ;
  wire ap_clk;
  wire \data_p2_reg[2] ;
  wire dout_vld_reg;
  wire [0:0]dout_vld_reg_0;
  wire \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  wire \fifo_depth_gt1_gen.dout_reg[36]_0 ;
  wire [36:0]\fifo_depth_gt1_gen.dout_reg[36]_1 ;
  wire [3:0]\fifo_depth_gt1_gen.dout_reg[36]_2 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][10]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][11]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][12]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][13]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][14]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][15]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][16]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][17]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][18]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][19]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][20]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][21]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][22]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][23]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][24]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][25]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][26]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][27]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][28]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][29]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][30]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][31]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][32]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][33]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][34]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][35]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][36]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][4]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][5]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][6]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][7]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][8]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][9]_srl15_n_0 ;
  wire if_empty_n;
  wire if_empty_n_0;
  wire [36:0]in;
  wire m_axi_gmem1_WREADY;
  wire re;
  wire \strb_buf_reg[0] ;
  wire \strb_buf_reg[0]_0 ;
  wire we;

  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT5 #(
    .INIT(32'h40FF4040)) 
    \aggressive_gen.flying_req_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[36]_0 ),
        .I1(if_empty_n_0),
        .I2(\aggressive_gen.rs_req_ready ),
        .I3(\aggressive_gen.last_cnt[4]_i_3_n_0 ),
        .I4(\aggressive_gen.flying_req_reg ),
        .O(dout_vld_reg));
  LUT6 #(
    .INIT(64'h9AAAAAAA65555555)) 
    \aggressive_gen.last_cnt[1]_i_1 
       (.I0(Q[0]),
        .I1(\aggressive_gen.last_cnt[4]_i_3_n_0 ),
        .I2(\strb_buf_reg[0] ),
        .I3(\strb_buf_reg[0]_0 ),
        .I4(in[36]),
        .I5(Q[1]),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hDFFF2000BAAA4555)) 
    \aggressive_gen.last_cnt[2]_i_1 
       (.I0(Q[0]),
        .I1(\aggressive_gen.last_cnt[4]_i_3_n_0 ),
        .I2(we),
        .I3(in[36]),
        .I4(Q[2]),
        .I5(Q[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hDF20FB04)) 
    \aggressive_gen.last_cnt[3]_i_1 
       (.I0(Q[0]),
        .I1(\aggressive_gen.last_cnt[4]_i_4_n_0 ),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \aggressive_gen.last_cnt[4]_i_1 
       (.I0(\aggressive_gen.last_cnt[4]_i_3_n_0 ),
        .I1(\strb_buf_reg[0] ),
        .I2(\strb_buf_reg[0]_0 ),
        .I3(in[36]),
        .O(WVALID_Dummy_reg));
  LUT6 #(
    .INIT(64'hAA6AAAAAAAAAA9AA)) 
    \aggressive_gen.last_cnt[4]_i_2 
       (.I0(Q[4]),
        .I1(Q[3]),
        .I2(Q[0]),
        .I3(\aggressive_gen.last_cnt[4]_i_4_n_0 ),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(D[3]));
  LUT4 #(
    .INIT(16'h0800)) 
    \aggressive_gen.last_cnt[4]_i_3 
       (.I0(\fifo_depth_gt1_gen.dout_reg[36]_1 [36]),
        .I1(\aggressive_gen.fifo_valid ),
        .I2(\aggressive_gen.last_cnt_reg[3] ),
        .I3(m_axi_gmem1_WREADY),
        .O(\aggressive_gen.last_cnt[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT4 #(
    .INIT(16'hBFFF)) 
    \aggressive_gen.last_cnt[4]_i_4 
       (.I0(\aggressive_gen.last_cnt[4]_i_3_n_0 ),
        .I1(\strb_buf_reg[0] ),
        .I2(\strb_buf_reg[0]_0 ),
        .I3(in[36]),
        .O(\aggressive_gen.last_cnt[4]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hD000)) 
    \data_buf[31]_i_1 
       (.I0(\strb_buf_reg[0] ),
        .I1(\strb_buf_reg[0]_0 ),
        .I2(if_empty_n),
        .I3(WVALID_Dummy),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \data_p2[67]_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[36]_0 ),
        .I1(if_empty_n_0),
        .I2(\aggressive_gen.rs_req_ready ),
        .O(dout_vld_reg_0));
  LUT4 #(
    .INIT(16'h20AA)) 
    \fifo_depth_gt1_gen.dout[31]_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .I1(\aggressive_gen.last_cnt_reg[3] ),
        .I2(m_axi_gmem1_WREADY),
        .I3(\aggressive_gen.fifo_valid ),
        .O(re));
  FDRE \fifo_depth_gt1_gen.dout_reg[0] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_1 [0]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[10] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][10]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_1 [10]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[11] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][11]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_1 [11]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[12] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][12]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_1 [12]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[13] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][13]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_1 [13]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[14] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][14]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_1 [14]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[15] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][15]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_1 [15]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[16] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][16]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_1 [16]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[17] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][17]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_1 [17]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[18] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][18]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_1 [18]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[19] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][19]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_1 [19]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[1] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_1 [1]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[20] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][20]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_1 [20]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[21] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][21]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_1 [21]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[22] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][22]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_1 [22]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[23] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][23]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_1 [23]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[24] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][24]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_1 [24]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[25] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][25]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_1 [25]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[26] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][26]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_1 [26]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[27] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][27]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_1 [27]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[28] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][28]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_1 [28]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[29] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][29]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_1 [29]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[2] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_1 [2]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[30] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][30]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_1 [30]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[31] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][31]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_1 [31]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[32] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][32]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_1 [32]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[33] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][33]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_1 [33]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[34] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][34]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_1 [34]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[35] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][35]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_1 [35]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[36] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][36]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_1 [36]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[3] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_1 [3]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[4] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][4]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_1 [4]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[5] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][5]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_1 [5]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[6] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][6]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_1 [6]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[7] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][7]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_1 [7]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[8] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][8]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_1 [8]),
        .R(SR));
  FDRE \fifo_depth_gt1_gen.dout_reg[9] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][9]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[36]_1 [9]),
        .R(SR));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_2 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[0]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_1__5 
       (.I0(\strb_buf_reg[0] ),
        .I1(\strb_buf_reg[0]_0 ),
        .O(we));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][10]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][10]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_2 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[10]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][10]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][11]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][11]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_2 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[11]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][11]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][12]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][12]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_2 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[12]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][12]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][13]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][13]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_2 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[13]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][13]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][14]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][14]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_2 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[14]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][14]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][15]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][15]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_2 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[15]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][15]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][16]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][16]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_2 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[16]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][16]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][17]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][17]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_2 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[17]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][17]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][18]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][18]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_2 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[18]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][18]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][19]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][19]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_2 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[19]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][19]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][1]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_2 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[1]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][20]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][20]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_2 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[20]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][20]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][21]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][21]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_2 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[21]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][21]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][22]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][22]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_2 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[22]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][22]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][23]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][23]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_2 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[23]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][23]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][24]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][24]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_2 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[24]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][24]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][25]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][25]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_2 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[25]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][25]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][26]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][26]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_2 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[26]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][26]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][27]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][27]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_2 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[27]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][27]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][28]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][28]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_2 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[28]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][28]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][29]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][29]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_2 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[29]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][29]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][2]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_2 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[2]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][30]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][30]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_2 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[30]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][30]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][31]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][31]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_2 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[31]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][31]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][32]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][32]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_2 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[32]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][32]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][33]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][33]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_2 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[33]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][33]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][34]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][34]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_2 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[34]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][34]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][35]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][35]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_2 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[35]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][35]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][36]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][36]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_2 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[36]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][36]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][3]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_2 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[3]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][4]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][4]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_2 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[4]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][4]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][5]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][5]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_2 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[5]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][5]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][6]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][6]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_2 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[6]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][6]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][7]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][7]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_2 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[7]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][7]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][8]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][8]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_2 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[8]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][8]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/wreq_throttl/aggressive_gen.data_fifo/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][9]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][9]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[36]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[36]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[36]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[36]_2 [3]),
        .CE(we),
        .CLK(ap_clk),
        .D(in[9]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][9]_srl15_n_0 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFF)) 
    m_axi_gmem1_WVALID_INST_0_i_1
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[4]),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(\aggressive_gen.flying_req_reg ),
        .O(\aggressive_gen.last_cnt_reg[3] ));
  LUT6 #(
    .INIT(64'h7F7FFFFF000000FF)) 
    \state[0]_i_2 
       (.I0(\fifo_depth_gt1_gen.dout_reg[36]_1 [36]),
        .I1(\aggressive_gen.fifo_valid ),
        .I2(m_axi_gmem1_WREADY),
        .I3(Q[0]),
        .I4(\data_p2_reg[2] ),
        .I5(\aggressive_gen.flying_req_reg ),
        .O(\fifo_depth_gt1_gen.dout_reg[36]_0 ));
endmodule

(* ORIG_REF_NAME = "conv2d_edge_gmem1_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_srl__parameterized3
   (we,
    re,
    \bus_wide_gen.last_beat_set_reg ,
    \bus_wide_gen.offset_pack_reg_reg[32] ,
    \bus_wide_gen.offset_valid_reg ,
    \fifo_depth_gt1_gen.dout_reg[33]_0 ,
    \tmp_len_reg[1] ,
    \tmp_len_reg[1]_0 ,
    AWREADY_Dummy,
    if_empty_n,
    wrsp_ready,
    \fifo_depth_gt1_gen.dout_reg[0]_0 ,
    \fifo_depth_gt1_gen.dout_reg[0]_1 ,
    \fifo_depth_gt1_gen.dout_reg[0]_2 ,
    \fifo_depth_gt1_gen.dout_reg[0]_3 ,
    \fifo_depth_gt1_gen.dout_reg[0]_4 ,
    \fifo_depth_gt1_gen.dout_reg[0]_5 ,
    Q,
    \bus_wide_gen.data_gen[0].strb_buf_reg[0] ,
    \fifo_depth_gt1_gen.dout_reg[29]_0 ,
    \fifo_depth_gt1_gen.dout_reg[33]_1 ,
    S,
    \fifo_depth_gt1_gen.dout_reg[0]_6 ,
    \fifo_depth_gt1_gen.dout_reg[33]_2 ,
    ap_clk,
    \fifo_depth_gt1_gen.dout_reg[33]_3 );
  output we;
  output re;
  output \bus_wide_gen.last_beat_set_reg ;
  output \bus_wide_gen.offset_pack_reg_reg[32] ;
  output \bus_wide_gen.offset_valid_reg ;
  output [33:0]\fifo_depth_gt1_gen.dout_reg[33]_0 ;
  input \tmp_len_reg[1] ;
  input \tmp_len_reg[1]_0 ;
  input AWREADY_Dummy;
  input if_empty_n;
  input wrsp_ready;
  input \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  input \fifo_depth_gt1_gen.dout_reg[0]_1 ;
  input \fifo_depth_gt1_gen.dout_reg[0]_2 ;
  input \fifo_depth_gt1_gen.dout_reg[0]_3 ;
  input \fifo_depth_gt1_gen.dout_reg[0]_4 ;
  input \fifo_depth_gt1_gen.dout_reg[0]_5 ;
  input [3:0]Q;
  input \bus_wide_gen.data_gen[0].strb_buf_reg[0] ;
  input [7:0]\fifo_depth_gt1_gen.dout_reg[29]_0 ;
  input [1:0]\fifo_depth_gt1_gen.dout_reg[33]_1 ;
  input [1:0]S;
  input \fifo_depth_gt1_gen.dout_reg[0]_6 ;
  input [3:0]\fifo_depth_gt1_gen.dout_reg[33]_2 ;
  input ap_clk;
  input \fifo_depth_gt1_gen.dout_reg[33]_3 ;

  wire [31:2]ARG;
  wire AWREADY_Dummy;
  wire [3:0]Q;
  wire [1:0]S;
  wire ap_clk;
  wire \bus_wide_gen.data_gen[0].strb_buf_reg[0] ;
  wire \bus_wide_gen.last_beat_set_reg ;
  wire \bus_wide_gen.offset_pack_reg_reg[32] ;
  wire \bus_wide_gen.offset_valid_reg ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_1 ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_2 ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_3 ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_4 ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_5 ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_6 ;
  wire [7:0]\fifo_depth_gt1_gen.dout_reg[29]_0 ;
  wire [33:0]\fifo_depth_gt1_gen.dout_reg[33]_0 ;
  wire [1:0]\fifo_depth_gt1_gen.dout_reg[33]_1 ;
  wire [3:0]\fifo_depth_gt1_gen.dout_reg[33]_2 ;
  wire \fifo_depth_gt1_gen.dout_reg[33]_3 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__3_n_1 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__3_n_2 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__3_n_3 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][10]_srl15_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][10]_srl15_i_1_n_1 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][10]_srl15_i_1_n_2 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][10]_srl15_i_1_n_3 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][10]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][11]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][12]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][13]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][14]_srl15_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][14]_srl15_i_1_n_1 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][14]_srl15_i_1_n_2 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][14]_srl15_i_1_n_3 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][14]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][15]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][16]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][17]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][18]_srl15_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][18]_srl15_i_1_n_1 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][18]_srl15_i_1_n_2 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][18]_srl15_i_1_n_3 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][18]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][19]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][20]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][21]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][22]_srl15_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][22]_srl15_i_1_n_1 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][22]_srl15_i_1_n_2 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][22]_srl15_i_1_n_3 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][22]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][23]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][24]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][25]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][26]_srl15_i_1_n_1 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][26]_srl15_i_1_n_2 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][26]_srl15_i_1_n_3 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][26]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][27]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][28]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][29]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_i_1__1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_i_1__1_n_1 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_i_1__1_n_2 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_i_1__1_n_3 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][30]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][31]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][32]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][33]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][4]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][5]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][6]_srl15_i_1_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][6]_srl15_i_1_n_1 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][6]_srl15_i_1_n_2 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][6]_srl15_i_1_n_3 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][6]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][7]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][8]_srl15_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][9]_srl15_n_0 ;
  wire [31:30]if_din;
  wire if_empty_n;
  wire re;
  wire \tmp_len_reg[1] ;
  wire \tmp_len_reg[1]_0 ;
  wire we;
  wire wrsp_ready;
  wire [1:0]\NLW_fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__3_O_UNCONNECTED ;
  wire [3:3]\NLW_fifo_depth_gt1_gen.mem_reg[14][26]_srl15_i_1_CO_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \bus_wide_gen.data_gen[0].data_buf[7]_i_3 
       (.I0(\fifo_depth_gt1_gen.dout_reg[0]_4 ),
        .I1(\bus_wide_gen.data_gen[0].strb_buf_reg[0] ),
        .O(\bus_wide_gen.offset_valid_reg ));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT4 #(
    .INIT(16'h8000)) 
    \bus_wide_gen.data_gen[2].data_buf[23]_i_3 
       (.I0(Q[2]),
        .I1(Q[3]),
        .I2(\fifo_depth_gt1_gen.dout_reg[0]_4 ),
        .I3(\bus_wide_gen.data_gen[0].strb_buf_reg[0] ),
        .O(\bus_wide_gen.offset_pack_reg_reg[32] ));
  LUT5 #(
    .INIT(32'hE0E0E000)) 
    \bus_wide_gen.len_cnt_buf[0]_i_10 
       (.I0(\fifo_depth_gt1_gen.dout_reg[0]_2 ),
        .I1(\fifo_depth_gt1_gen.dout_reg[0]_1 ),
        .I2(\fifo_depth_gt1_gen.dout_reg[0]_4 ),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\bus_wide_gen.last_beat_set_reg ));
  LUT6 #(
    .INIT(64'hA800AAAAAAAAAAAA)) 
    \fifo_depth_gt1_gen.dout[33]_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .I1(\fifo_depth_gt1_gen.dout_reg[0]_1 ),
        .I2(\fifo_depth_gt1_gen.dout_reg[0]_2 ),
        .I3(\fifo_depth_gt1_gen.dout_reg[0]_3 ),
        .I4(\fifo_depth_gt1_gen.dout_reg[0]_4 ),
        .I5(\fifo_depth_gt1_gen.dout_reg[0]_5 ),
        .O(re));
  FDRE \fifo_depth_gt1_gen.dout_reg[0] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [0]),
        .R(\fifo_depth_gt1_gen.dout_reg[33]_3 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[10] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][10]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [10]),
        .R(\fifo_depth_gt1_gen.dout_reg[33]_3 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[11] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][11]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [11]),
        .R(\fifo_depth_gt1_gen.dout_reg[33]_3 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[12] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][12]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [12]),
        .R(\fifo_depth_gt1_gen.dout_reg[33]_3 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[13] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][13]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [13]),
        .R(\fifo_depth_gt1_gen.dout_reg[33]_3 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[14] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][14]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [14]),
        .R(\fifo_depth_gt1_gen.dout_reg[33]_3 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[15] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][15]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [15]),
        .R(\fifo_depth_gt1_gen.dout_reg[33]_3 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[16] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][16]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [16]),
        .R(\fifo_depth_gt1_gen.dout_reg[33]_3 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[17] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][17]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [17]),
        .R(\fifo_depth_gt1_gen.dout_reg[33]_3 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[18] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][18]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [18]),
        .R(\fifo_depth_gt1_gen.dout_reg[33]_3 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[19] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][19]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [19]),
        .R(\fifo_depth_gt1_gen.dout_reg[33]_3 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[1] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [1]),
        .R(\fifo_depth_gt1_gen.dout_reg[33]_3 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[20] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][20]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [20]),
        .R(\fifo_depth_gt1_gen.dout_reg[33]_3 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[21] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][21]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [21]),
        .R(\fifo_depth_gt1_gen.dout_reg[33]_3 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[22] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][22]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [22]),
        .R(\fifo_depth_gt1_gen.dout_reg[33]_3 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[23] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][23]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [23]),
        .R(\fifo_depth_gt1_gen.dout_reg[33]_3 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[24] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][24]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [24]),
        .R(\fifo_depth_gt1_gen.dout_reg[33]_3 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[25] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][25]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [25]),
        .R(\fifo_depth_gt1_gen.dout_reg[33]_3 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[26] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][26]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [26]),
        .R(\fifo_depth_gt1_gen.dout_reg[33]_3 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[27] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][27]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [27]),
        .R(\fifo_depth_gt1_gen.dout_reg[33]_3 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[28] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][28]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [28]),
        .R(\fifo_depth_gt1_gen.dout_reg[33]_3 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[29] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][29]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [29]),
        .R(\fifo_depth_gt1_gen.dout_reg[33]_3 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[2] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [2]),
        .R(\fifo_depth_gt1_gen.dout_reg[33]_3 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[30] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][30]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [30]),
        .R(\fifo_depth_gt1_gen.dout_reg[33]_3 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[31] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][31]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [31]),
        .R(\fifo_depth_gt1_gen.dout_reg[33]_3 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[32] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][32]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [32]),
        .R(\fifo_depth_gt1_gen.dout_reg[33]_3 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[33] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][33]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [33]),
        .R(\fifo_depth_gt1_gen.dout_reg[33]_3 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[3] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [3]),
        .R(\fifo_depth_gt1_gen.dout_reg[33]_3 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[4] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][4]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [4]),
        .R(\fifo_depth_gt1_gen.dout_reg[33]_3 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[5] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][5]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [5]),
        .R(\fifo_depth_gt1_gen.dout_reg[33]_3 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[6] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][6]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [6]),
        .R(\fifo_depth_gt1_gen.dout_reg[33]_3 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[7] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][7]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [7]),
        .R(\fifo_depth_gt1_gen.dout_reg[33]_3 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[8] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][8]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [8]),
        .R(\fifo_depth_gt1_gen.dout_reg[33]_3 ));
  FDRE \fifo_depth_gt1_gen.dout_reg[9] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][9]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[33]_0 [9]),
        .R(\fifo_depth_gt1_gen.dout_reg[33]_3 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_2 [3]),
        .CE(\fifo_depth_gt1_gen.dout_reg[0]_6 ),
        .CLK(ap_clk),
        .D(ARG[2]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ));
  LUT5 #(
    .INIT(32'hB3000000)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_1__1 
       (.I0(\tmp_len_reg[1] ),
        .I1(\tmp_len_reg[1]_0 ),
        .I2(AWREADY_Dummy),
        .I3(if_empty_n),
        .I4(wrsp_ready),
        .O(we));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__3 
       (.CI(1'b0),
        .CO({\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__3_n_0 ,\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__3_n_1 ,\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__3_n_2 ,\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\fifo_depth_gt1_gen.dout_reg[29]_0 [0],\fifo_depth_gt1_gen.dout_reg[29]_0 [0]}),
        .O({ARG[3:2],\NLW_fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__3_O_UNCONNECTED [1:0]}),
        .S({\fifo_depth_gt1_gen.dout_reg[29]_0 [1],\fifo_depth_gt1_gen.dout_reg[29]_0 [1],S}));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][10]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][10]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_2 [3]),
        .CE(\fifo_depth_gt1_gen.dout_reg[0]_6 ),
        .CLK(ap_clk),
        .D(ARG[12]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][10]_srl15_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fifo_depth_gt1_gen.mem_reg[14][10]_srl15_i_1 
       (.CI(\fifo_depth_gt1_gen.mem_reg[14][6]_srl15_i_1_n_0 ),
        .CO({\fifo_depth_gt1_gen.mem_reg[14][10]_srl15_i_1_n_0 ,\fifo_depth_gt1_gen.mem_reg[14][10]_srl15_i_1_n_1 ,\fifo_depth_gt1_gen.mem_reg[14][10]_srl15_i_1_n_2 ,\fifo_depth_gt1_gen.mem_reg[14][10]_srl15_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ARG[15:12]),
        .S({\fifo_depth_gt1_gen.dout_reg[29]_0 [7],\fifo_depth_gt1_gen.dout_reg[29]_0 [7:5]}));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][11]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][11]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_2 [3]),
        .CE(\fifo_depth_gt1_gen.dout_reg[0]_6 ),
        .CLK(ap_clk),
        .D(ARG[13]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][11]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][12]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][12]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_2 [3]),
        .CE(\fifo_depth_gt1_gen.dout_reg[0]_6 ),
        .CLK(ap_clk),
        .D(ARG[14]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][12]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][13]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][13]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_2 [3]),
        .CE(\fifo_depth_gt1_gen.dout_reg[0]_6 ),
        .CLK(ap_clk),
        .D(ARG[15]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][13]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][14]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][14]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_2 [3]),
        .CE(\fifo_depth_gt1_gen.dout_reg[0]_6 ),
        .CLK(ap_clk),
        .D(ARG[16]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][14]_srl15_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fifo_depth_gt1_gen.mem_reg[14][14]_srl15_i_1 
       (.CI(\fifo_depth_gt1_gen.mem_reg[14][10]_srl15_i_1_n_0 ),
        .CO({\fifo_depth_gt1_gen.mem_reg[14][14]_srl15_i_1_n_0 ,\fifo_depth_gt1_gen.mem_reg[14][14]_srl15_i_1_n_1 ,\fifo_depth_gt1_gen.mem_reg[14][14]_srl15_i_1_n_2 ,\fifo_depth_gt1_gen.mem_reg[14][14]_srl15_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ARG[19:16]),
        .S({\fifo_depth_gt1_gen.dout_reg[29]_0 [7],\fifo_depth_gt1_gen.dout_reg[29]_0 [7],\fifo_depth_gt1_gen.dout_reg[29]_0 [7],\fifo_depth_gt1_gen.dout_reg[29]_0 [7]}));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][15]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][15]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_2 [3]),
        .CE(\fifo_depth_gt1_gen.dout_reg[0]_6 ),
        .CLK(ap_clk),
        .D(ARG[17]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][15]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][16]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][16]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_2 [3]),
        .CE(\fifo_depth_gt1_gen.dout_reg[0]_6 ),
        .CLK(ap_clk),
        .D(ARG[18]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][16]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][17]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][17]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_2 [3]),
        .CE(\fifo_depth_gt1_gen.dout_reg[0]_6 ),
        .CLK(ap_clk),
        .D(ARG[19]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][17]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][18]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][18]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_2 [3]),
        .CE(\fifo_depth_gt1_gen.dout_reg[0]_6 ),
        .CLK(ap_clk),
        .D(ARG[20]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][18]_srl15_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fifo_depth_gt1_gen.mem_reg[14][18]_srl15_i_1 
       (.CI(\fifo_depth_gt1_gen.mem_reg[14][14]_srl15_i_1_n_0 ),
        .CO({\fifo_depth_gt1_gen.mem_reg[14][18]_srl15_i_1_n_0 ,\fifo_depth_gt1_gen.mem_reg[14][18]_srl15_i_1_n_1 ,\fifo_depth_gt1_gen.mem_reg[14][18]_srl15_i_1_n_2 ,\fifo_depth_gt1_gen.mem_reg[14][18]_srl15_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ARG[23:20]),
        .S({\fifo_depth_gt1_gen.dout_reg[29]_0 [7],\fifo_depth_gt1_gen.dout_reg[29]_0 [7],\fifo_depth_gt1_gen.dout_reg[29]_0 [7],\fifo_depth_gt1_gen.dout_reg[29]_0 [7]}));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][19]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][19]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_2 [3]),
        .CE(\fifo_depth_gt1_gen.dout_reg[0]_6 ),
        .CLK(ap_clk),
        .D(ARG[21]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][19]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][1]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][1]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_2 [3]),
        .CE(\fifo_depth_gt1_gen.dout_reg[0]_6 ),
        .CLK(ap_clk),
        .D(ARG[3]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][1]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][20]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][20]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_2 [3]),
        .CE(\fifo_depth_gt1_gen.dout_reg[0]_6 ),
        .CLK(ap_clk),
        .D(ARG[22]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][20]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][21]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][21]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_2 [3]),
        .CE(\fifo_depth_gt1_gen.dout_reg[0]_6 ),
        .CLK(ap_clk),
        .D(ARG[23]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][21]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][22]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][22]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_2 [3]),
        .CE(\fifo_depth_gt1_gen.dout_reg[0]_6 ),
        .CLK(ap_clk),
        .D(ARG[24]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][22]_srl15_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fifo_depth_gt1_gen.mem_reg[14][22]_srl15_i_1 
       (.CI(\fifo_depth_gt1_gen.mem_reg[14][18]_srl15_i_1_n_0 ),
        .CO({\fifo_depth_gt1_gen.mem_reg[14][22]_srl15_i_1_n_0 ,\fifo_depth_gt1_gen.mem_reg[14][22]_srl15_i_1_n_1 ,\fifo_depth_gt1_gen.mem_reg[14][22]_srl15_i_1_n_2 ,\fifo_depth_gt1_gen.mem_reg[14][22]_srl15_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ARG[27:24]),
        .S({\fifo_depth_gt1_gen.dout_reg[29]_0 [7],\fifo_depth_gt1_gen.dout_reg[29]_0 [7],\fifo_depth_gt1_gen.dout_reg[29]_0 [7],\fifo_depth_gt1_gen.dout_reg[29]_0 [7]}));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][23]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][23]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_2 [3]),
        .CE(\fifo_depth_gt1_gen.dout_reg[0]_6 ),
        .CLK(ap_clk),
        .D(ARG[25]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][23]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][24]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][24]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_2 [3]),
        .CE(\fifo_depth_gt1_gen.dout_reg[0]_6 ),
        .CLK(ap_clk),
        .D(ARG[26]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][24]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][25]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][25]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_2 [3]),
        .CE(\fifo_depth_gt1_gen.dout_reg[0]_6 ),
        .CLK(ap_clk),
        .D(ARG[27]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][25]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][26]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][26]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_2 [3]),
        .CE(\fifo_depth_gt1_gen.dout_reg[0]_6 ),
        .CLK(ap_clk),
        .D(ARG[28]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][26]_srl15_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fifo_depth_gt1_gen.mem_reg[14][26]_srl15_i_1 
       (.CI(\fifo_depth_gt1_gen.mem_reg[14][22]_srl15_i_1_n_0 ),
        .CO({\NLW_fifo_depth_gt1_gen.mem_reg[14][26]_srl15_i_1_CO_UNCONNECTED [3],\fifo_depth_gt1_gen.mem_reg[14][26]_srl15_i_1_n_1 ,\fifo_depth_gt1_gen.mem_reg[14][26]_srl15_i_1_n_2 ,\fifo_depth_gt1_gen.mem_reg[14][26]_srl15_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ARG[31:28]),
        .S({\fifo_depth_gt1_gen.dout_reg[29]_0 [7],\fifo_depth_gt1_gen.dout_reg[29]_0 [7],\fifo_depth_gt1_gen.dout_reg[29]_0 [7],\fifo_depth_gt1_gen.dout_reg[29]_0 [7]}));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][27]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][27]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_2 [3]),
        .CE(\fifo_depth_gt1_gen.dout_reg[0]_6 ),
        .CLK(ap_clk),
        .D(ARG[29]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][27]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][28]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][28]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_2 [3]),
        .CE(\fifo_depth_gt1_gen.dout_reg[0]_6 ),
        .CLK(ap_clk),
        .D(ARG[30]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][28]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][29]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][29]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_2 [3]),
        .CE(\fifo_depth_gt1_gen.dout_reg[0]_6 ),
        .CLK(ap_clk),
        .D(ARG[31]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][29]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][2]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][2]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_2 [3]),
        .CE(\fifo_depth_gt1_gen.dout_reg[0]_6 ),
        .CLK(ap_clk),
        .D(ARG[4]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][2]_srl15_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fifo_depth_gt1_gen.mem_reg[14][2]_srl15_i_1__1 
       (.CI(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_2__3_n_0 ),
        .CO({\fifo_depth_gt1_gen.mem_reg[14][2]_srl15_i_1__1_n_0 ,\fifo_depth_gt1_gen.mem_reg[14][2]_srl15_i_1__1_n_1 ,\fifo_depth_gt1_gen.mem_reg[14][2]_srl15_i_1__1_n_2 ,\fifo_depth_gt1_gen.mem_reg[14][2]_srl15_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ARG[7:4]),
        .S({\fifo_depth_gt1_gen.dout_reg[29]_0 [1],\fifo_depth_gt1_gen.dout_reg[29]_0 [1],\fifo_depth_gt1_gen.dout_reg[29]_0 [1],\fifo_depth_gt1_gen.dout_reg[29]_0 [1]}));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][30]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][30]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_2 [3]),
        .CE(\fifo_depth_gt1_gen.dout_reg[0]_6 ),
        .CLK(ap_clk),
        .D(if_din[30]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][30]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \fifo_depth_gt1_gen.mem_reg[14][30]_srl15_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[29]_0 [0]),
        .I1(\fifo_depth_gt1_gen.dout_reg[33]_1 [0]),
        .O(if_din[30]));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][31]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][31]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_2 [3]),
        .CE(\fifo_depth_gt1_gen.dout_reg[0]_6 ),
        .CLK(ap_clk),
        .D(if_din[31]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][31]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'h59)) 
    \fifo_depth_gt1_gen.mem_reg[14][31]_srl15_i_1 
       (.I0(\fifo_depth_gt1_gen.dout_reg[33]_1 [1]),
        .I1(\fifo_depth_gt1_gen.dout_reg[29]_0 [0]),
        .I2(\fifo_depth_gt1_gen.dout_reg[33]_1 [0]),
        .O(if_din[31]));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][32]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][32]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_2 [3]),
        .CE(\fifo_depth_gt1_gen.dout_reg[0]_6 ),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[33]_1 [0]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][32]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][33]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][33]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_2 [3]),
        .CE(\fifo_depth_gt1_gen.dout_reg[0]_6 ),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[33]_1 [1]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][33]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][3]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][3]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_2 [3]),
        .CE(\fifo_depth_gt1_gen.dout_reg[0]_6 ),
        .CLK(ap_clk),
        .D(ARG[5]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][3]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][4]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][4]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_2 [3]),
        .CE(\fifo_depth_gt1_gen.dout_reg[0]_6 ),
        .CLK(ap_clk),
        .D(ARG[6]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][4]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][5]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][5]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_2 [3]),
        .CE(\fifo_depth_gt1_gen.dout_reg[0]_6 ),
        .CLK(ap_clk),
        .D(ARG[7]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][5]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][6]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][6]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_2 [3]),
        .CE(\fifo_depth_gt1_gen.dout_reg[0]_6 ),
        .CLK(ap_clk),
        .D(ARG[8]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][6]_srl15_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \fifo_depth_gt1_gen.mem_reg[14][6]_srl15_i_1 
       (.CI(\fifo_depth_gt1_gen.mem_reg[14][2]_srl15_i_1__1_n_0 ),
        .CO({\fifo_depth_gt1_gen.mem_reg[14][6]_srl15_i_1_n_0 ,\fifo_depth_gt1_gen.mem_reg[14][6]_srl15_i_1_n_1 ,\fifo_depth_gt1_gen.mem_reg[14][6]_srl15_i_1_n_2 ,\fifo_depth_gt1_gen.mem_reg[14][6]_srl15_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ARG[11:8]),
        .S(\fifo_depth_gt1_gen.dout_reg[29]_0 [4:1]));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][7]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][7]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_2 [3]),
        .CE(\fifo_depth_gt1_gen.dout_reg[0]_6 ),
        .CLK(ap_clk),
        .D(ARG[9]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][7]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][8]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][8]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_2 [3]),
        .CE(\fifo_depth_gt1_gen.dout_reg[0]_6 ),
        .CLK(ap_clk),
        .D(ARG[10]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][8]_srl15_n_0 ));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/bus_wide_gen.wreq_offset/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][9]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][9]_srl15 
       (.A0(\fifo_depth_gt1_gen.dout_reg[33]_2 [0]),
        .A1(\fifo_depth_gt1_gen.dout_reg[33]_2 [1]),
        .A2(\fifo_depth_gt1_gen.dout_reg[33]_2 [2]),
        .A3(\fifo_depth_gt1_gen.dout_reg[33]_2 [3]),
        .CE(\fifo_depth_gt1_gen.dout_reg[0]_6 ),
        .CLK(ap_clk),
        .D(ARG[11]),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][9]_srl15_n_0 ));
endmodule

(* ORIG_REF_NAME = "conv2d_edge_gmem1_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_srl__parameterized5
   (\fifo_depth_gt1_gen.dout_reg[0]_0 ,
    D,
    E,
    \fifo_depth_gt1_gen.mOutPtr_reg[3] ,
    \fifo_depth_gt1_gen.mOutPtr_reg[3]_0 ,
    \fifo_srl_gen.raddr_reg[3] ,
    \fifo_srl_gen.raddr_reg[3]_0 ,
    dout_vld_reg,
    we,
    \fifo_depth_gt1_gen.dout_reg[0]_1 ,
    Q,
    ap_clk,
    \fifo_depth_gt1_gen.dout_reg[0]_2 ,
    \fifo_depth_gt1_gen.empty_n_reg ,
    wrsp_ready,
    if_empty_n,
    AWREADY_Dummy,
    \fifo_depth_gt1_gen.mOutPtr_reg[0] ,
    \fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ,
    \fifo_depth_gt1_gen.full_n_reg ,
    dout_vld_reg_0,
    \fifo_srl_gen.raddr_reg[0] ,
    dout_vld_reg_1,
    dout_vld_reg_2,
    last_resp,
    wrsp_valid);
  output \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  output [3:0]D;
  output [0:0]E;
  output \fifo_depth_gt1_gen.mOutPtr_reg[3] ;
  output \fifo_depth_gt1_gen.mOutPtr_reg[3]_0 ;
  output [2:0]\fifo_srl_gen.raddr_reg[3] ;
  output [0:0]\fifo_srl_gen.raddr_reg[3]_0 ;
  output dout_vld_reg;
  input we;
  input \fifo_depth_gt1_gen.dout_reg[0]_1 ;
  input [3:0]Q;
  input ap_clk;
  input \fifo_depth_gt1_gen.dout_reg[0]_2 ;
  input [4:0]\fifo_depth_gt1_gen.empty_n_reg ;
  input wrsp_ready;
  input if_empty_n;
  input AWREADY_Dummy;
  input \fifo_depth_gt1_gen.mOutPtr_reg[0] ;
  input \fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ;
  input \fifo_depth_gt1_gen.full_n_reg ;
  input dout_vld_reg_0;
  input \fifo_srl_gen.raddr_reg[0] ;
  input dout_vld_reg_1;
  input [0:0]dout_vld_reg_2;
  input last_resp;
  input wrsp_valid;

  wire AWREADY_Dummy;
  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire ap_clk;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire [0:0]dout_vld_reg_2;
  wire \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_1 ;
  wire \fifo_depth_gt1_gen.dout_reg[0]_2 ;
  wire \fifo_depth_gt1_gen.empty_n_i_3__1_n_0 ;
  wire [4:0]\fifo_depth_gt1_gen.empty_n_reg ;
  wire \fifo_depth_gt1_gen.full_n_reg ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg[0] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg[3] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg[3]_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ;
  wire \fifo_srl_gen.raddr_reg[0] ;
  wire [2:0]\fifo_srl_gen.raddr_reg[3] ;
  wire [0:0]\fifo_srl_gen.raddr_reg[3]_0 ;
  wire if_empty_n;
  wire last_resp;
  wire re;
  wire we;
  wire wrsp_ready;
  wire wrsp_valid;

  LUT6 #(
    .INIT(64'hFFFFFFFF2A00AAAA)) 
    dout_vld_i_1__7
       (.I0(wrsp_valid),
        .I1(last_resp),
        .I2(dout_vld_reg_2),
        .I3(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .I4(dout_vld_reg_1),
        .I5(dout_vld_reg_0),
        .O(dout_vld_reg));
  LUT6 #(
    .INIT(64'h88080808AAAAAAAA)) 
    \fifo_depth_gt1_gen.dout[0]_i_1__0 
       (.I0(dout_vld_reg_0),
        .I1(dout_vld_reg_1),
        .I2(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .I3(dout_vld_reg_2),
        .I4(last_resp),
        .I5(wrsp_valid),
        .O(re));
  FDRE \fifo_depth_gt1_gen.dout_reg[0] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .R(\fifo_depth_gt1_gen.dout_reg[0]_2 ));
  LUT6 #(
    .INIT(64'h7F77FF7780880088)) 
    \fifo_depth_gt1_gen.empty_n_i_1__5 
       (.I0(wrsp_ready),
        .I1(if_empty_n),
        .I2(AWREADY_Dummy),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg[0] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ),
        .I5(re),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \fifo_depth_gt1_gen.empty_n_i_2__3 
       (.I0(\fifo_depth_gt1_gen.empty_n_i_3__1_n_0 ),
        .I1(\fifo_depth_gt1_gen.empty_n_reg [3]),
        .I2(\fifo_depth_gt1_gen.empty_n_reg [1]),
        .I3(\fifo_depth_gt1_gen.empty_n_reg [2]),
        .I4(\fifo_depth_gt1_gen.empty_n_reg [4]),
        .I5(\fifo_depth_gt1_gen.empty_n_reg [0]),
        .O(\fifo_depth_gt1_gen.mOutPtr_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h0000000080880088)) 
    \fifo_depth_gt1_gen.empty_n_i_3__1 
       (.I0(wrsp_ready),
        .I1(if_empty_n),
        .I2(AWREADY_Dummy),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg[0] ),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg[0]_0 ),
        .I5(re),
        .O(\fifo_depth_gt1_gen.empty_n_i_3__1_n_0 ));
  LUT3 #(
    .INIT(8'h34)) 
    \fifo_depth_gt1_gen.full_n_i_1__4 
       (.I0(\fifo_depth_gt1_gen.full_n_reg ),
        .I1(we),
        .I2(re),
        .O(\fifo_depth_gt1_gen.mOutPtr_reg[3] ));
  LUT3 #(
    .INIT(8'h69)) 
    \fifo_depth_gt1_gen.mOutPtr[1]_i_1__4 
       (.I0(\fifo_depth_gt1_gen.empty_n_i_3__1_n_0 ),
        .I1(\fifo_depth_gt1_gen.empty_n_reg [0]),
        .I2(\fifo_depth_gt1_gen.empty_n_reg [1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_1__6 
       (.I0(\fifo_depth_gt1_gen.empty_n_reg [2]),
        .I1(\fifo_depth_gt1_gen.empty_n_reg [0]),
        .I2(\fifo_depth_gt1_gen.empty_n_reg [1]),
        .I3(\fifo_depth_gt1_gen.empty_n_i_3__1_n_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \fifo_depth_gt1_gen.mOutPtr[3]_i_1__4 
       (.I0(\fifo_depth_gt1_gen.empty_n_reg [3]),
        .I1(\fifo_depth_gt1_gen.empty_n_reg [1]),
        .I2(\fifo_depth_gt1_gen.empty_n_reg [0]),
        .I3(\fifo_depth_gt1_gen.empty_n_reg [2]),
        .I4(\fifo_depth_gt1_gen.empty_n_i_3__1_n_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_1__3 
       (.I0(\fifo_depth_gt1_gen.empty_n_reg [4]),
        .I1(\fifo_depth_gt1_gen.empty_n_reg [3]),
        .I2(\fifo_depth_gt1_gen.empty_n_i_3__1_n_0 ),
        .I3(\fifo_depth_gt1_gen.empty_n_reg [2]),
        .I4(\fifo_depth_gt1_gen.empty_n_reg [0]),
        .I5(\fifo_depth_gt1_gen.empty_n_reg [1]),
        .O(D[3]));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wrsp/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/store_unit/fifo_wrsp/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(\fifo_depth_gt1_gen.dout_reg[0]_1 ),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \fifo_srl_gen.raddr[1]_i_1__1 
       (.I0(\fifo_depth_gt1_gen.empty_n_i_3__1_n_0 ),
        .I1(dout_vld_reg_0),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\fifo_srl_gen.raddr_reg[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT5 #(
    .INIT(32'h7F80EA15)) 
    \fifo_srl_gen.raddr[2]_i_1__1 
       (.I0(Q[0]),
        .I1(dout_vld_reg_0),
        .I2(\fifo_depth_gt1_gen.empty_n_i_3__1_n_0 ),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(\fifo_srl_gen.raddr_reg[3] [1]));
  LUT6 #(
    .INIT(64'h00FDFF0000FD0000)) 
    \fifo_srl_gen.raddr[3]_i_1__1 
       (.I0(\fifo_srl_gen.raddr_reg[0] ),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(we),
        .I4(re),
        .I5(dout_vld_reg_0),
        .O(\fifo_srl_gen.raddr_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAA9A9A9)) 
    \fifo_srl_gen.raddr[3]_i_2__1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(dout_vld_reg_0),
        .I4(\fifo_depth_gt1_gen.empty_n_i_3__1_n_0 ),
        .I5(Q[2]),
        .O(\fifo_srl_gen.raddr_reg[3] [2]));
endmodule

(* ORIG_REF_NAME = "conv2d_edge_gmem1_m_axi_srl" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_srl__parameterized5_12
   (\fifo_depth_gt1_gen.dout_reg[0]_0 ,
    D,
    E,
    \fifo_depth_gt1_gen.mOutPtr_reg[3] ,
    \fifo_depth_gt1_gen.mOutPtr_reg[3]_0 ,
    \fifo_srl_gen.raddr_reg[3] ,
    \fifo_srl_gen.raddr_reg[3]_0 ,
    dout_vld_reg,
    dout_vld_reg_0,
    we,
    ost_ctrl_info,
    Q,
    ap_clk,
    SR,
    \fifo_depth_gt1_gen.mOutPtr_reg[4] ,
    ost_resp_ready,
    \fifo_depth_gt1_gen.mOutPtr_reg[0] ,
    if_full_n_0,
    AWREADY_Dummy_1,
    AWVALID_Dummy,
    \fifo_depth_gt1_gen.full_n_reg ,
    dout_vld_reg_1,
    \fifo_srl_gen.raddr_reg[0] ,
    dout_vld_reg_2,
    wrsp_type,
    ursp_ready,
    need_wrsp);
  output \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  output [3:0]D;
  output [0:0]E;
  output \fifo_depth_gt1_gen.mOutPtr_reg[3] ;
  output \fifo_depth_gt1_gen.mOutPtr_reg[3]_0 ;
  output [2:0]\fifo_srl_gen.raddr_reg[3] ;
  output [0:0]\fifo_srl_gen.raddr_reg[3]_0 ;
  output dout_vld_reg;
  output dout_vld_reg_0;
  input we;
  input ost_ctrl_info;
  input [3:0]Q;
  input ap_clk;
  input [0:0]SR;
  input [4:0]\fifo_depth_gt1_gen.mOutPtr_reg[4] ;
  input ost_resp_ready;
  input \fifo_depth_gt1_gen.mOutPtr_reg[0] ;
  input if_full_n_0;
  input AWREADY_Dummy_1;
  input AWVALID_Dummy;
  input \fifo_depth_gt1_gen.full_n_reg ;
  input dout_vld_reg_1;
  input \fifo_srl_gen.raddr_reg[0] ;
  input [0:0]dout_vld_reg_2;
  input wrsp_type;
  input ursp_ready;
  input need_wrsp;

  wire AWREADY_Dummy_1;
  wire AWVALID_Dummy;
  wire [3:0]D;
  wire [0:0]E;
  wire [3:0]Q;
  wire [0:0]SR;
  wire ap_clk;
  wire dout_vld_reg;
  wire dout_vld_reg_0;
  wire dout_vld_reg_1;
  wire [0:0]dout_vld_reg_2;
  wire \fifo_depth_gt1_gen.dout_reg[0]_0 ;
  wire \fifo_depth_gt1_gen.empty_n_i_3__2_n_0 ;
  wire \fifo_depth_gt1_gen.full_n_reg ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg[0] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg[3] ;
  wire \fifo_depth_gt1_gen.mOutPtr_reg[3]_0 ;
  wire [4:0]\fifo_depth_gt1_gen.mOutPtr_reg[4] ;
  wire \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ;
  wire \fifo_srl_gen.raddr_reg[0] ;
  wire [2:0]\fifo_srl_gen.raddr_reg[3] ;
  wire [0:0]\fifo_srl_gen.raddr_reg[3]_0 ;
  wire if_full_n_0;
  wire need_wrsp;
  wire ost_ctrl_info;
  wire ost_resp_ready;
  wire re;
  wire ursp_ready;
  wire we;
  wire wrsp_type;

  LUT6 #(
    .INIT(64'hFFFFFFFF0888AAAA)) 
    dout_vld_i_1__12
       (.I0(need_wrsp),
        .I1(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .I2(ursp_ready),
        .I3(wrsp_type),
        .I4(dout_vld_reg_2),
        .I5(dout_vld_reg_1),
        .O(dout_vld_reg_0));
  LUT6 #(
    .INIT(64'h80008888AAAAAAAA)) 
    \fifo_depth_gt1_gen.dout[0]_i_1__1 
       (.I0(dout_vld_reg_1),
        .I1(dout_vld_reg_2),
        .I2(wrsp_type),
        .I3(ursp_ready),
        .I4(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .I5(need_wrsp),
        .O(re));
  FDRE \fifo_depth_gt1_gen.dout_reg[0] 
       (.C(ap_clk),
        .CE(re),
        .D(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ),
        .Q(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .R(SR));
  LUT6 #(
    .INIT(64'h7FFF7F7F80008080)) 
    \fifo_depth_gt1_gen.empty_n_i_1__10 
       (.I0(ost_resp_ready),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg[0] ),
        .I2(if_full_n_0),
        .I3(AWREADY_Dummy_1),
        .I4(AWVALID_Dummy),
        .I5(re),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFFFFFF)) 
    \fifo_depth_gt1_gen.empty_n_i_2__4 
       (.I0(\fifo_depth_gt1_gen.empty_n_i_3__2_n_0 ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg[4] [3]),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg[4] [1]),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg[4] [2]),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg[4] [4]),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg[4] [0]),
        .O(\fifo_depth_gt1_gen.mOutPtr_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h0000000080008080)) 
    \fifo_depth_gt1_gen.empty_n_i_3__2 
       (.I0(ost_resp_ready),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg[0] ),
        .I2(if_full_n_0),
        .I3(AWREADY_Dummy_1),
        .I4(AWVALID_Dummy),
        .I5(re),
        .O(\fifo_depth_gt1_gen.empty_n_i_3__2_n_0 ));
  LUT3 #(
    .INIT(8'h34)) 
    \fifo_depth_gt1_gen.full_n_i_1__8 
       (.I0(\fifo_depth_gt1_gen.full_n_reg ),
        .I1(we),
        .I2(re),
        .O(\fifo_depth_gt1_gen.mOutPtr_reg[3] ));
  LUT3 #(
    .INIT(8'h69)) 
    \fifo_depth_gt1_gen.mOutPtr[1]_i_1__8 
       (.I0(\fifo_depth_gt1_gen.empty_n_i_3__2_n_0 ),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg[4] [0]),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg[4] [1]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h6AA9)) 
    \fifo_depth_gt1_gen.mOutPtr[2]_i_1__10 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg[4] [2]),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg[4] [0]),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg[4] [1]),
        .I3(\fifo_depth_gt1_gen.empty_n_i_3__2_n_0 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT5 #(
    .INIT(32'h6AAAAAA9)) 
    \fifo_depth_gt1_gen.mOutPtr[3]_i_1__10 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg[4] [3]),
        .I1(\fifo_depth_gt1_gen.mOutPtr_reg[4] [1]),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg[4] [0]),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg[4] [2]),
        .I4(\fifo_depth_gt1_gen.empty_n_i_3__2_n_0 ),
        .O(D[2]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \fifo_depth_gt1_gen.mOutPtr[4]_i_1__7 
       (.I0(\fifo_depth_gt1_gen.mOutPtr_reg[4] [4]),
        .I1(\fifo_depth_gt1_gen.empty_n_i_3__2_n_0 ),
        .I2(\fifo_depth_gt1_gen.mOutPtr_reg[4] [2]),
        .I3(\fifo_depth_gt1_gen.mOutPtr_reg[4] [0]),
        .I4(\fifo_depth_gt1_gen.mOutPtr_reg[4] [1]),
        .I5(\fifo_depth_gt1_gen.mOutPtr_reg[4] [3]),
        .O(D[3]));
  (* srl_bus_name = "U0/\\gmem1_m_axi_U/bus_write/fifo_resp/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14] " *) 
  (* srl_name = "U0/\\gmem1_m_axi_U/bus_write/fifo_resp/fifo_srl_gen.U_ffo_srl/fifo_depth_gt1_gen.mem_reg[14][0]_srl15 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(Q[2]),
        .A3(Q[3]),
        .CE(we),
        .CLK(ap_clk),
        .D(ost_ctrl_info),
        .Q(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'h7887)) 
    \fifo_srl_gen.raddr[1]_i_1__4 
       (.I0(\fifo_depth_gt1_gen.empty_n_i_3__2_n_0 ),
        .I1(dout_vld_reg_1),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(\fifo_srl_gen.raddr_reg[3] [0]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT5 #(
    .INIT(32'h7F80EA15)) 
    \fifo_srl_gen.raddr[2]_i_1__4 
       (.I0(Q[0]),
        .I1(dout_vld_reg_1),
        .I2(\fifo_depth_gt1_gen.empty_n_i_3__2_n_0 ),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(\fifo_srl_gen.raddr_reg[3] [1]));
  LUT6 #(
    .INIT(64'h00FDFF0000FD0000)) 
    \fifo_srl_gen.raddr[3]_i_1__4 
       (.I0(\fifo_srl_gen.raddr_reg[0] ),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(we),
        .I4(re),
        .I5(dout_vld_reg_1),
        .O(\fifo_srl_gen.raddr_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAA9A9A9)) 
    \fifo_srl_gen.raddr[3]_i_2__4 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(dout_vld_reg_1),
        .I4(\fifo_depth_gt1_gen.empty_n_i_3__2_n_0 ),
        .I5(Q[2]),
        .O(\fifo_srl_gen.raddr_reg[3] [2]));
  LUT4 #(
    .INIT(16'h5DDD)) 
    s_ready_t_i_2
       (.I0(need_wrsp),
        .I1(\fifo_depth_gt1_gen.dout_reg[0]_0 ),
        .I2(ursp_ready),
        .I3(wrsp_type),
        .O(dout_vld_reg));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_store
   (if_full_n,
    wrsp_type,
    ursp_ready,
    \bus_wide_gen.data_gen[3].strb_buf_reg[3]_0 ,
    \bus_wide_gen.first_pad ,
    tmp_valid_reg_0,
    WVALID_Dummy,
    \bus_wide_gen.offset_valid_reg_0 ,
    \trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[1] ,
    \first_iter_0_reg_476_reg[0] ,
    ap_enable_reg_pp0_iter17_reg,
    \trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[1]_0 ,
    \trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1] ,
    \trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1]_0 ,
    \trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1]_1 ,
    ap_enable_reg_pp0_iter13_reg,
    \trunc_ln31_1_reg_1172_reg[1]__0 ,
    \trunc_ln31_1_reg_1172_reg[1]__0_0 ,
    ap_loop_exit_ready_pp0_iter26_reg_reg__0,
    int_ap_start_reg,
    ap_enable_reg_pp0_iter1_reg,
    ap_enable_reg_pp0_iter1_reg_0,
    \and_ln40_reg_1145_pp0_iter16_reg_reg[0] ,
    \trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[1]_1 ,
    \trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[0] ,
    ap_enable_reg_pp0_iter17_reg_0,
    ap_enable_reg_pp0_iter16_reg,
    \trunc_ln31_1_reg_1172_pp0_iter15_reg_reg[1] ,
    \and_ln40_reg_1145_pp0_iter15_reg_reg[0] ,
    ap_enable_reg_pp0_iter16_reg_0,
    \and_ln40_reg_1145_pp0_iter13_reg_reg[0] ,
    \and_ln40_reg_1145_pp0_iter13_reg_reg[0]_0 ,
    \and_ln40_reg_1145_pp0_iter13_reg_reg[0]_1 ,
    \and_ln40_reg_1145_pp0_iter14_reg_reg[0] ,
    ap_enable_reg_pp0_iter15_reg,
    ap_enable_reg_pp0_iter13_reg_0,
    ap_enable_reg_pp0_iter13_reg_1,
    \col9_fu_152_reg[2] ,
    ap_enable_reg_pp0_iter2_reg,
    \trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1]_2 ,
    \trunc_ln31_1_reg_1172_reg[1]__0_1 ,
    load_p2,
    \bus_wide_gen.first_pad_reg_0 ,
    \col9_fu_152_reg[7] ,
    ap_enable_reg_pp0_iter15_reg_0,
    ap_enable_reg_pp0_iter15_reg_1,
    ap_enable_reg_pp0_iter15_reg_2,
    \trunc_ln31_1_reg_1172_reg[0]__0 ,
    ap_enable_reg_pp0_iter13_reg_2,
    ap_enable_reg_pp0_iter13_reg_3,
    ap_enable_reg_pp0_iter17_reg_1,
    ap_enable_reg_pp0_iter17_reg_2,
    ap_enable_reg_pp0_iter17_reg_3,
    p_0_in26_in,
    \bus_wide_gen.offset_pack_reg_reg[32]_0 ,
    \tmp_len_reg[17]_0 ,
    \tmp_addr_reg[63]_0 ,
    D,
    ap_clk,
    \fifo_depth_gt1_gen.full_n_reg ,
    E,
    \bus_wide_gen.data_gen[2].data_buf_reg[23]_0 ,
    \bus_wide_gen.data_gen[3].data_buf_reg[31]_0 ,
    \bus_wide_gen.data_valid_reg_0 ,
    ram_reg_0_15_0_0__6,
    ram_reg_0_15_0_0__6_0,
    Q,
    ap_enable_reg_pp0_iter17,
    ram_reg_0_15_0_0__6_1,
    ram_reg_0_15_0_0__6_2,
    ram_reg_0_15_0_0__6_3,
    ram_reg_0_15_0_0__6_4,
    ram_reg_0_15_0_0__6_5,
    ram_reg_0_31_0_0__5,
    \q0_reg[7] ,
    ap_enable_reg_pp0_iter15,
    ram_reg_0_15_0_0__6_6,
    ram_reg_0_31_0_0__5_0,
    ram_reg_0_15_0_0__6_7,
    ram_reg_0_31_0_0__5_1,
    ram_reg_0_15_0_0__6_8,
    ram_reg_0_31_0_0__5_2,
    ap_enable_reg_pp0_iter13,
    trunc_ln31_1_reg_1172,
    ram_reg_0_15_0_0__6_9,
    ram_reg_0_31_0_0__5_3,
    address0,
    ap_loop_exit_ready_pp0_iter26_reg,
    ap_loop_exit_ready_pp0_iter27_reg,
    ap_start,
    rewind_ap_ready_reg,
    ap_enable_reg_pp0_iter1,
    icmp_ln30_reg_1119,
    ap_loop_init,
    \first_iter_0_reg_476_reg[0]_0 ,
    and_ln40_reg_1145_pp0_iter16_reg,
    ap_enable_reg_pp0_iter16,
    \reg_519_reg[0] ,
    and_ln40_reg_1145_pp0_iter15_reg,
    and_ln40_reg_1145_pp0_iter13_reg,
    ap_enable_reg_pp0_iter14,
    \reg_499_reg[0] ,
    and_ln40_reg_1145_pp0_iter14_reg,
    and_ln40_reg_1145_pp0_iter12_reg,
    I_CH0_ARREADY,
    and_ln40_reg_1145_pp0_iter21_reg,
    ap_enable_reg_pp0_iter22,
    ap_enable_reg_pp0_iter27,
    icmp_ln30_reg_1119_pp0_iter26_reg,
    ap_enable_reg_pp0_iter21,
    first_iter_0_reg_476_pp0_iter20_reg,
    ap_enable_reg_pp0_iter9,
    I_CH0_RVALID,
    \icmp_ln31_reg_1149_reg[0] ,
    ap_enable_reg_pp0_iter2,
    icmp_ln30_reg_1119_pp0_iter1_reg,
    ap_loop_init_pp0_iter1_reg,
    icmp_ln31_reg_1149,
    AWREADY_Dummy,
    \fifo_mem_gen.raddr_reg[5] ,
    ap_rst_n,
    ram_reg_0_31_0_0__5_4,
    \bus_wide_gen.len_cnt_buf_reg[29]_0 ,
    \fifo_depth_gt1_gen.mOutPtr_reg[0] ,
    last_resp,
    in,
    mem_reg);
  output if_full_n;
  output wrsp_type;
  output ursp_ready;
  output [3:0]\bus_wide_gen.data_gen[3].strb_buf_reg[3]_0 ;
  output \bus_wide_gen.first_pad ;
  output tmp_valid_reg_0;
  output WVALID_Dummy;
  output \bus_wide_gen.offset_valid_reg_0 ;
  output \trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[1] ;
  output \first_iter_0_reg_476_reg[0] ;
  output ap_enable_reg_pp0_iter17_reg;
  output \trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[1]_0 ;
  output \trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1] ;
  output \trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1]_0 ;
  output \trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1]_1 ;
  output ap_enable_reg_pp0_iter13_reg;
  output \trunc_ln31_1_reg_1172_reg[1]__0 ;
  output \trunc_ln31_1_reg_1172_reg[1]__0_0 ;
  output ap_loop_exit_ready_pp0_iter26_reg_reg__0;
  output [0:0]int_ap_start_reg;
  output ap_enable_reg_pp0_iter1_reg;
  output [0:0]ap_enable_reg_pp0_iter1_reg_0;
  output [0:0]\and_ln40_reg_1145_pp0_iter16_reg_reg[0] ;
  output [0:0]\trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[1]_1 ;
  output [0:0]\trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[0] ;
  output [0:0]ap_enable_reg_pp0_iter17_reg_0;
  output [0:0]ap_enable_reg_pp0_iter16_reg;
  output [0:0]\trunc_ln31_1_reg_1172_pp0_iter15_reg_reg[1] ;
  output [0:0]\and_ln40_reg_1145_pp0_iter15_reg_reg[0] ;
  output [0:0]ap_enable_reg_pp0_iter16_reg_0;
  output [0:0]\and_ln40_reg_1145_pp0_iter13_reg_reg[0] ;
  output [0:0]\and_ln40_reg_1145_pp0_iter13_reg_reg[0]_0 ;
  output [0:0]\and_ln40_reg_1145_pp0_iter13_reg_reg[0]_1 ;
  output [0:0]\and_ln40_reg_1145_pp0_iter14_reg_reg[0] ;
  output [0:0]ap_enable_reg_pp0_iter15_reg;
  output [0:0]ap_enable_reg_pp0_iter13_reg_0;
  output [0:0]ap_enable_reg_pp0_iter13_reg_1;
  output \col9_fu_152_reg[2] ;
  output ap_enable_reg_pp0_iter2_reg;
  output [0:0]\trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1]_2 ;
  output [0:0]\trunc_ln31_1_reg_1172_reg[1]__0_1 ;
  output load_p2;
  output \bus_wide_gen.first_pad_reg_0 ;
  output \col9_fu_152_reg[7] ;
  output ap_enable_reg_pp0_iter15_reg_0;
  output ap_enable_reg_pp0_iter15_reg_1;
  output ap_enable_reg_pp0_iter15_reg_2;
  output \trunc_ln31_1_reg_1172_reg[0]__0 ;
  output ap_enable_reg_pp0_iter13_reg_2;
  output ap_enable_reg_pp0_iter13_reg_3;
  output ap_enable_reg_pp0_iter17_reg_1;
  output ap_enable_reg_pp0_iter17_reg_2;
  output ap_enable_reg_pp0_iter17_reg_3;
  output p_0_in26_in;
  output \bus_wide_gen.offset_pack_reg_reg[32]_0 ;
  output [7:0]\tmp_len_reg[17]_0 ;
  output [63:0]\tmp_addr_reg[63]_0 ;
  output [31:0]D;
  input ap_clk;
  input \fifo_depth_gt1_gen.full_n_reg ;
  input [0:0]E;
  input [0:0]\bus_wide_gen.data_gen[2].data_buf_reg[23]_0 ;
  input [0:0]\bus_wide_gen.data_gen[3].data_buf_reg[31]_0 ;
  input \bus_wide_gen.data_valid_reg_0 ;
  input ram_reg_0_15_0_0__6;
  input ram_reg_0_15_0_0__6_0;
  input [1:0]Q;
  input ap_enable_reg_pp0_iter17;
  input ram_reg_0_15_0_0__6_1;
  input ram_reg_0_15_0_0__6_2;
  input ram_reg_0_15_0_0__6_3;
  input ram_reg_0_15_0_0__6_4;
  input ram_reg_0_15_0_0__6_5;
  input ram_reg_0_31_0_0__5;
  input [1:0]\q0_reg[7] ;
  input ap_enable_reg_pp0_iter15;
  input ram_reg_0_15_0_0__6_6;
  input ram_reg_0_31_0_0__5_0;
  input ram_reg_0_15_0_0__6_7;
  input ram_reg_0_31_0_0__5_1;
  input ram_reg_0_15_0_0__6_8;
  input ram_reg_0_31_0_0__5_2;
  input ap_enable_reg_pp0_iter13;
  input [1:0]trunc_ln31_1_reg_1172;
  input ram_reg_0_15_0_0__6_9;
  input ram_reg_0_31_0_0__5_3;
  input [1:0]address0;
  input ap_loop_exit_ready_pp0_iter26_reg;
  input ap_loop_exit_ready_pp0_iter27_reg;
  input ap_start;
  input rewind_ap_ready_reg;
  input ap_enable_reg_pp0_iter1;
  input icmp_ln30_reg_1119;
  input ap_loop_init;
  input \first_iter_0_reg_476_reg[0]_0 ;
  input and_ln40_reg_1145_pp0_iter16_reg;
  input ap_enable_reg_pp0_iter16;
  input [1:0]\reg_519_reg[0] ;
  input and_ln40_reg_1145_pp0_iter15_reg;
  input and_ln40_reg_1145_pp0_iter13_reg;
  input ap_enable_reg_pp0_iter14;
  input [1:0]\reg_499_reg[0] ;
  input and_ln40_reg_1145_pp0_iter14_reg;
  input and_ln40_reg_1145_pp0_iter12_reg;
  input I_CH0_ARREADY;
  input and_ln40_reg_1145_pp0_iter21_reg;
  input ap_enable_reg_pp0_iter22;
  input ap_enable_reg_pp0_iter27;
  input icmp_ln30_reg_1119_pp0_iter26_reg;
  input ap_enable_reg_pp0_iter21;
  input first_iter_0_reg_476_pp0_iter20_reg;
  input ap_enable_reg_pp0_iter9;
  input I_CH0_RVALID;
  input [7:0]\icmp_ln31_reg_1149_reg[0] ;
  input ap_enable_reg_pp0_iter2;
  input icmp_ln30_reg_1119_pp0_iter1_reg;
  input ap_loop_init_pp0_iter1_reg;
  input icmp_ln31_reg_1149;
  input AWREADY_Dummy;
  input \fifo_mem_gen.raddr_reg[5] ;
  input ap_rst_n;
  input [0:0]ram_reg_0_31_0_0__5_4;
  input \bus_wide_gen.len_cnt_buf_reg[29]_0 ;
  input [0:0]\fifo_depth_gt1_gen.mOutPtr_reg[0] ;
  input last_resp;
  input [63:0]in;
  input [7:0]mem_reg;

  wire AWREADY_Dummy;
  wire [31:0]D;
  wire [0:0]E;
  wire I_CH0_ARREADY;
  wire I_CH0_BVALID;
  wire I_CH0_RVALID;
  wire I_CH0_WREADY;
  wire [1:0]Q;
  wire [13:2]SHIFT_LEFT9;
  wire WVALID_Dummy;
  wire [1:0]address0;
  wire and_ln40_reg_1145_pp0_iter12_reg;
  wire and_ln40_reg_1145_pp0_iter13_reg;
  wire [0:0]\and_ln40_reg_1145_pp0_iter13_reg_reg[0] ;
  wire [0:0]\and_ln40_reg_1145_pp0_iter13_reg_reg[0]_0 ;
  wire [0:0]\and_ln40_reg_1145_pp0_iter13_reg_reg[0]_1 ;
  wire and_ln40_reg_1145_pp0_iter14_reg;
  wire [0:0]\and_ln40_reg_1145_pp0_iter14_reg_reg[0] ;
  wire and_ln40_reg_1145_pp0_iter15_reg;
  wire [0:0]\and_ln40_reg_1145_pp0_iter15_reg_reg[0] ;
  wire and_ln40_reg_1145_pp0_iter16_reg;
  wire [0:0]\and_ln40_reg_1145_pp0_iter16_reg_reg[0] ;
  wire and_ln40_reg_1145_pp0_iter21_reg;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter1;
  wire ap_enable_reg_pp0_iter13;
  wire ap_enable_reg_pp0_iter13_reg;
  wire [0:0]ap_enable_reg_pp0_iter13_reg_0;
  wire [0:0]ap_enable_reg_pp0_iter13_reg_1;
  wire ap_enable_reg_pp0_iter13_reg_2;
  wire ap_enable_reg_pp0_iter13_reg_3;
  wire ap_enable_reg_pp0_iter14;
  wire ap_enable_reg_pp0_iter15;
  wire [0:0]ap_enable_reg_pp0_iter15_reg;
  wire ap_enable_reg_pp0_iter15_reg_0;
  wire ap_enable_reg_pp0_iter15_reg_1;
  wire ap_enable_reg_pp0_iter15_reg_2;
  wire ap_enable_reg_pp0_iter16;
  wire [0:0]ap_enable_reg_pp0_iter16_reg;
  wire [0:0]ap_enable_reg_pp0_iter16_reg_0;
  wire ap_enable_reg_pp0_iter17;
  wire ap_enable_reg_pp0_iter17_reg;
  wire [0:0]ap_enable_reg_pp0_iter17_reg_0;
  wire ap_enable_reg_pp0_iter17_reg_1;
  wire ap_enable_reg_pp0_iter17_reg_2;
  wire ap_enable_reg_pp0_iter17_reg_3;
  wire ap_enable_reg_pp0_iter1_reg;
  wire [0:0]ap_enable_reg_pp0_iter1_reg_0;
  wire ap_enable_reg_pp0_iter2;
  wire ap_enable_reg_pp0_iter21;
  wire ap_enable_reg_pp0_iter22;
  wire ap_enable_reg_pp0_iter27;
  wire ap_enable_reg_pp0_iter2_reg;
  wire ap_enable_reg_pp0_iter9;
  wire ap_loop_exit_ready_pp0_iter26_reg;
  wire ap_loop_exit_ready_pp0_iter26_reg_reg__0;
  wire ap_loop_exit_ready_pp0_iter27_reg;
  wire ap_loop_init;
  wire ap_loop_init_pp0_iter1_reg;
  wire ap_rst_n;
  wire ap_start;
  wire buff_wdata_n_1;
  wire buff_wdata_n_10;
  wire buff_wdata_n_11;
  wire buff_wdata_n_12;
  wire buff_wdata_n_13;
  wire buff_wdata_n_7;
  wire buff_wdata_n_8;
  wire buff_wdata_n_9;
  wire \bus_wide_gen.data_buf049_out ;
  wire \bus_wide_gen.data_gen[0].data_buf[7]_i_1_n_0 ;
  wire \bus_wide_gen.data_gen[1].data_buf[15]_i_1_n_0 ;
  wire \bus_wide_gen.data_gen[1].data_buf[15]_i_3_n_0 ;
  wire \bus_wide_gen.data_gen[2].data_buf[23]_i_1_n_0 ;
  wire [0:0]\bus_wide_gen.data_gen[2].data_buf_reg[23]_0 ;
  wire \bus_wide_gen.data_gen[3].data_buf[31]_i_1_n_0 ;
  wire [0:0]\bus_wide_gen.data_gen[3].data_buf_reg[31]_0 ;
  wire [3:0]\bus_wide_gen.data_gen[3].strb_buf_reg[3]_0 ;
  wire \bus_wide_gen.data_valid_reg_0 ;
  wire \bus_wide_gen.first_beat_set_reg_n_0 ;
  wire \bus_wide_gen.first_pad ;
  wire \bus_wide_gen.first_pad_reg_0 ;
  wire \bus_wide_gen.first_pad_reg_n_0 ;
  wire [1:0]\bus_wide_gen.head_offset ;
  wire \bus_wide_gen.last_beat_set ;
  wire \bus_wide_gen.last_beat_set_i_10_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_11_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_12_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_13_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_14_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_15_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_16_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_17_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_18_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_3_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_4_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_5_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_6_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_7_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_8_n_0 ;
  wire \bus_wide_gen.last_beat_set_i_9_n_0 ;
  wire \bus_wide_gen.last_beat_set_reg_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[0]_i_5_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[0]_i_6_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[0]_i_7_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[0]_i_8_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[12]_i_2_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[12]_i_3_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[12]_i_4_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[12]_i_5_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[16]_i_2_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[16]_i_3_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[16]_i_4_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[16]_i_5_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[20]_i_2_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[20]_i_3_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[20]_i_4_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[20]_i_5_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[24]_i_2_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[24]_i_3_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[24]_i_4_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[24]_i_5_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[28]_i_2_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[28]_i_3_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[4]_i_2_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[4]_i_3_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[4]_i_4_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[4]_i_5_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[8]_i_2_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[8]_i_3_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[8]_i_4_n_0 ;
  wire \bus_wide_gen.len_cnt_buf[8]_i_5_n_0 ;
  wire [29:0]\bus_wide_gen.len_cnt_buf_reg ;
  wire \bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_0 ;
  wire \bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_1 ;
  wire \bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_2 ;
  wire \bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_3 ;
  wire \bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_4 ;
  wire \bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_5 ;
  wire \bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_6 ;
  wire \bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_7 ;
  wire \bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_0 ;
  wire \bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_1 ;
  wire \bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_2 ;
  wire \bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_3 ;
  wire \bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_4 ;
  wire \bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_5 ;
  wire \bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_6 ;
  wire \bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_7 ;
  wire \bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_0 ;
  wire \bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_1 ;
  wire \bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_2 ;
  wire \bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_3 ;
  wire \bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_4 ;
  wire \bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_5 ;
  wire \bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_6 ;
  wire \bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_7 ;
  wire \bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_0 ;
  wire \bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_1 ;
  wire \bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_2 ;
  wire \bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_3 ;
  wire \bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_4 ;
  wire \bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_5 ;
  wire \bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_6 ;
  wire \bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_7 ;
  wire \bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_0 ;
  wire \bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_1 ;
  wire \bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_2 ;
  wire \bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_3 ;
  wire \bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_4 ;
  wire \bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_5 ;
  wire \bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_6 ;
  wire \bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_7 ;
  wire \bus_wide_gen.len_cnt_buf_reg[28]_i_1_n_3 ;
  wire \bus_wide_gen.len_cnt_buf_reg[28]_i_1_n_6 ;
  wire \bus_wide_gen.len_cnt_buf_reg[28]_i_1_n_7 ;
  wire \bus_wide_gen.len_cnt_buf_reg[29]_0 ;
  wire \bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_0 ;
  wire \bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_1 ;
  wire \bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_2 ;
  wire \bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_3 ;
  wire \bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_4 ;
  wire \bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_5 ;
  wire \bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_6 ;
  wire \bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_7 ;
  wire \bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_0 ;
  wire \bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_1 ;
  wire \bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_2 ;
  wire \bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_3 ;
  wire \bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_4 ;
  wire \bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_5 ;
  wire \bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_6 ;
  wire \bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_7 ;
  wire \bus_wide_gen.offset_empty_n ;
  wire \bus_wide_gen.offset_pack_reg_reg[32]_0 ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[0] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[10] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[11] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[12] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[13] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[14] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[15] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[16] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[17] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[18] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[19] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[1] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[20] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[21] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[22] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[23] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[24] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[25] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[26] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[27] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[28] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[29] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[2] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[3] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[4] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[5] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[6] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[7] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[8] ;
  wire \bus_wide_gen.offset_pack_reg_reg_n_0_[9] ;
  wire \bus_wide_gen.offset_valid_reg_0 ;
  wire \bus_wide_gen.pad_oh_reg_reg_n_0_[1] ;
  wire \bus_wide_gen.pad_oh_reg_reg_n_0_[2] ;
  wire \bus_wide_gen.pad_oh_reg_reg_n_0_[3] ;
  wire \bus_wide_gen.single_beat ;
  wire \bus_wide_gen.single_beat0 ;
  wire \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_2_n_0 ;
  wire \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_3_n_0 ;
  wire \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_4_n_0 ;
  wire \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_5_n_0 ;
  wire \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_6_n_0 ;
  wire \bus_wide_gen.single_beat_reg_n_0 ;
  wire \bus_wide_gen.wreq_offset_n_10 ;
  wire \bus_wide_gen.wreq_offset_n_11 ;
  wire \bus_wide_gen.wreq_offset_n_12 ;
  wire \bus_wide_gen.wreq_offset_n_13 ;
  wire \bus_wide_gen.wreq_offset_n_14 ;
  wire \bus_wide_gen.wreq_offset_n_15 ;
  wire \bus_wide_gen.wreq_offset_n_16 ;
  wire \bus_wide_gen.wreq_offset_n_17 ;
  wire \bus_wide_gen.wreq_offset_n_18 ;
  wire \bus_wide_gen.wreq_offset_n_19 ;
  wire \bus_wide_gen.wreq_offset_n_20 ;
  wire \bus_wide_gen.wreq_offset_n_21 ;
  wire \bus_wide_gen.wreq_offset_n_22 ;
  wire \bus_wide_gen.wreq_offset_n_23 ;
  wire \bus_wide_gen.wreq_offset_n_24 ;
  wire \bus_wide_gen.wreq_offset_n_25 ;
  wire \bus_wide_gen.wreq_offset_n_26 ;
  wire \bus_wide_gen.wreq_offset_n_27 ;
  wire \bus_wide_gen.wreq_offset_n_28 ;
  wire \bus_wide_gen.wreq_offset_n_29 ;
  wire \bus_wide_gen.wreq_offset_n_30 ;
  wire \bus_wide_gen.wreq_offset_n_31 ;
  wire \bus_wide_gen.wreq_offset_n_32 ;
  wire \bus_wide_gen.wreq_offset_n_33 ;
  wire \bus_wide_gen.wreq_offset_n_34 ;
  wire \bus_wide_gen.wreq_offset_n_35 ;
  wire \bus_wide_gen.wreq_offset_n_36 ;
  wire \bus_wide_gen.wreq_offset_n_37 ;
  wire \bus_wide_gen.wreq_offset_n_38 ;
  wire \bus_wide_gen.wreq_offset_n_39 ;
  wire \bus_wide_gen.wreq_offset_n_4 ;
  wire \bus_wide_gen.wreq_offset_n_40 ;
  wire \bus_wide_gen.wreq_offset_n_41 ;
  wire \bus_wide_gen.wreq_offset_n_42 ;
  wire \bus_wide_gen.wreq_offset_n_6 ;
  wire \bus_wide_gen.wreq_offset_n_7 ;
  wire \bus_wide_gen.wreq_offset_n_8 ;
  wire \bus_wide_gen.wreq_offset_n_9 ;
  wire \col9_fu_152_reg[2] ;
  wire \col9_fu_152_reg[7] ;
  wire [1:0]din;
  wire \fifo_depth_gt1_gen.full_n_reg ;
  wire [0:0]\fifo_depth_gt1_gen.mOutPtr_reg[0] ;
  wire \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_3_n_0 ;
  wire \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_4_n_0 ;
  wire \fifo_mem_gen.raddr_reg[5] ;
  wire fifo_wreq_n_100;
  wire fifo_wreq_n_101;
  wire fifo_wreq_n_102;
  wire fifo_wreq_n_103;
  wire fifo_wreq_n_104;
  wire fifo_wreq_n_105;
  wire fifo_wreq_n_106;
  wire fifo_wreq_n_107;
  wire fifo_wreq_n_108;
  wire fifo_wreq_n_109;
  wire fifo_wreq_n_110;
  wire fifo_wreq_n_111;
  wire fifo_wreq_n_112;
  wire fifo_wreq_n_113;
  wire fifo_wreq_n_114;
  wire fifo_wreq_n_115;
  wire fifo_wreq_n_116;
  wire fifo_wreq_n_117;
  wire fifo_wreq_n_118;
  wire fifo_wreq_n_119;
  wire fifo_wreq_n_120;
  wire fifo_wreq_n_121;
  wire fifo_wreq_n_122;
  wire fifo_wreq_n_45;
  wire fifo_wreq_n_52;
  wire fifo_wreq_n_53;
  wire fifo_wreq_n_54;
  wire fifo_wreq_n_55;
  wire fifo_wreq_n_56;
  wire fifo_wreq_n_57;
  wire fifo_wreq_n_58;
  wire fifo_wreq_n_59;
  wire fifo_wreq_n_60;
  wire fifo_wreq_n_61;
  wire fifo_wreq_n_62;
  wire fifo_wreq_n_63;
  wire fifo_wreq_n_64;
  wire fifo_wreq_n_65;
  wire fifo_wreq_n_66;
  wire fifo_wreq_n_67;
  wire fifo_wreq_n_68;
  wire fifo_wreq_n_69;
  wire fifo_wreq_n_70;
  wire fifo_wreq_n_71;
  wire fifo_wreq_n_72;
  wire fifo_wreq_n_73;
  wire fifo_wreq_n_74;
  wire fifo_wreq_n_75;
  wire fifo_wreq_n_76;
  wire fifo_wreq_n_77;
  wire fifo_wreq_n_78;
  wire fifo_wreq_n_79;
  wire fifo_wreq_n_80;
  wire fifo_wreq_n_81;
  wire fifo_wreq_n_82;
  wire fifo_wreq_n_83;
  wire fifo_wreq_n_84;
  wire fifo_wreq_n_85;
  wire fifo_wreq_n_86;
  wire fifo_wreq_n_87;
  wire fifo_wreq_n_88;
  wire fifo_wreq_n_89;
  wire fifo_wreq_n_90;
  wire fifo_wreq_n_91;
  wire fifo_wreq_n_92;
  wire fifo_wreq_n_93;
  wire fifo_wreq_n_94;
  wire fifo_wreq_n_95;
  wire fifo_wreq_n_96;
  wire fifo_wreq_n_97;
  wire fifo_wreq_n_98;
  wire fifo_wreq_n_99;
  wire first_iter_0_reg_476_pp0_iter20_reg;
  wire \first_iter_0_reg_476_reg[0] ;
  wire \first_iter_0_reg_476_reg[0]_0 ;
  wire icmp_ln30_reg_1119;
  wire icmp_ln30_reg_1119_pp0_iter1_reg;
  wire icmp_ln30_reg_1119_pp0_iter26_reg;
  wire icmp_ln31_reg_1149;
  wire [7:0]\icmp_ln31_reg_1149_reg[0] ;
  wire if_empty_n;
  wire if_full_n;
  wire [63:0]in;
  wire [0:0]int_ap_start_reg;
  wire last_resp;
  wire load_p2;
  wire [7:0]mem_reg;
  wire minusOp_carry__0_n_3;
  wire minusOp_carry__0_n_6;
  wire minusOp_carry__0_n_7;
  wire minusOp_carry_n_0;
  wire minusOp_carry_n_1;
  wire minusOp_carry_n_2;
  wire minusOp_carry_n_3;
  wire minusOp_carry_n_4;
  wire minusOp_carry_n_5;
  wire minusOp_carry_n_6;
  wire minusOp_carry_n_7;
  wire p_0_in26_in;
  wire [1:0]\q0_reg[7] ;
  wire ram_reg_0_15_0_0__6;
  wire ram_reg_0_15_0_0__6_0;
  wire ram_reg_0_15_0_0__6_1;
  wire ram_reg_0_15_0_0__6_2;
  wire ram_reg_0_15_0_0__6_3;
  wire ram_reg_0_15_0_0__6_4;
  wire ram_reg_0_15_0_0__6_5;
  wire ram_reg_0_15_0_0__6_6;
  wire ram_reg_0_15_0_0__6_7;
  wire ram_reg_0_15_0_0__6_8;
  wire ram_reg_0_15_0_0__6_9;
  wire ram_reg_0_31_0_0__5;
  wire ram_reg_0_31_0_0__5_0;
  wire ram_reg_0_31_0_0__5_1;
  wire ram_reg_0_31_0_0__5_2;
  wire ram_reg_0_31_0_0__5_3;
  wire [0:0]ram_reg_0_31_0_0__5_4;
  wire [1:0]\reg_499_reg[0] ;
  wire [1:0]\reg_519_reg[0] ;
  wire rewind_ap_ready_reg;
  wire [63:0]\tmp_addr_reg[63]_0 ;
  wire [7:0]\tmp_len_reg[17]_0 ;
  wire tmp_valid_reg_0;
  wire [1:0]trunc_ln31_1_reg_1172;
  wire \trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1] ;
  wire \trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1]_0 ;
  wire \trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1]_1 ;
  wire [0:0]\trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1]_2 ;
  wire [0:0]\trunc_ln31_1_reg_1172_pp0_iter15_reg_reg[1] ;
  wire [0:0]\trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[0] ;
  wire \trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[1] ;
  wire \trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[1]_0 ;
  wire [0:0]\trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[1]_1 ;
  wire \trunc_ln31_1_reg_1172_reg[0]__0 ;
  wire \trunc_ln31_1_reg_1172_reg[1]__0 ;
  wire \trunc_ln31_1_reg_1172_reg[1]__0_0 ;
  wire [0:0]\trunc_ln31_1_reg_1172_reg[1]__0_1 ;
  wire ursp_ready;
  wire [8:0]wdata_pack;
  wire we;
  wire we_0;
  wire wrsp_ready;
  wire wrsp_type;
  wire wrsp_valid;
  wire [3:1]\NLW_bus_wide_gen.len_cnt_buf_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_bus_wide_gen.len_cnt_buf_reg[28]_i_1_O_UNCONNECTED ;
  wire [3:1]NLW_minusOp_carry__0_CO_UNCONNECTED;
  wire [3:2]NLW_minusOp_carry__0_O_UNCONNECTED;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_fifo__parameterized6 buff_wdata
       (.E(\bus_wide_gen.data_buf049_out ),
        .I_CH0_BVALID(I_CH0_BVALID),
        .I_CH0_WREADY(I_CH0_WREADY),
        .Q({\bus_wide_gen.head_offset ,din}),
        .and_ln40_reg_1145_pp0_iter21_reg(and_ln40_reg_1145_pp0_iter21_reg),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter22(ap_enable_reg_pp0_iter22),
        .ap_enable_reg_pp0_iter27(ap_enable_reg_pp0_iter27),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(buff_wdata_n_10),
        .\bus_wide_gen.data_gen[0].strb_buf_reg[0] (\bus_wide_gen.wreq_offset_n_8 ),
        .\bus_wide_gen.first_beat_set_reg (buff_wdata_n_9),
        .\bus_wide_gen.first_beat_set_reg_0 (\bus_wide_gen.first_beat_set_reg_n_0 ),
        .\bus_wide_gen.first_pad_reg (\bus_wide_gen.first_pad_reg_0 ),
        .\bus_wide_gen.first_pad_reg_0 (\bus_wide_gen.first_pad_reg_n_0 ),
        .\bus_wide_gen.last_beat_set (\bus_wide_gen.last_beat_set ),
        .\bus_wide_gen.len_cnt_buf_reg[29] (\bus_wide_gen.len_cnt_buf_reg[29]_0 ),
        .\bus_wide_gen.len_cnt_buf_reg[29]_0 (\bus_wide_gen.wreq_offset_n_6 ),
        .\bus_wide_gen.len_cnt_buf_reg[29]_1 (\bus_wide_gen.wreq_offset_n_7 ),
        .\bus_wide_gen.offset_empty_n (\bus_wide_gen.offset_empty_n ),
        .\bus_wide_gen.offset_pack_reg_reg[30] (\bus_wide_gen.first_pad ),
        .\bus_wide_gen.offset_pack_reg_reg[32] (\bus_wide_gen.offset_pack_reg_reg[32]_0 ),
        .\bus_wide_gen.offset_valid_reg (\bus_wide_gen.last_beat_set_reg_n_0 ),
        .\bus_wide_gen.offset_valid_reg_0 (\bus_wide_gen.single_beat_reg_n_0 ),
        .\bus_wide_gen.pad_oh_reg_reg[1] (\bus_wide_gen.pad_oh_reg_reg_n_0_[1] ),
        .\bus_wide_gen.pad_oh_reg_reg[2] (\bus_wide_gen.pad_oh_reg_reg_n_0_[2] ),
        .\bus_wide_gen.pad_oh_reg_reg[3] (\bus_wide_gen.pad_oh_reg_reg_n_0_[3] ),
        .\bus_wide_gen.single_beat_reg (buff_wdata_n_8),
        .dout(wdata_pack),
        .dout_vld_reg_0(buff_wdata_n_7),
        .dout_vld_reg_1(buff_wdata_n_11),
        .dout_vld_reg_2(buff_wdata_n_12),
        .dout_vld_reg_3(buff_wdata_n_13),
        .\fifo_depth_gt1_gen.full_n_reg_0 (buff_wdata_n_1),
        .\fifo_depth_gt1_gen.mOutPtr_reg[0]_0 (\first_iter_0_reg_476_reg[0] ),
        .\fifo_mem_gen.raddr_reg[5]_0 (\bus_wide_gen.offset_valid_reg_0 ),
        .\fifo_mem_gen.raddr_reg[5]_1 (\fifo_mem_gen.raddr_reg[5] ),
        .icmp_ln30_reg_1119_pp0_iter26_reg(icmp_ln30_reg_1119_pp0_iter26_reg),
        .mem_reg(\fifo_depth_gt1_gen.full_n_reg ),
        .mem_reg_0(mem_reg),
        .p_0_in26_in(p_0_in26_in),
        .we(we_0));
  LUT6 #(
    .INIT(64'h88800000FFFFFFFF)) 
    \bus_wide_gen.data_gen[0].data_buf[7]_i_1 
       (.I0(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I1(\bus_wide_gen.offset_valid_reg_0 ),
        .I2(\bus_wide_gen.head_offset [1]),
        .I3(\bus_wide_gen.head_offset [0]),
        .I4(\fifo_mem_gen.raddr_reg[5] ),
        .I5(ap_rst_n),
        .O(\bus_wide_gen.data_gen[0].data_buf[7]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf049_out ),
        .D(wdata_pack[0]),
        .Q(D[0]),
        .R(\bus_wide_gen.data_gen[0].data_buf[7]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf049_out ),
        .D(wdata_pack[1]),
        .Q(D[1]),
        .R(\bus_wide_gen.data_gen[0].data_buf[7]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf049_out ),
        .D(wdata_pack[2]),
        .Q(D[2]),
        .R(\bus_wide_gen.data_gen[0].data_buf[7]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf049_out ),
        .D(wdata_pack[3]),
        .Q(D[3]),
        .R(\bus_wide_gen.data_gen[0].data_buf[7]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf049_out ),
        .D(wdata_pack[4]),
        .Q(D[4]),
        .R(\bus_wide_gen.data_gen[0].data_buf[7]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf049_out ),
        .D(wdata_pack[5]),
        .Q(D[5]),
        .R(\bus_wide_gen.data_gen[0].data_buf[7]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf049_out ),
        .D(wdata_pack[6]),
        .Q(D[6]),
        .R(\bus_wide_gen.data_gen[0].data_buf[7]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[0].data_buf_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf049_out ),
        .D(wdata_pack[7]),
        .Q(D[7]),
        .R(\bus_wide_gen.data_gen[0].data_buf[7]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[0].strb_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_buf049_out ),
        .D(wdata_pack[8]),
        .Q(\bus_wide_gen.data_gen[3].strb_buf_reg[3]_0 [0]),
        .R(\bus_wide_gen.data_gen[0].data_buf[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hD5550000FFFFFFFF)) 
    \bus_wide_gen.data_gen[1].data_buf[15]_i_1 
       (.I0(\bus_wide_gen.data_gen[1].data_buf[15]_i_3_n_0 ),
        .I1(din[1]),
        .I2(din[0]),
        .I3(\bus_wide_gen.wreq_offset_n_4 ),
        .I4(\fifo_mem_gen.raddr_reg[5] ),
        .I5(ap_rst_n),
        .O(\bus_wide_gen.data_gen[1].data_buf[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \bus_wide_gen.data_gen[1].data_buf[15]_i_3 
       (.I0(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I1(\bus_wide_gen.offset_valid_reg_0 ),
        .I2(\bus_wide_gen.head_offset [1]),
        .O(\bus_wide_gen.data_gen[1].data_buf[15]_i_3_n_0 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[10] 
       (.C(ap_clk),
        .CE(E),
        .D(wdata_pack[2]),
        .Q(D[10]),
        .R(\bus_wide_gen.data_gen[1].data_buf[15]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[11] 
       (.C(ap_clk),
        .CE(E),
        .D(wdata_pack[3]),
        .Q(D[11]),
        .R(\bus_wide_gen.data_gen[1].data_buf[15]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[12] 
       (.C(ap_clk),
        .CE(E),
        .D(wdata_pack[4]),
        .Q(D[12]),
        .R(\bus_wide_gen.data_gen[1].data_buf[15]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[13] 
       (.C(ap_clk),
        .CE(E),
        .D(wdata_pack[5]),
        .Q(D[13]),
        .R(\bus_wide_gen.data_gen[1].data_buf[15]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[14] 
       (.C(ap_clk),
        .CE(E),
        .D(wdata_pack[6]),
        .Q(D[14]),
        .R(\bus_wide_gen.data_gen[1].data_buf[15]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[15] 
       (.C(ap_clk),
        .CE(E),
        .D(wdata_pack[7]),
        .Q(D[15]),
        .R(\bus_wide_gen.data_gen[1].data_buf[15]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[8] 
       (.C(ap_clk),
        .CE(E),
        .D(wdata_pack[0]),
        .Q(D[8]),
        .R(\bus_wide_gen.data_gen[1].data_buf[15]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[1].data_buf_reg[9] 
       (.C(ap_clk),
        .CE(E),
        .D(wdata_pack[1]),
        .Q(D[9]),
        .R(\bus_wide_gen.data_gen[1].data_buf[15]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[1].strb_buf_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(wdata_pack[8]),
        .Q(\bus_wide_gen.data_gen[3].strb_buf_reg[3]_0 [1]),
        .R(\bus_wide_gen.data_gen[1].data_buf[15]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF800FFFF)) 
    \bus_wide_gen.data_gen[2].data_buf[23]_i_1 
       (.I0(\bus_wide_gen.wreq_offset_n_4 ),
        .I1(din[1]),
        .I2(\bus_wide_gen.wreq_offset_n_7 ),
        .I3(\fifo_mem_gen.raddr_reg[5] ),
        .I4(ap_rst_n),
        .O(\bus_wide_gen.data_gen[2].data_buf[23]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[2].data_buf_reg[16] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[2].data_buf_reg[23]_0 ),
        .D(wdata_pack[0]),
        .Q(D[16]),
        .R(\bus_wide_gen.data_gen[2].data_buf[23]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[2].data_buf_reg[17] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[2].data_buf_reg[23]_0 ),
        .D(wdata_pack[1]),
        .Q(D[17]),
        .R(\bus_wide_gen.data_gen[2].data_buf[23]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[2].data_buf_reg[18] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[2].data_buf_reg[23]_0 ),
        .D(wdata_pack[2]),
        .Q(D[18]),
        .R(\bus_wide_gen.data_gen[2].data_buf[23]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[2].data_buf_reg[19] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[2].data_buf_reg[23]_0 ),
        .D(wdata_pack[3]),
        .Q(D[19]),
        .R(\bus_wide_gen.data_gen[2].data_buf[23]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[2].data_buf_reg[20] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[2].data_buf_reg[23]_0 ),
        .D(wdata_pack[4]),
        .Q(D[20]),
        .R(\bus_wide_gen.data_gen[2].data_buf[23]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[2].data_buf_reg[21] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[2].data_buf_reg[23]_0 ),
        .D(wdata_pack[5]),
        .Q(D[21]),
        .R(\bus_wide_gen.data_gen[2].data_buf[23]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[2].data_buf_reg[22] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[2].data_buf_reg[23]_0 ),
        .D(wdata_pack[6]),
        .Q(D[22]),
        .R(\bus_wide_gen.data_gen[2].data_buf[23]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[2].data_buf_reg[23] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[2].data_buf_reg[23]_0 ),
        .D(wdata_pack[7]),
        .Q(D[23]),
        .R(\bus_wide_gen.data_gen[2].data_buf[23]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[2].strb_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[2].data_buf_reg[23]_0 ),
        .D(wdata_pack[8]),
        .Q(\bus_wide_gen.data_gen[3].strb_buf_reg[3]_0 [2]),
        .R(\bus_wide_gen.data_gen[2].data_buf[23]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA800FFFF)) 
    \bus_wide_gen.data_gen[3].data_buf[31]_i_1 
       (.I0(\bus_wide_gen.wreq_offset_n_4 ),
        .I1(din[0]),
        .I2(din[1]),
        .I3(\fifo_mem_gen.raddr_reg[5] ),
        .I4(ap_rst_n),
        .O(\bus_wide_gen.data_gen[3].data_buf[31]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[3].data_buf_reg[24] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[3].data_buf_reg[31]_0 ),
        .D(wdata_pack[0]),
        .Q(D[24]),
        .R(\bus_wide_gen.data_gen[3].data_buf[31]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[3].data_buf_reg[25] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[3].data_buf_reg[31]_0 ),
        .D(wdata_pack[1]),
        .Q(D[25]),
        .R(\bus_wide_gen.data_gen[3].data_buf[31]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[3].data_buf_reg[26] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[3].data_buf_reg[31]_0 ),
        .D(wdata_pack[2]),
        .Q(D[26]),
        .R(\bus_wide_gen.data_gen[3].data_buf[31]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[3].data_buf_reg[27] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[3].data_buf_reg[31]_0 ),
        .D(wdata_pack[3]),
        .Q(D[27]),
        .R(\bus_wide_gen.data_gen[3].data_buf[31]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[3].data_buf_reg[28] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[3].data_buf_reg[31]_0 ),
        .D(wdata_pack[4]),
        .Q(D[28]),
        .R(\bus_wide_gen.data_gen[3].data_buf[31]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[3].data_buf_reg[29] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[3].data_buf_reg[31]_0 ),
        .D(wdata_pack[5]),
        .Q(D[29]),
        .R(\bus_wide_gen.data_gen[3].data_buf[31]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[3].data_buf_reg[30] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[3].data_buf_reg[31]_0 ),
        .D(wdata_pack[6]),
        .Q(D[30]),
        .R(\bus_wide_gen.data_gen[3].data_buf[31]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[3].data_buf_reg[31] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[3].data_buf_reg[31]_0 ),
        .D(wdata_pack[7]),
        .Q(D[31]),
        .R(\bus_wide_gen.data_gen[3].data_buf[31]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_gen[3].strb_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.data_gen[3].data_buf_reg[31]_0 ),
        .D(wdata_pack[8]),
        .Q(\bus_wide_gen.data_gen[3].strb_buf_reg[3]_0 [3]),
        .R(\bus_wide_gen.data_gen[3].data_buf[31]_i_1_n_0 ));
  FDRE \bus_wide_gen.data_valid_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\bus_wide_gen.data_valid_reg_0 ),
        .Q(WVALID_Dummy),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \bus_wide_gen.first_beat_set_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_wdata_n_9),
        .Q(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .R(1'b0));
  FDSE \bus_wide_gen.first_pad_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_wdata_n_7),
        .Q(\bus_wide_gen.first_pad_reg_n_0 ),
        .S(\fifo_depth_gt1_gen.full_n_reg ));
  LUT6 #(
    .INIT(64'hFAFFFFFFFACCCCCC)) 
    \bus_wide_gen.last_beat_set_i_10 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[3] ),
        .I1(\bus_wide_gen.len_cnt_buf_reg [3]),
        .I2(\bus_wide_gen.offset_pack_reg_reg_n_0_[15] ),
        .I3(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I4(\bus_wide_gen.offset_valid_reg_0 ),
        .I5(\bus_wide_gen.len_cnt_buf_reg [15]),
        .O(\bus_wide_gen.last_beat_set_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFAFFFFFFFACCCCCC)) 
    \bus_wide_gen.last_beat_set_i_11 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[8] ),
        .I1(\bus_wide_gen.len_cnt_buf_reg [8]),
        .I2(\bus_wide_gen.offset_pack_reg_reg_n_0_[28] ),
        .I3(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I4(\bus_wide_gen.offset_valid_reg_0 ),
        .I5(\bus_wide_gen.len_cnt_buf_reg [28]),
        .O(\bus_wide_gen.last_beat_set_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hFAFFFFFFFACCCCCC)) 
    \bus_wide_gen.last_beat_set_i_12 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[20] ),
        .I1(\bus_wide_gen.len_cnt_buf_reg [20]),
        .I2(\bus_wide_gen.offset_pack_reg_reg_n_0_[24] ),
        .I3(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I4(\bus_wide_gen.offset_valid_reg_0 ),
        .I5(\bus_wide_gen.len_cnt_buf_reg [24]),
        .O(\bus_wide_gen.last_beat_set_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hFAFFFFFFFACCCCCC)) 
    \bus_wide_gen.last_beat_set_i_13 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[21] ),
        .I1(\bus_wide_gen.len_cnt_buf_reg [21]),
        .I2(\bus_wide_gen.offset_pack_reg_reg_n_0_[29] ),
        .I3(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I4(\bus_wide_gen.offset_valid_reg_0 ),
        .I5(\bus_wide_gen.len_cnt_buf_reg [29]),
        .O(\bus_wide_gen.last_beat_set_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT4 #(
    .INIT(16'hEA2A)) 
    \bus_wide_gen.last_beat_set_i_14 
       (.I0(\bus_wide_gen.len_cnt_buf_reg [16]),
        .I1(\bus_wide_gen.offset_valid_reg_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.offset_pack_reg_reg_n_0_[16] ),
        .O(\bus_wide_gen.last_beat_set_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBBFCB8)) 
    \bus_wide_gen.last_beat_set_i_15 
       (.I0(\bus_wide_gen.len_cnt_buf_reg [17]),
        .I1(\bus_wide_gen.wreq_offset_n_8 ),
        .I2(\bus_wide_gen.offset_pack_reg_reg_n_0_[17] ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [4]),
        .I4(\bus_wide_gen.offset_pack_reg_reg_n_0_[4] ),
        .I5(\bus_wide_gen.last_beat_set_i_17_n_0 ),
        .O(\bus_wide_gen.last_beat_set_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBBFCB8)) 
    \bus_wide_gen.last_beat_set_i_16 
       (.I0(\bus_wide_gen.len_cnt_buf_reg [26]),
        .I1(\bus_wide_gen.wreq_offset_n_8 ),
        .I2(\bus_wide_gen.offset_pack_reg_reg_n_0_[26] ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [25]),
        .I4(\bus_wide_gen.offset_pack_reg_reg_n_0_[25] ),
        .I5(\bus_wide_gen.last_beat_set_i_18_n_0 ),
        .O(\bus_wide_gen.last_beat_set_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFAFFFFFFFACCCCCC)) 
    \bus_wide_gen.last_beat_set_i_17 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[1] ),
        .I1(\bus_wide_gen.len_cnt_buf_reg [1]),
        .I2(\bus_wide_gen.offset_pack_reg_reg_n_0_[6] ),
        .I3(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I4(\bus_wide_gen.offset_valid_reg_0 ),
        .I5(\bus_wide_gen.len_cnt_buf_reg [6]),
        .O(\bus_wide_gen.last_beat_set_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hFAFFFFFFFACCCCCC)) 
    \bus_wide_gen.last_beat_set_i_18 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[10] ),
        .I1(\bus_wide_gen.len_cnt_buf_reg [10]),
        .I2(\bus_wide_gen.offset_pack_reg_reg_n_0_[13] ),
        .I3(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I4(\bus_wide_gen.offset_valid_reg_0 ),
        .I5(\bus_wide_gen.len_cnt_buf_reg [13]),
        .O(\bus_wide_gen.last_beat_set_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \bus_wide_gen.last_beat_set_i_2 
       (.I0(\bus_wide_gen.last_beat_set_i_3_n_0 ),
        .I1(\bus_wide_gen.last_beat_set_i_4_n_0 ),
        .I2(\bus_wide_gen.last_beat_set_i_5_n_0 ),
        .I3(\bus_wide_gen.last_beat_set_i_6_n_0 ),
        .I4(\bus_wide_gen.last_beat_set_i_7_n_0 ),
        .I5(\bus_wide_gen.last_beat_set_i_8_n_0 ),
        .O(\bus_wide_gen.last_beat_set ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBBFCB8)) 
    \bus_wide_gen.last_beat_set_i_3 
       (.I0(\bus_wide_gen.len_cnt_buf_reg [5]),
        .I1(\bus_wide_gen.wreq_offset_n_8 ),
        .I2(\bus_wide_gen.offset_pack_reg_reg_n_0_[5] ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [2]),
        .I4(\bus_wide_gen.offset_pack_reg_reg_n_0_[2] ),
        .I5(\bus_wide_gen.last_beat_set_i_9_n_0 ),
        .O(\bus_wide_gen.last_beat_set_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBBFCB8)) 
    \bus_wide_gen.last_beat_set_i_4 
       (.I0(\bus_wide_gen.len_cnt_buf_reg [23]),
        .I1(\bus_wide_gen.wreq_offset_n_8 ),
        .I2(\bus_wide_gen.offset_pack_reg_reg_n_0_[23] ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [19]),
        .I4(\bus_wide_gen.offset_pack_reg_reg_n_0_[19] ),
        .I5(\bus_wide_gen.last_beat_set_i_10_n_0 ),
        .O(\bus_wide_gen.last_beat_set_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000440347)) 
    \bus_wide_gen.last_beat_set_i_5 
       (.I0(\bus_wide_gen.len_cnt_buf_reg [18]),
        .I1(\bus_wide_gen.wreq_offset_n_8 ),
        .I2(\bus_wide_gen.offset_pack_reg_reg_n_0_[18] ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [9]),
        .I4(\bus_wide_gen.offset_pack_reg_reg_n_0_[9] ),
        .I5(\bus_wide_gen.last_beat_set_i_11_n_0 ),
        .O(\bus_wide_gen.last_beat_set_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBBFCB8)) 
    \bus_wide_gen.last_beat_set_i_6 
       (.I0(\bus_wide_gen.len_cnt_buf_reg [27]),
        .I1(\bus_wide_gen.wreq_offset_n_8 ),
        .I2(\bus_wide_gen.offset_pack_reg_reg_n_0_[27] ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [22]),
        .I4(\bus_wide_gen.offset_pack_reg_reg_n_0_[22] ),
        .I5(\bus_wide_gen.last_beat_set_i_12_n_0 ),
        .O(\bus_wide_gen.last_beat_set_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEAE)) 
    \bus_wide_gen.last_beat_set_i_7 
       (.I0(\bus_wide_gen.last_beat_set_i_13_n_0 ),
        .I1(\bus_wide_gen.offset_pack_reg_reg_n_0_[12] ),
        .I2(\bus_wide_gen.wreq_offset_n_8 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [12]),
        .I4(\bus_wide_gen.last_beat_set_i_14_n_0 ),
        .I5(\bus_wide_gen.last_beat_set_i_15_n_0 ),
        .O(\bus_wide_gen.last_beat_set_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFB8FCBBFF)) 
    \bus_wide_gen.last_beat_set_i_8 
       (.I0(\bus_wide_gen.len_cnt_buf_reg [11]),
        .I1(\bus_wide_gen.wreq_offset_n_8 ),
        .I2(\bus_wide_gen.offset_pack_reg_reg_n_0_[11] ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [0]),
        .I4(\bus_wide_gen.offset_pack_reg_reg_n_0_[0] ),
        .I5(\bus_wide_gen.last_beat_set_i_16_n_0 ),
        .O(\bus_wide_gen.last_beat_set_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFAFFFFFFFACCCCCC)) 
    \bus_wide_gen.last_beat_set_i_9 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[7] ),
        .I1(\bus_wide_gen.len_cnt_buf_reg [7]),
        .I2(\bus_wide_gen.offset_pack_reg_reg_n_0_[14] ),
        .I3(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I4(\bus_wide_gen.offset_valid_reg_0 ),
        .I5(\bus_wide_gen.len_cnt_buf_reg [14]),
        .O(\bus_wide_gen.last_beat_set_i_9_n_0 ));
  FDRE \bus_wide_gen.last_beat_set_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_wdata_n_10),
        .Q(\bus_wide_gen.last_beat_set_reg_n_0 ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[0]_i_5 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[3] ),
        .I1(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I2(\bus_wide_gen.offset_valid_reg_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [3]),
        .O(\bus_wide_gen.len_cnt_buf[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[0]_i_6 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[2] ),
        .I1(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I2(\bus_wide_gen.offset_valid_reg_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [2]),
        .O(\bus_wide_gen.len_cnt_buf[0]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[0]_i_7 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[1] ),
        .I1(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I2(\bus_wide_gen.offset_valid_reg_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [1]),
        .O(\bus_wide_gen.len_cnt_buf[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h15D5)) 
    \bus_wide_gen.len_cnt_buf[0]_i_8 
       (.I0(\bus_wide_gen.len_cnt_buf_reg [0]),
        .I1(\bus_wide_gen.offset_valid_reg_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.offset_pack_reg_reg_n_0_[0] ),
        .O(\bus_wide_gen.len_cnt_buf[0]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[12]_i_2 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[15] ),
        .I1(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I2(\bus_wide_gen.offset_valid_reg_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [15]),
        .O(\bus_wide_gen.len_cnt_buf[12]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[12]_i_3 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[14] ),
        .I1(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I2(\bus_wide_gen.offset_valid_reg_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [14]),
        .O(\bus_wide_gen.len_cnt_buf[12]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[12]_i_4 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[13] ),
        .I1(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I2(\bus_wide_gen.offset_valid_reg_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [13]),
        .O(\bus_wide_gen.len_cnt_buf[12]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[12]_i_5 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[12] ),
        .I1(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I2(\bus_wide_gen.offset_valid_reg_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [12]),
        .O(\bus_wide_gen.len_cnt_buf[12]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[16]_i_2 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[19] ),
        .I1(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I2(\bus_wide_gen.offset_valid_reg_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [19]),
        .O(\bus_wide_gen.len_cnt_buf[16]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[16]_i_3 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[18] ),
        .I1(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I2(\bus_wide_gen.offset_valid_reg_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [18]),
        .O(\bus_wide_gen.len_cnt_buf[16]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[16]_i_4 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[17] ),
        .I1(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I2(\bus_wide_gen.offset_valid_reg_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [17]),
        .O(\bus_wide_gen.len_cnt_buf[16]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[16]_i_5 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[16] ),
        .I1(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I2(\bus_wide_gen.offset_valid_reg_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [16]),
        .O(\bus_wide_gen.len_cnt_buf[16]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[20]_i_2 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[23] ),
        .I1(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I2(\bus_wide_gen.offset_valid_reg_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [23]),
        .O(\bus_wide_gen.len_cnt_buf[20]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[20]_i_3 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[22] ),
        .I1(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I2(\bus_wide_gen.offset_valid_reg_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [22]),
        .O(\bus_wide_gen.len_cnt_buf[20]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[20]_i_4 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[21] ),
        .I1(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I2(\bus_wide_gen.offset_valid_reg_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [21]),
        .O(\bus_wide_gen.len_cnt_buf[20]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[20]_i_5 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[20] ),
        .I1(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I2(\bus_wide_gen.offset_valid_reg_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [20]),
        .O(\bus_wide_gen.len_cnt_buf[20]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[24]_i_2 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[27] ),
        .I1(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I2(\bus_wide_gen.offset_valid_reg_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [27]),
        .O(\bus_wide_gen.len_cnt_buf[24]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[24]_i_3 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[26] ),
        .I1(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I2(\bus_wide_gen.offset_valid_reg_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [26]),
        .O(\bus_wide_gen.len_cnt_buf[24]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[24]_i_4 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[25] ),
        .I1(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I2(\bus_wide_gen.offset_valid_reg_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [25]),
        .O(\bus_wide_gen.len_cnt_buf[24]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[24]_i_5 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[24] ),
        .I1(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I2(\bus_wide_gen.offset_valid_reg_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [24]),
        .O(\bus_wide_gen.len_cnt_buf[24]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[28]_i_2 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[29] ),
        .I1(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I2(\bus_wide_gen.offset_valid_reg_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [29]),
        .O(\bus_wide_gen.len_cnt_buf[28]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[28]_i_3 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[28] ),
        .I1(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I2(\bus_wide_gen.offset_valid_reg_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [28]),
        .O(\bus_wide_gen.len_cnt_buf[28]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[4]_i_2 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[7] ),
        .I1(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I2(\bus_wide_gen.offset_valid_reg_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [7]),
        .O(\bus_wide_gen.len_cnt_buf[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[4]_i_3 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[6] ),
        .I1(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I2(\bus_wide_gen.offset_valid_reg_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [6]),
        .O(\bus_wide_gen.len_cnt_buf[4]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[4]_i_4 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[5] ),
        .I1(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I2(\bus_wide_gen.offset_valid_reg_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [5]),
        .O(\bus_wide_gen.len_cnt_buf[4]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[4]_i_5 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[4] ),
        .I1(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I2(\bus_wide_gen.offset_valid_reg_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [4]),
        .O(\bus_wide_gen.len_cnt_buf[4]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[8]_i_2 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[11] ),
        .I1(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I2(\bus_wide_gen.offset_valid_reg_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [11]),
        .O(\bus_wide_gen.len_cnt_buf[8]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[8]_i_3 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[10] ),
        .I1(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I2(\bus_wide_gen.offset_valid_reg_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [10]),
        .O(\bus_wide_gen.len_cnt_buf[8]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h15D5)) 
    \bus_wide_gen.len_cnt_buf[8]_i_4 
       (.I0(\bus_wide_gen.len_cnt_buf_reg [9]),
        .I1(\bus_wide_gen.offset_valid_reg_0 ),
        .I2(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I3(\bus_wide_gen.offset_pack_reg_reg_n_0_[9] ),
        .O(\bus_wide_gen.len_cnt_buf[8]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h407F)) 
    \bus_wide_gen.len_cnt_buf[8]_i_5 
       (.I0(\bus_wide_gen.offset_pack_reg_reg_n_0_[8] ),
        .I1(\bus_wide_gen.first_beat_set_reg_n_0 ),
        .I2(\bus_wide_gen.offset_valid_reg_0 ),
        .I3(\bus_wide_gen.len_cnt_buf_reg [8]),
        .O(\bus_wide_gen.len_cnt_buf[8]_i_5_n_0 ));
  FDRE \bus_wide_gen.len_cnt_buf_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.first_pad ),
        .D(\bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_7 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [0]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bus_wide_gen.len_cnt_buf_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_0 ,\bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_1 ,\bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_2 ,\bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_4 ,\bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_5 ,\bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_6 ,\bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_7 }),
        .S({\bus_wide_gen.len_cnt_buf[0]_i_5_n_0 ,\bus_wide_gen.len_cnt_buf[0]_i_6_n_0 ,\bus_wide_gen.len_cnt_buf[0]_i_7_n_0 ,\bus_wide_gen.len_cnt_buf[0]_i_8_n_0 }));
  FDRE \bus_wide_gen.len_cnt_buf_reg[10] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.first_pad ),
        .D(\bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_5 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [10]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \bus_wide_gen.len_cnt_buf_reg[11] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.first_pad ),
        .D(\bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_4 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [11]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \bus_wide_gen.len_cnt_buf_reg[12] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.first_pad ),
        .D(\bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_7 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [12]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bus_wide_gen.len_cnt_buf_reg[12]_i_1 
       (.CI(\bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_0 ),
        .CO({\bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_0 ,\bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_1 ,\bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_2 ,\bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_4 ,\bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_5 ,\bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_6 ,\bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_7 }),
        .S({\bus_wide_gen.len_cnt_buf[12]_i_2_n_0 ,\bus_wide_gen.len_cnt_buf[12]_i_3_n_0 ,\bus_wide_gen.len_cnt_buf[12]_i_4_n_0 ,\bus_wide_gen.len_cnt_buf[12]_i_5_n_0 }));
  FDRE \bus_wide_gen.len_cnt_buf_reg[13] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.first_pad ),
        .D(\bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_6 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [13]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \bus_wide_gen.len_cnt_buf_reg[14] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.first_pad ),
        .D(\bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_5 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [14]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \bus_wide_gen.len_cnt_buf_reg[15] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.first_pad ),
        .D(\bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_4 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [15]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \bus_wide_gen.len_cnt_buf_reg[16] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.first_pad ),
        .D(\bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_7 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [16]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bus_wide_gen.len_cnt_buf_reg[16]_i_1 
       (.CI(\bus_wide_gen.len_cnt_buf_reg[12]_i_1_n_0 ),
        .CO({\bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_0 ,\bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_1 ,\bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_2 ,\bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_4 ,\bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_5 ,\bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_6 ,\bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_7 }),
        .S({\bus_wide_gen.len_cnt_buf[16]_i_2_n_0 ,\bus_wide_gen.len_cnt_buf[16]_i_3_n_0 ,\bus_wide_gen.len_cnt_buf[16]_i_4_n_0 ,\bus_wide_gen.len_cnt_buf[16]_i_5_n_0 }));
  FDRE \bus_wide_gen.len_cnt_buf_reg[17] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.first_pad ),
        .D(\bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_6 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [17]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \bus_wide_gen.len_cnt_buf_reg[18] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.first_pad ),
        .D(\bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_5 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [18]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \bus_wide_gen.len_cnt_buf_reg[19] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.first_pad ),
        .D(\bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_4 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [19]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \bus_wide_gen.len_cnt_buf_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.first_pad ),
        .D(\bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_6 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [1]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \bus_wide_gen.len_cnt_buf_reg[20] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.first_pad ),
        .D(\bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_7 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [20]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bus_wide_gen.len_cnt_buf_reg[20]_i_1 
       (.CI(\bus_wide_gen.len_cnt_buf_reg[16]_i_1_n_0 ),
        .CO({\bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_0 ,\bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_1 ,\bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_2 ,\bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_4 ,\bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_5 ,\bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_6 ,\bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_7 }),
        .S({\bus_wide_gen.len_cnt_buf[20]_i_2_n_0 ,\bus_wide_gen.len_cnt_buf[20]_i_3_n_0 ,\bus_wide_gen.len_cnt_buf[20]_i_4_n_0 ,\bus_wide_gen.len_cnt_buf[20]_i_5_n_0 }));
  FDRE \bus_wide_gen.len_cnt_buf_reg[21] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.first_pad ),
        .D(\bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_6 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [21]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \bus_wide_gen.len_cnt_buf_reg[22] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.first_pad ),
        .D(\bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_5 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [22]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \bus_wide_gen.len_cnt_buf_reg[23] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.first_pad ),
        .D(\bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_4 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [23]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \bus_wide_gen.len_cnt_buf_reg[24] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.first_pad ),
        .D(\bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_7 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [24]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bus_wide_gen.len_cnt_buf_reg[24]_i_1 
       (.CI(\bus_wide_gen.len_cnt_buf_reg[20]_i_1_n_0 ),
        .CO({\bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_0 ,\bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_1 ,\bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_2 ,\bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_4 ,\bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_5 ,\bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_6 ,\bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_7 }),
        .S({\bus_wide_gen.len_cnt_buf[24]_i_2_n_0 ,\bus_wide_gen.len_cnt_buf[24]_i_3_n_0 ,\bus_wide_gen.len_cnt_buf[24]_i_4_n_0 ,\bus_wide_gen.len_cnt_buf[24]_i_5_n_0 }));
  FDRE \bus_wide_gen.len_cnt_buf_reg[25] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.first_pad ),
        .D(\bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_6 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [25]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \bus_wide_gen.len_cnt_buf_reg[26] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.first_pad ),
        .D(\bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_5 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [26]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \bus_wide_gen.len_cnt_buf_reg[27] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.first_pad ),
        .D(\bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_4 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [27]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \bus_wide_gen.len_cnt_buf_reg[28] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.first_pad ),
        .D(\bus_wide_gen.len_cnt_buf_reg[28]_i_1_n_7 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [28]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bus_wide_gen.len_cnt_buf_reg[28]_i_1 
       (.CI(\bus_wide_gen.len_cnt_buf_reg[24]_i_1_n_0 ),
        .CO({\NLW_bus_wide_gen.len_cnt_buf_reg[28]_i_1_CO_UNCONNECTED [3:1],\bus_wide_gen.len_cnt_buf_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O({\NLW_bus_wide_gen.len_cnt_buf_reg[28]_i_1_O_UNCONNECTED [3:2],\bus_wide_gen.len_cnt_buf_reg[28]_i_1_n_6 ,\bus_wide_gen.len_cnt_buf_reg[28]_i_1_n_7 }),
        .S({1'b0,1'b0,\bus_wide_gen.len_cnt_buf[28]_i_2_n_0 ,\bus_wide_gen.len_cnt_buf[28]_i_3_n_0 }));
  FDRE \bus_wide_gen.len_cnt_buf_reg[29] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.first_pad ),
        .D(\bus_wide_gen.len_cnt_buf_reg[28]_i_1_n_6 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [29]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \bus_wide_gen.len_cnt_buf_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.first_pad ),
        .D(\bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_5 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [2]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \bus_wide_gen.len_cnt_buf_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.first_pad ),
        .D(\bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_4 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [3]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \bus_wide_gen.len_cnt_buf_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.first_pad ),
        .D(\bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_7 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [4]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bus_wide_gen.len_cnt_buf_reg[4]_i_1 
       (.CI(\bus_wide_gen.len_cnt_buf_reg[0]_i_2_n_0 ),
        .CO({\bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_0 ,\bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_1 ,\bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_2 ,\bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_4 ,\bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_5 ,\bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_6 ,\bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_7 }),
        .S({\bus_wide_gen.len_cnt_buf[4]_i_2_n_0 ,\bus_wide_gen.len_cnt_buf[4]_i_3_n_0 ,\bus_wide_gen.len_cnt_buf[4]_i_4_n_0 ,\bus_wide_gen.len_cnt_buf[4]_i_5_n_0 }));
  FDRE \bus_wide_gen.len_cnt_buf_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.first_pad ),
        .D(\bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_6 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [5]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \bus_wide_gen.len_cnt_buf_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.first_pad ),
        .D(\bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_5 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [6]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \bus_wide_gen.len_cnt_buf_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.first_pad ),
        .D(\bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_4 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [7]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \bus_wide_gen.len_cnt_buf_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.first_pad ),
        .D(\bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_7 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [8]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \bus_wide_gen.len_cnt_buf_reg[8]_i_1 
       (.CI(\bus_wide_gen.len_cnt_buf_reg[4]_i_1_n_0 ),
        .CO({\bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_0 ,\bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_1 ,\bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_2 ,\bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O({\bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_4 ,\bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_5 ,\bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_6 ,\bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_7 }),
        .S({\bus_wide_gen.len_cnt_buf[8]_i_2_n_0 ,\bus_wide_gen.len_cnt_buf[8]_i_3_n_0 ,\bus_wide_gen.len_cnt_buf[8]_i_4_n_0 ,\bus_wide_gen.len_cnt_buf[8]_i_5_n_0 }));
  FDRE \bus_wide_gen.len_cnt_buf_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.first_pad ),
        .D(\bus_wide_gen.len_cnt_buf_reg[8]_i_1_n_6 ),
        .Q(\bus_wide_gen.len_cnt_buf_reg [9]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \bus_wide_gen.offset_pack_reg_reg[0] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_42 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[0] ),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \bus_wide_gen.offset_pack_reg_reg[10] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_32 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[10] ),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \bus_wide_gen.offset_pack_reg_reg[11] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_31 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[11] ),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \bus_wide_gen.offset_pack_reg_reg[12] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_30 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[12] ),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \bus_wide_gen.offset_pack_reg_reg[13] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_29 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[13] ),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \bus_wide_gen.offset_pack_reg_reg[14] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_28 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[14] ),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \bus_wide_gen.offset_pack_reg_reg[15] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_27 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[15] ),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \bus_wide_gen.offset_pack_reg_reg[16] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_26 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[16] ),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \bus_wide_gen.offset_pack_reg_reg[17] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_25 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[17] ),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \bus_wide_gen.offset_pack_reg_reg[18] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_24 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[18] ),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \bus_wide_gen.offset_pack_reg_reg[19] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_23 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[19] ),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \bus_wide_gen.offset_pack_reg_reg[1] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_41 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[1] ),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \bus_wide_gen.offset_pack_reg_reg[20] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_22 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[20] ),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \bus_wide_gen.offset_pack_reg_reg[21] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_21 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[21] ),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \bus_wide_gen.offset_pack_reg_reg[22] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_20 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[22] ),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \bus_wide_gen.offset_pack_reg_reg[23] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_19 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[23] ),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \bus_wide_gen.offset_pack_reg_reg[24] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_18 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[24] ),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \bus_wide_gen.offset_pack_reg_reg[25] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_17 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[25] ),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \bus_wide_gen.offset_pack_reg_reg[26] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_16 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[26] ),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \bus_wide_gen.offset_pack_reg_reg[27] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_15 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[27] ),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \bus_wide_gen.offset_pack_reg_reg[28] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_14 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[28] ),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \bus_wide_gen.offset_pack_reg_reg[29] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_13 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[29] ),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \bus_wide_gen.offset_pack_reg_reg[2] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_40 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[2] ),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \bus_wide_gen.offset_pack_reg_reg[30] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_12 ),
        .Q(din[0]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \bus_wide_gen.offset_pack_reg_reg[31] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_11 ),
        .Q(din[1]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \bus_wide_gen.offset_pack_reg_reg[32] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_10 ),
        .Q(\bus_wide_gen.head_offset [0]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \bus_wide_gen.offset_pack_reg_reg[33] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_9 ),
        .Q(\bus_wide_gen.head_offset [1]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \bus_wide_gen.offset_pack_reg_reg[3] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_39 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[3] ),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \bus_wide_gen.offset_pack_reg_reg[4] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_38 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[4] ),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \bus_wide_gen.offset_pack_reg_reg[5] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_37 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[5] ),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \bus_wide_gen.offset_pack_reg_reg[6] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_36 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[6] ),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \bus_wide_gen.offset_pack_reg_reg[7] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_35 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[7] ),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \bus_wide_gen.offset_pack_reg_reg[8] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_34 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[8] ),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \bus_wide_gen.offset_pack_reg_reg[9] 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.wreq_offset_n_33 ),
        .Q(\bus_wide_gen.offset_pack_reg_reg_n_0_[9] ),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \bus_wide_gen.offset_valid_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_wdata_n_8),
        .Q(\bus_wide_gen.offset_valid_reg_0 ),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \bus_wide_gen.pad_oh_reg_reg[1] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_wdata_n_13),
        .Q(\bus_wide_gen.pad_oh_reg_reg_n_0_[1] ),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \bus_wide_gen.pad_oh_reg_reg[2] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_wdata_n_12),
        .Q(\bus_wide_gen.pad_oh_reg_reg_n_0_[2] ),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \bus_wide_gen.pad_oh_reg_reg[3] 
       (.C(ap_clk),
        .CE(1'b1),
        .D(buff_wdata_n_11),
        .Q(\bus_wide_gen.pad_oh_reg_reg_n_0_[3] ),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  LUT5 #(
    .INIT(32'h80000000)) 
    \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_1 
       (.I0(\bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_2_n_0 ),
        .I1(\bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_3_n_0 ),
        .I2(\bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_4_n_0 ),
        .I3(\bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_5_n_0 ),
        .I4(\bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_6_n_0 ),
        .O(\bus_wide_gen.single_beat ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_2 
       (.I0(\bus_wide_gen.wreq_offset_n_40 ),
        .I1(\bus_wide_gen.wreq_offset_n_39 ),
        .I2(\bus_wide_gen.wreq_offset_n_42 ),
        .I3(\bus_wide_gen.wreq_offset_n_41 ),
        .I4(\bus_wide_gen.wreq_offset_n_37 ),
        .I5(\bus_wide_gen.wreq_offset_n_38 ),
        .O(\bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_3 
       (.I0(\bus_wide_gen.wreq_offset_n_22 ),
        .I1(\bus_wide_gen.wreq_offset_n_21 ),
        .I2(\bus_wide_gen.wreq_offset_n_24 ),
        .I3(\bus_wide_gen.wreq_offset_n_23 ),
        .I4(\bus_wide_gen.wreq_offset_n_19 ),
        .I5(\bus_wide_gen.wreq_offset_n_20 ),
        .O(\bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_4 
       (.I0(\bus_wide_gen.wreq_offset_n_16 ),
        .I1(\bus_wide_gen.wreq_offset_n_15 ),
        .I2(\bus_wide_gen.wreq_offset_n_18 ),
        .I3(\bus_wide_gen.wreq_offset_n_17 ),
        .I4(\bus_wide_gen.wreq_offset_n_13 ),
        .I5(\bus_wide_gen.wreq_offset_n_14 ),
        .O(\bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_5 
       (.I0(\bus_wide_gen.wreq_offset_n_34 ),
        .I1(\bus_wide_gen.wreq_offset_n_33 ),
        .I2(\bus_wide_gen.wreq_offset_n_36 ),
        .I3(\bus_wide_gen.wreq_offset_n_35 ),
        .I4(\bus_wide_gen.wreq_offset_n_31 ),
        .I5(\bus_wide_gen.wreq_offset_n_32 ),
        .O(\bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_6 
       (.I0(\bus_wide_gen.wreq_offset_n_28 ),
        .I1(\bus_wide_gen.wreq_offset_n_27 ),
        .I2(\bus_wide_gen.wreq_offset_n_30 ),
        .I3(\bus_wide_gen.wreq_offset_n_29 ),
        .I4(\bus_wide_gen.wreq_offset_n_25 ),
        .I5(\bus_wide_gen.wreq_offset_n_26 ),
        .O(\bus_wide_gen.single_beat_inferred__0/bus_wide_gen.single_beat_i_6_n_0 ));
  FDRE \bus_wide_gen.single_beat_reg 
       (.C(ap_clk),
        .CE(\bus_wide_gen.single_beat0 ),
        .D(\bus_wide_gen.single_beat ),
        .Q(\bus_wide_gen.single_beat_reg_n_0 ),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_fifo__parameterized8 \bus_wide_gen.wreq_offset 
       (.AWREADY_Dummy(AWREADY_Dummy),
        .E(\bus_wide_gen.single_beat0 ),
        .Q({\bus_wide_gen.head_offset ,din}),
        .S({\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_3_n_0 ,\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_4_n_0 }),
        .ap_clk(ap_clk),
        .\bus_wide_gen.data_gen[0].strb_buf_reg[0] (\bus_wide_gen.first_beat_set_reg_n_0 ),
        .\bus_wide_gen.last_beat_set_reg (\bus_wide_gen.wreq_offset_n_6 ),
        .\bus_wide_gen.offset_empty_n (\bus_wide_gen.offset_empty_n ),
        .\bus_wide_gen.offset_pack_reg_reg[32] (\bus_wide_gen.wreq_offset_n_7 ),
        .\bus_wide_gen.offset_valid_reg (\bus_wide_gen.wreq_offset_n_4 ),
        .\bus_wide_gen.offset_valid_reg_0 (\bus_wide_gen.wreq_offset_n_8 ),
        .\fifo_depth_gt1_gen.dout_reg[0] (\bus_wide_gen.offset_valid_reg_0 ),
        .\fifo_depth_gt1_gen.dout_reg[0]_0 (\bus_wide_gen.first_pad ),
        .\fifo_depth_gt1_gen.dout_reg[0]_1 (\bus_wide_gen.last_beat_set_reg_n_0 ),
        .\fifo_depth_gt1_gen.dout_reg[0]_2 (\bus_wide_gen.single_beat_reg_n_0 ),
        .\fifo_depth_gt1_gen.dout_reg[29] (\tmp_len_reg[17]_0 ),
        .\fifo_depth_gt1_gen.dout_reg[33] ({\bus_wide_gen.wreq_offset_n_9 ,\bus_wide_gen.wreq_offset_n_10 ,\bus_wide_gen.wreq_offset_n_11 ,\bus_wide_gen.wreq_offset_n_12 ,\bus_wide_gen.wreq_offset_n_13 ,\bus_wide_gen.wreq_offset_n_14 ,\bus_wide_gen.wreq_offset_n_15 ,\bus_wide_gen.wreq_offset_n_16 ,\bus_wide_gen.wreq_offset_n_17 ,\bus_wide_gen.wreq_offset_n_18 ,\bus_wide_gen.wreq_offset_n_19 ,\bus_wide_gen.wreq_offset_n_20 ,\bus_wide_gen.wreq_offset_n_21 ,\bus_wide_gen.wreq_offset_n_22 ,\bus_wide_gen.wreq_offset_n_23 ,\bus_wide_gen.wreq_offset_n_24 ,\bus_wide_gen.wreq_offset_n_25 ,\bus_wide_gen.wreq_offset_n_26 ,\bus_wide_gen.wreq_offset_n_27 ,\bus_wide_gen.wreq_offset_n_28 ,\bus_wide_gen.wreq_offset_n_29 ,\bus_wide_gen.wreq_offset_n_30 ,\bus_wide_gen.wreq_offset_n_31 ,\bus_wide_gen.wreq_offset_n_32 ,\bus_wide_gen.wreq_offset_n_33 ,\bus_wide_gen.wreq_offset_n_34 ,\bus_wide_gen.wreq_offset_n_35 ,\bus_wide_gen.wreq_offset_n_36 ,\bus_wide_gen.wreq_offset_n_37 ,\bus_wide_gen.wreq_offset_n_38 ,\bus_wide_gen.wreq_offset_n_39 ,\bus_wide_gen.wreq_offset_n_40 ,\bus_wide_gen.wreq_offset_n_41 ,\bus_wide_gen.wreq_offset_n_42 }),
        .\fifo_depth_gt1_gen.dout_reg[33]_0 (\fifo_depth_gt1_gen.full_n_reg ),
        .\fifo_depth_gt1_gen.dout_reg[33]_1 (\tmp_addr_reg[63]_0 [1:0]),
        .\fifo_depth_gt1_gen.full_n_reg_0 (if_full_n),
        .\fifo_depth_gt1_gen.full_n_reg_1 (load_p2),
        .if_empty_n(if_empty_n),
        .\tmp_len_reg[1] (tmp_valid_reg_0),
        .we(we),
        .wrsp_ready(wrsp_ready));
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_3 
       (.I0(\tmp_len_reg[17]_0 [0]),
        .I1(\tmp_addr_reg[63]_0 [1]),
        .O(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_4 
       (.I0(\tmp_len_reg[17]_0 [0]),
        .I1(\tmp_addr_reg[63]_0 [0]),
        .O(\fifo_depth_gt1_gen.mem_reg[14][0]_srl15_i_4_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_fifo fifo_wreq
       (.AWREADY_Dummy(AWREADY_Dummy),
        .D(fifo_wreq_n_120),
        .I_CH0_ARREADY(I_CH0_ARREADY),
        .I_CH0_RVALID(I_CH0_RVALID),
        .I_CH0_WREADY(I_CH0_WREADY),
        .Q(Q),
        .S({fifo_wreq_n_116,fifo_wreq_n_117,fifo_wreq_n_118,fifo_wreq_n_119}),
        .address0(address0),
        .and_ln40_reg_1145_pp0_iter12_reg(and_ln40_reg_1145_pp0_iter12_reg),
        .and_ln40_reg_1145_pp0_iter13_reg(and_ln40_reg_1145_pp0_iter13_reg),
        .\and_ln40_reg_1145_pp0_iter13_reg_reg[0] (\and_ln40_reg_1145_pp0_iter13_reg_reg[0] ),
        .\and_ln40_reg_1145_pp0_iter13_reg_reg[0]_0 (\and_ln40_reg_1145_pp0_iter13_reg_reg[0]_0 ),
        .\and_ln40_reg_1145_pp0_iter13_reg_reg[0]_1 (\and_ln40_reg_1145_pp0_iter13_reg_reg[0]_1 ),
        .and_ln40_reg_1145_pp0_iter14_reg(and_ln40_reg_1145_pp0_iter14_reg),
        .\and_ln40_reg_1145_pp0_iter14_reg_reg[0] (\and_ln40_reg_1145_pp0_iter14_reg_reg[0] ),
        .and_ln40_reg_1145_pp0_iter15_reg(and_ln40_reg_1145_pp0_iter15_reg),
        .\and_ln40_reg_1145_pp0_iter15_reg_reg[0] (\and_ln40_reg_1145_pp0_iter15_reg_reg[0] ),
        .and_ln40_reg_1145_pp0_iter16_reg(and_ln40_reg_1145_pp0_iter16_reg),
        .\and_ln40_reg_1145_pp0_iter16_reg_reg[0] (\and_ln40_reg_1145_pp0_iter16_reg_reg[0] ),
        .and_ln40_reg_1145_pp0_iter21_reg(and_ln40_reg_1145_pp0_iter21_reg),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter1(ap_enable_reg_pp0_iter1),
        .ap_enable_reg_pp0_iter13(ap_enable_reg_pp0_iter13),
        .ap_enable_reg_pp0_iter13_reg(ap_enable_reg_pp0_iter13_reg),
        .ap_enable_reg_pp0_iter13_reg_0(ap_enable_reg_pp0_iter13_reg_0),
        .ap_enable_reg_pp0_iter13_reg_1(ap_enable_reg_pp0_iter13_reg_1),
        .ap_enable_reg_pp0_iter13_reg_2(ap_enable_reg_pp0_iter13_reg_2),
        .ap_enable_reg_pp0_iter13_reg_3(ap_enable_reg_pp0_iter13_reg_3),
        .ap_enable_reg_pp0_iter14(ap_enable_reg_pp0_iter14),
        .ap_enable_reg_pp0_iter15(ap_enable_reg_pp0_iter15),
        .ap_enable_reg_pp0_iter15_reg(ap_enable_reg_pp0_iter15_reg),
        .ap_enable_reg_pp0_iter15_reg_0(ap_enable_reg_pp0_iter15_reg_0),
        .ap_enable_reg_pp0_iter15_reg_1(ap_enable_reg_pp0_iter15_reg_1),
        .ap_enable_reg_pp0_iter15_reg_2(ap_enable_reg_pp0_iter15_reg_2),
        .ap_enable_reg_pp0_iter16(ap_enable_reg_pp0_iter16),
        .ap_enable_reg_pp0_iter16_reg(ap_enable_reg_pp0_iter16_reg),
        .ap_enable_reg_pp0_iter16_reg_0(ap_enable_reg_pp0_iter16_reg_0),
        .ap_enable_reg_pp0_iter17(ap_enable_reg_pp0_iter17),
        .ap_enable_reg_pp0_iter17_reg(ap_enable_reg_pp0_iter17_reg),
        .ap_enable_reg_pp0_iter17_reg_0(ap_enable_reg_pp0_iter17_reg_0),
        .ap_enable_reg_pp0_iter17_reg_1(ap_enable_reg_pp0_iter17_reg_1),
        .ap_enable_reg_pp0_iter17_reg_2(ap_enable_reg_pp0_iter17_reg_2),
        .ap_enable_reg_pp0_iter17_reg_3(ap_enable_reg_pp0_iter17_reg_3),
        .ap_enable_reg_pp0_iter1_reg(ap_enable_reg_pp0_iter1_reg),
        .ap_enable_reg_pp0_iter1_reg_0(ap_enable_reg_pp0_iter1_reg_0),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_enable_reg_pp0_iter21(ap_enable_reg_pp0_iter21),
        .ap_enable_reg_pp0_iter22(ap_enable_reg_pp0_iter22),
        .ap_enable_reg_pp0_iter2_reg(ap_enable_reg_pp0_iter2_reg),
        .ap_enable_reg_pp0_iter9(ap_enable_reg_pp0_iter9),
        .ap_loop_exit_ready_pp0_iter26_reg(ap_loop_exit_ready_pp0_iter26_reg),
        .ap_loop_exit_ready_pp0_iter26_reg_reg__0(ap_loop_exit_ready_pp0_iter26_reg_reg__0),
        .ap_loop_exit_ready_pp0_iter27_reg(ap_loop_exit_ready_pp0_iter27_reg),
        .ap_loop_init(ap_loop_init),
        .ap_loop_init_pp0_iter1_reg(ap_loop_init_pp0_iter1_reg),
        .ap_start(ap_start),
        .\col9_fu_152_reg[2] (\col9_fu_152_reg[2] ),
        .\col9_fu_152_reg[7] (\col9_fu_152_reg[7] ),
        .\fifo_depth_gt1_gen.dout_reg[66] (fifo_wreq_n_45),
        .\fifo_depth_gt1_gen.dout_reg[77] ({SHIFT_LEFT9[13:9],SHIFT_LEFT9[2],fifo_wreq_n_52,fifo_wreq_n_53,fifo_wreq_n_54,fifo_wreq_n_55,fifo_wreq_n_56,fifo_wreq_n_57,fifo_wreq_n_58,fifo_wreq_n_59,fifo_wreq_n_60,fifo_wreq_n_61,fifo_wreq_n_62,fifo_wreq_n_63,fifo_wreq_n_64,fifo_wreq_n_65,fifo_wreq_n_66,fifo_wreq_n_67,fifo_wreq_n_68,fifo_wreq_n_69,fifo_wreq_n_70,fifo_wreq_n_71,fifo_wreq_n_72,fifo_wreq_n_73,fifo_wreq_n_74,fifo_wreq_n_75,fifo_wreq_n_76,fifo_wreq_n_77,fifo_wreq_n_78,fifo_wreq_n_79,fifo_wreq_n_80,fifo_wreq_n_81,fifo_wreq_n_82,fifo_wreq_n_83,fifo_wreq_n_84,fifo_wreq_n_85,fifo_wreq_n_86,fifo_wreq_n_87,fifo_wreq_n_88,fifo_wreq_n_89,fifo_wreq_n_90,fifo_wreq_n_91,fifo_wreq_n_92,fifo_wreq_n_93,fifo_wreq_n_94,fifo_wreq_n_95,fifo_wreq_n_96,fifo_wreq_n_97,fifo_wreq_n_98,fifo_wreq_n_99,fifo_wreq_n_100,fifo_wreq_n_101,fifo_wreq_n_102,fifo_wreq_n_103,fifo_wreq_n_104,fifo_wreq_n_105,fifo_wreq_n_106,fifo_wreq_n_107,fifo_wreq_n_108,fifo_wreq_n_109,fifo_wreq_n_110,fifo_wreq_n_111,fifo_wreq_n_112,fifo_wreq_n_113,fifo_wreq_n_114,fifo_wreq_n_115}),
        .\fifo_depth_gt1_gen.dout_reg[77]_0 (fifo_wreq_n_121),
        .\fifo_depth_gt1_gen.dout_reg[77]_1 (\fifo_depth_gt1_gen.full_n_reg ),
        .\fifo_depth_gt1_gen.full_n_reg_0 (fifo_wreq_n_122),
        .first_iter_0_reg_476_pp0_iter20_reg(first_iter_0_reg_476_pp0_iter20_reg),
        .\first_iter_0_reg_476_reg[0] (\first_iter_0_reg_476_reg[0] ),
        .\first_iter_0_reg_476_reg[0]_0 (\first_iter_0_reg_476_reg[0]_0 ),
        .icmp_ln30_reg_1119(icmp_ln30_reg_1119),
        .icmp_ln30_reg_1119_pp0_iter1_reg(icmp_ln30_reg_1119_pp0_iter1_reg),
        .icmp_ln31_reg_1149(icmp_ln31_reg_1149),
        .\icmp_ln31_reg_1149_reg[0] (\icmp_ln31_reg_1149_reg[0] ),
        .if_empty_n(if_empty_n),
        .in(in),
        .int_ap_start_reg(int_ap_start_reg),
        .\q0_reg[7] (\q0_reg[7] ),
        .ram_reg_0_15_0_0__6(ram_reg_0_15_0_0__6),
        .ram_reg_0_15_0_0__6_0(ram_reg_0_15_0_0__6_0),
        .ram_reg_0_15_0_0__6_1(ram_reg_0_15_0_0__6_1),
        .ram_reg_0_15_0_0__6_2(ram_reg_0_15_0_0__6_2),
        .ram_reg_0_15_0_0__6_3(ram_reg_0_15_0_0__6_3),
        .ram_reg_0_15_0_0__6_4(ram_reg_0_15_0_0__6_4),
        .ram_reg_0_15_0_0__6_5(ram_reg_0_15_0_0__6_5),
        .ram_reg_0_15_0_0__6_6(ram_reg_0_15_0_0__6_6),
        .ram_reg_0_15_0_0__6_7(ram_reg_0_15_0_0__6_7),
        .ram_reg_0_15_0_0__6_8(ram_reg_0_15_0_0__6_8),
        .ram_reg_0_15_0_0__6_9(ram_reg_0_15_0_0__6_9),
        .ram_reg_0_31_0_0__5(ram_reg_0_31_0_0__5),
        .ram_reg_0_31_0_0__5_0(ram_reg_0_31_0_0__5_0),
        .ram_reg_0_31_0_0__5_1(ram_reg_0_31_0_0__5_1),
        .ram_reg_0_31_0_0__5_2(ram_reg_0_31_0_0__5_2),
        .ram_reg_0_31_0_0__5_3(ram_reg_0_31_0_0__5_3),
        .ram_reg_0_31_0_0__5_4(ram_reg_0_31_0_0__5_4),
        .\reg_499_reg[0] (\reg_499_reg[0] ),
        .\reg_519_reg[0] (\reg_519_reg[0] ),
        .rewind_ap_ready_reg(rewind_ap_ready_reg),
        .\run_proc[0].remd_tmp_reg[1][0]__0 (buff_wdata_n_1),
        .tmp_valid_reg(if_full_n),
        .tmp_valid_reg_0(tmp_valid_reg_0),
        .trunc_ln31_1_reg_1172(trunc_ln31_1_reg_1172),
        .\trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1] (\trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1] ),
        .\trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1]_0 (\trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1]_0 ),
        .\trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1]_1 (\trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1]_1 ),
        .\trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1]_2 (\trunc_ln31_1_reg_1172_pp0_iter14_reg_reg[1]_2 ),
        .\trunc_ln31_1_reg_1172_pp0_iter15_reg_reg[1] (\trunc_ln31_1_reg_1172_pp0_iter15_reg_reg[1] ),
        .\trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[0] (\trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[0] ),
        .\trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[1] (\trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[1] ),
        .\trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[1]_0 (\trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[1]_0 ),
        .\trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[1]_1 (\trunc_ln31_1_reg_1172_pp0_iter16_reg_reg[1]_1 ),
        .\trunc_ln31_1_reg_1172_reg[0]__0 (\trunc_ln31_1_reg_1172_reg[0]__0 ),
        .\trunc_ln31_1_reg_1172_reg[1]__0 (\trunc_ln31_1_reg_1172_reg[1]__0 ),
        .\trunc_ln31_1_reg_1172_reg[1]__0_0 (\trunc_ln31_1_reg_1172_reg[1]__0_0 ),
        .\trunc_ln31_1_reg_1172_reg[1]__0_1 (\trunc_ln31_1_reg_1172_reg[1]__0_1 ),
        .we(we_0),
        .we_0(we),
        .wrsp_ready(wrsp_ready));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_fifo__parameterized10 fifo_wrsp
       (.AWREADY_Dummy(AWREADY_Dummy),
        .ap_clk(ap_clk),
        .dout_vld_reg_0(ursp_ready),
        .dout_vld_reg_1(\fifo_depth_gt1_gen.mOutPtr_reg[0] ),
        .\fifo_depth_gt1_gen.dout_reg[0] (wrsp_type),
        .\fifo_depth_gt1_gen.dout_reg[0]_0 (fifo_wreq_n_45),
        .\fifo_depth_gt1_gen.dout_reg[0]_1 (\fifo_depth_gt1_gen.full_n_reg ),
        .\fifo_depth_gt1_gen.mOutPtr_reg[0]_0 (tmp_valid_reg_0),
        .\fifo_depth_gt1_gen.mOutPtr_reg[0]_1 (if_full_n),
        .if_empty_n(if_empty_n),
        .last_resp(last_resp),
        .we(we),
        .wrsp_ready(wrsp_ready),
        .wrsp_valid(wrsp_valid));
  CARRY4 minusOp_carry
       (.CI(1'b0),
        .CO({minusOp_carry_n_0,minusOp_carry_n_1,minusOp_carry_n_2,minusOp_carry_n_3}),
        .CYINIT(SHIFT_LEFT9[2]),
        .DI(SHIFT_LEFT9[12:9]),
        .O({minusOp_carry_n_4,minusOp_carry_n_5,minusOp_carry_n_6,minusOp_carry_n_7}),
        .S({fifo_wreq_n_116,fifo_wreq_n_117,fifo_wreq_n_118,fifo_wreq_n_119}));
  CARRY4 minusOp_carry__0
       (.CI(minusOp_carry_n_0),
        .CO({NLW_minusOp_carry__0_CO_UNCONNECTED[3:1],minusOp_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,SHIFT_LEFT9[13]}),
        .O({NLW_minusOp_carry__0_O_UNCONNECTED[3:2],minusOp_carry__0_n_6,minusOp_carry__0_n_7}),
        .S({1'b0,1'b0,1'b1,fifo_wreq_n_121}));
  FDRE \tmp_addr_reg[0] 
       (.C(ap_clk),
        .CE(we),
        .D(fifo_wreq_n_115),
        .Q(\tmp_addr_reg[63]_0 [0]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \tmp_addr_reg[10] 
       (.C(ap_clk),
        .CE(we),
        .D(fifo_wreq_n_105),
        .Q(\tmp_addr_reg[63]_0 [10]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \tmp_addr_reg[11] 
       (.C(ap_clk),
        .CE(we),
        .D(fifo_wreq_n_104),
        .Q(\tmp_addr_reg[63]_0 [11]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \tmp_addr_reg[12] 
       (.C(ap_clk),
        .CE(we),
        .D(fifo_wreq_n_103),
        .Q(\tmp_addr_reg[63]_0 [12]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \tmp_addr_reg[13] 
       (.C(ap_clk),
        .CE(we),
        .D(fifo_wreq_n_102),
        .Q(\tmp_addr_reg[63]_0 [13]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \tmp_addr_reg[14] 
       (.C(ap_clk),
        .CE(we),
        .D(fifo_wreq_n_101),
        .Q(\tmp_addr_reg[63]_0 [14]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \tmp_addr_reg[15] 
       (.C(ap_clk),
        .CE(we),
        .D(fifo_wreq_n_100),
        .Q(\tmp_addr_reg[63]_0 [15]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \tmp_addr_reg[16] 
       (.C(ap_clk),
        .CE(we),
        .D(fifo_wreq_n_99),
        .Q(\tmp_addr_reg[63]_0 [16]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \tmp_addr_reg[17] 
       (.C(ap_clk),
        .CE(we),
        .D(fifo_wreq_n_98),
        .Q(\tmp_addr_reg[63]_0 [17]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \tmp_addr_reg[18] 
       (.C(ap_clk),
        .CE(we),
        .D(fifo_wreq_n_97),
        .Q(\tmp_addr_reg[63]_0 [18]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \tmp_addr_reg[19] 
       (.C(ap_clk),
        .CE(we),
        .D(fifo_wreq_n_96),
        .Q(\tmp_addr_reg[63]_0 [19]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \tmp_addr_reg[1] 
       (.C(ap_clk),
        .CE(we),
        .D(fifo_wreq_n_114),
        .Q(\tmp_addr_reg[63]_0 [1]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \tmp_addr_reg[20] 
       (.C(ap_clk),
        .CE(we),
        .D(fifo_wreq_n_95),
        .Q(\tmp_addr_reg[63]_0 [20]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \tmp_addr_reg[21] 
       (.C(ap_clk),
        .CE(we),
        .D(fifo_wreq_n_94),
        .Q(\tmp_addr_reg[63]_0 [21]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \tmp_addr_reg[22] 
       (.C(ap_clk),
        .CE(we),
        .D(fifo_wreq_n_93),
        .Q(\tmp_addr_reg[63]_0 [22]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \tmp_addr_reg[23] 
       (.C(ap_clk),
        .CE(we),
        .D(fifo_wreq_n_92),
        .Q(\tmp_addr_reg[63]_0 [23]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \tmp_addr_reg[24] 
       (.C(ap_clk),
        .CE(we),
        .D(fifo_wreq_n_91),
        .Q(\tmp_addr_reg[63]_0 [24]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \tmp_addr_reg[25] 
       (.C(ap_clk),
        .CE(we),
        .D(fifo_wreq_n_90),
        .Q(\tmp_addr_reg[63]_0 [25]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \tmp_addr_reg[26] 
       (.C(ap_clk),
        .CE(we),
        .D(fifo_wreq_n_89),
        .Q(\tmp_addr_reg[63]_0 [26]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \tmp_addr_reg[27] 
       (.C(ap_clk),
        .CE(we),
        .D(fifo_wreq_n_88),
        .Q(\tmp_addr_reg[63]_0 [27]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \tmp_addr_reg[28] 
       (.C(ap_clk),
        .CE(we),
        .D(fifo_wreq_n_87),
        .Q(\tmp_addr_reg[63]_0 [28]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \tmp_addr_reg[29] 
       (.C(ap_clk),
        .CE(we),
        .D(fifo_wreq_n_86),
        .Q(\tmp_addr_reg[63]_0 [29]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \tmp_addr_reg[2] 
       (.C(ap_clk),
        .CE(we),
        .D(fifo_wreq_n_113),
        .Q(\tmp_addr_reg[63]_0 [2]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \tmp_addr_reg[30] 
       (.C(ap_clk),
        .CE(we),
        .D(fifo_wreq_n_85),
        .Q(\tmp_addr_reg[63]_0 [30]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \tmp_addr_reg[31] 
       (.C(ap_clk),
        .CE(we),
        .D(fifo_wreq_n_84),
        .Q(\tmp_addr_reg[63]_0 [31]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \tmp_addr_reg[32] 
       (.C(ap_clk),
        .CE(we),
        .D(fifo_wreq_n_83),
        .Q(\tmp_addr_reg[63]_0 [32]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \tmp_addr_reg[33] 
       (.C(ap_clk),
        .CE(we),
        .D(fifo_wreq_n_82),
        .Q(\tmp_addr_reg[63]_0 [33]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \tmp_addr_reg[34] 
       (.C(ap_clk),
        .CE(we),
        .D(fifo_wreq_n_81),
        .Q(\tmp_addr_reg[63]_0 [34]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \tmp_addr_reg[35] 
       (.C(ap_clk),
        .CE(we),
        .D(fifo_wreq_n_80),
        .Q(\tmp_addr_reg[63]_0 [35]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \tmp_addr_reg[36] 
       (.C(ap_clk),
        .CE(we),
        .D(fifo_wreq_n_79),
        .Q(\tmp_addr_reg[63]_0 [36]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \tmp_addr_reg[37] 
       (.C(ap_clk),
        .CE(we),
        .D(fifo_wreq_n_78),
        .Q(\tmp_addr_reg[63]_0 [37]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \tmp_addr_reg[38] 
       (.C(ap_clk),
        .CE(we),
        .D(fifo_wreq_n_77),
        .Q(\tmp_addr_reg[63]_0 [38]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \tmp_addr_reg[39] 
       (.C(ap_clk),
        .CE(we),
        .D(fifo_wreq_n_76),
        .Q(\tmp_addr_reg[63]_0 [39]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \tmp_addr_reg[3] 
       (.C(ap_clk),
        .CE(we),
        .D(fifo_wreq_n_112),
        .Q(\tmp_addr_reg[63]_0 [3]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \tmp_addr_reg[40] 
       (.C(ap_clk),
        .CE(we),
        .D(fifo_wreq_n_75),
        .Q(\tmp_addr_reg[63]_0 [40]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \tmp_addr_reg[41] 
       (.C(ap_clk),
        .CE(we),
        .D(fifo_wreq_n_74),
        .Q(\tmp_addr_reg[63]_0 [41]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \tmp_addr_reg[42] 
       (.C(ap_clk),
        .CE(we),
        .D(fifo_wreq_n_73),
        .Q(\tmp_addr_reg[63]_0 [42]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \tmp_addr_reg[43] 
       (.C(ap_clk),
        .CE(we),
        .D(fifo_wreq_n_72),
        .Q(\tmp_addr_reg[63]_0 [43]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \tmp_addr_reg[44] 
       (.C(ap_clk),
        .CE(we),
        .D(fifo_wreq_n_71),
        .Q(\tmp_addr_reg[63]_0 [44]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \tmp_addr_reg[45] 
       (.C(ap_clk),
        .CE(we),
        .D(fifo_wreq_n_70),
        .Q(\tmp_addr_reg[63]_0 [45]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \tmp_addr_reg[46] 
       (.C(ap_clk),
        .CE(we),
        .D(fifo_wreq_n_69),
        .Q(\tmp_addr_reg[63]_0 [46]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \tmp_addr_reg[47] 
       (.C(ap_clk),
        .CE(we),
        .D(fifo_wreq_n_68),
        .Q(\tmp_addr_reg[63]_0 [47]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \tmp_addr_reg[48] 
       (.C(ap_clk),
        .CE(we),
        .D(fifo_wreq_n_67),
        .Q(\tmp_addr_reg[63]_0 [48]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \tmp_addr_reg[49] 
       (.C(ap_clk),
        .CE(we),
        .D(fifo_wreq_n_66),
        .Q(\tmp_addr_reg[63]_0 [49]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \tmp_addr_reg[4] 
       (.C(ap_clk),
        .CE(we),
        .D(fifo_wreq_n_111),
        .Q(\tmp_addr_reg[63]_0 [4]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \tmp_addr_reg[50] 
       (.C(ap_clk),
        .CE(we),
        .D(fifo_wreq_n_65),
        .Q(\tmp_addr_reg[63]_0 [50]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \tmp_addr_reg[51] 
       (.C(ap_clk),
        .CE(we),
        .D(fifo_wreq_n_64),
        .Q(\tmp_addr_reg[63]_0 [51]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \tmp_addr_reg[52] 
       (.C(ap_clk),
        .CE(we),
        .D(fifo_wreq_n_63),
        .Q(\tmp_addr_reg[63]_0 [52]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \tmp_addr_reg[53] 
       (.C(ap_clk),
        .CE(we),
        .D(fifo_wreq_n_62),
        .Q(\tmp_addr_reg[63]_0 [53]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \tmp_addr_reg[54] 
       (.C(ap_clk),
        .CE(we),
        .D(fifo_wreq_n_61),
        .Q(\tmp_addr_reg[63]_0 [54]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \tmp_addr_reg[55] 
       (.C(ap_clk),
        .CE(we),
        .D(fifo_wreq_n_60),
        .Q(\tmp_addr_reg[63]_0 [55]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \tmp_addr_reg[56] 
       (.C(ap_clk),
        .CE(we),
        .D(fifo_wreq_n_59),
        .Q(\tmp_addr_reg[63]_0 [56]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \tmp_addr_reg[57] 
       (.C(ap_clk),
        .CE(we),
        .D(fifo_wreq_n_58),
        .Q(\tmp_addr_reg[63]_0 [57]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \tmp_addr_reg[58] 
       (.C(ap_clk),
        .CE(we),
        .D(fifo_wreq_n_57),
        .Q(\tmp_addr_reg[63]_0 [58]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \tmp_addr_reg[59] 
       (.C(ap_clk),
        .CE(we),
        .D(fifo_wreq_n_56),
        .Q(\tmp_addr_reg[63]_0 [59]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \tmp_addr_reg[5] 
       (.C(ap_clk),
        .CE(we),
        .D(fifo_wreq_n_110),
        .Q(\tmp_addr_reg[63]_0 [5]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \tmp_addr_reg[60] 
       (.C(ap_clk),
        .CE(we),
        .D(fifo_wreq_n_55),
        .Q(\tmp_addr_reg[63]_0 [60]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \tmp_addr_reg[61] 
       (.C(ap_clk),
        .CE(we),
        .D(fifo_wreq_n_54),
        .Q(\tmp_addr_reg[63]_0 [61]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \tmp_addr_reg[62] 
       (.C(ap_clk),
        .CE(we),
        .D(fifo_wreq_n_53),
        .Q(\tmp_addr_reg[63]_0 [62]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \tmp_addr_reg[63] 
       (.C(ap_clk),
        .CE(we),
        .D(fifo_wreq_n_52),
        .Q(\tmp_addr_reg[63]_0 [63]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \tmp_addr_reg[6] 
       (.C(ap_clk),
        .CE(we),
        .D(fifo_wreq_n_109),
        .Q(\tmp_addr_reg[63]_0 [6]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \tmp_addr_reg[7] 
       (.C(ap_clk),
        .CE(we),
        .D(fifo_wreq_n_108),
        .Q(\tmp_addr_reg[63]_0 [7]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \tmp_addr_reg[8] 
       (.C(ap_clk),
        .CE(we),
        .D(fifo_wreq_n_107),
        .Q(\tmp_addr_reg[63]_0 [8]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \tmp_addr_reg[9] 
       (.C(ap_clk),
        .CE(we),
        .D(fifo_wreq_n_106),
        .Q(\tmp_addr_reg[63]_0 [9]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \tmp_len_reg[10] 
       (.C(ap_clk),
        .CE(we),
        .D(minusOp_carry_n_6),
        .Q(\tmp_len_reg[17]_0 [3]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \tmp_len_reg[11] 
       (.C(ap_clk),
        .CE(we),
        .D(minusOp_carry_n_5),
        .Q(\tmp_len_reg[17]_0 [4]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \tmp_len_reg[12] 
       (.C(ap_clk),
        .CE(we),
        .D(minusOp_carry_n_4),
        .Q(\tmp_len_reg[17]_0 [5]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \tmp_len_reg[13] 
       (.C(ap_clk),
        .CE(we),
        .D(minusOp_carry__0_n_7),
        .Q(\tmp_len_reg[17]_0 [6]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \tmp_len_reg[17] 
       (.C(ap_clk),
        .CE(we),
        .D(minusOp_carry__0_n_6),
        .Q(\tmp_len_reg[17]_0 [7]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \tmp_len_reg[1] 
       (.C(ap_clk),
        .CE(we),
        .D(1'b1),
        .Q(\tmp_len_reg[17]_0 [0]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \tmp_len_reg[8] 
       (.C(ap_clk),
        .CE(we),
        .D(fifo_wreq_n_120),
        .Q(\tmp_len_reg[17]_0 [1]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE \tmp_len_reg[9] 
       (.C(ap_clk),
        .CE(we),
        .D(minusOp_carry_n_7),
        .Q(\tmp_len_reg[17]_0 [2]),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  FDRE tmp_valid_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(fifo_wreq_n_122),
        .Q(tmp_valid_reg_0),
        .R(\fifo_depth_gt1_gen.full_n_reg ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_fifo__parameterized12 user_resp
       (.I_CH0_BVALID(I_CH0_BVALID),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter27(ap_enable_reg_pp0_iter27),
        .dout_vld_reg_0(\first_iter_0_reg_476_reg[0] ),
        .\fifo_depth_gt1_gen.full_n_reg_0 (ursp_ready),
        .\fifo_depth_gt1_gen.full_n_reg_1 (\fifo_depth_gt1_gen.full_n_reg ),
        .\fifo_depth_gt1_gen.mOutPtr_reg[0]_0 (\fifo_depth_gt1_gen.mOutPtr_reg[0] ),
        .icmp_ln30_reg_1119_pp0_iter26_reg(icmp_ln30_reg_1119_pp0_iter26_reg),
        .last_resp(last_resp),
        .wrsp_type(wrsp_type),
        .wrsp_valid(wrsp_valid));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_throttle
   (AWREADY_Dummy_1,
    out_TOP_WREADY,
    WVALID_Dummy_reg,
    E,
    m_axi_gmem1_AWVALID,
    Q,
    m_axi_gmem1_WVALID,
    WVALID_Dummy_reg_0,
    WVALID_Dummy_reg_1,
    WLAST_Dummy_reg,
    \data_p1_reg[67] ,
    SR,
    ap_clk,
    \strb_buf_reg[0] ,
    if_empty_n,
    WVALID_Dummy,
    AWVALID_Dummy,
    \fifo_depth_gt1_gen.dout_reg[36] ,
    m_axi_gmem1_AWREADY,
    m_axi_gmem1_WREADY,
    \bus_wide_gen.first_pad ,
    if_read6_out,
    in,
    \fifo_depth_gt1_gen.dout_reg[35] );
  output AWREADY_Dummy_1;
  output out_TOP_WREADY;
  output WVALID_Dummy_reg;
  output [0:0]E;
  output m_axi_gmem1_AWVALID;
  output [36:0]Q;
  output m_axi_gmem1_WVALID;
  output WVALID_Dummy_reg_0;
  output WVALID_Dummy_reg_1;
  output WLAST_Dummy_reg;
  output [65:0]\data_p1_reg[67] ;
  input [0:0]SR;
  input ap_clk;
  input \strb_buf_reg[0] ;
  input if_empty_n;
  input WVALID_Dummy;
  input AWVALID_Dummy;
  input \fifo_depth_gt1_gen.dout_reg[36] ;
  input m_axi_gmem1_AWREADY;
  input m_axi_gmem1_WREADY;
  input \bus_wide_gen.first_pad ;
  input if_read6_out;
  input [65:0]in;
  input [35:0]\fifo_depth_gt1_gen.dout_reg[35] ;

  wire AWREADY_Dummy_1;
  wire AWVALID_Dummy;
  wire [0:0]E;
  wire [36:0]Q;
  wire [0:0]SR;
  wire WLAST_Dummy_reg;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg;
  wire WVALID_Dummy_reg_0;
  wire WVALID_Dummy_reg_1;
  wire \aggressive_gen.data_fifo_n_3 ;
  wire \aggressive_gen.data_fifo_n_4 ;
  wire \aggressive_gen.data_fifo_n_43 ;
  wire \aggressive_gen.data_fifo_n_44 ;
  wire \aggressive_gen.data_fifo_n_45 ;
  wire \aggressive_gen.data_fifo_n_46 ;
  wire \aggressive_gen.data_fifo_n_47 ;
  wire \aggressive_gen.flying_req0 ;
  wire \aggressive_gen.flying_req_reg_n_0 ;
  wire \aggressive_gen.last_cnt[0]_i_1_n_0 ;
  wire [4:1]\aggressive_gen.last_cnt_reg ;
  wire [0:0]\aggressive_gen.last_cnt_reg__0 ;
  wire \aggressive_gen.req_fifo_n_10 ;
  wire \aggressive_gen.req_fifo_n_11 ;
  wire \aggressive_gen.req_fifo_n_12 ;
  wire \aggressive_gen.req_fifo_n_13 ;
  wire \aggressive_gen.req_fifo_n_14 ;
  wire \aggressive_gen.req_fifo_n_15 ;
  wire \aggressive_gen.req_fifo_n_16 ;
  wire \aggressive_gen.req_fifo_n_17 ;
  wire \aggressive_gen.req_fifo_n_18 ;
  wire \aggressive_gen.req_fifo_n_19 ;
  wire \aggressive_gen.req_fifo_n_2 ;
  wire \aggressive_gen.req_fifo_n_20 ;
  wire \aggressive_gen.req_fifo_n_21 ;
  wire \aggressive_gen.req_fifo_n_22 ;
  wire \aggressive_gen.req_fifo_n_23 ;
  wire \aggressive_gen.req_fifo_n_24 ;
  wire \aggressive_gen.req_fifo_n_25 ;
  wire \aggressive_gen.req_fifo_n_26 ;
  wire \aggressive_gen.req_fifo_n_27 ;
  wire \aggressive_gen.req_fifo_n_28 ;
  wire \aggressive_gen.req_fifo_n_29 ;
  wire \aggressive_gen.req_fifo_n_3 ;
  wire \aggressive_gen.req_fifo_n_30 ;
  wire \aggressive_gen.req_fifo_n_31 ;
  wire \aggressive_gen.req_fifo_n_32 ;
  wire \aggressive_gen.req_fifo_n_33 ;
  wire \aggressive_gen.req_fifo_n_34 ;
  wire \aggressive_gen.req_fifo_n_35 ;
  wire \aggressive_gen.req_fifo_n_36 ;
  wire \aggressive_gen.req_fifo_n_37 ;
  wire \aggressive_gen.req_fifo_n_38 ;
  wire \aggressive_gen.req_fifo_n_39 ;
  wire \aggressive_gen.req_fifo_n_4 ;
  wire \aggressive_gen.req_fifo_n_40 ;
  wire \aggressive_gen.req_fifo_n_41 ;
  wire \aggressive_gen.req_fifo_n_42 ;
  wire \aggressive_gen.req_fifo_n_43 ;
  wire \aggressive_gen.req_fifo_n_44 ;
  wire \aggressive_gen.req_fifo_n_45 ;
  wire \aggressive_gen.req_fifo_n_46 ;
  wire \aggressive_gen.req_fifo_n_47 ;
  wire \aggressive_gen.req_fifo_n_48 ;
  wire \aggressive_gen.req_fifo_n_49 ;
  wire \aggressive_gen.req_fifo_n_5 ;
  wire \aggressive_gen.req_fifo_n_50 ;
  wire \aggressive_gen.req_fifo_n_51 ;
  wire \aggressive_gen.req_fifo_n_52 ;
  wire \aggressive_gen.req_fifo_n_53 ;
  wire \aggressive_gen.req_fifo_n_54 ;
  wire \aggressive_gen.req_fifo_n_55 ;
  wire \aggressive_gen.req_fifo_n_56 ;
  wire \aggressive_gen.req_fifo_n_57 ;
  wire \aggressive_gen.req_fifo_n_58 ;
  wire \aggressive_gen.req_fifo_n_59 ;
  wire \aggressive_gen.req_fifo_n_6 ;
  wire \aggressive_gen.req_fifo_n_60 ;
  wire \aggressive_gen.req_fifo_n_61 ;
  wire \aggressive_gen.req_fifo_n_62 ;
  wire \aggressive_gen.req_fifo_n_63 ;
  wire \aggressive_gen.req_fifo_n_64 ;
  wire \aggressive_gen.req_fifo_n_65 ;
  wire \aggressive_gen.req_fifo_n_66 ;
  wire \aggressive_gen.req_fifo_n_67 ;
  wire \aggressive_gen.req_fifo_n_7 ;
  wire \aggressive_gen.req_fifo_n_8 ;
  wire \aggressive_gen.req_fifo_n_9 ;
  wire \aggressive_gen.rs_req_n_2 ;
  wire \aggressive_gen.rs_req_ready ;
  wire ap_clk;
  wire \bus_wide_gen.first_pad ;
  wire [65:0]\data_p1_reg[67] ;
  wire [35:0]\fifo_depth_gt1_gen.dout_reg[35] ;
  wire \fifo_depth_gt1_gen.dout_reg[36] ;
  wire if_empty_n;
  wire if_empty_n_0;
  wire if_read6_out;
  wire [65:0]in;
  wire m_axi_gmem1_AWREADY;
  wire m_axi_gmem1_AWVALID;
  wire m_axi_gmem1_WREADY;
  wire m_axi_gmem1_WVALID;
  wire out_TOP_WREADY;
  wire \strb_buf_reg[0] ;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_fifo__parameterized20 \aggressive_gen.data_fifo 
       (.D({\aggressive_gen.data_fifo_n_43 ,\aggressive_gen.data_fifo_n_44 ,\aggressive_gen.data_fifo_n_45 ,\aggressive_gen.data_fifo_n_46 }),
        .E(E),
        .Q({\aggressive_gen.last_cnt_reg ,\aggressive_gen.last_cnt_reg__0 }),
        .SR(SR),
        .WLAST_Dummy_reg(WLAST_Dummy_reg),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(WVALID_Dummy_reg),
        .WVALID_Dummy_reg_0(\aggressive_gen.data_fifo_n_47 ),
        .WVALID_Dummy_reg_1(WVALID_Dummy_reg_0),
        .WVALID_Dummy_reg_2(WVALID_Dummy_reg_1),
        .\aggressive_gen.flying_req_reg (\aggressive_gen.flying_req_reg_n_0 ),
        .\aggressive_gen.rs_req_ready (\aggressive_gen.rs_req_ready ),
        .ap_clk(ap_clk),
        .\bus_wide_gen.first_pad (\bus_wide_gen.first_pad ),
        .\data_p2_reg[2] (\aggressive_gen.rs_req_n_2 ),
        .dout_vld_reg_0(\aggressive_gen.data_fifo_n_3 ),
        .dout_vld_reg_1(\aggressive_gen.flying_req0 ),
        .\fifo_depth_gt1_gen.dout_reg[36] (\aggressive_gen.data_fifo_n_4 ),
        .\fifo_depth_gt1_gen.dout_reg[36]_0 (Q),
        .\fifo_depth_gt1_gen.full_n_reg_0 (out_TOP_WREADY),
        .if_empty_n(if_empty_n),
        .if_empty_n_0(if_empty_n_0),
        .if_read6_out(if_read6_out),
        .in({\fifo_depth_gt1_gen.dout_reg[36] ,\fifo_depth_gt1_gen.dout_reg[35] }),
        .m_axi_gmem1_WREADY(m_axi_gmem1_WREADY),
        .m_axi_gmem1_WVALID(m_axi_gmem1_WVALID),
        .\strb_buf_reg[0] (\strb_buf_reg[0] ));
  FDRE \aggressive_gen.flying_req_reg 
       (.C(ap_clk),
        .CE(1'b1),
        .D(\aggressive_gen.data_fifo_n_3 ),
        .Q(\aggressive_gen.flying_req_reg_n_0 ),
        .R(SR));
  LUT1 #(
    .INIT(2'h1)) 
    \aggressive_gen.last_cnt[0]_i_1 
       (.I0(\aggressive_gen.last_cnt_reg__0 ),
        .O(\aggressive_gen.last_cnt[0]_i_1_n_0 ));
  FDRE \aggressive_gen.last_cnt_reg[0] 
       (.C(ap_clk),
        .CE(\aggressive_gen.data_fifo_n_47 ),
        .D(\aggressive_gen.last_cnt[0]_i_1_n_0 ),
        .Q(\aggressive_gen.last_cnt_reg__0 ),
        .R(SR));
  FDRE \aggressive_gen.last_cnt_reg[1] 
       (.C(ap_clk),
        .CE(\aggressive_gen.data_fifo_n_47 ),
        .D(\aggressive_gen.data_fifo_n_46 ),
        .Q(\aggressive_gen.last_cnt_reg [1]),
        .R(SR));
  FDRE \aggressive_gen.last_cnt_reg[2] 
       (.C(ap_clk),
        .CE(\aggressive_gen.data_fifo_n_47 ),
        .D(\aggressive_gen.data_fifo_n_45 ),
        .Q(\aggressive_gen.last_cnt_reg [2]),
        .R(SR));
  FDRE \aggressive_gen.last_cnt_reg[3] 
       (.C(ap_clk),
        .CE(\aggressive_gen.data_fifo_n_47 ),
        .D(\aggressive_gen.data_fifo_n_44 ),
        .Q(\aggressive_gen.last_cnt_reg [3]),
        .R(SR));
  FDRE \aggressive_gen.last_cnt_reg[4] 
       (.C(ap_clk),
        .CE(\aggressive_gen.data_fifo_n_47 ),
        .D(\aggressive_gen.data_fifo_n_43 ),
        .Q(\aggressive_gen.last_cnt_reg [4]),
        .R(SR));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_fifo__parameterized18 \aggressive_gen.req_fifo 
       (.AWVALID_Dummy(AWVALID_Dummy),
        .Q({\aggressive_gen.req_fifo_n_2 ,\aggressive_gen.req_fifo_n_3 ,\aggressive_gen.req_fifo_n_4 ,\aggressive_gen.req_fifo_n_5 ,\aggressive_gen.req_fifo_n_6 ,\aggressive_gen.req_fifo_n_7 ,\aggressive_gen.req_fifo_n_8 ,\aggressive_gen.req_fifo_n_9 ,\aggressive_gen.req_fifo_n_10 ,\aggressive_gen.req_fifo_n_11 ,\aggressive_gen.req_fifo_n_12 ,\aggressive_gen.req_fifo_n_13 ,\aggressive_gen.req_fifo_n_14 ,\aggressive_gen.req_fifo_n_15 ,\aggressive_gen.req_fifo_n_16 ,\aggressive_gen.req_fifo_n_17 ,\aggressive_gen.req_fifo_n_18 ,\aggressive_gen.req_fifo_n_19 ,\aggressive_gen.req_fifo_n_20 ,\aggressive_gen.req_fifo_n_21 ,\aggressive_gen.req_fifo_n_22 ,\aggressive_gen.req_fifo_n_23 ,\aggressive_gen.req_fifo_n_24 ,\aggressive_gen.req_fifo_n_25 ,\aggressive_gen.req_fifo_n_26 ,\aggressive_gen.req_fifo_n_27 ,\aggressive_gen.req_fifo_n_28 ,\aggressive_gen.req_fifo_n_29 ,\aggressive_gen.req_fifo_n_30 ,\aggressive_gen.req_fifo_n_31 ,\aggressive_gen.req_fifo_n_32 ,\aggressive_gen.req_fifo_n_33 ,\aggressive_gen.req_fifo_n_34 ,\aggressive_gen.req_fifo_n_35 ,\aggressive_gen.req_fifo_n_36 ,\aggressive_gen.req_fifo_n_37 ,\aggressive_gen.req_fifo_n_38 ,\aggressive_gen.req_fifo_n_39 ,\aggressive_gen.req_fifo_n_40 ,\aggressive_gen.req_fifo_n_41 ,\aggressive_gen.req_fifo_n_42 ,\aggressive_gen.req_fifo_n_43 ,\aggressive_gen.req_fifo_n_44 ,\aggressive_gen.req_fifo_n_45 ,\aggressive_gen.req_fifo_n_46 ,\aggressive_gen.req_fifo_n_47 ,\aggressive_gen.req_fifo_n_48 ,\aggressive_gen.req_fifo_n_49 ,\aggressive_gen.req_fifo_n_50 ,\aggressive_gen.req_fifo_n_51 ,\aggressive_gen.req_fifo_n_52 ,\aggressive_gen.req_fifo_n_53 ,\aggressive_gen.req_fifo_n_54 ,\aggressive_gen.req_fifo_n_55 ,\aggressive_gen.req_fifo_n_56 ,\aggressive_gen.req_fifo_n_57 ,\aggressive_gen.req_fifo_n_58 ,\aggressive_gen.req_fifo_n_59 ,\aggressive_gen.req_fifo_n_60 ,\aggressive_gen.req_fifo_n_61 ,\aggressive_gen.req_fifo_n_62 ,\aggressive_gen.req_fifo_n_63 ,\aggressive_gen.req_fifo_n_64 ,\aggressive_gen.req_fifo_n_65 ,\aggressive_gen.req_fifo_n_66 ,\aggressive_gen.req_fifo_n_67 }),
        .SR(SR),
        .\aggressive_gen.rs_req_ready (\aggressive_gen.rs_req_ready ),
        .ap_clk(ap_clk),
        .\fifo_depth_gt1_gen.dout_reg[2] (\aggressive_gen.data_fifo_n_4 ),
        .\fifo_depth_gt1_gen.full_n_reg_0 (AWREADY_Dummy_1),
        .if_empty_n_0(if_empty_n_0),
        .in(in));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_reg_slice__parameterized4 \aggressive_gen.rs_req 
       (.D({\aggressive_gen.req_fifo_n_2 ,\aggressive_gen.req_fifo_n_3 ,\aggressive_gen.req_fifo_n_4 ,\aggressive_gen.req_fifo_n_5 ,\aggressive_gen.req_fifo_n_6 ,\aggressive_gen.req_fifo_n_7 ,\aggressive_gen.req_fifo_n_8 ,\aggressive_gen.req_fifo_n_9 ,\aggressive_gen.req_fifo_n_10 ,\aggressive_gen.req_fifo_n_11 ,\aggressive_gen.req_fifo_n_12 ,\aggressive_gen.req_fifo_n_13 ,\aggressive_gen.req_fifo_n_14 ,\aggressive_gen.req_fifo_n_15 ,\aggressive_gen.req_fifo_n_16 ,\aggressive_gen.req_fifo_n_17 ,\aggressive_gen.req_fifo_n_18 ,\aggressive_gen.req_fifo_n_19 ,\aggressive_gen.req_fifo_n_20 ,\aggressive_gen.req_fifo_n_21 ,\aggressive_gen.req_fifo_n_22 ,\aggressive_gen.req_fifo_n_23 ,\aggressive_gen.req_fifo_n_24 ,\aggressive_gen.req_fifo_n_25 ,\aggressive_gen.req_fifo_n_26 ,\aggressive_gen.req_fifo_n_27 ,\aggressive_gen.req_fifo_n_28 ,\aggressive_gen.req_fifo_n_29 ,\aggressive_gen.req_fifo_n_30 ,\aggressive_gen.req_fifo_n_31 ,\aggressive_gen.req_fifo_n_32 ,\aggressive_gen.req_fifo_n_33 ,\aggressive_gen.req_fifo_n_34 ,\aggressive_gen.req_fifo_n_35 ,\aggressive_gen.req_fifo_n_36 ,\aggressive_gen.req_fifo_n_37 ,\aggressive_gen.req_fifo_n_38 ,\aggressive_gen.req_fifo_n_39 ,\aggressive_gen.req_fifo_n_40 ,\aggressive_gen.req_fifo_n_41 ,\aggressive_gen.req_fifo_n_42 ,\aggressive_gen.req_fifo_n_43 ,\aggressive_gen.req_fifo_n_44 ,\aggressive_gen.req_fifo_n_45 ,\aggressive_gen.req_fifo_n_46 ,\aggressive_gen.req_fifo_n_47 ,\aggressive_gen.req_fifo_n_48 ,\aggressive_gen.req_fifo_n_49 ,\aggressive_gen.req_fifo_n_50 ,\aggressive_gen.req_fifo_n_51 ,\aggressive_gen.req_fifo_n_52 ,\aggressive_gen.req_fifo_n_53 ,\aggressive_gen.req_fifo_n_54 ,\aggressive_gen.req_fifo_n_55 ,\aggressive_gen.req_fifo_n_56 ,\aggressive_gen.req_fifo_n_57 ,\aggressive_gen.req_fifo_n_58 ,\aggressive_gen.req_fifo_n_59 ,\aggressive_gen.req_fifo_n_60 ,\aggressive_gen.req_fifo_n_61 ,\aggressive_gen.req_fifo_n_62 ,\aggressive_gen.req_fifo_n_63 ,\aggressive_gen.req_fifo_n_64 ,\aggressive_gen.req_fifo_n_65 ,\aggressive_gen.req_fifo_n_66 ,\aggressive_gen.req_fifo_n_67 }),
        .E(\aggressive_gen.flying_req0 ),
        .\FSM_sequential_state_reg[0]_0 (\aggressive_gen.data_fifo_n_4 ),
        .Q(\aggressive_gen.last_cnt_reg ),
        .SR(SR),
        .\aggressive_gen.last_cnt_reg[3] (\aggressive_gen.rs_req_n_2 ),
        .\aggressive_gen.rs_req_ready (\aggressive_gen.rs_req_ready ),
        .ap_clk(ap_clk),
        .\data_p1_reg[67]_0 (\data_p1_reg[67] ),
        .if_empty_n_0(if_empty_n_0),
        .m_axi_gmem1_AWREADY(m_axi_gmem1_AWREADY),
        .m_axi_gmem1_AWVALID(m_axi_gmem1_AWVALID));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_write
   (ap_rst_n_0,
    last_resp,
    AWREADY_Dummy,
    s_ready_t_reg,
    WVALID_Dummy_reg_0,
    m_axi_gmem1_AWVALID,
    E,
    \bus_wide_gen.data_valid_reg ,
    \bus_wide_gen.data_valid_reg_0 ,
    \bus_wide_gen.offset_valid_reg ,
    Q,
    m_axi_gmem1_WVALID,
    \state_reg[0] ,
    WVALID_Dummy_reg_1,
    \data_p1_reg[67] ,
    ap_clk,
    ap_rst_n,
    WVALID_Dummy,
    m_axi_gmem1_AWREADY,
    if_full_n,
    s_ready_t_reg_0,
    \bus_wide_gen.data_gen[3].data_buf_reg[31] ,
    p_0_in26_in,
    \bus_wide_gen.data_gen[1].data_buf_reg[15] ,
    \bus_wide_gen.len_cnt_buf[0]_i_4 ,
    m_axi_gmem1_WREADY,
    m_axi_gmem1_BVALID,
    wrsp_type,
    ursp_ready,
    \data_p2_reg[63] ,
    \data_p2_reg[81] ,
    \bus_wide_gen.first_pad ,
    load_p2,
    D,
    \strb_buf_reg[3]_0 );
  output ap_rst_n_0;
  output last_resp;
  output AWREADY_Dummy;
  output s_ready_t_reg;
  output WVALID_Dummy_reg_0;
  output m_axi_gmem1_AWVALID;
  output [0:0]E;
  output [0:0]\bus_wide_gen.data_valid_reg ;
  output [0:0]\bus_wide_gen.data_valid_reg_0 ;
  output \bus_wide_gen.offset_valid_reg ;
  output [36:0]Q;
  output m_axi_gmem1_WVALID;
  output [0:0]\state_reg[0] ;
  output WVALID_Dummy_reg_1;
  output [65:0]\data_p1_reg[67] ;
  input ap_clk;
  input ap_rst_n;
  input WVALID_Dummy;
  input m_axi_gmem1_AWREADY;
  input if_full_n;
  input s_ready_t_reg_0;
  input \bus_wide_gen.data_gen[3].data_buf_reg[31] ;
  input p_0_in26_in;
  input \bus_wide_gen.data_gen[1].data_buf_reg[15] ;
  input \bus_wide_gen.len_cnt_buf[0]_i_4 ;
  input m_axi_gmem1_WREADY;
  input m_axi_gmem1_BVALID;
  input wrsp_type;
  input ursp_ready;
  input [63:0]\data_p2_reg[63] ;
  input [7:0]\data_p2_reg[81] ;
  input \bus_wide_gen.first_pad ;
  input load_p2;
  input [31:0]D;
  input [3:0]\strb_buf_reg[3]_0 ;

  wire [63:2]AWADDR_Dummy;
  wire [3:0]AWLEN_Dummy;
  wire AWREADY_Dummy;
  wire AWREADY_Dummy_1;
  wire AWVALID_Dummy;
  wire [31:0]D;
  wire [0:0]E;
  wire [36:0]Q;
  wire WLAST_Dummy_reg_n_0;
  wire WVALID_Dummy;
  wire WVALID_Dummy_reg_0;
  wire WVALID_Dummy_reg_1;
  wire WVALID_Dummy_reg_n_0;
  wire ap_clk;
  wire ap_rst_n;
  wire ap_rst_n_0;
  wire \bus_wide_gen.data_gen[1].data_buf_reg[15] ;
  wire \bus_wide_gen.data_gen[3].data_buf_reg[31] ;
  wire [0:0]\bus_wide_gen.data_valid_reg ;
  wire [0:0]\bus_wide_gen.data_valid_reg_0 ;
  wire \bus_wide_gen.first_pad ;
  wire \bus_wide_gen.len_cnt_buf[0]_i_4 ;
  wire \bus_wide_gen.offset_valid_reg ;
  wire \data_buf_reg_n_0_[0] ;
  wire \data_buf_reg_n_0_[10] ;
  wire \data_buf_reg_n_0_[11] ;
  wire \data_buf_reg_n_0_[12] ;
  wire \data_buf_reg_n_0_[13] ;
  wire \data_buf_reg_n_0_[14] ;
  wire \data_buf_reg_n_0_[15] ;
  wire \data_buf_reg_n_0_[16] ;
  wire \data_buf_reg_n_0_[17] ;
  wire \data_buf_reg_n_0_[18] ;
  wire \data_buf_reg_n_0_[19] ;
  wire \data_buf_reg_n_0_[1] ;
  wire \data_buf_reg_n_0_[20] ;
  wire \data_buf_reg_n_0_[21] ;
  wire \data_buf_reg_n_0_[22] ;
  wire \data_buf_reg_n_0_[23] ;
  wire \data_buf_reg_n_0_[24] ;
  wire \data_buf_reg_n_0_[25] ;
  wire \data_buf_reg_n_0_[26] ;
  wire \data_buf_reg_n_0_[27] ;
  wire \data_buf_reg_n_0_[28] ;
  wire \data_buf_reg_n_0_[29] ;
  wire \data_buf_reg_n_0_[2] ;
  wire \data_buf_reg_n_0_[30] ;
  wire \data_buf_reg_n_0_[31] ;
  wire \data_buf_reg_n_0_[3] ;
  wire \data_buf_reg_n_0_[4] ;
  wire \data_buf_reg_n_0_[5] ;
  wire \data_buf_reg_n_0_[6] ;
  wire \data_buf_reg_n_0_[7] ;
  wire \data_buf_reg_n_0_[8] ;
  wire \data_buf_reg_n_0_[9] ;
  wire [65:0]\data_p1_reg[67] ;
  wire [63:0]\data_p2_reg[63] ;
  wire [7:0]\data_p2_reg[81] ;
  wire empty_n;
  wire fifo_burst_n_2;
  wire fifo_resp_n_2;
  wire if_empty_n;
  wire if_full_n;
  wire if_full_n_0;
  wire if_read6_out;
  wire last_resp;
  wire \len_cnt[7]_i_3_n_0 ;
  wire [7:0]len_cnt_reg;
  wire load_p2;
  wire m_axi_gmem1_AWREADY;
  wire m_axi_gmem1_AWVALID;
  wire m_axi_gmem1_BVALID;
  wire m_axi_gmem1_WREADY;
  wire m_axi_gmem1_WVALID;
  wire ost_ctrl_info;
  wire [3:0]ost_ctrl_len;
  wire ost_resp_ready;
  wire out_TOP_WREADY;
  wire p_0_in26_in;
  wire [7:0]plusOp;
  wire re;
  wire s_ready_t_reg;
  wire s_ready_t_reg_0;
  wire [0:0]\state_reg[0] ;
  wire [3:0]strb_buf;
  wire [3:0]\strb_buf_reg[3]_0 ;
  wire ursp_ready;
  wire we;
  wire wreq_burst_conv_n_70;
  wire wreq_burst_conv_n_72;
  wire wreq_throttl_n_3;
  wire wreq_throttl_n_44;
  wire wreq_throttl_n_45;
  wire wrsp_type;

  FDRE WLAST_Dummy_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(wreq_throttl_n_45),
        .Q(WLAST_Dummy_reg_n_0),
        .R(ap_rst_n_0));
  FDRE WVALID_Dummy_reg
       (.C(ap_clk),
        .CE(1'b1),
        .D(wreq_throttl_n_44),
        .Q(WVALID_Dummy_reg_n_0),
        .R(ap_rst_n_0));
  FDRE \data_buf_reg[0] 
       (.C(ap_clk),
        .CE(wreq_throttl_n_3),
        .D(D[0]),
        .Q(\data_buf_reg_n_0_[0] ),
        .R(ap_rst_n_0));
  FDRE \data_buf_reg[10] 
       (.C(ap_clk),
        .CE(wreq_throttl_n_3),
        .D(D[10]),
        .Q(\data_buf_reg_n_0_[10] ),
        .R(ap_rst_n_0));
  FDRE \data_buf_reg[11] 
       (.C(ap_clk),
        .CE(wreq_throttl_n_3),
        .D(D[11]),
        .Q(\data_buf_reg_n_0_[11] ),
        .R(ap_rst_n_0));
  FDRE \data_buf_reg[12] 
       (.C(ap_clk),
        .CE(wreq_throttl_n_3),
        .D(D[12]),
        .Q(\data_buf_reg_n_0_[12] ),
        .R(ap_rst_n_0));
  FDRE \data_buf_reg[13] 
       (.C(ap_clk),
        .CE(wreq_throttl_n_3),
        .D(D[13]),
        .Q(\data_buf_reg_n_0_[13] ),
        .R(ap_rst_n_0));
  FDRE \data_buf_reg[14] 
       (.C(ap_clk),
        .CE(wreq_throttl_n_3),
        .D(D[14]),
        .Q(\data_buf_reg_n_0_[14] ),
        .R(ap_rst_n_0));
  FDRE \data_buf_reg[15] 
       (.C(ap_clk),
        .CE(wreq_throttl_n_3),
        .D(D[15]),
        .Q(\data_buf_reg_n_0_[15] ),
        .R(ap_rst_n_0));
  FDRE \data_buf_reg[16] 
       (.C(ap_clk),
        .CE(wreq_throttl_n_3),
        .D(D[16]),
        .Q(\data_buf_reg_n_0_[16] ),
        .R(ap_rst_n_0));
  FDRE \data_buf_reg[17] 
       (.C(ap_clk),
        .CE(wreq_throttl_n_3),
        .D(D[17]),
        .Q(\data_buf_reg_n_0_[17] ),
        .R(ap_rst_n_0));
  FDRE \data_buf_reg[18] 
       (.C(ap_clk),
        .CE(wreq_throttl_n_3),
        .D(D[18]),
        .Q(\data_buf_reg_n_0_[18] ),
        .R(ap_rst_n_0));
  FDRE \data_buf_reg[19] 
       (.C(ap_clk),
        .CE(wreq_throttl_n_3),
        .D(D[19]),
        .Q(\data_buf_reg_n_0_[19] ),
        .R(ap_rst_n_0));
  FDRE \data_buf_reg[1] 
       (.C(ap_clk),
        .CE(wreq_throttl_n_3),
        .D(D[1]),
        .Q(\data_buf_reg_n_0_[1] ),
        .R(ap_rst_n_0));
  FDRE \data_buf_reg[20] 
       (.C(ap_clk),
        .CE(wreq_throttl_n_3),
        .D(D[20]),
        .Q(\data_buf_reg_n_0_[20] ),
        .R(ap_rst_n_0));
  FDRE \data_buf_reg[21] 
       (.C(ap_clk),
        .CE(wreq_throttl_n_3),
        .D(D[21]),
        .Q(\data_buf_reg_n_0_[21] ),
        .R(ap_rst_n_0));
  FDRE \data_buf_reg[22] 
       (.C(ap_clk),
        .CE(wreq_throttl_n_3),
        .D(D[22]),
        .Q(\data_buf_reg_n_0_[22] ),
        .R(ap_rst_n_0));
  FDRE \data_buf_reg[23] 
       (.C(ap_clk),
        .CE(wreq_throttl_n_3),
        .D(D[23]),
        .Q(\data_buf_reg_n_0_[23] ),
        .R(ap_rst_n_0));
  FDRE \data_buf_reg[24] 
       (.C(ap_clk),
        .CE(wreq_throttl_n_3),
        .D(D[24]),
        .Q(\data_buf_reg_n_0_[24] ),
        .R(ap_rst_n_0));
  FDRE \data_buf_reg[25] 
       (.C(ap_clk),
        .CE(wreq_throttl_n_3),
        .D(D[25]),
        .Q(\data_buf_reg_n_0_[25] ),
        .R(ap_rst_n_0));
  FDRE \data_buf_reg[26] 
       (.C(ap_clk),
        .CE(wreq_throttl_n_3),
        .D(D[26]),
        .Q(\data_buf_reg_n_0_[26] ),
        .R(ap_rst_n_0));
  FDRE \data_buf_reg[27] 
       (.C(ap_clk),
        .CE(wreq_throttl_n_3),
        .D(D[27]),
        .Q(\data_buf_reg_n_0_[27] ),
        .R(ap_rst_n_0));
  FDRE \data_buf_reg[28] 
       (.C(ap_clk),
        .CE(wreq_throttl_n_3),
        .D(D[28]),
        .Q(\data_buf_reg_n_0_[28] ),
        .R(ap_rst_n_0));
  FDRE \data_buf_reg[29] 
       (.C(ap_clk),
        .CE(wreq_throttl_n_3),
        .D(D[29]),
        .Q(\data_buf_reg_n_0_[29] ),
        .R(ap_rst_n_0));
  FDRE \data_buf_reg[2] 
       (.C(ap_clk),
        .CE(wreq_throttl_n_3),
        .D(D[2]),
        .Q(\data_buf_reg_n_0_[2] ),
        .R(ap_rst_n_0));
  FDRE \data_buf_reg[30] 
       (.C(ap_clk),
        .CE(wreq_throttl_n_3),
        .D(D[30]),
        .Q(\data_buf_reg_n_0_[30] ),
        .R(ap_rst_n_0));
  FDRE \data_buf_reg[31] 
       (.C(ap_clk),
        .CE(wreq_throttl_n_3),
        .D(D[31]),
        .Q(\data_buf_reg_n_0_[31] ),
        .R(ap_rst_n_0));
  FDRE \data_buf_reg[3] 
       (.C(ap_clk),
        .CE(wreq_throttl_n_3),
        .D(D[3]),
        .Q(\data_buf_reg_n_0_[3] ),
        .R(ap_rst_n_0));
  FDRE \data_buf_reg[4] 
       (.C(ap_clk),
        .CE(wreq_throttl_n_3),
        .D(D[4]),
        .Q(\data_buf_reg_n_0_[4] ),
        .R(ap_rst_n_0));
  FDRE \data_buf_reg[5] 
       (.C(ap_clk),
        .CE(wreq_throttl_n_3),
        .D(D[5]),
        .Q(\data_buf_reg_n_0_[5] ),
        .R(ap_rst_n_0));
  FDRE \data_buf_reg[6] 
       (.C(ap_clk),
        .CE(wreq_throttl_n_3),
        .D(D[6]),
        .Q(\data_buf_reg_n_0_[6] ),
        .R(ap_rst_n_0));
  FDRE \data_buf_reg[7] 
       (.C(ap_clk),
        .CE(wreq_throttl_n_3),
        .D(D[7]),
        .Q(\data_buf_reg_n_0_[7] ),
        .R(ap_rst_n_0));
  FDRE \data_buf_reg[8] 
       (.C(ap_clk),
        .CE(wreq_throttl_n_3),
        .D(D[8]),
        .Q(\data_buf_reg_n_0_[8] ),
        .R(ap_rst_n_0));
  FDRE \data_buf_reg[9] 
       (.C(ap_clk),
        .CE(wreq_throttl_n_3),
        .D(D[9]),
        .Q(\data_buf_reg_n_0_[9] ),
        .R(ap_rst_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_fifo__parameterized16 fifo_burst
       (.E(empty_n),
        .Q(len_cnt_reg),
        .SR(ap_rst_n_0),
        .WVALID_Dummy(WVALID_Dummy),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .ap_rst_n_0(fifo_burst_n_2),
        .\bus_wide_gen.data_gen[1].data_buf_reg[15] (\bus_wide_gen.data_gen[1].data_buf_reg[15] ),
        .\bus_wide_gen.data_gen[3].data_buf_reg[31] (WVALID_Dummy_reg_n_0),
        .\bus_wide_gen.data_gen[3].data_buf_reg[31]_0 (\bus_wide_gen.data_gen[3].data_buf_reg[31] ),
        .\bus_wide_gen.data_valid_reg (E),
        .\bus_wide_gen.data_valid_reg_0 (\bus_wide_gen.data_valid_reg ),
        .\bus_wide_gen.data_valid_reg_1 (\bus_wide_gen.data_valid_reg_0 ),
        .\bus_wide_gen.len_cnt_buf[0]_i_4 (\bus_wide_gen.len_cnt_buf[0]_i_4 ),
        .\bus_wide_gen.offset_valid_reg (\bus_wide_gen.offset_valid_reg ),
        .\fifo_depth_gt1_gen.dout_reg[3] (wreq_throttl_n_3),
        .\fifo_depth_gt1_gen.mOutPtr_reg[4]_0 (wreq_burst_conv_n_72),
        .if_empty_n(if_empty_n),
        .if_full_n_0(if_full_n_0),
        .if_read6_out(if_read6_out),
        .in(ost_ctrl_len),
        .out_TOP_WREADY(out_TOP_WREADY),
        .p_0_in26_in(p_0_in26_in),
        .re(re),
        .we(we));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_fifo__parameterized10_11 fifo_resp
       (.AWREADY_Dummy_1(AWREADY_Dummy_1),
        .AWVALID_Dummy(AWVALID_Dummy),
        .Q(\state_reg[0] ),
        .SR(ap_rst_n_0),
        .ap_clk(ap_clk),
        .dout_vld_reg_0(fifo_resp_n_2),
        .\fifo_depth_gt1_gen.dout_reg[0] (last_resp),
        .\fifo_depth_gt1_gen.mOutPtr_reg[0]_0 (wreq_burst_conv_n_70),
        .if_full_n_0(if_full_n_0),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_resp_ready(ost_resp_ready),
        .ursp_ready(ursp_ready),
        .we(we),
        .wrsp_type(wrsp_type));
  LUT1 #(
    .INIT(2'h1)) 
    \len_cnt[0]_i_1 
       (.I0(len_cnt_reg[0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \len_cnt[1]_i_1 
       (.I0(len_cnt_reg[0]),
        .I1(len_cnt_reg[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \len_cnt[2]_i_1 
       (.I0(len_cnt_reg[2]),
        .I1(len_cnt_reg[1]),
        .I2(len_cnt_reg[0]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \len_cnt[3]_i_1 
       (.I0(len_cnt_reg[3]),
        .I1(len_cnt_reg[2]),
        .I2(len_cnt_reg[0]),
        .I3(len_cnt_reg[1]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \len_cnt[4]_i_1 
       (.I0(len_cnt_reg[4]),
        .I1(len_cnt_reg[1]),
        .I2(len_cnt_reg[0]),
        .I3(len_cnt_reg[2]),
        .I4(len_cnt_reg[3]),
        .O(plusOp[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \len_cnt[5]_i_1 
       (.I0(len_cnt_reg[5]),
        .I1(len_cnt_reg[3]),
        .I2(len_cnt_reg[2]),
        .I3(len_cnt_reg[0]),
        .I4(len_cnt_reg[1]),
        .I5(len_cnt_reg[4]),
        .O(plusOp[5]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \len_cnt[6]_i_1 
       (.I0(len_cnt_reg[6]),
        .I1(\len_cnt[7]_i_3_n_0 ),
        .O(plusOp[6]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \len_cnt[7]_i_2 
       (.I0(len_cnt_reg[7]),
        .I1(\len_cnt[7]_i_3_n_0 ),
        .I2(len_cnt_reg[6]),
        .O(plusOp[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \len_cnt[7]_i_3 
       (.I0(len_cnt_reg[5]),
        .I1(len_cnt_reg[3]),
        .I2(len_cnt_reg[2]),
        .I3(len_cnt_reg[0]),
        .I4(len_cnt_reg[1]),
        .I5(len_cnt_reg[4]),
        .O(\len_cnt[7]_i_3_n_0 ));
  FDRE \len_cnt_reg[0] 
       (.C(ap_clk),
        .CE(wreq_throttl_n_3),
        .D(plusOp[0]),
        .Q(len_cnt_reg[0]),
        .R(fifo_burst_n_2));
  FDRE \len_cnt_reg[1] 
       (.C(ap_clk),
        .CE(wreq_throttl_n_3),
        .D(plusOp[1]),
        .Q(len_cnt_reg[1]),
        .R(fifo_burst_n_2));
  FDRE \len_cnt_reg[2] 
       (.C(ap_clk),
        .CE(wreq_throttl_n_3),
        .D(plusOp[2]),
        .Q(len_cnt_reg[2]),
        .R(fifo_burst_n_2));
  FDRE \len_cnt_reg[3] 
       (.C(ap_clk),
        .CE(wreq_throttl_n_3),
        .D(plusOp[3]),
        .Q(len_cnt_reg[3]),
        .R(fifo_burst_n_2));
  FDRE \len_cnt_reg[4] 
       (.C(ap_clk),
        .CE(wreq_throttl_n_3),
        .D(plusOp[4]),
        .Q(len_cnt_reg[4]),
        .R(fifo_burst_n_2));
  FDRE \len_cnt_reg[5] 
       (.C(ap_clk),
        .CE(wreq_throttl_n_3),
        .D(plusOp[5]),
        .Q(len_cnt_reg[5]),
        .R(fifo_burst_n_2));
  FDRE \len_cnt_reg[6] 
       (.C(ap_clk),
        .CE(wreq_throttl_n_3),
        .D(plusOp[6]),
        .Q(len_cnt_reg[6]),
        .R(fifo_burst_n_2));
  FDRE \len_cnt_reg[7] 
       (.C(ap_clk),
        .CE(wreq_throttl_n_3),
        .D(plusOp[7]),
        .Q(len_cnt_reg[7]),
        .R(fifo_burst_n_2));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_reg_slice__parameterized6 rs_resp
       (.Q(\state_reg[0] ),
        .SR(ap_rst_n_0),
        .ap_clk(ap_clk),
        .m_axi_gmem1_BVALID(m_axi_gmem1_BVALID),
        .s_ready_t_reg_0(s_ready_t_reg),
        .s_ready_t_reg_1(fifo_resp_n_2));
  FDRE \strb_buf_reg[0] 
       (.C(ap_clk),
        .CE(wreq_throttl_n_3),
        .D(\strb_buf_reg[3]_0 [0]),
        .Q(strb_buf[0]),
        .R(ap_rst_n_0));
  FDRE \strb_buf_reg[1] 
       (.C(ap_clk),
        .CE(wreq_throttl_n_3),
        .D(\strb_buf_reg[3]_0 [1]),
        .Q(strb_buf[1]),
        .R(ap_rst_n_0));
  FDRE \strb_buf_reg[2] 
       (.C(ap_clk),
        .CE(wreq_throttl_n_3),
        .D(\strb_buf_reg[3]_0 [2]),
        .Q(strb_buf[2]),
        .R(ap_rst_n_0));
  FDRE \strb_buf_reg[3] 
       (.C(ap_clk),
        .CE(wreq_throttl_n_3),
        .D(\strb_buf_reg[3]_0 [3]),
        .Q(strb_buf[3]),
        .R(ap_rst_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_burst_converter wreq_burst_conv
       (.AWREADY_Dummy_1(AWREADY_Dummy_1),
        .AWVALID_Dummy(AWVALID_Dummy),
        .D({\data_p2_reg[81] ,\data_p2_reg[63] }),
        .E(empty_n),
        .SR(ap_rst_n_0),
        .ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .\could_multi_bursts.sect_handling_reg_0 (wreq_burst_conv_n_70),
        .\fifo_depth_gt1_gen.full_n_reg (wreq_burst_conv_n_72),
        .if_full_n(if_full_n),
        .if_full_n_0(if_full_n_0),
        .in({AWLEN_Dummy,AWADDR_Dummy}),
        .load_p2(load_p2),
        .ost_ctrl_info(ost_ctrl_info),
        .ost_resp_ready(ost_resp_ready),
        .re(re),
        .s_ready_t_reg(AWREADY_Dummy),
        .s_ready_t_reg_0(s_ready_t_reg_0),
        .\sect_len_buf_reg[3]_0 (ost_ctrl_len),
        .we(we));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_gmem1_m_axi_throttle wreq_throttl
       (.AWREADY_Dummy_1(AWREADY_Dummy_1),
        .AWVALID_Dummy(AWVALID_Dummy),
        .E(wreq_throttl_n_3),
        .Q(Q),
        .SR(ap_rst_n_0),
        .WLAST_Dummy_reg(wreq_throttl_n_45),
        .WVALID_Dummy(WVALID_Dummy),
        .WVALID_Dummy_reg(WVALID_Dummy_reg_0),
        .WVALID_Dummy_reg_0(WVALID_Dummy_reg_1),
        .WVALID_Dummy_reg_1(wreq_throttl_n_44),
        .ap_clk(ap_clk),
        .\bus_wide_gen.first_pad (\bus_wide_gen.first_pad ),
        .\data_p1_reg[67] (\data_p1_reg[67] ),
        .\fifo_depth_gt1_gen.dout_reg[35] ({strb_buf,\data_buf_reg_n_0_[31] ,\data_buf_reg_n_0_[30] ,\data_buf_reg_n_0_[29] ,\data_buf_reg_n_0_[28] ,\data_buf_reg_n_0_[27] ,\data_buf_reg_n_0_[26] ,\data_buf_reg_n_0_[25] ,\data_buf_reg_n_0_[24] ,\data_buf_reg_n_0_[23] ,\data_buf_reg_n_0_[22] ,\data_buf_reg_n_0_[21] ,\data_buf_reg_n_0_[20] ,\data_buf_reg_n_0_[19] ,\data_buf_reg_n_0_[18] ,\data_buf_reg_n_0_[17] ,\data_buf_reg_n_0_[16] ,\data_buf_reg_n_0_[15] ,\data_buf_reg_n_0_[14] ,\data_buf_reg_n_0_[13] ,\data_buf_reg_n_0_[12] ,\data_buf_reg_n_0_[11] ,\data_buf_reg_n_0_[10] ,\data_buf_reg_n_0_[9] ,\data_buf_reg_n_0_[8] ,\data_buf_reg_n_0_[7] ,\data_buf_reg_n_0_[6] ,\data_buf_reg_n_0_[5] ,\data_buf_reg_n_0_[4] ,\data_buf_reg_n_0_[3] ,\data_buf_reg_n_0_[2] ,\data_buf_reg_n_0_[1] ,\data_buf_reg_n_0_[0] }),
        .\fifo_depth_gt1_gen.dout_reg[36] (WLAST_Dummy_reg_n_0),
        .if_empty_n(if_empty_n),
        .if_read6_out(if_read6_out),
        .in({AWLEN_Dummy,AWADDR_Dummy}),
        .m_axi_gmem1_AWREADY(m_axi_gmem1_AWREADY),
        .m_axi_gmem1_AWVALID(m_axi_gmem1_AWVALID),
        .m_axi_gmem1_WREADY(m_axi_gmem1_WREADY),
        .m_axi_gmem1_WVALID(m_axi_gmem1_WVALID),
        .out_TOP_WREADY(out_TOP_WREADY),
        .\strb_buf_reg[0] (WVALID_Dummy_reg_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_linebuf_3_RAM_AUTO_1R1W
   (\linebuf_1_addr_reg_1214_pp0_iter14_reg_reg[4] ,
    \linebuf_1_addr_reg_1214_pp0_iter14_reg_reg[5] ,
    \q0_reg[7]_0 ,
    ap_clk,
    Q,
    \q0_reg[7]_1 ,
    \q0_reg[6]_0 ,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    and_ln40_reg_1145_pp0_iter14_reg,
    \q0_reg[0]_3 ,
    E);
  output \linebuf_1_addr_reg_1214_pp0_iter14_reg_reg[4] ;
  output \linebuf_1_addr_reg_1214_pp0_iter14_reg_reg[5] ;
  output [7:0]\q0_reg[7]_0 ;
  input ap_clk;
  input [7:0]Q;
  input \q0_reg[7]_1 ;
  input \q0_reg[6]_0 ;
  input [5:0]\q0_reg[0]_0 ;
  input [5:0]\q0_reg[0]_1 ;
  input [1:0]\q0_reg[0]_2 ;
  input and_ln40_reg_1145_pp0_iter14_reg;
  input [5:0]\q0_reg[0]_3 ;
  input [0:0]E;

  wire [0:0]E;
  wire [7:0]Q;
  wire and_ln40_reg_1145_pp0_iter14_reg;
  wire ap_clk;
  wire \linebuf_1_addr_reg_1214_pp0_iter14_reg_reg[4] ;
  wire \linebuf_1_addr_reg_1214_pp0_iter14_reg_reg[5] ;
  wire [7:0]q00;
  wire [5:0]\q0_reg[0]_0 ;
  wire [5:0]\q0_reg[0]_1 ;
  wire [1:0]\q0_reg[0]_2 ;
  wire [5:0]\q0_reg[0]_3 ;
  wire \q0_reg[6]_0 ;
  wire [7:0]\q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire ram_reg_0_15_0_0__0_n_0;
  wire ram_reg_0_15_0_0__1_n_0;
  wire ram_reg_0_15_0_0__2_n_0;
  wire ram_reg_0_15_0_0__3_n_0;
  wire ram_reg_0_15_0_0__4_n_0;
  wire ram_reg_0_15_0_0__5_n_0;
  wire ram_reg_0_15_0_0__6_n_0;
  wire ram_reg_0_15_0_0_n_0;
  wire ram_reg_0_31_0_0__0_n_0;
  wire ram_reg_0_31_0_0__1_n_0;
  wire ram_reg_0_31_0_0__2_n_0;
  wire ram_reg_0_31_0_0__3_n_0;
  wire ram_reg_0_31_0_0__4_n_0;
  wire ram_reg_0_31_0_0__5_n_0;
  wire ram_reg_0_31_0_0__6_n_0;
  wire ram_reg_0_31_0_0_i_2__4_n_0;
  wire ram_reg_0_31_0_0_i_3__4_n_0;
  wire ram_reg_0_31_0_0_i_4__4_n_0;
  wire ram_reg_0_31_0_0_i_5__4_n_0;
  wire ram_reg_0_31_0_0_n_0;

  LUT4 #(
    .INIT(16'h2F20)) 
    \q0[0]_i_1__2 
       (.I0(ram_reg_0_15_0_0_n_0),
        .I1(\linebuf_1_addr_reg_1214_pp0_iter14_reg_reg[4] ),
        .I2(\linebuf_1_addr_reg_1214_pp0_iter14_reg_reg[5] ),
        .I3(ram_reg_0_31_0_0_n_0),
        .O(q00[0]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q0[1]_i_1__2 
       (.I0(ram_reg_0_15_0_0__0_n_0),
        .I1(\linebuf_1_addr_reg_1214_pp0_iter14_reg_reg[4] ),
        .I2(\linebuf_1_addr_reg_1214_pp0_iter14_reg_reg[5] ),
        .I3(ram_reg_0_31_0_0__0_n_0),
        .O(q00[1]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q0[2]_i_1__2 
       (.I0(ram_reg_0_15_0_0__1_n_0),
        .I1(\linebuf_1_addr_reg_1214_pp0_iter14_reg_reg[4] ),
        .I2(\linebuf_1_addr_reg_1214_pp0_iter14_reg_reg[5] ),
        .I3(ram_reg_0_31_0_0__1_n_0),
        .O(q00[2]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q0[3]_i_1__2 
       (.I0(ram_reg_0_15_0_0__2_n_0),
        .I1(\linebuf_1_addr_reg_1214_pp0_iter14_reg_reg[4] ),
        .I2(\linebuf_1_addr_reg_1214_pp0_iter14_reg_reg[5] ),
        .I3(ram_reg_0_31_0_0__2_n_0),
        .O(q00[3]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q0[4]_i_1__2 
       (.I0(ram_reg_0_15_0_0__3_n_0),
        .I1(\linebuf_1_addr_reg_1214_pp0_iter14_reg_reg[4] ),
        .I2(\linebuf_1_addr_reg_1214_pp0_iter14_reg_reg[5] ),
        .I3(ram_reg_0_31_0_0__3_n_0),
        .O(q00[4]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q0[5]_i_1__2 
       (.I0(ram_reg_0_15_0_0__4_n_0),
        .I1(\linebuf_1_addr_reg_1214_pp0_iter14_reg_reg[4] ),
        .I2(\linebuf_1_addr_reg_1214_pp0_iter14_reg_reg[5] ),
        .I3(ram_reg_0_31_0_0__4_n_0),
        .O(q00[5]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q0[6]_i_1__2 
       (.I0(ram_reg_0_15_0_0__5_n_0),
        .I1(\linebuf_1_addr_reg_1214_pp0_iter14_reg_reg[4] ),
        .I2(\linebuf_1_addr_reg_1214_pp0_iter14_reg_reg[5] ),
        .I3(ram_reg_0_31_0_0__5_n_0),
        .O(q00[6]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q0[7]_i_2__2 
       (.I0(ram_reg_0_15_0_0__6_n_0),
        .I1(\linebuf_1_addr_reg_1214_pp0_iter14_reg_reg[4] ),
        .I2(\linebuf_1_addr_reg_1214_pp0_iter14_reg_reg[5] ),
        .I3(ram_reg_0_31_0_0__6_n_0),
        .O(q00[7]));
  LUT6 #(
    .INIT(64'hAFCAAAAAA0CAAAAA)) 
    \q0[7]_i_3__1 
       (.I0(\q0_reg[0]_0 [5]),
        .I1(\q0_reg[0]_1 [5]),
        .I2(\q0_reg[0]_2 [1]),
        .I3(\q0_reg[0]_2 [0]),
        .I4(and_ln40_reg_1145_pp0_iter14_reg),
        .I5(\q0_reg[0]_3 [5]),
        .O(\linebuf_1_addr_reg_1214_pp0_iter14_reg_reg[5] ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[0]),
        .Q(\q0_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[1]),
        .Q(\q0_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[2]),
        .Q(\q0_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[3]),
        .Q(\q0_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[4]),
        .Q(\q0_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[5]),
        .Q(\q0_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[6]),
        .Q(\q0_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[7]),
        .Q(\q0_reg[7]_0 [7]),
        .R(1'b0));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_3_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "42" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(ram_reg_0_31_0_0_i_2__4_n_0),
        .A1(ram_reg_0_31_0_0_i_3__4_n_0),
        .A2(ram_reg_0_31_0_0_i_4__4_n_0),
        .A3(ram_reg_0_31_0_0_i_5__4_n_0),
        .A4(1'b0),
        .D(Q[0]),
        .O(ram_reg_0_15_0_0_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[6]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_3_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "42" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__0
       (.A0(ram_reg_0_31_0_0_i_2__4_n_0),
        .A1(ram_reg_0_31_0_0_i_3__4_n_0),
        .A2(ram_reg_0_31_0_0_i_4__4_n_0),
        .A3(ram_reg_0_31_0_0_i_5__4_n_0),
        .A4(1'b0),
        .D(Q[1]),
        .O(ram_reg_0_15_0_0__0_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[6]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_3_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "42" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__1
       (.A0(ram_reg_0_31_0_0_i_2__4_n_0),
        .A1(ram_reg_0_31_0_0_i_3__4_n_0),
        .A2(ram_reg_0_31_0_0_i_4__4_n_0),
        .A3(ram_reg_0_31_0_0_i_5__4_n_0),
        .A4(1'b0),
        .D(Q[2]),
        .O(ram_reg_0_15_0_0__1_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[6]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_3_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "42" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__2
       (.A0(ram_reg_0_31_0_0_i_2__4_n_0),
        .A1(ram_reg_0_31_0_0_i_3__4_n_0),
        .A2(ram_reg_0_31_0_0_i_4__4_n_0),
        .A3(ram_reg_0_31_0_0_i_5__4_n_0),
        .A4(1'b0),
        .D(Q[3]),
        .O(ram_reg_0_15_0_0__2_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[6]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_3_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "42" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__3
       (.A0(ram_reg_0_31_0_0_i_2__4_n_0),
        .A1(ram_reg_0_31_0_0_i_3__4_n_0),
        .A2(ram_reg_0_31_0_0_i_4__4_n_0),
        .A3(ram_reg_0_31_0_0_i_5__4_n_0),
        .A4(1'b0),
        .D(Q[4]),
        .O(ram_reg_0_15_0_0__3_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[6]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_3_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "42" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__4
       (.A0(ram_reg_0_31_0_0_i_2__4_n_0),
        .A1(ram_reg_0_31_0_0_i_3__4_n_0),
        .A2(ram_reg_0_31_0_0_i_4__4_n_0),
        .A3(ram_reg_0_31_0_0_i_5__4_n_0),
        .A4(1'b0),
        .D(Q[5]),
        .O(ram_reg_0_15_0_0__4_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[6]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_3_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "42" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__5
       (.A0(ram_reg_0_31_0_0_i_2__4_n_0),
        .A1(ram_reg_0_31_0_0_i_3__4_n_0),
        .A2(ram_reg_0_31_0_0_i_4__4_n_0),
        .A3(ram_reg_0_31_0_0_i_5__4_n_0),
        .A4(1'b0),
        .D(Q[6]),
        .O(ram_reg_0_15_0_0__5_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[6]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_3_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "42" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__6
       (.A0(ram_reg_0_31_0_0_i_2__4_n_0),
        .A1(ram_reg_0_31_0_0_i_3__4_n_0),
        .A2(ram_reg_0_31_0_0_i_4__4_n_0),
        .A3(ram_reg_0_31_0_0_i_5__4_n_0),
        .A4(1'b0),
        .D(Q[7]),
        .O(ram_reg_0_15_0_0__6_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[6]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_3_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S ram_reg_0_31_0_0
       (.A0(ram_reg_0_31_0_0_i_2__4_n_0),
        .A1(ram_reg_0_31_0_0_i_3__4_n_0),
        .A2(ram_reg_0_31_0_0_i_4__4_n_0),
        .A3(ram_reg_0_31_0_0_i_5__4_n_0),
        .A4(\linebuf_1_addr_reg_1214_pp0_iter14_reg_reg[4] ),
        .D(Q[0]),
        .O(ram_reg_0_31_0_0_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_1 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_3_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S ram_reg_0_31_0_0__0
       (.A0(ram_reg_0_31_0_0_i_2__4_n_0),
        .A1(ram_reg_0_31_0_0_i_3__4_n_0),
        .A2(ram_reg_0_31_0_0_i_4__4_n_0),
        .A3(ram_reg_0_31_0_0_i_5__4_n_0),
        .A4(\linebuf_1_addr_reg_1214_pp0_iter14_reg_reg[4] ),
        .D(Q[1]),
        .O(ram_reg_0_31_0_0__0_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_1 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_3_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S ram_reg_0_31_0_0__1
       (.A0(ram_reg_0_31_0_0_i_2__4_n_0),
        .A1(ram_reg_0_31_0_0_i_3__4_n_0),
        .A2(ram_reg_0_31_0_0_i_4__4_n_0),
        .A3(ram_reg_0_31_0_0_i_5__4_n_0),
        .A4(\linebuf_1_addr_reg_1214_pp0_iter14_reg_reg[4] ),
        .D(Q[2]),
        .O(ram_reg_0_31_0_0__1_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_1 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_3_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S ram_reg_0_31_0_0__2
       (.A0(ram_reg_0_31_0_0_i_2__4_n_0),
        .A1(ram_reg_0_31_0_0_i_3__4_n_0),
        .A2(ram_reg_0_31_0_0_i_4__4_n_0),
        .A3(ram_reg_0_31_0_0_i_5__4_n_0),
        .A4(\linebuf_1_addr_reg_1214_pp0_iter14_reg_reg[4] ),
        .D(Q[3]),
        .O(ram_reg_0_31_0_0__2_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_1 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_3_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S ram_reg_0_31_0_0__3
       (.A0(ram_reg_0_31_0_0_i_2__4_n_0),
        .A1(ram_reg_0_31_0_0_i_3__4_n_0),
        .A2(ram_reg_0_31_0_0_i_4__4_n_0),
        .A3(ram_reg_0_31_0_0_i_5__4_n_0),
        .A4(\linebuf_1_addr_reg_1214_pp0_iter14_reg_reg[4] ),
        .D(Q[4]),
        .O(ram_reg_0_31_0_0__3_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_1 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_3_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S ram_reg_0_31_0_0__4
       (.A0(ram_reg_0_31_0_0_i_2__4_n_0),
        .A1(ram_reg_0_31_0_0_i_3__4_n_0),
        .A2(ram_reg_0_31_0_0_i_4__4_n_0),
        .A3(ram_reg_0_31_0_0_i_5__4_n_0),
        .A4(\linebuf_1_addr_reg_1214_pp0_iter14_reg_reg[4] ),
        .D(Q[5]),
        .O(ram_reg_0_31_0_0__4_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_1 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_3_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S ram_reg_0_31_0_0__5
       (.A0(ram_reg_0_31_0_0_i_2__4_n_0),
        .A1(ram_reg_0_31_0_0_i_3__4_n_0),
        .A2(ram_reg_0_31_0_0_i_4__4_n_0),
        .A3(ram_reg_0_31_0_0_i_5__4_n_0),
        .A4(\linebuf_1_addr_reg_1214_pp0_iter14_reg_reg[4] ),
        .D(Q[6]),
        .O(ram_reg_0_31_0_0__5_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_1 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_3_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S ram_reg_0_31_0_0__6
       (.A0(ram_reg_0_31_0_0_i_2__4_n_0),
        .A1(ram_reg_0_31_0_0_i_3__4_n_0),
        .A2(ram_reg_0_31_0_0_i_4__4_n_0),
        .A3(ram_reg_0_31_0_0_i_5__4_n_0),
        .A4(\linebuf_1_addr_reg_1214_pp0_iter14_reg_reg[4] ),
        .D(Q[7]),
        .O(ram_reg_0_31_0_0__6_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_1 ));
  LUT6 #(
    .INIT(64'hAFCAAAAAA0CAAAAA)) 
    ram_reg_0_31_0_0_i_2__4
       (.I0(\q0_reg[0]_0 [0]),
        .I1(\q0_reg[0]_1 [0]),
        .I2(\q0_reg[0]_2 [1]),
        .I3(\q0_reg[0]_2 [0]),
        .I4(and_ln40_reg_1145_pp0_iter14_reg),
        .I5(\q0_reg[0]_3 [0]),
        .O(ram_reg_0_31_0_0_i_2__4_n_0));
  LUT6 #(
    .INIT(64'hAFCAAAAAA0CAAAAA)) 
    ram_reg_0_31_0_0_i_3__4
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_1 [1]),
        .I2(\q0_reg[0]_2 [1]),
        .I3(\q0_reg[0]_2 [0]),
        .I4(and_ln40_reg_1145_pp0_iter14_reg),
        .I5(\q0_reg[0]_3 [1]),
        .O(ram_reg_0_31_0_0_i_3__4_n_0));
  LUT6 #(
    .INIT(64'hAFCAAAAAA0CAAAAA)) 
    ram_reg_0_31_0_0_i_4__4
       (.I0(\q0_reg[0]_0 [2]),
        .I1(\q0_reg[0]_1 [2]),
        .I2(\q0_reg[0]_2 [1]),
        .I3(\q0_reg[0]_2 [0]),
        .I4(and_ln40_reg_1145_pp0_iter14_reg),
        .I5(\q0_reg[0]_3 [2]),
        .O(ram_reg_0_31_0_0_i_4__4_n_0));
  LUT6 #(
    .INIT(64'hAFCAAAAAA0CAAAAA)) 
    ram_reg_0_31_0_0_i_5__4
       (.I0(\q0_reg[0]_0 [3]),
        .I1(\q0_reg[0]_1 [3]),
        .I2(\q0_reg[0]_2 [1]),
        .I3(\q0_reg[0]_2 [0]),
        .I4(and_ln40_reg_1145_pp0_iter14_reg),
        .I5(\q0_reg[0]_3 [3]),
        .O(ram_reg_0_31_0_0_i_5__4_n_0));
  LUT6 #(
    .INIT(64'hAFCAAAAAA0CAAAAA)) 
    ram_reg_0_31_0_0_i_6__4
       (.I0(\q0_reg[0]_0 [4]),
        .I1(\q0_reg[0]_1 [4]),
        .I2(\q0_reg[0]_2 [1]),
        .I3(\q0_reg[0]_2 [0]),
        .I4(and_ln40_reg_1145_pp0_iter14_reg),
        .I5(\q0_reg[0]_3 [4]),
        .O(\linebuf_1_addr_reg_1214_pp0_iter14_reg_reg[4] ));
endmodule

(* ORIG_REF_NAME = "conv2d_edge_linebuf_3_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_linebuf_3_RAM_AUTO_1R1W_1
   (\zext_ln46_reg_1239_pp0_iter14_reg_reg[4] ,
    \zext_ln46_reg_1239_pp0_iter14_reg_reg[5] ,
    \q0_reg[7]_0 ,
    ap_clk,
    Q,
    \q0_reg[7]_1 ,
    \q0_reg[6]_0 ,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    and_ln40_reg_1145_pp0_iter14_reg,
    \q0_reg[0]_3 ,
    E);
  output \zext_ln46_reg_1239_pp0_iter14_reg_reg[4] ;
  output \zext_ln46_reg_1239_pp0_iter14_reg_reg[5] ;
  output [7:0]\q0_reg[7]_0 ;
  input ap_clk;
  input [7:0]Q;
  input \q0_reg[7]_1 ;
  input \q0_reg[6]_0 ;
  input [5:0]\q0_reg[0]_0 ;
  input [5:0]\q0_reg[0]_1 ;
  input [1:0]\q0_reg[0]_2 ;
  input and_ln40_reg_1145_pp0_iter14_reg;
  input [5:0]\q0_reg[0]_3 ;
  input [0:0]E;

  wire [0:0]E;
  wire [7:0]Q;
  wire and_ln40_reg_1145_pp0_iter14_reg;
  wire ap_clk;
  wire [7:0]q00;
  wire [5:0]\q0_reg[0]_0 ;
  wire [5:0]\q0_reg[0]_1 ;
  wire [1:0]\q0_reg[0]_2 ;
  wire [5:0]\q0_reg[0]_3 ;
  wire \q0_reg[6]_0 ;
  wire [7:0]\q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire ram_reg_0_15_0_0__0_n_0;
  wire ram_reg_0_15_0_0__1_n_0;
  wire ram_reg_0_15_0_0__2_n_0;
  wire ram_reg_0_15_0_0__3_n_0;
  wire ram_reg_0_15_0_0__4_n_0;
  wire ram_reg_0_15_0_0__5_n_0;
  wire ram_reg_0_15_0_0__6_n_0;
  wire ram_reg_0_15_0_0_n_0;
  wire ram_reg_0_31_0_0__0_n_0;
  wire ram_reg_0_31_0_0__1_n_0;
  wire ram_reg_0_31_0_0__2_n_0;
  wire ram_reg_0_31_0_0__3_n_0;
  wire ram_reg_0_31_0_0__4_n_0;
  wire ram_reg_0_31_0_0__5_n_0;
  wire ram_reg_0_31_0_0__6_n_0;
  wire ram_reg_0_31_0_0_i_2__2_n_0;
  wire ram_reg_0_31_0_0_i_3__2_n_0;
  wire ram_reg_0_31_0_0_i_4__2_n_0;
  wire ram_reg_0_31_0_0_i_5__2_n_0;
  wire ram_reg_0_31_0_0_n_0;
  wire \zext_ln46_reg_1239_pp0_iter14_reg_reg[4] ;
  wire \zext_ln46_reg_1239_pp0_iter14_reg_reg[5] ;

  LUT4 #(
    .INIT(16'h2F20)) 
    \q0[0]_i_1__3 
       (.I0(ram_reg_0_15_0_0_n_0),
        .I1(\zext_ln46_reg_1239_pp0_iter14_reg_reg[4] ),
        .I2(\zext_ln46_reg_1239_pp0_iter14_reg_reg[5] ),
        .I3(ram_reg_0_31_0_0_n_0),
        .O(q00[0]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q0[1]_i_1__3 
       (.I0(ram_reg_0_15_0_0__0_n_0),
        .I1(\zext_ln46_reg_1239_pp0_iter14_reg_reg[4] ),
        .I2(\zext_ln46_reg_1239_pp0_iter14_reg_reg[5] ),
        .I3(ram_reg_0_31_0_0__0_n_0),
        .O(q00[1]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q0[2]_i_1__3 
       (.I0(ram_reg_0_15_0_0__1_n_0),
        .I1(\zext_ln46_reg_1239_pp0_iter14_reg_reg[4] ),
        .I2(\zext_ln46_reg_1239_pp0_iter14_reg_reg[5] ),
        .I3(ram_reg_0_31_0_0__1_n_0),
        .O(q00[2]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q0[3]_i_1__3 
       (.I0(ram_reg_0_15_0_0__2_n_0),
        .I1(\zext_ln46_reg_1239_pp0_iter14_reg_reg[4] ),
        .I2(\zext_ln46_reg_1239_pp0_iter14_reg_reg[5] ),
        .I3(ram_reg_0_31_0_0__2_n_0),
        .O(q00[3]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q0[4]_i_1__3 
       (.I0(ram_reg_0_15_0_0__3_n_0),
        .I1(\zext_ln46_reg_1239_pp0_iter14_reg_reg[4] ),
        .I2(\zext_ln46_reg_1239_pp0_iter14_reg_reg[5] ),
        .I3(ram_reg_0_31_0_0__3_n_0),
        .O(q00[4]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q0[5]_i_1__3 
       (.I0(ram_reg_0_15_0_0__4_n_0),
        .I1(\zext_ln46_reg_1239_pp0_iter14_reg_reg[4] ),
        .I2(\zext_ln46_reg_1239_pp0_iter14_reg_reg[5] ),
        .I3(ram_reg_0_31_0_0__4_n_0),
        .O(q00[5]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q0[6]_i_1__3 
       (.I0(ram_reg_0_15_0_0__5_n_0),
        .I1(\zext_ln46_reg_1239_pp0_iter14_reg_reg[4] ),
        .I2(\zext_ln46_reg_1239_pp0_iter14_reg_reg[5] ),
        .I3(ram_reg_0_31_0_0__5_n_0),
        .O(q00[6]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q0[7]_i_2__3 
       (.I0(ram_reg_0_15_0_0__6_n_0),
        .I1(\zext_ln46_reg_1239_pp0_iter14_reg_reg[4] ),
        .I2(\zext_ln46_reg_1239_pp0_iter14_reg_reg[5] ),
        .I3(ram_reg_0_31_0_0__6_n_0),
        .O(q00[7]));
  LUT6 #(
    .INIT(64'hCFCACCCCC0CACCCC)) 
    \q0[7]_i_3 
       (.I0(\q0_reg[0]_0 [5]),
        .I1(\q0_reg[0]_1 [5]),
        .I2(\q0_reg[0]_2 [0]),
        .I3(\q0_reg[0]_2 [1]),
        .I4(and_ln40_reg_1145_pp0_iter14_reg),
        .I5(\q0_reg[0]_3 [5]),
        .O(\zext_ln46_reg_1239_pp0_iter14_reg_reg[5] ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[0]),
        .Q(\q0_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[1]),
        .Q(\q0_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[2]),
        .Q(\q0_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[3]),
        .Q(\q0_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[4]),
        .Q(\q0_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[5]),
        .Q(\q0_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[6]),
        .Q(\q0_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[7]),
        .Q(\q0_reg[7]_0 [7]),
        .R(1'b0));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_4_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "42" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(ram_reg_0_31_0_0_i_2__2_n_0),
        .A1(ram_reg_0_31_0_0_i_3__2_n_0),
        .A2(ram_reg_0_31_0_0_i_4__2_n_0),
        .A3(ram_reg_0_31_0_0_i_5__2_n_0),
        .A4(1'b0),
        .D(Q[0]),
        .O(ram_reg_0_15_0_0_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[6]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_4_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "42" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__0
       (.A0(ram_reg_0_31_0_0_i_2__2_n_0),
        .A1(ram_reg_0_31_0_0_i_3__2_n_0),
        .A2(ram_reg_0_31_0_0_i_4__2_n_0),
        .A3(ram_reg_0_31_0_0_i_5__2_n_0),
        .A4(1'b0),
        .D(Q[1]),
        .O(ram_reg_0_15_0_0__0_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[6]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_4_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "42" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__1
       (.A0(ram_reg_0_31_0_0_i_2__2_n_0),
        .A1(ram_reg_0_31_0_0_i_3__2_n_0),
        .A2(ram_reg_0_31_0_0_i_4__2_n_0),
        .A3(ram_reg_0_31_0_0_i_5__2_n_0),
        .A4(1'b0),
        .D(Q[2]),
        .O(ram_reg_0_15_0_0__1_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[6]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_4_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "42" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__2
       (.A0(ram_reg_0_31_0_0_i_2__2_n_0),
        .A1(ram_reg_0_31_0_0_i_3__2_n_0),
        .A2(ram_reg_0_31_0_0_i_4__2_n_0),
        .A3(ram_reg_0_31_0_0_i_5__2_n_0),
        .A4(1'b0),
        .D(Q[3]),
        .O(ram_reg_0_15_0_0__2_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[6]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_4_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "42" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__3
       (.A0(ram_reg_0_31_0_0_i_2__2_n_0),
        .A1(ram_reg_0_31_0_0_i_3__2_n_0),
        .A2(ram_reg_0_31_0_0_i_4__2_n_0),
        .A3(ram_reg_0_31_0_0_i_5__2_n_0),
        .A4(1'b0),
        .D(Q[4]),
        .O(ram_reg_0_15_0_0__3_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[6]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_4_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "42" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__4
       (.A0(ram_reg_0_31_0_0_i_2__2_n_0),
        .A1(ram_reg_0_31_0_0_i_3__2_n_0),
        .A2(ram_reg_0_31_0_0_i_4__2_n_0),
        .A3(ram_reg_0_31_0_0_i_5__2_n_0),
        .A4(1'b0),
        .D(Q[5]),
        .O(ram_reg_0_15_0_0__4_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[6]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_4_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "42" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__5
       (.A0(ram_reg_0_31_0_0_i_2__2_n_0),
        .A1(ram_reg_0_31_0_0_i_3__2_n_0),
        .A2(ram_reg_0_31_0_0_i_4__2_n_0),
        .A3(ram_reg_0_31_0_0_i_5__2_n_0),
        .A4(1'b0),
        .D(Q[6]),
        .O(ram_reg_0_15_0_0__5_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[6]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_4_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "42" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__6
       (.A0(ram_reg_0_31_0_0_i_2__2_n_0),
        .A1(ram_reg_0_31_0_0_i_3__2_n_0),
        .A2(ram_reg_0_31_0_0_i_4__2_n_0),
        .A3(ram_reg_0_31_0_0_i_5__2_n_0),
        .A4(1'b0),
        .D(Q[7]),
        .O(ram_reg_0_15_0_0__6_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[6]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_4_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S ram_reg_0_31_0_0
       (.A0(ram_reg_0_31_0_0_i_2__2_n_0),
        .A1(ram_reg_0_31_0_0_i_3__2_n_0),
        .A2(ram_reg_0_31_0_0_i_4__2_n_0),
        .A3(ram_reg_0_31_0_0_i_5__2_n_0),
        .A4(\zext_ln46_reg_1239_pp0_iter14_reg_reg[4] ),
        .D(Q[0]),
        .O(ram_reg_0_31_0_0_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_1 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_4_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S ram_reg_0_31_0_0__0
       (.A0(ram_reg_0_31_0_0_i_2__2_n_0),
        .A1(ram_reg_0_31_0_0_i_3__2_n_0),
        .A2(ram_reg_0_31_0_0_i_4__2_n_0),
        .A3(ram_reg_0_31_0_0_i_5__2_n_0),
        .A4(\zext_ln46_reg_1239_pp0_iter14_reg_reg[4] ),
        .D(Q[1]),
        .O(ram_reg_0_31_0_0__0_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_1 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_4_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S ram_reg_0_31_0_0__1
       (.A0(ram_reg_0_31_0_0_i_2__2_n_0),
        .A1(ram_reg_0_31_0_0_i_3__2_n_0),
        .A2(ram_reg_0_31_0_0_i_4__2_n_0),
        .A3(ram_reg_0_31_0_0_i_5__2_n_0),
        .A4(\zext_ln46_reg_1239_pp0_iter14_reg_reg[4] ),
        .D(Q[2]),
        .O(ram_reg_0_31_0_0__1_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_1 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_4_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S ram_reg_0_31_0_0__2
       (.A0(ram_reg_0_31_0_0_i_2__2_n_0),
        .A1(ram_reg_0_31_0_0_i_3__2_n_0),
        .A2(ram_reg_0_31_0_0_i_4__2_n_0),
        .A3(ram_reg_0_31_0_0_i_5__2_n_0),
        .A4(\zext_ln46_reg_1239_pp0_iter14_reg_reg[4] ),
        .D(Q[3]),
        .O(ram_reg_0_31_0_0__2_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_1 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_4_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S ram_reg_0_31_0_0__3
       (.A0(ram_reg_0_31_0_0_i_2__2_n_0),
        .A1(ram_reg_0_31_0_0_i_3__2_n_0),
        .A2(ram_reg_0_31_0_0_i_4__2_n_0),
        .A3(ram_reg_0_31_0_0_i_5__2_n_0),
        .A4(\zext_ln46_reg_1239_pp0_iter14_reg_reg[4] ),
        .D(Q[4]),
        .O(ram_reg_0_31_0_0__3_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_1 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_4_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S ram_reg_0_31_0_0__4
       (.A0(ram_reg_0_31_0_0_i_2__2_n_0),
        .A1(ram_reg_0_31_0_0_i_3__2_n_0),
        .A2(ram_reg_0_31_0_0_i_4__2_n_0),
        .A3(ram_reg_0_31_0_0_i_5__2_n_0),
        .A4(\zext_ln46_reg_1239_pp0_iter14_reg_reg[4] ),
        .D(Q[5]),
        .O(ram_reg_0_31_0_0__4_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_1 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_4_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S ram_reg_0_31_0_0__5
       (.A0(ram_reg_0_31_0_0_i_2__2_n_0),
        .A1(ram_reg_0_31_0_0_i_3__2_n_0),
        .A2(ram_reg_0_31_0_0_i_4__2_n_0),
        .A3(ram_reg_0_31_0_0_i_5__2_n_0),
        .A4(\zext_ln46_reg_1239_pp0_iter14_reg_reg[4] ),
        .D(Q[6]),
        .O(ram_reg_0_31_0_0__5_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_1 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_4_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S ram_reg_0_31_0_0__6
       (.A0(ram_reg_0_31_0_0_i_2__2_n_0),
        .A1(ram_reg_0_31_0_0_i_3__2_n_0),
        .A2(ram_reg_0_31_0_0_i_4__2_n_0),
        .A3(ram_reg_0_31_0_0_i_5__2_n_0),
        .A4(\zext_ln46_reg_1239_pp0_iter14_reg_reg[4] ),
        .D(Q[7]),
        .O(ram_reg_0_31_0_0__6_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_1 ));
  LUT6 #(
    .INIT(64'hCFCACCCCC0CACCCC)) 
    ram_reg_0_31_0_0_i_2__2
       (.I0(\q0_reg[0]_0 [0]),
        .I1(\q0_reg[0]_1 [0]),
        .I2(\q0_reg[0]_2 [0]),
        .I3(\q0_reg[0]_2 [1]),
        .I4(and_ln40_reg_1145_pp0_iter14_reg),
        .I5(\q0_reg[0]_3 [0]),
        .O(ram_reg_0_31_0_0_i_2__2_n_0));
  LUT6 #(
    .INIT(64'hCFCACCCCC0CACCCC)) 
    ram_reg_0_31_0_0_i_3__2
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_1 [1]),
        .I2(\q0_reg[0]_2 [0]),
        .I3(\q0_reg[0]_2 [1]),
        .I4(and_ln40_reg_1145_pp0_iter14_reg),
        .I5(\q0_reg[0]_3 [1]),
        .O(ram_reg_0_31_0_0_i_3__2_n_0));
  LUT6 #(
    .INIT(64'hCFCACCCCC0CACCCC)) 
    ram_reg_0_31_0_0_i_4__2
       (.I0(\q0_reg[0]_0 [2]),
        .I1(\q0_reg[0]_1 [2]),
        .I2(\q0_reg[0]_2 [0]),
        .I3(\q0_reg[0]_2 [1]),
        .I4(and_ln40_reg_1145_pp0_iter14_reg),
        .I5(\q0_reg[0]_3 [2]),
        .O(ram_reg_0_31_0_0_i_4__2_n_0));
  LUT6 #(
    .INIT(64'hCFCACCCCC0CACCCC)) 
    ram_reg_0_31_0_0_i_5__2
       (.I0(\q0_reg[0]_0 [3]),
        .I1(\q0_reg[0]_1 [3]),
        .I2(\q0_reg[0]_2 [0]),
        .I3(\q0_reg[0]_2 [1]),
        .I4(and_ln40_reg_1145_pp0_iter14_reg),
        .I5(\q0_reg[0]_3 [3]),
        .O(ram_reg_0_31_0_0_i_5__2_n_0));
  LUT6 #(
    .INIT(64'hCFCACCCCC0CACCCC)) 
    ram_reg_0_31_0_0_i_6__2
       (.I0(\q0_reg[0]_0 [4]),
        .I1(\q0_reg[0]_1 [4]),
        .I2(\q0_reg[0]_2 [0]),
        .I3(\q0_reg[0]_2 [1]),
        .I4(and_ln40_reg_1145_pp0_iter14_reg),
        .I5(\q0_reg[0]_3 [4]),
        .O(\zext_ln46_reg_1239_pp0_iter14_reg_reg[4] ));
endmodule

(* ORIG_REF_NAME = "conv2d_edge_linebuf_3_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_linebuf_3_RAM_AUTO_1R1W_2
   (ap_enable_reg_pp0_iter15_reg,
    ap_enable_reg_pp0_iter15_reg_0,
    \q0_reg[7]_0 ,
    ap_clk,
    Q,
    \q0_reg[7]_1 ,
    \q0_reg[6]_0 ,
    ap_enable_reg_pp0_iter15,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    ram_reg_0_31_0_0_i_2__3_0,
    and_ln40_reg_1145_pp0_iter14_reg,
    E);
  output ap_enable_reg_pp0_iter15_reg;
  output ap_enable_reg_pp0_iter15_reg_0;
  output [7:0]\q0_reg[7]_0 ;
  input ap_clk;
  input [7:0]Q;
  input \q0_reg[7]_1 ;
  input \q0_reg[6]_0 ;
  input ap_enable_reg_pp0_iter15;
  input [5:0]\q0_reg[0]_0 ;
  input [5:0]\q0_reg[0]_1 ;
  input [5:0]\q0_reg[0]_2 ;
  input [1:0]ram_reg_0_31_0_0_i_2__3_0;
  input and_ln40_reg_1145_pp0_iter14_reg;
  input [0:0]E;

  wire [0:0]E;
  wire [7:0]Q;
  wire and_ln40_reg_1145_pp0_iter14_reg;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter15;
  wire ap_enable_reg_pp0_iter15_reg;
  wire ap_enable_reg_pp0_iter15_reg_0;
  wire [7:0]q00;
  wire [5:0]\q0_reg[0]_0 ;
  wire [5:0]\q0_reg[0]_1 ;
  wire [5:0]\q0_reg[0]_2 ;
  wire \q0_reg[6]_0 ;
  wire [7:0]\q0_reg[7]_0 ;
  wire \q0_reg[7]_1 ;
  wire ram_reg_0_15_0_0__0_n_0;
  wire ram_reg_0_15_0_0__1_n_0;
  wire ram_reg_0_15_0_0__2_n_0;
  wire ram_reg_0_15_0_0__3_n_0;
  wire ram_reg_0_15_0_0__4_n_0;
  wire ram_reg_0_15_0_0__5_n_0;
  wire ram_reg_0_15_0_0__6_n_0;
  wire ram_reg_0_15_0_0_n_0;
  wire ram_reg_0_31_0_0__0_n_0;
  wire ram_reg_0_31_0_0__1_n_0;
  wire ram_reg_0_31_0_0__2_n_0;
  wire ram_reg_0_31_0_0__3_n_0;
  wire ram_reg_0_31_0_0__4_n_0;
  wire ram_reg_0_31_0_0__5_n_0;
  wire ram_reg_0_31_0_0__6_n_0;
  wire [1:0]ram_reg_0_31_0_0_i_2__3_0;
  wire ram_reg_0_31_0_0_i_2__3_n_0;
  wire ram_reg_0_31_0_0_i_3__3_n_0;
  wire ram_reg_0_31_0_0_i_4__3_n_0;
  wire ram_reg_0_31_0_0_i_5__3_n_0;
  wire ram_reg_0_31_0_0_i_7_n_0;
  wire ram_reg_0_31_0_0_i_8_n_0;
  wire ram_reg_0_31_0_0_n_0;

  LUT4 #(
    .INIT(16'h2F20)) 
    \q0[0]_i_1__4 
       (.I0(ram_reg_0_15_0_0_n_0),
        .I1(ap_enable_reg_pp0_iter15_reg),
        .I2(ap_enable_reg_pp0_iter15_reg_0),
        .I3(ram_reg_0_31_0_0_n_0),
        .O(q00[0]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q0[1]_i_1__4 
       (.I0(ram_reg_0_15_0_0__0_n_0),
        .I1(ap_enable_reg_pp0_iter15_reg),
        .I2(ap_enable_reg_pp0_iter15_reg_0),
        .I3(ram_reg_0_31_0_0__0_n_0),
        .O(q00[1]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q0[2]_i_1__4 
       (.I0(ram_reg_0_15_0_0__1_n_0),
        .I1(ap_enable_reg_pp0_iter15_reg),
        .I2(ap_enable_reg_pp0_iter15_reg_0),
        .I3(ram_reg_0_31_0_0__1_n_0),
        .O(q00[2]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q0[3]_i_1__4 
       (.I0(ram_reg_0_15_0_0__2_n_0),
        .I1(ap_enable_reg_pp0_iter15_reg),
        .I2(ap_enable_reg_pp0_iter15_reg_0),
        .I3(ram_reg_0_31_0_0__2_n_0),
        .O(q00[3]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q0[4]_i_1__4 
       (.I0(ram_reg_0_15_0_0__3_n_0),
        .I1(ap_enable_reg_pp0_iter15_reg),
        .I2(ap_enable_reg_pp0_iter15_reg_0),
        .I3(ram_reg_0_31_0_0__3_n_0),
        .O(q00[4]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q0[5]_i_1__4 
       (.I0(ram_reg_0_15_0_0__4_n_0),
        .I1(ap_enable_reg_pp0_iter15_reg),
        .I2(ap_enable_reg_pp0_iter15_reg_0),
        .I3(ram_reg_0_31_0_0__4_n_0),
        .O(q00[5]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q0[6]_i_1__4 
       (.I0(ram_reg_0_15_0_0__5_n_0),
        .I1(ap_enable_reg_pp0_iter15_reg),
        .I2(ap_enable_reg_pp0_iter15_reg_0),
        .I3(ram_reg_0_31_0_0__5_n_0),
        .O(q00[6]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q0[7]_i_2__4 
       (.I0(ram_reg_0_15_0_0__6_n_0),
        .I1(ap_enable_reg_pp0_iter15_reg),
        .I2(ap_enable_reg_pp0_iter15_reg_0),
        .I3(ram_reg_0_31_0_0__6_n_0),
        .O(q00[7]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    \q0[7]_i_3__0 
       (.I0(ap_enable_reg_pp0_iter15),
        .I1(ram_reg_0_31_0_0_i_7_n_0),
        .I2(\q0_reg[0]_0 [5]),
        .I3(\q0_reg[0]_1 [5]),
        .I4(ram_reg_0_31_0_0_i_8_n_0),
        .I5(\q0_reg[0]_2 [5]),
        .O(ap_enable_reg_pp0_iter15_reg_0));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[0]),
        .Q(\q0_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[1]),
        .Q(\q0_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[2]),
        .Q(\q0_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[3]),
        .Q(\q0_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[4]),
        .Q(\q0_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[5]),
        .Q(\q0_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[6]),
        .Q(\q0_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[7]),
        .Q(\q0_reg[7]_0 [7]),
        .R(1'b0));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_5_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "42" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(ram_reg_0_31_0_0_i_2__3_n_0),
        .A1(ram_reg_0_31_0_0_i_3__3_n_0),
        .A2(ram_reg_0_31_0_0_i_4__3_n_0),
        .A3(ram_reg_0_31_0_0_i_5__3_n_0),
        .A4(1'b0),
        .D(Q[0]),
        .O(ram_reg_0_15_0_0_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[6]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_5_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "42" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__0
       (.A0(ram_reg_0_31_0_0_i_2__3_n_0),
        .A1(ram_reg_0_31_0_0_i_3__3_n_0),
        .A2(ram_reg_0_31_0_0_i_4__3_n_0),
        .A3(ram_reg_0_31_0_0_i_5__3_n_0),
        .A4(1'b0),
        .D(Q[1]),
        .O(ram_reg_0_15_0_0__0_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[6]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_5_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "42" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__1
       (.A0(ram_reg_0_31_0_0_i_2__3_n_0),
        .A1(ram_reg_0_31_0_0_i_3__3_n_0),
        .A2(ram_reg_0_31_0_0_i_4__3_n_0),
        .A3(ram_reg_0_31_0_0_i_5__3_n_0),
        .A4(1'b0),
        .D(Q[2]),
        .O(ram_reg_0_15_0_0__1_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[6]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_5_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "42" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__2
       (.A0(ram_reg_0_31_0_0_i_2__3_n_0),
        .A1(ram_reg_0_31_0_0_i_3__3_n_0),
        .A2(ram_reg_0_31_0_0_i_4__3_n_0),
        .A3(ram_reg_0_31_0_0_i_5__3_n_0),
        .A4(1'b0),
        .D(Q[3]),
        .O(ram_reg_0_15_0_0__2_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[6]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_5_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "42" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__3
       (.A0(ram_reg_0_31_0_0_i_2__3_n_0),
        .A1(ram_reg_0_31_0_0_i_3__3_n_0),
        .A2(ram_reg_0_31_0_0_i_4__3_n_0),
        .A3(ram_reg_0_31_0_0_i_5__3_n_0),
        .A4(1'b0),
        .D(Q[4]),
        .O(ram_reg_0_15_0_0__3_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[6]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_5_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "42" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__4
       (.A0(ram_reg_0_31_0_0_i_2__3_n_0),
        .A1(ram_reg_0_31_0_0_i_3__3_n_0),
        .A2(ram_reg_0_31_0_0_i_4__3_n_0),
        .A3(ram_reg_0_31_0_0_i_5__3_n_0),
        .A4(1'b0),
        .D(Q[5]),
        .O(ram_reg_0_15_0_0__4_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[6]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_5_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "42" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__5
       (.A0(ram_reg_0_31_0_0_i_2__3_n_0),
        .A1(ram_reg_0_31_0_0_i_3__3_n_0),
        .A2(ram_reg_0_31_0_0_i_4__3_n_0),
        .A3(ram_reg_0_31_0_0_i_5__3_n_0),
        .A4(1'b0),
        .D(Q[6]),
        .O(ram_reg_0_15_0_0__5_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[6]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_5_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "42" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__6
       (.A0(ram_reg_0_31_0_0_i_2__3_n_0),
        .A1(ram_reg_0_31_0_0_i_3__3_n_0),
        .A2(ram_reg_0_31_0_0_i_4__3_n_0),
        .A3(ram_reg_0_31_0_0_i_5__3_n_0),
        .A4(1'b0),
        .D(Q[7]),
        .O(ram_reg_0_15_0_0__6_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[6]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_5_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S ram_reg_0_31_0_0
       (.A0(ram_reg_0_31_0_0_i_2__3_n_0),
        .A1(ram_reg_0_31_0_0_i_3__3_n_0),
        .A2(ram_reg_0_31_0_0_i_4__3_n_0),
        .A3(ram_reg_0_31_0_0_i_5__3_n_0),
        .A4(ap_enable_reg_pp0_iter15_reg),
        .D(Q[0]),
        .O(ram_reg_0_31_0_0_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_1 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_5_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S ram_reg_0_31_0_0__0
       (.A0(ram_reg_0_31_0_0_i_2__3_n_0),
        .A1(ram_reg_0_31_0_0_i_3__3_n_0),
        .A2(ram_reg_0_31_0_0_i_4__3_n_0),
        .A3(ram_reg_0_31_0_0_i_5__3_n_0),
        .A4(ap_enable_reg_pp0_iter15_reg),
        .D(Q[1]),
        .O(ram_reg_0_31_0_0__0_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_1 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_5_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S ram_reg_0_31_0_0__1
       (.A0(ram_reg_0_31_0_0_i_2__3_n_0),
        .A1(ram_reg_0_31_0_0_i_3__3_n_0),
        .A2(ram_reg_0_31_0_0_i_4__3_n_0),
        .A3(ram_reg_0_31_0_0_i_5__3_n_0),
        .A4(ap_enable_reg_pp0_iter15_reg),
        .D(Q[2]),
        .O(ram_reg_0_31_0_0__1_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_1 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_5_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S ram_reg_0_31_0_0__2
       (.A0(ram_reg_0_31_0_0_i_2__3_n_0),
        .A1(ram_reg_0_31_0_0_i_3__3_n_0),
        .A2(ram_reg_0_31_0_0_i_4__3_n_0),
        .A3(ram_reg_0_31_0_0_i_5__3_n_0),
        .A4(ap_enable_reg_pp0_iter15_reg),
        .D(Q[3]),
        .O(ram_reg_0_31_0_0__2_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_1 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_5_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S ram_reg_0_31_0_0__3
       (.A0(ram_reg_0_31_0_0_i_2__3_n_0),
        .A1(ram_reg_0_31_0_0_i_3__3_n_0),
        .A2(ram_reg_0_31_0_0_i_4__3_n_0),
        .A3(ram_reg_0_31_0_0_i_5__3_n_0),
        .A4(ap_enable_reg_pp0_iter15_reg),
        .D(Q[4]),
        .O(ram_reg_0_31_0_0__3_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_1 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_5_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S ram_reg_0_31_0_0__4
       (.A0(ram_reg_0_31_0_0_i_2__3_n_0),
        .A1(ram_reg_0_31_0_0_i_3__3_n_0),
        .A2(ram_reg_0_31_0_0_i_4__3_n_0),
        .A3(ram_reg_0_31_0_0_i_5__3_n_0),
        .A4(ap_enable_reg_pp0_iter15_reg),
        .D(Q[5]),
        .O(ram_reg_0_31_0_0__4_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_1 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_5_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S ram_reg_0_31_0_0__5
       (.A0(ram_reg_0_31_0_0_i_2__3_n_0),
        .A1(ram_reg_0_31_0_0_i_3__3_n_0),
        .A2(ram_reg_0_31_0_0_i_4__3_n_0),
        .A3(ram_reg_0_31_0_0_i_5__3_n_0),
        .A4(ap_enable_reg_pp0_iter15_reg),
        .D(Q[6]),
        .O(ram_reg_0_31_0_0__5_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_1 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_5_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S ram_reg_0_31_0_0__6
       (.A0(ram_reg_0_31_0_0_i_2__3_n_0),
        .A1(ram_reg_0_31_0_0_i_3__3_n_0),
        .A2(ram_reg_0_31_0_0_i_4__3_n_0),
        .A3(ram_reg_0_31_0_0_i_5__3_n_0),
        .A4(ap_enable_reg_pp0_iter15_reg),
        .D(Q[7]),
        .O(ram_reg_0_31_0_0__6_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_1 ));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    ram_reg_0_31_0_0_i_2__3
       (.I0(ap_enable_reg_pp0_iter15),
        .I1(ram_reg_0_31_0_0_i_7_n_0),
        .I2(\q0_reg[0]_0 [0]),
        .I3(\q0_reg[0]_1 [0]),
        .I4(ram_reg_0_31_0_0_i_8_n_0),
        .I5(\q0_reg[0]_2 [0]),
        .O(ram_reg_0_31_0_0_i_2__3_n_0));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    ram_reg_0_31_0_0_i_3__3
       (.I0(ap_enable_reg_pp0_iter15),
        .I1(ram_reg_0_31_0_0_i_7_n_0),
        .I2(\q0_reg[0]_0 [1]),
        .I3(\q0_reg[0]_1 [1]),
        .I4(ram_reg_0_31_0_0_i_8_n_0),
        .I5(\q0_reg[0]_2 [1]),
        .O(ram_reg_0_31_0_0_i_3__3_n_0));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    ram_reg_0_31_0_0_i_4__3
       (.I0(ap_enable_reg_pp0_iter15),
        .I1(ram_reg_0_31_0_0_i_7_n_0),
        .I2(\q0_reg[0]_0 [2]),
        .I3(\q0_reg[0]_1 [2]),
        .I4(ram_reg_0_31_0_0_i_8_n_0),
        .I5(\q0_reg[0]_2 [2]),
        .O(ram_reg_0_31_0_0_i_4__3_n_0));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    ram_reg_0_31_0_0_i_5__3
       (.I0(ap_enable_reg_pp0_iter15),
        .I1(ram_reg_0_31_0_0_i_7_n_0),
        .I2(\q0_reg[0]_0 [3]),
        .I3(\q0_reg[0]_1 [3]),
        .I4(ram_reg_0_31_0_0_i_8_n_0),
        .I5(\q0_reg[0]_2 [3]),
        .O(ram_reg_0_31_0_0_i_5__3_n_0));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    ram_reg_0_31_0_0_i_6__3
       (.I0(ap_enable_reg_pp0_iter15),
        .I1(ram_reg_0_31_0_0_i_7_n_0),
        .I2(\q0_reg[0]_0 [4]),
        .I3(\q0_reg[0]_1 [4]),
        .I4(ram_reg_0_31_0_0_i_8_n_0),
        .I5(\q0_reg[0]_2 [4]),
        .O(ap_enable_reg_pp0_iter15_reg));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_31_0_0_i_7
       (.I0(ram_reg_0_31_0_0_i_2__3_0[1]),
        .I1(ram_reg_0_31_0_0_i_2__3_0[0]),
        .I2(and_ln40_reg_1145_pp0_iter14_reg),
        .O(ram_reg_0_31_0_0_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT4 #(
    .INIT(16'h0200)) 
    ram_reg_0_31_0_0_i_8
       (.I0(ap_enable_reg_pp0_iter15),
        .I1(ram_reg_0_31_0_0_i_2__3_0[0]),
        .I2(ram_reg_0_31_0_0_i_2__3_0[1]),
        .I3(and_ln40_reg_1145_pp0_iter14_reg),
        .O(ram_reg_0_31_0_0_i_8_n_0));
endmodule

(* ORIG_REF_NAME = "conv2d_edge_linebuf_3_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_linebuf_3_RAM_AUTO_1R1W_3
   (\tmp_9_reg_1140_pp0_iter12_reg_reg[4]__0 ,
    \tmp_9_reg_1140_pp0_iter12_reg_reg[5]__0 ,
    Q,
    ap_clk,
    gmem0_addr_read_reg_1154_pp0_iter12_reg,
    \q0_reg[7]_0 ,
    \q0_reg[6]_0 ,
    ram_reg_0_15_0_0__6_0,
    P,
    trunc_ln31_1_reg_1172,
    and_ln40_reg_1145_pp0_iter12_reg,
    \q0_reg[0]_0 ,
    ram_reg_0_15_0_0__6_1,
    ram_reg_0_15_0_0__6_2,
    ram_reg_0_15_0_0__6_3,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    E);
  output \tmp_9_reg_1140_pp0_iter12_reg_reg[4]__0 ;
  output \tmp_9_reg_1140_pp0_iter12_reg_reg[5]__0 ;
  output [7:0]Q;
  input ap_clk;
  input [7:0]gmem0_addr_read_reg_1154_pp0_iter12_reg;
  input \q0_reg[7]_0 ;
  input \q0_reg[6]_0 ;
  input ram_reg_0_15_0_0__6_0;
  input [5:0]P;
  input [1:0]trunc_ln31_1_reg_1172;
  input and_ln40_reg_1145_pp0_iter12_reg;
  input [5:0]\q0_reg[0]_0 ;
  input ram_reg_0_15_0_0__6_1;
  input ram_reg_0_15_0_0__6_2;
  input ram_reg_0_15_0_0__6_3;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_2 ;
  input [0:0]E;

  wire [0:0]E;
  wire [5:0]P;
  wire [7:0]Q;
  wire and_ln40_reg_1145_pp0_iter12_reg;
  wire ap_clk;
  wire [7:0]gmem0_addr_read_reg_1154_pp0_iter12_reg;
  wire [7:0]q00;
  wire [5:0]\q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[6]_0 ;
  wire \q0_reg[7]_0 ;
  wire ram_reg_0_15_0_0__0_n_0;
  wire ram_reg_0_15_0_0__1_n_0;
  wire ram_reg_0_15_0_0__2_n_0;
  wire ram_reg_0_15_0_0__3_n_0;
  wire ram_reg_0_15_0_0__4_n_0;
  wire ram_reg_0_15_0_0__5_n_0;
  wire ram_reg_0_15_0_0__6_0;
  wire ram_reg_0_15_0_0__6_1;
  wire ram_reg_0_15_0_0__6_2;
  wire ram_reg_0_15_0_0__6_3;
  wire ram_reg_0_15_0_0__6_n_0;
  wire ram_reg_0_15_0_0_n_0;
  wire ram_reg_0_31_0_0__0_n_0;
  wire ram_reg_0_31_0_0__1_n_0;
  wire ram_reg_0_31_0_0__2_n_0;
  wire ram_reg_0_31_0_0__3_n_0;
  wire ram_reg_0_31_0_0__4_n_0;
  wire ram_reg_0_31_0_0__5_n_0;
  wire ram_reg_0_31_0_0__6_n_0;
  wire ram_reg_0_31_0_0_i_2__5_n_0;
  wire ram_reg_0_31_0_0_i_3__5_n_0;
  wire ram_reg_0_31_0_0_i_4__5_n_0;
  wire ram_reg_0_31_0_0_i_5__5_n_0;
  wire ram_reg_0_31_0_0_n_0;
  wire \tmp_9_reg_1140_pp0_iter12_reg_reg[4]__0 ;
  wire \tmp_9_reg_1140_pp0_iter12_reg_reg[5]__0 ;
  wire [1:0]trunc_ln31_1_reg_1172;

  LUT4 #(
    .INIT(16'h2F20)) 
    \q0[0]_i_1__5 
       (.I0(ram_reg_0_15_0_0_n_0),
        .I1(\tmp_9_reg_1140_pp0_iter12_reg_reg[4]__0 ),
        .I2(\tmp_9_reg_1140_pp0_iter12_reg_reg[5]__0 ),
        .I3(ram_reg_0_31_0_0_n_0),
        .O(q00[0]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q0[1]_i_1__5 
       (.I0(ram_reg_0_15_0_0__0_n_0),
        .I1(\tmp_9_reg_1140_pp0_iter12_reg_reg[4]__0 ),
        .I2(\tmp_9_reg_1140_pp0_iter12_reg_reg[5]__0 ),
        .I3(ram_reg_0_31_0_0__0_n_0),
        .O(q00[1]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q0[2]_i_1__5 
       (.I0(ram_reg_0_15_0_0__1_n_0),
        .I1(\tmp_9_reg_1140_pp0_iter12_reg_reg[4]__0 ),
        .I2(\tmp_9_reg_1140_pp0_iter12_reg_reg[5]__0 ),
        .I3(ram_reg_0_31_0_0__1_n_0),
        .O(q00[2]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q0[3]_i_1__5 
       (.I0(ram_reg_0_15_0_0__2_n_0),
        .I1(\tmp_9_reg_1140_pp0_iter12_reg_reg[4]__0 ),
        .I2(\tmp_9_reg_1140_pp0_iter12_reg_reg[5]__0 ),
        .I3(ram_reg_0_31_0_0__2_n_0),
        .O(q00[3]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q0[4]_i_1__5 
       (.I0(ram_reg_0_15_0_0__3_n_0),
        .I1(\tmp_9_reg_1140_pp0_iter12_reg_reg[4]__0 ),
        .I2(\tmp_9_reg_1140_pp0_iter12_reg_reg[5]__0 ),
        .I3(ram_reg_0_31_0_0__3_n_0),
        .O(q00[4]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q0[5]_i_1__5 
       (.I0(ram_reg_0_15_0_0__4_n_0),
        .I1(\tmp_9_reg_1140_pp0_iter12_reg_reg[4]__0 ),
        .I2(\tmp_9_reg_1140_pp0_iter12_reg_reg[5]__0 ),
        .I3(ram_reg_0_31_0_0__4_n_0),
        .O(q00[5]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q0[6]_i_1__5 
       (.I0(ram_reg_0_15_0_0__5_n_0),
        .I1(\tmp_9_reg_1140_pp0_iter12_reg_reg[4]__0 ),
        .I2(\tmp_9_reg_1140_pp0_iter12_reg_reg[5]__0 ),
        .I3(ram_reg_0_31_0_0__5_n_0),
        .O(q00[6]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q0[7]_i_2__5 
       (.I0(ram_reg_0_15_0_0__6_n_0),
        .I1(\tmp_9_reg_1140_pp0_iter12_reg_reg[4]__0 ),
        .I2(\tmp_9_reg_1140_pp0_iter12_reg_reg[5]__0 ),
        .I3(ram_reg_0_31_0_0__6_n_0),
        .O(q00[7]));
  LUT6 #(
    .INIT(64'hAFCAAAAAA0CAAAAA)) 
    \q0[7]_i_3__2 
       (.I0(\q0_reg[0]_2 ),
        .I1(P[5]),
        .I2(trunc_ln31_1_reg_1172[1]),
        .I3(trunc_ln31_1_reg_1172[0]),
        .I4(and_ln40_reg_1145_pp0_iter12_reg),
        .I5(\q0_reg[0]_0 [5]),
        .O(\tmp_9_reg_1140_pp0_iter12_reg_reg[5]__0 ));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[7]),
        .Q(Q[7]),
        .R(1'b0));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_6_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "42" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(ram_reg_0_31_0_0_i_2__5_n_0),
        .A1(ram_reg_0_31_0_0_i_3__5_n_0),
        .A2(ram_reg_0_31_0_0_i_4__5_n_0),
        .A3(ram_reg_0_31_0_0_i_5__5_n_0),
        .A4(1'b0),
        .D(gmem0_addr_read_reg_1154_pp0_iter12_reg[0]),
        .O(ram_reg_0_15_0_0_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[6]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_6_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "42" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__0
       (.A0(ram_reg_0_31_0_0_i_2__5_n_0),
        .A1(ram_reg_0_31_0_0_i_3__5_n_0),
        .A2(ram_reg_0_31_0_0_i_4__5_n_0),
        .A3(ram_reg_0_31_0_0_i_5__5_n_0),
        .A4(1'b0),
        .D(gmem0_addr_read_reg_1154_pp0_iter12_reg[1]),
        .O(ram_reg_0_15_0_0__0_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[6]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_6_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "42" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__1
       (.A0(ram_reg_0_31_0_0_i_2__5_n_0),
        .A1(ram_reg_0_31_0_0_i_3__5_n_0),
        .A2(ram_reg_0_31_0_0_i_4__5_n_0),
        .A3(ram_reg_0_31_0_0_i_5__5_n_0),
        .A4(1'b0),
        .D(gmem0_addr_read_reg_1154_pp0_iter12_reg[2]),
        .O(ram_reg_0_15_0_0__1_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[6]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_6_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "42" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__2
       (.A0(ram_reg_0_31_0_0_i_2__5_n_0),
        .A1(ram_reg_0_31_0_0_i_3__5_n_0),
        .A2(ram_reg_0_31_0_0_i_4__5_n_0),
        .A3(ram_reg_0_31_0_0_i_5__5_n_0),
        .A4(1'b0),
        .D(gmem0_addr_read_reg_1154_pp0_iter12_reg[3]),
        .O(ram_reg_0_15_0_0__2_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[6]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_6_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "42" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__3
       (.A0(ram_reg_0_31_0_0_i_2__5_n_0),
        .A1(ram_reg_0_31_0_0_i_3__5_n_0),
        .A2(ram_reg_0_31_0_0_i_4__5_n_0),
        .A3(ram_reg_0_31_0_0_i_5__5_n_0),
        .A4(1'b0),
        .D(gmem0_addr_read_reg_1154_pp0_iter12_reg[4]),
        .O(ram_reg_0_15_0_0__3_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[6]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_6_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "42" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__4
       (.A0(ram_reg_0_31_0_0_i_2__5_n_0),
        .A1(ram_reg_0_31_0_0_i_3__5_n_0),
        .A2(ram_reg_0_31_0_0_i_4__5_n_0),
        .A3(ram_reg_0_31_0_0_i_5__5_n_0),
        .A4(1'b0),
        .D(gmem0_addr_read_reg_1154_pp0_iter12_reg[5]),
        .O(ram_reg_0_15_0_0__4_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[6]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_6_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "42" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__5
       (.A0(ram_reg_0_31_0_0_i_2__5_n_0),
        .A1(ram_reg_0_31_0_0_i_3__5_n_0),
        .A2(ram_reg_0_31_0_0_i_4__5_n_0),
        .A3(ram_reg_0_31_0_0_i_5__5_n_0),
        .A4(1'b0),
        .D(gmem0_addr_read_reg_1154_pp0_iter12_reg[6]),
        .O(ram_reg_0_15_0_0__5_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[6]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_6_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "42" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__6
       (.A0(ram_reg_0_31_0_0_i_2__5_n_0),
        .A1(ram_reg_0_31_0_0_i_3__5_n_0),
        .A2(ram_reg_0_31_0_0_i_4__5_n_0),
        .A3(ram_reg_0_31_0_0_i_5__5_n_0),
        .A4(1'b0),
        .D(gmem0_addr_read_reg_1154_pp0_iter12_reg[7]),
        .O(ram_reg_0_15_0_0__6_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[6]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_6_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S ram_reg_0_31_0_0
       (.A0(ram_reg_0_31_0_0_i_2__5_n_0),
        .A1(ram_reg_0_31_0_0_i_3__5_n_0),
        .A2(ram_reg_0_31_0_0_i_4__5_n_0),
        .A3(ram_reg_0_31_0_0_i_5__5_n_0),
        .A4(\tmp_9_reg_1140_pp0_iter12_reg_reg[4]__0 ),
        .D(gmem0_addr_read_reg_1154_pp0_iter12_reg[0]),
        .O(ram_reg_0_31_0_0_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_6_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S ram_reg_0_31_0_0__0
       (.A0(ram_reg_0_31_0_0_i_2__5_n_0),
        .A1(ram_reg_0_31_0_0_i_3__5_n_0),
        .A2(ram_reg_0_31_0_0_i_4__5_n_0),
        .A3(ram_reg_0_31_0_0_i_5__5_n_0),
        .A4(\tmp_9_reg_1140_pp0_iter12_reg_reg[4]__0 ),
        .D(gmem0_addr_read_reg_1154_pp0_iter12_reg[1]),
        .O(ram_reg_0_31_0_0__0_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_6_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S ram_reg_0_31_0_0__1
       (.A0(ram_reg_0_31_0_0_i_2__5_n_0),
        .A1(ram_reg_0_31_0_0_i_3__5_n_0),
        .A2(ram_reg_0_31_0_0_i_4__5_n_0),
        .A3(ram_reg_0_31_0_0_i_5__5_n_0),
        .A4(\tmp_9_reg_1140_pp0_iter12_reg_reg[4]__0 ),
        .D(gmem0_addr_read_reg_1154_pp0_iter12_reg[2]),
        .O(ram_reg_0_31_0_0__1_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_6_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S ram_reg_0_31_0_0__2
       (.A0(ram_reg_0_31_0_0_i_2__5_n_0),
        .A1(ram_reg_0_31_0_0_i_3__5_n_0),
        .A2(ram_reg_0_31_0_0_i_4__5_n_0),
        .A3(ram_reg_0_31_0_0_i_5__5_n_0),
        .A4(\tmp_9_reg_1140_pp0_iter12_reg_reg[4]__0 ),
        .D(gmem0_addr_read_reg_1154_pp0_iter12_reg[3]),
        .O(ram_reg_0_31_0_0__2_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_6_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S ram_reg_0_31_0_0__3
       (.A0(ram_reg_0_31_0_0_i_2__5_n_0),
        .A1(ram_reg_0_31_0_0_i_3__5_n_0),
        .A2(ram_reg_0_31_0_0_i_4__5_n_0),
        .A3(ram_reg_0_31_0_0_i_5__5_n_0),
        .A4(\tmp_9_reg_1140_pp0_iter12_reg_reg[4]__0 ),
        .D(gmem0_addr_read_reg_1154_pp0_iter12_reg[4]),
        .O(ram_reg_0_31_0_0__3_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_6_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S ram_reg_0_31_0_0__4
       (.A0(ram_reg_0_31_0_0_i_2__5_n_0),
        .A1(ram_reg_0_31_0_0_i_3__5_n_0),
        .A2(ram_reg_0_31_0_0_i_4__5_n_0),
        .A3(ram_reg_0_31_0_0_i_5__5_n_0),
        .A4(\tmp_9_reg_1140_pp0_iter12_reg_reg[4]__0 ),
        .D(gmem0_addr_read_reg_1154_pp0_iter12_reg[5]),
        .O(ram_reg_0_31_0_0__4_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_6_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S ram_reg_0_31_0_0__5
       (.A0(ram_reg_0_31_0_0_i_2__5_n_0),
        .A1(ram_reg_0_31_0_0_i_3__5_n_0),
        .A2(ram_reg_0_31_0_0_i_4__5_n_0),
        .A3(ram_reg_0_31_0_0_i_5__5_n_0),
        .A4(\tmp_9_reg_1140_pp0_iter12_reg_reg[4]__0 ),
        .D(gmem0_addr_read_reg_1154_pp0_iter12_reg[6]),
        .O(ram_reg_0_31_0_0__5_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_6_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S ram_reg_0_31_0_0__6
       (.A0(ram_reg_0_31_0_0_i_2__5_n_0),
        .A1(ram_reg_0_31_0_0_i_3__5_n_0),
        .A2(ram_reg_0_31_0_0_i_4__5_n_0),
        .A3(ram_reg_0_31_0_0_i_5__5_n_0),
        .A4(\tmp_9_reg_1140_pp0_iter12_reg_reg[4]__0 ),
        .D(gmem0_addr_read_reg_1154_pp0_iter12_reg[7]),
        .O(ram_reg_0_31_0_0__6_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hAFCAAAAAA0CAAAAA)) 
    ram_reg_0_31_0_0_i_2__5
       (.I0(ram_reg_0_15_0_0__6_0),
        .I1(P[0]),
        .I2(trunc_ln31_1_reg_1172[1]),
        .I3(trunc_ln31_1_reg_1172[0]),
        .I4(and_ln40_reg_1145_pp0_iter12_reg),
        .I5(\q0_reg[0]_0 [0]),
        .O(ram_reg_0_31_0_0_i_2__5_n_0));
  LUT6 #(
    .INIT(64'hAFCAAAAAA0CAAAAA)) 
    ram_reg_0_31_0_0_i_3__5
       (.I0(ram_reg_0_15_0_0__6_1),
        .I1(P[1]),
        .I2(trunc_ln31_1_reg_1172[1]),
        .I3(trunc_ln31_1_reg_1172[0]),
        .I4(and_ln40_reg_1145_pp0_iter12_reg),
        .I5(\q0_reg[0]_0 [1]),
        .O(ram_reg_0_31_0_0_i_3__5_n_0));
  LUT6 #(
    .INIT(64'hAFCAAAAAA0CAAAAA)) 
    ram_reg_0_31_0_0_i_4__5
       (.I0(ram_reg_0_15_0_0__6_2),
        .I1(P[2]),
        .I2(trunc_ln31_1_reg_1172[1]),
        .I3(trunc_ln31_1_reg_1172[0]),
        .I4(and_ln40_reg_1145_pp0_iter12_reg),
        .I5(\q0_reg[0]_0 [2]),
        .O(ram_reg_0_31_0_0_i_4__5_n_0));
  LUT6 #(
    .INIT(64'hAFCAAAAAA0CAAAAA)) 
    ram_reg_0_31_0_0_i_5__5
       (.I0(ram_reg_0_15_0_0__6_3),
        .I1(P[3]),
        .I2(trunc_ln31_1_reg_1172[1]),
        .I3(trunc_ln31_1_reg_1172[0]),
        .I4(and_ln40_reg_1145_pp0_iter12_reg),
        .I5(\q0_reg[0]_0 [3]),
        .O(ram_reg_0_31_0_0_i_5__5_n_0));
  LUT6 #(
    .INIT(64'hAFCAAAAAA0CAAAAA)) 
    ram_reg_0_31_0_0_i_6__5
       (.I0(\q0_reg[0]_1 ),
        .I1(P[4]),
        .I2(trunc_ln31_1_reg_1172[1]),
        .I3(trunc_ln31_1_reg_1172[0]),
        .I4(and_ln40_reg_1145_pp0_iter12_reg),
        .I5(\q0_reg[0]_0 [4]),
        .O(\tmp_9_reg_1140_pp0_iter12_reg_reg[4]__0 ));
endmodule

(* ORIG_REF_NAME = "conv2d_edge_linebuf_3_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_linebuf_3_RAM_AUTO_1R1W_4
   (tmp_11_reg_1184_reg,
    tmp_11_reg_1184_reg_0,
    Q,
    ap_clk,
    gmem0_addr_read_reg_1154_pp0_iter12_reg,
    \q0_reg[7]_0 ,
    \q0_reg[6]_0 ,
    P,
    ram_reg_0_15_0_0__6_0,
    trunc_ln31_1_reg_1172,
    and_ln40_reg_1145_pp0_iter12_reg,
    \q0_reg[0]_0 ,
    ram_reg_0_15_0_0__6_1,
    ram_reg_0_15_0_0__6_2,
    ram_reg_0_15_0_0__6_3,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    E);
  output tmp_11_reg_1184_reg;
  output tmp_11_reg_1184_reg_0;
  output [7:0]Q;
  input ap_clk;
  input [7:0]gmem0_addr_read_reg_1154_pp0_iter12_reg;
  input \q0_reg[7]_0 ;
  input \q0_reg[6]_0 ;
  input [5:0]P;
  input ram_reg_0_15_0_0__6_0;
  input [1:0]trunc_ln31_1_reg_1172;
  input and_ln40_reg_1145_pp0_iter12_reg;
  input [5:0]\q0_reg[0]_0 ;
  input ram_reg_0_15_0_0__6_1;
  input ram_reg_0_15_0_0__6_2;
  input ram_reg_0_15_0_0__6_3;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_2 ;
  input [0:0]E;

  wire [0:0]E;
  wire [5:0]P;
  wire [7:0]Q;
  wire and_ln40_reg_1145_pp0_iter12_reg;
  wire ap_clk;
  wire [7:0]gmem0_addr_read_reg_1154_pp0_iter12_reg;
  wire [7:0]q00;
  wire [5:0]\q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[6]_0 ;
  wire \q0_reg[7]_0 ;
  wire ram_reg_0_15_0_0__0_n_0;
  wire ram_reg_0_15_0_0__1_n_0;
  wire ram_reg_0_15_0_0__2_n_0;
  wire ram_reg_0_15_0_0__3_n_0;
  wire ram_reg_0_15_0_0__4_n_0;
  wire ram_reg_0_15_0_0__5_n_0;
  wire ram_reg_0_15_0_0__6_0;
  wire ram_reg_0_15_0_0__6_1;
  wire ram_reg_0_15_0_0__6_2;
  wire ram_reg_0_15_0_0__6_3;
  wire ram_reg_0_15_0_0__6_n_0;
  wire ram_reg_0_15_0_0_n_0;
  wire ram_reg_0_31_0_0__0_n_0;
  wire ram_reg_0_31_0_0__1_n_0;
  wire ram_reg_0_31_0_0__2_n_0;
  wire ram_reg_0_31_0_0__3_n_0;
  wire ram_reg_0_31_0_0__4_n_0;
  wire ram_reg_0_31_0_0__5_n_0;
  wire ram_reg_0_31_0_0__6_n_0;
  wire ram_reg_0_31_0_0_i_2__7_n_0;
  wire ram_reg_0_31_0_0_i_3__7_n_0;
  wire ram_reg_0_31_0_0_i_4__7_n_0;
  wire ram_reg_0_31_0_0_i_5__7_n_0;
  wire ram_reg_0_31_0_0_n_0;
  wire tmp_11_reg_1184_reg;
  wire tmp_11_reg_1184_reg_0;
  wire [1:0]trunc_ln31_1_reg_1172;

  LUT4 #(
    .INIT(16'h2F20)) 
    \q0[0]_i_1__6 
       (.I0(ram_reg_0_15_0_0_n_0),
        .I1(tmp_11_reg_1184_reg),
        .I2(tmp_11_reg_1184_reg_0),
        .I3(ram_reg_0_31_0_0_n_0),
        .O(q00[0]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q0[1]_i_1__6 
       (.I0(ram_reg_0_15_0_0__0_n_0),
        .I1(tmp_11_reg_1184_reg),
        .I2(tmp_11_reg_1184_reg_0),
        .I3(ram_reg_0_31_0_0__0_n_0),
        .O(q00[1]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q0[2]_i_1__6 
       (.I0(ram_reg_0_15_0_0__1_n_0),
        .I1(tmp_11_reg_1184_reg),
        .I2(tmp_11_reg_1184_reg_0),
        .I3(ram_reg_0_31_0_0__1_n_0),
        .O(q00[2]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q0[3]_i_1__6 
       (.I0(ram_reg_0_15_0_0__2_n_0),
        .I1(tmp_11_reg_1184_reg),
        .I2(tmp_11_reg_1184_reg_0),
        .I3(ram_reg_0_31_0_0__2_n_0),
        .O(q00[3]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q0[4]_i_1__6 
       (.I0(ram_reg_0_15_0_0__3_n_0),
        .I1(tmp_11_reg_1184_reg),
        .I2(tmp_11_reg_1184_reg_0),
        .I3(ram_reg_0_31_0_0__3_n_0),
        .O(q00[4]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q0[5]_i_1__6 
       (.I0(ram_reg_0_15_0_0__4_n_0),
        .I1(tmp_11_reg_1184_reg),
        .I2(tmp_11_reg_1184_reg_0),
        .I3(ram_reg_0_31_0_0__4_n_0),
        .O(q00[5]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q0[6]_i_1__6 
       (.I0(ram_reg_0_15_0_0__5_n_0),
        .I1(tmp_11_reg_1184_reg),
        .I2(tmp_11_reg_1184_reg_0),
        .I3(ram_reg_0_31_0_0__5_n_0),
        .O(q00[6]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q0[7]_i_2__6 
       (.I0(ram_reg_0_15_0_0__6_n_0),
        .I1(tmp_11_reg_1184_reg),
        .I2(tmp_11_reg_1184_reg_0),
        .I3(ram_reg_0_31_0_0__6_n_0),
        .O(q00[7]));
  LUT6 #(
    .INIT(64'hCFCACCCCC0CACCCC)) 
    \q0[7]_i_3__4 
       (.I0(P[5]),
        .I1(\q0_reg[0]_2 ),
        .I2(trunc_ln31_1_reg_1172[0]),
        .I3(trunc_ln31_1_reg_1172[1]),
        .I4(and_ln40_reg_1145_pp0_iter12_reg),
        .I5(\q0_reg[0]_0 [5]),
        .O(tmp_11_reg_1184_reg_0));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[7]),
        .Q(Q[7]),
        .R(1'b0));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_7_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "42" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(ram_reg_0_31_0_0_i_2__7_n_0),
        .A1(ram_reg_0_31_0_0_i_3__7_n_0),
        .A2(ram_reg_0_31_0_0_i_4__7_n_0),
        .A3(ram_reg_0_31_0_0_i_5__7_n_0),
        .A4(1'b0),
        .D(gmem0_addr_read_reg_1154_pp0_iter12_reg[0]),
        .O(ram_reg_0_15_0_0_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[6]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_7_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "42" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__0
       (.A0(ram_reg_0_31_0_0_i_2__7_n_0),
        .A1(ram_reg_0_31_0_0_i_3__7_n_0),
        .A2(ram_reg_0_31_0_0_i_4__7_n_0),
        .A3(ram_reg_0_31_0_0_i_5__7_n_0),
        .A4(1'b0),
        .D(gmem0_addr_read_reg_1154_pp0_iter12_reg[1]),
        .O(ram_reg_0_15_0_0__0_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[6]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_7_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "42" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__1
       (.A0(ram_reg_0_31_0_0_i_2__7_n_0),
        .A1(ram_reg_0_31_0_0_i_3__7_n_0),
        .A2(ram_reg_0_31_0_0_i_4__7_n_0),
        .A3(ram_reg_0_31_0_0_i_5__7_n_0),
        .A4(1'b0),
        .D(gmem0_addr_read_reg_1154_pp0_iter12_reg[2]),
        .O(ram_reg_0_15_0_0__1_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[6]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_7_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "42" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__2
       (.A0(ram_reg_0_31_0_0_i_2__7_n_0),
        .A1(ram_reg_0_31_0_0_i_3__7_n_0),
        .A2(ram_reg_0_31_0_0_i_4__7_n_0),
        .A3(ram_reg_0_31_0_0_i_5__7_n_0),
        .A4(1'b0),
        .D(gmem0_addr_read_reg_1154_pp0_iter12_reg[3]),
        .O(ram_reg_0_15_0_0__2_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[6]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_7_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "42" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__3
       (.A0(ram_reg_0_31_0_0_i_2__7_n_0),
        .A1(ram_reg_0_31_0_0_i_3__7_n_0),
        .A2(ram_reg_0_31_0_0_i_4__7_n_0),
        .A3(ram_reg_0_31_0_0_i_5__7_n_0),
        .A4(1'b0),
        .D(gmem0_addr_read_reg_1154_pp0_iter12_reg[4]),
        .O(ram_reg_0_15_0_0__3_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[6]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_7_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "42" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__4
       (.A0(ram_reg_0_31_0_0_i_2__7_n_0),
        .A1(ram_reg_0_31_0_0_i_3__7_n_0),
        .A2(ram_reg_0_31_0_0_i_4__7_n_0),
        .A3(ram_reg_0_31_0_0_i_5__7_n_0),
        .A4(1'b0),
        .D(gmem0_addr_read_reg_1154_pp0_iter12_reg[5]),
        .O(ram_reg_0_15_0_0__4_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[6]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_7_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "42" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__5
       (.A0(ram_reg_0_31_0_0_i_2__7_n_0),
        .A1(ram_reg_0_31_0_0_i_3__7_n_0),
        .A2(ram_reg_0_31_0_0_i_4__7_n_0),
        .A3(ram_reg_0_31_0_0_i_5__7_n_0),
        .A4(1'b0),
        .D(gmem0_addr_read_reg_1154_pp0_iter12_reg[6]),
        .O(ram_reg_0_15_0_0__5_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[6]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_7_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "42" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__6
       (.A0(ram_reg_0_31_0_0_i_2__7_n_0),
        .A1(ram_reg_0_31_0_0_i_3__7_n_0),
        .A2(ram_reg_0_31_0_0_i_4__7_n_0),
        .A3(ram_reg_0_31_0_0_i_5__7_n_0),
        .A4(1'b0),
        .D(gmem0_addr_read_reg_1154_pp0_iter12_reg[7]),
        .O(ram_reg_0_15_0_0__6_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[6]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_7_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S ram_reg_0_31_0_0
       (.A0(ram_reg_0_31_0_0_i_2__7_n_0),
        .A1(ram_reg_0_31_0_0_i_3__7_n_0),
        .A2(ram_reg_0_31_0_0_i_4__7_n_0),
        .A3(ram_reg_0_31_0_0_i_5__7_n_0),
        .A4(tmp_11_reg_1184_reg),
        .D(gmem0_addr_read_reg_1154_pp0_iter12_reg[0]),
        .O(ram_reg_0_31_0_0_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_7_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S ram_reg_0_31_0_0__0
       (.A0(ram_reg_0_31_0_0_i_2__7_n_0),
        .A1(ram_reg_0_31_0_0_i_3__7_n_0),
        .A2(ram_reg_0_31_0_0_i_4__7_n_0),
        .A3(ram_reg_0_31_0_0_i_5__7_n_0),
        .A4(tmp_11_reg_1184_reg),
        .D(gmem0_addr_read_reg_1154_pp0_iter12_reg[1]),
        .O(ram_reg_0_31_0_0__0_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_7_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S ram_reg_0_31_0_0__1
       (.A0(ram_reg_0_31_0_0_i_2__7_n_0),
        .A1(ram_reg_0_31_0_0_i_3__7_n_0),
        .A2(ram_reg_0_31_0_0_i_4__7_n_0),
        .A3(ram_reg_0_31_0_0_i_5__7_n_0),
        .A4(tmp_11_reg_1184_reg),
        .D(gmem0_addr_read_reg_1154_pp0_iter12_reg[2]),
        .O(ram_reg_0_31_0_0__1_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_7_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S ram_reg_0_31_0_0__2
       (.A0(ram_reg_0_31_0_0_i_2__7_n_0),
        .A1(ram_reg_0_31_0_0_i_3__7_n_0),
        .A2(ram_reg_0_31_0_0_i_4__7_n_0),
        .A3(ram_reg_0_31_0_0_i_5__7_n_0),
        .A4(tmp_11_reg_1184_reg),
        .D(gmem0_addr_read_reg_1154_pp0_iter12_reg[3]),
        .O(ram_reg_0_31_0_0__2_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_7_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S ram_reg_0_31_0_0__3
       (.A0(ram_reg_0_31_0_0_i_2__7_n_0),
        .A1(ram_reg_0_31_0_0_i_3__7_n_0),
        .A2(ram_reg_0_31_0_0_i_4__7_n_0),
        .A3(ram_reg_0_31_0_0_i_5__7_n_0),
        .A4(tmp_11_reg_1184_reg),
        .D(gmem0_addr_read_reg_1154_pp0_iter12_reg[4]),
        .O(ram_reg_0_31_0_0__3_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_7_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S ram_reg_0_31_0_0__4
       (.A0(ram_reg_0_31_0_0_i_2__7_n_0),
        .A1(ram_reg_0_31_0_0_i_3__7_n_0),
        .A2(ram_reg_0_31_0_0_i_4__7_n_0),
        .A3(ram_reg_0_31_0_0_i_5__7_n_0),
        .A4(tmp_11_reg_1184_reg),
        .D(gmem0_addr_read_reg_1154_pp0_iter12_reg[5]),
        .O(ram_reg_0_31_0_0__4_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_7_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S ram_reg_0_31_0_0__5
       (.A0(ram_reg_0_31_0_0_i_2__7_n_0),
        .A1(ram_reg_0_31_0_0_i_3__7_n_0),
        .A2(ram_reg_0_31_0_0_i_4__7_n_0),
        .A3(ram_reg_0_31_0_0_i_5__7_n_0),
        .A4(tmp_11_reg_1184_reg),
        .D(gmem0_addr_read_reg_1154_pp0_iter12_reg[6]),
        .O(ram_reg_0_31_0_0__5_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_7_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S ram_reg_0_31_0_0__6
       (.A0(ram_reg_0_31_0_0_i_2__7_n_0),
        .A1(ram_reg_0_31_0_0_i_3__7_n_0),
        .A2(ram_reg_0_31_0_0_i_4__7_n_0),
        .A3(ram_reg_0_31_0_0_i_5__7_n_0),
        .A4(tmp_11_reg_1184_reg),
        .D(gmem0_addr_read_reg_1154_pp0_iter12_reg[7]),
        .O(ram_reg_0_31_0_0__6_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hCFCACCCCC0CACCCC)) 
    ram_reg_0_31_0_0_i_2__7
       (.I0(P[0]),
        .I1(ram_reg_0_15_0_0__6_0),
        .I2(trunc_ln31_1_reg_1172[0]),
        .I3(trunc_ln31_1_reg_1172[1]),
        .I4(and_ln40_reg_1145_pp0_iter12_reg),
        .I5(\q0_reg[0]_0 [0]),
        .O(ram_reg_0_31_0_0_i_2__7_n_0));
  LUT6 #(
    .INIT(64'hCFCACCCCC0CACCCC)) 
    ram_reg_0_31_0_0_i_3__7
       (.I0(P[1]),
        .I1(ram_reg_0_15_0_0__6_1),
        .I2(trunc_ln31_1_reg_1172[0]),
        .I3(trunc_ln31_1_reg_1172[1]),
        .I4(and_ln40_reg_1145_pp0_iter12_reg),
        .I5(\q0_reg[0]_0 [1]),
        .O(ram_reg_0_31_0_0_i_3__7_n_0));
  LUT6 #(
    .INIT(64'hCFCACCCCC0CACCCC)) 
    ram_reg_0_31_0_0_i_4__7
       (.I0(P[2]),
        .I1(ram_reg_0_15_0_0__6_2),
        .I2(trunc_ln31_1_reg_1172[0]),
        .I3(trunc_ln31_1_reg_1172[1]),
        .I4(and_ln40_reg_1145_pp0_iter12_reg),
        .I5(\q0_reg[0]_0 [2]),
        .O(ram_reg_0_31_0_0_i_4__7_n_0));
  LUT6 #(
    .INIT(64'hCFCACCCCC0CACCCC)) 
    ram_reg_0_31_0_0_i_5__7
       (.I0(P[3]),
        .I1(ram_reg_0_15_0_0__6_3),
        .I2(trunc_ln31_1_reg_1172[0]),
        .I3(trunc_ln31_1_reg_1172[1]),
        .I4(and_ln40_reg_1145_pp0_iter12_reg),
        .I5(\q0_reg[0]_0 [3]),
        .O(ram_reg_0_31_0_0_i_5__7_n_0));
  LUT6 #(
    .INIT(64'hCFCACCCCC0CACCCC)) 
    ram_reg_0_31_0_0_i_6__7
       (.I0(P[4]),
        .I1(\q0_reg[0]_1 ),
        .I2(trunc_ln31_1_reg_1172[0]),
        .I3(trunc_ln31_1_reg_1172[1]),
        .I4(and_ln40_reg_1145_pp0_iter12_reg),
        .I5(\q0_reg[0]_0 [4]),
        .O(tmp_11_reg_1184_reg));
endmodule

(* ORIG_REF_NAME = "conv2d_edge_linebuf_3_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_linebuf_3_RAM_AUTO_1R1W_5
   (ap_enable_reg_pp0_iter13_reg,
    Q,
    ap_clk,
    gmem0_addr_read_reg_1154_pp0_iter12_reg,
    \q0_reg[7]_0 ,
    \q0_reg[6]_0 ,
    ap_enable_reg_pp0_iter13,
    P,
    ram_reg_0_15_0_0__6_0,
    \q0_reg[0]_0 ,
    ram_reg_0_15_0_0__6_1,
    ram_reg_0_15_0_0__6_2,
    ram_reg_0_15_0_0__6_3,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    trunc_ln31_1_reg_1172,
    and_ln40_reg_1145_pp0_iter12_reg,
    E);
  output [1:0]ap_enable_reg_pp0_iter13_reg;
  output [7:0]Q;
  input ap_clk;
  input [7:0]gmem0_addr_read_reg_1154_pp0_iter12_reg;
  input \q0_reg[7]_0 ;
  input \q0_reg[6]_0 ;
  input ap_enable_reg_pp0_iter13;
  input [5:0]P;
  input ram_reg_0_15_0_0__6_0;
  input [5:0]\q0_reg[0]_0 ;
  input ram_reg_0_15_0_0__6_1;
  input ram_reg_0_15_0_0__6_2;
  input ram_reg_0_15_0_0__6_3;
  input \q0_reg[0]_1 ;
  input \q0_reg[0]_2 ;
  input [1:0]trunc_ln31_1_reg_1172;
  input and_ln40_reg_1145_pp0_iter12_reg;
  input [0:0]E;

  wire [0:0]E;
  wire [5:0]P;
  wire [7:0]Q;
  wire [3:0]address0;
  wire and_ln40_reg_1145_pp0_iter12_reg;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter13;
  wire [1:0]ap_enable_reg_pp0_iter13_reg;
  wire [7:0]gmem0_addr_read_reg_1154_pp0_iter12_reg;
  wire [7:0]q00;
  wire [5:0]\q0_reg[0]_0 ;
  wire \q0_reg[0]_1 ;
  wire \q0_reg[0]_2 ;
  wire \q0_reg[6]_0 ;
  wire \q0_reg[7]_0 ;
  wire ram_reg_0_15_0_0__0_n_0;
  wire ram_reg_0_15_0_0__1_n_0;
  wire ram_reg_0_15_0_0__2_n_0;
  wire ram_reg_0_15_0_0__3_n_0;
  wire ram_reg_0_15_0_0__4_n_0;
  wire ram_reg_0_15_0_0__5_n_0;
  wire ram_reg_0_15_0_0__6_0;
  wire ram_reg_0_15_0_0__6_1;
  wire ram_reg_0_15_0_0__6_2;
  wire ram_reg_0_15_0_0__6_3;
  wire ram_reg_0_15_0_0__6_n_0;
  wire ram_reg_0_15_0_0_n_0;
  wire ram_reg_0_31_0_0__0_n_0;
  wire ram_reg_0_31_0_0__1_n_0;
  wire ram_reg_0_31_0_0__2_n_0;
  wire ram_reg_0_31_0_0__3_n_0;
  wire ram_reg_0_31_0_0__4_n_0;
  wire ram_reg_0_31_0_0__5_n_0;
  wire ram_reg_0_31_0_0__6_n_0;
  wire ram_reg_0_31_0_0_i_7__0_n_0;
  wire ram_reg_0_31_0_0_i_8__0_n_0;
  wire ram_reg_0_31_0_0_n_0;
  wire [1:0]trunc_ln31_1_reg_1172;

  LUT4 #(
    .INIT(16'h2F20)) 
    \q0[0]_i_1__7 
       (.I0(ram_reg_0_15_0_0_n_0),
        .I1(ap_enable_reg_pp0_iter13_reg[0]),
        .I2(ap_enable_reg_pp0_iter13_reg[1]),
        .I3(ram_reg_0_31_0_0_n_0),
        .O(q00[0]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q0[1]_i_1__7 
       (.I0(ram_reg_0_15_0_0__0_n_0),
        .I1(ap_enable_reg_pp0_iter13_reg[0]),
        .I2(ap_enable_reg_pp0_iter13_reg[1]),
        .I3(ram_reg_0_31_0_0__0_n_0),
        .O(q00[1]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q0[2]_i_1__7 
       (.I0(ram_reg_0_15_0_0__1_n_0),
        .I1(ap_enable_reg_pp0_iter13_reg[0]),
        .I2(ap_enable_reg_pp0_iter13_reg[1]),
        .I3(ram_reg_0_31_0_0__1_n_0),
        .O(q00[2]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q0[3]_i_1__7 
       (.I0(ram_reg_0_15_0_0__2_n_0),
        .I1(ap_enable_reg_pp0_iter13_reg[0]),
        .I2(ap_enable_reg_pp0_iter13_reg[1]),
        .I3(ram_reg_0_31_0_0__2_n_0),
        .O(q00[3]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q0[4]_i_1__7 
       (.I0(ram_reg_0_15_0_0__3_n_0),
        .I1(ap_enable_reg_pp0_iter13_reg[0]),
        .I2(ap_enable_reg_pp0_iter13_reg[1]),
        .I3(ram_reg_0_31_0_0__3_n_0),
        .O(q00[4]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q0[5]_i_1__7 
       (.I0(ram_reg_0_15_0_0__4_n_0),
        .I1(ap_enable_reg_pp0_iter13_reg[0]),
        .I2(ap_enable_reg_pp0_iter13_reg[1]),
        .I3(ram_reg_0_31_0_0__4_n_0),
        .O(q00[5]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q0[6]_i_1__7 
       (.I0(ram_reg_0_15_0_0__5_n_0),
        .I1(ap_enable_reg_pp0_iter13_reg[0]),
        .I2(ap_enable_reg_pp0_iter13_reg[1]),
        .I3(ram_reg_0_31_0_0__5_n_0),
        .O(q00[6]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q0[7]_i_2__7 
       (.I0(ram_reg_0_15_0_0__6_n_0),
        .I1(ap_enable_reg_pp0_iter13_reg[0]),
        .I2(ap_enable_reg_pp0_iter13_reg[1]),
        .I3(ram_reg_0_31_0_0__6_n_0),
        .O(q00[7]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    \q0[7]_i_3__3 
       (.I0(ap_enable_reg_pp0_iter13),
        .I1(ram_reg_0_31_0_0_i_7__0_n_0),
        .I2(P[5]),
        .I3(\q0_reg[0]_2 ),
        .I4(ram_reg_0_31_0_0_i_8__0_n_0),
        .I5(\q0_reg[0]_0 [5]),
        .O(ap_enable_reg_pp0_iter13_reg[1]));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[0]),
        .Q(Q[0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[1]),
        .Q(Q[1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[2]),
        .Q(Q[2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[3]),
        .Q(Q[3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[4]),
        .Q(Q[4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[5]),
        .Q(Q[5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[6]),
        .Q(Q[6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(q00[7]),
        .Q(Q[7]),
        .R(1'b0));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_8_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "42" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(address0[0]),
        .A1(address0[1]),
        .A2(address0[2]),
        .A3(address0[3]),
        .A4(1'b0),
        .D(gmem0_addr_read_reg_1154_pp0_iter12_reg[0]),
        .O(ram_reg_0_15_0_0_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[6]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_8_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "42" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__0
       (.A0(address0[0]),
        .A1(address0[1]),
        .A2(address0[2]),
        .A3(address0[3]),
        .A4(1'b0),
        .D(gmem0_addr_read_reg_1154_pp0_iter12_reg[1]),
        .O(ram_reg_0_15_0_0__0_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[6]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_8_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "42" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__1
       (.A0(address0[0]),
        .A1(address0[1]),
        .A2(address0[2]),
        .A3(address0[3]),
        .A4(1'b0),
        .D(gmem0_addr_read_reg_1154_pp0_iter12_reg[2]),
        .O(ram_reg_0_15_0_0__1_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[6]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_8_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "42" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__2
       (.A0(address0[0]),
        .A1(address0[1]),
        .A2(address0[2]),
        .A3(address0[3]),
        .A4(1'b0),
        .D(gmem0_addr_read_reg_1154_pp0_iter12_reg[3]),
        .O(ram_reg_0_15_0_0__2_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[6]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_8_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "42" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__3
       (.A0(address0[0]),
        .A1(address0[1]),
        .A2(address0[2]),
        .A3(address0[3]),
        .A4(1'b0),
        .D(gmem0_addr_read_reg_1154_pp0_iter12_reg[4]),
        .O(ram_reg_0_15_0_0__3_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[6]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_8_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "42" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__4
       (.A0(address0[0]),
        .A1(address0[1]),
        .A2(address0[2]),
        .A3(address0[3]),
        .A4(1'b0),
        .D(gmem0_addr_read_reg_1154_pp0_iter12_reg[5]),
        .O(ram_reg_0_15_0_0__4_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[6]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_8_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "42" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__5
       (.A0(address0[0]),
        .A1(address0[1]),
        .A2(address0[2]),
        .A3(address0[3]),
        .A4(1'b0),
        .D(gmem0_addr_read_reg_1154_pp0_iter12_reg[6]),
        .O(ram_reg_0_15_0_0__5_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[6]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_8_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1S" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "42" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__6
       (.A0(address0[0]),
        .A1(address0[1]),
        .A2(address0[2]),
        .A3(address0[3]),
        .A4(1'b0),
        .D(gmem0_addr_read_reg_1154_pp0_iter12_reg[7]),
        .O(ram_reg_0_15_0_0__6_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[6]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_8_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1S ram_reg_0_31_0_0
       (.A0(address0[0]),
        .A1(address0[1]),
        .A2(address0[2]),
        .A3(address0[3]),
        .A4(ap_enable_reg_pp0_iter13_reg[0]),
        .D(gmem0_addr_read_reg_1154_pp0_iter12_reg[0]),
        .O(ram_reg_0_31_0_0_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_8_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1S ram_reg_0_31_0_0__0
       (.A0(address0[0]),
        .A1(address0[1]),
        .A2(address0[2]),
        .A3(address0[3]),
        .A4(ap_enable_reg_pp0_iter13_reg[0]),
        .D(gmem0_addr_read_reg_1154_pp0_iter12_reg[1]),
        .O(ram_reg_0_31_0_0__0_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_8_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1S ram_reg_0_31_0_0__1
       (.A0(address0[0]),
        .A1(address0[1]),
        .A2(address0[2]),
        .A3(address0[3]),
        .A4(ap_enable_reg_pp0_iter13_reg[0]),
        .D(gmem0_addr_read_reg_1154_pp0_iter12_reg[2]),
        .O(ram_reg_0_31_0_0__1_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_8_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1S ram_reg_0_31_0_0__2
       (.A0(address0[0]),
        .A1(address0[1]),
        .A2(address0[2]),
        .A3(address0[3]),
        .A4(ap_enable_reg_pp0_iter13_reg[0]),
        .D(gmem0_addr_read_reg_1154_pp0_iter12_reg[3]),
        .O(ram_reg_0_31_0_0__2_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_8_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1S ram_reg_0_31_0_0__3
       (.A0(address0[0]),
        .A1(address0[1]),
        .A2(address0[2]),
        .A3(address0[3]),
        .A4(ap_enable_reg_pp0_iter13_reg[0]),
        .D(gmem0_addr_read_reg_1154_pp0_iter12_reg[4]),
        .O(ram_reg_0_31_0_0__3_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_8_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1S ram_reg_0_31_0_0__4
       (.A0(address0[0]),
        .A1(address0[1]),
        .A2(address0[2]),
        .A3(address0[3]),
        .A4(ap_enable_reg_pp0_iter13_reg[0]),
        .D(gmem0_addr_read_reg_1154_pp0_iter12_reg[5]),
        .O(ram_reg_0_31_0_0__4_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_8_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1S ram_reg_0_31_0_0__5
       (.A0(address0[0]),
        .A1(address0[1]),
        .A2(address0[2]),
        .A3(address0[3]),
        .A4(ap_enable_reg_pp0_iter13_reg[0]),
        .D(gmem0_addr_read_reg_1154_pp0_iter12_reg[6]),
        .O(ram_reg_0_31_0_0__5_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_8_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_SP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1S ram_reg_0_31_0_0__6
       (.A0(address0[0]),
        .A1(address0[1]),
        .A2(address0[2]),
        .A3(address0[3]),
        .A4(ap_enable_reg_pp0_iter13_reg[0]),
        .D(gmem0_addr_read_reg_1154_pp0_iter12_reg[7]),
        .O(ram_reg_0_31_0_0__6_n_0),
        .WCLK(ap_clk),
        .WE(\q0_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    ram_reg_0_31_0_0_i_2__6
       (.I0(ap_enable_reg_pp0_iter13),
        .I1(ram_reg_0_31_0_0_i_7__0_n_0),
        .I2(P[0]),
        .I3(ram_reg_0_15_0_0__6_0),
        .I4(ram_reg_0_31_0_0_i_8__0_n_0),
        .I5(\q0_reg[0]_0 [0]),
        .O(address0[0]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    ram_reg_0_31_0_0_i_3__6
       (.I0(ap_enable_reg_pp0_iter13),
        .I1(ram_reg_0_31_0_0_i_7__0_n_0),
        .I2(P[1]),
        .I3(ram_reg_0_15_0_0__6_1),
        .I4(ram_reg_0_31_0_0_i_8__0_n_0),
        .I5(\q0_reg[0]_0 [1]),
        .O(address0[1]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    ram_reg_0_31_0_0_i_4__6
       (.I0(ap_enable_reg_pp0_iter13),
        .I1(ram_reg_0_31_0_0_i_7__0_n_0),
        .I2(P[2]),
        .I3(ram_reg_0_15_0_0__6_2),
        .I4(ram_reg_0_31_0_0_i_8__0_n_0),
        .I5(\q0_reg[0]_0 [2]),
        .O(address0[2]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    ram_reg_0_31_0_0_i_5__6
       (.I0(ap_enable_reg_pp0_iter13),
        .I1(ram_reg_0_31_0_0_i_7__0_n_0),
        .I2(P[3]),
        .I3(ram_reg_0_15_0_0__6_3),
        .I4(ram_reg_0_31_0_0_i_8__0_n_0),
        .I5(\q0_reg[0]_0 [3]),
        .O(address0[3]));
  LUT6 #(
    .INIT(64'hFFFFF7800000F780)) 
    ram_reg_0_31_0_0_i_6__6
       (.I0(ap_enable_reg_pp0_iter13),
        .I1(ram_reg_0_31_0_0_i_7__0_n_0),
        .I2(P[4]),
        .I3(\q0_reg[0]_1 ),
        .I4(ram_reg_0_31_0_0_i_8__0_n_0),
        .I5(\q0_reg[0]_0 [4]),
        .O(ap_enable_reg_pp0_iter13_reg[0]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'h40)) 
    ram_reg_0_31_0_0_i_7__0
       (.I0(trunc_ln31_1_reg_1172[1]),
        .I1(trunc_ln31_1_reg_1172[0]),
        .I2(and_ln40_reg_1145_pp0_iter12_reg),
        .O(ram_reg_0_31_0_0_i_7__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    ram_reg_0_31_0_0_i_8__0
       (.I0(ap_enable_reg_pp0_iter13),
        .I1(and_ln40_reg_1145_pp0_iter12_reg),
        .I2(trunc_ln31_1_reg_1172[0]),
        .I3(trunc_ln31_1_reg_1172[1]),
        .O(ram_reg_0_31_0_0_i_8__0_n_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_linebuf_RAM_AUTO_1R1W
   (\zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4] ,
    \zext_ln46_1_reg_1249_pp0_iter16_reg_reg[5] ,
    \q1_reg[7]_0 ,
    \q0_reg[7]_0 ,
    add_ln55_2_fu_883_p2,
    ap_clk,
    Q,
    \q1_reg[7]_1 ,
    \q1_reg[0]_0 ,
    \q1_reg[6]_0 ,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    and_ln40_reg_1145_pp0_iter16_reg,
    \q0_reg[0]_2 ,
    E,
    \q0_reg[7]_1 ,
    I164,
    \add_ln55_2_reg_1385_reg[7] ,
    \add_ln55_2_reg_1385_reg[3] ,
    \add_ln55_2_reg_1385_reg[7]_0 ,
    \add_ln55_2_reg_1385_reg[7]_1 );
  output \zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4] ;
  output \zext_ln46_1_reg_1249_pp0_iter16_reg_reg[5] ;
  output [7:0]\q1_reg[7]_0 ;
  output [7:0]\q0_reg[7]_0 ;
  output [8:0]add_ln55_2_fu_883_p2;
  input ap_clk;
  input [7:0]Q;
  input \q1_reg[7]_1 ;
  input [5:0]\q1_reg[0]_0 ;
  input \q1_reg[6]_0 ;
  input [5:0]\q0_reg[0]_0 ;
  input [1:0]\q0_reg[0]_1 ;
  input and_ln40_reg_1145_pp0_iter16_reg;
  input [5:0]\q0_reg[0]_2 ;
  input [0:0]E;
  input [0:0]\q0_reg[7]_1 ;
  input [7:0]I164;
  input [7:0]\add_ln55_2_reg_1385_reg[7] ;
  input [1:0]\add_ln55_2_reg_1385_reg[3] ;
  input [7:0]\add_ln55_2_reg_1385_reg[7]_0 ;
  input [7:0]\add_ln55_2_reg_1385_reg[7]_1 ;

  wire [0:0]E;
  wire [7:0]I164;
  wire [7:0]Q;
  wire [8:0]add_ln55_2_fu_883_p2;
  wire \add_ln55_2_reg_1385[3]_i_6_n_0 ;
  wire \add_ln55_2_reg_1385[3]_i_7_n_0 ;
  wire \add_ln55_2_reg_1385[3]_i_8_n_0 ;
  wire \add_ln55_2_reg_1385[3]_i_9_n_0 ;
  wire \add_ln55_2_reg_1385[7]_i_6_n_0 ;
  wire \add_ln55_2_reg_1385[7]_i_7_n_0 ;
  wire \add_ln55_2_reg_1385[7]_i_8_n_0 ;
  wire \add_ln55_2_reg_1385[7]_i_9_n_0 ;
  wire [1:0]\add_ln55_2_reg_1385_reg[3] ;
  wire \add_ln55_2_reg_1385_reg[3]_i_1_n_0 ;
  wire \add_ln55_2_reg_1385_reg[3]_i_1_n_1 ;
  wire \add_ln55_2_reg_1385_reg[3]_i_1_n_2 ;
  wire \add_ln55_2_reg_1385_reg[3]_i_1_n_3 ;
  wire [7:0]\add_ln55_2_reg_1385_reg[7] ;
  wire [7:0]\add_ln55_2_reg_1385_reg[7]_0 ;
  wire [7:0]\add_ln55_2_reg_1385_reg[7]_1 ;
  wire \add_ln55_2_reg_1385_reg[7]_i_1_n_0 ;
  wire \add_ln55_2_reg_1385_reg[7]_i_1_n_1 ;
  wire \add_ln55_2_reg_1385_reg[7]_i_1_n_2 ;
  wire \add_ln55_2_reg_1385_reg[7]_i_1_n_3 ;
  wire and_ln40_reg_1145_pp0_iter16_reg;
  wire ap_clk;
  wire [7:0]q00;
  wire [5:0]\q0_reg[0]_0 ;
  wire [1:0]\q0_reg[0]_1 ;
  wire [5:0]\q0_reg[0]_2 ;
  wire [7:0]\q0_reg[7]_0 ;
  wire [0:0]\q0_reg[7]_1 ;
  wire [7:0]q10;
  wire [5:0]\q1_reg[0]_0 ;
  wire \q1_reg[6]_0 ;
  wire [7:0]\q1_reg[7]_0 ;
  wire \q1_reg[7]_1 ;
  wire ram_reg_0_15_0_0__0_n_0;
  wire ram_reg_0_15_0_0__0_n_1;
  wire ram_reg_0_15_0_0__1_n_0;
  wire ram_reg_0_15_0_0__1_n_1;
  wire ram_reg_0_15_0_0__2_n_0;
  wire ram_reg_0_15_0_0__2_n_1;
  wire ram_reg_0_15_0_0__3_n_0;
  wire ram_reg_0_15_0_0__3_n_1;
  wire ram_reg_0_15_0_0__4_n_0;
  wire ram_reg_0_15_0_0__4_n_1;
  wire ram_reg_0_15_0_0__5_n_0;
  wire ram_reg_0_15_0_0__5_n_1;
  wire ram_reg_0_15_0_0__6_n_0;
  wire ram_reg_0_15_0_0__6_n_1;
  wire ram_reg_0_15_0_0_n_0;
  wire ram_reg_0_15_0_0_n_1;
  wire ram_reg_0_31_0_0__0_n_0;
  wire ram_reg_0_31_0_0__0_n_1;
  wire ram_reg_0_31_0_0__1_n_0;
  wire ram_reg_0_31_0_0__1_n_1;
  wire ram_reg_0_31_0_0__2_n_0;
  wire ram_reg_0_31_0_0__2_n_1;
  wire ram_reg_0_31_0_0__3_n_0;
  wire ram_reg_0_31_0_0__3_n_1;
  wire ram_reg_0_31_0_0__4_n_0;
  wire ram_reg_0_31_0_0__4_n_1;
  wire ram_reg_0_31_0_0__5_n_0;
  wire ram_reg_0_31_0_0__5_n_1;
  wire ram_reg_0_31_0_0__6_n_0;
  wire ram_reg_0_31_0_0__6_n_1;
  wire ram_reg_0_31_0_0_i_2__1_n_0;
  wire ram_reg_0_31_0_0_i_3__1_n_0;
  wire ram_reg_0_31_0_0_i_4__1_n_0;
  wire ram_reg_0_31_0_0_i_5__1_n_0;
  wire ram_reg_0_31_0_0_n_0;
  wire ram_reg_0_31_0_0_n_1;
  wire \zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4] ;
  wire \zext_ln46_1_reg_1249_pp0_iter16_reg_reg[5] ;
  wire [3:1]\NLW_add_ln55_2_reg_1385_reg[8]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_add_ln55_2_reg_1385_reg[8]_i_1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hA655A6A5A65AA6AA)) 
    \add_ln55_2_reg_1385[3]_i_6 
       (.I0(I164[3]),
        .I1(\add_ln55_2_reg_1385_reg[7] [3]),
        .I2(\add_ln55_2_reg_1385_reg[3] [1]),
        .I3(\add_ln55_2_reg_1385_reg[3] [0]),
        .I4(\add_ln55_2_reg_1385_reg[7]_0 [3]),
        .I5(\add_ln55_2_reg_1385_reg[7]_1 [3]),
        .O(\add_ln55_2_reg_1385[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hA655A6A5A65AA6AA)) 
    \add_ln55_2_reg_1385[3]_i_7 
       (.I0(I164[2]),
        .I1(\add_ln55_2_reg_1385_reg[7] [2]),
        .I2(\add_ln55_2_reg_1385_reg[3] [1]),
        .I3(\add_ln55_2_reg_1385_reg[3] [0]),
        .I4(\add_ln55_2_reg_1385_reg[7]_0 [2]),
        .I5(\add_ln55_2_reg_1385_reg[7]_1 [2]),
        .O(\add_ln55_2_reg_1385[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hA655A6A5A65AA6AA)) 
    \add_ln55_2_reg_1385[3]_i_8 
       (.I0(I164[1]),
        .I1(\add_ln55_2_reg_1385_reg[7] [1]),
        .I2(\add_ln55_2_reg_1385_reg[3] [1]),
        .I3(\add_ln55_2_reg_1385_reg[3] [0]),
        .I4(\add_ln55_2_reg_1385_reg[7]_0 [1]),
        .I5(\add_ln55_2_reg_1385_reg[7]_1 [1]),
        .O(\add_ln55_2_reg_1385[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hA655A6A5A65AA6AA)) 
    \add_ln55_2_reg_1385[3]_i_9 
       (.I0(I164[0]),
        .I1(\add_ln55_2_reg_1385_reg[7] [0]),
        .I2(\add_ln55_2_reg_1385_reg[3] [1]),
        .I3(\add_ln55_2_reg_1385_reg[3] [0]),
        .I4(\add_ln55_2_reg_1385_reg[7]_0 [0]),
        .I5(\add_ln55_2_reg_1385_reg[7]_1 [0]),
        .O(\add_ln55_2_reg_1385[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hA655A6A5A65AA6AA)) 
    \add_ln55_2_reg_1385[7]_i_6 
       (.I0(I164[7]),
        .I1(\add_ln55_2_reg_1385_reg[7] [7]),
        .I2(\add_ln55_2_reg_1385_reg[3] [1]),
        .I3(\add_ln55_2_reg_1385_reg[3] [0]),
        .I4(\add_ln55_2_reg_1385_reg[7]_0 [7]),
        .I5(\add_ln55_2_reg_1385_reg[7]_1 [7]),
        .O(\add_ln55_2_reg_1385[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hA655A6A5A65AA6AA)) 
    \add_ln55_2_reg_1385[7]_i_7 
       (.I0(I164[6]),
        .I1(\add_ln55_2_reg_1385_reg[7] [6]),
        .I2(\add_ln55_2_reg_1385_reg[3] [1]),
        .I3(\add_ln55_2_reg_1385_reg[3] [0]),
        .I4(\add_ln55_2_reg_1385_reg[7]_0 [6]),
        .I5(\add_ln55_2_reg_1385_reg[7]_1 [6]),
        .O(\add_ln55_2_reg_1385[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hA655A6A5A65AA6AA)) 
    \add_ln55_2_reg_1385[7]_i_8 
       (.I0(I164[5]),
        .I1(\add_ln55_2_reg_1385_reg[7] [5]),
        .I2(\add_ln55_2_reg_1385_reg[3] [1]),
        .I3(\add_ln55_2_reg_1385_reg[3] [0]),
        .I4(\add_ln55_2_reg_1385_reg[7]_0 [5]),
        .I5(\add_ln55_2_reg_1385_reg[7]_1 [5]),
        .O(\add_ln55_2_reg_1385[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hA655A6A5A65AA6AA)) 
    \add_ln55_2_reg_1385[7]_i_9 
       (.I0(I164[4]),
        .I1(\add_ln55_2_reg_1385_reg[7] [4]),
        .I2(\add_ln55_2_reg_1385_reg[3] [1]),
        .I3(\add_ln55_2_reg_1385_reg[3] [0]),
        .I4(\add_ln55_2_reg_1385_reg[7]_0 [4]),
        .I5(\add_ln55_2_reg_1385_reg[7]_1 [4]),
        .O(\add_ln55_2_reg_1385[7]_i_9_n_0 ));
  CARRY4 \add_ln55_2_reg_1385_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln55_2_reg_1385_reg[3]_i_1_n_0 ,\add_ln55_2_reg_1385_reg[3]_i_1_n_1 ,\add_ln55_2_reg_1385_reg[3]_i_1_n_2 ,\add_ln55_2_reg_1385_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(I164[3:0]),
        .O(add_ln55_2_fu_883_p2[3:0]),
        .S({\add_ln55_2_reg_1385[3]_i_6_n_0 ,\add_ln55_2_reg_1385[3]_i_7_n_0 ,\add_ln55_2_reg_1385[3]_i_8_n_0 ,\add_ln55_2_reg_1385[3]_i_9_n_0 }));
  CARRY4 \add_ln55_2_reg_1385_reg[7]_i_1 
       (.CI(\add_ln55_2_reg_1385_reg[3]_i_1_n_0 ),
        .CO({\add_ln55_2_reg_1385_reg[7]_i_1_n_0 ,\add_ln55_2_reg_1385_reg[7]_i_1_n_1 ,\add_ln55_2_reg_1385_reg[7]_i_1_n_2 ,\add_ln55_2_reg_1385_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(I164[7:4]),
        .O(add_ln55_2_fu_883_p2[7:4]),
        .S({\add_ln55_2_reg_1385[7]_i_6_n_0 ,\add_ln55_2_reg_1385[7]_i_7_n_0 ,\add_ln55_2_reg_1385[7]_i_8_n_0 ,\add_ln55_2_reg_1385[7]_i_9_n_0 }));
  CARRY4 \add_ln55_2_reg_1385_reg[8]_i_1 
       (.CI(\add_ln55_2_reg_1385_reg[7]_i_1_n_0 ),
        .CO({\NLW_add_ln55_2_reg_1385_reg[8]_i_1_CO_UNCONNECTED [3:1],add_ln55_2_fu_883_p2[8]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_add_ln55_2_reg_1385_reg[8]_i_1_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q0[0]_i_1__0 
       (.I0(ram_reg_0_15_0_0_n_1),
        .I1(\zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4] ),
        .I2(\zext_ln46_1_reg_1249_pp0_iter16_reg_reg[5] ),
        .I3(ram_reg_0_31_0_0_n_1),
        .O(q00[0]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q0[1]_i_1__0 
       (.I0(ram_reg_0_15_0_0__0_n_1),
        .I1(\zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4] ),
        .I2(\zext_ln46_1_reg_1249_pp0_iter16_reg_reg[5] ),
        .I3(ram_reg_0_31_0_0__0_n_1),
        .O(q00[1]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q0[2]_i_1__0 
       (.I0(ram_reg_0_15_0_0__1_n_1),
        .I1(\zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4] ),
        .I2(\zext_ln46_1_reg_1249_pp0_iter16_reg_reg[5] ),
        .I3(ram_reg_0_31_0_0__1_n_1),
        .O(q00[2]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q0[3]_i_1__0 
       (.I0(ram_reg_0_15_0_0__2_n_1),
        .I1(\zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4] ),
        .I2(\zext_ln46_1_reg_1249_pp0_iter16_reg_reg[5] ),
        .I3(ram_reg_0_31_0_0__2_n_1),
        .O(q00[3]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q0[4]_i_1__0 
       (.I0(ram_reg_0_15_0_0__3_n_1),
        .I1(\zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4] ),
        .I2(\zext_ln46_1_reg_1249_pp0_iter16_reg_reg[5] ),
        .I3(ram_reg_0_31_0_0__3_n_1),
        .O(q00[4]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q0[5]_i_1__0 
       (.I0(ram_reg_0_15_0_0__4_n_1),
        .I1(\zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4] ),
        .I2(\zext_ln46_1_reg_1249_pp0_iter16_reg_reg[5] ),
        .I3(ram_reg_0_31_0_0__4_n_1),
        .O(q00[5]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q0[6]_i_1__0 
       (.I0(ram_reg_0_15_0_0__5_n_1),
        .I1(\zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4] ),
        .I2(\zext_ln46_1_reg_1249_pp0_iter16_reg_reg[5] ),
        .I3(ram_reg_0_31_0_0__5_n_1),
        .O(q00[6]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q0[7]_i_2__0 
       (.I0(ram_reg_0_15_0_0__6_n_1),
        .I1(\zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4] ),
        .I2(\zext_ln46_1_reg_1249_pp0_iter16_reg_reg[5] ),
        .I3(ram_reg_0_31_0_0__6_n_1),
        .O(q00[7]));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_1 ),
        .D(q00[0]),
        .Q(\q0_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_1 ),
        .D(q00[1]),
        .Q(\q0_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_1 ),
        .D(q00[2]),
        .Q(\q0_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_1 ),
        .D(q00[3]),
        .Q(\q0_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_1 ),
        .D(q00[4]),
        .Q(\q0_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_1 ),
        .D(q00[5]),
        .Q(\q0_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_1 ),
        .D(q00[6]),
        .Q(\q0_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_1 ),
        .D(q00[7]),
        .Q(\q0_reg[7]_0 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q1[0]_i_1__0 
       (.I0(ram_reg_0_15_0_0_n_0),
        .I1(\q1_reg[0]_0 [4]),
        .I2(\q1_reg[0]_0 [5]),
        .I3(ram_reg_0_31_0_0_n_0),
        .O(q10[0]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q1[1]_i_1__0 
       (.I0(ram_reg_0_15_0_0__0_n_0),
        .I1(\q1_reg[0]_0 [4]),
        .I2(\q1_reg[0]_0 [5]),
        .I3(ram_reg_0_31_0_0__0_n_0),
        .O(q10[1]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q1[2]_i_1__0 
       (.I0(ram_reg_0_15_0_0__1_n_0),
        .I1(\q1_reg[0]_0 [4]),
        .I2(\q1_reg[0]_0 [5]),
        .I3(ram_reg_0_31_0_0__1_n_0),
        .O(q10[2]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q1[3]_i_1__0 
       (.I0(ram_reg_0_15_0_0__2_n_0),
        .I1(\q1_reg[0]_0 [4]),
        .I2(\q1_reg[0]_0 [5]),
        .I3(ram_reg_0_31_0_0__2_n_0),
        .O(q10[3]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q1[4]_i_1__0 
       (.I0(ram_reg_0_15_0_0__3_n_0),
        .I1(\q1_reg[0]_0 [4]),
        .I2(\q1_reg[0]_0 [5]),
        .I3(ram_reg_0_31_0_0__3_n_0),
        .O(q10[4]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q1[5]_i_1__0 
       (.I0(ram_reg_0_15_0_0__4_n_0),
        .I1(\q1_reg[0]_0 [4]),
        .I2(\q1_reg[0]_0 [5]),
        .I3(ram_reg_0_31_0_0__4_n_0),
        .O(q10[5]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q1[6]_i_1__0 
       (.I0(ram_reg_0_15_0_0__5_n_0),
        .I1(\q1_reg[0]_0 [4]),
        .I2(\q1_reg[0]_0 [5]),
        .I3(ram_reg_0_31_0_0__5_n_0),
        .O(q10[6]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q1[7]_i_1 
       (.I0(ram_reg_0_15_0_0__6_n_0),
        .I1(\q1_reg[0]_0 [4]),
        .I2(\q1_reg[0]_0 [5]),
        .I3(ram_reg_0_31_0_0__6_n_0),
        .O(q10[7]));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[0]),
        .Q(\q1_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[1]),
        .Q(\q1_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[2]),
        .Q(\q1_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[3]),
        .Q(\q1_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[4]),
        .Q(\q1_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[5]),
        .Q(\q1_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[6]),
        .Q(\q1_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[7]),
        .Q(\q1_reg[7]_0 [7]),
        .R(1'b0));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "42" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(ram_reg_0_31_0_0_i_2__1_n_0),
        .A1(ram_reg_0_31_0_0_i_3__1_n_0),
        .A2(ram_reg_0_31_0_0_i_4__1_n_0),
        .A3(ram_reg_0_31_0_0_i_5__1_n_0),
        .A4(1'b0),
        .D(Q[0]),
        .DPO(ram_reg_0_15_0_0_n_0),
        .DPRA0(\q1_reg[0]_0 [0]),
        .DPRA1(\q1_reg[0]_0 [1]),
        .DPRA2(\q1_reg[0]_0 [2]),
        .DPRA3(\q1_reg[0]_0 [3]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0_n_1),
        .WCLK(ap_clk),
        .WE(\q1_reg[6]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "42" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__0
       (.A0(ram_reg_0_31_0_0_i_2__1_n_0),
        .A1(ram_reg_0_31_0_0_i_3__1_n_0),
        .A2(ram_reg_0_31_0_0_i_4__1_n_0),
        .A3(ram_reg_0_31_0_0_i_5__1_n_0),
        .A4(1'b0),
        .D(Q[1]),
        .DPO(ram_reg_0_15_0_0__0_n_0),
        .DPRA0(\q1_reg[0]_0 [0]),
        .DPRA1(\q1_reg[0]_0 [1]),
        .DPRA2(\q1_reg[0]_0 [2]),
        .DPRA3(\q1_reg[0]_0 [3]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__0_n_1),
        .WCLK(ap_clk),
        .WE(\q1_reg[6]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "42" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__1
       (.A0(ram_reg_0_31_0_0_i_2__1_n_0),
        .A1(ram_reg_0_31_0_0_i_3__1_n_0),
        .A2(ram_reg_0_31_0_0_i_4__1_n_0),
        .A3(ram_reg_0_31_0_0_i_5__1_n_0),
        .A4(1'b0),
        .D(Q[2]),
        .DPO(ram_reg_0_15_0_0__1_n_0),
        .DPRA0(\q1_reg[0]_0 [0]),
        .DPRA1(\q1_reg[0]_0 [1]),
        .DPRA2(\q1_reg[0]_0 [2]),
        .DPRA3(\q1_reg[0]_0 [3]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__1_n_1),
        .WCLK(ap_clk),
        .WE(\q1_reg[6]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "42" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__2
       (.A0(ram_reg_0_31_0_0_i_2__1_n_0),
        .A1(ram_reg_0_31_0_0_i_3__1_n_0),
        .A2(ram_reg_0_31_0_0_i_4__1_n_0),
        .A3(ram_reg_0_31_0_0_i_5__1_n_0),
        .A4(1'b0),
        .D(Q[3]),
        .DPO(ram_reg_0_15_0_0__2_n_0),
        .DPRA0(\q1_reg[0]_0 [0]),
        .DPRA1(\q1_reg[0]_0 [1]),
        .DPRA2(\q1_reg[0]_0 [2]),
        .DPRA3(\q1_reg[0]_0 [3]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__2_n_1),
        .WCLK(ap_clk),
        .WE(\q1_reg[6]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "42" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__3
       (.A0(ram_reg_0_31_0_0_i_2__1_n_0),
        .A1(ram_reg_0_31_0_0_i_3__1_n_0),
        .A2(ram_reg_0_31_0_0_i_4__1_n_0),
        .A3(ram_reg_0_31_0_0_i_5__1_n_0),
        .A4(1'b0),
        .D(Q[4]),
        .DPO(ram_reg_0_15_0_0__3_n_0),
        .DPRA0(\q1_reg[0]_0 [0]),
        .DPRA1(\q1_reg[0]_0 [1]),
        .DPRA2(\q1_reg[0]_0 [2]),
        .DPRA3(\q1_reg[0]_0 [3]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__3_n_1),
        .WCLK(ap_clk),
        .WE(\q1_reg[6]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "42" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__4
       (.A0(ram_reg_0_31_0_0_i_2__1_n_0),
        .A1(ram_reg_0_31_0_0_i_3__1_n_0),
        .A2(ram_reg_0_31_0_0_i_4__1_n_0),
        .A3(ram_reg_0_31_0_0_i_5__1_n_0),
        .A4(1'b0),
        .D(Q[5]),
        .DPO(ram_reg_0_15_0_0__4_n_0),
        .DPRA0(\q1_reg[0]_0 [0]),
        .DPRA1(\q1_reg[0]_0 [1]),
        .DPRA2(\q1_reg[0]_0 [2]),
        .DPRA3(\q1_reg[0]_0 [3]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__4_n_1),
        .WCLK(ap_clk),
        .WE(\q1_reg[6]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "42" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__5
       (.A0(ram_reg_0_31_0_0_i_2__1_n_0),
        .A1(ram_reg_0_31_0_0_i_3__1_n_0),
        .A2(ram_reg_0_31_0_0_i_4__1_n_0),
        .A3(ram_reg_0_31_0_0_i_5__1_n_0),
        .A4(1'b0),
        .D(Q[6]),
        .DPO(ram_reg_0_15_0_0__5_n_0),
        .DPRA0(\q1_reg[0]_0 [0]),
        .DPRA1(\q1_reg[0]_0 [1]),
        .DPRA2(\q1_reg[0]_0 [2]),
        .DPRA3(\q1_reg[0]_0 [3]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__5_n_1),
        .WCLK(ap_clk),
        .WE(\q1_reg[6]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "42" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__6
       (.A0(ram_reg_0_31_0_0_i_2__1_n_0),
        .A1(ram_reg_0_31_0_0_i_3__1_n_0),
        .A2(ram_reg_0_31_0_0_i_4__1_n_0),
        .A3(ram_reg_0_31_0_0_i_5__1_n_0),
        .A4(1'b0),
        .D(Q[7]),
        .DPO(ram_reg_0_15_0_0__6_n_0),
        .DPRA0(\q1_reg[0]_0 [0]),
        .DPRA1(\q1_reg[0]_0 [1]),
        .DPRA2(\q1_reg[0]_0 [2]),
        .DPRA3(\q1_reg[0]_0 [3]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__6_n_1),
        .WCLK(ap_clk),
        .WE(\q1_reg[6]_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    ram_reg_0_15_0_0_i_2__1
       (.I0(\q0_reg[0]_0 [5]),
        .I1(\q0_reg[0]_1 [1]),
        .I2(and_ln40_reg_1145_pp0_iter16_reg),
        .I3(\q0_reg[0]_1 [0]),
        .I4(\q0_reg[0]_2 [5]),
        .O(\zext_ln46_1_reg_1249_pp0_iter16_reg_reg[5] ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D ram_reg_0_31_0_0
       (.A0(ram_reg_0_31_0_0_i_2__1_n_0),
        .A1(ram_reg_0_31_0_0_i_3__1_n_0),
        .A2(ram_reg_0_31_0_0_i_4__1_n_0),
        .A3(ram_reg_0_31_0_0_i_5__1_n_0),
        .A4(\zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4] ),
        .D(Q[0]),
        .DPO(ram_reg_0_31_0_0_n_0),
        .DPRA0(\q1_reg[0]_0 [0]),
        .DPRA1(\q1_reg[0]_0 [1]),
        .DPRA2(\q1_reg[0]_0 [2]),
        .DPRA3(\q1_reg[0]_0 [3]),
        .DPRA4(\q1_reg[0]_0 [4]),
        .SPO(ram_reg_0_31_0_0_n_1),
        .WCLK(ap_clk),
        .WE(\q1_reg[7]_1 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D ram_reg_0_31_0_0__0
       (.A0(ram_reg_0_31_0_0_i_2__1_n_0),
        .A1(ram_reg_0_31_0_0_i_3__1_n_0),
        .A2(ram_reg_0_31_0_0_i_4__1_n_0),
        .A3(ram_reg_0_31_0_0_i_5__1_n_0),
        .A4(\zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4] ),
        .D(Q[1]),
        .DPO(ram_reg_0_31_0_0__0_n_0),
        .DPRA0(\q1_reg[0]_0 [0]),
        .DPRA1(\q1_reg[0]_0 [1]),
        .DPRA2(\q1_reg[0]_0 [2]),
        .DPRA3(\q1_reg[0]_0 [3]),
        .DPRA4(\q1_reg[0]_0 [4]),
        .SPO(ram_reg_0_31_0_0__0_n_1),
        .WCLK(ap_clk),
        .WE(\q1_reg[7]_1 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D ram_reg_0_31_0_0__1
       (.A0(ram_reg_0_31_0_0_i_2__1_n_0),
        .A1(ram_reg_0_31_0_0_i_3__1_n_0),
        .A2(ram_reg_0_31_0_0_i_4__1_n_0),
        .A3(ram_reg_0_31_0_0_i_5__1_n_0),
        .A4(\zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4] ),
        .D(Q[2]),
        .DPO(ram_reg_0_31_0_0__1_n_0),
        .DPRA0(\q1_reg[0]_0 [0]),
        .DPRA1(\q1_reg[0]_0 [1]),
        .DPRA2(\q1_reg[0]_0 [2]),
        .DPRA3(\q1_reg[0]_0 [3]),
        .DPRA4(\q1_reg[0]_0 [4]),
        .SPO(ram_reg_0_31_0_0__1_n_1),
        .WCLK(ap_clk),
        .WE(\q1_reg[7]_1 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D ram_reg_0_31_0_0__2
       (.A0(ram_reg_0_31_0_0_i_2__1_n_0),
        .A1(ram_reg_0_31_0_0_i_3__1_n_0),
        .A2(ram_reg_0_31_0_0_i_4__1_n_0),
        .A3(ram_reg_0_31_0_0_i_5__1_n_0),
        .A4(\zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4] ),
        .D(Q[3]),
        .DPO(ram_reg_0_31_0_0__2_n_0),
        .DPRA0(\q1_reg[0]_0 [0]),
        .DPRA1(\q1_reg[0]_0 [1]),
        .DPRA2(\q1_reg[0]_0 [2]),
        .DPRA3(\q1_reg[0]_0 [3]),
        .DPRA4(\q1_reg[0]_0 [4]),
        .SPO(ram_reg_0_31_0_0__2_n_1),
        .WCLK(ap_clk),
        .WE(\q1_reg[7]_1 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D ram_reg_0_31_0_0__3
       (.A0(ram_reg_0_31_0_0_i_2__1_n_0),
        .A1(ram_reg_0_31_0_0_i_3__1_n_0),
        .A2(ram_reg_0_31_0_0_i_4__1_n_0),
        .A3(ram_reg_0_31_0_0_i_5__1_n_0),
        .A4(\zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4] ),
        .D(Q[4]),
        .DPO(ram_reg_0_31_0_0__3_n_0),
        .DPRA0(\q1_reg[0]_0 [0]),
        .DPRA1(\q1_reg[0]_0 [1]),
        .DPRA2(\q1_reg[0]_0 [2]),
        .DPRA3(\q1_reg[0]_0 [3]),
        .DPRA4(\q1_reg[0]_0 [4]),
        .SPO(ram_reg_0_31_0_0__3_n_1),
        .WCLK(ap_clk),
        .WE(\q1_reg[7]_1 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D ram_reg_0_31_0_0__4
       (.A0(ram_reg_0_31_0_0_i_2__1_n_0),
        .A1(ram_reg_0_31_0_0_i_3__1_n_0),
        .A2(ram_reg_0_31_0_0_i_4__1_n_0),
        .A3(ram_reg_0_31_0_0_i_5__1_n_0),
        .A4(\zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4] ),
        .D(Q[5]),
        .DPO(ram_reg_0_31_0_0__4_n_0),
        .DPRA0(\q1_reg[0]_0 [0]),
        .DPRA1(\q1_reg[0]_0 [1]),
        .DPRA2(\q1_reg[0]_0 [2]),
        .DPRA3(\q1_reg[0]_0 [3]),
        .DPRA4(\q1_reg[0]_0 [4]),
        .SPO(ram_reg_0_31_0_0__4_n_1),
        .WCLK(ap_clk),
        .WE(\q1_reg[7]_1 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D ram_reg_0_31_0_0__5
       (.A0(ram_reg_0_31_0_0_i_2__1_n_0),
        .A1(ram_reg_0_31_0_0_i_3__1_n_0),
        .A2(ram_reg_0_31_0_0_i_4__1_n_0),
        .A3(ram_reg_0_31_0_0_i_5__1_n_0),
        .A4(\zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4] ),
        .D(Q[6]),
        .DPO(ram_reg_0_31_0_0__5_n_0),
        .DPRA0(\q1_reg[0]_0 [0]),
        .DPRA1(\q1_reg[0]_0 [1]),
        .DPRA2(\q1_reg[0]_0 [2]),
        .DPRA3(\q1_reg[0]_0 [3]),
        .DPRA4(\q1_reg[0]_0 [4]),
        .SPO(ram_reg_0_31_0_0__5_n_1),
        .WCLK(ap_clk),
        .WE(\q1_reg[7]_1 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_1_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D ram_reg_0_31_0_0__6
       (.A0(ram_reg_0_31_0_0_i_2__1_n_0),
        .A1(ram_reg_0_31_0_0_i_3__1_n_0),
        .A2(ram_reg_0_31_0_0_i_4__1_n_0),
        .A3(ram_reg_0_31_0_0_i_5__1_n_0),
        .A4(\zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4] ),
        .D(Q[7]),
        .DPO(ram_reg_0_31_0_0__6_n_0),
        .DPRA0(\q1_reg[0]_0 [0]),
        .DPRA1(\q1_reg[0]_0 [1]),
        .DPRA2(\q1_reg[0]_0 [2]),
        .DPRA3(\q1_reg[0]_0 [3]),
        .DPRA4(\q1_reg[0]_0 [4]),
        .SPO(ram_reg_0_31_0_0__6_n_1),
        .WCLK(ap_clk),
        .WE(\q1_reg[7]_1 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    ram_reg_0_31_0_0_i_2__1
       (.I0(\q0_reg[0]_0 [0]),
        .I1(\q0_reg[0]_1 [1]),
        .I2(and_ln40_reg_1145_pp0_iter16_reg),
        .I3(\q0_reg[0]_1 [0]),
        .I4(\q0_reg[0]_2 [0]),
        .O(ram_reg_0_31_0_0_i_2__1_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    ram_reg_0_31_0_0_i_3__1
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_1 [1]),
        .I2(and_ln40_reg_1145_pp0_iter16_reg),
        .I3(\q0_reg[0]_1 [0]),
        .I4(\q0_reg[0]_2 [1]),
        .O(ram_reg_0_31_0_0_i_3__1_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    ram_reg_0_31_0_0_i_4__1
       (.I0(\q0_reg[0]_0 [2]),
        .I1(\q0_reg[0]_1 [1]),
        .I2(and_ln40_reg_1145_pp0_iter16_reg),
        .I3(\q0_reg[0]_1 [0]),
        .I4(\q0_reg[0]_2 [2]),
        .O(ram_reg_0_31_0_0_i_4__1_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    ram_reg_0_31_0_0_i_5__1
       (.I0(\q0_reg[0]_0 [3]),
        .I1(\q0_reg[0]_1 [1]),
        .I2(and_ln40_reg_1145_pp0_iter16_reg),
        .I3(\q0_reg[0]_1 [0]),
        .I4(\q0_reg[0]_2 [3]),
        .O(ram_reg_0_31_0_0_i_5__1_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    ram_reg_0_31_0_0_i_6__1
       (.I0(\q0_reg[0]_0 [4]),
        .I1(\q0_reg[0]_1 [1]),
        .I2(and_ln40_reg_1145_pp0_iter16_reg),
        .I3(\q0_reg[0]_1 [0]),
        .I4(\q0_reg[0]_2 [4]),
        .O(\zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4] ));
endmodule

(* ORIG_REF_NAME = "conv2d_edge_linebuf_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_linebuf_RAM_AUTO_1R1W_0
   (\linebuf_1_addr_reg_1214_pp0_iter16_reg_reg[4] ,
    \linebuf_1_addr_reg_1214_pp0_iter16_reg_reg[5] ,
    \q1_reg[7]_0 ,
    \q0_reg[7]_0 ,
    ap_clk,
    Q,
    \q1_reg[7]_1 ,
    \q1_reg[0]_0 ,
    \q1_reg[6]_0 ,
    \q0_reg[0]_0 ,
    \q0_reg[0]_1 ,
    and_ln40_reg_1145_pp0_iter16_reg,
    \q0_reg[0]_2 ,
    E,
    \q0_reg[7]_1 );
  output \linebuf_1_addr_reg_1214_pp0_iter16_reg_reg[4] ;
  output \linebuf_1_addr_reg_1214_pp0_iter16_reg_reg[5] ;
  output [7:0]\q1_reg[7]_0 ;
  output [7:0]\q0_reg[7]_0 ;
  input ap_clk;
  input [7:0]Q;
  input \q1_reg[7]_1 ;
  input [5:0]\q1_reg[0]_0 ;
  input \q1_reg[6]_0 ;
  input [5:0]\q0_reg[0]_0 ;
  input [1:0]\q0_reg[0]_1 ;
  input and_ln40_reg_1145_pp0_iter16_reg;
  input [5:0]\q0_reg[0]_2 ;
  input [0:0]E;
  input [0:0]\q0_reg[7]_1 ;

  wire [0:0]E;
  wire [7:0]Q;
  wire and_ln40_reg_1145_pp0_iter16_reg;
  wire ap_clk;
  wire \linebuf_1_addr_reg_1214_pp0_iter16_reg_reg[4] ;
  wire \linebuf_1_addr_reg_1214_pp0_iter16_reg_reg[5] ;
  wire [7:0]q00;
  wire [5:0]\q0_reg[0]_0 ;
  wire [1:0]\q0_reg[0]_1 ;
  wire [5:0]\q0_reg[0]_2 ;
  wire [7:0]\q0_reg[7]_0 ;
  wire [0:0]\q0_reg[7]_1 ;
  wire [7:0]q10;
  wire [5:0]\q1_reg[0]_0 ;
  wire \q1_reg[6]_0 ;
  wire [7:0]\q1_reg[7]_0 ;
  wire \q1_reg[7]_1 ;
  wire ram_reg_0_15_0_0__0_n_0;
  wire ram_reg_0_15_0_0__0_n_1;
  wire ram_reg_0_15_0_0__1_n_0;
  wire ram_reg_0_15_0_0__1_n_1;
  wire ram_reg_0_15_0_0__2_n_0;
  wire ram_reg_0_15_0_0__2_n_1;
  wire ram_reg_0_15_0_0__3_n_0;
  wire ram_reg_0_15_0_0__3_n_1;
  wire ram_reg_0_15_0_0__4_n_0;
  wire ram_reg_0_15_0_0__4_n_1;
  wire ram_reg_0_15_0_0__5_n_0;
  wire ram_reg_0_15_0_0__5_n_1;
  wire ram_reg_0_15_0_0__6_n_0;
  wire ram_reg_0_15_0_0__6_n_1;
  wire ram_reg_0_15_0_0_n_0;
  wire ram_reg_0_15_0_0_n_1;
  wire ram_reg_0_31_0_0__0_n_0;
  wire ram_reg_0_31_0_0__0_n_1;
  wire ram_reg_0_31_0_0__1_n_0;
  wire ram_reg_0_31_0_0__1_n_1;
  wire ram_reg_0_31_0_0__2_n_0;
  wire ram_reg_0_31_0_0__2_n_1;
  wire ram_reg_0_31_0_0__3_n_0;
  wire ram_reg_0_31_0_0__3_n_1;
  wire ram_reg_0_31_0_0__4_n_0;
  wire ram_reg_0_31_0_0__4_n_1;
  wire ram_reg_0_31_0_0__5_n_0;
  wire ram_reg_0_31_0_0__5_n_1;
  wire ram_reg_0_31_0_0__6_n_0;
  wire ram_reg_0_31_0_0__6_n_1;
  wire ram_reg_0_31_0_0_i_2__0_n_0;
  wire ram_reg_0_31_0_0_i_3__0_n_0;
  wire ram_reg_0_31_0_0_i_4__0_n_0;
  wire ram_reg_0_31_0_0_i_5__0_n_0;
  wire ram_reg_0_31_0_0_n_0;
  wire ram_reg_0_31_0_0_n_1;

  LUT4 #(
    .INIT(16'h2F20)) 
    \q0[0]_i_1__1 
       (.I0(ram_reg_0_15_0_0_n_1),
        .I1(\linebuf_1_addr_reg_1214_pp0_iter16_reg_reg[4] ),
        .I2(\linebuf_1_addr_reg_1214_pp0_iter16_reg_reg[5] ),
        .I3(ram_reg_0_31_0_0_n_1),
        .O(q00[0]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q0[1]_i_1__1 
       (.I0(ram_reg_0_15_0_0__0_n_1),
        .I1(\linebuf_1_addr_reg_1214_pp0_iter16_reg_reg[4] ),
        .I2(\linebuf_1_addr_reg_1214_pp0_iter16_reg_reg[5] ),
        .I3(ram_reg_0_31_0_0__0_n_1),
        .O(q00[1]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q0[2]_i_1__1 
       (.I0(ram_reg_0_15_0_0__1_n_1),
        .I1(\linebuf_1_addr_reg_1214_pp0_iter16_reg_reg[4] ),
        .I2(\linebuf_1_addr_reg_1214_pp0_iter16_reg_reg[5] ),
        .I3(ram_reg_0_31_0_0__1_n_1),
        .O(q00[2]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q0[3]_i_1__1 
       (.I0(ram_reg_0_15_0_0__2_n_1),
        .I1(\linebuf_1_addr_reg_1214_pp0_iter16_reg_reg[4] ),
        .I2(\linebuf_1_addr_reg_1214_pp0_iter16_reg_reg[5] ),
        .I3(ram_reg_0_31_0_0__2_n_1),
        .O(q00[3]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q0[4]_i_1__1 
       (.I0(ram_reg_0_15_0_0__3_n_1),
        .I1(\linebuf_1_addr_reg_1214_pp0_iter16_reg_reg[4] ),
        .I2(\linebuf_1_addr_reg_1214_pp0_iter16_reg_reg[5] ),
        .I3(ram_reg_0_31_0_0__3_n_1),
        .O(q00[4]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q0[5]_i_1__1 
       (.I0(ram_reg_0_15_0_0__4_n_1),
        .I1(\linebuf_1_addr_reg_1214_pp0_iter16_reg_reg[4] ),
        .I2(\linebuf_1_addr_reg_1214_pp0_iter16_reg_reg[5] ),
        .I3(ram_reg_0_31_0_0__4_n_1),
        .O(q00[5]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q0[6]_i_1__1 
       (.I0(ram_reg_0_15_0_0__5_n_1),
        .I1(\linebuf_1_addr_reg_1214_pp0_iter16_reg_reg[4] ),
        .I2(\linebuf_1_addr_reg_1214_pp0_iter16_reg_reg[5] ),
        .I3(ram_reg_0_31_0_0__5_n_1),
        .O(q00[6]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q0[7]_i_2__1 
       (.I0(ram_reg_0_15_0_0__6_n_1),
        .I1(\linebuf_1_addr_reg_1214_pp0_iter16_reg_reg[4] ),
        .I2(\linebuf_1_addr_reg_1214_pp0_iter16_reg_reg[5] ),
        .I3(ram_reg_0_31_0_0__6_n_1),
        .O(q00[7]));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_1 ),
        .D(q00[0]),
        .Q(\q0_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_1 ),
        .D(q00[1]),
        .Q(\q0_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_1 ),
        .D(q00[2]),
        .Q(\q0_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_1 ),
        .D(q00[3]),
        .Q(\q0_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_1 ),
        .D(q00[4]),
        .Q(\q0_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_1 ),
        .D(q00[5]),
        .Q(\q0_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_1 ),
        .D(q00[6]),
        .Q(\q0_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_1 ),
        .D(q00[7]),
        .Q(\q0_reg[7]_0 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q1[0]_i_1__1 
       (.I0(ram_reg_0_15_0_0_n_0),
        .I1(\q1_reg[0]_0 [4]),
        .I2(\q1_reg[0]_0 [5]),
        .I3(ram_reg_0_31_0_0_n_0),
        .O(q10[0]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q1[1]_i_1__1 
       (.I0(ram_reg_0_15_0_0__0_n_0),
        .I1(\q1_reg[0]_0 [4]),
        .I2(\q1_reg[0]_0 [5]),
        .I3(ram_reg_0_31_0_0__0_n_0),
        .O(q10[1]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q1[2]_i_1__1 
       (.I0(ram_reg_0_15_0_0__1_n_0),
        .I1(\q1_reg[0]_0 [4]),
        .I2(\q1_reg[0]_0 [5]),
        .I3(ram_reg_0_31_0_0__1_n_0),
        .O(q10[2]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q1[3]_i_1__1 
       (.I0(ram_reg_0_15_0_0__2_n_0),
        .I1(\q1_reg[0]_0 [4]),
        .I2(\q1_reg[0]_0 [5]),
        .I3(ram_reg_0_31_0_0__2_n_0),
        .O(q10[3]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q1[4]_i_1__1 
       (.I0(ram_reg_0_15_0_0__3_n_0),
        .I1(\q1_reg[0]_0 [4]),
        .I2(\q1_reg[0]_0 [5]),
        .I3(ram_reg_0_31_0_0__3_n_0),
        .O(q10[4]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q1[5]_i_1__1 
       (.I0(ram_reg_0_15_0_0__4_n_0),
        .I1(\q1_reg[0]_0 [4]),
        .I2(\q1_reg[0]_0 [5]),
        .I3(ram_reg_0_31_0_0__4_n_0),
        .O(q10[5]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q1[6]_i_1__1 
       (.I0(ram_reg_0_15_0_0__5_n_0),
        .I1(\q1_reg[0]_0 [4]),
        .I2(\q1_reg[0]_0 [5]),
        .I3(ram_reg_0_31_0_0__5_n_0),
        .O(q10[6]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q1[7]_i_1__0 
       (.I0(ram_reg_0_15_0_0__6_n_0),
        .I1(\q1_reg[0]_0 [4]),
        .I2(\q1_reg[0]_0 [5]),
        .I3(ram_reg_0_31_0_0__6_n_0),
        .O(q10[7]));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[0]),
        .Q(\q1_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[1]),
        .Q(\q1_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[2]),
        .Q(\q1_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[3]),
        .Q(\q1_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[4]),
        .Q(\q1_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[5]),
        .Q(\q1_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[6]),
        .Q(\q1_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[7]),
        .Q(\q1_reg[7]_0 [7]),
        .R(1'b0));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_2_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "42" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(ram_reg_0_31_0_0_i_2__0_n_0),
        .A1(ram_reg_0_31_0_0_i_3__0_n_0),
        .A2(ram_reg_0_31_0_0_i_4__0_n_0),
        .A3(ram_reg_0_31_0_0_i_5__0_n_0),
        .A4(1'b0),
        .D(Q[0]),
        .DPO(ram_reg_0_15_0_0_n_0),
        .DPRA0(\q1_reg[0]_0 [0]),
        .DPRA1(\q1_reg[0]_0 [1]),
        .DPRA2(\q1_reg[0]_0 [2]),
        .DPRA3(\q1_reg[0]_0 [3]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0_n_1),
        .WCLK(ap_clk),
        .WE(\q1_reg[6]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_2_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "42" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__0
       (.A0(ram_reg_0_31_0_0_i_2__0_n_0),
        .A1(ram_reg_0_31_0_0_i_3__0_n_0),
        .A2(ram_reg_0_31_0_0_i_4__0_n_0),
        .A3(ram_reg_0_31_0_0_i_5__0_n_0),
        .A4(1'b0),
        .D(Q[1]),
        .DPO(ram_reg_0_15_0_0__0_n_0),
        .DPRA0(\q1_reg[0]_0 [0]),
        .DPRA1(\q1_reg[0]_0 [1]),
        .DPRA2(\q1_reg[0]_0 [2]),
        .DPRA3(\q1_reg[0]_0 [3]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__0_n_1),
        .WCLK(ap_clk),
        .WE(\q1_reg[6]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_2_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "42" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__1
       (.A0(ram_reg_0_31_0_0_i_2__0_n_0),
        .A1(ram_reg_0_31_0_0_i_3__0_n_0),
        .A2(ram_reg_0_31_0_0_i_4__0_n_0),
        .A3(ram_reg_0_31_0_0_i_5__0_n_0),
        .A4(1'b0),
        .D(Q[2]),
        .DPO(ram_reg_0_15_0_0__1_n_0),
        .DPRA0(\q1_reg[0]_0 [0]),
        .DPRA1(\q1_reg[0]_0 [1]),
        .DPRA2(\q1_reg[0]_0 [2]),
        .DPRA3(\q1_reg[0]_0 [3]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__1_n_1),
        .WCLK(ap_clk),
        .WE(\q1_reg[6]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_2_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "42" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__2
       (.A0(ram_reg_0_31_0_0_i_2__0_n_0),
        .A1(ram_reg_0_31_0_0_i_3__0_n_0),
        .A2(ram_reg_0_31_0_0_i_4__0_n_0),
        .A3(ram_reg_0_31_0_0_i_5__0_n_0),
        .A4(1'b0),
        .D(Q[3]),
        .DPO(ram_reg_0_15_0_0__2_n_0),
        .DPRA0(\q1_reg[0]_0 [0]),
        .DPRA1(\q1_reg[0]_0 [1]),
        .DPRA2(\q1_reg[0]_0 [2]),
        .DPRA3(\q1_reg[0]_0 [3]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__2_n_1),
        .WCLK(ap_clk),
        .WE(\q1_reg[6]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_2_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "42" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__3
       (.A0(ram_reg_0_31_0_0_i_2__0_n_0),
        .A1(ram_reg_0_31_0_0_i_3__0_n_0),
        .A2(ram_reg_0_31_0_0_i_4__0_n_0),
        .A3(ram_reg_0_31_0_0_i_5__0_n_0),
        .A4(1'b0),
        .D(Q[4]),
        .DPO(ram_reg_0_15_0_0__3_n_0),
        .DPRA0(\q1_reg[0]_0 [0]),
        .DPRA1(\q1_reg[0]_0 [1]),
        .DPRA2(\q1_reg[0]_0 [2]),
        .DPRA3(\q1_reg[0]_0 [3]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__3_n_1),
        .WCLK(ap_clk),
        .WE(\q1_reg[6]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_2_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "42" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__4
       (.A0(ram_reg_0_31_0_0_i_2__0_n_0),
        .A1(ram_reg_0_31_0_0_i_3__0_n_0),
        .A2(ram_reg_0_31_0_0_i_4__0_n_0),
        .A3(ram_reg_0_31_0_0_i_5__0_n_0),
        .A4(1'b0),
        .D(Q[5]),
        .DPO(ram_reg_0_15_0_0__4_n_0),
        .DPRA0(\q1_reg[0]_0 [0]),
        .DPRA1(\q1_reg[0]_0 [1]),
        .DPRA2(\q1_reg[0]_0 [2]),
        .DPRA3(\q1_reg[0]_0 [3]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__4_n_1),
        .WCLK(ap_clk),
        .WE(\q1_reg[6]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_2_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "42" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__5
       (.A0(ram_reg_0_31_0_0_i_2__0_n_0),
        .A1(ram_reg_0_31_0_0_i_3__0_n_0),
        .A2(ram_reg_0_31_0_0_i_4__0_n_0),
        .A3(ram_reg_0_31_0_0_i_5__0_n_0),
        .A4(1'b0),
        .D(Q[6]),
        .DPO(ram_reg_0_15_0_0__5_n_0),
        .DPRA0(\q1_reg[0]_0 [0]),
        .DPRA1(\q1_reg[0]_0 [1]),
        .DPRA2(\q1_reg[0]_0 [2]),
        .DPRA3(\q1_reg[0]_0 [3]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__5_n_1),
        .WCLK(ap_clk),
        .WE(\q1_reg[6]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_2_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "42" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__6
       (.A0(ram_reg_0_31_0_0_i_2__0_n_0),
        .A1(ram_reg_0_31_0_0_i_3__0_n_0),
        .A2(ram_reg_0_31_0_0_i_4__0_n_0),
        .A3(ram_reg_0_31_0_0_i_5__0_n_0),
        .A4(1'b0),
        .D(Q[7]),
        .DPO(ram_reg_0_15_0_0__6_n_0),
        .DPRA0(\q1_reg[0]_0 [0]),
        .DPRA1(\q1_reg[0]_0 [1]),
        .DPRA2(\q1_reg[0]_0 [2]),
        .DPRA3(\q1_reg[0]_0 [3]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__6_n_1),
        .WCLK(ap_clk),
        .WE(\q1_reg[6]_0 ));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    ram_reg_0_15_0_0_i_2__0
       (.I0(\q0_reg[0]_0 [5]),
        .I1(\q0_reg[0]_1 [1]),
        .I2(and_ln40_reg_1145_pp0_iter16_reg),
        .I3(\q0_reg[0]_1 [0]),
        .I4(\q0_reg[0]_2 [5]),
        .O(\linebuf_1_addr_reg_1214_pp0_iter16_reg_reg[5] ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_2_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D ram_reg_0_31_0_0
       (.A0(ram_reg_0_31_0_0_i_2__0_n_0),
        .A1(ram_reg_0_31_0_0_i_3__0_n_0),
        .A2(ram_reg_0_31_0_0_i_4__0_n_0),
        .A3(ram_reg_0_31_0_0_i_5__0_n_0),
        .A4(\linebuf_1_addr_reg_1214_pp0_iter16_reg_reg[4] ),
        .D(Q[0]),
        .DPO(ram_reg_0_31_0_0_n_0),
        .DPRA0(\q1_reg[0]_0 [0]),
        .DPRA1(\q1_reg[0]_0 [1]),
        .DPRA2(\q1_reg[0]_0 [2]),
        .DPRA3(\q1_reg[0]_0 [3]),
        .DPRA4(\q1_reg[0]_0 [4]),
        .SPO(ram_reg_0_31_0_0_n_1),
        .WCLK(ap_clk),
        .WE(\q1_reg[7]_1 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_2_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D ram_reg_0_31_0_0__0
       (.A0(ram_reg_0_31_0_0_i_2__0_n_0),
        .A1(ram_reg_0_31_0_0_i_3__0_n_0),
        .A2(ram_reg_0_31_0_0_i_4__0_n_0),
        .A3(ram_reg_0_31_0_0_i_5__0_n_0),
        .A4(\linebuf_1_addr_reg_1214_pp0_iter16_reg_reg[4] ),
        .D(Q[1]),
        .DPO(ram_reg_0_31_0_0__0_n_0),
        .DPRA0(\q1_reg[0]_0 [0]),
        .DPRA1(\q1_reg[0]_0 [1]),
        .DPRA2(\q1_reg[0]_0 [2]),
        .DPRA3(\q1_reg[0]_0 [3]),
        .DPRA4(\q1_reg[0]_0 [4]),
        .SPO(ram_reg_0_31_0_0__0_n_1),
        .WCLK(ap_clk),
        .WE(\q1_reg[7]_1 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_2_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D ram_reg_0_31_0_0__1
       (.A0(ram_reg_0_31_0_0_i_2__0_n_0),
        .A1(ram_reg_0_31_0_0_i_3__0_n_0),
        .A2(ram_reg_0_31_0_0_i_4__0_n_0),
        .A3(ram_reg_0_31_0_0_i_5__0_n_0),
        .A4(\linebuf_1_addr_reg_1214_pp0_iter16_reg_reg[4] ),
        .D(Q[2]),
        .DPO(ram_reg_0_31_0_0__1_n_0),
        .DPRA0(\q1_reg[0]_0 [0]),
        .DPRA1(\q1_reg[0]_0 [1]),
        .DPRA2(\q1_reg[0]_0 [2]),
        .DPRA3(\q1_reg[0]_0 [3]),
        .DPRA4(\q1_reg[0]_0 [4]),
        .SPO(ram_reg_0_31_0_0__1_n_1),
        .WCLK(ap_clk),
        .WE(\q1_reg[7]_1 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_2_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D ram_reg_0_31_0_0__2
       (.A0(ram_reg_0_31_0_0_i_2__0_n_0),
        .A1(ram_reg_0_31_0_0_i_3__0_n_0),
        .A2(ram_reg_0_31_0_0_i_4__0_n_0),
        .A3(ram_reg_0_31_0_0_i_5__0_n_0),
        .A4(\linebuf_1_addr_reg_1214_pp0_iter16_reg_reg[4] ),
        .D(Q[3]),
        .DPO(ram_reg_0_31_0_0__2_n_0),
        .DPRA0(\q1_reg[0]_0 [0]),
        .DPRA1(\q1_reg[0]_0 [1]),
        .DPRA2(\q1_reg[0]_0 [2]),
        .DPRA3(\q1_reg[0]_0 [3]),
        .DPRA4(\q1_reg[0]_0 [4]),
        .SPO(ram_reg_0_31_0_0__2_n_1),
        .WCLK(ap_clk),
        .WE(\q1_reg[7]_1 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_2_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D ram_reg_0_31_0_0__3
       (.A0(ram_reg_0_31_0_0_i_2__0_n_0),
        .A1(ram_reg_0_31_0_0_i_3__0_n_0),
        .A2(ram_reg_0_31_0_0_i_4__0_n_0),
        .A3(ram_reg_0_31_0_0_i_5__0_n_0),
        .A4(\linebuf_1_addr_reg_1214_pp0_iter16_reg_reg[4] ),
        .D(Q[4]),
        .DPO(ram_reg_0_31_0_0__3_n_0),
        .DPRA0(\q1_reg[0]_0 [0]),
        .DPRA1(\q1_reg[0]_0 [1]),
        .DPRA2(\q1_reg[0]_0 [2]),
        .DPRA3(\q1_reg[0]_0 [3]),
        .DPRA4(\q1_reg[0]_0 [4]),
        .SPO(ram_reg_0_31_0_0__3_n_1),
        .WCLK(ap_clk),
        .WE(\q1_reg[7]_1 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_2_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D ram_reg_0_31_0_0__4
       (.A0(ram_reg_0_31_0_0_i_2__0_n_0),
        .A1(ram_reg_0_31_0_0_i_3__0_n_0),
        .A2(ram_reg_0_31_0_0_i_4__0_n_0),
        .A3(ram_reg_0_31_0_0_i_5__0_n_0),
        .A4(\linebuf_1_addr_reg_1214_pp0_iter16_reg_reg[4] ),
        .D(Q[5]),
        .DPO(ram_reg_0_31_0_0__4_n_0),
        .DPRA0(\q1_reg[0]_0 [0]),
        .DPRA1(\q1_reg[0]_0 [1]),
        .DPRA2(\q1_reg[0]_0 [2]),
        .DPRA3(\q1_reg[0]_0 [3]),
        .DPRA4(\q1_reg[0]_0 [4]),
        .SPO(ram_reg_0_31_0_0__4_n_1),
        .WCLK(ap_clk),
        .WE(\q1_reg[7]_1 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_2_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D ram_reg_0_31_0_0__5
       (.A0(ram_reg_0_31_0_0_i_2__0_n_0),
        .A1(ram_reg_0_31_0_0_i_3__0_n_0),
        .A2(ram_reg_0_31_0_0_i_4__0_n_0),
        .A3(ram_reg_0_31_0_0_i_5__0_n_0),
        .A4(\linebuf_1_addr_reg_1214_pp0_iter16_reg_reg[4] ),
        .D(Q[6]),
        .DPO(ram_reg_0_31_0_0__5_n_0),
        .DPRA0(\q1_reg[0]_0 [0]),
        .DPRA1(\q1_reg[0]_0 [1]),
        .DPRA2(\q1_reg[0]_0 [2]),
        .DPRA3(\q1_reg[0]_0 [3]),
        .DPRA4(\q1_reg[0]_0 [4]),
        .SPO(ram_reg_0_31_0_0__5_n_1),
        .WCLK(ap_clk),
        .WE(\q1_reg[7]_1 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_2_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D ram_reg_0_31_0_0__6
       (.A0(ram_reg_0_31_0_0_i_2__0_n_0),
        .A1(ram_reg_0_31_0_0_i_3__0_n_0),
        .A2(ram_reg_0_31_0_0_i_4__0_n_0),
        .A3(ram_reg_0_31_0_0_i_5__0_n_0),
        .A4(\linebuf_1_addr_reg_1214_pp0_iter16_reg_reg[4] ),
        .D(Q[7]),
        .DPO(ram_reg_0_31_0_0__6_n_0),
        .DPRA0(\q1_reg[0]_0 [0]),
        .DPRA1(\q1_reg[0]_0 [1]),
        .DPRA2(\q1_reg[0]_0 [2]),
        .DPRA3(\q1_reg[0]_0 [3]),
        .DPRA4(\q1_reg[0]_0 [4]),
        .SPO(ram_reg_0_31_0_0__6_n_1),
        .WCLK(ap_clk),
        .WE(\q1_reg[7]_1 ));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    ram_reg_0_31_0_0_i_2__0
       (.I0(\q0_reg[0]_0 [0]),
        .I1(\q0_reg[0]_1 [1]),
        .I2(and_ln40_reg_1145_pp0_iter16_reg),
        .I3(\q0_reg[0]_1 [0]),
        .I4(\q0_reg[0]_2 [0]),
        .O(ram_reg_0_31_0_0_i_2__0_n_0));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    ram_reg_0_31_0_0_i_3__0
       (.I0(\q0_reg[0]_0 [1]),
        .I1(\q0_reg[0]_1 [1]),
        .I2(and_ln40_reg_1145_pp0_iter16_reg),
        .I3(\q0_reg[0]_1 [0]),
        .I4(\q0_reg[0]_2 [1]),
        .O(ram_reg_0_31_0_0_i_3__0_n_0));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    ram_reg_0_31_0_0_i_4__0
       (.I0(\q0_reg[0]_0 [2]),
        .I1(\q0_reg[0]_1 [1]),
        .I2(and_ln40_reg_1145_pp0_iter16_reg),
        .I3(\q0_reg[0]_1 [0]),
        .I4(\q0_reg[0]_2 [2]),
        .O(ram_reg_0_31_0_0_i_4__0_n_0));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    ram_reg_0_31_0_0_i_5__0
       (.I0(\q0_reg[0]_0 [3]),
        .I1(\q0_reg[0]_1 [1]),
        .I2(and_ln40_reg_1145_pp0_iter16_reg),
        .I3(\q0_reg[0]_1 [0]),
        .I4(\q0_reg[0]_2 [3]),
        .O(ram_reg_0_31_0_0_i_5__0_n_0));
  LUT5 #(
    .INIT(32'hAABAAA8A)) 
    ram_reg_0_31_0_0_i_6__0
       (.I0(\q0_reg[0]_0 [4]),
        .I1(\q0_reg[0]_1 [1]),
        .I2(and_ln40_reg_1145_pp0_iter16_reg),
        .I3(\q0_reg[0]_1 [0]),
        .I4(\q0_reg[0]_2 [4]),
        .O(\linebuf_1_addr_reg_1214_pp0_iter16_reg_reg[4] ));
endmodule

(* ORIG_REF_NAME = "conv2d_edge_linebuf_RAM_AUTO_1R1W" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_linebuf_RAM_AUTO_1R1W_6
   (\zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4] ,
    \zext_ln46_1_reg_1249_pp0_iter16_reg_reg[5] ,
    \q1_reg[7]_0 ,
    \q0_reg[7]_0 ,
    ap_clk,
    Q,
    \q1_reg[7]_1 ,
    \q1_reg[0]_0 ,
    \q1_reg[6]_0 ,
    \q0_reg[0]_0 ,
    and_ln40_reg_1145_pp0_iter16_reg,
    \q0_reg[0]_1 ,
    \q0_reg[0]_2 ,
    E,
    \q0_reg[7]_1 );
  output \zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4] ;
  output \zext_ln46_1_reg_1249_pp0_iter16_reg_reg[5] ;
  output [7:0]\q1_reg[7]_0 ;
  output [7:0]\q0_reg[7]_0 ;
  input ap_clk;
  input [7:0]Q;
  input \q1_reg[7]_1 ;
  input [5:0]\q1_reg[0]_0 ;
  input \q1_reg[6]_0 ;
  input [5:0]\q0_reg[0]_0 ;
  input and_ln40_reg_1145_pp0_iter16_reg;
  input [1:0]\q0_reg[0]_1 ;
  input [5:0]\q0_reg[0]_2 ;
  input [0:0]E;
  input [0:0]\q0_reg[7]_1 ;

  wire [0:0]E;
  wire [7:0]Q;
  wire and_ln40_reg_1145_pp0_iter16_reg;
  wire ap_clk;
  wire [7:0]q00;
  wire [5:0]\q0_reg[0]_0 ;
  wire [1:0]\q0_reg[0]_1 ;
  wire [5:0]\q0_reg[0]_2 ;
  wire [7:0]\q0_reg[7]_0 ;
  wire [0:0]\q0_reg[7]_1 ;
  wire [7:0]q10;
  wire [5:0]\q1_reg[0]_0 ;
  wire \q1_reg[6]_0 ;
  wire [7:0]\q1_reg[7]_0 ;
  wire \q1_reg[7]_1 ;
  wire ram_reg_0_15_0_0__0_n_0;
  wire ram_reg_0_15_0_0__0_n_1;
  wire ram_reg_0_15_0_0__1_n_0;
  wire ram_reg_0_15_0_0__1_n_1;
  wire ram_reg_0_15_0_0__2_n_0;
  wire ram_reg_0_15_0_0__2_n_1;
  wire ram_reg_0_15_0_0__3_n_0;
  wire ram_reg_0_15_0_0__3_n_1;
  wire ram_reg_0_15_0_0__4_n_0;
  wire ram_reg_0_15_0_0__4_n_1;
  wire ram_reg_0_15_0_0__5_n_0;
  wire ram_reg_0_15_0_0__5_n_1;
  wire ram_reg_0_15_0_0__6_n_0;
  wire ram_reg_0_15_0_0__6_n_1;
  wire ram_reg_0_15_0_0_n_0;
  wire ram_reg_0_15_0_0_n_1;
  wire ram_reg_0_31_0_0__0_n_0;
  wire ram_reg_0_31_0_0__0_n_1;
  wire ram_reg_0_31_0_0__1_n_0;
  wire ram_reg_0_31_0_0__1_n_1;
  wire ram_reg_0_31_0_0__2_n_0;
  wire ram_reg_0_31_0_0__2_n_1;
  wire ram_reg_0_31_0_0__3_n_0;
  wire ram_reg_0_31_0_0__3_n_1;
  wire ram_reg_0_31_0_0__4_n_0;
  wire ram_reg_0_31_0_0__4_n_1;
  wire ram_reg_0_31_0_0__5_n_0;
  wire ram_reg_0_31_0_0__5_n_1;
  wire ram_reg_0_31_0_0__6_n_0;
  wire ram_reg_0_31_0_0__6_n_1;
  wire ram_reg_0_31_0_0_i_2_n_0;
  wire ram_reg_0_31_0_0_i_3_n_0;
  wire ram_reg_0_31_0_0_i_4_n_0;
  wire ram_reg_0_31_0_0_i_5_n_0;
  wire ram_reg_0_31_0_0_n_0;
  wire ram_reg_0_31_0_0_n_1;
  wire \zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4] ;
  wire \zext_ln46_1_reg_1249_pp0_iter16_reg_reg[5] ;

  LUT4 #(
    .INIT(16'h2F20)) 
    \q0[0]_i_1 
       (.I0(ram_reg_0_15_0_0_n_1),
        .I1(\zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4] ),
        .I2(\zext_ln46_1_reg_1249_pp0_iter16_reg_reg[5] ),
        .I3(ram_reg_0_31_0_0_n_1),
        .O(q00[0]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q0[1]_i_1 
       (.I0(ram_reg_0_15_0_0__0_n_1),
        .I1(\zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4] ),
        .I2(\zext_ln46_1_reg_1249_pp0_iter16_reg_reg[5] ),
        .I3(ram_reg_0_31_0_0__0_n_1),
        .O(q00[1]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q0[2]_i_1 
       (.I0(ram_reg_0_15_0_0__1_n_1),
        .I1(\zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4] ),
        .I2(\zext_ln46_1_reg_1249_pp0_iter16_reg_reg[5] ),
        .I3(ram_reg_0_31_0_0__1_n_1),
        .O(q00[2]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q0[3]_i_1 
       (.I0(ram_reg_0_15_0_0__2_n_1),
        .I1(\zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4] ),
        .I2(\zext_ln46_1_reg_1249_pp0_iter16_reg_reg[5] ),
        .I3(ram_reg_0_31_0_0__2_n_1),
        .O(q00[3]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q0[4]_i_1 
       (.I0(ram_reg_0_15_0_0__3_n_1),
        .I1(\zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4] ),
        .I2(\zext_ln46_1_reg_1249_pp0_iter16_reg_reg[5] ),
        .I3(ram_reg_0_31_0_0__3_n_1),
        .O(q00[4]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q0[5]_i_1 
       (.I0(ram_reg_0_15_0_0__4_n_1),
        .I1(\zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4] ),
        .I2(\zext_ln46_1_reg_1249_pp0_iter16_reg_reg[5] ),
        .I3(ram_reg_0_31_0_0__4_n_1),
        .O(q00[5]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q0[6]_i_1 
       (.I0(ram_reg_0_15_0_0__5_n_1),
        .I1(\zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4] ),
        .I2(\zext_ln46_1_reg_1249_pp0_iter16_reg_reg[5] ),
        .I3(ram_reg_0_31_0_0__5_n_1),
        .O(q00[6]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q0[7]_i_2 
       (.I0(ram_reg_0_15_0_0__6_n_1),
        .I1(\zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4] ),
        .I2(\zext_ln46_1_reg_1249_pp0_iter16_reg_reg[5] ),
        .I3(ram_reg_0_31_0_0__6_n_1),
        .O(q00[7]));
  FDRE \q0_reg[0] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_1 ),
        .D(q00[0]),
        .Q(\q0_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \q0_reg[1] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_1 ),
        .D(q00[1]),
        .Q(\q0_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \q0_reg[2] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_1 ),
        .D(q00[2]),
        .Q(\q0_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \q0_reg[3] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_1 ),
        .D(q00[3]),
        .Q(\q0_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \q0_reg[4] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_1 ),
        .D(q00[4]),
        .Q(\q0_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \q0_reg[5] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_1 ),
        .D(q00[5]),
        .Q(\q0_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \q0_reg[6] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_1 ),
        .D(q00[6]),
        .Q(\q0_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \q0_reg[7] 
       (.C(ap_clk),
        .CE(\q0_reg[7]_1 ),
        .D(q00[7]),
        .Q(\q0_reg[7]_0 [7]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q1[0]_i_1 
       (.I0(ram_reg_0_15_0_0_n_0),
        .I1(\q1_reg[0]_0 [4]),
        .I2(\q1_reg[0]_0 [5]),
        .I3(ram_reg_0_31_0_0_n_0),
        .O(q10[0]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q1[1]_i_1 
       (.I0(ram_reg_0_15_0_0__0_n_0),
        .I1(\q1_reg[0]_0 [4]),
        .I2(\q1_reg[0]_0 [5]),
        .I3(ram_reg_0_31_0_0__0_n_0),
        .O(q10[1]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q1[2]_i_1 
       (.I0(ram_reg_0_15_0_0__1_n_0),
        .I1(\q1_reg[0]_0 [4]),
        .I2(\q1_reg[0]_0 [5]),
        .I3(ram_reg_0_31_0_0__1_n_0),
        .O(q10[2]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q1[3]_i_1 
       (.I0(ram_reg_0_15_0_0__2_n_0),
        .I1(\q1_reg[0]_0 [4]),
        .I2(\q1_reg[0]_0 [5]),
        .I3(ram_reg_0_31_0_0__2_n_0),
        .O(q10[3]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q1[4]_i_1 
       (.I0(ram_reg_0_15_0_0__3_n_0),
        .I1(\q1_reg[0]_0 [4]),
        .I2(\q1_reg[0]_0 [5]),
        .I3(ram_reg_0_31_0_0__3_n_0),
        .O(q10[4]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q1[5]_i_1 
       (.I0(ram_reg_0_15_0_0__4_n_0),
        .I1(\q1_reg[0]_0 [4]),
        .I2(\q1_reg[0]_0 [5]),
        .I3(ram_reg_0_31_0_0__4_n_0),
        .O(q10[5]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q1[6]_i_1 
       (.I0(ram_reg_0_15_0_0__5_n_0),
        .I1(\q1_reg[0]_0 [4]),
        .I2(\q1_reg[0]_0 [5]),
        .I3(ram_reg_0_31_0_0__5_n_0),
        .O(q10[6]));
  LUT4 #(
    .INIT(16'h2F20)) 
    \q1[7]_i_2 
       (.I0(ram_reg_0_15_0_0__6_n_0),
        .I1(\q1_reg[0]_0 [4]),
        .I2(\q1_reg[0]_0 [5]),
        .I3(ram_reg_0_31_0_0__6_n_0),
        .O(q10[7]));
  FDRE \q1_reg[0] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[0]),
        .Q(\q1_reg[7]_0 [0]),
        .R(1'b0));
  FDRE \q1_reg[1] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[1]),
        .Q(\q1_reg[7]_0 [1]),
        .R(1'b0));
  FDRE \q1_reg[2] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[2]),
        .Q(\q1_reg[7]_0 [2]),
        .R(1'b0));
  FDRE \q1_reg[3] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[3]),
        .Q(\q1_reg[7]_0 [3]),
        .R(1'b0));
  FDRE \q1_reg[4] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[4]),
        .Q(\q1_reg[7]_0 [4]),
        .R(1'b0));
  FDRE \q1_reg[5] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[5]),
        .Q(\q1_reg[7]_0 [5]),
        .R(1'b0));
  FDRE \q1_reg[6] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[6]),
        .Q(\q1_reg[7]_0 [6]),
        .R(1'b0));
  FDRE \q1_reg[7] 
       (.C(ap_clk),
        .CE(E),
        .D(q10[7]),
        .Q(\q1_reg[7]_0 [7]),
        .R(1'b0));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "42" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0
       (.A0(ram_reg_0_31_0_0_i_2_n_0),
        .A1(ram_reg_0_31_0_0_i_3_n_0),
        .A2(ram_reg_0_31_0_0_i_4_n_0),
        .A3(ram_reg_0_31_0_0_i_5_n_0),
        .A4(1'b0),
        .D(Q[0]),
        .DPO(ram_reg_0_15_0_0_n_0),
        .DPRA0(\q1_reg[0]_0 [0]),
        .DPRA1(\q1_reg[0]_0 [1]),
        .DPRA2(\q1_reg[0]_0 [2]),
        .DPRA3(\q1_reg[0]_0 [3]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0_n_1),
        .WCLK(ap_clk),
        .WE(\q1_reg[6]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "42" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__0
       (.A0(ram_reg_0_31_0_0_i_2_n_0),
        .A1(ram_reg_0_31_0_0_i_3_n_0),
        .A2(ram_reg_0_31_0_0_i_4_n_0),
        .A3(ram_reg_0_31_0_0_i_5_n_0),
        .A4(1'b0),
        .D(Q[1]),
        .DPO(ram_reg_0_15_0_0__0_n_0),
        .DPRA0(\q1_reg[0]_0 [0]),
        .DPRA1(\q1_reg[0]_0 [1]),
        .DPRA2(\q1_reg[0]_0 [2]),
        .DPRA3(\q1_reg[0]_0 [3]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__0_n_1),
        .WCLK(ap_clk),
        .WE(\q1_reg[6]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "42" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__1
       (.A0(ram_reg_0_31_0_0_i_2_n_0),
        .A1(ram_reg_0_31_0_0_i_3_n_0),
        .A2(ram_reg_0_31_0_0_i_4_n_0),
        .A3(ram_reg_0_31_0_0_i_5_n_0),
        .A4(1'b0),
        .D(Q[2]),
        .DPO(ram_reg_0_15_0_0__1_n_0),
        .DPRA0(\q1_reg[0]_0 [0]),
        .DPRA1(\q1_reg[0]_0 [1]),
        .DPRA2(\q1_reg[0]_0 [2]),
        .DPRA3(\q1_reg[0]_0 [3]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__1_n_1),
        .WCLK(ap_clk),
        .WE(\q1_reg[6]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "42" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__2
       (.A0(ram_reg_0_31_0_0_i_2_n_0),
        .A1(ram_reg_0_31_0_0_i_3_n_0),
        .A2(ram_reg_0_31_0_0_i_4_n_0),
        .A3(ram_reg_0_31_0_0_i_5_n_0),
        .A4(1'b0),
        .D(Q[3]),
        .DPO(ram_reg_0_15_0_0__2_n_0),
        .DPRA0(\q1_reg[0]_0 [0]),
        .DPRA1(\q1_reg[0]_0 [1]),
        .DPRA2(\q1_reg[0]_0 [2]),
        .DPRA3(\q1_reg[0]_0 [3]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__2_n_1),
        .WCLK(ap_clk),
        .WE(\q1_reg[6]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "42" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__3
       (.A0(ram_reg_0_31_0_0_i_2_n_0),
        .A1(ram_reg_0_31_0_0_i_3_n_0),
        .A2(ram_reg_0_31_0_0_i_4_n_0),
        .A3(ram_reg_0_31_0_0_i_5_n_0),
        .A4(1'b0),
        .D(Q[4]),
        .DPO(ram_reg_0_15_0_0__3_n_0),
        .DPRA0(\q1_reg[0]_0 [0]),
        .DPRA1(\q1_reg[0]_0 [1]),
        .DPRA2(\q1_reg[0]_0 [2]),
        .DPRA3(\q1_reg[0]_0 [3]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__3_n_1),
        .WCLK(ap_clk),
        .WE(\q1_reg[6]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "42" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__4
       (.A0(ram_reg_0_31_0_0_i_2_n_0),
        .A1(ram_reg_0_31_0_0_i_3_n_0),
        .A2(ram_reg_0_31_0_0_i_4_n_0),
        .A3(ram_reg_0_31_0_0_i_5_n_0),
        .A4(1'b0),
        .D(Q[5]),
        .DPO(ram_reg_0_15_0_0__4_n_0),
        .DPRA0(\q1_reg[0]_0 [0]),
        .DPRA1(\q1_reg[0]_0 [1]),
        .DPRA2(\q1_reg[0]_0 [2]),
        .DPRA3(\q1_reg[0]_0 [3]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__4_n_1),
        .WCLK(ap_clk),
        .WE(\q1_reg[6]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "42" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__5
       (.A0(ram_reg_0_31_0_0_i_2_n_0),
        .A1(ram_reg_0_31_0_0_i_3_n_0),
        .A2(ram_reg_0_31_0_0_i_4_n_0),
        .A3(ram_reg_0_31_0_0_i_5_n_0),
        .A4(1'b0),
        .D(Q[6]),
        .DPO(ram_reg_0_15_0_0__5_n_0),
        .DPRA0(\q1_reg[0]_0 [0]),
        .DPRA1(\q1_reg[0]_0 [1]),
        .DPRA2(\q1_reg[0]_0 [2]),
        .DPRA3(\q1_reg[0]_0 [3]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__5_n_1),
        .WCLK(ap_clk),
        .WE(\q1_reg[6]_0 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* XILINX_LEGACY_PRIM = "RAM16X1D" *) 
  (* XILINX_TRANSFORM_PINMAP = "GND:DPRA4,A4" *) 
  (* ram_addr_begin = "32" *) 
  (* ram_addr_end = "42" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D #(
    .INIT(32'h00000000)) 
    ram_reg_0_15_0_0__6
       (.A0(ram_reg_0_31_0_0_i_2_n_0),
        .A1(ram_reg_0_31_0_0_i_3_n_0),
        .A2(ram_reg_0_31_0_0_i_4_n_0),
        .A3(ram_reg_0_31_0_0_i_5_n_0),
        .A4(1'b0),
        .D(Q[7]),
        .DPO(ram_reg_0_15_0_0__6_n_0),
        .DPRA0(\q1_reg[0]_0 [0]),
        .DPRA1(\q1_reg[0]_0 [1]),
        .DPRA2(\q1_reg[0]_0 [2]),
        .DPRA3(\q1_reg[0]_0 [3]),
        .DPRA4(1'b0),
        .SPO(ram_reg_0_15_0_0__6_n_1),
        .WCLK(ap_clk),
        .WE(\q1_reg[6]_0 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    ram_reg_0_15_0_0_i_2
       (.I0(\q0_reg[0]_0 [5]),
        .I1(and_ln40_reg_1145_pp0_iter16_reg),
        .I2(\q0_reg[0]_1 [0]),
        .I3(\q0_reg[0]_1 [1]),
        .I4(\q0_reg[0]_2 [5]),
        .O(\zext_ln46_1_reg_1249_pp0_iter16_reg_reg[5] ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "0" *) 
  RAM32X1D ram_reg_0_31_0_0
       (.A0(ram_reg_0_31_0_0_i_2_n_0),
        .A1(ram_reg_0_31_0_0_i_3_n_0),
        .A2(ram_reg_0_31_0_0_i_4_n_0),
        .A3(ram_reg_0_31_0_0_i_5_n_0),
        .A4(\zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4] ),
        .D(Q[0]),
        .DPO(ram_reg_0_31_0_0_n_0),
        .DPRA0(\q1_reg[0]_0 [0]),
        .DPRA1(\q1_reg[0]_0 [1]),
        .DPRA2(\q1_reg[0]_0 [2]),
        .DPRA3(\q1_reg[0]_0 [3]),
        .DPRA4(\q1_reg[0]_0 [4]),
        .SPO(ram_reg_0_31_0_0_n_1),
        .WCLK(ap_clk),
        .WE(\q1_reg[7]_1 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "1" *) 
  (* ram_slice_end = "1" *) 
  RAM32X1D ram_reg_0_31_0_0__0
       (.A0(ram_reg_0_31_0_0_i_2_n_0),
        .A1(ram_reg_0_31_0_0_i_3_n_0),
        .A2(ram_reg_0_31_0_0_i_4_n_0),
        .A3(ram_reg_0_31_0_0_i_5_n_0),
        .A4(\zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4] ),
        .D(Q[1]),
        .DPO(ram_reg_0_31_0_0__0_n_0),
        .DPRA0(\q1_reg[0]_0 [0]),
        .DPRA1(\q1_reg[0]_0 [1]),
        .DPRA2(\q1_reg[0]_0 [2]),
        .DPRA3(\q1_reg[0]_0 [3]),
        .DPRA4(\q1_reg[0]_0 [4]),
        .SPO(ram_reg_0_31_0_0__0_n_1),
        .WCLK(ap_clk),
        .WE(\q1_reg[7]_1 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "2" *) 
  (* ram_slice_end = "2" *) 
  RAM32X1D ram_reg_0_31_0_0__1
       (.A0(ram_reg_0_31_0_0_i_2_n_0),
        .A1(ram_reg_0_31_0_0_i_3_n_0),
        .A2(ram_reg_0_31_0_0_i_4_n_0),
        .A3(ram_reg_0_31_0_0_i_5_n_0),
        .A4(\zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4] ),
        .D(Q[2]),
        .DPO(ram_reg_0_31_0_0__1_n_0),
        .DPRA0(\q1_reg[0]_0 [0]),
        .DPRA1(\q1_reg[0]_0 [1]),
        .DPRA2(\q1_reg[0]_0 [2]),
        .DPRA3(\q1_reg[0]_0 [3]),
        .DPRA4(\q1_reg[0]_0 [4]),
        .SPO(ram_reg_0_31_0_0__1_n_1),
        .WCLK(ap_clk),
        .WE(\q1_reg[7]_1 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "3" *) 
  (* ram_slice_end = "3" *) 
  RAM32X1D ram_reg_0_31_0_0__2
       (.A0(ram_reg_0_31_0_0_i_2_n_0),
        .A1(ram_reg_0_31_0_0_i_3_n_0),
        .A2(ram_reg_0_31_0_0_i_4_n_0),
        .A3(ram_reg_0_31_0_0_i_5_n_0),
        .A4(\zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4] ),
        .D(Q[3]),
        .DPO(ram_reg_0_31_0_0__2_n_0),
        .DPRA0(\q1_reg[0]_0 [0]),
        .DPRA1(\q1_reg[0]_0 [1]),
        .DPRA2(\q1_reg[0]_0 [2]),
        .DPRA3(\q1_reg[0]_0 [3]),
        .DPRA4(\q1_reg[0]_0 [4]),
        .SPO(ram_reg_0_31_0_0__2_n_1),
        .WCLK(ap_clk),
        .WE(\q1_reg[7]_1 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "4" *) 
  RAM32X1D ram_reg_0_31_0_0__3
       (.A0(ram_reg_0_31_0_0_i_2_n_0),
        .A1(ram_reg_0_31_0_0_i_3_n_0),
        .A2(ram_reg_0_31_0_0_i_4_n_0),
        .A3(ram_reg_0_31_0_0_i_5_n_0),
        .A4(\zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4] ),
        .D(Q[4]),
        .DPO(ram_reg_0_31_0_0__3_n_0),
        .DPRA0(\q1_reg[0]_0 [0]),
        .DPRA1(\q1_reg[0]_0 [1]),
        .DPRA2(\q1_reg[0]_0 [2]),
        .DPRA3(\q1_reg[0]_0 [3]),
        .DPRA4(\q1_reg[0]_0 [4]),
        .SPO(ram_reg_0_31_0_0__3_n_1),
        .WCLK(ap_clk),
        .WE(\q1_reg[7]_1 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "5" *) 
  (* ram_slice_end = "5" *) 
  RAM32X1D ram_reg_0_31_0_0__4
       (.A0(ram_reg_0_31_0_0_i_2_n_0),
        .A1(ram_reg_0_31_0_0_i_3_n_0),
        .A2(ram_reg_0_31_0_0_i_4_n_0),
        .A3(ram_reg_0_31_0_0_i_5_n_0),
        .A4(\zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4] ),
        .D(Q[5]),
        .DPO(ram_reg_0_31_0_0__4_n_0),
        .DPRA0(\q1_reg[0]_0 [0]),
        .DPRA1(\q1_reg[0]_0 [1]),
        .DPRA2(\q1_reg[0]_0 [2]),
        .DPRA3(\q1_reg[0]_0 [3]),
        .DPRA4(\q1_reg[0]_0 [4]),
        .SPO(ram_reg_0_31_0_0__4_n_1),
        .WCLK(ap_clk),
        .WE(\q1_reg[7]_1 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "6" *) 
  RAM32X1D ram_reg_0_31_0_0__5
       (.A0(ram_reg_0_31_0_0_i_2_n_0),
        .A1(ram_reg_0_31_0_0_i_3_n_0),
        .A2(ram_reg_0_31_0_0_i_4_n_0),
        .A3(ram_reg_0_31_0_0_i_5_n_0),
        .A4(\zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4] ),
        .D(Q[6]),
        .DPO(ram_reg_0_31_0_0__5_n_0),
        .DPRA0(\q1_reg[0]_0 [0]),
        .DPRA1(\q1_reg[0]_0 [1]),
        .DPRA2(\q1_reg[0]_0 [2]),
        .DPRA3(\q1_reg[0]_0 [3]),
        .DPRA4(\q1_reg[0]_0 [4]),
        .SPO(ram_reg_0_31_0_0__5_n_1),
        .WCLK(ap_clk),
        .WE(\q1_reg[7]_1 ));
  (* RTL_RAM_BITS = "344" *) 
  (* RTL_RAM_NAME = "linebuf_U/ram_reg" *) 
  (* RTL_RAM_TYPE = "RAM_TDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "7" *) 
  (* ram_slice_end = "7" *) 
  RAM32X1D ram_reg_0_31_0_0__6
       (.A0(ram_reg_0_31_0_0_i_2_n_0),
        .A1(ram_reg_0_31_0_0_i_3_n_0),
        .A2(ram_reg_0_31_0_0_i_4_n_0),
        .A3(ram_reg_0_31_0_0_i_5_n_0),
        .A4(\zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4] ),
        .D(Q[7]),
        .DPO(ram_reg_0_31_0_0__6_n_0),
        .DPRA0(\q1_reg[0]_0 [0]),
        .DPRA1(\q1_reg[0]_0 [1]),
        .DPRA2(\q1_reg[0]_0 [2]),
        .DPRA3(\q1_reg[0]_0 [3]),
        .DPRA4(\q1_reg[0]_0 [4]),
        .SPO(ram_reg_0_31_0_0__6_n_1),
        .WCLK(ap_clk),
        .WE(\q1_reg[7]_1 ));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    ram_reg_0_31_0_0_i_2
       (.I0(\q0_reg[0]_0 [0]),
        .I1(and_ln40_reg_1145_pp0_iter16_reg),
        .I2(\q0_reg[0]_1 [0]),
        .I3(\q0_reg[0]_1 [1]),
        .I4(\q0_reg[0]_2 [0]),
        .O(ram_reg_0_31_0_0_i_2_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    ram_reg_0_31_0_0_i_3
       (.I0(\q0_reg[0]_0 [1]),
        .I1(and_ln40_reg_1145_pp0_iter16_reg),
        .I2(\q0_reg[0]_1 [0]),
        .I3(\q0_reg[0]_1 [1]),
        .I4(\q0_reg[0]_2 [1]),
        .O(ram_reg_0_31_0_0_i_3_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    ram_reg_0_31_0_0_i_4
       (.I0(\q0_reg[0]_0 [2]),
        .I1(and_ln40_reg_1145_pp0_iter16_reg),
        .I2(\q0_reg[0]_1 [0]),
        .I3(\q0_reg[0]_1 [1]),
        .I4(\q0_reg[0]_2 [2]),
        .O(ram_reg_0_31_0_0_i_4_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    ram_reg_0_31_0_0_i_5
       (.I0(\q0_reg[0]_0 [3]),
        .I1(and_ln40_reg_1145_pp0_iter16_reg),
        .I2(\q0_reg[0]_1 [0]),
        .I3(\q0_reg[0]_1 [1]),
        .I4(\q0_reg[0]_2 [3]),
        .O(ram_reg_0_31_0_0_i_5_n_0));
  LUT5 #(
    .INIT(32'hFFBF0080)) 
    ram_reg_0_31_0_0_i_6
       (.I0(\q0_reg[0]_0 [4]),
        .I1(and_ln40_reg_1145_pp0_iter16_reg),
        .I2(\q0_reg[0]_1 [0]),
        .I3(\q0_reg[0]_1 [1]),
        .I4(\q0_reg[0]_2 [4]),
        .O(\zext_ln46_1_reg_1249_pp0_iter16_reg_reg[4] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_sparsemux_7_2_8_1_1
   (D,
    \tmp_1_reg_1289_reg[7] ,
    \tmp_1_reg_1289_reg[7]_0 ,
    Q,
    \tmp_1_reg_1289_reg[7]_1 );
  output [7:0]D;
  input [7:0]\tmp_1_reg_1289_reg[7] ;
  input [7:0]\tmp_1_reg_1289_reg[7]_0 ;
  input [1:0]Q;
  input [7:0]\tmp_1_reg_1289_reg[7]_1 ;

  wire [7:0]D;
  wire [1:0]Q;
  wire [7:0]\tmp_1_reg_1289_reg[7] ;
  wire [7:0]\tmp_1_reg_1289_reg[7]_0 ;
  wire [7:0]\tmp_1_reg_1289_reg[7]_1 ;

  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \tmp_1_reg_1289[0]_i_1 
       (.I0(\tmp_1_reg_1289_reg[7] [0]),
        .I1(\tmp_1_reg_1289_reg[7]_0 [0]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\tmp_1_reg_1289_reg[7]_1 [0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \tmp_1_reg_1289[1]_i_1 
       (.I0(\tmp_1_reg_1289_reg[7] [1]),
        .I1(\tmp_1_reg_1289_reg[7]_0 [1]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\tmp_1_reg_1289_reg[7]_1 [1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \tmp_1_reg_1289[2]_i_1 
       (.I0(\tmp_1_reg_1289_reg[7] [2]),
        .I1(\tmp_1_reg_1289_reg[7]_0 [2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\tmp_1_reg_1289_reg[7]_1 [2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \tmp_1_reg_1289[3]_i_1 
       (.I0(\tmp_1_reg_1289_reg[7] [3]),
        .I1(\tmp_1_reg_1289_reg[7]_0 [3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\tmp_1_reg_1289_reg[7]_1 [3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \tmp_1_reg_1289[4]_i_1 
       (.I0(\tmp_1_reg_1289_reg[7] [4]),
        .I1(\tmp_1_reg_1289_reg[7]_0 [4]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\tmp_1_reg_1289_reg[7]_1 [4]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \tmp_1_reg_1289[5]_i_1 
       (.I0(\tmp_1_reg_1289_reg[7] [5]),
        .I1(\tmp_1_reg_1289_reg[7]_0 [5]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\tmp_1_reg_1289_reg[7]_1 [5]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \tmp_1_reg_1289[6]_i_1 
       (.I0(\tmp_1_reg_1289_reg[7] [6]),
        .I1(\tmp_1_reg_1289_reg[7]_0 [6]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\tmp_1_reg_1289_reg[7]_1 [6]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \tmp_1_reg_1289[7]_i_1 
       (.I0(\tmp_1_reg_1289_reg[7] [7]),
        .I1(\tmp_1_reg_1289_reg[7]_0 [7]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\tmp_1_reg_1289_reg[7]_1 [7]),
        .O(D[7]));
endmodule

(* ORIG_REF_NAME = "conv2d_edge_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_sparsemux_7_2_8_1_1_8
   (D,
    \tmp_reg_1327_reg[7] ,
    \tmp_reg_1327_reg[7]_0 ,
    Q,
    \tmp_reg_1327_reg[7]_1 );
  output [7:0]D;
  input [7:0]\tmp_reg_1327_reg[7] ;
  input [7:0]\tmp_reg_1327_reg[7]_0 ;
  input [1:0]Q;
  input [7:0]\tmp_reg_1327_reg[7]_1 ;

  wire [7:0]D;
  wire [1:0]Q;
  wire [7:0]\tmp_reg_1327_reg[7] ;
  wire [7:0]\tmp_reg_1327_reg[7]_0 ;
  wire [7:0]\tmp_reg_1327_reg[7]_1 ;

  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \tmp_reg_1327[0]_i_1 
       (.I0(\tmp_reg_1327_reg[7] [0]),
        .I1(\tmp_reg_1327_reg[7]_0 [0]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\tmp_reg_1327_reg[7]_1 [0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \tmp_reg_1327[1]_i_1 
       (.I0(\tmp_reg_1327_reg[7] [1]),
        .I1(\tmp_reg_1327_reg[7]_0 [1]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\tmp_reg_1327_reg[7]_1 [1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \tmp_reg_1327[2]_i_1 
       (.I0(\tmp_reg_1327_reg[7] [2]),
        .I1(\tmp_reg_1327_reg[7]_0 [2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\tmp_reg_1327_reg[7]_1 [2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \tmp_reg_1327[3]_i_1 
       (.I0(\tmp_reg_1327_reg[7] [3]),
        .I1(\tmp_reg_1327_reg[7]_0 [3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\tmp_reg_1327_reg[7]_1 [3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \tmp_reg_1327[4]_i_1 
       (.I0(\tmp_reg_1327_reg[7] [4]),
        .I1(\tmp_reg_1327_reg[7]_0 [4]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\tmp_reg_1327_reg[7]_1 [4]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \tmp_reg_1327[5]_i_1 
       (.I0(\tmp_reg_1327_reg[7] [5]),
        .I1(\tmp_reg_1327_reg[7]_0 [5]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\tmp_reg_1327_reg[7]_1 [5]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \tmp_reg_1327[6]_i_1 
       (.I0(\tmp_reg_1327_reg[7] [6]),
        .I1(\tmp_reg_1327_reg[7]_0 [6]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\tmp_reg_1327_reg[7]_1 [6]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'h0AFC0A0C)) 
    \tmp_reg_1327[7]_i_1 
       (.I0(\tmp_reg_1327_reg[7] [7]),
        .I1(\tmp_reg_1327_reg[7]_0 [7]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\tmp_reg_1327_reg[7]_1 [7]),
        .O(D[7]));
endmodule

(* ORIG_REF_NAME = "conv2d_edge_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_sparsemux_7_2_8_1_1__parameterized2
   (D,
    Q,
    \tmp_5_reg_1390_reg[7] ,
    \tmp_5_reg_1390_reg[0] ,
    \tmp_5_reg_1390_reg[7]_0 );
  output [7:0]D;
  input [7:0]Q;
  input [7:0]\tmp_5_reg_1390_reg[7] ;
  input [1:0]\tmp_5_reg_1390_reg[0] ;
  input [7:0]\tmp_5_reg_1390_reg[7]_0 ;

  wire [7:0]D;
  wire [7:0]Q;
  wire [1:0]\tmp_5_reg_1390_reg[0] ;
  wire [7:0]\tmp_5_reg_1390_reg[7] ;
  wire [7:0]\tmp_5_reg_1390_reg[7]_0 ;

  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \tmp_5_reg_1390[0]_i_1 
       (.I0(Q[0]),
        .I1(\tmp_5_reg_1390_reg[7] [0]),
        .I2(\tmp_5_reg_1390_reg[0] [0]),
        .I3(\tmp_5_reg_1390_reg[0] [1]),
        .I4(\tmp_5_reg_1390_reg[7]_0 [0]),
        .O(D[0]));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \tmp_5_reg_1390[1]_i_1 
       (.I0(Q[1]),
        .I1(\tmp_5_reg_1390_reg[7] [1]),
        .I2(\tmp_5_reg_1390_reg[0] [0]),
        .I3(\tmp_5_reg_1390_reg[0] [1]),
        .I4(\tmp_5_reg_1390_reg[7]_0 [1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \tmp_5_reg_1390[2]_i_1 
       (.I0(Q[2]),
        .I1(\tmp_5_reg_1390_reg[7] [2]),
        .I2(\tmp_5_reg_1390_reg[0] [0]),
        .I3(\tmp_5_reg_1390_reg[0] [1]),
        .I4(\tmp_5_reg_1390_reg[7]_0 [2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \tmp_5_reg_1390[3]_i_1 
       (.I0(Q[3]),
        .I1(\tmp_5_reg_1390_reg[7] [3]),
        .I2(\tmp_5_reg_1390_reg[0] [0]),
        .I3(\tmp_5_reg_1390_reg[0] [1]),
        .I4(\tmp_5_reg_1390_reg[7]_0 [3]),
        .O(D[3]));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \tmp_5_reg_1390[4]_i_1 
       (.I0(Q[4]),
        .I1(\tmp_5_reg_1390_reg[7] [4]),
        .I2(\tmp_5_reg_1390_reg[0] [0]),
        .I3(\tmp_5_reg_1390_reg[0] [1]),
        .I4(\tmp_5_reg_1390_reg[7]_0 [4]),
        .O(D[4]));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \tmp_5_reg_1390[5]_i_1 
       (.I0(Q[5]),
        .I1(\tmp_5_reg_1390_reg[7] [5]),
        .I2(\tmp_5_reg_1390_reg[0] [0]),
        .I3(\tmp_5_reg_1390_reg[0] [1]),
        .I4(\tmp_5_reg_1390_reg[7]_0 [5]),
        .O(D[5]));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \tmp_5_reg_1390[6]_i_1 
       (.I0(Q[6]),
        .I1(\tmp_5_reg_1390_reg[7] [6]),
        .I2(\tmp_5_reg_1390_reg[0] [0]),
        .I3(\tmp_5_reg_1390_reg[0] [1]),
        .I4(\tmp_5_reg_1390_reg[7]_0 [6]),
        .O(D[6]));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \tmp_5_reg_1390[7]_i_1 
       (.I0(Q[7]),
        .I1(\tmp_5_reg_1390_reg[7] [7]),
        .I2(\tmp_5_reg_1390_reg[0] [0]),
        .I3(\tmp_5_reg_1390_reg[0] [1]),
        .I4(\tmp_5_reg_1390_reg[7]_0 [7]),
        .O(D[7]));
endmodule

(* ORIG_REF_NAME = "conv2d_edge_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_sparsemux_7_2_8_1_1__parameterized2_7
   (D,
    O,
    reg_503_pp0_iter19_reg,
    reg_499_pp0_iter19_reg,
    Q,
    reg_507_pp0_iter19_reg,
    DI,
    S,
    \tmp_13_reg_1405_reg[0] ,
    \tmp_13_reg_1405_reg[0]_0 ,
    \trunc_ln50_reg_1400_reg[3] );
  output [10:0]D;
  output [0:0]O;
  input [7:0]reg_503_pp0_iter19_reg;
  input [7:0]reg_499_pp0_iter19_reg;
  input [1:0]Q;
  input [7:0]reg_507_pp0_iter19_reg;
  input [0:0]DI;
  input [0:0]S;
  input [7:0]\tmp_13_reg_1405_reg[0] ;
  input [10:0]\tmp_13_reg_1405_reg[0]_0 ;
  input [0:0]\trunc_ln50_reg_1400_reg[3] ;

  wire [10:0]D;
  wire [0:0]DI;
  wire [0:0]O;
  wire [1:0]Q;
  wire [0:0]S;
  wire [7:0]reg_499_pp0_iter19_reg;
  wire [7:0]reg_503_pp0_iter19_reg;
  wire [7:0]reg_507_pp0_iter19_reg;
  wire \tmp_13_reg_1405[0]_i_10_n_0 ;
  wire \tmp_13_reg_1405[0]_i_11_n_0 ;
  wire \tmp_13_reg_1405[0]_i_2_n_0 ;
  wire \tmp_13_reg_1405[0]_i_3_n_0 ;
  wire \tmp_13_reg_1405[0]_i_4_n_0 ;
  wire \tmp_13_reg_1405[0]_i_5_n_0 ;
  wire \tmp_13_reg_1405[0]_i_6_n_0 ;
  wire \tmp_13_reg_1405[0]_i_7_n_0 ;
  wire \tmp_13_reg_1405[0]_i_8_n_0 ;
  wire \tmp_13_reg_1405[0]_i_9_n_0 ;
  wire [7:0]\tmp_13_reg_1405_reg[0] ;
  wire [10:0]\tmp_13_reg_1405_reg[0]_0 ;
  wire \tmp_13_reg_1405_reg[0]_i_1_n_1 ;
  wire \tmp_13_reg_1405_reg[0]_i_1_n_2 ;
  wire \tmp_13_reg_1405_reg[0]_i_1_n_3 ;
  wire [2:2]tmp_7_fu_969_p9;
  wire \trunc_ln50_reg_1400[3]_i_10_n_0 ;
  wire \trunc_ln50_reg_1400[3]_i_12_n_0 ;
  wire \trunc_ln50_reg_1400[3]_i_2_n_0 ;
  wire \trunc_ln50_reg_1400[3]_i_3_n_0 ;
  wire \trunc_ln50_reg_1400[3]_i_5_n_0 ;
  wire \trunc_ln50_reg_1400[3]_i_6_n_0 ;
  wire \trunc_ln50_reg_1400[3]_i_7_n_0 ;
  wire \trunc_ln50_reg_1400[3]_i_9_n_0 ;
  wire \trunc_ln50_reg_1400[7]_i_10_n_0 ;
  wire \trunc_ln50_reg_1400[7]_i_11_n_0 ;
  wire \trunc_ln50_reg_1400[7]_i_12_n_0 ;
  wire \trunc_ln50_reg_1400[7]_i_13_n_0 ;
  wire \trunc_ln50_reg_1400[7]_i_14_n_0 ;
  wire \trunc_ln50_reg_1400[7]_i_15_n_0 ;
  wire \trunc_ln50_reg_1400[7]_i_16_n_0 ;
  wire \trunc_ln50_reg_1400[7]_i_17_n_0 ;
  wire \trunc_ln50_reg_1400[7]_i_2_n_0 ;
  wire \trunc_ln50_reg_1400[7]_i_3_n_0 ;
  wire \trunc_ln50_reg_1400[7]_i_4_n_0 ;
  wire \trunc_ln50_reg_1400[7]_i_5_n_0 ;
  wire \trunc_ln50_reg_1400[7]_i_6_n_0 ;
  wire \trunc_ln50_reg_1400[7]_i_7_n_0 ;
  wire \trunc_ln50_reg_1400[7]_i_8_n_0 ;
  wire \trunc_ln50_reg_1400[7]_i_9_n_0 ;
  wire [0:0]\trunc_ln50_reg_1400_reg[3] ;
  wire \trunc_ln50_reg_1400_reg[3]_i_1_n_0 ;
  wire \trunc_ln50_reg_1400_reg[3]_i_1_n_1 ;
  wire \trunc_ln50_reg_1400_reg[3]_i_1_n_2 ;
  wire \trunc_ln50_reg_1400_reg[3]_i_1_n_3 ;
  wire \trunc_ln50_reg_1400_reg[7]_i_1_n_0 ;
  wire \trunc_ln50_reg_1400_reg[7]_i_1_n_1 ;
  wire \trunc_ln50_reg_1400_reg[7]_i_1_n_2 ;
  wire \trunc_ln50_reg_1400_reg[7]_i_1_n_3 ;
  wire [3:3]\NLW_tmp_13_reg_1405_reg[0]_i_1_CO_UNCONNECTED ;

  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    dout_tmp
       (.I0(reg_503_pp0_iter19_reg[2]),
        .I1(reg_499_pp0_iter19_reg[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(reg_507_pp0_iter19_reg[2]),
        .O(tmp_7_fu_969_p9));
  LUT6 #(
    .INIT(64'h55695A665569A599)) 
    \tmp_13_reg_1405[0]_i_10 
       (.I0(\tmp_13_reg_1405_reg[0]_0 [7]),
        .I1(reg_503_pp0_iter19_reg[7]),
        .I2(reg_499_pp0_iter19_reg[7]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(reg_507_pp0_iter19_reg[7]),
        .O(\tmp_13_reg_1405[0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hF101F751F157F7F7)) 
    \tmp_13_reg_1405[0]_i_11 
       (.I0(\tmp_13_reg_1405_reg[0]_0 [6]),
        .I1(reg_507_pp0_iter19_reg[6]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(reg_499_pp0_iter19_reg[6]),
        .I5(reg_503_pp0_iter19_reg[6]),
        .O(\tmp_13_reg_1405[0]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_13_reg_1405[0]_i_2 
       (.I0(\tmp_13_reg_1405_reg[0] [6]),
        .I1(\tmp_13_reg_1405_reg[0]_0 [9]),
        .O(\tmp_13_reg_1405[0]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hD4)) 
    \tmp_13_reg_1405[0]_i_3 
       (.I0(\tmp_13_reg_1405_reg[0]_0 [8]),
        .I1(\tmp_13_reg_1405_reg[0] [5]),
        .I2(\tmp_13_reg_1405[0]_i_9_n_0 ),
        .O(\tmp_13_reg_1405[0]_i_3_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \tmp_13_reg_1405[0]_i_4 
       (.I0(\tmp_13_reg_1405_reg[0] [4]),
        .I1(\tmp_13_reg_1405[0]_i_10_n_0 ),
        .I2(\tmp_13_reg_1405[0]_i_11_n_0 ),
        .O(\tmp_13_reg_1405[0]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_13_reg_1405[0]_i_5 
       (.I0(\tmp_13_reg_1405_reg[0] [7]),
        .I1(\tmp_13_reg_1405_reg[0]_0 [10]),
        .O(\tmp_13_reg_1405[0]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'hD22D)) 
    \tmp_13_reg_1405[0]_i_6 
       (.I0(\tmp_13_reg_1405_reg[0]_0 [9]),
        .I1(\tmp_13_reg_1405_reg[0] [6]),
        .I2(\tmp_13_reg_1405_reg[0]_0 [10]),
        .I3(\tmp_13_reg_1405_reg[0] [7]),
        .O(\tmp_13_reg_1405[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h8E71718E)) 
    \tmp_13_reg_1405[0]_i_7 
       (.I0(\tmp_13_reg_1405[0]_i_9_n_0 ),
        .I1(\tmp_13_reg_1405_reg[0] [5]),
        .I2(\tmp_13_reg_1405_reg[0]_0 [8]),
        .I3(\tmp_13_reg_1405_reg[0]_0 [9]),
        .I4(\tmp_13_reg_1405_reg[0] [6]),
        .O(\tmp_13_reg_1405[0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h9669)) 
    \tmp_13_reg_1405[0]_i_8 
       (.I0(\tmp_13_reg_1405[0]_i_4_n_0 ),
        .I1(\tmp_13_reg_1405_reg[0] [5]),
        .I2(\tmp_13_reg_1405_reg[0]_0 [8]),
        .I3(\tmp_13_reg_1405[0]_i_9_n_0 ),
        .O(\tmp_13_reg_1405[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hF101F751F157F7F7)) 
    \tmp_13_reg_1405[0]_i_9 
       (.I0(\tmp_13_reg_1405_reg[0]_0 [7]),
        .I1(reg_507_pp0_iter19_reg[7]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(reg_499_pp0_iter19_reg[7]),
        .I5(reg_503_pp0_iter19_reg[7]),
        .O(\tmp_13_reg_1405[0]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \tmp_13_reg_1405_reg[0]_i_1 
       (.CI(\trunc_ln50_reg_1400_reg[7]_i_1_n_0 ),
        .CO({\NLW_tmp_13_reg_1405_reg[0]_i_1_CO_UNCONNECTED [3],\tmp_13_reg_1405_reg[0]_i_1_n_1 ,\tmp_13_reg_1405_reg[0]_i_1_n_2 ,\tmp_13_reg_1405_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\tmp_13_reg_1405[0]_i_2_n_0 ,\tmp_13_reg_1405[0]_i_3_n_0 ,\tmp_13_reg_1405[0]_i_4_n_0 }),
        .O({O,D[10:8]}),
        .S({\tmp_13_reg_1405[0]_i_5_n_0 ,\tmp_13_reg_1405[0]_i_6_n_0 ,\tmp_13_reg_1405[0]_i_7_n_0 ,\tmp_13_reg_1405[0]_i_8_n_0 }));
  LUT6 #(
    .INIT(64'hD0DCD3DFFFFFFFFF)) 
    \trunc_ln50_reg_1400[3]_i_10 
       (.I0(reg_507_pp0_iter19_reg[1]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(reg_499_pp0_iter19_reg[1]),
        .I4(reg_503_pp0_iter19_reg[1]),
        .I5(\tmp_13_reg_1405_reg[0]_0 [1]),
        .O(\trunc_ln50_reg_1400[3]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h55695A665569A599)) 
    \trunc_ln50_reg_1400[3]_i_12 
       (.I0(\tmp_13_reg_1405_reg[0]_0 [2]),
        .I1(reg_503_pp0_iter19_reg[2]),
        .I2(reg_499_pp0_iter19_reg[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(reg_507_pp0_iter19_reg[2]),
        .O(\trunc_ln50_reg_1400[3]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln50_reg_1400[3]_i_2 
       (.I0(\trunc_ln50_reg_1400[7]_i_17_n_0 ),
        .I1(\tmp_13_reg_1405_reg[0] [0]),
        .I2(\trunc_ln50_reg_1400[7]_i_16_n_0 ),
        .O(\trunc_ln50_reg_1400[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h55210A0055210599)) 
    \trunc_ln50_reg_1400[3]_i_3 
       (.I0(\tmp_13_reg_1405_reg[0]_0 [1]),
        .I1(reg_503_pp0_iter19_reg[1]),
        .I2(reg_499_pp0_iter19_reg[1]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(reg_507_pp0_iter19_reg[1]),
        .O(\trunc_ln50_reg_1400[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h55A5AA9955A55599)) 
    \trunc_ln50_reg_1400[3]_i_5 
       (.I0(\tmp_13_reg_1405_reg[0]_0 [0]),
        .I1(reg_503_pp0_iter19_reg[0]),
        .I2(reg_499_pp0_iter19_reg[0]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(reg_507_pp0_iter19_reg[0]),
        .O(\trunc_ln50_reg_1400[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h6696969996999969)) 
    \trunc_ln50_reg_1400[3]_i_6 
       (.I0(\trunc_ln50_reg_1400[7]_i_16_n_0 ),
        .I1(\tmp_13_reg_1405_reg[0] [0]),
        .I2(\trunc_ln50_reg_1400[3]_i_10_n_0 ),
        .I3(tmp_7_fu_969_p9),
        .I4(\tmp_13_reg_1405_reg[0]_0 [2]),
        .I5(\trunc_ln50_reg_1400_reg[3] ),
        .O(\trunc_ln50_reg_1400[3]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \trunc_ln50_reg_1400[3]_i_7 
       (.I0(\trunc_ln50_reg_1400[3]_i_3_n_0 ),
        .I1(\trunc_ln50_reg_1400[3]_i_12_n_0 ),
        .I2(\trunc_ln50_reg_1400[3]_i_10_n_0 ),
        .O(\trunc_ln50_reg_1400[3]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hA9A9A659A956A6A6)) 
    \trunc_ln50_reg_1400[3]_i_9 
       (.I0(\tmp_13_reg_1405_reg[0]_0 [0]),
        .I1(reg_507_pp0_iter19_reg[0]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(reg_499_pp0_iter19_reg[0]),
        .I5(reg_503_pp0_iter19_reg[0]),
        .O(\trunc_ln50_reg_1400[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h55695A665569A599)) 
    \trunc_ln50_reg_1400[7]_i_10 
       (.I0(\tmp_13_reg_1405_reg[0]_0 [6]),
        .I1(reg_503_pp0_iter19_reg[6]),
        .I2(reg_499_pp0_iter19_reg[6]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(reg_507_pp0_iter19_reg[6]),
        .O(\trunc_ln50_reg_1400[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hF101F751F157F7F7)) 
    \trunc_ln50_reg_1400[7]_i_11 
       (.I0(\tmp_13_reg_1405_reg[0]_0 [5]),
        .I1(reg_507_pp0_iter19_reg[5]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(reg_499_pp0_iter19_reg[5]),
        .I5(reg_503_pp0_iter19_reg[5]),
        .O(\trunc_ln50_reg_1400[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h55695A665569A599)) 
    \trunc_ln50_reg_1400[7]_i_12 
       (.I0(\tmp_13_reg_1405_reg[0]_0 [5]),
        .I1(reg_503_pp0_iter19_reg[5]),
        .I2(reg_499_pp0_iter19_reg[5]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(reg_507_pp0_iter19_reg[5]),
        .O(\trunc_ln50_reg_1400[7]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hF101F751F157F7F7)) 
    \trunc_ln50_reg_1400[7]_i_13 
       (.I0(\tmp_13_reg_1405_reg[0]_0 [4]),
        .I1(reg_507_pp0_iter19_reg[4]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(reg_499_pp0_iter19_reg[4]),
        .I5(reg_503_pp0_iter19_reg[4]),
        .O(\trunc_ln50_reg_1400[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h55695A665569A599)) 
    \trunc_ln50_reg_1400[7]_i_14 
       (.I0(\tmp_13_reg_1405_reg[0]_0 [4]),
        .I1(reg_503_pp0_iter19_reg[4]),
        .I2(reg_499_pp0_iter19_reg[4]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(reg_507_pp0_iter19_reg[4]),
        .O(\trunc_ln50_reg_1400[7]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'hF101F751F157F7F7)) 
    \trunc_ln50_reg_1400[7]_i_15 
       (.I0(\tmp_13_reg_1405_reg[0]_0 [3]),
        .I1(reg_507_pp0_iter19_reg[3]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(reg_499_pp0_iter19_reg[3]),
        .I5(reg_503_pp0_iter19_reg[3]),
        .O(\trunc_ln50_reg_1400[7]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'h55695A665569A599)) 
    \trunc_ln50_reg_1400[7]_i_16 
       (.I0(\tmp_13_reg_1405_reg[0]_0 [3]),
        .I1(reg_503_pp0_iter19_reg[3]),
        .I2(reg_499_pp0_iter19_reg[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(reg_507_pp0_iter19_reg[3]),
        .O(\trunc_ln50_reg_1400[7]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hF101F751F157F7F7)) 
    \trunc_ln50_reg_1400[7]_i_17 
       (.I0(\tmp_13_reg_1405_reg[0]_0 [2]),
        .I1(reg_507_pp0_iter19_reg[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(reg_499_pp0_iter19_reg[2]),
        .I5(reg_503_pp0_iter19_reg[2]),
        .O(\trunc_ln50_reg_1400[7]_i_17_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln50_reg_1400[7]_i_2 
       (.I0(\tmp_13_reg_1405_reg[0] [3]),
        .I1(\trunc_ln50_reg_1400[7]_i_10_n_0 ),
        .I2(\trunc_ln50_reg_1400[7]_i_11_n_0 ),
        .O(\trunc_ln50_reg_1400[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln50_reg_1400[7]_i_3 
       (.I0(\tmp_13_reg_1405_reg[0] [2]),
        .I1(\trunc_ln50_reg_1400[7]_i_12_n_0 ),
        .I2(\trunc_ln50_reg_1400[7]_i_13_n_0 ),
        .O(\trunc_ln50_reg_1400[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln50_reg_1400[7]_i_4 
       (.I0(\tmp_13_reg_1405_reg[0] [1]),
        .I1(\trunc_ln50_reg_1400[7]_i_14_n_0 ),
        .I2(\trunc_ln50_reg_1400[7]_i_15_n_0 ),
        .O(\trunc_ln50_reg_1400[7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \trunc_ln50_reg_1400[7]_i_5 
       (.I0(\tmp_13_reg_1405_reg[0] [0]),
        .I1(\trunc_ln50_reg_1400[7]_i_16_n_0 ),
        .I2(\trunc_ln50_reg_1400[7]_i_17_n_0 ),
        .O(\trunc_ln50_reg_1400[7]_i_5_n_0 ));
  (* HLUTNM = "lutpair9" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln50_reg_1400[7]_i_6 
       (.I0(\tmp_13_reg_1405_reg[0] [4]),
        .I1(\tmp_13_reg_1405[0]_i_10_n_0 ),
        .I2(\tmp_13_reg_1405[0]_i_11_n_0 ),
        .I3(\trunc_ln50_reg_1400[7]_i_2_n_0 ),
        .O(\trunc_ln50_reg_1400[7]_i_6_n_0 ));
  (* HLUTNM = "lutpair8" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln50_reg_1400[7]_i_7 
       (.I0(\tmp_13_reg_1405_reg[0] [3]),
        .I1(\trunc_ln50_reg_1400[7]_i_10_n_0 ),
        .I2(\trunc_ln50_reg_1400[7]_i_11_n_0 ),
        .I3(\trunc_ln50_reg_1400[7]_i_3_n_0 ),
        .O(\trunc_ln50_reg_1400[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln50_reg_1400[7]_i_8 
       (.I0(\tmp_13_reg_1405_reg[0] [2]),
        .I1(\trunc_ln50_reg_1400[7]_i_12_n_0 ),
        .I2(\trunc_ln50_reg_1400[7]_i_13_n_0 ),
        .I3(\trunc_ln50_reg_1400[7]_i_4_n_0 ),
        .O(\trunc_ln50_reg_1400[7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \trunc_ln50_reg_1400[7]_i_9 
       (.I0(\tmp_13_reg_1405_reg[0] [1]),
        .I1(\trunc_ln50_reg_1400[7]_i_14_n_0 ),
        .I2(\trunc_ln50_reg_1400[7]_i_15_n_0 ),
        .I3(\trunc_ln50_reg_1400[7]_i_5_n_0 ),
        .O(\trunc_ln50_reg_1400[7]_i_9_n_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln50_reg_1400_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\trunc_ln50_reg_1400_reg[3]_i_1_n_0 ,\trunc_ln50_reg_1400_reg[3]_i_1_n_1 ,\trunc_ln50_reg_1400_reg[3]_i_1_n_2 ,\trunc_ln50_reg_1400_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln50_reg_1400[3]_i_2_n_0 ,\trunc_ln50_reg_1400[3]_i_3_n_0 ,DI,\trunc_ln50_reg_1400[3]_i_5_n_0 }),
        .O(D[3:0]),
        .S({\trunc_ln50_reg_1400[3]_i_6_n_0 ,\trunc_ln50_reg_1400[3]_i_7_n_0 ,S,\trunc_ln50_reg_1400[3]_i_9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \trunc_ln50_reg_1400_reg[7]_i_1 
       (.CI(\trunc_ln50_reg_1400_reg[3]_i_1_n_0 ),
        .CO({\trunc_ln50_reg_1400_reg[7]_i_1_n_0 ,\trunc_ln50_reg_1400_reg[7]_i_1_n_1 ,\trunc_ln50_reg_1400_reg[7]_i_1_n_2 ,\trunc_ln50_reg_1400_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\trunc_ln50_reg_1400[7]_i_2_n_0 ,\trunc_ln50_reg_1400[7]_i_3_n_0 ,\trunc_ln50_reg_1400[7]_i_4_n_0 ,\trunc_ln50_reg_1400[7]_i_5_n_0 }),
        .O(D[7:4]),
        .S({\trunc_ln50_reg_1400[7]_i_6_n_0 ,\trunc_ln50_reg_1400[7]_i_7_n_0 ,\trunc_ln50_reg_1400[7]_i_8_n_0 ,\trunc_ln50_reg_1400[7]_i_9_n_0 }));
endmodule

(* ORIG_REF_NAME = "conv2d_edge_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_sparsemux_7_2_8_1_1__parameterized2_9
   (I164,
    \add_ln55_2_reg_1385_reg[7] ,
    \add_ln55_2_reg_1385_reg[7]_0 ,
    Q,
    \add_ln55_2_reg_1385_reg[7]_1 );
  output [7:0]I164;
  input [7:0]\add_ln55_2_reg_1385_reg[7] ;
  input [7:0]\add_ln55_2_reg_1385_reg[7]_0 ;
  input [1:0]Q;
  input [7:0]\add_ln55_2_reg_1385_reg[7]_1 ;

  wire [7:0]I164;
  wire [1:0]Q;
  wire [7:0]\add_ln55_2_reg_1385_reg[7] ;
  wire [7:0]\add_ln55_2_reg_1385_reg[7]_0 ;
  wire [7:0]\add_ln55_2_reg_1385_reg[7]_1 ;

  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \add_ln55_2_reg_1385[3]_i_2 
       (.I0(\add_ln55_2_reg_1385_reg[7] [3]),
        .I1(\add_ln55_2_reg_1385_reg[7]_0 [3]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\add_ln55_2_reg_1385_reg[7]_1 [3]),
        .O(I164[3]));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \add_ln55_2_reg_1385[3]_i_3 
       (.I0(\add_ln55_2_reg_1385_reg[7] [2]),
        .I1(\add_ln55_2_reg_1385_reg[7]_0 [2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\add_ln55_2_reg_1385_reg[7]_1 [2]),
        .O(I164[2]));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \add_ln55_2_reg_1385[3]_i_4 
       (.I0(\add_ln55_2_reg_1385_reg[7] [1]),
        .I1(\add_ln55_2_reg_1385_reg[7]_0 [1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\add_ln55_2_reg_1385_reg[7]_1 [1]),
        .O(I164[1]));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \add_ln55_2_reg_1385[3]_i_5 
       (.I0(\add_ln55_2_reg_1385_reg[7] [0]),
        .I1(\add_ln55_2_reg_1385_reg[7]_0 [0]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\add_ln55_2_reg_1385_reg[7]_1 [0]),
        .O(I164[0]));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \add_ln55_2_reg_1385[7]_i_2 
       (.I0(\add_ln55_2_reg_1385_reg[7] [7]),
        .I1(\add_ln55_2_reg_1385_reg[7]_0 [7]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\add_ln55_2_reg_1385_reg[7]_1 [7]),
        .O(I164[7]));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \add_ln55_2_reg_1385[7]_i_3 
       (.I0(\add_ln55_2_reg_1385_reg[7] [6]),
        .I1(\add_ln55_2_reg_1385_reg[7]_0 [6]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\add_ln55_2_reg_1385_reg[7]_1 [6]),
        .O(I164[6]));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \add_ln55_2_reg_1385[7]_i_4 
       (.I0(\add_ln55_2_reg_1385_reg[7] [5]),
        .I1(\add_ln55_2_reg_1385_reg[7]_0 [5]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\add_ln55_2_reg_1385_reg[7]_1 [5]),
        .O(I164[5]));
  LUT5 #(
    .INIT(32'h0ACF0AC0)) 
    \add_ln55_2_reg_1385[7]_i_5 
       (.I0(\add_ln55_2_reg_1385_reg[7] [4]),
        .I1(\add_ln55_2_reg_1385_reg[7]_0 [4]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\add_ln55_2_reg_1385_reg[7]_1 [4]),
        .O(I164[4]));
endmodule

(* ORIG_REF_NAME = "conv2d_edge_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_sparsemux_7_2_8_1_1__parameterized4
   (S,
    DI,
    \reg_503_pp0_iter19_reg_reg[2]__0 ,
    Q,
    reg_507_pp0_iter19_reg,
    \trunc_ln50_reg_1400_reg[3] ,
    reg_499_pp0_iter19_reg,
    reg_503_pp0_iter19_reg);
  output [0:0]S;
  output [0:0]DI;
  output [0:0]\reg_503_pp0_iter19_reg_reg[2]__0 ;
  input [1:0]Q;
  input [2:0]reg_507_pp0_iter19_reg;
  input [1:0]\trunc_ln50_reg_1400_reg[3] ;
  input [2:0]reg_499_pp0_iter19_reg;
  input [2:0]reg_503_pp0_iter19_reg;

  wire [0:0]DI;
  wire [1:0]Q;
  wire [0:0]S;
  wire [2:0]reg_499_pp0_iter19_reg;
  wire [2:0]reg_503_pp0_iter19_reg;
  wire [0:0]\reg_503_pp0_iter19_reg_reg[2]__0 ;
  wire [2:0]reg_507_pp0_iter19_reg;
  wire [0:0]tmp_6_fu_950_p9;
  wire [1:0]\trunc_ln50_reg_1400_reg[3] ;

  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \trunc_ln50_reg_1400[3]_i_11 
       (.I0(reg_503_pp0_iter19_reg[2]),
        .I1(reg_499_pp0_iter19_reg[2]),
        .I2(\trunc_ln50_reg_1400_reg[3] [0]),
        .I3(\trunc_ln50_reg_1400_reg[3] [1]),
        .I4(reg_507_pp0_iter19_reg[2]),
        .O(\reg_503_pp0_iter19_reg_reg[2]__0 ));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \trunc_ln50_reg_1400[3]_i_13 
       (.I0(reg_503_pp0_iter19_reg[0]),
        .I1(reg_499_pp0_iter19_reg[0]),
        .I2(\trunc_ln50_reg_1400_reg[3] [0]),
        .I3(\trunc_ln50_reg_1400_reg[3] [1]),
        .I4(reg_507_pp0_iter19_reg[0]),
        .O(tmp_6_fu_950_p9));
  LUT6 #(
    .INIT(64'hA9A9A659A956A6A6)) 
    \trunc_ln50_reg_1400[3]_i_4 
       (.I0(Q[1]),
        .I1(reg_507_pp0_iter19_reg[1]),
        .I2(\trunc_ln50_reg_1400_reg[3] [1]),
        .I3(\trunc_ln50_reg_1400_reg[3] [0]),
        .I4(reg_499_pp0_iter19_reg[1]),
        .I5(reg_503_pp0_iter19_reg[1]),
        .O(DI));
  LUT3 #(
    .INIT(8'h95)) 
    \trunc_ln50_reg_1400[3]_i_8 
       (.I0(DI),
        .I1(Q[0]),
        .I2(tmp_6_fu_950_p9),
        .O(S));
endmodule

(* ORIG_REF_NAME = "conv2d_edge_sparsemux_7_2_8_1_1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_sparsemux_7_2_8_1_1__parameterized4_10
   (add_ln55_4_fu_944_p2,
    Q,
    \add_ln55_4_reg_1395[10]_i_4_0 ,
    \add_ln55_4_reg_1395[10]_i_4_1 ,
    \add_ln55_4_reg_1395[10]_i_4_2 ,
    \add_ln55_4_reg_1395_reg[10] ,
    \add_ln55_4_reg_1395_reg[10]_0 );
  output [10:0]add_ln55_4_fu_944_p2;
  input [7:0]Q;
  input [7:0]\add_ln55_4_reg_1395[10]_i_4_0 ;
  input [1:0]\add_ln55_4_reg_1395[10]_i_4_1 ;
  input [7:0]\add_ln55_4_reg_1395[10]_i_4_2 ;
  input [9:0]\add_ln55_4_reg_1395_reg[10] ;
  input [8:0]\add_ln55_4_reg_1395_reg[10]_0 ;

  wire [7:0]Q;
  wire [10:0]add_ln55_4_fu_944_p2;
  wire \add_ln55_4_reg_1395[10]_i_2_n_0 ;
  wire \add_ln55_4_reg_1395[10]_i_3_n_0 ;
  wire [7:0]\add_ln55_4_reg_1395[10]_i_4_0 ;
  wire [1:0]\add_ln55_4_reg_1395[10]_i_4_1 ;
  wire [7:0]\add_ln55_4_reg_1395[10]_i_4_2 ;
  wire \add_ln55_4_reg_1395[10]_i_4_n_0 ;
  wire \add_ln55_4_reg_1395[3]_i_2_n_0 ;
  wire \add_ln55_4_reg_1395[3]_i_3_n_0 ;
  wire \add_ln55_4_reg_1395[3]_i_4_n_0 ;
  wire \add_ln55_4_reg_1395[3]_i_5_n_0 ;
  wire \add_ln55_4_reg_1395[3]_i_6_n_0 ;
  wire \add_ln55_4_reg_1395[3]_i_7_n_0 ;
  wire \add_ln55_4_reg_1395[3]_i_8_n_0 ;
  wire \add_ln55_4_reg_1395[7]_i_2_n_0 ;
  wire \add_ln55_4_reg_1395[7]_i_3_n_0 ;
  wire \add_ln55_4_reg_1395[7]_i_4_n_0 ;
  wire \add_ln55_4_reg_1395[7]_i_5_n_0 ;
  wire \add_ln55_4_reg_1395[7]_i_6_n_0 ;
  wire \add_ln55_4_reg_1395[7]_i_7_n_0 ;
  wire \add_ln55_4_reg_1395[7]_i_8_n_0 ;
  wire \add_ln55_4_reg_1395[7]_i_9_n_0 ;
  wire [9:0]\add_ln55_4_reg_1395_reg[10] ;
  wire [8:0]\add_ln55_4_reg_1395_reg[10]_0 ;
  wire \add_ln55_4_reg_1395_reg[10]_i_1_n_3 ;
  wire \add_ln55_4_reg_1395_reg[3]_i_1_n_0 ;
  wire \add_ln55_4_reg_1395_reg[3]_i_1_n_1 ;
  wire \add_ln55_4_reg_1395_reg[3]_i_1_n_2 ;
  wire \add_ln55_4_reg_1395_reg[3]_i_1_n_3 ;
  wire \add_ln55_4_reg_1395_reg[7]_i_1_n_0 ;
  wire \add_ln55_4_reg_1395_reg[7]_i_1_n_1 ;
  wire \add_ln55_4_reg_1395_reg[7]_i_1_n_2 ;
  wire \add_ln55_4_reg_1395_reg[7]_i_1_n_3 ;
  wire [7:0]tmp_2_fu_889_p9;
  wire [3:1]\NLW_add_ln55_4_reg_1395_reg[10]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_add_ln55_4_reg_1395_reg[10]_i_1_O_UNCONNECTED ;

  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln55_4_reg_1395[10]_i_2 
       (.I0(tmp_2_fu_889_p9[7]),
        .I1(\add_ln55_4_reg_1395_reg[10] [7]),
        .I2(\add_ln55_4_reg_1395_reg[10]_0 [7]),
        .O(\add_ln55_4_reg_1395[10]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h78)) 
    \add_ln55_4_reg_1395[10]_i_3 
       (.I0(\add_ln55_4_reg_1395_reg[10]_0 [8]),
        .I1(\add_ln55_4_reg_1395_reg[10] [8]),
        .I2(\add_ln55_4_reg_1395_reg[10] [9]),
        .O(\add_ln55_4_reg_1395[10]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hE81717E8)) 
    \add_ln55_4_reg_1395[10]_i_4 
       (.I0(\add_ln55_4_reg_1395_reg[10]_0 [7]),
        .I1(\add_ln55_4_reg_1395_reg[10] [7]),
        .I2(tmp_2_fu_889_p9[7]),
        .I3(\add_ln55_4_reg_1395_reg[10] [8]),
        .I4(\add_ln55_4_reg_1395_reg[10]_0 [8]),
        .O(\add_ln55_4_reg_1395[10]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \add_ln55_4_reg_1395[10]_i_5 
       (.I0(Q[7]),
        .I1(\add_ln55_4_reg_1395[10]_i_4_0 [7]),
        .I2(\add_ln55_4_reg_1395[10]_i_4_1 [0]),
        .I3(\add_ln55_4_reg_1395[10]_i_4_1 [1]),
        .I4(\add_ln55_4_reg_1395[10]_i_4_2 [7]),
        .O(tmp_2_fu_889_p9[7]));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \add_ln55_4_reg_1395[3]_i_10 
       (.I0(Q[1]),
        .I1(\add_ln55_4_reg_1395[10]_i_4_0 [1]),
        .I2(\add_ln55_4_reg_1395[10]_i_4_1 [0]),
        .I3(\add_ln55_4_reg_1395[10]_i_4_1 [1]),
        .I4(\add_ln55_4_reg_1395[10]_i_4_2 [1]),
        .O(tmp_2_fu_889_p9[1]));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \add_ln55_4_reg_1395[3]_i_11 
       (.I0(Q[0]),
        .I1(\add_ln55_4_reg_1395[10]_i_4_0 [0]),
        .I2(\add_ln55_4_reg_1395[10]_i_4_1 [0]),
        .I3(\add_ln55_4_reg_1395[10]_i_4_1 [1]),
        .I4(\add_ln55_4_reg_1395[10]_i_4_2 [0]),
        .O(tmp_2_fu_889_p9[0]));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln55_4_reg_1395[3]_i_2 
       (.I0(tmp_2_fu_889_p9[2]),
        .I1(\add_ln55_4_reg_1395_reg[10] [2]),
        .I2(\add_ln55_4_reg_1395_reg[10]_0 [2]),
        .O(\add_ln55_4_reg_1395[3]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln55_4_reg_1395[3]_i_3 
       (.I0(tmp_2_fu_889_p9[1]),
        .I1(\add_ln55_4_reg_1395_reg[10] [1]),
        .I2(\add_ln55_4_reg_1395_reg[10]_0 [1]),
        .O(\add_ln55_4_reg_1395[3]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln55_4_reg_1395[3]_i_4 
       (.I0(tmp_2_fu_889_p9[0]),
        .I1(\add_ln55_4_reg_1395_reg[10] [0]),
        .I2(\add_ln55_4_reg_1395_reg[10]_0 [0]),
        .O(\add_ln55_4_reg_1395[3]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln55_4_reg_1395[3]_i_5 
       (.I0(tmp_2_fu_889_p9[3]),
        .I1(\add_ln55_4_reg_1395_reg[10] [3]),
        .I2(\add_ln55_4_reg_1395_reg[10]_0 [3]),
        .I3(\add_ln55_4_reg_1395[3]_i_2_n_0 ),
        .O(\add_ln55_4_reg_1395[3]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln55_4_reg_1395[3]_i_6 
       (.I0(tmp_2_fu_889_p9[2]),
        .I1(\add_ln55_4_reg_1395_reg[10] [2]),
        .I2(\add_ln55_4_reg_1395_reg[10]_0 [2]),
        .I3(\add_ln55_4_reg_1395[3]_i_3_n_0 ),
        .O(\add_ln55_4_reg_1395[3]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln55_4_reg_1395[3]_i_7 
       (.I0(tmp_2_fu_889_p9[1]),
        .I1(\add_ln55_4_reg_1395_reg[10] [1]),
        .I2(\add_ln55_4_reg_1395_reg[10]_0 [1]),
        .I3(\add_ln55_4_reg_1395[3]_i_4_n_0 ),
        .O(\add_ln55_4_reg_1395[3]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \add_ln55_4_reg_1395[3]_i_8 
       (.I0(tmp_2_fu_889_p9[0]),
        .I1(\add_ln55_4_reg_1395_reg[10] [0]),
        .I2(\add_ln55_4_reg_1395_reg[10]_0 [0]),
        .O(\add_ln55_4_reg_1395[3]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \add_ln55_4_reg_1395[3]_i_9 
       (.I0(Q[2]),
        .I1(\add_ln55_4_reg_1395[10]_i_4_0 [2]),
        .I2(\add_ln55_4_reg_1395[10]_i_4_1 [0]),
        .I3(\add_ln55_4_reg_1395[10]_i_4_1 [1]),
        .I4(\add_ln55_4_reg_1395[10]_i_4_2 [2]),
        .O(tmp_2_fu_889_p9[2]));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \add_ln55_4_reg_1395[7]_i_10 
       (.I0(Q[6]),
        .I1(\add_ln55_4_reg_1395[10]_i_4_0 [6]),
        .I2(\add_ln55_4_reg_1395[10]_i_4_1 [0]),
        .I3(\add_ln55_4_reg_1395[10]_i_4_1 [1]),
        .I4(\add_ln55_4_reg_1395[10]_i_4_2 [6]),
        .O(tmp_2_fu_889_p9[6]));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \add_ln55_4_reg_1395[7]_i_11 
       (.I0(Q[5]),
        .I1(\add_ln55_4_reg_1395[10]_i_4_0 [5]),
        .I2(\add_ln55_4_reg_1395[10]_i_4_1 [0]),
        .I3(\add_ln55_4_reg_1395[10]_i_4_1 [1]),
        .I4(\add_ln55_4_reg_1395[10]_i_4_2 [5]),
        .O(tmp_2_fu_889_p9[5]));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \add_ln55_4_reg_1395[7]_i_12 
       (.I0(Q[4]),
        .I1(\add_ln55_4_reg_1395[10]_i_4_0 [4]),
        .I2(\add_ln55_4_reg_1395[10]_i_4_1 [0]),
        .I3(\add_ln55_4_reg_1395[10]_i_4_1 [1]),
        .I4(\add_ln55_4_reg_1395[10]_i_4_2 [4]),
        .O(tmp_2_fu_889_p9[4]));
  LUT5 #(
    .INIT(32'h0CFA0C0A)) 
    \add_ln55_4_reg_1395[7]_i_13 
       (.I0(Q[3]),
        .I1(\add_ln55_4_reg_1395[10]_i_4_0 [3]),
        .I2(\add_ln55_4_reg_1395[10]_i_4_1 [0]),
        .I3(\add_ln55_4_reg_1395[10]_i_4_1 [1]),
        .I4(\add_ln55_4_reg_1395[10]_i_4_2 [3]),
        .O(tmp_2_fu_889_p9[3]));
  (* HLUTNM = "lutpair7" *) 
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln55_4_reg_1395[7]_i_2 
       (.I0(tmp_2_fu_889_p9[6]),
        .I1(\add_ln55_4_reg_1395_reg[10] [6]),
        .I2(\add_ln55_4_reg_1395_reg[10]_0 [6]),
        .O(\add_ln55_4_reg_1395[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln55_4_reg_1395[7]_i_3 
       (.I0(tmp_2_fu_889_p9[5]),
        .I1(\add_ln55_4_reg_1395_reg[10] [5]),
        .I2(\add_ln55_4_reg_1395_reg[10]_0 [5]),
        .O(\add_ln55_4_reg_1395[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln55_4_reg_1395[7]_i_4 
       (.I0(tmp_2_fu_889_p9[4]),
        .I1(\add_ln55_4_reg_1395_reg[10] [4]),
        .I2(\add_ln55_4_reg_1395_reg[10]_0 [4]),
        .O(\add_ln55_4_reg_1395[7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'hE8)) 
    \add_ln55_4_reg_1395[7]_i_5 
       (.I0(tmp_2_fu_889_p9[3]),
        .I1(\add_ln55_4_reg_1395_reg[10] [3]),
        .I2(\add_ln55_4_reg_1395_reg[10]_0 [3]),
        .O(\add_ln55_4_reg_1395[7]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln55_4_reg_1395[7]_i_6 
       (.I0(\add_ln55_4_reg_1395[7]_i_2_n_0 ),
        .I1(\add_ln55_4_reg_1395_reg[10] [7]),
        .I2(tmp_2_fu_889_p9[7]),
        .I3(\add_ln55_4_reg_1395_reg[10]_0 [7]),
        .O(\add_ln55_4_reg_1395[7]_i_6_n_0 ));
  (* HLUTNM = "lutpair7" *) 
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln55_4_reg_1395[7]_i_7 
       (.I0(tmp_2_fu_889_p9[6]),
        .I1(\add_ln55_4_reg_1395_reg[10] [6]),
        .I2(\add_ln55_4_reg_1395_reg[10]_0 [6]),
        .I3(\add_ln55_4_reg_1395[7]_i_3_n_0 ),
        .O(\add_ln55_4_reg_1395[7]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln55_4_reg_1395[7]_i_8 
       (.I0(tmp_2_fu_889_p9[5]),
        .I1(\add_ln55_4_reg_1395_reg[10] [5]),
        .I2(\add_ln55_4_reg_1395_reg[10]_0 [5]),
        .I3(\add_ln55_4_reg_1395[7]_i_4_n_0 ),
        .O(\add_ln55_4_reg_1395[7]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h6996)) 
    \add_ln55_4_reg_1395[7]_i_9 
       (.I0(tmp_2_fu_889_p9[4]),
        .I1(\add_ln55_4_reg_1395_reg[10] [4]),
        .I2(\add_ln55_4_reg_1395_reg[10]_0 [4]),
        .I3(\add_ln55_4_reg_1395[7]_i_5_n_0 ),
        .O(\add_ln55_4_reg_1395[7]_i_9_n_0 ));
  CARRY4 \add_ln55_4_reg_1395_reg[10]_i_1 
       (.CI(\add_ln55_4_reg_1395_reg[7]_i_1_n_0 ),
        .CO({\NLW_add_ln55_4_reg_1395_reg[10]_i_1_CO_UNCONNECTED [3],add_ln55_4_fu_944_p2[10],\NLW_add_ln55_4_reg_1395_reg[10]_i_1_CO_UNCONNECTED [1],\add_ln55_4_reg_1395_reg[10]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\add_ln55_4_reg_1395_reg[10] [9],\add_ln55_4_reg_1395[10]_i_2_n_0 }),
        .O({\NLW_add_ln55_4_reg_1395_reg[10]_i_1_O_UNCONNECTED [3:2],add_ln55_4_fu_944_p2[9:8]}),
        .S({1'b0,1'b1,\add_ln55_4_reg_1395[10]_i_3_n_0 ,\add_ln55_4_reg_1395[10]_i_4_n_0 }));
  CARRY4 \add_ln55_4_reg_1395_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\add_ln55_4_reg_1395_reg[3]_i_1_n_0 ,\add_ln55_4_reg_1395_reg[3]_i_1_n_1 ,\add_ln55_4_reg_1395_reg[3]_i_1_n_2 ,\add_ln55_4_reg_1395_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln55_4_reg_1395[3]_i_2_n_0 ,\add_ln55_4_reg_1395[3]_i_3_n_0 ,\add_ln55_4_reg_1395[3]_i_4_n_0 ,1'b0}),
        .O(add_ln55_4_fu_944_p2[3:0]),
        .S({\add_ln55_4_reg_1395[3]_i_5_n_0 ,\add_ln55_4_reg_1395[3]_i_6_n_0 ,\add_ln55_4_reg_1395[3]_i_7_n_0 ,\add_ln55_4_reg_1395[3]_i_8_n_0 }));
  CARRY4 \add_ln55_4_reg_1395_reg[7]_i_1 
       (.CI(\add_ln55_4_reg_1395_reg[3]_i_1_n_0 ),
        .CO({\add_ln55_4_reg_1395_reg[7]_i_1_n_0 ,\add_ln55_4_reg_1395_reg[7]_i_1_n_1 ,\add_ln55_4_reg_1395_reg[7]_i_1_n_2 ,\add_ln55_4_reg_1395_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\add_ln55_4_reg_1395[7]_i_2_n_0 ,\add_ln55_4_reg_1395[7]_i_3_n_0 ,\add_ln55_4_reg_1395[7]_i_4_n_0 ,\add_ln55_4_reg_1395[7]_i_5_n_0 }),
        .O(add_ln55_4_fu_944_p2[7:4]),
        .S({\add_ln55_4_reg_1395[7]_i_6_n_0 ,\add_ln55_4_reg_1395[7]_i_7_n_0 ,\add_ln55_4_reg_1395[7]_i_8_n_0 ,\add_ln55_4_reg_1395[7]_i_9_n_0 }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_urem_8ns_3ns_2_12_1
   (A,
    ap_clk_0,
    ap_clk_1,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    Q,
    icmp_ln31_reg_1149,
    ap_loop_init_pp0_iter1_reg,
    icmp_ln30_reg_1119_pp0_iter1_reg,
    ap_enable_reg_pp0_iter2,
    trunc_ln31_reg_1134_pp0_iter3_reg,
    trunc_ln31_reg_1134_pp0_iter4_reg,
    trunc_ln31_reg_1134_pp0_iter5_reg,
    trunc_ln31_reg_1134_pp0_iter6_reg,
    trunc_ln31_reg_1134_pp0_iter7_reg,
    trunc_ln31_reg_1134_pp0_iter9_reg,
    trunc_ln31_reg_1134_pp0_iter8_reg);
  output [0:0]A;
  output ap_clk_0;
  output ap_clk_1;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [0:0]Q;
  input icmp_ln31_reg_1149;
  input ap_loop_init_pp0_iter1_reg;
  input icmp_ln30_reg_1119_pp0_iter1_reg;
  input ap_enable_reg_pp0_iter2;
  input [0:0]trunc_ln31_reg_1134_pp0_iter3_reg;
  input [0:0]trunc_ln31_reg_1134_pp0_iter4_reg;
  input [0:0]trunc_ln31_reg_1134_pp0_iter5_reg;
  input [0:0]trunc_ln31_reg_1134_pp0_iter6_reg;
  input [0:0]trunc_ln31_reg_1134_pp0_iter7_reg;
  input [0:0]trunc_ln31_reg_1134_pp0_iter9_reg;
  input [0:0]trunc_ln31_reg_1134_pp0_iter8_reg;

  wire [0:0]A;
  wire [0:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_clk_0;
  wire ap_clk_1;
  wire ap_enable_reg_pp0_iter2;
  wire ap_loop_init_pp0_iter1_reg;
  wire conv2d_edge_urem_8ns_3ns_2_12_1_divider_u_n_1;
  wire conv2d_edge_urem_8ns_3ns_2_12_1_divider_u_n_2;
  wire icmp_ln30_reg_1119_pp0_iter1_reg;
  wire icmp_ln31_reg_1149;
  wire [0:0]trunc_ln31_reg_1134_pp0_iter3_reg;
  wire [0:0]trunc_ln31_reg_1134_pp0_iter4_reg;
  wire [0:0]trunc_ln31_reg_1134_pp0_iter5_reg;
  wire [0:0]trunc_ln31_reg_1134_pp0_iter6_reg;
  wire [0:0]trunc_ln31_reg_1134_pp0_iter7_reg;
  wire [0:0]trunc_ln31_reg_1134_pp0_iter8_reg;
  wire [0:0]trunc_ln31_reg_1134_pp0_iter9_reg;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_urem_8ns_3ns_2_12_1_divider conv2d_edge_urem_8ns_3ns_2_12_1_divider_u
       (.A(A),
        .Q(Q),
        .ap_block_pp0_stage0_subdone(ap_block_pp0_stage0_subdone),
        .ap_clk(ap_clk),
        .ap_enable_reg_pp0_iter2(ap_enable_reg_pp0_iter2),
        .ap_loop_init_pp0_iter1_reg(ap_loop_init_pp0_iter1_reg),
        .icmp_ln30_reg_1119_pp0_iter1_reg(icmp_ln30_reg_1119_pp0_iter1_reg),
        .icmp_ln31_reg_1149(icmp_ln31_reg_1149),
        .\run_proc[6].remd_tmp_reg[7][6]_0 (conv2d_edge_urem_8ns_3ns_2_12_1_divider_u_n_1),
        .trunc_ln31_reg_1134_pp0_iter3_reg(trunc_ln31_reg_1134_pp0_iter3_reg),
        .trunc_ln31_reg_1134_pp0_iter4_reg(trunc_ln31_reg_1134_pp0_iter4_reg),
        .trunc_ln31_reg_1134_pp0_iter5_reg(trunc_ln31_reg_1134_pp0_iter5_reg),
        .trunc_ln31_reg_1134_pp0_iter6_reg(trunc_ln31_reg_1134_pp0_iter6_reg),
        .trunc_ln31_reg_1134_pp0_iter7_reg(trunc_ln31_reg_1134_pp0_iter7_reg),
        .trunc_ln31_reg_1134_pp0_iter8_reg(trunc_ln31_reg_1134_pp0_iter8_reg),
        .trunc_ln31_reg_1134_pp0_iter9_reg(trunc_ln31_reg_1134_pp0_iter9_reg),
        .\trunc_ln31_reg_1134_pp0_iter9_reg_reg[0]__0 (conv2d_edge_urem_8ns_3ns_2_12_1_divider_u_n_2));
  (* srl_bus_name = "U0/\\urem_8ns_3ns_2_12_1_U2/remd_reg " *) 
  (* srl_name = "U0/\\urem_8ns_3ns_2_12_1_U2/remd_reg[0]_srl2 " *) 
  SRL16E \remd_reg[0]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(conv2d_edge_urem_8ns_3ns_2_12_1_divider_u_n_1),
        .Q(ap_clk_1));
  (* srl_bus_name = "U0/\\urem_8ns_3ns_2_12_1_U2/remd_reg " *) 
  (* srl_name = "U0/\\urem_8ns_3ns_2_12_1_U2/remd_reg[1]_srl2 " *) 
  SRL16E \remd_reg[1]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(conv2d_edge_urem_8ns_3ns_2_12_1_divider_u_n_2),
        .Q(ap_clk_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge_urem_8ns_3ns_2_12_1_divider
   (A,
    \run_proc[6].remd_tmp_reg[7][6]_0 ,
    \trunc_ln31_reg_1134_pp0_iter9_reg_reg[0]__0 ,
    ap_block_pp0_stage0_subdone,
    ap_clk,
    Q,
    icmp_ln31_reg_1149,
    ap_loop_init_pp0_iter1_reg,
    icmp_ln30_reg_1119_pp0_iter1_reg,
    ap_enable_reg_pp0_iter2,
    trunc_ln31_reg_1134_pp0_iter3_reg,
    trunc_ln31_reg_1134_pp0_iter4_reg,
    trunc_ln31_reg_1134_pp0_iter5_reg,
    trunc_ln31_reg_1134_pp0_iter6_reg,
    trunc_ln31_reg_1134_pp0_iter7_reg,
    trunc_ln31_reg_1134_pp0_iter9_reg,
    trunc_ln31_reg_1134_pp0_iter8_reg);
  output [0:0]A;
  output \run_proc[6].remd_tmp_reg[7][6]_0 ;
  output \trunc_ln31_reg_1134_pp0_iter9_reg_reg[0]__0 ;
  input ap_block_pp0_stage0_subdone;
  input ap_clk;
  input [0:0]Q;
  input icmp_ln31_reg_1149;
  input ap_loop_init_pp0_iter1_reg;
  input icmp_ln30_reg_1119_pp0_iter1_reg;
  input ap_enable_reg_pp0_iter2;
  input [0:0]trunc_ln31_reg_1134_pp0_iter3_reg;
  input [0:0]trunc_ln31_reg_1134_pp0_iter4_reg;
  input [0:0]trunc_ln31_reg_1134_pp0_iter5_reg;
  input [0:0]trunc_ln31_reg_1134_pp0_iter6_reg;
  input [0:0]trunc_ln31_reg_1134_pp0_iter7_reg;
  input [0:0]trunc_ln31_reg_1134_pp0_iter9_reg;
  input [0:0]trunc_ln31_reg_1134_pp0_iter8_reg;

  wire [0:0]A;
  wire [0:0]Q;
  wire ap_block_pp0_stage0_subdone;
  wire ap_clk;
  wire ap_enable_reg_pp0_iter2;
  wire ap_loop_init_pp0_iter1_reg;
  wire [8:8]\cal_tmp[6]__21 ;
  wire \dividend_tmp_reg[0][7]_srl2_n_0 ;
  wire icmp_ln30_reg_1119_pp0_iter1_reg;
  wire icmp_ln31_reg_1149;
  wire \remd_reg[1]_srl2_i_2_n_0 ;
  wire [0:0]\run_proc[0].remd_tmp_reg[1]_0 ;
  wire \run_proc[1].remd_tmp[2][0]_i_1_n_0 ;
  wire \run_proc[1].remd_tmp[2][1]_i_2_n_0 ;
  wire [1:0]\run_proc[1].remd_tmp_reg[2]_1 ;
  wire \run_proc[2].remd_tmp[3][0]_i_1_n_0 ;
  wire \run_proc[2].remd_tmp[3][1]_i_1_n_0 ;
  wire \run_proc[2].remd_tmp[3][2]_i_1_n_0 ;
  wire [2:0]\run_proc[2].remd_tmp_reg[3]_2 ;
  wire \run_proc[3].remd_tmp[4][0]_i_1_n_0 ;
  wire \run_proc[3].remd_tmp[4][1]_i_1_n_0 ;
  wire \run_proc[3].remd_tmp[4][2]_i_1_n_0 ;
  wire \run_proc[3].remd_tmp[4][3]_i_1_n_0 ;
  wire [3:0]\run_proc[3].remd_tmp_reg[4]_3 ;
  wire \run_proc[4].remd_tmp[5][0]_i_1_n_0 ;
  wire \run_proc[4].remd_tmp[5][1]_i_1_n_0 ;
  wire \run_proc[4].remd_tmp[5][2]_i_1_n_0 ;
  wire \run_proc[4].remd_tmp[5][3]_i_1_n_0 ;
  wire \run_proc[4].remd_tmp[5][4]_i_1_n_0 ;
  wire [4:0]\run_proc[4].remd_tmp_reg[5]_4 ;
  wire \run_proc[5].remd_tmp[6][0]_i_1_n_0 ;
  wire \run_proc[5].remd_tmp[6][1]_i_1_n_0 ;
  wire \run_proc[5].remd_tmp[6][2]_i_1_n_0 ;
  wire \run_proc[5].remd_tmp[6][3]_i_1_n_0 ;
  wire \run_proc[5].remd_tmp[6][4]_i_1_n_0 ;
  wire \run_proc[5].remd_tmp[6][5]_i_1_n_0 ;
  wire [5:0]\run_proc[5].remd_tmp_reg[6]_5 ;
  wire \run_proc[6].remd_tmp[7][0]_i_1_n_0 ;
  wire \run_proc[6].remd_tmp[7][1]_i_1_n_0 ;
  wire \run_proc[6].remd_tmp[7][2]_i_1_n_0 ;
  wire \run_proc[6].remd_tmp[7][3]_i_1_n_0 ;
  wire \run_proc[6].remd_tmp[7][4]_i_1_n_0 ;
  wire \run_proc[6].remd_tmp[7][4]_i_3_n_0 ;
  wire \run_proc[6].remd_tmp[7][5]_i_1_n_0 ;
  wire \run_proc[6].remd_tmp[7][6]_i_1_n_0 ;
  wire \run_proc[6].remd_tmp[7][6]_i_2_n_0 ;
  wire \run_proc[6].remd_tmp_reg[7][6]_0 ;
  wire [6:0]\run_proc[6].remd_tmp_reg[7]_6 ;
  wire [0:0]trunc_ln31_reg_1134_pp0_iter3_reg;
  wire [0:0]trunc_ln31_reg_1134_pp0_iter4_reg;
  wire [0:0]trunc_ln31_reg_1134_pp0_iter5_reg;
  wire [0:0]trunc_ln31_reg_1134_pp0_iter6_reg;
  wire [0:0]trunc_ln31_reg_1134_pp0_iter7_reg;
  wire [0:0]trunc_ln31_reg_1134_pp0_iter8_reg;
  wire [0:0]trunc_ln31_reg_1134_pp0_iter9_reg;
  wire \trunc_ln31_reg_1134_pp0_iter9_reg_reg[0]__0 ;

  (* srl_bus_name = "U0/\\urem_8ns_3ns_2_12_1_U2/conv2d_edge_urem_8ns_3ns_2_12_1_divider_u/dividend_tmp_reg[0] " *) 
  (* srl_name = "U0/\\urem_8ns_3ns_2_12_1_U2/conv2d_edge_urem_8ns_3ns_2_12_1_divider_u/dividend_tmp_reg[0][7]_srl2 " *) 
  SRL16E \dividend_tmp_reg[0][7]_srl2 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b0),
        .A3(1'b0),
        .CE(ap_block_pp0_stage0_subdone),
        .CLK(ap_clk),
        .D(A),
        .Q(\dividend_tmp_reg[0][7]_srl2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \remd_reg[0]_srl2_i_1 
       (.I0(\run_proc[6].remd_tmp_reg[7]_6 [6]),
        .I1(\remd_reg[1]_srl2_i_2_n_0 ),
        .I2(\run_proc[6].remd_tmp_reg[7]_6 [5]),
        .I3(trunc_ln31_reg_1134_pp0_iter9_reg),
        .O(\run_proc[6].remd_tmp_reg[7][6]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT5 #(
    .INIT(32'h5557AAA8)) 
    \remd_reg[1]_srl2_i_1 
       (.I0(trunc_ln31_reg_1134_pp0_iter9_reg),
        .I1(\run_proc[6].remd_tmp_reg[7]_6 [5]),
        .I2(\remd_reg[1]_srl2_i_2_n_0 ),
        .I3(\run_proc[6].remd_tmp_reg[7]_6 [6]),
        .I4(\run_proc[6].remd_tmp_reg[7]_6 [0]),
        .O(\trunc_ln31_reg_1134_pp0_iter9_reg_reg[0]__0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEA)) 
    \remd_reg[1]_srl2_i_2 
       (.I0(\run_proc[6].remd_tmp_reg[7]_6 [3]),
        .I1(trunc_ln31_reg_1134_pp0_iter9_reg),
        .I2(\run_proc[6].remd_tmp_reg[7]_6 [0]),
        .I3(\run_proc[6].remd_tmp_reg[7]_6 [1]),
        .I4(\run_proc[6].remd_tmp_reg[7]_6 [2]),
        .I5(\run_proc[6].remd_tmp_reg[7]_6 [4]),
        .O(\remd_reg[1]_srl2_i_2_n_0 ));
  FDRE \run_proc[0].remd_tmp_reg[1][0]__0 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\dividend_tmp_reg[0][7]_srl2_n_0 ),
        .Q(\run_proc[0].remd_tmp_reg[1]_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT2 #(
    .INIT(4'h4)) 
    \run_proc[1].remd_tmp[2][0]_i_1 
       (.I0(\run_proc[0].remd_tmp_reg[1]_0 ),
        .I1(trunc_ln31_reg_1134_pp0_iter3_reg),
        .O(\run_proc[1].remd_tmp[2][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \run_proc[1].remd_tmp[2][1]_i_2 
       (.I0(\run_proc[0].remd_tmp_reg[1]_0 ),
        .I1(trunc_ln31_reg_1134_pp0_iter3_reg),
        .O(\run_proc[1].remd_tmp[2][1]_i_2_n_0 ));
  FDRE \run_proc[1].remd_tmp_reg[2][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\run_proc[1].remd_tmp[2][0]_i_1_n_0 ),
        .Q(\run_proc[1].remd_tmp_reg[2]_1 [0]),
        .R(1'b0));
  FDRE \run_proc[1].remd_tmp_reg[2][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\run_proc[1].remd_tmp[2][1]_i_2_n_0 ),
        .Q(\run_proc[1].remd_tmp_reg[2]_1 [1]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'h1C)) 
    \run_proc[2].remd_tmp[3][0]_i_1 
       (.I0(\run_proc[1].remd_tmp_reg[2]_1 [0]),
        .I1(\run_proc[1].remd_tmp_reg[2]_1 [1]),
        .I2(trunc_ln31_reg_1134_pp0_iter4_reg),
        .O(\run_proc[2].remd_tmp[3][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'h2C)) 
    \run_proc[2].remd_tmp[3][1]_i_1 
       (.I0(\run_proc[1].remd_tmp_reg[2]_1 [1]),
        .I1(\run_proc[1].remd_tmp_reg[2]_1 [0]),
        .I2(trunc_ln31_reg_1134_pp0_iter4_reg),
        .O(\run_proc[2].remd_tmp[3][1]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \run_proc[2].remd_tmp[3][2]_i_1 
       (.I0(\run_proc[1].remd_tmp_reg[2]_1 [1]),
        .I1(\run_proc[1].remd_tmp_reg[2]_1 [0]),
        .I2(trunc_ln31_reg_1134_pp0_iter4_reg),
        .O(\run_proc[2].remd_tmp[3][2]_i_1_n_0 ));
  FDRE \run_proc[2].remd_tmp_reg[3][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\run_proc[2].remd_tmp[3][0]_i_1_n_0 ),
        .Q(\run_proc[2].remd_tmp_reg[3]_2 [0]),
        .R(1'b0));
  FDRE \run_proc[2].remd_tmp_reg[3][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\run_proc[2].remd_tmp[3][1]_i_1_n_0 ),
        .Q(\run_proc[2].remd_tmp_reg[3]_2 [1]),
        .R(1'b0));
  FDRE \run_proc[2].remd_tmp_reg[3][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\run_proc[2].remd_tmp[3][2]_i_1_n_0 ),
        .Q(\run_proc[2].remd_tmp_reg[3]_2 [2]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'h01EE)) 
    \run_proc[3].remd_tmp[4][0]_i_1 
       (.I0(\run_proc[2].remd_tmp_reg[3]_2 [2]),
        .I1(\run_proc[2].remd_tmp_reg[3]_2 [1]),
        .I2(\run_proc[2].remd_tmp_reg[3]_2 [0]),
        .I3(trunc_ln31_reg_1134_pp0_iter5_reg),
        .O(\run_proc[3].remd_tmp[4][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT4 #(
    .INIT(16'h6664)) 
    \run_proc[3].remd_tmp[4][1]_i_1 
       (.I0(trunc_ln31_reg_1134_pp0_iter5_reg),
        .I1(\run_proc[2].remd_tmp_reg[3]_2 [0]),
        .I2(\run_proc[2].remd_tmp_reg[3]_2 [1]),
        .I3(\run_proc[2].remd_tmp_reg[3]_2 [2]),
        .O(\run_proc[3].remd_tmp[4][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'h8780)) 
    \run_proc[3].remd_tmp[4][2]_i_1 
       (.I0(trunc_ln31_reg_1134_pp0_iter5_reg),
        .I1(\run_proc[2].remd_tmp_reg[3]_2 [0]),
        .I2(\run_proc[2].remd_tmp_reg[3]_2 [1]),
        .I3(\run_proc[2].remd_tmp_reg[3]_2 [2]),
        .O(\run_proc[3].remd_tmp[4][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT4 #(
    .INIT(16'hF800)) 
    \run_proc[3].remd_tmp[4][3]_i_1 
       (.I0(trunc_ln31_reg_1134_pp0_iter5_reg),
        .I1(\run_proc[2].remd_tmp_reg[3]_2 [0]),
        .I2(\run_proc[2].remd_tmp_reg[3]_2 [1]),
        .I3(\run_proc[2].remd_tmp_reg[3]_2 [2]),
        .O(\run_proc[3].remd_tmp[4][3]_i_1_n_0 ));
  FDRE \run_proc[3].remd_tmp_reg[4][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\run_proc[3].remd_tmp[4][0]_i_1_n_0 ),
        .Q(\run_proc[3].remd_tmp_reg[4]_3 [0]),
        .R(1'b0));
  FDRE \run_proc[3].remd_tmp_reg[4][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\run_proc[3].remd_tmp[4][1]_i_1_n_0 ),
        .Q(\run_proc[3].remd_tmp_reg[4]_3 [1]),
        .R(1'b0));
  FDRE \run_proc[3].remd_tmp_reg[4][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\run_proc[3].remd_tmp[4][2]_i_1_n_0 ),
        .Q(\run_proc[3].remd_tmp_reg[4]_3 [2]),
        .R(1'b0));
  FDRE \run_proc[3].remd_tmp_reg[4][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\run_proc[3].remd_tmp[4][3]_i_1_n_0 ),
        .Q(\run_proc[3].remd_tmp_reg[4]_3 [3]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT5 #(
    .INIT(32'h0001FFFA)) 
    \run_proc[4].remd_tmp[5][0]_i_1 
       (.I0(\run_proc[3].remd_tmp_reg[4]_3 [3]),
        .I1(\run_proc[3].remd_tmp_reg[4]_3 [0]),
        .I2(\run_proc[3].remd_tmp_reg[4]_3 [1]),
        .I3(\run_proc[3].remd_tmp_reg[4]_3 [2]),
        .I4(trunc_ln31_reg_1134_pp0_iter6_reg),
        .O(\run_proc[4].remd_tmp[5][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT5 #(
    .INIT(32'h0FF00EF0)) 
    \run_proc[4].remd_tmp[5][1]_i_1 
       (.I0(\run_proc[3].remd_tmp_reg[4]_3 [2]),
        .I1(\run_proc[3].remd_tmp_reg[4]_3 [1]),
        .I2(\run_proc[3].remd_tmp_reg[4]_3 [0]),
        .I3(trunc_ln31_reg_1134_pp0_iter6_reg),
        .I4(\run_proc[3].remd_tmp_reg[4]_3 [3]),
        .O(\run_proc[4].remd_tmp[5][1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hC333C222)) 
    \run_proc[4].remd_tmp[5][2]_i_1 
       (.I0(\run_proc[3].remd_tmp_reg[4]_3 [2]),
        .I1(\run_proc[3].remd_tmp_reg[4]_3 [1]),
        .I2(\run_proc[3].remd_tmp_reg[4]_3 [0]),
        .I3(trunc_ln31_reg_1134_pp0_iter6_reg),
        .I4(\run_proc[3].remd_tmp_reg[4]_3 [3]),
        .O(\run_proc[4].remd_tmp[5][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT5 #(
    .INIT(32'hA999A888)) 
    \run_proc[4].remd_tmp[5][3]_i_1 
       (.I0(\run_proc[3].remd_tmp_reg[4]_3 [2]),
        .I1(\run_proc[3].remd_tmp_reg[4]_3 [1]),
        .I2(\run_proc[3].remd_tmp_reg[4]_3 [0]),
        .I3(trunc_ln31_reg_1134_pp0_iter6_reg),
        .I4(\run_proc[3].remd_tmp_reg[4]_3 [3]),
        .O(\run_proc[4].remd_tmp[5][3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT5 #(
    .INIT(32'hFEEE0000)) 
    \run_proc[4].remd_tmp[5][4]_i_1 
       (.I0(\run_proc[3].remd_tmp_reg[4]_3 [2]),
        .I1(\run_proc[3].remd_tmp_reg[4]_3 [1]),
        .I2(\run_proc[3].remd_tmp_reg[4]_3 [0]),
        .I3(trunc_ln31_reg_1134_pp0_iter6_reg),
        .I4(\run_proc[3].remd_tmp_reg[4]_3 [3]),
        .O(\run_proc[4].remd_tmp[5][4]_i_1_n_0 ));
  FDRE \run_proc[4].remd_tmp_reg[5][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\run_proc[4].remd_tmp[5][0]_i_1_n_0 ),
        .Q(\run_proc[4].remd_tmp_reg[5]_4 [0]),
        .R(1'b0));
  FDRE \run_proc[4].remd_tmp_reg[5][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\run_proc[4].remd_tmp[5][1]_i_1_n_0 ),
        .Q(\run_proc[4].remd_tmp_reg[5]_4 [1]),
        .R(1'b0));
  FDRE \run_proc[4].remd_tmp_reg[5][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\run_proc[4].remd_tmp[5][2]_i_1_n_0 ),
        .Q(\run_proc[4].remd_tmp_reg[5]_4 [2]),
        .R(1'b0));
  FDRE \run_proc[4].remd_tmp_reg[5][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\run_proc[4].remd_tmp[5][3]_i_1_n_0 ),
        .Q(\run_proc[4].remd_tmp_reg[5]_4 [3]),
        .R(1'b0));
  FDRE \run_proc[4].remd_tmp_reg[5][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\run_proc[4].remd_tmp[5][4]_i_1_n_0 ),
        .Q(\run_proc[4].remd_tmp_reg[5]_4 [4]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000001FFFFFEFE)) 
    \run_proc[5].remd_tmp[6][0]_i_1 
       (.I0(\run_proc[4].remd_tmp_reg[5]_4 [4]),
        .I1(\run_proc[4].remd_tmp_reg[5]_4 [2]),
        .I2(\run_proc[4].remd_tmp_reg[5]_4 [1]),
        .I3(\run_proc[4].remd_tmp_reg[5]_4 [0]),
        .I4(\run_proc[4].remd_tmp_reg[5]_4 [3]),
        .I5(trunc_ln31_reg_1134_pp0_iter7_reg),
        .O(\run_proc[5].remd_tmp[6][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h3C3C3C3C3C3C3C38)) 
    \run_proc[5].remd_tmp[6][1]_i_1 
       (.I0(\run_proc[4].remd_tmp_reg[5]_4 [3]),
        .I1(trunc_ln31_reg_1134_pp0_iter7_reg),
        .I2(\run_proc[4].remd_tmp_reg[5]_4 [0]),
        .I3(\run_proc[4].remd_tmp_reg[5]_4 [1]),
        .I4(\run_proc[4].remd_tmp_reg[5]_4 [2]),
        .I5(\run_proc[4].remd_tmp_reg[5]_4 [4]),
        .O(\run_proc[5].remd_tmp[6][1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hC03FC03FC03FC02A)) 
    \run_proc[5].remd_tmp[6][2]_i_1 
       (.I0(\run_proc[4].remd_tmp_reg[5]_4 [3]),
        .I1(trunc_ln31_reg_1134_pp0_iter7_reg),
        .I2(\run_proc[4].remd_tmp_reg[5]_4 [0]),
        .I3(\run_proc[4].remd_tmp_reg[5]_4 [1]),
        .I4(\run_proc[4].remd_tmp_reg[5]_4 [2]),
        .I5(\run_proc[4].remd_tmp_reg[5]_4 [4]),
        .O(\run_proc[5].remd_tmp[6][2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFC0003FFFC0002A)) 
    \run_proc[5].remd_tmp[6][3]_i_1 
       (.I0(\run_proc[4].remd_tmp_reg[5]_4 [3]),
        .I1(trunc_ln31_reg_1134_pp0_iter7_reg),
        .I2(\run_proc[4].remd_tmp_reg[5]_4 [0]),
        .I3(\run_proc[4].remd_tmp_reg[5]_4 [1]),
        .I4(\run_proc[4].remd_tmp_reg[5]_4 [2]),
        .I5(\run_proc[4].remd_tmp_reg[5]_4 [4]),
        .O(\run_proc[5].remd_tmp[6][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAA95AAAAAA80)) 
    \run_proc[5].remd_tmp[6][4]_i_1 
       (.I0(\run_proc[4].remd_tmp_reg[5]_4 [3]),
        .I1(trunc_ln31_reg_1134_pp0_iter7_reg),
        .I2(\run_proc[4].remd_tmp_reg[5]_4 [0]),
        .I3(\run_proc[4].remd_tmp_reg[5]_4 [1]),
        .I4(\run_proc[4].remd_tmp_reg[5]_4 [2]),
        .I5(\run_proc[4].remd_tmp_reg[5]_4 [4]),
        .O(\run_proc[5].remd_tmp[6][4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEA00000000)) 
    \run_proc[5].remd_tmp[6][5]_i_1 
       (.I0(\run_proc[4].remd_tmp_reg[5]_4 [3]),
        .I1(trunc_ln31_reg_1134_pp0_iter7_reg),
        .I2(\run_proc[4].remd_tmp_reg[5]_4 [0]),
        .I3(\run_proc[4].remd_tmp_reg[5]_4 [1]),
        .I4(\run_proc[4].remd_tmp_reg[5]_4 [2]),
        .I5(\run_proc[4].remd_tmp_reg[5]_4 [4]),
        .O(\run_proc[5].remd_tmp[6][5]_i_1_n_0 ));
  FDRE \run_proc[5].remd_tmp_reg[6][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\run_proc[5].remd_tmp[6][0]_i_1_n_0 ),
        .Q(\run_proc[5].remd_tmp_reg[6]_5 [0]),
        .R(1'b0));
  FDRE \run_proc[5].remd_tmp_reg[6][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\run_proc[5].remd_tmp[6][1]_i_1_n_0 ),
        .Q(\run_proc[5].remd_tmp_reg[6]_5 [1]),
        .R(1'b0));
  FDRE \run_proc[5].remd_tmp_reg[6][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\run_proc[5].remd_tmp[6][2]_i_1_n_0 ),
        .Q(\run_proc[5].remd_tmp_reg[6]_5 [2]),
        .R(1'b0));
  FDRE \run_proc[5].remd_tmp_reg[6][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\run_proc[5].remd_tmp[6][3]_i_1_n_0 ),
        .Q(\run_proc[5].remd_tmp_reg[6]_5 [3]),
        .R(1'b0));
  FDRE \run_proc[5].remd_tmp_reg[6][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\run_proc[5].remd_tmp[6][4]_i_1_n_0 ),
        .Q(\run_proc[5].remd_tmp_reg[6]_5 [4]),
        .R(1'b0));
  FDRE \run_proc[5].remd_tmp_reg[6][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\run_proc[5].remd_tmp[6][5]_i_1_n_0 ),
        .Q(\run_proc[5].remd_tmp_reg[6]_5 [5]),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h9)) 
    \run_proc[6].remd_tmp[7][0]_i_1 
       (.I0(\cal_tmp[6]__21 ),
        .I1(trunc_ln31_reg_1134_pp0_iter8_reg),
        .O(\run_proc[6].remd_tmp[7][0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'hD2)) 
    \run_proc[6].remd_tmp[7][1]_i_1 
       (.I0(trunc_ln31_reg_1134_pp0_iter8_reg),
        .I1(\cal_tmp[6]__21 ),
        .I2(\run_proc[5].remd_tmp_reg[6]_5 [0]),
        .O(\run_proc[6].remd_tmp[7][1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT4 #(
    .INIT(16'hA999)) 
    \run_proc[6].remd_tmp[7][2]_i_1 
       (.I0(\run_proc[5].remd_tmp_reg[6]_5 [1]),
        .I1(\cal_tmp[6]__21 ),
        .I2(trunc_ln31_reg_1134_pp0_iter8_reg),
        .I3(\run_proc[5].remd_tmp_reg[6]_5 [0]),
        .O(\run_proc[6].remd_tmp[7][2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT5 #(
    .INIT(32'hFEEE0111)) 
    \run_proc[6].remd_tmp[7][3]_i_1 
       (.I0(\run_proc[5].remd_tmp_reg[6]_5 [1]),
        .I1(\cal_tmp[6]__21 ),
        .I2(trunc_ln31_reg_1134_pp0_iter8_reg),
        .I3(\run_proc[5].remd_tmp_reg[6]_5 [0]),
        .I4(\run_proc[5].remd_tmp_reg[6]_5 [2]),
        .O(\run_proc[6].remd_tmp[7][3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA999)) 
    \run_proc[6].remd_tmp[7][4]_i_1 
       (.I0(\run_proc[5].remd_tmp_reg[6]_5 [3]),
        .I1(\cal_tmp[6]__21 ),
        .I2(\run_proc[5].remd_tmp_reg[6]_5 [0]),
        .I3(trunc_ln31_reg_1134_pp0_iter8_reg),
        .I4(\run_proc[5].remd_tmp_reg[6]_5 [2]),
        .I5(\run_proc[5].remd_tmp_reg[6]_5 [1]),
        .O(\run_proc[6].remd_tmp[7][4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \run_proc[6].remd_tmp[7][4]_i_2 
       (.I0(\run_proc[5].remd_tmp_reg[6]_5 [3]),
        .I1(\run_proc[5].remd_tmp_reg[6]_5 [4]),
        .I2(\run_proc[5].remd_tmp_reg[6]_5 [5]),
        .I3(\run_proc[6].remd_tmp[7][4]_i_3_n_0 ),
        .O(\cal_tmp[6]__21 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT4 #(
    .INIT(16'hFEEE)) 
    \run_proc[6].remd_tmp[7][4]_i_3 
       (.I0(\run_proc[5].remd_tmp_reg[6]_5 [1]),
        .I1(\run_proc[5].remd_tmp_reg[6]_5 [2]),
        .I2(trunc_ln31_reg_1134_pp0_iter8_reg),
        .I3(\run_proc[5].remd_tmp_reg[6]_5 [0]),
        .O(\run_proc[6].remd_tmp[7][4]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \run_proc[6].remd_tmp[7][5]_i_1 
       (.I0(\run_proc[5].remd_tmp_reg[6]_5 [4]),
        .I1(\run_proc[6].remd_tmp[7][6]_i_2_n_0 ),
        .O(\run_proc[6].remd_tmp[7][5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    \run_proc[6].remd_tmp[7][6]_i_1 
       (.I0(\run_proc[5].remd_tmp_reg[6]_5 [4]),
        .I1(\run_proc[6].remd_tmp[7][6]_i_2_n_0 ),
        .I2(\run_proc[5].remd_tmp_reg[6]_5 [5]),
        .O(\run_proc[6].remd_tmp[7][6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEEE)) 
    \run_proc[6].remd_tmp[7][6]_i_2 
       (.I0(\run_proc[5].remd_tmp_reg[6]_5 [1]),
        .I1(\run_proc[5].remd_tmp_reg[6]_5 [2]),
        .I2(trunc_ln31_reg_1134_pp0_iter8_reg),
        .I3(\run_proc[5].remd_tmp_reg[6]_5 [0]),
        .I4(\cal_tmp[6]__21 ),
        .I5(\run_proc[5].remd_tmp_reg[6]_5 [3]),
        .O(\run_proc[6].remd_tmp[7][6]_i_2_n_0 ));
  FDRE \run_proc[6].remd_tmp_reg[7][0] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\run_proc[6].remd_tmp[7][0]_i_1_n_0 ),
        .Q(\run_proc[6].remd_tmp_reg[7]_6 [0]),
        .R(1'b0));
  FDRE \run_proc[6].remd_tmp_reg[7][1] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\run_proc[6].remd_tmp[7][1]_i_1_n_0 ),
        .Q(\run_proc[6].remd_tmp_reg[7]_6 [1]),
        .R(1'b0));
  FDRE \run_proc[6].remd_tmp_reg[7][2] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\run_proc[6].remd_tmp[7][2]_i_1_n_0 ),
        .Q(\run_proc[6].remd_tmp_reg[7]_6 [2]),
        .R(1'b0));
  FDRE \run_proc[6].remd_tmp_reg[7][3] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\run_proc[6].remd_tmp[7][3]_i_1_n_0 ),
        .Q(\run_proc[6].remd_tmp_reg[7]_6 [3]),
        .R(1'b0));
  FDRE \run_proc[6].remd_tmp_reg[7][4] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\run_proc[6].remd_tmp[7][4]_i_1_n_0 ),
        .Q(\run_proc[6].remd_tmp_reg[7]_6 [4]),
        .R(1'b0));
  FDRE \run_proc[6].remd_tmp_reg[7][5] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\run_proc[6].remd_tmp[7][5]_i_1_n_0 ),
        .Q(\run_proc[6].remd_tmp_reg[7]_6 [5]),
        .R(1'b0));
  FDRE \run_proc[6].remd_tmp_reg[7][6] 
       (.C(ap_clk),
        .CE(ap_block_pp0_stage0_subdone),
        .D(\run_proc[6].remd_tmp[7][6]_i_1_n_0 ),
        .Q(\run_proc[6].remd_tmp_reg[7]_6 [6]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'hA222A2A2)) 
    tmp_9_reg_1140_reg_i_1
       (.I0(Q),
        .I1(icmp_ln31_reg_1149),
        .I2(ap_loop_init_pp0_iter1_reg),
        .I3(icmp_ln30_reg_1119_pp0_iter1_reg),
        .I4(ap_enable_reg_pp0_iter2),
        .O(A));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_conv2d_edge_0_0,conv2d_edge,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* ip_definition_source = "HLS" *) 
(* x_core_info = "conv2d_edge,Vivado 2024.1" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (s_axi_control_ARADDR,
    s_axi_control_ARREADY,
    s_axi_control_ARVALID,
    s_axi_control_AWADDR,
    s_axi_control_AWREADY,
    s_axi_control_AWVALID,
    s_axi_control_BREADY,
    s_axi_control_BRESP,
    s_axi_control_BVALID,
    s_axi_control_RDATA,
    s_axi_control_RREADY,
    s_axi_control_RRESP,
    s_axi_control_RVALID,
    s_axi_control_WDATA,
    s_axi_control_WREADY,
    s_axi_control_WSTRB,
    s_axi_control_WVALID,
    ap_clk,
    ap_rst_n,
    interrupt,
    m_axi_gmem0_ARADDR,
    m_axi_gmem0_ARBURST,
    m_axi_gmem0_ARCACHE,
    m_axi_gmem0_ARID,
    m_axi_gmem0_ARLEN,
    m_axi_gmem0_ARLOCK,
    m_axi_gmem0_ARPROT,
    m_axi_gmem0_ARQOS,
    m_axi_gmem0_ARREADY,
    m_axi_gmem0_ARREGION,
    m_axi_gmem0_ARSIZE,
    m_axi_gmem0_ARVALID,
    m_axi_gmem0_AWADDR,
    m_axi_gmem0_AWBURST,
    m_axi_gmem0_AWCACHE,
    m_axi_gmem0_AWID,
    m_axi_gmem0_AWLEN,
    m_axi_gmem0_AWLOCK,
    m_axi_gmem0_AWPROT,
    m_axi_gmem0_AWQOS,
    m_axi_gmem0_AWREADY,
    m_axi_gmem0_AWREGION,
    m_axi_gmem0_AWSIZE,
    m_axi_gmem0_AWVALID,
    m_axi_gmem0_BID,
    m_axi_gmem0_BREADY,
    m_axi_gmem0_BRESP,
    m_axi_gmem0_BVALID,
    m_axi_gmem0_RDATA,
    m_axi_gmem0_RID,
    m_axi_gmem0_RLAST,
    m_axi_gmem0_RREADY,
    m_axi_gmem0_RRESP,
    m_axi_gmem0_RVALID,
    m_axi_gmem0_WDATA,
    m_axi_gmem0_WID,
    m_axi_gmem0_WLAST,
    m_axi_gmem0_WREADY,
    m_axi_gmem0_WSTRB,
    m_axi_gmem0_WVALID,
    m_axi_gmem1_ARADDR,
    m_axi_gmem1_ARBURST,
    m_axi_gmem1_ARCACHE,
    m_axi_gmem1_ARID,
    m_axi_gmem1_ARLEN,
    m_axi_gmem1_ARLOCK,
    m_axi_gmem1_ARPROT,
    m_axi_gmem1_ARQOS,
    m_axi_gmem1_ARREADY,
    m_axi_gmem1_ARREGION,
    m_axi_gmem1_ARSIZE,
    m_axi_gmem1_ARVALID,
    m_axi_gmem1_AWADDR,
    m_axi_gmem1_AWBURST,
    m_axi_gmem1_AWCACHE,
    m_axi_gmem1_AWID,
    m_axi_gmem1_AWLEN,
    m_axi_gmem1_AWLOCK,
    m_axi_gmem1_AWPROT,
    m_axi_gmem1_AWQOS,
    m_axi_gmem1_AWREADY,
    m_axi_gmem1_AWREGION,
    m_axi_gmem1_AWSIZE,
    m_axi_gmem1_AWVALID,
    m_axi_gmem1_BID,
    m_axi_gmem1_BREADY,
    m_axi_gmem1_BRESP,
    m_axi_gmem1_BVALID,
    m_axi_gmem1_RDATA,
    m_axi_gmem1_RID,
    m_axi_gmem1_RLAST,
    m_axi_gmem1_RREADY,
    m_axi_gmem1_RRESP,
    m_axi_gmem1_RVALID,
    m_axi_gmem1_WDATA,
    m_axi_gmem1_WID,
    m_axi_gmem1_WLAST,
    m_axi_gmem1_WREADY,
    m_axi_gmem1_WSTRB,
    m_axi_gmem1_WVALID);
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR" *) (* x_interface_parameter = "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 4, NUM_WRITE_THREADS 4, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) input [5:0]s_axi_control_ARADDR;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY" *) output s_axi_control_ARREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID" *) input s_axi_control_ARVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR" *) input [5:0]s_axi_control_AWADDR;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY" *) output s_axi_control_AWREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID" *) input s_axi_control_AWVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_control BREADY" *) input s_axi_control_BREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_control BRESP" *) output [1:0]s_axi_control_BRESP;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_control BVALID" *) output s_axi_control_BVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_control RDATA" *) output [31:0]s_axi_control_RDATA;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_control RREADY" *) input s_axi_control_RREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_control RRESP" *) output [1:0]s_axi_control_RRESP;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_control RVALID" *) output s_axi_control_RVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_control WDATA" *) input [31:0]s_axi_control_WDATA;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_control WREADY" *) output s_axi_control_WREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB" *) input [3:0]s_axi_control_WSTRB;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 s_axi_control WVALID" *) input s_axi_control_WVALID;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 ap_clk CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:m_axi_gmem0:m_axi_gmem1, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0" *) input ap_clk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 ap_rst_n RST" *) (* x_interface_parameter = "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input ap_rst_n;
  (* x_interface_info = "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT" *) (* x_interface_parameter = "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1" *) output interrupt;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARADDR" *) (* x_interface_parameter = "XIL_INTERFACENAME m_axi_gmem0, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, MAX_BURST_LENGTH 256, PROTOCOL AXI4, READ_WRITE_MODE READ_ONLY, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, ADDR_WIDTH 64, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 1, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output [63:0]m_axi_gmem0_ARADDR;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARBURST" *) output [1:0]m_axi_gmem0_ARBURST;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARCACHE" *) output [3:0]m_axi_gmem0_ARCACHE;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARID" *) output [0:0]m_axi_gmem0_ARID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARLEN" *) output [7:0]m_axi_gmem0_ARLEN;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARLOCK" *) output [1:0]m_axi_gmem0_ARLOCK;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARPROT" *) output [2:0]m_axi_gmem0_ARPROT;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARQOS" *) output [3:0]m_axi_gmem0_ARQOS;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARREADY" *) input m_axi_gmem0_ARREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARREGION" *) output [3:0]m_axi_gmem0_ARREGION;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARSIZE" *) output [2:0]m_axi_gmem0_ARSIZE;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 ARVALID" *) output m_axi_gmem0_ARVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWADDR" *) output [63:0]m_axi_gmem0_AWADDR;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWBURST" *) output [1:0]m_axi_gmem0_AWBURST;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWCACHE" *) output [3:0]m_axi_gmem0_AWCACHE;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWID" *) output [0:0]m_axi_gmem0_AWID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWLEN" *) output [7:0]m_axi_gmem0_AWLEN;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWLOCK" *) output [1:0]m_axi_gmem0_AWLOCK;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWPROT" *) output [2:0]m_axi_gmem0_AWPROT;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWQOS" *) output [3:0]m_axi_gmem0_AWQOS;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWREADY" *) input m_axi_gmem0_AWREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWREGION" *) output [3:0]m_axi_gmem0_AWREGION;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWSIZE" *) output [2:0]m_axi_gmem0_AWSIZE;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 AWVALID" *) output m_axi_gmem0_AWVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 BID" *) input [0:0]m_axi_gmem0_BID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 BREADY" *) output m_axi_gmem0_BREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 BRESP" *) input [1:0]m_axi_gmem0_BRESP;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 BVALID" *) input m_axi_gmem0_BVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RDATA" *) input [31:0]m_axi_gmem0_RDATA;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RID" *) input [0:0]m_axi_gmem0_RID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RLAST" *) input m_axi_gmem0_RLAST;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RREADY" *) output m_axi_gmem0_RREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RRESP" *) input [1:0]m_axi_gmem0_RRESP;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 RVALID" *) input m_axi_gmem0_RVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WDATA" *) output [31:0]m_axi_gmem0_WDATA;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WID" *) output [0:0]m_axi_gmem0_WID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WLAST" *) output m_axi_gmem0_WLAST;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WREADY" *) input m_axi_gmem0_WREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WSTRB" *) output [3:0]m_axi_gmem0_WSTRB;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem0 WVALID" *) output m_axi_gmem0_WVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARADDR" *) (* x_interface_parameter = "XIL_INTERFACENAME m_axi_gmem1, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, MAX_BURST_LENGTH 256, PROTOCOL AXI4, READ_WRITE_MODE WRITE_ONLY, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, ADDR_WIDTH 64, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 1, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0" *) output [63:0]m_axi_gmem1_ARADDR;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARBURST" *) output [1:0]m_axi_gmem1_ARBURST;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARCACHE" *) output [3:0]m_axi_gmem1_ARCACHE;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARID" *) output [0:0]m_axi_gmem1_ARID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARLEN" *) output [7:0]m_axi_gmem1_ARLEN;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARLOCK" *) output [1:0]m_axi_gmem1_ARLOCK;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARPROT" *) output [2:0]m_axi_gmem1_ARPROT;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARQOS" *) output [3:0]m_axi_gmem1_ARQOS;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARREADY" *) input m_axi_gmem1_ARREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARREGION" *) output [3:0]m_axi_gmem1_ARREGION;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARSIZE" *) output [2:0]m_axi_gmem1_ARSIZE;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 ARVALID" *) output m_axi_gmem1_ARVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWADDR" *) output [63:0]m_axi_gmem1_AWADDR;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWBURST" *) output [1:0]m_axi_gmem1_AWBURST;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWCACHE" *) output [3:0]m_axi_gmem1_AWCACHE;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWID" *) output [0:0]m_axi_gmem1_AWID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWLEN" *) output [7:0]m_axi_gmem1_AWLEN;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWLOCK" *) output [1:0]m_axi_gmem1_AWLOCK;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWPROT" *) output [2:0]m_axi_gmem1_AWPROT;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWQOS" *) output [3:0]m_axi_gmem1_AWQOS;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWREADY" *) input m_axi_gmem1_AWREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWREGION" *) output [3:0]m_axi_gmem1_AWREGION;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWSIZE" *) output [2:0]m_axi_gmem1_AWSIZE;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 AWVALID" *) output m_axi_gmem1_AWVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BID" *) input [0:0]m_axi_gmem1_BID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BREADY" *) output m_axi_gmem1_BREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BRESP" *) input [1:0]m_axi_gmem1_BRESP;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 BVALID" *) input m_axi_gmem1_BVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RDATA" *) input [31:0]m_axi_gmem1_RDATA;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RID" *) input [0:0]m_axi_gmem1_RID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RLAST" *) input m_axi_gmem1_RLAST;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RREADY" *) output m_axi_gmem1_RREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RRESP" *) input [1:0]m_axi_gmem1_RRESP;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 RVALID" *) input m_axi_gmem1_RVALID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WDATA" *) output [31:0]m_axi_gmem1_WDATA;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WID" *) output [0:0]m_axi_gmem1_WID;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WLAST" *) output m_axi_gmem1_WLAST;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WREADY" *) input m_axi_gmem1_WREADY;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WSTRB" *) output [3:0]m_axi_gmem1_WSTRB;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 m_axi_gmem1 WVALID" *) output m_axi_gmem1_WVALID;

  wire \<const0> ;
  wire \<const1> ;
  wire ap_clk;
  wire ap_rst_n;
  wire interrupt;
  wire [63:2]\^m_axi_gmem0_ARADDR ;
  wire [3:0]\^m_axi_gmem0_ARLEN ;
  wire m_axi_gmem0_ARREADY;
  wire m_axi_gmem0_ARVALID;
  wire m_axi_gmem0_BREADY;
  wire m_axi_gmem0_BVALID;
  wire [31:0]m_axi_gmem0_RDATA;
  wire m_axi_gmem0_RLAST;
  wire m_axi_gmem0_RREADY;
  wire m_axi_gmem0_RVALID;
  wire [63:2]\^m_axi_gmem1_AWADDR ;
  wire [3:0]\^m_axi_gmem1_AWLEN ;
  wire m_axi_gmem1_AWREADY;
  wire m_axi_gmem1_AWVALID;
  wire m_axi_gmem1_BREADY;
  wire m_axi_gmem1_BVALID;
  wire m_axi_gmem1_RREADY;
  wire m_axi_gmem1_RVALID;
  wire [31:0]m_axi_gmem1_WDATA;
  wire m_axi_gmem1_WLAST;
  wire m_axi_gmem1_WREADY;
  wire [3:0]m_axi_gmem1_WSTRB;
  wire m_axi_gmem1_WVALID;
  wire [5:0]s_axi_control_ARADDR;
  wire s_axi_control_ARREADY;
  wire s_axi_control_ARVALID;
  wire [5:0]s_axi_control_AWADDR;
  wire s_axi_control_AWREADY;
  wire s_axi_control_AWVALID;
  wire s_axi_control_BREADY;
  wire s_axi_control_BVALID;
  wire [31:0]s_axi_control_RDATA;
  wire s_axi_control_RREADY;
  wire s_axi_control_RVALID;
  wire [31:0]s_axi_control_WDATA;
  wire s_axi_control_WREADY;
  wire [3:0]s_axi_control_WSTRB;
  wire s_axi_control_WVALID;
  wire NLW_U0_m_axi_gmem0_AWVALID_UNCONNECTED;
  wire NLW_U0_m_axi_gmem0_WLAST_UNCONNECTED;
  wire NLW_U0_m_axi_gmem0_WVALID_UNCONNECTED;
  wire NLW_U0_m_axi_gmem1_ARVALID_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_gmem0_ARADDR_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_gmem0_ARBURST_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_gmem0_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_gmem0_ARID_UNCONNECTED;
  wire [7:4]NLW_U0_m_axi_gmem0_ARLEN_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_gmem0_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_gmem0_ARPROT_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_gmem0_ARQOS_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_gmem0_ARREGION_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_gmem0_ARSIZE_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_gmem0_ARUSER_UNCONNECTED;
  wire [63:0]NLW_U0_m_axi_gmem0_AWADDR_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_gmem0_AWBURST_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_gmem0_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_gmem0_AWID_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_gmem0_AWLEN_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_gmem0_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_gmem0_AWPROT_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_gmem0_AWQOS_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_gmem0_AWREGION_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_gmem0_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_gmem0_AWUSER_UNCONNECTED;
  wire [31:0]NLW_U0_m_axi_gmem0_WDATA_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_gmem0_WID_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_gmem0_WSTRB_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_gmem0_WUSER_UNCONNECTED;
  wire [63:0]NLW_U0_m_axi_gmem1_ARADDR_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_gmem1_ARBURST_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_gmem1_ARCACHE_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_gmem1_ARID_UNCONNECTED;
  wire [7:0]NLW_U0_m_axi_gmem1_ARLEN_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_gmem1_ARLOCK_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_gmem1_ARPROT_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_gmem1_ARQOS_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_gmem1_ARREGION_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_gmem1_ARSIZE_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_gmem1_ARUSER_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_gmem1_AWADDR_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_gmem1_AWBURST_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_gmem1_AWCACHE_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_gmem1_AWID_UNCONNECTED;
  wire [7:4]NLW_U0_m_axi_gmem1_AWLEN_UNCONNECTED;
  wire [1:0]NLW_U0_m_axi_gmem1_AWLOCK_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_gmem1_AWPROT_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_gmem1_AWQOS_UNCONNECTED;
  wire [3:0]NLW_U0_m_axi_gmem1_AWREGION_UNCONNECTED;
  wire [2:0]NLW_U0_m_axi_gmem1_AWSIZE_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_gmem1_AWUSER_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_gmem1_WID_UNCONNECTED;
  wire [0:0]NLW_U0_m_axi_gmem1_WUSER_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_control_BRESP_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_control_RRESP_UNCONNECTED;

  assign m_axi_gmem0_ARADDR[63:2] = \^m_axi_gmem0_ARADDR [63:2];
  assign m_axi_gmem0_ARADDR[1] = \<const0> ;
  assign m_axi_gmem0_ARADDR[0] = \<const0> ;
  assign m_axi_gmem0_ARBURST[1] = \<const0> ;
  assign m_axi_gmem0_ARBURST[0] = \<const1> ;
  assign m_axi_gmem0_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem0_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem0_ARCACHE[1] = \<const1> ;
  assign m_axi_gmem0_ARCACHE[0] = \<const1> ;
  assign m_axi_gmem0_ARID[0] = \<const0> ;
  assign m_axi_gmem0_ARLEN[7] = \<const0> ;
  assign m_axi_gmem0_ARLEN[6] = \<const0> ;
  assign m_axi_gmem0_ARLEN[5] = \<const0> ;
  assign m_axi_gmem0_ARLEN[4] = \<const0> ;
  assign m_axi_gmem0_ARLEN[3:0] = \^m_axi_gmem0_ARLEN [3:0];
  assign m_axi_gmem0_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem0_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem0_ARPROT[2] = \<const0> ;
  assign m_axi_gmem0_ARPROT[1] = \<const0> ;
  assign m_axi_gmem0_ARPROT[0] = \<const0> ;
  assign m_axi_gmem0_ARQOS[3] = \<const0> ;
  assign m_axi_gmem0_ARQOS[2] = \<const0> ;
  assign m_axi_gmem0_ARQOS[1] = \<const0> ;
  assign m_axi_gmem0_ARQOS[0] = \<const0> ;
  assign m_axi_gmem0_ARREGION[3] = \<const0> ;
  assign m_axi_gmem0_ARREGION[2] = \<const0> ;
  assign m_axi_gmem0_ARREGION[1] = \<const0> ;
  assign m_axi_gmem0_ARREGION[0] = \<const0> ;
  assign m_axi_gmem0_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem0_ARSIZE[1] = \<const1> ;
  assign m_axi_gmem0_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem0_AWADDR[63] = \<const0> ;
  assign m_axi_gmem0_AWADDR[62] = \<const0> ;
  assign m_axi_gmem0_AWADDR[61] = \<const0> ;
  assign m_axi_gmem0_AWADDR[60] = \<const0> ;
  assign m_axi_gmem0_AWADDR[59] = \<const0> ;
  assign m_axi_gmem0_AWADDR[58] = \<const0> ;
  assign m_axi_gmem0_AWADDR[57] = \<const0> ;
  assign m_axi_gmem0_AWADDR[56] = \<const0> ;
  assign m_axi_gmem0_AWADDR[55] = \<const0> ;
  assign m_axi_gmem0_AWADDR[54] = \<const0> ;
  assign m_axi_gmem0_AWADDR[53] = \<const0> ;
  assign m_axi_gmem0_AWADDR[52] = \<const0> ;
  assign m_axi_gmem0_AWADDR[51] = \<const0> ;
  assign m_axi_gmem0_AWADDR[50] = \<const0> ;
  assign m_axi_gmem0_AWADDR[49] = \<const0> ;
  assign m_axi_gmem0_AWADDR[48] = \<const0> ;
  assign m_axi_gmem0_AWADDR[47] = \<const0> ;
  assign m_axi_gmem0_AWADDR[46] = \<const0> ;
  assign m_axi_gmem0_AWADDR[45] = \<const0> ;
  assign m_axi_gmem0_AWADDR[44] = \<const0> ;
  assign m_axi_gmem0_AWADDR[43] = \<const0> ;
  assign m_axi_gmem0_AWADDR[42] = \<const0> ;
  assign m_axi_gmem0_AWADDR[41] = \<const0> ;
  assign m_axi_gmem0_AWADDR[40] = \<const0> ;
  assign m_axi_gmem0_AWADDR[39] = \<const0> ;
  assign m_axi_gmem0_AWADDR[38] = \<const0> ;
  assign m_axi_gmem0_AWADDR[37] = \<const0> ;
  assign m_axi_gmem0_AWADDR[36] = \<const0> ;
  assign m_axi_gmem0_AWADDR[35] = \<const0> ;
  assign m_axi_gmem0_AWADDR[34] = \<const0> ;
  assign m_axi_gmem0_AWADDR[33] = \<const0> ;
  assign m_axi_gmem0_AWADDR[32] = \<const0> ;
  assign m_axi_gmem0_AWADDR[31] = \<const0> ;
  assign m_axi_gmem0_AWADDR[30] = \<const0> ;
  assign m_axi_gmem0_AWADDR[29] = \<const0> ;
  assign m_axi_gmem0_AWADDR[28] = \<const0> ;
  assign m_axi_gmem0_AWADDR[27] = \<const0> ;
  assign m_axi_gmem0_AWADDR[26] = \<const0> ;
  assign m_axi_gmem0_AWADDR[25] = \<const0> ;
  assign m_axi_gmem0_AWADDR[24] = \<const0> ;
  assign m_axi_gmem0_AWADDR[23] = \<const0> ;
  assign m_axi_gmem0_AWADDR[22] = \<const0> ;
  assign m_axi_gmem0_AWADDR[21] = \<const0> ;
  assign m_axi_gmem0_AWADDR[20] = \<const0> ;
  assign m_axi_gmem0_AWADDR[19] = \<const0> ;
  assign m_axi_gmem0_AWADDR[18] = \<const0> ;
  assign m_axi_gmem0_AWADDR[17] = \<const0> ;
  assign m_axi_gmem0_AWADDR[16] = \<const0> ;
  assign m_axi_gmem0_AWADDR[15] = \<const0> ;
  assign m_axi_gmem0_AWADDR[14] = \<const0> ;
  assign m_axi_gmem0_AWADDR[13] = \<const0> ;
  assign m_axi_gmem0_AWADDR[12] = \<const0> ;
  assign m_axi_gmem0_AWADDR[11] = \<const0> ;
  assign m_axi_gmem0_AWADDR[10] = \<const0> ;
  assign m_axi_gmem0_AWADDR[9] = \<const0> ;
  assign m_axi_gmem0_AWADDR[8] = \<const0> ;
  assign m_axi_gmem0_AWADDR[7] = \<const0> ;
  assign m_axi_gmem0_AWADDR[6] = \<const0> ;
  assign m_axi_gmem0_AWADDR[5] = \<const0> ;
  assign m_axi_gmem0_AWADDR[4] = \<const0> ;
  assign m_axi_gmem0_AWADDR[3] = \<const0> ;
  assign m_axi_gmem0_AWADDR[2] = \<const0> ;
  assign m_axi_gmem0_AWADDR[1] = \<const0> ;
  assign m_axi_gmem0_AWADDR[0] = \<const0> ;
  assign m_axi_gmem0_AWBURST[1] = \<const0> ;
  assign m_axi_gmem0_AWBURST[0] = \<const1> ;
  assign m_axi_gmem0_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem0_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem0_AWCACHE[1] = \<const1> ;
  assign m_axi_gmem0_AWCACHE[0] = \<const1> ;
  assign m_axi_gmem0_AWID[0] = \<const0> ;
  assign m_axi_gmem0_AWLEN[7] = \<const0> ;
  assign m_axi_gmem0_AWLEN[6] = \<const0> ;
  assign m_axi_gmem0_AWLEN[5] = \<const0> ;
  assign m_axi_gmem0_AWLEN[4] = \<const0> ;
  assign m_axi_gmem0_AWLEN[3] = \<const0> ;
  assign m_axi_gmem0_AWLEN[2] = \<const0> ;
  assign m_axi_gmem0_AWLEN[1] = \<const0> ;
  assign m_axi_gmem0_AWLEN[0] = \<const0> ;
  assign m_axi_gmem0_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem0_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem0_AWPROT[2] = \<const0> ;
  assign m_axi_gmem0_AWPROT[1] = \<const0> ;
  assign m_axi_gmem0_AWPROT[0] = \<const0> ;
  assign m_axi_gmem0_AWQOS[3] = \<const0> ;
  assign m_axi_gmem0_AWQOS[2] = \<const0> ;
  assign m_axi_gmem0_AWQOS[1] = \<const0> ;
  assign m_axi_gmem0_AWQOS[0] = \<const0> ;
  assign m_axi_gmem0_AWREGION[3] = \<const0> ;
  assign m_axi_gmem0_AWREGION[2] = \<const0> ;
  assign m_axi_gmem0_AWREGION[1] = \<const0> ;
  assign m_axi_gmem0_AWREGION[0] = \<const0> ;
  assign m_axi_gmem0_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem0_AWSIZE[1] = \<const1> ;
  assign m_axi_gmem0_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem0_AWVALID = \<const0> ;
  assign m_axi_gmem0_WDATA[31] = \<const0> ;
  assign m_axi_gmem0_WDATA[30] = \<const0> ;
  assign m_axi_gmem0_WDATA[29] = \<const0> ;
  assign m_axi_gmem0_WDATA[28] = \<const0> ;
  assign m_axi_gmem0_WDATA[27] = \<const0> ;
  assign m_axi_gmem0_WDATA[26] = \<const0> ;
  assign m_axi_gmem0_WDATA[25] = \<const0> ;
  assign m_axi_gmem0_WDATA[24] = \<const0> ;
  assign m_axi_gmem0_WDATA[23] = \<const0> ;
  assign m_axi_gmem0_WDATA[22] = \<const0> ;
  assign m_axi_gmem0_WDATA[21] = \<const0> ;
  assign m_axi_gmem0_WDATA[20] = \<const0> ;
  assign m_axi_gmem0_WDATA[19] = \<const0> ;
  assign m_axi_gmem0_WDATA[18] = \<const0> ;
  assign m_axi_gmem0_WDATA[17] = \<const0> ;
  assign m_axi_gmem0_WDATA[16] = \<const0> ;
  assign m_axi_gmem0_WDATA[15] = \<const0> ;
  assign m_axi_gmem0_WDATA[14] = \<const0> ;
  assign m_axi_gmem0_WDATA[13] = \<const0> ;
  assign m_axi_gmem0_WDATA[12] = \<const0> ;
  assign m_axi_gmem0_WDATA[11] = \<const0> ;
  assign m_axi_gmem0_WDATA[10] = \<const0> ;
  assign m_axi_gmem0_WDATA[9] = \<const0> ;
  assign m_axi_gmem0_WDATA[8] = \<const0> ;
  assign m_axi_gmem0_WDATA[7] = \<const0> ;
  assign m_axi_gmem0_WDATA[6] = \<const0> ;
  assign m_axi_gmem0_WDATA[5] = \<const0> ;
  assign m_axi_gmem0_WDATA[4] = \<const0> ;
  assign m_axi_gmem0_WDATA[3] = \<const0> ;
  assign m_axi_gmem0_WDATA[2] = \<const0> ;
  assign m_axi_gmem0_WDATA[1] = \<const0> ;
  assign m_axi_gmem0_WDATA[0] = \<const0> ;
  assign m_axi_gmem0_WID[0] = \<const0> ;
  assign m_axi_gmem0_WLAST = \<const0> ;
  assign m_axi_gmem0_WSTRB[3] = \<const0> ;
  assign m_axi_gmem0_WSTRB[2] = \<const0> ;
  assign m_axi_gmem0_WSTRB[1] = \<const0> ;
  assign m_axi_gmem0_WSTRB[0] = \<const0> ;
  assign m_axi_gmem0_WVALID = \<const0> ;
  assign m_axi_gmem1_ARADDR[63] = \<const0> ;
  assign m_axi_gmem1_ARADDR[62] = \<const0> ;
  assign m_axi_gmem1_ARADDR[61] = \<const0> ;
  assign m_axi_gmem1_ARADDR[60] = \<const0> ;
  assign m_axi_gmem1_ARADDR[59] = \<const0> ;
  assign m_axi_gmem1_ARADDR[58] = \<const0> ;
  assign m_axi_gmem1_ARADDR[57] = \<const0> ;
  assign m_axi_gmem1_ARADDR[56] = \<const0> ;
  assign m_axi_gmem1_ARADDR[55] = \<const0> ;
  assign m_axi_gmem1_ARADDR[54] = \<const0> ;
  assign m_axi_gmem1_ARADDR[53] = \<const0> ;
  assign m_axi_gmem1_ARADDR[52] = \<const0> ;
  assign m_axi_gmem1_ARADDR[51] = \<const0> ;
  assign m_axi_gmem1_ARADDR[50] = \<const0> ;
  assign m_axi_gmem1_ARADDR[49] = \<const0> ;
  assign m_axi_gmem1_ARADDR[48] = \<const0> ;
  assign m_axi_gmem1_ARADDR[47] = \<const0> ;
  assign m_axi_gmem1_ARADDR[46] = \<const0> ;
  assign m_axi_gmem1_ARADDR[45] = \<const0> ;
  assign m_axi_gmem1_ARADDR[44] = \<const0> ;
  assign m_axi_gmem1_ARADDR[43] = \<const0> ;
  assign m_axi_gmem1_ARADDR[42] = \<const0> ;
  assign m_axi_gmem1_ARADDR[41] = \<const0> ;
  assign m_axi_gmem1_ARADDR[40] = \<const0> ;
  assign m_axi_gmem1_ARADDR[39] = \<const0> ;
  assign m_axi_gmem1_ARADDR[38] = \<const0> ;
  assign m_axi_gmem1_ARADDR[37] = \<const0> ;
  assign m_axi_gmem1_ARADDR[36] = \<const0> ;
  assign m_axi_gmem1_ARADDR[35] = \<const0> ;
  assign m_axi_gmem1_ARADDR[34] = \<const0> ;
  assign m_axi_gmem1_ARADDR[33] = \<const0> ;
  assign m_axi_gmem1_ARADDR[32] = \<const0> ;
  assign m_axi_gmem1_ARADDR[31] = \<const0> ;
  assign m_axi_gmem1_ARADDR[30] = \<const0> ;
  assign m_axi_gmem1_ARADDR[29] = \<const0> ;
  assign m_axi_gmem1_ARADDR[28] = \<const0> ;
  assign m_axi_gmem1_ARADDR[27] = \<const0> ;
  assign m_axi_gmem1_ARADDR[26] = \<const0> ;
  assign m_axi_gmem1_ARADDR[25] = \<const0> ;
  assign m_axi_gmem1_ARADDR[24] = \<const0> ;
  assign m_axi_gmem1_ARADDR[23] = \<const0> ;
  assign m_axi_gmem1_ARADDR[22] = \<const0> ;
  assign m_axi_gmem1_ARADDR[21] = \<const0> ;
  assign m_axi_gmem1_ARADDR[20] = \<const0> ;
  assign m_axi_gmem1_ARADDR[19] = \<const0> ;
  assign m_axi_gmem1_ARADDR[18] = \<const0> ;
  assign m_axi_gmem1_ARADDR[17] = \<const0> ;
  assign m_axi_gmem1_ARADDR[16] = \<const0> ;
  assign m_axi_gmem1_ARADDR[15] = \<const0> ;
  assign m_axi_gmem1_ARADDR[14] = \<const0> ;
  assign m_axi_gmem1_ARADDR[13] = \<const0> ;
  assign m_axi_gmem1_ARADDR[12] = \<const0> ;
  assign m_axi_gmem1_ARADDR[11] = \<const0> ;
  assign m_axi_gmem1_ARADDR[10] = \<const0> ;
  assign m_axi_gmem1_ARADDR[9] = \<const0> ;
  assign m_axi_gmem1_ARADDR[8] = \<const0> ;
  assign m_axi_gmem1_ARADDR[7] = \<const0> ;
  assign m_axi_gmem1_ARADDR[6] = \<const0> ;
  assign m_axi_gmem1_ARADDR[5] = \<const0> ;
  assign m_axi_gmem1_ARADDR[4] = \<const0> ;
  assign m_axi_gmem1_ARADDR[3] = \<const0> ;
  assign m_axi_gmem1_ARADDR[2] = \<const0> ;
  assign m_axi_gmem1_ARADDR[1] = \<const0> ;
  assign m_axi_gmem1_ARADDR[0] = \<const0> ;
  assign m_axi_gmem1_ARBURST[1] = \<const0> ;
  assign m_axi_gmem1_ARBURST[0] = \<const1> ;
  assign m_axi_gmem1_ARCACHE[3] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[2] = \<const0> ;
  assign m_axi_gmem1_ARCACHE[1] = \<const1> ;
  assign m_axi_gmem1_ARCACHE[0] = \<const1> ;
  assign m_axi_gmem1_ARID[0] = \<const0> ;
  assign m_axi_gmem1_ARLEN[7] = \<const0> ;
  assign m_axi_gmem1_ARLEN[6] = \<const0> ;
  assign m_axi_gmem1_ARLEN[5] = \<const0> ;
  assign m_axi_gmem1_ARLEN[4] = \<const0> ;
  assign m_axi_gmem1_ARLEN[3] = \<const0> ;
  assign m_axi_gmem1_ARLEN[2] = \<const0> ;
  assign m_axi_gmem1_ARLEN[1] = \<const0> ;
  assign m_axi_gmem1_ARLEN[0] = \<const0> ;
  assign m_axi_gmem1_ARLOCK[1] = \<const0> ;
  assign m_axi_gmem1_ARLOCK[0] = \<const0> ;
  assign m_axi_gmem1_ARPROT[2] = \<const0> ;
  assign m_axi_gmem1_ARPROT[1] = \<const0> ;
  assign m_axi_gmem1_ARPROT[0] = \<const0> ;
  assign m_axi_gmem1_ARQOS[3] = \<const0> ;
  assign m_axi_gmem1_ARQOS[2] = \<const0> ;
  assign m_axi_gmem1_ARQOS[1] = \<const0> ;
  assign m_axi_gmem1_ARQOS[0] = \<const0> ;
  assign m_axi_gmem1_ARREGION[3] = \<const0> ;
  assign m_axi_gmem1_ARREGION[2] = \<const0> ;
  assign m_axi_gmem1_ARREGION[1] = \<const0> ;
  assign m_axi_gmem1_ARREGION[0] = \<const0> ;
  assign m_axi_gmem1_ARSIZE[2] = \<const0> ;
  assign m_axi_gmem1_ARSIZE[1] = \<const1> ;
  assign m_axi_gmem1_ARSIZE[0] = \<const0> ;
  assign m_axi_gmem1_ARVALID = \<const0> ;
  assign m_axi_gmem1_AWADDR[63:2] = \^m_axi_gmem1_AWADDR [63:2];
  assign m_axi_gmem1_AWADDR[1] = \<const0> ;
  assign m_axi_gmem1_AWADDR[0] = \<const0> ;
  assign m_axi_gmem1_AWBURST[1] = \<const0> ;
  assign m_axi_gmem1_AWBURST[0] = \<const1> ;
  assign m_axi_gmem1_AWCACHE[3] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[2] = \<const0> ;
  assign m_axi_gmem1_AWCACHE[1] = \<const1> ;
  assign m_axi_gmem1_AWCACHE[0] = \<const1> ;
  assign m_axi_gmem1_AWID[0] = \<const0> ;
  assign m_axi_gmem1_AWLEN[7] = \<const0> ;
  assign m_axi_gmem1_AWLEN[6] = \<const0> ;
  assign m_axi_gmem1_AWLEN[5] = \<const0> ;
  assign m_axi_gmem1_AWLEN[4] = \<const0> ;
  assign m_axi_gmem1_AWLEN[3:0] = \^m_axi_gmem1_AWLEN [3:0];
  assign m_axi_gmem1_AWLOCK[1] = \<const0> ;
  assign m_axi_gmem1_AWLOCK[0] = \<const0> ;
  assign m_axi_gmem1_AWPROT[2] = \<const0> ;
  assign m_axi_gmem1_AWPROT[1] = \<const0> ;
  assign m_axi_gmem1_AWPROT[0] = \<const0> ;
  assign m_axi_gmem1_AWQOS[3] = \<const0> ;
  assign m_axi_gmem1_AWQOS[2] = \<const0> ;
  assign m_axi_gmem1_AWQOS[1] = \<const0> ;
  assign m_axi_gmem1_AWQOS[0] = \<const0> ;
  assign m_axi_gmem1_AWREGION[3] = \<const0> ;
  assign m_axi_gmem1_AWREGION[2] = \<const0> ;
  assign m_axi_gmem1_AWREGION[1] = \<const0> ;
  assign m_axi_gmem1_AWREGION[0] = \<const0> ;
  assign m_axi_gmem1_AWSIZE[2] = \<const0> ;
  assign m_axi_gmem1_AWSIZE[1] = \<const1> ;
  assign m_axi_gmem1_AWSIZE[0] = \<const0> ;
  assign m_axi_gmem1_WID[0] = \<const0> ;
  assign s_axi_control_BRESP[1] = \<const0> ;
  assign s_axi_control_BRESP[0] = \<const0> ;
  assign s_axi_control_RRESP[1] = \<const0> ;
  assign s_axi_control_RRESP[0] = \<const0> ;
  GND GND
       (.G(\<const0> ));
  (* C_M_AXI_GMEM0_ADDR_WIDTH = "64" *) 
  (* C_M_AXI_GMEM0_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM0_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM0_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM0_CACHE_VALUE = "3" *) 
  (* C_M_AXI_GMEM0_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM0_ID_WIDTH = "1" *) 
  (* C_M_AXI_GMEM0_PROT_VALUE = "0" *) 
  (* C_M_AXI_GMEM0_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM0_USER_VALUE = "0" *) 
  (* C_M_AXI_GMEM0_WUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_ADDR_WIDTH = "64" *) 
  (* C_M_AXI_GMEM1_ARUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_AWUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_BUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_CACHE_VALUE = "3" *) 
  (* C_M_AXI_GMEM1_DATA_WIDTH = "32" *) 
  (* C_M_AXI_GMEM1_ID_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_PROT_VALUE = "0" *) 
  (* C_M_AXI_GMEM1_RUSER_WIDTH = "1" *) 
  (* C_M_AXI_GMEM1_USER_VALUE = "0" *) 
  (* C_M_AXI_GMEM1_WUSER_WIDTH = "1" *) 
  (* C_S_AXI_CONTROL_ADDR_WIDTH = "6" *) 
  (* C_S_AXI_CONTROL_DATA_WIDTH = "32" *) 
  (* sdx_kernel = "true" *) 
  (* sdx_kernel_synth_inst = "U0" *) 
  (* sdx_kernel_type = "hls" *) 
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_conv2d_edge U0
       (.ap_clk(ap_clk),
        .ap_rst_n(ap_rst_n),
        .interrupt(interrupt),
        .m_axi_gmem0_ARADDR({\^m_axi_gmem0_ARADDR ,NLW_U0_m_axi_gmem0_ARADDR_UNCONNECTED[1:0]}),
        .m_axi_gmem0_ARBURST(NLW_U0_m_axi_gmem0_ARBURST_UNCONNECTED[1:0]),
        .m_axi_gmem0_ARCACHE(NLW_U0_m_axi_gmem0_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem0_ARID(NLW_U0_m_axi_gmem0_ARID_UNCONNECTED[0]),
        .m_axi_gmem0_ARLEN({NLW_U0_m_axi_gmem0_ARLEN_UNCONNECTED[7:4],\^m_axi_gmem0_ARLEN }),
        .m_axi_gmem0_ARLOCK(NLW_U0_m_axi_gmem0_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem0_ARPROT(NLW_U0_m_axi_gmem0_ARPROT_UNCONNECTED[2:0]),
        .m_axi_gmem0_ARQOS(NLW_U0_m_axi_gmem0_ARQOS_UNCONNECTED[3:0]),
        .m_axi_gmem0_ARREADY(m_axi_gmem0_ARREADY),
        .m_axi_gmem0_ARREGION(NLW_U0_m_axi_gmem0_ARREGION_UNCONNECTED[3:0]),
        .m_axi_gmem0_ARSIZE(NLW_U0_m_axi_gmem0_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem0_ARUSER(NLW_U0_m_axi_gmem0_ARUSER_UNCONNECTED[0]),
        .m_axi_gmem0_ARVALID(m_axi_gmem0_ARVALID),
        .m_axi_gmem0_AWADDR(NLW_U0_m_axi_gmem0_AWADDR_UNCONNECTED[63:0]),
        .m_axi_gmem0_AWBURST(NLW_U0_m_axi_gmem0_AWBURST_UNCONNECTED[1:0]),
        .m_axi_gmem0_AWCACHE(NLW_U0_m_axi_gmem0_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem0_AWID(NLW_U0_m_axi_gmem0_AWID_UNCONNECTED[0]),
        .m_axi_gmem0_AWLEN(NLW_U0_m_axi_gmem0_AWLEN_UNCONNECTED[7:0]),
        .m_axi_gmem0_AWLOCK(NLW_U0_m_axi_gmem0_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem0_AWPROT(NLW_U0_m_axi_gmem0_AWPROT_UNCONNECTED[2:0]),
        .m_axi_gmem0_AWQOS(NLW_U0_m_axi_gmem0_AWQOS_UNCONNECTED[3:0]),
        .m_axi_gmem0_AWREADY(1'b0),
        .m_axi_gmem0_AWREGION(NLW_U0_m_axi_gmem0_AWREGION_UNCONNECTED[3:0]),
        .m_axi_gmem0_AWSIZE(NLW_U0_m_axi_gmem0_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem0_AWUSER(NLW_U0_m_axi_gmem0_AWUSER_UNCONNECTED[0]),
        .m_axi_gmem0_AWVALID(NLW_U0_m_axi_gmem0_AWVALID_UNCONNECTED),
        .m_axi_gmem0_BID(1'b0),
        .m_axi_gmem0_BREADY(m_axi_gmem0_BREADY),
        .m_axi_gmem0_BRESP({1'b0,1'b0}),
        .m_axi_gmem0_BUSER(1'b0),
        .m_axi_gmem0_BVALID(m_axi_gmem0_BVALID),
        .m_axi_gmem0_RDATA(m_axi_gmem0_RDATA),
        .m_axi_gmem0_RID(1'b0),
        .m_axi_gmem0_RLAST(m_axi_gmem0_RLAST),
        .m_axi_gmem0_RREADY(m_axi_gmem0_RREADY),
        .m_axi_gmem0_RRESP({1'b0,1'b0}),
        .m_axi_gmem0_RUSER(1'b0),
        .m_axi_gmem0_RVALID(m_axi_gmem0_RVALID),
        .m_axi_gmem0_WDATA(NLW_U0_m_axi_gmem0_WDATA_UNCONNECTED[31:0]),
        .m_axi_gmem0_WID(NLW_U0_m_axi_gmem0_WID_UNCONNECTED[0]),
        .m_axi_gmem0_WLAST(NLW_U0_m_axi_gmem0_WLAST_UNCONNECTED),
        .m_axi_gmem0_WREADY(1'b0),
        .m_axi_gmem0_WSTRB(NLW_U0_m_axi_gmem0_WSTRB_UNCONNECTED[3:0]),
        .m_axi_gmem0_WUSER(NLW_U0_m_axi_gmem0_WUSER_UNCONNECTED[0]),
        .m_axi_gmem0_WVALID(NLW_U0_m_axi_gmem0_WVALID_UNCONNECTED),
        .m_axi_gmem1_ARADDR(NLW_U0_m_axi_gmem1_ARADDR_UNCONNECTED[63:0]),
        .m_axi_gmem1_ARBURST(NLW_U0_m_axi_gmem1_ARBURST_UNCONNECTED[1:0]),
        .m_axi_gmem1_ARCACHE(NLW_U0_m_axi_gmem1_ARCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem1_ARID(NLW_U0_m_axi_gmem1_ARID_UNCONNECTED[0]),
        .m_axi_gmem1_ARLEN(NLW_U0_m_axi_gmem1_ARLEN_UNCONNECTED[7:0]),
        .m_axi_gmem1_ARLOCK(NLW_U0_m_axi_gmem1_ARLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem1_ARPROT(NLW_U0_m_axi_gmem1_ARPROT_UNCONNECTED[2:0]),
        .m_axi_gmem1_ARQOS(NLW_U0_m_axi_gmem1_ARQOS_UNCONNECTED[3:0]),
        .m_axi_gmem1_ARREADY(1'b0),
        .m_axi_gmem1_ARREGION(NLW_U0_m_axi_gmem1_ARREGION_UNCONNECTED[3:0]),
        .m_axi_gmem1_ARSIZE(NLW_U0_m_axi_gmem1_ARSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem1_ARUSER(NLW_U0_m_axi_gmem1_ARUSER_UNCONNECTED[0]),
        .m_axi_gmem1_ARVALID(NLW_U0_m_axi_gmem1_ARVALID_UNCONNECTED),
        .m_axi_gmem1_AWADDR({\^m_axi_gmem1_AWADDR ,NLW_U0_m_axi_gmem1_AWADDR_UNCONNECTED[1:0]}),
        .m_axi_gmem1_AWBURST(NLW_U0_m_axi_gmem1_AWBURST_UNCONNECTED[1:0]),
        .m_axi_gmem1_AWCACHE(NLW_U0_m_axi_gmem1_AWCACHE_UNCONNECTED[3:0]),
        .m_axi_gmem1_AWID(NLW_U0_m_axi_gmem1_AWID_UNCONNECTED[0]),
        .m_axi_gmem1_AWLEN({NLW_U0_m_axi_gmem1_AWLEN_UNCONNECTED[7:4],\^m_axi_gmem1_AWLEN }),
        .m_axi_gmem1_AWLOCK(NLW_U0_m_axi_gmem1_AWLOCK_UNCONNECTED[1:0]),
        .m_axi_gmem1_AWPROT(NLW_U0_m_axi_gmem1_AWPROT_UNCONNECTED[2:0]),
        .m_axi_gmem1_AWQOS(NLW_U0_m_axi_gmem1_AWQOS_UNCONNECTED[3:0]),
        .m_axi_gmem1_AWREADY(m_axi_gmem1_AWREADY),
        .m_axi_gmem1_AWREGION(NLW_U0_m_axi_gmem1_AWREGION_UNCONNECTED[3:0]),
        .m_axi_gmem1_AWSIZE(NLW_U0_m_axi_gmem1_AWSIZE_UNCONNECTED[2:0]),
        .m_axi_gmem1_AWUSER(NLW_U0_m_axi_gmem1_AWUSER_UNCONNECTED[0]),
        .m_axi_gmem1_AWVALID(m_axi_gmem1_AWVALID),
        .m_axi_gmem1_BID(1'b0),
        .m_axi_gmem1_BREADY(m_axi_gmem1_BREADY),
        .m_axi_gmem1_BRESP({1'b0,1'b0}),
        .m_axi_gmem1_BUSER(1'b0),
        .m_axi_gmem1_BVALID(m_axi_gmem1_BVALID),
        .m_axi_gmem1_RDATA({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .m_axi_gmem1_RID(1'b0),
        .m_axi_gmem1_RLAST(1'b0),
        .m_axi_gmem1_RREADY(m_axi_gmem1_RREADY),
        .m_axi_gmem1_RRESP({1'b0,1'b0}),
        .m_axi_gmem1_RUSER(1'b0),
        .m_axi_gmem1_RVALID(m_axi_gmem1_RVALID),
        .m_axi_gmem1_WDATA(m_axi_gmem1_WDATA),
        .m_axi_gmem1_WID(NLW_U0_m_axi_gmem1_WID_UNCONNECTED[0]),
        .m_axi_gmem1_WLAST(m_axi_gmem1_WLAST),
        .m_axi_gmem1_WREADY(m_axi_gmem1_WREADY),
        .m_axi_gmem1_WSTRB(m_axi_gmem1_WSTRB),
        .m_axi_gmem1_WUSER(NLW_U0_m_axi_gmem1_WUSER_UNCONNECTED[0]),
        .m_axi_gmem1_WVALID(m_axi_gmem1_WVALID),
        .s_axi_control_ARADDR(s_axi_control_ARADDR),
        .s_axi_control_ARREADY(s_axi_control_ARREADY),
        .s_axi_control_ARVALID(s_axi_control_ARVALID),
        .s_axi_control_AWADDR({s_axi_control_AWADDR[5:2],1'b0,1'b0}),
        .s_axi_control_AWREADY(s_axi_control_AWREADY),
        .s_axi_control_AWVALID(s_axi_control_AWVALID),
        .s_axi_control_BREADY(s_axi_control_BREADY),
        .s_axi_control_BRESP(NLW_U0_s_axi_control_BRESP_UNCONNECTED[1:0]),
        .s_axi_control_BVALID(s_axi_control_BVALID),
        .s_axi_control_RDATA(s_axi_control_RDATA),
        .s_axi_control_RREADY(s_axi_control_RREADY),
        .s_axi_control_RRESP(NLW_U0_s_axi_control_RRESP_UNCONNECTED[1:0]),
        .s_axi_control_RVALID(s_axi_control_RVALID),
        .s_axi_control_WDATA(s_axi_control_WDATA),
        .s_axi_control_WREADY(s_axi_control_WREADY),
        .s_axi_control_WSTRB(s_axi_control_WSTRB),
        .s_axi_control_WVALID(s_axi_control_WVALID));
  VCC VCC
       (.P(\<const1> ));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
