module partsel_00110(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input signed [31:0] x0;
  input signed [31:0] x1;
  input [31:0] x2;
  input [31:0] x3;
  wire [24:5] x4;
  wire [29:5] x5;
  wire [26:3] x6;
  wire signed [25:2] x7;
  wire signed [4:24] x8;
  wire signed [6:31] x9;
  wire signed [7:29] x10;
  wire signed [7:28] x11;
  wire [26:5] x12;
  wire [26:6] x13;
  wire signed [5:30] x14;
  wire [6:25] x15;
  output [127:0] y;
  wire [31:0] y0;
  wire [31:0] y1;
  wire signed [31:0] y2;
  wire [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam signed [29:1] p0 = 119423641;
  localparam [7:27] p1 = 698230860;
  localparam signed [2:30] p2 = 618229025;
  localparam [4:30] p3 = 71756758;
  assign x4 = (p1[10 +: 3] - (!ctrl[3] || ctrl[0] && !ctrl[0] ? x0[20] : (p0[4 + s1 -: 4] ^ {2{(ctrl[2] || !ctrl[0] && !ctrl[2] ? p0 : (x3[18 -: 3] - x1[16 + s2]))}})));
  assign x5 = p0[17 + s1];
  assign x6 = (x3[4 + s3 +: 2] | x2[8 + s3 +: 1]);
  assign x7 = {2{p0[15 + s1]}};
  assign x8 = (p3[14 + s1] ^ p3[5 + s1]);
  assign x9 = {2{(({{2{x1[3 + s0 -: 8]}}, p1[5 + s0 -: 2]} + (p2[16 + s3] ^ x5[19 +: 2])) - p2[11 + s0 +: 5])}};
  assign x10 = p1[4 + s0];
  assign x11 = x5;
  assign x12 = ({p0[12], x11[19 +: 4]} & {(!ctrl[0] || !ctrl[3] || ctrl[1] ? p0[15 + s2] : (x1[12 + s3] | (x4 | p3))), x6[11 +: 2]});
  assign x13 = (!ctrl[1] && ctrl[3] && ctrl[0] ? p3[1 + s1 -: 1] : (x8 + p1));
  assign x14 = ({(x12[19 + s3 +: 1] - (x4[13 -: 2] - {(p3 & p3[8 + s3]), p3})), p3} & p0[18 + s0 -: 5]);
  assign x15 = {2{((p1 | ((ctrl[1] && !ctrl[3] && ctrl[2] ? ((x1[17 +: 4] | p0[15 + s0 -: 4]) ^ (p1[14] & p3[13 +: 3])) : x2) & {2{p2}})) + (p1[9] ^ p1[9 + s1 -: 6]))}};
  assign y0 = ((x2[19] ^ x4[11 +: 2]) ^ p1[18 +: 2]);
  assign y1 = p2;
  assign y2 = p1[9 + s2];
  assign y3 = (p0 - p3[8 + s2 -: 4]);
endmodule
