--- a/arch/mips/pci/pci-mt7620.c
+++ b/arch/mips/pci/pci-mt7620.c
@@ -33,6 +33,7 @@
 #define PPLL_LD				BIT(23)
 
 #define PPLL_DRV			0xa0
+#define PPLL_LD			BIT(23)
 #define PDRV_SW_SET			BIT(31)
 #define LC_CKDRVPD			BIT(19)
 #define LC_CKDRVOHZ			BIT(18)
