#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Aug 12 22:23:22 2020
# Process ID: 16192
# Current directory: C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5524 C:\Users\Simone Ruffini\VivadoProjects\NVMEF-FPGA\vivado\NVA_EMULATOR.xpr
# Log file: C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/vivado/vivado.log
# Journal file: C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/vivado/NVA_EMULATOR.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/Simone Ruffini/VivadoProjects/NonVolatileProcEmul-FPGA/vivado' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 1022.410 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/vivado/NVA_EMULATOR.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/vivado/NVA_EMULATOR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'vol_arc_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/vivado/NVA_EMULATOR.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj vol_arc_testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/vivado/NVA_EMULATOR.srcs/sources_1/ip/xbip_multadd_0/sim/xbip_multadd_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xbip_multadd_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/vivado/NVA_EMULATOR.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_1_blk_mem_gen_prim_wrapper'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_1_blk_mem_gen_prim_width'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_1_blk_mem_gen_generic_cstr'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_1_blk_mem_gen_top'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_1_blk_mem_gen_v8_4_4_synth'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_1_blk_mem_gen_v8_4_4'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/vivado/NVA_EMULATOR.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_0_bindec'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_0_bindec_0'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_0_blk_mem_gen_mux'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_mux__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_0_blk_mem_gen_prim_wrapper'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized10\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized11\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized12\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized13\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized14\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized15\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized16\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized17\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized18\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized19\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized2\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized20\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized21\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized22\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized23\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized24\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized25\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized26\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized27\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized28\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized29\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized3\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized30\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized31\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized32\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized33\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized34\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized35\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized36\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized37\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized38\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized39\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized4\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized40\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized41\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized42\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized43\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized44\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized45\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized46\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized47\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized48\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized49\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized5\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized50\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized51\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized6\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized7\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized8\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized9\'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_0_blk_mem_gen_prim_width'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized10\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized11\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized12\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized13\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized14\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized15\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized16\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized17\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized18\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized19\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized20\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized21\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized22\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized23\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized24\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized25\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized26\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized27\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized28\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized29\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized30\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized31\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized32\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized33\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized34\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized35\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized36\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized37\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized38\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized39\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized4\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized40\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized41\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized42\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized43\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized44\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized45\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized46\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized47\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized48\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized49\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized5\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized50\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized51\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized6\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized7\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized8\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized9\'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_0_blk_mem_gen_generic_cstr'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_0_blk_mem_gen_top'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_0_blk_mem_gen_v8_4_4_synth'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_0_blk_mem_gen_v8_4_4'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/src/GLOBAL_SETTINGS.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/src/COMMON_PACKAGE.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/src/TEST_ARCHITECTURE_PACKAGE.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/src/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/src/fsm_nv_reg_db.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fsm_nv_reg_db'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/src/instant_pwr_calc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'instant_pwr_calc'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/src/intermittency_emulator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'intermittency_emulator'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/src/nv_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'nv_reg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/src/nv_reg_emu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'nv_reg_emu'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/src/power_approximation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'power_approximation'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/src/pwr_consumption_val_ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pwr_consumption_val_ROM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/src/scaler.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'scaler'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/src/trace_ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'trace_ROM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/src/var_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'var_counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/src/vol_arc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vol_arc'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/src/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_level'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/src/fsm_nv_reg_cb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fsm_nv_reg_cb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/test/vol_arc_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vol_arc_testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/test/nv_reg_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'nv_reg_testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/test/top_level_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_level_testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/test/INSTANT_PWR_CALC_TESTBENCH.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'INSTANT_PWR_CALC_TESTBENCH'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/test/INTERMITTENCY_EMULATOR_TESTBENCH.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'INTERMITTENCY_EMULATOR_TESTBENCH'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/test/POWER_APPROXIMATION_TESTBENCH.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'POWER_APPROXIMATION_TESTBENCH'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/test/fsm_nv_reg_db_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fsm_nv_reg_db_testbench'
ERROR: [VRFC 10-4982] syntax error near 'fsm_state_sig' [C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/test/fsm_nv_reg_db_testbench.vhd:61]
ERROR: [VRFC 10-3353] formal port 'clk' has no actual or default value [C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/test/fsm_nv_reg_db_testbench.vhd:54]
ERROR: [VRFC 10-2989] 'master_clk_period_ns' is not declared [C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/test/fsm_nv_reg_db_testbench.vhd:66]
ERROR: [VRFC 10-2989] 'master_clk_period_ns' is not declared [C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/test/fsm_nv_reg_db_testbench.vhd:68]
ERROR: [VRFC 10-2989] 'master_clk_period_ns' is not declared [C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/test/fsm_nv_reg_db_testbench.vhd:75]
ERROR: [VRFC 10-2989] 'master_clk_period_ns' is not declared [C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/test/fsm_nv_reg_db_testbench.vhd:77]
ERROR: [VRFC 10-2989] 'master_clk_period_ns' is not declared [C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/test/fsm_nv_reg_db_testbench.vhd:79]
ERROR: [VRFC 10-2989] 'master_clk_period_ns' is not declared [C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/test/fsm_nv_reg_db_testbench.vhd:81]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/test/fsm_nv_reg_db_testbench.vhd:40]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/test/fsm_nv_reg_db_testbench.vhd' ignored due to errors
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1022.410 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '13' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/vivado/NVA_EMULATOR.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/vivado/NVA_EMULATOR.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 1022.410 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property is_enabled true [get_files  {{C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/test/nv_reg_testbench.vhd}}]
set_property is_enabled true [get_files  {{C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/test/nv_reg_emu_testbench.vhd}}]
set_property is_enabled true [get_files  {{C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/test/fsm_nv_reg_db_testbench.vhd}}]
set_property is_enabled true [get_files  {{C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/test/POWER_APPROXIMATION_TESTBENCH.vhd}}]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/vivado/NVA_EMULATOR.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/vivado/NVA_EMULATOR.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'vol_arc_testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/vivado/NVA_EMULATOR.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj vol_arc_testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/vivado/NVA_EMULATOR.srcs/sources_1/ip/xbip_multadd_0/sim/xbip_multadd_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xbip_multadd_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/vivado/NVA_EMULATOR.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_1_blk_mem_gen_prim_wrapper'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_1_blk_mem_gen_prim_width'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_1_blk_mem_gen_generic_cstr'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_1_blk_mem_gen_top'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_1_blk_mem_gen_v8_4_4_synth'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_1_blk_mem_gen_v8_4_4'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/vivado/NVA_EMULATOR.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_0_bindec'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_0_bindec_0'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_0_blk_mem_gen_mux'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_mux__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_0_blk_mem_gen_prim_wrapper'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized10\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized11\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized12\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized13\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized14\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized15\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized16\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized17\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized18\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized19\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized2\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized20\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized21\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized22\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized23\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized24\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized25\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized26\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized27\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized28\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized29\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized3\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized30\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized31\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized32\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized33\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized34\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized35\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized36\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized37\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized38\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized39\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized4\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized40\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized41\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized42\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized43\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized44\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized45\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized46\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized47\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized48\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized49\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized5\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized50\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized51\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized6\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized7\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized8\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_wrapper__parameterized9\'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_0_blk_mem_gen_prim_width'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized0\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized1\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized10\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized11\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized12\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized13\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized14\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized15\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized16\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized17\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized18\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized19\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized2\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized20\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized21\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized22\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized23\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized24\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized25\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized26\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized27\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized28\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized29\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized3\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized30\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized31\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized32\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized33\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized34\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized35\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized36\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized37\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized38\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized39\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized4\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized40\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized41\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized42\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized43\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized44\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized45\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized46\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized47\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized48\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized49\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized5\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized50\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized51\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized6\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized7\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized8\'
INFO: [VRFC 10-3107] analyzing entity '\blk_mem_gen_0_blk_mem_gen_prim_width__parameterized9\'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_0_blk_mem_gen_generic_cstr'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_0_blk_mem_gen_top'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_0_blk_mem_gen_v8_4_4_synth'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_0_blk_mem_gen_v8_4_4'
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/src/GLOBAL_SETTINGS.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/src/COMMON_PACKAGE.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/src/TEST_MODULE_PACKAGE.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/src/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/src/fsm_nv_reg_db.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fsm_nv_reg_db'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/src/instant_pwr_calc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'instant_pwr_calc'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/src/intermittency_emulator.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'intermittency_emulator'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/src/nv_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'nv_reg'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/src/nv_reg_emu.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'nv_reg_emu'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/src/power_approximation.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'power_approximation'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/src/pwr_consumption_val_ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pwr_consumption_val_ROM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/src/scaler.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'scaler'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/src/trace_ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'trace_ROM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/src/var_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'var_counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/src/vol_arc.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vol_arc'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/src/top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_level'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/src/fsm_nv_reg_cb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fsm_nv_reg_cb'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/test/vol_arc_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vol_arc_testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/test/nv_reg_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'nv_reg_testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/test/top_level_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top_level_testbench'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/test/INSTANT_PWR_CALC_TESTBENCH.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'INSTANT_PWR_CALC_TESTBENCH'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/test/INTERMITTENCY_EMULATOR_TESTBENCH.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'INTERMITTENCY_EMULATOR_TESTBENCH'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/test/POWER_APPROXIMATION_TESTBENCH.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'POWER_APPROXIMATION_TESTBENCH'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/test/fsm_nv_reg_db_testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fsm_nv_reg_db_testbench'
ERROR: [VRFC 10-4982] syntax error near 'fsm_state_sig' [C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/test/fsm_nv_reg_db_testbench.vhd:61]
ERROR: [VRFC 10-3353] formal port 'clk' has no actual or default value [C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/test/fsm_nv_reg_db_testbench.vhd:54]
ERROR: [VRFC 10-2989] 'master_clk_period_ns' is not declared [C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/test/fsm_nv_reg_db_testbench.vhd:66]
ERROR: [VRFC 10-2989] 'master_clk_period_ns' is not declared [C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/test/fsm_nv_reg_db_testbench.vhd:68]
ERROR: [VRFC 10-2989] 'master_clk_period_ns' is not declared [C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/test/fsm_nv_reg_db_testbench.vhd:75]
ERROR: [VRFC 10-2989] 'master_clk_period_ns' is not declared [C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/test/fsm_nv_reg_db_testbench.vhd:77]
ERROR: [VRFC 10-2989] 'master_clk_period_ns' is not declared [C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/test/fsm_nv_reg_db_testbench.vhd:79]
ERROR: [VRFC 10-2989] 'master_clk_period_ns' is not declared [C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/test/fsm_nv_reg_db_testbench.vhd:81]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/test/fsm_nv_reg_db_testbench.vhd:40]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/test/fsm_nv_reg_db_testbench.vhd' ignored due to errors
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1022.410 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '11' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/vivado/NVA_EMULATOR.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Simone Ruffini/VivadoProjects/NVMEF-FPGA/vivado/NVA_EMULATOR.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1022.410 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Wed Aug 12 22:36:00 2020...
