// Seed: 1942644596
module module_0 (
    output wand id_0,
    output supply1 id_1,
    input supply0 id_2,
    input wire id_3,
    input wand id_4,
    output supply0 id_5,
    output supply1 id_6,
    input uwire id_7,
    input tri id_8,
    input tri0 id_9,
    output wire id_10,
    output wand id_11,
    output supply1 id_12,
    output wor id_13,
    output wire id_14,
    input uwire id_15,
    input tri0 id_16,
    input wand id_17,
    output wire id_18,
    input tri0 id_19,
    input tri0 id_20,
    input wire id_21,
    output wire id_22,
    input tri1 id_23,
    input wor id_24
    , id_30,
    output wand id_25,
    input tri id_26,
    input supply1 id_27,
    output uwire id_28
);
endmodule
macromodule module_1 (
    input supply0 id_0,
    output tri id_1,
    input tri0 id_2,
    input wor id_3,
    input tri1 id_4,
    output logic id_5
);
  always id_5 <= 1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_2,
      id_3,
      id_0,
      id_1,
      id_1,
      id_4,
      id_2,
      id_3,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_4,
      id_0,
      id_4,
      id_1,
      id_3,
      id_3,
      id_4,
      id_1,
      id_4,
      id_3,
      id_1,
      id_2,
      id_4,
      id_1
  );
  assign modCall_1.id_8 = 0;
  wire id_7;
endmodule
