module sevenseg01 (input logic S,
                   output logic[6:0] segments);

  // You got this!

endmodule
