OpenROAD b16bda7e82721d10566ff7e2b68f1ff0be9f9e38 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
define_corners Typical
read_liberty -corner Typical /home/furkan/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
[INFO]: Reading ODB at '/openlane/designs/project4/runs/RUN_2025.05.22_00.40.45/tmp/routing/25-fill.odb'…
Reading design constraints file at '/openlane/designs/project4/src/project4.sdc'…
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   project4
Die area:                 ( 0 0 ) ( 400000 400000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     17445
Number of terminals:      85
Number of snets:          2
Number of nets:           5562

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 305.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 258316.
[INFO DRT-0033] mcon shape region query size = 82656.
[INFO DRT-0033] met1 shape region query size = 52448.
[INFO DRT-0033] via shape region query size = 11200.
[INFO DRT-0033] met2 shape region query size = 6754.
[INFO DRT-0033] via2 shape region query size = 8960.
[INFO DRT-0033] met3 shape region query size = 6769.
[INFO DRT-0033] via3 shape region query size = 8960.
[INFO DRT-0033] met4 shape region query size = 2784.
[INFO DRT-0033] via4 shape region query size = 480.
[INFO DRT-0033] met5 shape region query size = 540.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1063 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0081]   Complete 287 unique inst patterns.
[INFO DRT-0084]   Complete 3560 groups.
#scanned instances     = 17445
#unique  instances     = 305
#stdCellGenAp          = 7876
#stdCellValidPlanarAp  = 56
#stdCellValidViaAp     = 6204
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 19189
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:29, elapsed time = 00:00:13, memory = 184.04 (MB), peak = 184.04 (MB)

Number of guides:     45719

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 57 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 57 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 15532.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 12231.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 6947.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 834.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 257.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 1.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 22736 vertical wires in 2 frboxes and 13066 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 3120 vertical wires in 2 frboxes and 4780 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:01, memory = 274.21 (MB), peak = 274.21 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 274.21 (MB), peak = 274.21 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:03, memory = 299.64 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:18, memory = 434.01 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:24, memory = 399.51 (MB).
    Completing 40% with 1022 violations.
    elapsed time = 00:00:30, memory = 419.09 (MB).
    Completing 50% with 1022 violations.
    elapsed time = 00:00:38, memory = 450.54 (MB).
    Completing 60% with 1825 violations.
    elapsed time = 00:00:45, memory = 457.57 (MB).
    Completing 70% with 1825 violations.
    elapsed time = 00:00:55, memory = 472.89 (MB).
    Completing 80% with 1825 violations.
    elapsed time = 00:00:59, memory = 472.89 (MB).
    Completing 90% with 2571 violations.
    elapsed time = 00:01:11, memory = 484.23 (MB).
    Completing 100% with 3454 violations.
    elapsed time = 00:01:17, memory = 497.70 (MB).
[INFO DRT-0199]   Number of violations = 5101.
Viol/Layer         li1   mcon   met1    via   met2   met3   met4
Cut Spacing          0      2      0      2      0      0      0
Metal Spacing       57      0    485      0    270     26      2
NS Metal             2      0      0      0      0      0      0
Recheck              0      0    974      0    549     97     27
Short                0      0   2163      1    422     17      5
[INFO DRT-0267] cpu time = 00:02:25, elapsed time = 00:01:18, memory = 729.44 (MB), peak = 729.44 (MB)
Total wire length = 222312 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 94823 um.
Total wire length on LAYER met2 = 91466 um.
Total wire length on LAYER met3 = 26734 um.
Total wire length on LAYER met4 = 9197 um.
Total wire length on LAYER met5 = 91 um.
Total number of vias = 44779.
Up-via summary (total 44779):

------------------------
 FR_MASTERSLICE        0
            li1    19199
           met1    23397
           met2     1711
           met3      470
           met4        2
------------------------
                   44779


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 5101 violations.
    elapsed time = 00:00:03, memory = 736.00 (MB).
    Completing 20% with 5101 violations.
    elapsed time = 00:00:14, memory = 769.04 (MB).
    Completing 30% with 5101 violations.
    elapsed time = 00:00:21, memory = 736.14 (MB).
    Completing 40% with 4289 violations.
    elapsed time = 00:00:26, memory = 736.40 (MB).
    Completing 50% with 4289 violations.
    elapsed time = 00:00:35, memory = 742.26 (MB).
    Completing 60% with 3363 violations.
    elapsed time = 00:00:37, memory = 742.26 (MB).
    Completing 70% with 3363 violations.
    elapsed time = 00:00:46, memory = 743.29 (MB).
    Completing 80% with 3363 violations.
    elapsed time = 00:00:49, memory = 743.29 (MB).
    Completing 90% with 2432 violations.
    elapsed time = 00:00:57, memory = 743.29 (MB).
    Completing 100% with 1731 violations.
    elapsed time = 00:01:03, memory = 743.29 (MB).
[INFO DRT-0199]   Number of violations = 1731.
Viol/Layer        mcon   met1    via   met2   met3   met4
Cut Spacing          1      0      1      0      0      0
Metal Spacing        0    228      0    133      2      1
Short                0   1181      1    178      0      5
[INFO DRT-0267] cpu time = 00:02:00, elapsed time = 00:01:03, memory = 746.36 (MB), peak = 785.04 (MB)
Total wire length = 220453 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 93878 um.
Total wire length on LAYER met2 = 90474 um.
Total wire length on LAYER met3 = 26913 um.
Total wire length on LAYER met4 = 9095 um.
Total wire length on LAYER met5 = 91 um.
Total number of vias = 44599.
Up-via summary (total 44599):

------------------------
 FR_MASTERSLICE        0
            li1    19197
           met1    23157
           met2     1797
           met3      446
           met4        2
------------------------
                   44599


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 1731 violations.
    elapsed time = 00:00:04, memory = 746.36 (MB).
    Completing 20% with 1731 violations.
    elapsed time = 00:00:10, memory = 748.16 (MB).
    Completing 30% with 1731 violations.
    elapsed time = 00:00:12, memory = 748.16 (MB).
    Completing 40% with 1741 violations.
    elapsed time = 00:00:16, memory = 748.16 (MB).
    Completing 50% with 1741 violations.
    elapsed time = 00:00:22, memory = 748.16 (MB).
    Completing 60% with 1661 violations.
    elapsed time = 00:00:27, memory = 748.16 (MB).
    Completing 70% with 1661 violations.
    elapsed time = 00:00:35, memory = 748.16 (MB).
    Completing 80% with 1661 violations.
    elapsed time = 00:00:42, memory = 748.16 (MB).
    Completing 90% with 1674 violations.
    elapsed time = 00:00:47, memory = 748.16 (MB).
    Completing 100% with 1676 violations.
    elapsed time = 00:01:00, memory = 748.16 (MB).
[INFO DRT-0199]   Number of violations = 1678.
Viol/Layer        mcon   met1    via   met2   met3   met4
Cut Spacing          1      0      1      0      0      0
Metal Spacing        0    239      0    124      3      1
Recheck              0      2      0      0      0      0
Short                0   1120      1    185      1      0
[INFO DRT-0267] cpu time = 00:01:55, elapsed time = 00:01:01, memory = 748.16 (MB), peak = 785.04 (MB)
Total wire length = 219689 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 93981 um.
Total wire length on LAYER met2 = 90011 um.
Total wire length on LAYER met3 = 26608 um.
Total wire length on LAYER met4 = 8993 um.
Total wire length on LAYER met5 = 92 um.
Total number of vias = 44472.
Up-via summary (total 44472):

------------------------
 FR_MASTERSLICE        0
            li1    19197
           met1    23113
           met2     1730
           met3      430
           met4        2
------------------------
                   44472


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 1678 violations.
    elapsed time = 00:00:01, memory = 748.16 (MB).
    Completing 20% with 1678 violations.
    elapsed time = 00:00:05, memory = 748.16 (MB).
    Completing 30% with 1678 violations.
    elapsed time = 00:00:17, memory = 748.16 (MB).
    Completing 40% with 1261 violations.
    elapsed time = 00:00:20, memory = 748.16 (MB).
    Completing 50% with 1261 violations.
    elapsed time = 00:00:25, memory = 748.16 (MB).
    Completing 60% with 812 violations.
    elapsed time = 00:00:26, memory = 748.16 (MB).
    Completing 70% with 812 violations.
    elapsed time = 00:00:30, memory = 748.16 (MB).
    Completing 80% with 812 violations.
    elapsed time = 00:00:33, memory = 748.16 (MB).
    Completing 90% with 587 violations.
    elapsed time = 00:00:41, memory = 744.54 (MB).
    Completing 100% with 203 violations.
    elapsed time = 00:00:45, memory = 744.54 (MB).
[INFO DRT-0199]   Number of violations = 203.
Viol/Layer        met1   met2
Metal Spacing       40     26
Short              129      8
[INFO DRT-0267] cpu time = 00:01:16, elapsed time = 00:00:45, memory = 744.54 (MB), peak = 785.04 (MB)
Total wire length = 219263 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 88259 um.
Total wire length on LAYER met2 = 89100 um.
Total wire length on LAYER met3 = 32052 um.
Total wire length on LAYER met4 = 9758 um.
Total wire length on LAYER met5 = 92 um.
Total number of vias = 45285.
Up-via summary (total 45285):

------------------------
 FR_MASTERSLICE        0
            li1    19197
           met1    23030
           met2     2538
           met3      518
           met4        2
------------------------
                   45285


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 203 violations.
    elapsed time = 00:00:00, memory = 744.54 (MB).
    Completing 20% with 203 violations.
    elapsed time = 00:00:00, memory = 774.55 (MB).
    Completing 30% with 203 violations.
    elapsed time = 00:00:02, memory = 744.59 (MB).
    Completing 40% with 121 violations.
    elapsed time = 00:00:02, memory = 744.59 (MB).
    Completing 50% with 121 violations.
    elapsed time = 00:00:03, memory = 744.59 (MB).
    Completing 60% with 73 violations.
    elapsed time = 00:00:03, memory = 744.59 (MB).
    Completing 70% with 73 violations.
    elapsed time = 00:00:04, memory = 744.59 (MB).
    Completing 80% with 73 violations.
    elapsed time = 00:00:07, memory = 744.59 (MB).
    Completing 90% with 34 violations.
    elapsed time = 00:00:08, memory = 744.59 (MB).
    Completing 100% with 7 violations.
    elapsed time = 00:00:08, memory = 744.59 (MB).
[INFO DRT-0199]   Number of violations = 7.
Viol/Layer        met1
Metal Spacing        3
Short                4
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:08, memory = 744.59 (MB), peak = 785.04 (MB)
Total wire length = 219230 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 88072 um.
Total wire length on LAYER met2 = 89037 um.
Total wire length on LAYER met3 = 32190 um.
Total wire length on LAYER met4 = 9836 um.
Total wire length on LAYER met5 = 92 um.
Total number of vias = 45328.
Up-via summary (total 45328):

------------------------
 FR_MASTERSLICE        0
            li1    19197
           met1    23047
           met2     2557
           met3      525
           met4        2
------------------------
                   45328


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 7 violations.
    elapsed time = 00:00:00, memory = 744.59 (MB).
    Completing 20% with 7 violations.
    elapsed time = 00:00:00, memory = 744.59 (MB).
    Completing 30% with 7 violations.
    elapsed time = 00:00:00, memory = 744.59 (MB).
    Completing 40% with 7 violations.
    elapsed time = 00:00:00, memory = 744.59 (MB).
    Completing 50% with 7 violations.
    elapsed time = 00:00:00, memory = 744.59 (MB).
    Completing 60% with 7 violations.
    elapsed time = 00:00:00, memory = 744.59 (MB).
    Completing 70% with 7 violations.
    elapsed time = 00:00:00, memory = 744.59 (MB).
    Completing 80% with 7 violations.
    elapsed time = 00:00:00, memory = 744.59 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 744.59 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 744.59 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 744.59 (MB), peak = 785.04 (MB)
Total wire length = 219233 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 88092 um.
Total wire length on LAYER met2 = 89026 um.
Total wire length on LAYER met3 = 32174 um.
Total wire length on LAYER met4 = 9846 um.
Total wire length on LAYER met5 = 92 um.
Total number of vias = 45329.
Up-via summary (total 45329):

------------------------
 FR_MASTERSLICE        0
            li1    19197
           met1    23049
           met2     2556
           met3      525
           met4        2
------------------------
                   45329


[INFO DRT-0198] Complete detail routing.
Total wire length = 219233 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 88092 um.
Total wire length on LAYER met2 = 89026 um.
Total wire length on LAYER met3 = 32174 um.
Total wire length on LAYER met4 = 9846 um.
Total wire length on LAYER met5 = 92 um.
Total number of vias = 45329.
Up-via summary (total 45329):

------------------------
 FR_MASTERSLICE        0
            li1    19197
           met1    23049
           met2     2556
           met3      525
           met4        2
------------------------
                   45329


[INFO DRT-0267] cpu time = 00:07:51, elapsed time = 00:04:18, memory = 744.59 (MB), peak = 785.04 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/project4/runs/RUN_2025.05.22_00.40.45/results/routing/project4.odb'…
Writing netlist to '/openlane/designs/project4/runs/RUN_2025.05.22_00.40.45/results/routing/project4.nl.v'…
Writing powered netlist to '/openlane/designs/project4/runs/RUN_2025.05.22_00.40.45/results/routing/project4.pnl.v'…
Writing layout to '/openlane/designs/project4/runs/RUN_2025.05.22_00.40.45/results/routing/project4.def'…
