<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>RISCV32I</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>reset_n</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>reset_n</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>toplevel</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_clk_wiz_6_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>040f484a</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>toplevel</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_clk_wiz_6_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>040f484a</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_implementation</spirit:name>
        <spirit:displayName>Implementation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:implementation</spirit:envIdentifier>
        <spirit:modelName>toplevel</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_implementation_xilinx_com_ip_clk_wiz_6_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_implementation_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_implementation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>2472cafe</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>tb_toplevel</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>78b01a26</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f64a5dae</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>reset_n</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>gpio_pins</spirit:name>
        <spirit:wire>
          <spirit:direction>inout</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>uart0_txd</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>uart0_rxd</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>processor_adr_out_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>processor_sel_out_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>processor_cyc_out_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>processor_stb_out_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>processor_we_out_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>processor_dat_in_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>processor_ack_in_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>processor_data_out_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>uart1_txd</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>uart1_rxd</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clkb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>enb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>web</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>addrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">11</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dinb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>doutb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>STD_LOGIC_VECTOR</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/bootloader.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/clock_generator/clock_generator.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/aee_rom/aee_rom.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pp_types.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pp_constants.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pp_utilities.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/aee_rom_wrapper.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pp_alu.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pp_alu_control_unit.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pp_alu_mux.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pp_comparator.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pp_csr.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pp_control_unit.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pp_counter.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pp_csr_unit.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pp_register_file.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pp_fetch.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pp_imm_decoder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pp_decode.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pp_csr_alu.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pp_execute.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pp_memory.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pp_writeback.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pp_core.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pp_fifo.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pp_icache.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pp_wb_adapter.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pp_wb_arbiter.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pp_potato.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pp_soc_gpio.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pp_soc_intercon.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pp_soc_memory.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pp_soc_reset.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pp_soc_timer.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pp_soc_uart.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/toplevel.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_139eb631</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_clk_wiz_6_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xsi:type="xilinx:componentRefType" xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="clk_wiz" xilinx:version="6.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="blk_mem_gen" xilinx:version="8.4">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/bootloader.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/clock_generator/clock_generator.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/aee_rom/aee_rom.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pp_types.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pp_constants.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pp_utilities.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/aee_rom_wrapper.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pp_alu.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pp_alu_control_unit.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pp_alu_mux.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pp_comparator.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pp_csr.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pp_control_unit.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pp_counter.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pp_csr_unit.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pp_register_file.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pp_fetch.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pp_imm_decoder.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pp_decode.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pp_csr_alu.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pp_execute.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pp_memory.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pp_writeback.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pp_core.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pp_fifo.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pp_icache.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pp_wb_adapter.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pp_wb_arbiter.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pp_potato.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pp_soc_gpio.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pp_soc_intercon.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pp_soc_memory.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pp_soc_reset.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pp_soc_timer.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pp_soc_uart.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/toplevel.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_clk_wiz_6_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="clk_wiz" xilinx:version="6.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="blk_mem_gen" xilinx:version="8.4">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_implementation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/clock_generator/clock_generator.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_implementation_xilinx_com_ip_clk_wiz_6_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="clk_wiz" xilinx:version="6.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_implementation_xilinx_com_ip_blk_mem_gen_8_4__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="blk_mem_gen" xilinx:version="8.4">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/tb_toplevel.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_testbench</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/tb_toplevel_behav.wcfg</spirit:name>
        <spirit:fileType>unknown</spirit:fileType>
        <spirit:userFileType>IMPORTED_FILE</spirit:userFileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_testbench</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/RISCV32I_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f64a5dae</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Implementation of RISCV_32I in vhdl wiht  peripherals</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">toplevel_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>RISCV32I</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_CDC</xilinx:xpmLibrary>
        <xilinx:xpmLibrary>XPM_MEMORY</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>2</xilinx:coreRevision>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>xilinx.com:user:toplevel:1.0</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2019-07-30T13:44:08Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@382b2d17_ARCHIVE_LOCATION">d:/Renzym/ILA_RISCV/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28e9617e_ARCHIVE_LOCATION">d:/Renzym/ILA_RISCV/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@661ea532_ARCHIVE_LOCATION">d:/Renzym/ILA_RISCV/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2385401b_ARCHIVE_LOCATION">d:/Renzym/ILA_RISCV/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31fd35f0_ARCHIVE_LOCATION">d:/Renzym/ILA_RISCV/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@752c5a4e_ARCHIVE_LOCATION">d:/Renzym/ILA_RISCV/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@611ae27d_ARCHIVE_LOCATION">d:/Renzym/ILA_RISCV/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69873662_ARCHIVE_LOCATION">d:/Renzym/ILA_RISCV/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2301f1b6_ARCHIVE_LOCATION">d:/Renzym/ILA_RISCV/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e1ea4e0_ARCHIVE_LOCATION">d:/Renzym/ILA_RISCV/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f7b1d4a_ARCHIVE_LOCATION">d:/Renzym/ILA_RISCV/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31cf5d20_ARCHIVE_LOCATION">d:/VDesign/ZyboUart/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71e5474e_ARCHIVE_LOCATION">d:/VDesign/ZyboUart/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7371dca_ARCHIVE_LOCATION">d:/VDesign/ZyboUart/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1585b02a_ARCHIVE_LOCATION">d:/VDesign/ZyboUart/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dd47387_ARCHIVE_LOCATION">d:/VDesign/ZyboUart/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b943b27_ARCHIVE_LOCATION">d:/VDesign/ZyboUart/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d04845_ARCHIVE_LOCATION">d:/VDesign/ZyboUart/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fe8edd3_ARCHIVE_LOCATION">d:/VDesign/ZyboUart/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19cf4c70_ARCHIVE_LOCATION">d:/VDesign/ZyboUart/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a7f16dc_ARCHIVE_LOCATION">d:/VDesign/ZyboUart/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@620efe48_ARCHIVE_LOCATION">d:/VDesign/ZyboUart/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@182f33db_ARCHIVE_LOCATION">d:/VDesign/ZyboUart/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7479f964_ARCHIVE_LOCATION">d:/VDesign/ZyboUart/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bb3a6d5_ARCHIVE_LOCATION">d:/VDesign/ZyboUart/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c620ffc_ARCHIVE_LOCATION">d:/VDesign/ZyboUart/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78c796c5_ARCHIVE_LOCATION">d:/VDesign/ZyboUart/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7330ff2d_ARCHIVE_LOCATION">d:/VDesign/ZyboUart/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a316ecd_ARCHIVE_LOCATION">d:/VDesign/ZyboUart/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f80acb9_ARCHIVE_LOCATION">d:/VDesign/ZyboUart/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68bfa72d_ARCHIVE_LOCATION">d:/VDesign/ZyboUart/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57edbd1a_ARCHIVE_LOCATION">d:/VDesign/ZyboUart/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4be1c9ec_ARCHIVE_LOCATION">d:/VDesign/ZyboUart/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f9c06eb_ARCHIVE_LOCATION">d:/VDesign/ZyboUart/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29df91c5_ARCHIVE_LOCATION">d:/VDesign/ZyboUart/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bfd4b1e_ARCHIVE_LOCATION">d:/VDesign/ZyboUart/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57a73803_ARCHIVE_LOCATION">d:/VDesign/ZyboUart/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1385c51d_ARCHIVE_LOCATION">d:/VDesign/ZyboUart/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b8ad07b_ARCHIVE_LOCATION">d:/VDesign/ZyboUart/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e768a08_ARCHIVE_LOCATION">d:/VDesign/ZyboUart/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@260748d8_ARCHIVE_LOCATION">d:/VDesign/ZyboUart/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4df2be51_ARCHIVE_LOCATION">d:/VDesign/ZyboUart/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a993894_ARCHIVE_LOCATION">d:/VDesign/ZyboUart/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a1288d5_ARCHIVE_LOCATION">d:/VDesign/ZyboUart/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@394b71e3_ARCHIVE_LOCATION">d:/VDesign/ZyboUart/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@154690b8_ARCHIVE_LOCATION">d:/VDesign/ZyboUart/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28ca6223_ARCHIVE_LOCATION">d:/VDesign/ZyboUart/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c72b319_ARCHIVE_LOCATION">d:/VDesign/ZyboUart/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48f2bbb5_ARCHIVE_LOCATION">d:/VDesign/ZyboUart/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f679e60_ARCHIVE_LOCATION">d:/VDesign/ZyboUart/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@359ec870_ARCHIVE_LOCATION">d:/VDesign/ZyboUart/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25341961_ARCHIVE_LOCATION">d:/VDesign/ZyboUart/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4106e770_ARCHIVE_LOCATION">d:/VDesign/ZyboUart/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@725a4b91_ARCHIVE_LOCATION">d:/VDesign/ZyboUart/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39b77943_ARCHIVE_LOCATION">d:/VDesign/ZyboUart/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21b84e65_ARCHIVE_LOCATION">d:/VDesign/ZyboUart/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4be57ebd_ARCHIVE_LOCATION">d:/VDesign/ZyboUart/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@182909a_ARCHIVE_LOCATION">d:/VDesign/ZyboUart/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ced1114_ARCHIVE_LOCATION">d:/VDesign/ZyboUart/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3df367b5_ARCHIVE_LOCATION">d:/VDesign/ZyboUart/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cab6eeb_ARCHIVE_LOCATION">d:/VDesign/ZyboUart/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51463834_ARCHIVE_LOCATION">d:/VDesign/ZyboUart/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b97fd6d_ARCHIVE_LOCATION">d:/VDesign/ZyboUart/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@447f1667_ARCHIVE_LOCATION">d:/VDesign/ZyboUart/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e39f529_ARCHIVE_LOCATION">d:/VDesign/ZyboUart/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cff4fb2_ARCHIVE_LOCATION">d:/VDesign/ZyboUart/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19aba346_ARCHIVE_LOCATION">d:/VDesign/ZyboUart/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@611d36e3_ARCHIVE_LOCATION">d:/VDesign/ZyboUart/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c1ff20_ARCHIVE_LOCATION">d:/VDesign/ZyboUart/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39843c6f_ARCHIVE_LOCATION">d:/VDesign/ZyboUart/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fc705d0_ARCHIVE_LOCATION">d:/VDesign/ZyboUart/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32df8d0b_ARCHIVE_LOCATION">d:/VDesign/ZyboUart/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7eba4150_ARCHIVE_LOCATION">d:/VDesign/ZyboUart/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17e5a4c0_ARCHIVE_LOCATION">d:/VDesign/ZyboUart/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@545eddb1_ARCHIVE_LOCATION">d:/VDesign/ZyboUart/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19209f85_ARCHIVE_LOCATION">d:/VDesign/ZyboUart/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59c4a53_ARCHIVE_LOCATION">d:/VDesign/ZyboUart/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@296a7c5a_ARCHIVE_LOCATION">d:/VDesign/ZyboUart/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c19df42_ARCHIVE_LOCATION">d:/VDesign/ZyboUart/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bb30173_ARCHIVE_LOCATION">d:/VDesign/ZyboUart/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c6cff3f_ARCHIVE_LOCATION">d:/VDesign/ZyboUart/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4da8fe46_ARCHIVE_LOCATION">d:/VDesign/ZyboUart/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f1c1b49_ARCHIVE_LOCATION">d:/VDesign/ZyboUart/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b3372ac_ARCHIVE_LOCATION">d:/VDesign/ZyboUart/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e57bcf2_ARCHIVE_LOCATION">d:/VDesign/ZyboUart/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d58246_ARCHIVE_LOCATION">d:/VDesign/ZyboUart/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27786ded_ARCHIVE_LOCATION">d:/VDesign/ZyboUart/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5eee97f3_ARCHIVE_LOCATION">d:/VDesign/ZyboUart/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b5d69b1_ARCHIVE_LOCATION">d:/VDesign/ZyboUart/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f88d8be_ARCHIVE_LOCATION">d:/VDesign/ZyboUart/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c4f972_ARCHIVE_LOCATION">d:/VDesign/ZyboUart/ip_repo</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@184d4c80_ARCHIVE_LOCATION">d:/VDesign/ZyboUart/ip_repo</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="b4a093a7"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="75d75c6a"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="f0704886"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="7198aa25"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
