

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Tue May 10 15:41:46 2022

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        final_project_hls_fir
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.70|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  174|  174|  175|  175|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- loop    |  171|  171|         3|          -|          -|    57|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      3|      -|      -|
|Expression       |        -|      -|     23|     14|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        0|      -|     48|     30|
|Multiplexer      |        -|      -|      -|    100|
|Register         |        -|      -|    119|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      3|    190|    144|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      3|   ~0  |   ~0  |
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |fir_mac_muladd_10cud_U1  |fir_mac_muladd_10cud  | i0 * i1 + i2 |
    |fir_mac_muladd_16dEe_U2  |fir_mac_muladd_16dEe  | i0 * i1 + i2 |
    |fir_mul_mul_16s_1bkb_U0  |fir_mul_mul_16s_1bkb  |    i0 * i1   |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +-------------+---------------+---------+----+----+------+-----+------+-------------+
    |    Memory   |     Module    | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------+---------------+---------+----+----+------+-----+------+-------------+
    |c_U          |fir_c          |        0|  16|  15|    59|   16|     1|          944|
    |shift_reg_U  |fir_shift_reg  |        0|  32|  15|    58|   16|     1|          928|
    +-------------+---------------+---------+----+----+------+-----+------+-------------+
    |Total        |               |        0|  48|  30|   117|   32|     2|         1872|
    +-------------+---------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+----+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+----+----+------------+------------+
    |i_1_fu_139_p2    |     +    |      0|  23|  11|           6|           2|
    |tmp_3_fu_133_p2  |   icmp   |      0|   0|   3|           6|           1|
    +-----------------+----------+-------+----+----+------------+------------+
    |Total            |          |      0|  23|  14|          12|           3|
    +-----------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |acc1_reg_100        |   9|          2|   37|         74|
    |ap_NS_fsm           |  40|          7|    1|          7|
    |i_reg_110           |   9|          2|    6|         12|
    |shift_reg_address0  |  27|          5|    6|         30|
    |shift_reg_d0        |  15|          3|   16|         48|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 100|         19|   66|        171|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |acc1_reg_100              |  37|   0|   37|          0|
    |acc_reg_196               |  26|   0|   26|          0|
    |ap_CS_fsm                 |   6|   0|    6|          0|
    |c_load_reg_240            |  16|   0|   16|          0|
    |i_1_reg_220               |   6|   0|    6|          0|
    |i_cast1_reg_212           |   6|   0|   32|         26|
    |i_reg_110                 |   6|   0|    6|          0|
    |shift_reg_load_1_reg_235  |  16|   0|   16|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 119|   0|  145|         26|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+--------------+--------------+--------------+
| RTL Ports| Dir | Bits|   Protocol   | Source Object|    C Type    |
+----------+-----+-----+--------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_none |      fir     | return value |
|ap_rst    |  in |    1| ap_ctrl_none |      fir     | return value |
|y         | out |   16|    ap_vld    |       y      |    pointer   |
|y_ap_vld  | out |    1|    ap_vld    |       y      |    pointer   |
|x         |  in |   16|    ap_none   |       x      |    scalar    |
+----------+-----+-----+--------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 6
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / (!tmp_3)
5 --> 
	6  / true
6 --> 
	4  / true
* FSM state operations: 

 <State 1>: 2.32ns
ST_1: shift_reg_load (10)  [2/2] 2.32ns  loc: final_project_hls_fir/fir.c:13
:5  %shift_reg_load = load i16* getelementptr inbounds ([58 x i16]* @shift_reg, i32 0, i32 57), align 2


 <State 2>: 8.70ns
ST_2: shift_reg_load (10)  [1/2] 2.32ns  loc: final_project_hls_fir/fir.c:13
:5  %shift_reg_load = load i16* getelementptr inbounds ([58 x i16]* @shift_reg, i32 0, i32 57), align 2

ST_2: tmp_1_cast (11)  [1/1] 0.00ns  loc: final_project_hls_fir/fir.c:13
:6  %tmp_1_cast = sext i16 %shift_reg_load to i26

ST_2: acc (12)  [1/1] 6.38ns  loc: final_project_hls_fir/fir.c:13
:7  %acc = mul i26 %tmp_1_cast, -378


 <State 3>: 1.59ns
ST_3: StgValue_11 (5)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i16* %y) nounwind, !map !7

ST_3: StgValue_12 (6)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i16 %x) nounwind, !map !13

ST_3: StgValue_13 (7)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @fir_str) nounwind

ST_3: x_read (8)  [1/1] 0.00ns
:3  %x_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %x) nounwind

ST_3: StgValue_15 (9)  [1/1] 0.00ns  loc: final_project_hls_fir/fir.c:5
:4  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_3: acc_cast (13)  [1/1] 0.00ns  loc: final_project_hls_fir/fir.c:13
:8  %acc_cast = sext i26 %acc to i37

ST_3: StgValue_17 (14)  [1/1] 1.59ns  loc: final_project_hls_fir/fir.c:14
:9  br label %1


 <State 4>: 6.38ns
ST_4: acc1 (16)  [1/1] 0.00ns
:0  %acc1 = phi i37 [ %acc_cast, %0 ], [ %acc_2, %2 ]

ST_4: i (17)  [1/1] 0.00ns
:1  %i = phi i6 [ -7, %0 ], [ %i_1, %2 ]

ST_4: i_cast1 (18)  [1/1] 0.00ns  loc: final_project_hls_fir/fir.c:14
:2  %i_cast1 = zext i6 %i to i32

ST_4: tmp_3 (19)  [1/1] 3.88ns  loc: final_project_hls_fir/fir.c:14
:3  %tmp_3 = icmp eq i6 %i, 0

ST_4: empty (20)  [1/1] 0.00ns
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 57, i64 57, i64 57) nounwind

ST_4: StgValue_23 (21)  [1/1] 0.00ns  loc: final_project_hls_fir/fir.c:14
:5  br i1 %tmp_3, label %3, label %2

ST_4: i_1 (24)  [1/1] 2.31ns  loc: final_project_hls_fir/fir.c:15
:1  %i_1 = add i6 %i, -1

ST_4: i_1_cast (25)  [1/1] 0.00ns  loc: final_project_hls_fir/fir.c:15
:2  %i_1_cast = zext i6 %i_1 to i32

ST_4: shift_reg_addr (26)  [1/1] 0.00ns  loc: final_project_hls_fir/fir.c:15
:3  %shift_reg_addr = getelementptr inbounds [58 x i16]* @shift_reg, i32 0, i32 %i_1_cast

ST_4: shift_reg_load_1 (27)  [2/2] 2.32ns  loc: final_project_hls_fir/fir.c:15
:4  %shift_reg_load_1 = load i16* %shift_reg_addr, align 2

ST_4: c_addr (29)  [1/1] 0.00ns  loc: final_project_hls_fir/fir.c:15
:6  %c_addr = getelementptr inbounds [59 x i16]* @c, i32 0, i32 %i_cast1

ST_4: c_load (30)  [2/2] 3.25ns  loc: final_project_hls_fir/fir.c:15
:7  %c_load = load i16* %c_addr, align 2

ST_4: tmp (39)  [1/1] 0.00ns  loc: final_project_hls_fir/fir.c:14
:0  %tmp = trunc i37 %acc1 to i31

ST_4: tmp_4_cast (40)  [1/1] 0.00ns  loc: final_project_hls_fir/fir.c:18
:1  %tmp_4_cast = sext i16 %x_read to i26

ST_4: tmp_5 (41)  [1/1] 3.36ns  loc: final_project_hls_fir/fir.c:18
:2  %tmp_5 = mul i26 -378, %tmp_4_cast

ST_4: tmp_5_cast (42)  [1/1] 0.00ns  loc: final_project_hls_fir/fir.c:18
:3  %tmp_5_cast = sext i26 %tmp_5 to i31

ST_4: acc_1 (43)  [1/1] 3.02ns  loc: final_project_hls_fir/fir.c:18
:4  %acc_1 = add i31 %tmp_5_cast, %tmp

ST_4: StgValue_35 (44)  [1/1] 2.32ns  loc: final_project_hls_fir/fir.c:19
:5  store i16 %x_read, i16* getelementptr inbounds ([58 x i16]* @shift_reg, i32 0, i32 0), align 2

ST_4: tmp_8 (45)  [1/1] 0.00ns  loc: final_project_hls_fir/fir.c:20
:6  %tmp_8 = call i16 @_ssdm_op_PartSelect.i16.i31.i32.i32(i31 %acc_1, i32 15, i32 30)

ST_4: StgValue_37 (46)  [1/1] 0.00ns  loc: final_project_hls_fir/fir.c:20
:7  call void @_ssdm_op_Write.ap_auto.i16P(i16* %y, i16 %tmp_8) nounwind

ST_4: StgValue_38 (47)  [1/1] 0.00ns  loc: final_project_hls_fir/fir.c:21
:8  ret void


 <State 5>: 4.64ns
ST_5: shift_reg_load_1 (27)  [1/2] 2.32ns  loc: final_project_hls_fir/fir.c:15
:4  %shift_reg_load_1 = load i16* %shift_reg_addr, align 2

ST_5: c_load (30)  [1/2] 3.25ns  loc: final_project_hls_fir/fir.c:15
:7  %c_load = load i16* %c_addr, align 2

ST_5: shift_reg_addr_1 (35)  [1/1] 0.00ns  loc: final_project_hls_fir/fir.c:16
:12  %shift_reg_addr_1 = getelementptr inbounds [58 x i16]* @shift_reg, i32 0, i32 %i_cast1

ST_5: StgValue_42 (36)  [1/1] 2.32ns  loc: final_project_hls_fir/fir.c:16
:13  store i16 %shift_reg_load_1, i16* %shift_reg_addr_1, align 2


 <State 6>: 6.38ns
ST_6: StgValue_43 (23)  [1/1] 0.00ns  loc: final_project_hls_fir/fir.c:14
:0  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str2) nounwind

ST_6: tmp_cast (28)  [1/1] 0.00ns  loc: final_project_hls_fir/fir.c:15
:5  %tmp_cast = sext i16 %shift_reg_load_1 to i32

ST_6: tmp_2_cast (31)  [1/1] 0.00ns  loc: final_project_hls_fir/fir.c:15
:8  %tmp_2_cast = sext i16 %c_load to i32

ST_6: tmp_6 (32)  [1/1] 3.36ns  loc: final_project_hls_fir/fir.c:15
:9  %tmp_6 = mul i32 %tmp_2_cast, %tmp_cast

ST_6: tmp_6_cast (33)  [1/1] 0.00ns  loc: final_project_hls_fir/fir.c:15
:10  %tmp_6_cast = sext i32 %tmp_6 to i37

ST_6: acc_2 (34)  [1/1] 3.02ns  loc: final_project_hls_fir/fir.c:15
:11  %acc_2 = add i37 %tmp_6_cast, %acc1

ST_6: StgValue_49 (37)  [1/1] 0.00ns  loc: final_project_hls_fir/fir.c:14
:14  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ shift_reg]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ c]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
shift_reg_load   (load             ) [ 0000000]
tmp_1_cast       (sext             ) [ 0000000]
acc              (mul              ) [ 0001000]
StgValue_11      (specbitsmap      ) [ 0000000]
StgValue_12      (specbitsmap      ) [ 0000000]
StgValue_13      (spectopmodule    ) [ 0000000]
x_read           (read             ) [ 0000111]
StgValue_15      (specinterface    ) [ 0000000]
acc_cast         (sext             ) [ 0001111]
StgValue_17      (br               ) [ 0001111]
acc1             (phi              ) [ 0000111]
i                (phi              ) [ 0000100]
i_cast1          (zext             ) [ 0000010]
tmp_3            (icmp             ) [ 0000111]
empty            (speclooptripcount) [ 0000000]
StgValue_23      (br               ) [ 0000000]
i_1              (add              ) [ 0001111]
i_1_cast         (zext             ) [ 0000000]
shift_reg_addr   (getelementptr    ) [ 0000010]
c_addr           (getelementptr    ) [ 0000010]
tmp              (trunc            ) [ 0000000]
tmp_4_cast       (sext             ) [ 0000000]
tmp_5            (mul              ) [ 0000000]
tmp_5_cast       (sext             ) [ 0000000]
acc_1            (add              ) [ 0000000]
StgValue_35      (store            ) [ 0000000]
tmp_8            (partselect       ) [ 0000000]
StgValue_37      (write            ) [ 0000000]
StgValue_38      (ret              ) [ 0000000]
shift_reg_load_1 (load             ) [ 0000001]
c_load           (load             ) [ 0000001]
shift_reg_addr_1 (getelementptr    ) [ 0000000]
StgValue_42      (store            ) [ 0000000]
StgValue_43      (specloopname     ) [ 0000000]
tmp_cast         (sext             ) [ 0000000]
tmp_2_cast       (sext             ) [ 0000000]
tmp_6            (mul              ) [ 0000000]
tmp_6_cast       (sext             ) [ 0000000]
acc_2            (add              ) [ 0001111]
StgValue_49      (br               ) [ 0001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="y">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="shift_reg">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="c">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="x_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="16" slack="0"/>
<pin id="54" dir="0" index="1" bw="16" slack="0"/>
<pin id="55" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/3 "/>
</bind>
</comp>

<comp id="58" class="1004" name="StgValue_37_write_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="16" slack="0"/>
<pin id="61" dir="0" index="2" bw="16" slack="0"/>
<pin id="62" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_37/4 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="16" slack="0"/>
<pin id="67" dir="0" index="1" bw="16" slack="0"/>
<pin id="68" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="shift_reg_load/1 shift_reg_load_1/4 StgValue_35/4 StgValue_42/5 "/>
</bind>
</comp>

<comp id="70" class="1004" name="shift_reg_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="16" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="6" slack="0"/>
<pin id="74" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_addr/4 "/>
</bind>
</comp>

<comp id="78" class="1004" name="c_addr_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="16" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="6" slack="0"/>
<pin id="82" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr/4 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_access_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="6" slack="0"/>
<pin id="87" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="88" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/4 "/>
</bind>
</comp>

<comp id="91" class="1004" name="shift_reg_addr_1_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="16" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="6" slack="1"/>
<pin id="95" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_addr_1/5 "/>
</bind>
</comp>

<comp id="100" class="1005" name="acc1_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="37" slack="2"/>
<pin id="102" dir="1" index="1" bw="37" slack="2"/>
</pin_list>
<bind>
<opset="acc1 (phireg) "/>
</bind>
</comp>

<comp id="103" class="1004" name="acc1_phi_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="26" slack="1"/>
<pin id="105" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="37" slack="1"/>
<pin id="107" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="4" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc1/4 "/>
</bind>
</comp>

<comp id="110" class="1005" name="i_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="6" slack="1"/>
<pin id="112" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="114" class="1004" name="i_phi_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="4" slack="1"/>
<pin id="116" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="6" slack="0"/>
<pin id="118" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="121" class="1004" name="tmp_1_cast_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="16" slack="0"/>
<pin id="123" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1_cast/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="acc_cast_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="26" slack="1"/>
<pin id="127" dir="1" index="1" bw="37" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="acc_cast/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="i_cast1_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="6" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast1/4 "/>
</bind>
</comp>

<comp id="133" class="1004" name="tmp_3_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="6" slack="0"/>
<pin id="135" dir="0" index="1" bw="6" slack="0"/>
<pin id="136" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="139" class="1004" name="i_1_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="6" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="145" class="1004" name="i_1_cast_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="6" slack="0"/>
<pin id="147" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_1_cast/4 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tmp_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="37" slack="0"/>
<pin id="152" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_4_cast_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="16" slack="1"/>
<pin id="156" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_4_cast/4 "/>
</bind>
</comp>

<comp id="157" class="1004" name="tmp_8_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="16" slack="0"/>
<pin id="159" dir="0" index="1" bw="31" slack="0"/>
<pin id="160" dir="0" index="2" bw="5" slack="0"/>
<pin id="161" dir="0" index="3" bw="6" slack="0"/>
<pin id="162" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="167" class="1004" name="tmp_cast_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="16" slack="1"/>
<pin id="169" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_cast/6 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_2_cast_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="16" slack="1"/>
<pin id="172" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2_cast/6 "/>
</bind>
</comp>

<comp id="173" class="1007" name="acc_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="16" slack="0"/>
<pin id="175" dir="0" index="1" bw="26" slack="0"/>
<pin id="176" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="acc/2 "/>
</bind>
</comp>

<comp id="179" class="1007" name="grp_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="26" slack="0"/>
<pin id="181" dir="0" index="1" bw="16" slack="0"/>
<pin id="182" dir="0" index="2" bw="31" slack="0"/>
<pin id="183" dir="1" index="3" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_5/4 tmp_5_cast/4 acc_1/4 "/>
</bind>
</comp>

<comp id="188" class="1007" name="grp_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="16" slack="0"/>
<pin id="190" dir="0" index="1" bw="16" slack="0"/>
<pin id="191" dir="0" index="2" bw="37" slack="2"/>
<pin id="192" dir="1" index="3" bw="37" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_6/6 tmp_6_cast/6 acc_2/6 "/>
</bind>
</comp>

<comp id="196" class="1005" name="acc_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="26" slack="1"/>
<pin id="198" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="acc "/>
</bind>
</comp>

<comp id="201" class="1005" name="x_read_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="16" slack="1"/>
<pin id="203" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="x_read "/>
</bind>
</comp>

<comp id="207" class="1005" name="acc_cast_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="37" slack="1"/>
<pin id="209" dir="1" index="1" bw="37" slack="1"/>
</pin_list>
<bind>
<opset="acc_cast "/>
</bind>
</comp>

<comp id="212" class="1005" name="i_cast1_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="1"/>
<pin id="214" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_cast1 "/>
</bind>
</comp>

<comp id="220" class="1005" name="i_1_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="6" slack="0"/>
<pin id="222" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="225" class="1005" name="shift_reg_addr_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="6" slack="1"/>
<pin id="227" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_addr "/>
</bind>
</comp>

<comp id="230" class="1005" name="c_addr_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="6" slack="1"/>
<pin id="232" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="c_addr "/>
</bind>
</comp>

<comp id="235" class="1005" name="shift_reg_load_1_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="16" slack="1"/>
<pin id="237" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_load_1 "/>
</bind>
</comp>

<comp id="240" class="1005" name="c_load_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="16" slack="1"/>
<pin id="242" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="c_load "/>
</bind>
</comp>

<comp id="245" class="1005" name="acc_2_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="37" slack="1"/>
<pin id="247" dir="1" index="1" bw="37" slack="1"/>
</pin_list>
<bind>
<opset="acc_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="56"><net_src comp="18" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="46" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="8" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="22" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="77"><net_src comp="70" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="22" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="78" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="90"><net_src comp="38" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="96"><net_src comp="4" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="22" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="98"><net_src comp="65" pin="2"/><net_sink comp="65" pin=1"/></net>

<net id="99"><net_src comp="91" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="109"><net_src comp="103" pin="4"/><net_sink comp="100" pin=0"/></net>

<net id="113"><net_src comp="28" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="110" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="65" pin="2"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="114" pin="4"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="137"><net_src comp="114" pin="4"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="30" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="143"><net_src comp="114" pin="4"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="36" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="148"><net_src comp="139" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="153"><net_src comp="103" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="163"><net_src comp="40" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="164"><net_src comp="42" pin="0"/><net_sink comp="157" pin=2"/></net>

<net id="165"><net_src comp="44" pin="0"/><net_sink comp="157" pin=3"/></net>

<net id="166"><net_src comp="157" pin="4"/><net_sink comp="58" pin=2"/></net>

<net id="177"><net_src comp="121" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="10" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="184"><net_src comp="10" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="154" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="150" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="187"><net_src comp="179" pin="3"/><net_sink comp="157" pin=1"/></net>

<net id="193"><net_src comp="170" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="167" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="100" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="199"><net_src comp="173" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="204"><net_src comp="52" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="206"><net_src comp="201" pin="1"/><net_sink comp="65" pin=1"/></net>

<net id="210"><net_src comp="125" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="215"><net_src comp="128" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="223"><net_src comp="139" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="228"><net_src comp="70" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="233"><net_src comp="78" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="238"><net_src comp="65" pin="2"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="243"><net_src comp="85" pin="2"/><net_sink comp="240" pin=0"/></net>

<net id="244"><net_src comp="240" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="248"><net_src comp="188" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="103" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y | {4 }
	Port: shift_reg | {4 5 }
 - Input state : 
	Port: fir : x | {3 }
	Port: fir : shift_reg | {1 2 4 5 }
	Port: fir : c | {4 5 }
  - Chain level:
	State 1
	State 2
		tmp_1_cast : 1
		acc : 2
	State 3
	State 4
		i_cast1 : 1
		tmp_3 : 1
		StgValue_23 : 2
		i_1 : 1
		i_1_cast : 2
		shift_reg_addr : 3
		shift_reg_load_1 : 4
		c_addr : 2
		c_load : 3
		tmp : 1
		tmp_5 : 1
		tmp_5_cast : 2
		acc_1 : 3
		tmp_8 : 4
		StgValue_37 : 5
	State 5
		StgValue_42 : 1
	State 6
		tmp_6 : 1
		tmp_6_cast : 2
		acc_2 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|    add   |        i_1_fu_139       |    0    |    23   |    11   |
|----------|-------------------------|---------|---------|---------|
|   icmp   |       tmp_3_fu_133      |    0    |    0    |    3    |
|----------|-------------------------|---------|---------|---------|
|  muladd  |        grp_fu_179       |    1    |    0    |    0    |
|          |        grp_fu_188       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|    mul   |        acc_fu_173       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   read   |    x_read_read_fu_52    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  | StgValue_37_write_fu_58 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    tmp_1_cast_fu_121    |    0    |    0    |    0    |
|          |     acc_cast_fu_125     |    0    |    0    |    0    |
|   sext   |    tmp_4_cast_fu_154    |    0    |    0    |    0    |
|          |     tmp_cast_fu_167     |    0    |    0    |    0    |
|          |    tmp_2_cast_fu_170    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   zext   |      i_cast1_fu_128     |    0    |    0    |    0    |
|          |     i_1_cast_fu_145     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   trunc  |        tmp_fu_150       |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|partselect|       tmp_8_fu_157      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    3    |    23   |    14   |
|----------|-------------------------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |
+---------+--------+--------+--------+
|    c    |    0   |   16   |   15   |
|shift_reg|    0   |   32   |   15   |
+---------+--------+--------+--------+
|  Total  |    0   |   48   |   30   |
+---------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|      acc1_reg_100      |   37   |
|      acc_2_reg_245     |   37   |
|    acc_cast_reg_207    |   37   |
|       acc_reg_196      |   26   |
|     c_addr_reg_230     |    6   |
|     c_load_reg_240     |   16   |
|       i_1_reg_220      |    6   |
|     i_cast1_reg_212    |   32   |
|        i_reg_110       |    6   |
| shift_reg_addr_reg_225 |    6   |
|shift_reg_load_1_reg_235|   16   |
|     x_read_reg_201     |   16   |
+------------------------+--------+
|          Total         |   241  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_65 |  p0  |   5  |  16  |   80   ||    21   |
| grp_access_fu_65 |  p1  |   2  |  16  |   32   ||    9    |
| grp_access_fu_85 |  p0  |   2  |   6  |   12   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   124  ||  5.319  ||    39   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    3   |    -   |   23   |   14   |
|   Memory  |    0   |    -   |    -   |   48   |   30   |
|Multiplexer|    -   |    -   |    5   |    -   |   39   |
|  Register |    -   |    -   |    -   |   241  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |    3   |    5   |   312  |   83   |
+-----------+--------+--------+--------+--------+--------+
