{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572826256529 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572826256538 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 03 17:10:56 2019 " "Processing started: Sun Nov 03 17:10:56 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572826256538 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572826256538 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off oled_i2c -c oled_i2c " "Command: quartus_map --read_settings_files=on --write_settings_files=off oled_i2c -c oled_i2c" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572826256538 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572826257666 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572826257666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/i2c/i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/i2c/i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C " "Found entity 1: I2C" {  } { { "../I2C/I2C.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/I2C.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572826273846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572826273846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/i2c/bidirec.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/i2c/bidirec.v" { { "Info" "ISGN_ENTITY_NAME" "1 bidirec " "Found entity 1: bidirec" {  } { { "../I2C/bidirec.v" "" { Text "C:/intelFPGA_lite/18.1/I2C/bidirec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572826273856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572826273856 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "oled_i2c.v(322) " "Verilog HDL information at oled_i2c.v(322): always construct contains both blocking and non-blocking assignments" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 322 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1572826273868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oled_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file oled_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 oled_i2c " "Found entity 1: oled_i2c" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572826273870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572826273870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/divider.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "output_files/divider.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/output_files/divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572826273878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572826273878 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "oled_i2c " "Elaborating entity \"oled_i2c\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572826273960 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "33 0 33 oled_i2c.v(41) " "Verilog HDL warning at oled_i2c.v(41): number of words (33) in memory file does not match the number of elements in the address range \[0:33\]" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 41 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1572826273967 "|oled_i2c"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "34 9 oled_i2c.v(58) " "Verilog HDL assignment warning at oled_i2c.v(58): truncated value with size 34 to match size of target (9)" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572826273975 "|oled_i2c"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "oled_i2c.v(231) " "Verilog HDL Case Statement warning at oled_i2c.v(231): can't check case statement for completeness because the case expression has too many possible states" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 231 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1572826273977 "|oled_i2c"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cmd_start oled_i2c.v(121) " "Verilog HDL Always Construct warning at oled_i2c.v(121): inferring latch(es) for variable \"cmd_start\", which holds its previous value in one or more paths through the always construct" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 121 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572826273981 "|oled_i2c"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "isStartSeq oled_i2c.v(121) " "Verilog HDL Always Construct warning at oled_i2c.v(121): inferring latch(es) for variable \"isStartSeq\", which holds its previous value in one or more paths through the always construct" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 121 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572826273981 "|oled_i2c"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "packetEnded oled_i2c.v(121) " "Verilog HDL Always Construct warning at oled_i2c.v(121): inferring latch(es) for variable \"packetEnded\", which holds its previous value in one or more paths through the always construct" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 121 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572826273981 "|oled_i2c"}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "oled_i2c.v(305) " "Verilog HDL Conditional Statement error at oled_i2c.v(305): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 305 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572826273982 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_packet_counter oled_i2c.v(304) " "Verilog HDL Always Construct warning at oled_i2c.v(304): inferring latch(es) for variable \"data_packet_counter\", which holds its previous value in one or more paths through the always construct" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 304 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572826273983 "|oled_i2c"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_byte_counter oled_i2c.v(304) " "Verilog HDL Always Construct warning at oled_i2c.v(304): inferring latch(es) for variable \"data_byte_counter\", which holds its previous value in one or more paths through the always construct" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 304 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572826273984 "|oled_i2c"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_counter oled_i2c.v(304) " "Verilog HDL Always Construct warning at oled_i2c.v(304): inferring latch(es) for variable \"data_counter\", which holds its previous value in one or more paths through the always construct" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 304 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1572826273984 "|oled_i2c"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "glyph1.data_a 0 oled_i2c.v(40) " "Net \"glyph1.data_a\" at oled_i2c.v(40) has no driver or initial value, using a default initial value '0'" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1572826273991 "|oled_i2c"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "glyph1.waddr_a 0 oled_i2c.v(40) " "Net \"glyph1.waddr_a\" at oled_i2c.v(40) has no driver or initial value, using a default initial value '0'" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1572826273991 "|oled_i2c"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "glyph1.we_a 0 oled_i2c.v(40) " "Net \"glyph1.we_a\" at oled_i2c.v(40) has no driver or initial value, using a default initial value '0'" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 40 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1572826273991 "|oled_i2c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_counter\[0\] oled_i2c.v(316) " "Inferred latch for \"data_counter\[0\]\" at oled_i2c.v(316)" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 316 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572826273994 "|oled_i2c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_counter\[1\] oled_i2c.v(316) " "Inferred latch for \"data_counter\[1\]\" at oled_i2c.v(316)" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 316 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572826273994 "|oled_i2c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_counter\[2\] oled_i2c.v(316) " "Inferred latch for \"data_counter\[2\]\" at oled_i2c.v(316)" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 316 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572826273994 "|oled_i2c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_counter\[3\] oled_i2c.v(316) " "Inferred latch for \"data_counter\[3\]\" at oled_i2c.v(316)" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 316 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572826273994 "|oled_i2c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_counter\[4\] oled_i2c.v(316) " "Inferred latch for \"data_counter\[4\]\" at oled_i2c.v(316)" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 316 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572826273994 "|oled_i2c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_counter\[5\] oled_i2c.v(316) " "Inferred latch for \"data_counter\[5\]\" at oled_i2c.v(316)" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 316 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572826273994 "|oled_i2c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_counter\[6\] oled_i2c.v(316) " "Inferred latch for \"data_counter\[6\]\" at oled_i2c.v(316)" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 316 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572826273994 "|oled_i2c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_counter\[7\] oled_i2c.v(316) " "Inferred latch for \"data_counter\[7\]\" at oled_i2c.v(316)" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 316 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572826273994 "|oled_i2c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_counter\[8\] oled_i2c.v(316) " "Inferred latch for \"data_counter\[8\]\" at oled_i2c.v(316)" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 316 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572826273994 "|oled_i2c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_counter\[9\] oled_i2c.v(316) " "Inferred latch for \"data_counter\[9\]\" at oled_i2c.v(316)" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 316 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572826273994 "|oled_i2c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_counter\[10\] oled_i2c.v(316) " "Inferred latch for \"data_counter\[10\]\" at oled_i2c.v(316)" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 316 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572826273994 "|oled_i2c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_counter\[11\] oled_i2c.v(316) " "Inferred latch for \"data_counter\[11\]\" at oled_i2c.v(316)" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 316 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572826273995 "|oled_i2c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_counter\[12\] oled_i2c.v(316) " "Inferred latch for \"data_counter\[12\]\" at oled_i2c.v(316)" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 316 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572826273995 "|oled_i2c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_counter\[13\] oled_i2c.v(316) " "Inferred latch for \"data_counter\[13\]\" at oled_i2c.v(316)" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 316 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572826273995 "|oled_i2c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_counter\[14\] oled_i2c.v(316) " "Inferred latch for \"data_counter\[14\]\" at oled_i2c.v(316)" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 316 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572826273995 "|oled_i2c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_counter\[15\] oled_i2c.v(316) " "Inferred latch for \"data_counter\[15\]\" at oled_i2c.v(316)" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 316 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572826273995 "|oled_i2c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_counter\[16\] oled_i2c.v(316) " "Inferred latch for \"data_counter\[16\]\" at oled_i2c.v(316)" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 316 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572826273995 "|oled_i2c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_counter\[17\] oled_i2c.v(316) " "Inferred latch for \"data_counter\[17\]\" at oled_i2c.v(316)" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 316 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572826273995 "|oled_i2c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_counter\[18\] oled_i2c.v(316) " "Inferred latch for \"data_counter\[18\]\" at oled_i2c.v(316)" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 316 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572826273995 "|oled_i2c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_counter\[19\] oled_i2c.v(316) " "Inferred latch for \"data_counter\[19\]\" at oled_i2c.v(316)" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 316 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572826273995 "|oled_i2c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_counter\[20\] oled_i2c.v(316) " "Inferred latch for \"data_counter\[20\]\" at oled_i2c.v(316)" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 316 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572826273995 "|oled_i2c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_counter\[21\] oled_i2c.v(316) " "Inferred latch for \"data_counter\[21\]\" at oled_i2c.v(316)" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 316 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572826273995 "|oled_i2c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_counter\[22\] oled_i2c.v(316) " "Inferred latch for \"data_counter\[22\]\" at oled_i2c.v(316)" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 316 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572826273996 "|oled_i2c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_counter\[23\] oled_i2c.v(316) " "Inferred latch for \"data_counter\[23\]\" at oled_i2c.v(316)" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 316 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572826273996 "|oled_i2c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_counter\[24\] oled_i2c.v(316) " "Inferred latch for \"data_counter\[24\]\" at oled_i2c.v(316)" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 316 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572826273996 "|oled_i2c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_counter\[25\] oled_i2c.v(316) " "Inferred latch for \"data_counter\[25\]\" at oled_i2c.v(316)" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 316 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572826273996 "|oled_i2c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_counter\[26\] oled_i2c.v(316) " "Inferred latch for \"data_counter\[26\]\" at oled_i2c.v(316)" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 316 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572826273996 "|oled_i2c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_counter\[27\] oled_i2c.v(316) " "Inferred latch for \"data_counter\[27\]\" at oled_i2c.v(316)" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 316 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572826273996 "|oled_i2c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_counter\[28\] oled_i2c.v(316) " "Inferred latch for \"data_counter\[28\]\" at oled_i2c.v(316)" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 316 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572826273996 "|oled_i2c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_counter\[29\] oled_i2c.v(316) " "Inferred latch for \"data_counter\[29\]\" at oled_i2c.v(316)" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 316 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572826273996 "|oled_i2c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_counter\[30\] oled_i2c.v(316) " "Inferred latch for \"data_counter\[30\]\" at oled_i2c.v(316)" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 316 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572826273996 "|oled_i2c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_counter\[31\] oled_i2c.v(316) " "Inferred latch for \"data_counter\[31\]\" at oled_i2c.v(316)" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 316 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572826273996 "|oled_i2c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_byte_counter\[0\] oled_i2c.v(316) " "Inferred latch for \"data_byte_counter\[0\]\" at oled_i2c.v(316)" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 316 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572826273996 "|oled_i2c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_byte_counter\[1\] oled_i2c.v(316) " "Inferred latch for \"data_byte_counter\[1\]\" at oled_i2c.v(316)" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 316 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572826273996 "|oled_i2c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_byte_counter\[2\] oled_i2c.v(316) " "Inferred latch for \"data_byte_counter\[2\]\" at oled_i2c.v(316)" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 316 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572826273996 "|oled_i2c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_packet_counter\[0\] oled_i2c.v(316) " "Inferred latch for \"data_packet_counter\[0\]\" at oled_i2c.v(316)" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 316 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572826273997 "|oled_i2c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_packet_counter\[1\] oled_i2c.v(316) " "Inferred latch for \"data_packet_counter\[1\]\" at oled_i2c.v(316)" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 316 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572826273997 "|oled_i2c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_packet_counter\[2\] oled_i2c.v(316) " "Inferred latch for \"data_packet_counter\[2\]\" at oled_i2c.v(316)" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 316 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572826273997 "|oled_i2c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_packet_counter\[3\] oled_i2c.v(316) " "Inferred latch for \"data_packet_counter\[3\]\" at oled_i2c.v(316)" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 316 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572826273997 "|oled_i2c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_packet_counter\[4\] oled_i2c.v(316) " "Inferred latch for \"data_packet_counter\[4\]\" at oled_i2c.v(316)" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 316 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572826273997 "|oled_i2c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_packet_counter\[5\] oled_i2c.v(316) " "Inferred latch for \"data_packet_counter\[5\]\" at oled_i2c.v(316)" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 316 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572826273997 "|oled_i2c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_packet_counter\[6\] oled_i2c.v(316) " "Inferred latch for \"data_packet_counter\[6\]\" at oled_i2c.v(316)" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 316 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572826273997 "|oled_i2c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_packet_counter\[7\] oled_i2c.v(316) " "Inferred latch for \"data_packet_counter\[7\]\" at oled_i2c.v(316)" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 316 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572826273997 "|oled_i2c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_packet_counter\[8\] oled_i2c.v(316) " "Inferred latch for \"data_packet_counter\[8\]\" at oled_i2c.v(316)" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 316 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572826273997 "|oled_i2c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_packet_counter\[9\] oled_i2c.v(316) " "Inferred latch for \"data_packet_counter\[9\]\" at oled_i2c.v(316)" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 316 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572826273997 "|oled_i2c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_packet_counter\[10\] oled_i2c.v(316) " "Inferred latch for \"data_packet_counter\[10\]\" at oled_i2c.v(316)" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 316 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572826273997 "|oled_i2c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_packet_counter\[11\] oled_i2c.v(316) " "Inferred latch for \"data_packet_counter\[11\]\" at oled_i2c.v(316)" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 316 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572826273998 "|oled_i2c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_packet_counter\[12\] oled_i2c.v(316) " "Inferred latch for \"data_packet_counter\[12\]\" at oled_i2c.v(316)" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 316 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572826273998 "|oled_i2c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_packet_counter\[13\] oled_i2c.v(316) " "Inferred latch for \"data_packet_counter\[13\]\" at oled_i2c.v(316)" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 316 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572826273998 "|oled_i2c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_packet_counter\[14\] oled_i2c.v(316) " "Inferred latch for \"data_packet_counter\[14\]\" at oled_i2c.v(316)" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 316 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572826273998 "|oled_i2c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_packet_counter\[15\] oled_i2c.v(316) " "Inferred latch for \"data_packet_counter\[15\]\" at oled_i2c.v(316)" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 316 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572826273998 "|oled_i2c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_packet_counter\[16\] oled_i2c.v(316) " "Inferred latch for \"data_packet_counter\[16\]\" at oled_i2c.v(316)" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 316 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572826273998 "|oled_i2c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_packet_counter\[17\] oled_i2c.v(316) " "Inferred latch for \"data_packet_counter\[17\]\" at oled_i2c.v(316)" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 316 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572826273998 "|oled_i2c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_packet_counter\[18\] oled_i2c.v(316) " "Inferred latch for \"data_packet_counter\[18\]\" at oled_i2c.v(316)" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 316 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572826273998 "|oled_i2c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_packet_counter\[19\] oled_i2c.v(316) " "Inferred latch for \"data_packet_counter\[19\]\" at oled_i2c.v(316)" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 316 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572826273998 "|oled_i2c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_packet_counter\[20\] oled_i2c.v(316) " "Inferred latch for \"data_packet_counter\[20\]\" at oled_i2c.v(316)" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 316 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572826273998 "|oled_i2c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_packet_counter\[21\] oled_i2c.v(316) " "Inferred latch for \"data_packet_counter\[21\]\" at oled_i2c.v(316)" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 316 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572826273998 "|oled_i2c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_packet_counter\[22\] oled_i2c.v(316) " "Inferred latch for \"data_packet_counter\[22\]\" at oled_i2c.v(316)" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 316 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572826273998 "|oled_i2c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_packet_counter\[23\] oled_i2c.v(316) " "Inferred latch for \"data_packet_counter\[23\]\" at oled_i2c.v(316)" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 316 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572826273998 "|oled_i2c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_packet_counter\[24\] oled_i2c.v(316) " "Inferred latch for \"data_packet_counter\[24\]\" at oled_i2c.v(316)" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 316 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572826273998 "|oled_i2c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_packet_counter\[25\] oled_i2c.v(316) " "Inferred latch for \"data_packet_counter\[25\]\" at oled_i2c.v(316)" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 316 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572826273998 "|oled_i2c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_packet_counter\[26\] oled_i2c.v(316) " "Inferred latch for \"data_packet_counter\[26\]\" at oled_i2c.v(316)" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 316 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572826273999 "|oled_i2c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_packet_counter\[27\] oled_i2c.v(316) " "Inferred latch for \"data_packet_counter\[27\]\" at oled_i2c.v(316)" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 316 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572826273999 "|oled_i2c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_packet_counter\[28\] oled_i2c.v(316) " "Inferred latch for \"data_packet_counter\[28\]\" at oled_i2c.v(316)" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 316 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572826273999 "|oled_i2c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_packet_counter\[29\] oled_i2c.v(316) " "Inferred latch for \"data_packet_counter\[29\]\" at oled_i2c.v(316)" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 316 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572826273999 "|oled_i2c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_packet_counter\[30\] oled_i2c.v(316) " "Inferred latch for \"data_packet_counter\[30\]\" at oled_i2c.v(316)" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 316 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572826273999 "|oled_i2c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_packet_counter\[31\] oled_i2c.v(316) " "Inferred latch for \"data_packet_counter\[31\]\" at oled_i2c.v(316)" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 316 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572826273999 "|oled_i2c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "packetEnded oled_i2c.v(121) " "Inferred latch for \"packetEnded\" at oled_i2c.v(121)" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572826273999 "|oled_i2c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isStartSeq oled_i2c.v(121) " "Inferred latch for \"isStartSeq\" at oled_i2c.v(121)" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572826273999 "|oled_i2c"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cmd_start oled_i2c.v(121) " "Inferred latch for \"cmd_start\" at oled_i2c.v(121)" {  } { { "oled_i2c.v" "" { Text "C:/intelFPGA_lite/18.1/oled_i2c/oled_i2c.v" 121 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1572826273999 "|oled_i2c"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572826274005 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/oled_i2c/output_files/oled_i2c.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/oled_i2c/output_files/oled_i2c.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572826274050 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 13 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572826274200 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Nov 03 17:11:14 2019 " "Processing ended: Sun Nov 03 17:11:14 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572826274200 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572826274200 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572826274200 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572826274200 ""}
