#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5d8995c12820 .scope module, "testbench" "testbench" 2 89;
 .timescale -9 -11;
P_0x5d8995c349d0 .param/l "DATA_W" 0 2 93, +C4<000000000000000000000000000010000>;
P_0x5d8995c34a10 .param/l "FRAC_W" 0 2 92, +C4<00000000000000000000000000001010>;
P_0x5d8995c34a50 .param/l "INST_W" 0 2 90, +C4<00000000000000000000000000000100>;
P_0x5d8995c34a90 .param/l "INT_W" 0 2 91, +C4<00000000000000000000000000000110>;
v0x5d8995c5cd50_0 .net "busy", 0 0, v0x5d8995c5aff0_0;  1 drivers
v0x5d8995c5cdf0_0 .net "clk", 0 0, v0x5d8995c5c930_0;  1 drivers
v0x5d8995c5cee0_0 .var/i "errors", 31 0;
v0x5d8995c5cf80 .array "golden_data", 39 0, 15 0;
v0x5d8995c5d020_0 .var/i "i", 31 0;
v0x5d8995c5d150_0 .var "idata_a", 15 0;
v0x5d8995c5d210_0 .var "idata_b", 15 0;
v0x5d8995c5d2b0_0 .var "in_valid", 0 0;
v0x5d8995c5d350 .array "input_data", 39 0, 35 0;
v0x5d8995c5d3f0_0 .var/i "input_end", 31 0;
v0x5d8995c5d4b0_0 .var "inst", 3 0;
v0x5d8995c5d5a0_0 .var/i "j", 31 0;
v0x5d8995c5d660_0 .var/i "k", 31 0;
v0x5d8995c5d740_0 .net "odata", 15 0, v0x5d8995c5b0b0_0;  1 drivers
v0x5d8995c5d830 .array "out_ram", 39 0, 15 0;
v0x5d8995c5d8d0_0 .net "out_valid", 0 0, v0x5d8995c5b850_0;  1 drivers
v0x5d8995c5d9a0_0 .var/i "output_end", 31 0;
v0x5d8995c5da60_0 .net "rst_n", 0 0, v0x5d8995c5ca90_0;  1 drivers
v0x5d8995c5db00_0 .var/i "total_errors", 31 0;
v0x5d8995c5dbe0 .array "valid_seq", 59 0, 0 0;
E_0x5d8995bc4580 .event edge, v0x5d8995c5d3f0_0, v0x5d8995c5d9a0_0;
E_0x5d8995b61ff0 .event negedge, v0x5d8995c59510_0;
E_0x5d8995c38770 .event posedge, v0x5d8995c59510_0;
E_0x5d8995c38730 .event edge, v0x5d8995c59930_0;
S_0x5d8995c00b10 .scope module, "u_alu" "alu" 2 130, 3 1 0, S_0x5d8995c12820;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 1 "i_in_valid";
    .port_info 3 /OUTPUT 1 "o_busy";
    .port_info 4 /INPUT 4 "i_inst";
    .port_info 5 /INPUT 16 "i_data_a";
    .port_info 6 /INPUT 16 "i_data_b";
    .port_info 7 /OUTPUT 1 "o_out_valid";
    .port_info 8 /OUTPUT 16 "o_data";
P_0x5d8995c38f80 .param/l "ADD" 0 3 20, C4<0000>;
P_0x5d8995c38fc0 .param/l "CLZ" 0 3 27, C4<0111>;
P_0x5d8995c39000 .param/l "CNT_W" 0 3 38, +C4<00000000000000000000000000000100>;
P_0x5d8995c39040 .param/l "CONST_HALF" 0 3 40, C4<0000100000000000>;
P_0x5d8995c39080 .param/l "CONST_ONE_FIFTH" 0 3 43, C4<0000001100110011>;
P_0x5d8995c390c0 .param/l "CONST_ONE_FOURTH" 0 3 42, C4<0000010000000000>;
P_0x5d8995c39100 .param/l "CONST_ONE_THIRD" 0 3 41, C4<0000010101010101>;
P_0x5d8995c39140 .param/l "DATA_W" 0 3 5, +C4<000000000000000000000000000010000>;
P_0x5d8995c39180 .param/l "FINAL_TRANS_COUNT" 0 3 37, +C4<00000000000000000000000000001000>;
P_0x5d8995c391c0 .param/l "FRAC_W" 0 3 4, +C4<00000000000000000000000000001010>;
P_0x5d8995c39200 .param/l "GRAY" 0 3 24, C4<0100>;
P_0x5d8995c39240 .param/l "INST_W" 0 3 2, +C4<00000000000000000000000000000100>;
P_0x5d8995c39280 .param/l "INT_W" 0 3 3, +C4<00000000000000000000000000000110>;
P_0x5d8995c392c0 .param/l "LRCW" 0 3 25, C4<0101>;
P_0x5d8995c39300 .param/l "MAC" 0 3 22, C4<0010>;
P_0x5d8995c39340 .param/l "MAX_VAL" 0 3 31, C4<0111111111111111>;
P_0x5d8995c39380 .param/l "MAX_VAL26" 0 3 33, C4<01111111111111111111111111>;
P_0x5d8995c393c0 .param/l "MAX_VAL36" 0 3 35, C4<011111111111111111111111111111111111>;
P_0x5d8995c39400 .param/l "MIN_VAL" 0 3 32, C4<1000000000000000>;
P_0x5d8995c39440 .param/l "MIN_VAL36" 0 3 36, C4<100000000000000000000000000000000000>;
P_0x5d8995c39480 .param/l "RM4" 0 3 28, C4<1000>;
P_0x5d8995c394c0 .param/l "ROT" 0 3 26, C4<0110>;
P_0x5d8995c39500 .param/l "SIN" 0 3 23, C4<0011>;
P_0x5d8995c39540 .param/l "SUB" 0 3 21, C4<0001>;
P_0x5d8995c39580 .param/l "TRANS" 0 3 29, C4<1001>;
L_0x5d8995c26fa0 .functor OR 1, L_0x5d8995c5dc80, L_0x5d8995c6dde0, C4<0>, C4<0>;
L_0x5d8995c29f80 .functor OR 1, L_0x5d8995c26fa0, L_0x5d8995c6dfd0, C4<0>, C4<0>;
L_0x5d8995c2a920 .functor AND 1, L_0x5d8995c29f80, L_0x5d8995c6e1e0, C4<1>, C4<1>;
L_0x5d8995c2b010 .functor OR 1, L_0x5d8995c6e440, L_0x5d8995c6e710, C4<0>, C4<0>;
L_0x5d8995c2d120 .functor AND 1, L_0x5d8995c2b010, L_0x5d8995c6e970, C4<1>, C4<1>;
L_0x7975a024f258 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5d8995c2da20 .functor XNOR 1, L_0x5d8995c6edc0, L_0x7975a024f258, C4<0>, C4<0>;
L_0x5d8995bda570 .functor OR 1, L_0x5d8995c2da20, L_0x5d8995c6efb0, C4<0>, C4<0>;
L_0x5d8995c6eeb0 .functor OR 1, L_0x5d8995bda570, L_0x5d8995c6f190, C4<0>, C4<0>;
L_0x5d8995c6f520 .functor AND 1, L_0x5d8995c6eeb0, L_0x5d8995c6f430, C4<1>, C4<1>;
L_0x5d8995c6ff10 .functor AND 1, L_0x5d8995c6fd20, v0x5d8995c5d2b0_0, C4<1>, C4<1>;
L_0x5d8995c70080 .functor AND 1, L_0x5d8995c6ff10, L_0x5d8995c6f7b0, C4<1>, C4<1>;
L_0x5d8995c70190 .functor AND 1, L_0x5d8995c70080, L_0x5d8995c6f9e0, C4<1>, C4<1>;
L_0x5d8995c70560 .functor OR 1, L_0x5d8995c70310, L_0x5d8995c70470, C4<0>, C4<0>;
L_0x5d8995c70670 .functor AND 1, L_0x5d8995c70560, v0x5d8995c599f0_0, C4<1>, C4<1>;
L_0x5d8995c702a0 .functor AND 1, L_0x5d8995c707b0, v0x5d8995c599f0_0, C4<1>, C4<1>;
L_0x5d8995c70b00 .functor AND 1, L_0x5d8995c70a10, v0x5d8995c599f0_0, C4<1>, C4<1>;
L_0x5d8995c70f30 .functor AND 1, L_0x5d8995c70c50, v0x5d8995c599f0_0, C4<1>, C4<1>;
L_0x5d8995c71090 .functor AND 1, L_0x5d8995c2a920, v0x5d8995c5aff0_0, C4<1>, C4<1>;
L_0x5d8995c711f0 .functor AND 1, L_0x5d8995c70ff0, L_0x5d8995c71090, C4<1>, C4<1>;
L_0x5d8995c714e0 .functor AND 1, L_0x5d8995c2d120, v0x5d8995c5aff0_0, C4<1>, C4<1>;
L_0x5d8995c71650 .functor AND 1, L_0x5d8995c71300, L_0x5d8995c714e0, C4<1>, C4<1>;
L_0x5d8995c71760 .functor AND 1, L_0x5d8995c6f520, v0x5d8995c5aff0_0, C4<1>, C4<1>;
L_0x5d8995c718e0 .functor AND 1, L_0x5d8995c71150, L_0x5d8995c71760, C4<1>, C4<1>;
L_0x5d8995c71d00 .functor AND 1, L_0x5d8995c719f0, L_0x5d8995c71c10, C4<1>, C4<1>;
L_0x5d8995c71ee0 .functor AND 1, L_0x5d8995c71d00, v0x5d8995c5aff0_0, C4<1>, C4<1>;
L_0x5d8995c71fa0 .functor OR 1, L_0x5d8995c70670, L_0x5d8995c702a0, C4<0>, C4<0>;
L_0x5d8995c72190 .functor OR 1, L_0x5d8995c71fa0, L_0x5d8995c70b00, C4<0>, C4<0>;
L_0x5d8995c722a0 .functor OR 1, L_0x5d8995c72190, L_0x5d8995c70f30, C4<0>, C4<0>;
L_0x5d8995c724a0 .functor OR 1, L_0x5d8995c722a0, L_0x5d8995c711f0, C4<0>, C4<0>;
L_0x5d8995c725b0 .functor OR 1, L_0x5d8995c724a0, L_0x5d8995c71650, C4<0>, C4<0>;
L_0x5d8995c727c0 .functor OR 1, L_0x5d8995c725b0, L_0x5d8995c718e0, C4<0>, C4<0>;
L_0x5d8995c728d0 .functor OR 1, L_0x5d8995c727c0, L_0x5d8995c71ee0, C4<0>, C4<0>;
L_0x5d8995c72ca0 .functor AND 1, L_0x5d8995c72af0, v0x5d8995c5d2b0_0, C4<1>, C4<1>;
L_0x5d8995c72e50 .functor AND 1, L_0x5d8995c72ca0, L_0x5d8995c72d60, C4<1>, C4<1>;
L_0x5d8995c73240 .functor AND 1, L_0x5d8995c73080, v0x5d8995c5d2b0_0, C4<1>, C4<1>;
L_0x5d8995c733a0 .functor AND 1, L_0x5d8995c73240, L_0x5d8995c73300, C4<1>, C4<1>;
L_0x5d8995c73000 .functor AND 1, L_0x5d8995c72f60, v0x5d8995c5d2b0_0, C4<1>, C4<1>;
L_0x5d8995c73710 .functor AND 1, L_0x5d8995c73000, L_0x5d8995c73170, C4<1>, C4<1>;
L_0x5d8995c73b40 .functor AND 1, L_0x5d8995c73960, v0x5d8995c5d2b0_0, C4<1>, C4<1>;
L_0x5d8995c73cf0 .functor AND 1, L_0x5d8995c73b40, L_0x5d8995c73c00, C4<1>, C4<1>;
L_0x5d8995c741e0 .functor AND 1, v0x5d8995c5aff0_0, L_0x5d8995c73f50, C4<1>, C4<1>;
L_0x5d8995c742a0 .functor BUFZ 1, L_0x5d8995c2a920, C4<0>, C4<0>, C4<0>;
L_0x5d8995c74470 .functor BUFZ 1, L_0x5d8995c2d120, C4<0>, C4<0>, C4<0>;
L_0x5d8995c744e0 .functor BUFZ 1, L_0x5d8995c6f520, C4<0>, C4<0>, C4<0>;
L_0x5d8995c746c0 .functor AND 1, L_0x5d8995c6fad0, v0x5d8995c5aff0_0, C4<1>, C4<1>;
L_0x5d8995c74730 .functor BUFZ 1, L_0x5d8995c702a0, C4<0>, C4<0>, C4<0>;
L_0x5d8995c74920 .functor BUFZ 16, v0x5d8995c584d0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5d8995c751e0 .functor XNOR 1, L_0x5d8995c74e90, L_0x5d8995c750f0, C4<0>, C4<0>;
L_0x5d8995c75880 .functor XOR 1, L_0x5d8995c75b20, L_0x5d8995c75c10, C4<0>, C4<0>;
L_0x5d8995c75ef0 .functor AND 1, L_0x5d8995c75880, L_0x5d8995c751e0, C4<1>, C4<1>;
L_0x5d8995c78230 .functor XOR 1, L_0x5d8995c77ed0, L_0x5d8995c77f70, C4<0>, C4<0>;
L_0x5d8995c78b20 .functor XOR 1, L_0x5d8995c787a0, L_0x5d8995c78840, C4<0>, C4<0>;
L_0x5d8995c79700 .functor XNOR 1, L_0x5d8995c792c0, L_0x5d8995c793b0, C4<0>, C4<0>;
L_0x5d8995c79ef0 .functor XOR 1, L_0x5d8995c7a000, L_0x5d8995c7a370, C4<0>, C4<0>;
L_0x5d8995c7a4b0 .functor AND 1, L_0x5d8995c79ef0, L_0x5d8995c79700, C4<1>, C4<1>;
L_0x5d8995c7b5a0 .functor BUFZ 36, L_0x5d8995c7b160, C4<000000000000000000000000000000000000>, C4<000000000000000000000000000000000000>, C4<000000000000000000000000000000000000>;
L_0x5d8995c7c500 .functor NOT 16, v0x5d8995c58a10_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x5d8995c7eb50 .functor NOT 1, L_0x5d8995c7e6e0, C4<0>, C4<0>, C4<0>;
L_0x7975a024f018 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x5d8995c4ee30_0 .net/2u *"_ivl_0", 3 0, L_0x7975a024f018;  1 drivers
L_0x7975a024f0a8 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x5d8995c4ef30_0 .net/2u *"_ivl_10", 15 0, L_0x7975a024f0a8;  1 drivers
L_0x7975a024f4e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5d8995c4f010_0 .net/2u *"_ivl_100", 3 0, L_0x7975a024f4e0;  1 drivers
v0x5d8995c4f0d0_0 .net *"_ivl_102", 0 0, L_0x5d8995c70310;  1 drivers
L_0x7975a024f528 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x5d8995c4f190_0 .net/2u *"_ivl_104", 3 0, L_0x7975a024f528;  1 drivers
v0x5d8995c4f270_0 .net *"_ivl_106", 0 0, L_0x5d8995c70470;  1 drivers
v0x5d8995c4f330_0 .net *"_ivl_109", 0 0, L_0x5d8995c70560;  1 drivers
L_0x7975a024f570 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x5d8995c4f3f0_0 .net/2u *"_ivl_112", 3 0, L_0x7975a024f570;  1 drivers
v0x5d8995c4f4d0_0 .net *"_ivl_114", 0 0, L_0x5d8995c707b0;  1 drivers
L_0x7975a024f5b8 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0x5d8995c4f590_0 .net/2u *"_ivl_118", 3 0, L_0x7975a024f5b8;  1 drivers
v0x5d8995c4f670_0 .net *"_ivl_12", 0 0, L_0x5d8995c6dfd0;  1 drivers
v0x5d8995c4f730_0 .net *"_ivl_120", 0 0, L_0x5d8995c70a10;  1 drivers
L_0x7975a024f600 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x5d8995c4f7f0_0 .net/2u *"_ivl_124", 3 0, L_0x7975a024f600;  1 drivers
v0x5d8995c4f8d0_0 .net *"_ivl_126", 0 0, L_0x5d8995c70c50;  1 drivers
L_0x7975a024f648 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x5d8995c4f990_0 .net/2u *"_ivl_130", 3 0, L_0x7975a024f648;  1 drivers
v0x5d8995c4fa70_0 .net *"_ivl_132", 0 0, L_0x5d8995c70ff0;  1 drivers
v0x5d8995c4fb30_0 .net *"_ivl_135", 0 0, L_0x5d8995c71090;  1 drivers
L_0x7975a024f690 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x5d8995c4fbf0_0 .net/2u *"_ivl_138", 3 0, L_0x7975a024f690;  1 drivers
v0x5d8995c4fcd0_0 .net *"_ivl_140", 0 0, L_0x5d8995c71300;  1 drivers
v0x5d8995c4fd90_0 .net *"_ivl_143", 0 0, L_0x5d8995c714e0;  1 drivers
L_0x7975a024f6d8 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x5d8995c4fe50_0 .net/2u *"_ivl_146", 3 0, L_0x7975a024f6d8;  1 drivers
v0x5d8995c4ff30_0 .net *"_ivl_148", 0 0, L_0x5d8995c71150;  1 drivers
v0x5d8995c4fff0_0 .net *"_ivl_15", 0 0, L_0x5d8995c29f80;  1 drivers
v0x5d8995c500b0_0 .net *"_ivl_151", 0 0, L_0x5d8995c71760;  1 drivers
L_0x7975a024f720 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x5d8995c50170_0 .net/2u *"_ivl_154", 3 0, L_0x7975a024f720;  1 drivers
v0x5d8995c50250_0 .net *"_ivl_156", 0 0, L_0x5d8995c719f0;  1 drivers
v0x5d8995c50310_0 .net *"_ivl_159", 0 0, L_0x5d8995c71c10;  1 drivers
L_0x7975a024f0f0 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x5d8995c503d0_0 .net/2u *"_ivl_16", 3 0, L_0x7975a024f0f0;  1 drivers
v0x5d8995c504b0_0 .net *"_ivl_161", 0 0, L_0x5d8995c71d00;  1 drivers
v0x5d8995c50570_0 .net *"_ivl_165", 0 0, L_0x5d8995c71fa0;  1 drivers
v0x5d8995c50630_0 .net *"_ivl_167", 0 0, L_0x5d8995c72190;  1 drivers
v0x5d8995c506f0_0 .net *"_ivl_169", 0 0, L_0x5d8995c722a0;  1 drivers
v0x5d8995c507b0_0 .net *"_ivl_171", 0 0, L_0x5d8995c724a0;  1 drivers
v0x5d8995c50870_0 .net *"_ivl_173", 0 0, L_0x5d8995c725b0;  1 drivers
v0x5d8995c50930_0 .net *"_ivl_175", 0 0, L_0x5d8995c727c0;  1 drivers
v0x5d8995c509f0_0 .net *"_ivl_179", 0 0, L_0x5d8995c72af0;  1 drivers
v0x5d8995c50ab0_0 .net *"_ivl_18", 0 0, L_0x5d8995c6e1e0;  1 drivers
v0x5d8995c50b70_0 .net *"_ivl_181", 0 0, L_0x5d8995c72ca0;  1 drivers
L_0x7975a024f768 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0x5d8995c50c30_0 .net/2u *"_ivl_182", 3 0, L_0x7975a024f768;  1 drivers
v0x5d8995c50d10_0 .net *"_ivl_184", 0 0, L_0x5d8995c72d60;  1 drivers
v0x5d8995c50dd0_0 .net *"_ivl_189", 0 0, L_0x5d8995c73080;  1 drivers
v0x5d8995c50e90_0 .net *"_ivl_191", 0 0, L_0x5d8995c73240;  1 drivers
L_0x7975a024f7b0 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x5d8995c50f50_0 .net/2u *"_ivl_192", 3 0, L_0x7975a024f7b0;  1 drivers
v0x5d8995c51030_0 .net *"_ivl_194", 0 0, L_0x5d8995c73300;  1 drivers
v0x5d8995c510f0_0 .net *"_ivl_199", 0 0, L_0x5d8995c72f60;  1 drivers
v0x5d8995c511b0_0 .net *"_ivl_2", 0 0, L_0x5d8995c5dc80;  1 drivers
v0x5d8995c51270_0 .net *"_ivl_201", 0 0, L_0x5d8995c73000;  1 drivers
L_0x7975a024f7f8 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x5d8995c51330_0 .net/2u *"_ivl_202", 3 0, L_0x7975a024f7f8;  1 drivers
v0x5d8995c51410_0 .net *"_ivl_204", 0 0, L_0x5d8995c73170;  1 drivers
v0x5d8995c514d0_0 .net *"_ivl_209", 0 0, L_0x5d8995c73960;  1 drivers
v0x5d8995c51590_0 .net *"_ivl_211", 0 0, L_0x5d8995c73b40;  1 drivers
L_0x7975a024f840 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x5d8995c51650_0 .net/2u *"_ivl_212", 3 0, L_0x7975a024f840;  1 drivers
v0x5d8995c51730_0 .net *"_ivl_214", 0 0, L_0x5d8995c73c00;  1 drivers
L_0x7975a024f888 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x5d8995c517f0_0 .net/2u *"_ivl_218", 3 0, L_0x7975a024f888;  1 drivers
v0x5d8995c518d0_0 .net *"_ivl_220", 0 0, L_0x5d8995c73f50;  1 drivers
v0x5d8995c51990_0 .net *"_ivl_23", 3 0, L_0x5d8995c6e3a0;  1 drivers
L_0x7975a024f8d0 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x5d8995c51a70_0 .net/2u *"_ivl_236", 3 0, L_0x7975a024f8d0;  1 drivers
v0x5d8995c51b50_0 .net *"_ivl_238", 0 0, L_0x5d8995c749c0;  1 drivers
v0x5d8995c51c10_0 .net *"_ivl_24", 0 0, L_0x5d8995c6e440;  1 drivers
v0x5d8995c51cd0_0 .net *"_ivl_241", 15 0, L_0x5d8995c74ae0;  1 drivers
v0x5d8995c51db0_0 .net *"_ivl_245", 0 0, L_0x5d8995c74e90;  1 drivers
v0x5d8995c51e90_0 .net *"_ivl_247", 0 0, L_0x5d8995c750f0;  1 drivers
v0x5d8995c51f70_0 .net *"_ivl_250", 16 0, L_0x5d8995c75480;  1 drivers
L_0x7975a024f918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d8995c52050_0 .net *"_ivl_253", 0 0, L_0x7975a024f918;  1 drivers
v0x5d8995c52130_0 .net *"_ivl_254", 16 0, L_0x5d8995c756f0;  1 drivers
L_0x7975a024f960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d8995c52620_0 .net *"_ivl_257", 0 0, L_0x7975a024f960;  1 drivers
v0x5d8995c52700_0 .net *"_ivl_261", 0 0, L_0x5d8995c75b20;  1 drivers
v0x5d8995c527e0_0 .net *"_ivl_263", 0 0, L_0x5d8995c75c10;  1 drivers
v0x5d8995c528c0_0 .net *"_ivl_264", 0 0, L_0x5d8995c75880;  1 drivers
v0x5d8995c529a0_0 .net *"_ivl_269", 0 0, L_0x5d8995c761a0;  1 drivers
v0x5d8995c52a60_0 .net *"_ivl_27", 3 0, L_0x5d8995c6e5d0;  1 drivers
v0x5d8995c52b40_0 .net *"_ivl_271", 15 0, L_0x5d8995c76290;  1 drivers
v0x5d8995c52c20_0 .net *"_ivl_273", 0 0, L_0x5d8995c76570;  1 drivers
L_0x7975a024f9a8 .functor BUFT 1, C4<1000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5d8995c52d00_0 .net/2u *"_ivl_274", 15 0, L_0x7975a024f9a8;  1 drivers
L_0x7975a024f9f0 .functor BUFT 1, C4<0111111111111111>, C4<0>, C4<0>, C4<0>;
v0x5d8995c52de0_0 .net/2u *"_ivl_276", 15 0, L_0x7975a024f9f0;  1 drivers
v0x5d8995c52ec0_0 .net *"_ivl_278", 15 0, L_0x5d8995c766d0;  1 drivers
L_0x7975a024f138 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5d8995c52fa0_0 .net/2u *"_ivl_28", 3 0, L_0x7975a024f138;  1 drivers
v0x5d8995c53080_0 .net *"_ivl_287", 0 0, L_0x5d8995c76ef0;  1 drivers
v0x5d8995c53160_0 .net *"_ivl_291", 0 0, L_0x5d8995c772f0;  1 drivers
v0x5d8995c53240_0 .net *"_ivl_294", 31 0, L_0x5d8995c77700;  1 drivers
L_0x7975a024fa38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5d8995c53320_0 .net *"_ivl_297", 15 0, L_0x7975a024fa38;  1 drivers
v0x5d8995c53400_0 .net *"_ivl_298", 31 0, L_0x5d8995c77a40;  1 drivers
v0x5d8995c534e0_0 .net *"_ivl_30", 0 0, L_0x5d8995c6e710;  1 drivers
L_0x7975a024fa80 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5d8995c535a0_0 .net *"_ivl_301", 15 0, L_0x7975a024fa80;  1 drivers
v0x5d8995c53680_0 .net *"_ivl_305", 0 0, L_0x5d8995c77ed0;  1 drivers
v0x5d8995c53760_0 .net *"_ivl_307", 0 0, L_0x5d8995c77f70;  1 drivers
v0x5d8995c53840_0 .net *"_ivl_308", 0 0, L_0x5d8995c78230;  1 drivers
v0x5d8995c53920_0 .net *"_ivl_311", 31 0, L_0x5d8995c78340;  1 drivers
v0x5d8995c53a00_0 .net *"_ivl_315", 0 0, L_0x5d8995c787a0;  1 drivers
v0x5d8995c53ae0_0 .net *"_ivl_317", 0 0, L_0x5d8995c78840;  1 drivers
v0x5d8995c53bc0_0 .net *"_ivl_322", 3 0, L_0x5d8995c78e50;  1 drivers
v0x5d8995c53ca0_0 .net *"_ivl_327", 0 0, L_0x5d8995c792c0;  1 drivers
v0x5d8995c53d80_0 .net *"_ivl_329", 0 0, L_0x5d8995c793b0;  1 drivers
v0x5d8995c53e60_0 .net *"_ivl_33", 0 0, L_0x5d8995c2b010;  1 drivers
v0x5d8995c53f20_0 .net *"_ivl_332", 36 0, L_0x5d8995c799d0;  1 drivers
L_0x7975a024fac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d8995c54000_0 .net *"_ivl_335", 0 0, L_0x7975a024fac8;  1 drivers
v0x5d8995c540e0_0 .net *"_ivl_336", 36 0, L_0x5d8995c79ac0;  1 drivers
L_0x7975a024fb10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5d8995c541c0_0 .net *"_ivl_339", 0 0, L_0x7975a024fb10;  1 drivers
L_0x7975a024f180 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0x5d8995c542a0_0 .net/2u *"_ivl_34", 3 0, L_0x7975a024f180;  1 drivers
v0x5d8995c54380_0 .net *"_ivl_343", 0 0, L_0x5d8995c7a000;  1 drivers
v0x5d8995c54460_0 .net *"_ivl_345", 0 0, L_0x5d8995c7a370;  1 drivers
v0x5d8995c54540_0 .net *"_ivl_346", 0 0, L_0x5d8995c79ef0;  1 drivers
v0x5d8995c54620_0 .net *"_ivl_351", 0 0, L_0x5d8995c7a790;  1 drivers
v0x5d8995c546e0_0 .net *"_ivl_353", 35 0, L_0x5d8995c7ab10;  1 drivers
v0x5d8995c547c0_0 .net *"_ivl_355", 0 0, L_0x5d8995c7ac40;  1 drivers
L_0x7975a024fb58 .functor BUFT 1, C4<100000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5d8995c548a0_0 .net/2u *"_ivl_356", 35 0, L_0x7975a024fb58;  1 drivers
L_0x7975a024fba0 .functor BUFT 1, C4<011111111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x5d8995c54980_0 .net/2u *"_ivl_358", 35 0, L_0x7975a024fba0;  1 drivers
v0x5d8995c54a60_0 .net *"_ivl_36", 0 0, L_0x5d8995c6e970;  1 drivers
v0x5d8995c54b20_0 .net *"_ivl_360", 35 0, L_0x5d8995c7b040;  1 drivers
v0x5d8995c54c00_0 .net *"_ivl_373", 25 0, L_0x5d8995c7bbe0;  1 drivers
L_0x7975a024fbe8 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5d8995c54ce0_0 .net/2u *"_ivl_374", 24 0, L_0x7975a024fbe8;  1 drivers
v0x5d8995c54dc0_0 .net *"_ivl_377", 0 0, L_0x5d8995c7bfa0;  1 drivers
v0x5d8995c54ea0_0 .net *"_ivl_378", 25 0, L_0x5d8995c7c040;  1 drivers
L_0x7975a024fc30 .functor BUFT 1, C4<01111111111111111111111111>, C4<0>, C4<0>, C4<0>;
v0x5d8995c54f80_0 .net/2u *"_ivl_384", 25 0, L_0x7975a024fc30;  1 drivers
v0x5d8995c55060_0 .net *"_ivl_389", 0 0, L_0x5d8995c7cae0;  1 drivers
v0x5d8995c55120_0 .net *"_ivl_391", 15 0, L_0x5d8995c7ced0;  1 drivers
v0x5d8995c55200_0 .net *"_ivl_393", 15 0, L_0x5d8995c7cfc0;  1 drivers
v0x5d8995c552e0_0 .net *"_ivl_394", 15 0, L_0x5d8995c7d400;  1 drivers
L_0x7975a024fc78 .functor BUFT 1, C4<1000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5d8995c553c0_0 .net/2u *"_ivl_396", 15 0, L_0x7975a024fc78;  1 drivers
L_0x7975a024fcc0 .functor BUFT 1, C4<0111111111111111>, C4<0>, C4<0>, C4<0>;
v0x5d8995c554a0_0 .net/2u *"_ivl_398", 15 0, L_0x7975a024fcc0;  1 drivers
L_0x7975a024f060 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5d8995c55580_0 .net/2u *"_ivl_4", 15 0, L_0x7975a024f060;  1 drivers
L_0x7975a024f1c8 .functor BUFT 1, C4<00000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0x5d8995c55660_0 .net/2u *"_ivl_40", 31 0, L_0x7975a024f1c8;  1 drivers
v0x5d8995c55740_0 .net *"_ivl_400", 15 0, L_0x5d8995c7d4f0;  1 drivers
L_0x7975a024fd08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5d8995c55820_0 .net/2u *"_ivl_404", 15 0, L_0x7975a024fd08;  1 drivers
v0x5d8995c55900_0 .net *"_ivl_406", 0 0, L_0x5d8995c7db20;  1 drivers
L_0x7975a024fd50 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x5d8995c559c0_0 .net/2u *"_ivl_408", 15 0, L_0x7975a024fd50;  1 drivers
v0x5d8995c55aa0_0 .net *"_ivl_410", 0 0, L_0x5d8995c7df40;  1 drivers
v0x5d8995c55b60_0 .net *"_ivl_412", 15 0, L_0x5d8995c7c500;  1 drivers
v0x5d8995c55c40_0 .net *"_ivl_415", 0 0, L_0x5d8995c7e210;  1 drivers
v0x5d8995c56530_0 .net *"_ivl_417", 14 0, L_0x5d8995c7e640;  1 drivers
v0x5d8995c56610_0 .net *"_ivl_419", 0 0, L_0x5d8995c7e6e0;  1 drivers
v0x5d8995c566f0_0 .net *"_ivl_42", 31 0, L_0x5d8995c6eb80;  1 drivers
v0x5d8995c567d0_0 .net *"_ivl_420", 0 0, L_0x5d8995c7eb50;  1 drivers
v0x5d8995c568b0_0 .net *"_ivl_422", 15 0, L_0x5d8995c7ec40;  1 drivers
v0x5d8995c56990_0 .net *"_ivl_424", 15 0, L_0x5d8995c7ed80;  1 drivers
v0x5d8995c56a70_0 .net *"_ivl_426", 15 0, L_0x5d8995c7f220;  1 drivers
L_0x7975a024fd98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5d8995c56b50_0 .net/2u *"_ivl_430", 15 0, L_0x7975a024fd98;  1 drivers
v0x5d8995c56c30_0 .net *"_ivl_432", 0 0, L_0x5d8995c7f860;  1 drivers
L_0x7975a024fde0 .functor BUFT 1, C4<0000000000010000>, C4<0>, C4<0>, C4<0>;
v0x5d8995c56cf0_0 .net/2u *"_ivl_434", 15 0, L_0x7975a024fde0;  1 drivers
L_0x7975a024fe28 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x5d8995c56dd0_0 .net/2u *"_ivl_436", 11 0, L_0x7975a024fe28;  1 drivers
v0x5d8995c56eb0_0 .net *"_ivl_438", 15 0, L_0x5d8995c7f950;  1 drivers
L_0x7975a024f210 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5d8995c56f90_0 .net *"_ivl_45", 27 0, L_0x7975a024f210;  1 drivers
v0x5d8995c57070_0 .net *"_ivl_46", 31 0, L_0x5d8995c6ec80;  1 drivers
v0x5d8995c57150_0 .net *"_ivl_49", 0 0, L_0x5d8995c6edc0;  1 drivers
v0x5d8995c57230_0 .net/2u *"_ivl_50", 0 0, L_0x7975a024f258;  1 drivers
v0x5d8995c57310_0 .net *"_ivl_52", 0 0, L_0x5d8995c2da20;  1 drivers
L_0x7975a024f2a0 .functor BUFT 1, C4<1110>, C4<0>, C4<0>, C4<0>;
v0x5d8995c573d0_0 .net/2u *"_ivl_54", 3 0, L_0x7975a024f2a0;  1 drivers
v0x5d8995c574b0_0 .net *"_ivl_56", 0 0, L_0x5d8995c6efb0;  1 drivers
v0x5d8995c57570_0 .net *"_ivl_59", 0 0, L_0x5d8995bda570;  1 drivers
v0x5d8995c57630_0 .net *"_ivl_6", 0 0, L_0x5d8995c6dde0;  1 drivers
L_0x7975a024f2e8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5d8995c576f0_0 .net/2u *"_ivl_60", 15 0, L_0x7975a024f2e8;  1 drivers
v0x5d8995c577d0_0 .net *"_ivl_62", 0 0, L_0x5d8995c6f190;  1 drivers
v0x5d8995c57890_0 .net *"_ivl_65", 0 0, L_0x5d8995c6eeb0;  1 drivers
L_0x7975a024f330 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x5d8995c57950_0 .net/2u *"_ivl_66", 3 0, L_0x7975a024f330;  1 drivers
v0x5d8995c57a30_0 .net *"_ivl_68", 0 0, L_0x5d8995c6f430;  1 drivers
v0x5d8995c57af0_0 .net *"_ivl_72", 31 0, L_0x5d8995c6f630;  1 drivers
L_0x7975a024f378 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5d8995c57bd0_0 .net *"_ivl_75", 27 0, L_0x7975a024f378;  1 drivers
L_0x7975a024f3c0 .functor BUFT 1, C4<00000000000000000000000000000111>, C4<0>, C4<0>, C4<0>;
v0x5d8995c57cb0_0 .net/2u *"_ivl_76", 31 0, L_0x7975a024f3c0;  1 drivers
v0x5d8995c57d90_0 .net *"_ivl_80", 31 0, L_0x5d8995c6f8f0;  1 drivers
L_0x7975a024f408 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5d8995c57e70_0 .net *"_ivl_83", 27 0, L_0x7975a024f408;  1 drivers
L_0x7975a024f450 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x5d8995c57f50_0 .net/2u *"_ivl_84", 31 0, L_0x7975a024f450;  1 drivers
L_0x7975a024f498 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x5d8995c58030_0 .net/2u *"_ivl_88", 3 0, L_0x7975a024f498;  1 drivers
v0x5d8995c58110_0 .net *"_ivl_9", 0 0, L_0x5d8995c26fa0;  1 drivers
v0x5d8995c581d0_0 .net *"_ivl_90", 0 0, L_0x5d8995c6fd20;  1 drivers
v0x5d8995c58290_0 .net *"_ivl_93", 0 0, L_0x5d8995c6ff10;  1 drivers
v0x5d8995c58350_0 .net *"_ivl_95", 0 0, L_0x5d8995c70080;  1 drivers
v0x5d8995c58410_0 .net *"_ivl_97", 0 0, L_0x5d8995c6f9e0;  1 drivers
v0x5d8995c584d0_0 .var "a_reg", 15 0;
v0x5d8995c585b0_0 .var "ab_reg", 31 0;
v0x5d8995c58690_0 .net "ab_reg_in", 31 0, L_0x5d8995c78430;  1 drivers
v0x5d8995c58770_0 .net "add_in_a", 15 0, L_0x5d8995c74920;  1 drivers
v0x5d8995c58850_0 .net "add_in_b", 15 0, L_0x5d8995c74ce0;  1 drivers
v0x5d8995c58930_0 .net "add_out", 15 0, L_0x5d8995c769b0;  1 drivers
v0x5d8995c58a10_0 .var "b_reg", 15 0;
v0x5d8995c58af0_0 .var "clz_count", 3 0;
v0x5d8995c58bd0_0 .net "clz_done", 0 0, L_0x5d8995c744e0;  1 drivers
v0x5d8995c58c90_0 .net "clz_out", 15 0, L_0x5d8995c7fdc0;  1 drivers
v0x5d8995c58d70_0 .net "clz_start", 0 0, L_0x5d8995c73710;  1 drivers
v0x5d8995c58e30_0 .net "comp_i_data_a", 15 0, L_0x5d8995c76b40;  1 drivers
v0x5d8995c58f10_0 .net "comp_i_data_b", 15 0, L_0x5d8995c76e00;  1 drivers
v0x5d8995c58ff0_0 .net "comp_mac_add_out", 35 0, L_0x5d8995c7b660;  1 drivers
v0x5d8995c590d0_0 .net "comp_posvalue_rounded", 25 0, L_0x5d8995c7c610;  1 drivers
v0x5d8995c591b0_0 .var "data_acc", 35 0;
v0x5d8995c59290_0 .net "data_acc_in", 35 0, L_0x5d8995c7b5a0;  1 drivers
v0x5d8995c59370_0 .net "data_acc_update", 0 0, L_0x5d8995c74730;  1 drivers
v0x5d8995c59430_0 .var "gray_out", 15 0;
v0x5d8995c59510_0 .net "i_clk", 0 0, v0x5d8995c5c930_0;  alias, 1 drivers
v0x5d8995c595d0_0 .net/s "i_data_a", 15 0, v0x5d8995c5d150_0;  1 drivers
v0x5d8995c596b0_0 .net/s "i_data_b", 15 0, v0x5d8995c5d210_0;  1 drivers
v0x5d8995c59790_0 .net "i_in_valid", 0 0, v0x5d8995c5d2b0_0;  1 drivers
v0x5d8995c59850_0 .net "i_inst", 3 0, v0x5d8995c5d4b0_0;  1 drivers
v0x5d8995c59930_0 .net "i_rst_n", 0 0, v0x5d8995c5ca90_0;  alias, 1 drivers
v0x5d8995c599f0_0 .var "in_valid_reg", 0 0;
v0x5d8995c59ab0_0 .var "inst_reg_1", 3 0;
v0x5d8995c59b90_0 .var "inst_reg_2", 3 0;
v0x5d8995c59c70_0 .net "is_final_clz_count", 0 0, L_0x5d8995c6f520;  1 drivers
v0x5d8995c59d30_0 .net "is_final_lrcw_count", 0 0, L_0x5d8995c2a920;  1 drivers
v0x5d8995c59df0_0 .net "is_final_rot_count", 0 0, L_0x5d8995c2d120;  1 drivers
v0x5d8995c59eb0_0 .net "is_final_trans_count", 0 0, L_0x5d8995c6fad0;  1 drivers
v0x5d8995c59f70_0 .net "is_finalm1_trans_count", 0 0, L_0x5d8995c6f7b0;  1 drivers
v0x5d8995c5a030_0 .var "lrcw_b_reg", 15 0;
v0x5d8995c5a110_0 .var "lrcw_count", 3 0;
v0x5d8995c5a1f0_0 .net "lrcw_done", 0 0, L_0x5d8995c742a0;  1 drivers
v0x5d8995c5a2b0_0 .net "lrcw_out", 15 0, L_0x5d8995c7f3b0;  1 drivers
v0x5d8995c5a390_0 .net "lrcw_start", 0 0, L_0x5d8995c72e50;  1 drivers
v0x5d8995c5a450_0 .net "mac_add_in_a", 35 0, v0x5d8995c591b0_0;  1 drivers
v0x5d8995c5a530_0 .net "mac_add_in_b", 35 0, L_0x5d8995c78fd0;  1 drivers
v0x5d8995c5a610_0 .net "mac_add_out", 35 0, L_0x5d8995c7b160;  1 drivers
v0x5d8995c5a6f0_0 .net "mac_add_out_overflow", 0 0, L_0x5d8995c7c9f0;  1 drivers
v0x5d8995c5a7b0_0 .net "mac_mult_sign", 0 0, L_0x5d8995c78b20;  1 drivers
v0x5d8995c5a870_0 .net "mac_out", 15 0, L_0x5d8995c7d990;  1 drivers
v0x5d8995c5a950_0 .net "mac_overflow", 0 0, L_0x5d8995c7a4b0;  1 drivers
v0x5d8995c5aa10_0 .net "mac_sign_eq", 0 0, L_0x5d8995c79700;  1 drivers
v0x5d8995c5aad0_0 .net "mac_sum", 36 0, L_0x5d8995c79e50;  1 drivers
v0x5d8995c5abb0_0 .var "matrix_flat", 127 0;
v0x5d8995c5ac90_0 .net "matrix_out_update", 0 0, L_0x5d8995c741e0;  1 drivers
v0x5d8995c5ad50_0 .net "mult_full", 31 0, L_0x5d8995c77b80;  1 drivers
v0x5d8995c5ae30_0 .net "mult_in_a", 15 0, L_0x5d8995c77170;  1 drivers
v0x5d8995c5af10_0 .net "mult_in_b", 15 0, L_0x5d8995c77580;  1 drivers
v0x5d8995c5aff0_0 .var "o_busy", 0 0;
v0x5d8995c5b0b0_0 .var "o_data", 15 0;
v0x5d8995c5b190_0 .net "o_data_update", 0 0, L_0x5d8995c728d0;  1 drivers
v0x5d8995c5b250_0 .net "o_data_update_add", 0 0, L_0x5d8995c70670;  1 drivers
v0x5d8995c5b310_0 .net "o_data_update_clz", 0 0, L_0x5d8995c718e0;  1 drivers
v0x5d8995c5b3d0_0 .net "o_data_update_gray", 0 0, L_0x5d8995c70b00;  1 drivers
v0x5d8995c5b490_0 .net "o_data_update_lrcw", 0 0, L_0x5d8995c711f0;  1 drivers
v0x5d8995c5b550_0 .net "o_data_update_mac", 0 0, L_0x5d8995c702a0;  1 drivers
v0x5d8995c5b610_0 .net "o_data_update_rm4", 0 0, L_0x5d8995c70f30;  1 drivers
v0x5d8995c5b6d0_0 .net "o_data_update_rot", 0 0, L_0x5d8995c71650;  1 drivers
v0x5d8995c5b790_0 .net "o_data_update_trans", 0 0, L_0x5d8995c71ee0;  1 drivers
v0x5d8995c5b850_0 .var "o_out_valid", 0 0;
v0x5d8995c5b910_0 .net "overflow", 0 0, L_0x5d8995c75ef0;  1 drivers
v0x5d8995c5b9d0_0 .net "posvalue", 35 0, L_0x5d8995c7baf0;  1 drivers
v0x5d8995c5bab0_0 .net "posvalue_rounded", 25 0, L_0x5d8995c7c460;  1 drivers
v0x5d8995c5bb90_0 .var "rm4_out", 15 0;
v0x5d8995c5bc70_0 .var "rot_count", 3 0;
v0x5d8995c5bd50_0 .net "rot_done", 0 0, L_0x5d8995c74470;  1 drivers
v0x5d8995c5be10_0 .var "rot_out", 15 0;
v0x5d8995c5bef0_0 .net "rot_start", 0 0, L_0x5d8995c733a0;  1 drivers
v0x5d8995c5bfb0_0 .net "sign_eq", 0 0, L_0x5d8995c751e0;  1 drivers
v0x5d8995c5c070_0 .net "sign_mac_add_out", 0 0, L_0x5d8995c7b700;  1 drivers
v0x5d8995c5c130_0 .net "sum", 16 0, L_0x5d8995c757e0;  1 drivers
v0x5d8995c5c210_0 .var "trans_count", 3 0;
v0x5d8995c5c2f0_0 .net "trans_done", 0 0, L_0x5d8995c746c0;  1 drivers
v0x5d8995c5c3b0_0 .var "trans_out", 15 0;
v0x5d8995c5c490_0 .net "trans_ready", 0 0, L_0x5d8995c70190;  1 drivers
v0x5d8995c5c550_0 .net "trans_start", 0 0, L_0x5d8995c73cf0;  1 drivers
E_0x5d8995c38100/0 .event negedge, v0x5d8995c59930_0;
E_0x5d8995c38100/1 .event posedge, v0x5d8995c59510_0;
E_0x5d8995c38100 .event/or E_0x5d8995c38100/0, E_0x5d8995c38100/1;
E_0x5d8995c38140 .event edge, v0x5d8995c5abb0_0;
E_0x5d8995b61d50 .event edge, v0x5d8995c584d0_0, v0x5d8995c58a10_0;
E_0x5d8995c13320 .event edge, v0x5d8995c584d0_0;
L_0x5d8995c5dc80 .cmp/eq 4, v0x5d8995c5a110_0, L_0x7975a024f018;
L_0x5d8995c6dde0 .cmp/eq 16, v0x5d8995c584d0_0, L_0x7975a024f060;
L_0x5d8995c6dfd0 .cmp/eq 16, v0x5d8995c584d0_0, L_0x7975a024f0a8;
L_0x5d8995c6e1e0 .cmp/eq 4, v0x5d8995c59ab0_0, L_0x7975a024f0f0;
L_0x5d8995c6e3a0 .part v0x5d8995c58a10_0, 0, 4;
L_0x5d8995c6e440 .cmp/eq 4, v0x5d8995c5bc70_0, L_0x5d8995c6e3a0;
L_0x5d8995c6e5d0 .part v0x5d8995c58a10_0, 0, 4;
L_0x5d8995c6e710 .cmp/eq 4, L_0x5d8995c6e5d0, L_0x7975a024f138;
L_0x5d8995c6e970 .cmp/eq 4, v0x5d8995c59ab0_0, L_0x7975a024f180;
L_0x5d8995c6eb80 .concat [ 4 28 0 0], v0x5d8995c58af0_0, L_0x7975a024f210;
L_0x5d8995c6ec80 .arith/sub 32, L_0x7975a024f1c8, L_0x5d8995c6eb80;
L_0x5d8995c6edc0 .part/v v0x5d8995c584d0_0, L_0x5d8995c6ec80, 1;
L_0x5d8995c6efb0 .cmp/eq 4, v0x5d8995c58af0_0, L_0x7975a024f2a0;
L_0x5d8995c6f190 .cmp/eq 16, v0x5d8995c584d0_0, L_0x7975a024f2e8;
L_0x5d8995c6f430 .cmp/eq 4, v0x5d8995c59ab0_0, L_0x7975a024f330;
L_0x5d8995c6f630 .concat [ 4 28 0 0], v0x5d8995c5c210_0, L_0x7975a024f378;
L_0x5d8995c6f7b0 .cmp/eq 32, L_0x5d8995c6f630, L_0x7975a024f3c0;
L_0x5d8995c6f8f0 .concat [ 4 28 0 0], v0x5d8995c5c210_0, L_0x7975a024f408;
L_0x5d8995c6fad0 .cmp/eq 32, L_0x5d8995c6f8f0, L_0x7975a024f450;
L_0x5d8995c6fd20 .cmp/eq 4, v0x5d8995c5d4b0_0, L_0x7975a024f498;
L_0x5d8995c6f9e0 .reduce/nor v0x5d8995c5aff0_0;
L_0x5d8995c70310 .cmp/eq 4, v0x5d8995c59ab0_0, L_0x7975a024f4e0;
L_0x5d8995c70470 .cmp/eq 4, v0x5d8995c59ab0_0, L_0x7975a024f528;
L_0x5d8995c707b0 .cmp/eq 4, v0x5d8995c59ab0_0, L_0x7975a024f570;
L_0x5d8995c70a10 .cmp/eq 4, v0x5d8995c59ab0_0, L_0x7975a024f5b8;
L_0x5d8995c70c50 .cmp/eq 4, v0x5d8995c59ab0_0, L_0x7975a024f600;
L_0x5d8995c70ff0 .cmp/eq 4, v0x5d8995c59ab0_0, L_0x7975a024f648;
L_0x5d8995c71300 .cmp/eq 4, v0x5d8995c59ab0_0, L_0x7975a024f690;
L_0x5d8995c71150 .cmp/eq 4, v0x5d8995c59ab0_0, L_0x7975a024f6d8;
L_0x5d8995c719f0 .cmp/eq 4, v0x5d8995c59b90_0, L_0x7975a024f720;
L_0x5d8995c71c10 .reduce/nor L_0x5d8995c6fad0;
L_0x5d8995c72af0 .reduce/nor v0x5d8995c5aff0_0;
L_0x5d8995c72d60 .cmp/eq 4, v0x5d8995c5d4b0_0, L_0x7975a024f768;
L_0x5d8995c73080 .reduce/nor v0x5d8995c5aff0_0;
L_0x5d8995c73300 .cmp/eq 4, v0x5d8995c5d4b0_0, L_0x7975a024f7b0;
L_0x5d8995c72f60 .reduce/nor v0x5d8995c5aff0_0;
L_0x5d8995c73170 .cmp/eq 4, v0x5d8995c5d4b0_0, L_0x7975a024f7f8;
L_0x5d8995c73960 .reduce/nor v0x5d8995c5aff0_0;
L_0x5d8995c73c00 .cmp/eq 4, v0x5d8995c5d4b0_0, L_0x7975a024f840;
L_0x5d8995c73f50 .cmp/eq 4, v0x5d8995c59b90_0, L_0x7975a024f888;
L_0x5d8995c749c0 .cmp/eq 4, v0x5d8995c59ab0_0, L_0x7975a024f8d0;
L_0x5d8995c74ae0 .ufunc/vec4 TD_testbench.u_alu.twos_complement, 16, v0x5d8995c58a10_0 (v0x5d8995c2dc50_0) S_0x5d8995c12cb0;
L_0x5d8995c74ce0 .functor MUXZ 16, v0x5d8995c58a10_0, L_0x5d8995c74ae0, L_0x5d8995c749c0, C4<>;
L_0x5d8995c74e90 .part L_0x5d8995c74920, 15, 1;
L_0x5d8995c750f0 .part L_0x5d8995c74ce0, 15, 1;
L_0x5d8995c75480 .concat [ 16 1 0 0], L_0x5d8995c74920, L_0x7975a024f918;
L_0x5d8995c756f0 .concat [ 16 1 0 0], L_0x5d8995c74ce0, L_0x7975a024f960;
L_0x5d8995c757e0 .arith/sum 17, L_0x5d8995c75480, L_0x5d8995c756f0;
L_0x5d8995c75b20 .part L_0x5d8995c757e0, 16, 1;
L_0x5d8995c75c10 .part L_0x5d8995c757e0, 15, 1;
L_0x5d8995c761a0 .reduce/nor L_0x5d8995c75ef0;
L_0x5d8995c76290 .part L_0x5d8995c757e0, 0, 16;
L_0x5d8995c76570 .part L_0x5d8995c74920, 15, 1;
L_0x5d8995c766d0 .functor MUXZ 16, L_0x7975a024f9f0, L_0x7975a024f9a8, L_0x5d8995c76570, C4<>;
L_0x5d8995c769b0 .functor MUXZ 16, L_0x5d8995c766d0, L_0x5d8995c76290, L_0x5d8995c761a0, C4<>;
L_0x5d8995c76b40 .ufunc/vec4 TD_testbench.u_alu.twos_complement, 16, v0x5d8995c5d150_0 (v0x5d8995c2dc50_0) S_0x5d8995c12cb0;
L_0x5d8995c76e00 .ufunc/vec4 TD_testbench.u_alu.twos_complement, 16, v0x5d8995c5d210_0 (v0x5d8995c2dc50_0) S_0x5d8995c12cb0;
L_0x5d8995c76ef0 .part v0x5d8995c5d150_0, 15, 1;
L_0x5d8995c77170 .functor MUXZ 16, v0x5d8995c5d150_0, L_0x5d8995c76b40, L_0x5d8995c76ef0, C4<>;
L_0x5d8995c772f0 .part v0x5d8995c5d210_0, 15, 1;
L_0x5d8995c77580 .functor MUXZ 16, v0x5d8995c5d210_0, L_0x5d8995c76e00, L_0x5d8995c772f0, C4<>;
L_0x5d8995c77700 .concat [ 16 16 0 0], L_0x5d8995c77170, L_0x7975a024fa38;
L_0x5d8995c77a40 .concat [ 16 16 0 0], L_0x5d8995c77580, L_0x7975a024fa80;
L_0x5d8995c77b80 .arith/mult 32, L_0x5d8995c77700, L_0x5d8995c77a40;
L_0x5d8995c77ed0 .part v0x5d8995c5d150_0, 15, 1;
L_0x5d8995c77f70 .part v0x5d8995c5d210_0, 15, 1;
L_0x5d8995c78340 .ufunc/vec4 TD_testbench.u_alu.twos_complement32, 32, L_0x5d8995c77b80 (v0x5d8995c4e890_0) S_0x5d8995c4e6b0;
L_0x5d8995c78430 .functor MUXZ 32, L_0x5d8995c77b80, L_0x5d8995c78340, L_0x5d8995c78230, C4<>;
L_0x5d8995c787a0 .part v0x5d8995c584d0_0, 15, 1;
L_0x5d8995c78840 .part v0x5d8995c58a10_0, 15, 1;
L_0x5d8995c78e50 .concat [ 1 1 1 1], L_0x5d8995c78b20, L_0x5d8995c78b20, L_0x5d8995c78b20, L_0x5d8995c78b20;
L_0x5d8995c78fd0 .concat [ 32 4 0 0], v0x5d8995c585b0_0, L_0x5d8995c78e50;
L_0x5d8995c792c0 .part v0x5d8995c591b0_0, 35, 1;
L_0x5d8995c793b0 .part L_0x5d8995c78fd0, 35, 1;
L_0x5d8995c799d0 .concat [ 36 1 0 0], v0x5d8995c591b0_0, L_0x7975a024fac8;
L_0x5d8995c79ac0 .concat [ 36 1 0 0], L_0x5d8995c78fd0, L_0x7975a024fb10;
L_0x5d8995c79e50 .arith/sum 37, L_0x5d8995c799d0, L_0x5d8995c79ac0;
L_0x5d8995c7a000 .part L_0x5d8995c79e50, 36, 1;
L_0x5d8995c7a370 .part L_0x5d8995c79e50, 35, 1;
L_0x5d8995c7a790 .reduce/nor L_0x5d8995c7a4b0;
L_0x5d8995c7ab10 .part L_0x5d8995c79e50, 0, 36;
L_0x5d8995c7ac40 .part v0x5d8995c591b0_0, 35, 1;
L_0x5d8995c7b040 .functor MUXZ 36, L_0x7975a024fba0, L_0x7975a024fb58, L_0x5d8995c7ac40, C4<>;
L_0x5d8995c7b160 .functor MUXZ 36, L_0x5d8995c7b040, L_0x5d8995c7ab10, L_0x5d8995c7a790, C4<>;
L_0x5d8995c7b660 .ufunc/vec4 TD_testbench.u_alu.twos_complement36, 36, L_0x5d8995c7b160 (v0x5d8995c4ec50_0) S_0x5d8995c4ea70;
L_0x5d8995c7b700 .part L_0x5d8995c7b160, 35, 1;
L_0x5d8995c7baf0 .functor MUXZ 36, L_0x5d8995c7b160, L_0x5d8995c7b660, L_0x5d8995c7b700, C4<>;
L_0x5d8995c7bbe0 .part L_0x5d8995c7baf0, 10, 26;
L_0x5d8995c7bfa0 .part L_0x5d8995c7baf0, 9, 1;
L_0x5d8995c7c040 .concat [ 1 25 0 0], L_0x5d8995c7bfa0, L_0x7975a024fbe8;
L_0x5d8995c7c460 .arith/sum 26, L_0x5d8995c7bbe0, L_0x5d8995c7c040;
L_0x5d8995c7c610 .ufunc/vec4 TD_testbench.u_alu.twos_complement26, 26, L_0x5d8995c7c460 (v0x5d8995c4e4d0_0) S_0x5d8995c4e2f0;
L_0x5d8995c7c9f0 .cmp/gt 26, L_0x5d8995c7c460, L_0x7975a024fc30;
L_0x5d8995c7cae0 .reduce/nor L_0x5d8995c7c9f0;
L_0x5d8995c7ced0 .part L_0x5d8995c7c610, 0, 16;
L_0x5d8995c7cfc0 .part L_0x5d8995c7c460, 0, 16;
L_0x5d8995c7d400 .functor MUXZ 16, L_0x5d8995c7cfc0, L_0x5d8995c7ced0, L_0x5d8995c7b700, C4<>;
L_0x5d8995c7d4f0 .functor MUXZ 16, L_0x7975a024fcc0, L_0x7975a024fc78, L_0x5d8995c7b700, C4<>;
L_0x5d8995c7d990 .functor MUXZ 16, L_0x5d8995c7d4f0, L_0x5d8995c7d400, L_0x5d8995c7cae0, C4<>;
L_0x5d8995c7db20 .cmp/eq 16, v0x5d8995c584d0_0, L_0x7975a024fd08;
L_0x5d8995c7df40 .cmp/eq 16, v0x5d8995c584d0_0, L_0x7975a024fd50;
L_0x5d8995c7e210 .part/v v0x5d8995c584d0_0, v0x5d8995c5a110_0, 1;
L_0x5d8995c7e640 .part v0x5d8995c5a030_0, 0, 15;
L_0x5d8995c7e6e0 .part v0x5d8995c5a030_0, 15, 1;
L_0x5d8995c7ec40 .concat [ 1 15 0 0], L_0x5d8995c7eb50, L_0x5d8995c7e640;
L_0x5d8995c7ed80 .functor MUXZ 16, v0x5d8995c5a030_0, L_0x5d8995c7ec40, L_0x5d8995c7e210, C4<>;
L_0x5d8995c7f220 .functor MUXZ 16, L_0x5d8995c7ed80, L_0x5d8995c7c500, L_0x5d8995c7df40, C4<>;
L_0x5d8995c7f3b0 .functor MUXZ 16, L_0x5d8995c7f220, v0x5d8995c58a10_0, L_0x5d8995c7db20, C4<>;
L_0x5d8995c7f860 .cmp/eq 16, v0x5d8995c584d0_0, L_0x7975a024fd98;
L_0x5d8995c7f950 .concat [ 4 12 0 0], v0x5d8995c58af0_0, L_0x7975a024fe28;
L_0x5d8995c7fdc0 .functor MUXZ 16, L_0x5d8995c7f950, L_0x7975a024fde0, L_0x5d8995c7f860, C4<>;
S_0x5d8995c01290 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 265, 3 265 0, S_0x5d8995c00b10;
 .timescale 0 0;
v0x5d8995c2b130_0 .var/i "i", 31 0;
S_0x5d8995c01610 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 275, 3 275 0, S_0x5d8995c00b10;
 .timescale 0 0;
v0x5d8995c2b200_0 .var/i "i", 31 0;
S_0x5d8995c07b20 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 293, 3 293 0, S_0x5d8995c00b10;
 .timescale 0 0;
v0x5d8995c2d280_0 .var/i "j", 31 0;
S_0x5d8995c07fc0 .scope begin, "$ivl_for_loop3" "$ivl_for_loop3" 3 299, 3 299 0, S_0x5d8995c00b10;
 .timescale 0 0;
v0x5d8995c2d350_0 .var/i "i", 31 0;
S_0x5d8995c15010 .scope begin, "$ivl_for_loop4" "$ivl_for_loop4" 3 328, 3 328 0, S_0x5d8995c00b10;
 .timescale 0 0;
v0x5d8995c2db80_0 .var/i "i", 31 0;
S_0x5d8995c12cb0 .scope function.vec4.u16, "twos_complement" "twos_complement" 3 499, 3 499 0, S_0x5d8995c00b10;
 .timescale 0 0;
v0x5d8995c2dc50_0 .var/s "in_data", 15 0;
; Variable twos_complement is vec4 return value of scope S_0x5d8995c12cb0
TD_testbench.u_alu.twos_complement ;
    %load/vec4 v0x5d8995c2dc50_0;
    %inv;
    %addi 1, 0, 16;
    %ret/vec4 0, 0, 16;  Assign to twos_complement (store_vec4_to_lval)
    %end;
S_0x5d8995c4e2f0 .scope function.vec4.u26, "twos_complement26" "twos_complement26" 3 505, 3 505 0, S_0x5d8995c00b10;
 .timescale 0 0;
v0x5d8995c4e4d0_0 .var/s "in_data26", 25 0;
; Variable twos_complement26 is vec4 return value of scope S_0x5d8995c4e2f0
TD_testbench.u_alu.twos_complement26 ;
    %load/vec4 v0x5d8995c4e4d0_0;
    %inv;
    %addi 1, 0, 26;
    %ret/vec4 0, 0, 26;  Assign to twos_complement26 (store_vec4_to_lval)
    %end;
S_0x5d8995c4e6b0 .scope function.vec4.u32, "twos_complement32" "twos_complement32" 3 511, 3 511 0, S_0x5d8995c00b10;
 .timescale 0 0;
v0x5d8995c4e890_0 .var/s "in_data32", 31 0;
; Variable twos_complement32 is vec4 return value of scope S_0x5d8995c4e6b0
TD_testbench.u_alu.twos_complement32 ;
    %load/vec4 v0x5d8995c4e890_0;
    %inv;
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to twos_complement32 (store_vec4_to_lval)
    %end;
S_0x5d8995c4ea70 .scope function.vec4.u36, "twos_complement36" "twos_complement36" 3 517, 3 517 0, S_0x5d8995c00b10;
 .timescale 0 0;
v0x5d8995c4ec50_0 .var/s "in_data36", 35 0;
; Variable twos_complement36 is vec4 return value of scope S_0x5d8995c4ea70
TD_testbench.u_alu.twos_complement36 ;
    %load/vec4 v0x5d8995c4ec50_0;
    %inv;
    %addi 1, 0, 36;
    %ret/vec4 0, 0, 36;  Assign to twos_complement36 (store_vec4_to_lval)
    %end;
S_0x5d8995c5c730 .scope module, "u_clk_gen" "clk_gen" 2 124, 2 290 0, S_0x5d8995c12820;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "rst_n";
v0x5d8995c5c930_0 .var "clk", 0 0;
v0x5d8995c5c9f0_0 .var "rst", 0 0;
v0x5d8995c5ca90_0 .var "rst_n", 0 0;
S_0x5d8995c5cb70 .scope task, "validate" "validate" 2 257, 2 257 0, S_0x5d8995c12820;
 .timescale -9 -11;
TD_testbench.validate ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d8995c5db00_0, 0, 32;
    %vpi_call 2 259 "$display", "===============================================================================" {0 0 0};
    %vpi_call 2 260 "$display", "Instruction: %b", &APV<v0x5d8995c5d350, 0, 32, 4> {0 0 0};
    %vpi_call 2 261 "$display", "===============================================================================" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d8995c5cee0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d8995c5d020_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x5d8995c5d020_0;
    %cmpi/s 40, 0, 32;
    %jmp/0xz T_4.1, 5;
    %ix/getv/s 4, v0x5d8995c5d020_0;
    %load/vec4a v0x5d8995c5cf80, 4;
    %ix/getv/s 4, v0x5d8995c5d020_0;
    %load/vec4a v0x5d8995c5d830, 4;
    %cmp/ne;
    %jmp/0xz  T_4.2, 6;
    %vpi_call 2 266 "$display", "[ERROR  ]   [%d] Your Result:%16b Golden:%16b", v0x5d8995c5d020_0, &A<v0x5d8995c5d830, v0x5d8995c5d020_0 >, &A<v0x5d8995c5cf80, v0x5d8995c5d020_0 > {0 0 0};
    %load/vec4 v0x5d8995c5cee0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d8995c5cee0_0, 0, 32;
    %jmp T_4.3;
T_4.2 ;
    %vpi_call 2 270 "$display", "[CORRECT]   [%d] Your Result:%16b Golden:%16b", v0x5d8995c5d020_0, &A<v0x5d8995c5d830, v0x5d8995c5d020_0 >, &A<v0x5d8995c5cf80, v0x5d8995c5d020_0 > {0 0 0};
T_4.3 ;
    %load/vec4 v0x5d8995c5d020_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d8995c5d020_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %load/vec4 v0x5d8995c5cee0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.4, 4;
    %vpi_call 2 273 "$display", "Data             [PASS]" {0 0 0};
    %jmp T_4.5;
T_4.4 ;
    %vpi_call 2 275 "$display", "Data             [FAIL]" {0 0 0};
T_4.5 ;
    %load/vec4 v0x5d8995c5db00_0;
    %load/vec4 v0x5d8995c5cee0_0;
    %add;
    %store/vec4 v0x5d8995c5db00_0, 0, 32;
    %load/vec4 v0x5d8995c5db00_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.6, 4;
    %vpi_call 2 279 "$display", ">>> Congratulation! All result are correct" {0 0 0};
    %jmp T_4.7;
T_4.6 ;
    %vpi_call 2 281 "$display", ">>> There are %d errors QQ", v0x5d8995c5db00_0 {0 0 0};
T_4.7 ;
    %vpi_call 2 283 "$display", "===============================================================================" {0 0 0};
    %end;
    .scope S_0x5d8995c5c730;
T_5 ;
    %delay 500, 0;
    %load/vec4 v0x5d8995c5c930_0;
    %inv;
    %store/vec4 v0x5d8995c5c930_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5d8995c5c730;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d8995c5c930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d8995c5c9f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d8995c5ca90_0, 0, 1;
    %delay 250, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d8995c5c9f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d8995c5ca90_0, 0, 1;
    %delay 1750, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d8995c5c9f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d8995c5ca90_0, 0, 1;
    %delay 100000000, 0;
    %vpi_call 2 303 "$display", "Error! Time limit exceeded!" {0 0 0};
    %vpi_call 2 304 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x5d8995c00b10;
T_7 ;
    %wait E_0x5d8995c38100;
    %load/vec4 v0x5d8995c59930_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5d8995c5a030_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5d8995c5a390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x5d8995c596b0_0;
    %assign/vec4 v0x5d8995c5a030_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x5d8995c5aff0_0;
    %load/vec4 v0x5d8995c584d0_0;
    %load/vec4 v0x5d8995c5a110_0;
    %part/u 1;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x5d8995c5a030_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x5d8995c5a030_0;
    %parti/s 1, 15, 5;
    %inv;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5d8995c5a030_0, 0;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5d8995c00b10;
T_8 ;
    %wait E_0x5d8995c38100;
    %load/vec4 v0x5d8995c59930_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5d8995c5a110_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5d8995c59d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5d8995c5a110_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x5d8995c5a390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5d8995c5a110_0, 0;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x5d8995c5aff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x5d8995c5a110_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5d8995c5a110_0, 0;
T_8.6 ;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5d8995c00b10;
T_9 ;
    %wait E_0x5d8995c38100;
    %load/vec4 v0x5d8995c59930_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5d8995c5be10_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5d8995c5bef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x5d8995c595d0_0;
    %assign/vec4 v0x5d8995c5be10_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x5d8995c5aff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x5d8995c5be10_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x5d8995c5be10_0;
    %parti/s 15, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5d8995c5be10_0, 0;
T_9.4 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5d8995c00b10;
T_10 ;
    %wait E_0x5d8995c38100;
    %load/vec4 v0x5d8995c59930_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5d8995c5bc70_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5d8995c59df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5d8995c5bc70_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x5d8995c5bef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5d8995c5bc70_0, 0;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0x5d8995c5aff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x5d8995c5bc70_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5d8995c5bc70_0, 0;
T_10.6 ;
T_10.5 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5d8995c00b10;
T_11 ;
    %wait E_0x5d8995c38100;
    %load/vec4 v0x5d8995c59930_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5d8995c58af0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x5d8995c59c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5d8995c58af0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x5d8995c58d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5d8995c58af0_0, 0;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0x5d8995c5aff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x5d8995c58af0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5d8995c58af0_0, 0;
T_11.6 ;
T_11.5 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5d8995c00b10;
T_12 ;
    %wait E_0x5d8995c13320;
    %fork t_1, S_0x5d8995c01290;
    %jmp t_0;
    .scope S_0x5d8995c01290;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d8995c2b130_0, 0, 32;
T_12.0 ;
    %load/vec4 v0x5d8995c2b130_0;
    %pad/s 33;
    %cmpi/s 15, 0, 33;
    %jmp/0xz T_12.1, 5;
    %load/vec4 v0x5d8995c584d0_0;
    %load/vec4 v0x5d8995c2b130_0;
    %addi 1, 0, 32;
    %part/s 1;
    %load/vec4 v0x5d8995c584d0_0;
    %load/vec4 v0x5d8995c2b130_0;
    %part/s 1;
    %xor;
    %ix/getv/s 4, v0x5d8995c2b130_0;
    %store/vec4 v0x5d8995c59430_0, 4, 1;
    %load/vec4 v0x5d8995c2b130_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d8995c2b130_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %end;
    .scope S_0x5d8995c00b10;
t_0 %join;
    %load/vec4 v0x5d8995c584d0_0;
    %parti/s 1, 15, 5;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5d8995c59430_0, 4, 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x5d8995c00b10;
T_13 ;
    %wait E_0x5d8995b61d50;
    %fork t_3, S_0x5d8995c01610;
    %jmp t_2;
    .scope S_0x5d8995c01610;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d8995c2b200_0, 0, 32;
T_13.0 ;
    %load/vec4 v0x5d8995c2b200_0;
    %cmpi/s 13, 0, 32;
    %jmp/0xz T_13.1, 5;
    %load/vec4 v0x5d8995c584d0_0;
    %load/vec4 v0x5d8995c2b200_0;
    %part/s 4;
    %load/vec4 v0x5d8995c58a10_0;
    %pushi/vec4 15, 0, 32;
    %load/vec4 v0x5d8995c2b200_0;
    %sub;
    %pad/s 34;
    %subi 3, 0, 34;
    %part/s 4;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/getv/s 4, v0x5d8995c2b200_0;
    %store/vec4 v0x5d8995c5bb90_0, 4, 1;
    %load/vec4 v0x5d8995c2b200_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d8995c2b200_0, 0, 32;
    %jmp T_13.0;
T_13.1 ;
    %end;
    .scope S_0x5d8995c00b10;
t_2 %join;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5d8995c5bb90_0, 4, 3;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x5d8995c00b10;
T_14 ;
    %wait E_0x5d8995c38100;
    %load/vec4 v0x5d8995c59930_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x5d8995c5abb0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x5d8995c5c550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x5d8995c5abb0_0;
    %parti/s 112, 16, 6;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x5d8995c5abb0_0, 4, 5;
    %fork t_5, S_0x5d8995c07b20;
    %jmp t_4;
    .scope S_0x5d8995c07b20;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d8995c2d280_0, 0, 32;
T_14.4 ;
    %load/vec4 v0x5d8995c2d280_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_14.5, 5;
    %load/vec4 v0x5d8995c595d0_0;
    %load/vec4 v0x5d8995c2d280_0;
    %muli 2, 0, 32;
    %part/s 2;
    %ix/load 5, 0, 0;
    %pushi/vec4 112, 0, 32;
    %load/vec4 v0x5d8995c2d280_0;
    %muli 2, 0, 32;
    %add;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x5d8995c5abb0_0, 4, 5;
    %load/vec4 v0x5d8995c2d280_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d8995c2d280_0, 0, 32;
    %jmp T_14.4;
T_14.5 ;
    %end;
    .scope S_0x5d8995c00b10;
t_4 %join;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x5d8995c5ac90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %fork t_7, S_0x5d8995c07fc0;
    %jmp t_6;
    .scope S_0x5d8995c07fc0;
t_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d8995c2d350_0, 0, 32;
T_14.8 ;
    %load/vec4 v0x5d8995c2d350_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_14.9, 5;
    %load/vec4 v0x5d8995c5abb0_0;
    %load/vec4 v0x5d8995c2d350_0;
    %muli 16, 0, 32;
    %part/s 14;
    %ix/load 5, 0, 0;
    %load/vec4 v0x5d8995c2d350_0;
    %muli 16, 0, 32;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x5d8995c5abb0_0, 4, 5;
    %pushi/vec4 0, 0, 2;
    %ix/load 5, 0, 0;
    %load/vec4 v0x5d8995c2d350_0;
    %muli 16, 0, 32;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0x5d8995c5abb0_0, 4, 5;
    %load/vec4 v0x5d8995c2d350_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d8995c2d350_0, 0, 32;
    %jmp T_14.8;
T_14.9 ;
    %end;
    .scope S_0x5d8995c00b10;
t_6 %join;
T_14.6 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5d8995c00b10;
T_15 ;
    %wait E_0x5d8995c38100;
    %load/vec4 v0x5d8995c59930_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5d8995c5c210_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x5d8995c59b90_0;
    %pushi/vec4 9, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5d8995c59eb0_0;
    %and;
    %load/vec4 v0x5d8995c5aff0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5d8995c5c210_0, 0;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x5d8995c5c490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5d8995c5c210_0, 0;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v0x5d8995c5c550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x5d8995c5c210_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5d8995c5c210_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x5d8995c5aff0_0;
    %load/vec4 v0x5d8995c59eb0_0;
    %nor/r;
    %and;
    %load/vec4 v0x5d8995c59b90_0;
    %pushi/vec4 9, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.8, 8;
    %load/vec4 v0x5d8995c5c210_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x5d8995c5c210_0, 0;
T_15.8 ;
T_15.7 ;
T_15.5 ;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5d8995c00b10;
T_16 ;
    %wait E_0x5d8995c38140;
    %fork t_9, S_0x5d8995c15010;
    %jmp t_8;
    .scope S_0x5d8995c15010;
t_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d8995c2db80_0, 0, 32;
T_16.0 ;
    %load/vec4 v0x5d8995c2db80_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_16.1, 5;
    %load/vec4 v0x5d8995c5abb0_0;
    %pushi/vec4 127, 0, 32;
    %load/vec4 v0x5d8995c2db80_0;
    %muli 16, 0, 32;
    %sub;
    %pad/s 34;
    %subi 1, 0, 34;
    %part/s 2;
    %load/vec4 v0x5d8995c2db80_0;
    %muli 2, 0, 32;
    %ix/vec4/s 4;
    %store/vec4 v0x5d8995c5c3b0_0, 4, 2;
    %load/vec4 v0x5d8995c2db80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d8995c2db80_0, 0, 32;
    %jmp T_16.0;
T_16.1 ;
    %end;
    .scope S_0x5d8995c00b10;
t_8 %join;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x5d8995c00b10;
T_17 ;
    %wait E_0x5d8995c38100;
    %load/vec4 v0x5d8995c59930_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5d8995c584d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5d8995c58a10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5d8995c59ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d8995c599f0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x5d8995c5aff0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x5d8995c59790_0;
    %assign/vec4 v0x5d8995c599f0_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x5d8995c5b190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x5d8995c59790_0;
    %assign/vec4 v0x5d8995c599f0_0, 0;
T_17.4 ;
T_17.3 ;
    %load/vec4 v0x5d8995c5aff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x5d8995c59ab0_0;
    %assign/vec4 v0x5d8995c59ab0_0, 0;
    %load/vec4 v0x5d8995c584d0_0;
    %assign/vec4 v0x5d8995c584d0_0, 0;
    %load/vec4 v0x5d8995c58a10_0;
    %assign/vec4 v0x5d8995c58a10_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x5d8995c5aff0_0;
    %nor/r;
    %load/vec4 v0x5d8995c59790_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.8, 8;
    %load/vec4 v0x5d8995c59850_0;
    %assign/vec4 v0x5d8995c59ab0_0, 0;
    %load/vec4 v0x5d8995c595d0_0;
    %assign/vec4 v0x5d8995c584d0_0, 0;
    %load/vec4 v0x5d8995c596b0_0;
    %assign/vec4 v0x5d8995c58a10_0, 0;
T_17.8 ;
T_17.7 ;
    %load/vec4 v0x5d8995c5aff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.10, 8;
    %load/vec4 v0x5d8995c59b90_0;
    %assign/vec4 v0x5d8995c59b90_0, 0;
    %jmp T_17.11;
T_17.10 ;
    %load/vec4 v0x5d8995c5c490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.12, 8;
    %load/vec4 v0x5d8995c59850_0;
    %assign/vec4 v0x5d8995c59b90_0, 0;
    %jmp T_17.13;
T_17.12 ;
    %load/vec4 v0x5d8995c5aff0_0;
    %nor/r;
    %load/vec4 v0x5d8995c599f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.14, 8;
    %load/vec4 v0x5d8995c59ab0_0;
    %assign/vec4 v0x5d8995c59b90_0, 0;
    %jmp T_17.15;
T_17.14 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5d8995c59b90_0, 0;
T_17.15 ;
T_17.13 ;
T_17.11 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5d8995c00b10;
T_18 ;
    %wait E_0x5d8995c38100;
    %load/vec4 v0x5d8995c59930_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 36;
    %assign/vec4 v0x5d8995c591b0_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x5d8995c59370_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x5d8995c59290_0;
    %assign/vec4 v0x5d8995c591b0_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0x5d8995c591b0_0;
    %assign/vec4 v0x5d8995c591b0_0, 0;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x5d8995c00b10;
T_19 ;
    %wait E_0x5d8995c38100;
    %load/vec4 v0x5d8995c59930_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5d8995c585b0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x5d8995c59790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x5d8995c58690_0;
    %assign/vec4 v0x5d8995c585b0_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x5d8995c00b10;
T_20 ;
    %wait E_0x5d8995c38100;
    %load/vec4 v0x5d8995c59930_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5d8995c5b0b0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x5d8995c5b190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x5d8995c59ab0_0;
    %cmpi/e 0, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5d8995c59ab0_0;
    %cmpi/e 1, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_20.4, 4;
    %load/vec4 v0x5d8995c58930_0;
    %assign/vec4 v0x5d8995c5b0b0_0, 0;
    %jmp T_20.5;
T_20.4 ;
    %load/vec4 v0x5d8995c59ab0_0;
    %cmpi/e 2, 0, 4;
    %jmp/0xz  T_20.6, 4;
    %load/vec4 v0x5d8995c5a870_0;
    %assign/vec4 v0x5d8995c5b0b0_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x5d8995c59ab0_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_20.8, 4;
    %load/vec4 v0x5d8995c58930_0;
    %assign/vec4 v0x5d8995c5b0b0_0, 0;
    %jmp T_20.9;
T_20.8 ;
    %load/vec4 v0x5d8995c59ab0_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_20.10, 4;
    %load/vec4 v0x5d8995c59430_0;
    %assign/vec4 v0x5d8995c5b0b0_0, 0;
    %jmp T_20.11;
T_20.10 ;
    %load/vec4 v0x5d8995c59ab0_0;
    %cmpi/e 5, 0, 4;
    %jmp/0xz  T_20.12, 4;
    %load/vec4 v0x5d8995c5a2b0_0;
    %assign/vec4 v0x5d8995c5b0b0_0, 0;
    %jmp T_20.13;
T_20.12 ;
    %load/vec4 v0x5d8995c59ab0_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_20.14, 4;
    %load/vec4 v0x5d8995c5be10_0;
    %assign/vec4 v0x5d8995c5b0b0_0, 0;
    %jmp T_20.15;
T_20.14 ;
    %load/vec4 v0x5d8995c59ab0_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_20.16, 4;
    %load/vec4 v0x5d8995c58c90_0;
    %assign/vec4 v0x5d8995c5b0b0_0, 0;
    %jmp T_20.17;
T_20.16 ;
    %load/vec4 v0x5d8995c59ab0_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_20.18, 4;
    %load/vec4 v0x5d8995c5bb90_0;
    %assign/vec4 v0x5d8995c5b0b0_0, 0;
    %jmp T_20.19;
T_20.18 ;
    %load/vec4 v0x5d8995c59ab0_0;
    %cmpi/e 9, 0, 4;
    %jmp/0xz  T_20.20, 4;
    %load/vec4 v0x5d8995c5c3b0_0;
    %assign/vec4 v0x5d8995c5b0b0_0, 0;
    %jmp T_20.21;
T_20.20 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5d8995c5b0b0_0, 0;
T_20.21 ;
T_20.19 ;
T_20.17 ;
T_20.15 ;
T_20.13 ;
T_20.11 ;
T_20.9 ;
T_20.7 ;
T_20.5 ;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x5d8995c00b10;
T_21 ;
    %wait E_0x5d8995c38100;
    %load/vec4 v0x5d8995c59930_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d8995c5b850_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x5d8995c5b190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5d8995c5b850_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d8995c5b850_0, 0;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x5d8995c00b10;
T_22 ;
    %wait E_0x5d8995c38100;
    %load/vec4 v0x5d8995c59930_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d8995c5aff0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x5d8995c5a390_0;
    %flag_set/vec4 8;
    %load/vec4 v0x5d8995c5bef0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x5d8995c58d70_0;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x5d8995c5c490_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_22.2, 9;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5d8995c5aff0_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %load/vec4 v0x5d8995c5a1f0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x5d8995c5bd50_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x5d8995c58bd0_0;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x5d8995c5c2f0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_22.4, 9;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5d8995c5aff0_0, 0;
T_22.4 ;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x5d8995c12820;
T_23 ;
    %vpi_call 2 119 "$readmemb", "../00_TESTBED/pattern/VALID.dat", v0x5d8995c5dbe0 {0 0 0};
    %vpi_call 2 120 "$readmemb", "../00_TESTBED/pattern/INST5_I.dat", v0x5d8995c5d350 {0 0 0};
    %vpi_call 2 121 "$readmemb", "../00_TESTBED/pattern/INST5_O.dat", v0x5d8995c5cf80 {0 0 0};
    %end;
    .thread T_23;
    .scope S_0x5d8995c12820;
T_24 ;
    %vpi_call 2 149 "$dumpfile", "alu.vcd" {0 0 0};
    %vpi_call 2 150 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5d8995c12820 {0 0 0};
    %end;
    .thread T_24;
    .scope S_0x5d8995c12820;
T_25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d8995c5d3f0_0, 0, 32;
T_25.0 ;
    %load/vec4 v0x5d8995c5da60_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_25.1, 6;
    %wait E_0x5d8995c38730;
    %jmp T_25.0;
T_25.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d8995c5d2b0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5d8995c5d4b0_0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5d8995c5d150_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5d8995c5d210_0, 0, 16;
T_25.2 ;
    %load/vec4 v0x5d8995c5da60_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_25.3, 6;
    %wait E_0x5d8995c38730;
    %jmp T_25.2;
T_25.3 ;
    %wait E_0x5d8995c38770;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d8995c5d020_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d8995c5d5a0_0, 0, 32;
T_25.4 ;
    %load/vec4 v0x5d8995c5d020_0;
    %cmpi/s 60, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x5d8995c5d5a0_0;
    %cmpi/s 40, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_25.5, 8;
    %wait E_0x5d8995b61ff0;
    %ix/getv/s 4, v0x5d8995c5d020_0;
    %load/vec4a v0x5d8995c5dbe0, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.6, 8;
    %load/vec4 v0x5d8995c5cd50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5d8995c5d2b0_0, 0, 1;
    %ix/getv/s 4, v0x5d8995c5d5a0_0;
    %load/vec4a v0x5d8995c5d350, 4;
    %parti/s 4, 32, 7;
    %store/vec4 v0x5d8995c5d4b0_0, 0, 4;
    %ix/getv/s 4, v0x5d8995c5d5a0_0;
    %load/vec4a v0x5d8995c5d350, 4;
    %parti/s 16, 16, 6;
    %store/vec4 v0x5d8995c5d150_0, 0, 16;
    %ix/getv/s 4, v0x5d8995c5d5a0_0;
    %load/vec4a v0x5d8995c5d350, 4;
    %parti/s 16, 0, 2;
    %store/vec4 v0x5d8995c5d210_0, 0, 16;
    %load/vec4 v0x5d8995c5d5a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d8995c5d5a0_0, 0, 32;
    %load/vec4 v0x5d8995c5d020_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d8995c5d020_0, 0, 32;
    %jmp T_25.9;
T_25.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d8995c5d2b0_0, 0, 1;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x5d8995c5d4b0_0, 0, 4;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x5d8995c5d150_0, 0, 16;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x5d8995c5d210_0, 0, 16;
T_25.9 ;
    %jmp T_25.7;
T_25.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d8995c5d2b0_0, 0, 1;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x5d8995c5d4b0_0, 0, 4;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x5d8995c5d150_0, 0, 16;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x5d8995c5d210_0, 0, 16;
    %load/vec4 v0x5d8995c5d020_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d8995c5d020_0, 0, 32;
T_25.7 ;
    %wait E_0x5d8995c38770;
    %jmp T_25.4;
T_25.5 ;
    %wait E_0x5d8995b61ff0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d8995c5d2b0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5d8995c5d4b0_0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5d8995c5d150_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5d8995c5d210_0, 0, 16;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5d8995c5d3f0_0, 0, 32;
    %end;
    .thread T_25;
    .scope S_0x5d8995c12820;
T_26 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d8995c5d9a0_0, 0, 32;
T_26.0 ;
    %load/vec4 v0x5d8995c5da60_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_26.1, 6;
    %wait E_0x5d8995c38730;
    %jmp T_26.0;
T_26.1 ;
    %delay 100, 0;
    %load/vec4 v0x5d8995c5cd50_0;
    %pushi/vec4 0, 0, 1;
    %cmp/ne;
    %flag_get/vec4 6;
    %load/vec4 v0x5d8995c5cd50_0;
    %pushi/vec4 1, 0, 1;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x5d8995c5d8d0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/ne;
    %flag_get/vec4 6;
    %load/vec4 v0x5d8995c5d8d0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x5d8995c5d740_0;
    %pushi/vec4 0, 0, 16;
    %cmp/ne;
    %flag_get/vec4 6;
    %load/vec4 v0x5d8995c5d740_0;
    %pushi/vec4 65535, 0, 16;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_26.2, 8;
    %vpi_call 2 222 "$display", "Reset: Error! Output not reset to 0 or 1" {0 0 0};
T_26.2 ;
T_26.4 ;
    %load/vec4 v0x5d8995c5da60_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 6;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_26.5, 6;
    %wait E_0x5d8995c38730;
    %jmp T_26.4;
T_26.5 ;
    %wait E_0x5d8995c38770;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5d8995c5d660_0, 0, 32;
T_26.6 ;
    %load/vec4 v0x5d8995c5d660_0;
    %cmpi/s 40, 0, 32;
    %jmp/0xz T_26.7, 5;
    %wait E_0x5d8995b61ff0;
    %load/vec4 v0x5d8995c5d8d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_26.8, 6;
    %load/vec4 v0x5d8995c5d740_0;
    %ix/getv/s 4, v0x5d8995c5d660_0;
    %store/vec4a v0x5d8995c5d830, 4, 0;
    %load/vec4 v0x5d8995c5d660_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5d8995c5d660_0, 0, 32;
T_26.8 ;
    %wait E_0x5d8995c38770;
    %jmp T_26.6;
T_26.7 ;
    %wait E_0x5d8995b61ff0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5d8995c5d9a0_0, 0, 32;
    %end;
    .thread T_26;
    .scope S_0x5d8995c12820;
T_27 ;
T_27.0 ;
    %load/vec4 v0x5d8995c5d3f0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0x5d8995c5d9a0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_27.1, 6;
    %wait E_0x5d8995bc4580;
    %jmp T_27.0;
T_27.1 ;
    %vpi_call 2 249 "$display", "Compute finished, start validating result..." {0 0 0};
    %fork TD_testbench.validate, S_0x5d8995c5cb70;
    %join;
    %vpi_call 2 251 "$display", "Simulation finish" {0 0 0};
    %delay 2000, 0;
    %vpi_call 2 253 "$finish" {0 0 0};
    %end;
    .thread T_27;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.v";
    "../01_RTL/alu.v";
