<?xml version="1.0" encoding="UTF-8" standalone="no" ?><TCML xmlns="tcml"><Scenario Id="Primary"/><Scenario Id="place_and_route"><clock Id="1"><name>CLOCKS_RESETS_0/RCOSC_0/RCOSC_0/I_OSC_160/CLK</name><period>6.25</period><waveform>0 3.125</waveform><source><type>CLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { CLOCKS_RESETS_0/RCOSC_0/RCOSC_0/I_OSC_160/CLK }]</orig_string><macro><type>PIN</type><pattern>CLOCKS_RESETS_0/RCOSC_0/RCOSC_0/I_OSC_160:CLK</pattern></macro></source><comment/><origin><file>C:/Microsemiprj_PF23/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/designer/TOP/place_route.sdc</file><line>8</line></origin></clock><clock Id="2"><name>TCK</name><period>33.33</period><waveform>0 16.665</waveform><source><type>CLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_ports { TCK }]</orig_string><macro><type>PORT</type><pattern>TCK</pattern></macro></source><comment/><origin><file>C:/Microsemiprj_PF23/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/designer/TOP/place_route.sdc</file><line>9</line></origin></clock><generated_clock Id="3"><name>CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0</name><source><type>GENCLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0 }]</orig_string><macro><type>PIN</type><pattern>CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0:OUT0</pattern></macro></source><master><type>CLOCK_REF</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/REF_CLK_0 }]</orig_string><macro><type>PIN</type><pattern>CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0:REF_CLK_0</pattern></macro></master><mult_factor>25</mult_factor><div_factor>36</div_factor><comment/><edges/><edge_shift/><origin><file>C:/Microsemiprj_PF23/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/designer/TOP/place_route.sdc</file><line>10</line></origin></generated_clock><generated_clock Id="4"><name>MEMORY_0/DDR3_0/CCC_0/pll_inst_0/OUT0</name><source><type>GENCLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { MEMORY_0/DDR3_0/CCC_0/pll_inst_0/OUT0 }]</orig_string><macro><type>PIN</type><pattern>MEMORY_0/DDR3_0/CCC_0/pll_inst_0:OUT0</pattern></macro></source><master><type>CLOCK_REF</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { MEMORY_0/DDR3_0/CCC_0/pll_inst_0/REF_CLK_0 }]</orig_string><macro><type>PIN</type><pattern>MEMORY_0/DDR3_0/CCC_0/pll_inst_0:REF_CLK_0</pattern></macro></master><mult_factor>4</mult_factor><div_factor>1</div_factor><comment/><edges/><edge_shift/><origin><file>C:/Microsemiprj_PF23/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/designer/TOP/place_route.sdc</file><line>11</line></origin></generated_clock><generated_clock Id="5"><name>MEMORY_0/DDR3_0/CCC_0/pll_inst_0/OUT1</name><source><type>GENCLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { MEMORY_0/DDR3_0/CCC_0/pll_inst_0/OUT1 }]</orig_string><macro><type>PIN</type><pattern>MEMORY_0/DDR3_0/CCC_0/pll_inst_0:OUT1</pattern></macro></source><master><type>CLOCK_REF</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { MEMORY_0/DDR3_0/CCC_0/pll_inst_0/REF_CLK_0 }]</orig_string><macro><type>PIN</type><pattern>MEMORY_0/DDR3_0/CCC_0/pll_inst_0:REF_CLK_0</pattern></macro></master><mult_factor>1</mult_factor><div_factor>1</div_factor><comment/><edges/><edge_shift/><origin><file>C:/Microsemiprj_PF23/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/designer/TOP/place_route.sdc</file><line>12</line></origin></generated_clock><generated_clock Id="6"><name>MEMORY_0/DDR3_0/CCC_0/pll_inst_0/OUT2</name><source><type>GENCLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { MEMORY_0/DDR3_0/CCC_0/pll_inst_0/OUT2 }]</orig_string><macro><type>PIN</type><pattern>MEMORY_0/DDR3_0/CCC_0/pll_inst_0:OUT2</pattern></macro></source><master><type>CLOCK_REF</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { MEMORY_0/DDR3_0/CCC_0/pll_inst_0/REF_CLK_0 }]</orig_string><macro><type>PIN</type><pattern>MEMORY_0/DDR3_0/CCC_0/pll_inst_0:REF_CLK_0</pattern></macro></master><mult_factor>4</mult_factor><div_factor>1</div_factor><comment/><edges/><edge_shift/><origin><file>C:/Microsemiprj_PF23/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/designer/TOP/place_route.sdc</file><line>13</line></origin></generated_clock><generated_clock Id="7"><name>MEMORY_0/DDR3_0/CCC_0/pll_inst_0/OUT3</name><source><type>GENCLOCK_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { MEMORY_0/DDR3_0/CCC_0/pll_inst_0/OUT3 }]</orig_string><macro><type>PIN</type><pattern>MEMORY_0/DDR3_0/CCC_0/pll_inst_0:OUT3</pattern></macro></source><master><type>CLOCK_REF</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { MEMORY_0/DDR3_0/CCC_0/pll_inst_0/REF_CLK_0 }]</orig_string><macro><type>PIN</type><pattern>MEMORY_0/DDR3_0/CCC_0/pll_inst_0:REF_CLK_0</pattern></macro></master><mult_factor>4</mult_factor><div_factor>1</div_factor><comment/><edges/><edge_shift/><origin><file>C:/Microsemiprj_PF23/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/designer/TOP/place_route.sdc</file><line>14</line></origin></generated_clock><false_path Id="8"><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { MEMORY_0/DDR3_0/DDRPHY_BLK_0/*/I_IOD_*/ARST_N }]</orig_string><macro><type>PIN</type><pattern>MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_DQSW_TRAINING/I_IOD_0:ARST_N MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_DQS/I_IOD_0:ARST_N MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_BA/I_IOD_1:ARST_N MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_BA/I_IOD_2:ARST_N MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_BA/I_IOD_0:ARST_N MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_A_15/I_IOD_0:ARST_N MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_CS_N/I_IOD_0:ARST_N MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_REF_CLK_TRAINING/I_IOD_0:ARST_N MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_CKE/I_IOD_0:ARST_N MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_RESET_N/I_IOD_0:ARST_N MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_DQS/I_IOD_0:ARST_N MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_A_12/I_IOD_0:ARST_N MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_DM/I_IOD_0:ARST_N MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_CAS_N/I_IOD_0:ARST_N MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/I_IOD_7:ARST_N MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/I_IOD_6:ARST_N MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/I_IOD_3:ARST_N MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/I_IOD_2:ARST_N MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/I_IOD_5:ARST_N MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/I_IOD_4:ARST_N MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/I_IOD_1:ARST_N MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/I_IOD_0:ARST_N MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_DM/I_IOD_0:ARST_N MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_A_14/I_IOD_0:ARST_N MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_READ_TRAINING/I_IOD_0:ARST_N MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_A_11_0/I_IOD_11:ARST_N MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_A_11_0/I_IOD_10:ARST_N MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_A_13/I_IOD_0:ARST_N MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_BCLK_TRAINING/I_IOD_0:ARST_N MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_DQSW_TRAINING/I_IOD_0:ARST_N MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_ODT/I_IOD_0:ARST_N MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_WE_N/I_IOD_0:ARST_N MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_A_11_0/I_IOD_4:ARST_N MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_A_11_0/I_IOD_3:ARST_N MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_A_11_0/I_IOD_6:ARST_N MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_A_11_0/I_IOD_5:ARST_N MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_A_11_0/I_IOD_8:ARST_N MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_A_11_0/I_IOD_7:ARST_N MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_A_11_0/I_IOD_9:ARST_N MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_A_11_0/I_IOD_0:ARST_N MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_A_11_0/I_IOD_2:ARST_N MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_A_11_0/I_IOD_1:ARST_N MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_IOD_0:ARST_N MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_IOD_1:ARST_N MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_IOD_2:ARST_N MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_IOD_3:ARST_N MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_IOD_4:ARST_N MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_IOD_5:ARST_N MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_IOD_6:ARST_N MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_IOD_7:ARST_N MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_READ_TRAINING/I_IOD_0:ARST_N MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_RAS_N/I_IOD_0:ARST_N</pattern></macro></to><comment/><origin><file>C:/Microsemiprj_PF23/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/designer/TOP/place_route.sdc</file><line>15</line></origin></false_path><false_path Id="9"><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_*_CTRL/I_LANECTRL/HS_IO_CLK_PAUSE }]</orig_string><macro><type>PIN</type><pattern>MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_CTRL/I_LANECTRL:HS_IO_CLK_PAUSE MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_CTRL/I_LANECTRL:HS_IO_CLK_PAUSE</pattern></macro></to><comment/><origin><file>C:/Microsemiprj_PF23/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/designer/TOP/place_route.sdc</file><line>16</line></origin></false_path><false_path Id="10"><through><type>EXCEPT_THRU</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { MEMORY_0/DDR3_0/DDRPHY_BLK_0/*/I_*FEEDBACK*/Y }]</orig_string><macro><type>PIN</type><pattern>MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_DM/I_TRIBUFF_FEEDBACK_0/U_IOPAD:Y MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_DM/I_TRIBUFF_FEEDBACK_0/U_IOPAD:Y</pattern></macro></through><comment/><origin><file>C:/Microsemiprj_PF23/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/designer/TOP/place_route.sdc</file><line>17</line></origin></false_path><false_path Id="11"><through><type>EXCEPT_THRU</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { MEMORY_0/DDR3_0/DDRPHY_BLK_0/OB_A_12/Y }]</orig_string><macro><type>PIN</type><pattern>MEMORY_0/DDR3_0/DDRPHY_BLK_0/OB_A_12/U_IOPAD:Y</pattern></macro></through><comment/><origin><file>C:/Microsemiprj_PF23/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/designer/TOP/place_route.sdc</file><line>18</line></origin></false_path><false_path Id="12"><through><type>EXCEPT_THRU</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { MEMORY_0/DDR3_0/DDRPHY_BLK_0/OB_DIFF_CK0/Y }]</orig_string><macro><type>PIN</type><pattern>MEMORY_0/DDR3_0/DDRPHY_BLK_0/OB_DIFF_CK0/U_IOPADP:Y</pattern></macro></through><comment/><origin><file>C:/Microsemiprj_PF23/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/designer/TOP/place_route.sdc</file><line>19</line></origin></false_path><false_path Id="13"><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_*_CTRL/I_LANECTRL/DDR_READ }]</orig_string><macro><type>PIN</type><pattern>MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_CTRL/I_LANECTRL:DDR_READ MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_CTRL/I_LANECTRL:DDR_READ</pattern></macro></to><comment/><origin><file>C:/Microsemiprj_PF23/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/designer/TOP/place_route.sdc</file><line>20</line></origin></false_path><false_path Id="14"><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_*_CTRL/I_LANECTRL/RESET }]</orig_string><macro><type>PIN</type><pattern>MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_CTRL/I_LANECTRL:RESET MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_CTRL/I_LANECTRL:RESET</pattern></macro></to><comment/><origin><file>C:/Microsemiprj_PF23/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/designer/TOP/place_route.sdc</file><line>21</line></origin></false_path><false_path Id="15"><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_*_CTRL/I_LANECTRL/DELAY_LINE_DIRECTION }]</orig_string><macro><type>PIN</type><pattern>MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_CTRL/I_LANECTRL:DELAY_LINE_DIRECTION MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_CTRL/I_LANECTRL:DELAY_LINE_DIRECTION</pattern></macro></to><comment/><origin><file>C:/Microsemiprj_PF23/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/designer/TOP/place_route.sdc</file><line>22</line></origin></false_path><false_path Id="16"><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_*_CTRL/I_LANECTRL/DELAY_LINE_MOVE }]</orig_string><macro><type>PIN</type><pattern>MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_CTRL/I_LANECTRL:DELAY_LINE_MOVE MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_CTRL/I_LANECTRL:DELAY_LINE_MOVE</pattern></macro></to><comment/><origin><file>C:/Microsemiprj_PF23/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/designer/TOP/place_route.sdc</file><line>23</line></origin></false_path><false_path Id="17"><through><type>EXCEPT_THRU</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { MEMORY_0/DDR3_0/DDRPHY_BLK_0/*/I_IOD_*/DELAY_LINE_OUT_OF_RANGE }]</orig_string><macro><type>PIN</type><pattern>MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/I_IOD_7:DELAY_LINE_OUT_OF_RANGE MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/I_IOD_6:DELAY_LINE_OUT_OF_RANGE MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/I_IOD_3:DELAY_LINE_OUT_OF_RANGE MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/I_IOD_2:DELAY_LINE_OUT_OF_RANGE MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/I_IOD_5:DELAY_LINE_OUT_OF_RANGE MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/I_IOD_4:DELAY_LINE_OUT_OF_RANGE MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/I_IOD_1:DELAY_LINE_OUT_OF_RANGE MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/I_IOD_0:DELAY_LINE_OUT_OF_RANGE MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_READ_TRAINING/I_IOD_0:DELAY_LINE_OUT_OF_RANGE MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_IOD_0:DELAY_LINE_OUT_OF_RANGE MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_IOD_1:DELAY_LINE_OUT_OF_RANGE MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_IOD_2:DELAY_LINE_OUT_OF_RANGE MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_IOD_3:DELAY_LINE_OUT_OF_RANGE MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_IOD_4:DELAY_LINE_OUT_OF_RANGE MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_IOD_5:DELAY_LINE_OUT_OF_RANGE MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_IOD_6:DELAY_LINE_OUT_OF_RANGE MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_IOD_7:DELAY_LINE_OUT_OF_RANGE MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_READ_TRAINING/I_IOD_0:DELAY_LINE_OUT_OF_RANGE</pattern></macro></through><comment/><origin><file>C:/Microsemiprj_PF23/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/designer/TOP/place_route.sdc</file><line>24</line></origin></false_path><false_path Id="18"><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_*_CTRL/I_LANECTRL/DELAY_LINE_LOAD MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_*_CTRL/I_LANECTRL/DELAY_LINE_SEL }]</orig_string><macro><type>PIN</type><pattern>MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_CTRL/I_LANECTRL:DELAY_LINE_LOAD MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_CTRL/I_LANECTRL:DELAY_LINE_LOAD MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_CTRL/I_LANECTRL:DELAY_LINE_SEL MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_CTRL/I_LANECTRL:DELAY_LINE_SEL</pattern></macro></to><comment/><origin><file>C:/Microsemiprj_PF23/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/designer/TOP/place_route.sdc</file><line>25</line></origin></false_path><false_path Id="19"><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_*_CTRL/I_LANECTRL/SWITCH }]</orig_string><macro><type>PIN</type><pattern>MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_CTRL/I_LANECTRL:SWITCH MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_CTRL/I_LANECTRL:SWITCH</pattern></macro></to><comment/><origin><file>C:/Microsemiprj_PF23/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/designer/TOP/place_route.sdc</file><line>26</line></origin></false_path><false_path Id="20"><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_*_CTRL/I_LANECTRL/READ_CLK_SEL[2] }]</orig_string><macro><type>PIN</type><pattern>MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_CTRL/I_LANECTRL:READ_CLK_SEL[2] MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_CTRL/I_LANECTRL:READ_CLK_SEL[2]</pattern></macro></to><comment/><origin><file>C:/Microsemiprj_PF23/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/designer/TOP/place_route.sdc</file><line>27</line></origin></false_path><false_path Id="21"><through><type>EXCEPT_THRU</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { MEMORY_0/DDR3_0/DDRPHY_BLK_0/*/I_TRIBUFF_*/D }]</orig_string><macro><type>PIN</type><pattern>MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_A_15/I_TRIBUFF_0/U_IOPAD:D MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_A_14/I_TRIBUFF_0/U_IOPAD:D MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_CS_N/I_TRIBUFF_0/U_IOPAD:D MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_A_11_0/I_TRIBUFF_7/U_IOPAD:D MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_A_11_0/I_TRIBUFF_6/U_IOPAD:D MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_A_11_0/I_TRIBUFF_9/U_IOPAD:D MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_A_11_0/I_TRIBUFF_8/U_IOPAD:D MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_A_11_0/I_TRIBUFF_3/U_IOPAD:D MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_A_11_0/I_TRIBUFF_2/U_IOPAD:D MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_A_11_0/I_TRIBUFF_5/U_IOPAD:D MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_A_11_0/I_TRIBUFF_4/U_IOPAD:D MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_A_11_0/I_TRIBUFF_1/U_IOPAD:D MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_A_11_0/I_TRIBUFF_0/U_IOPAD:D MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_DM/I_TRIBUFF_FEEDBACK_0/U_IOPAD:D MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_A_13/I_TRIBUFF_0/U_IOPAD:D MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_ODT/I_TRIBUFF_0/U_IOPAD:D MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_DM/I_TRIBUFF_FEEDBACK_0/U_IOPAD:D MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_CAS_N/I_TRIBUFF_0/U_IOPAD:D MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_A_11_0/I_TRIBUFF_11/U_IOPAD:D MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_A_11_0/I_TRIBUFF_10/U_IOPAD:D MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_RAS_N/I_TRIBUFF_0/U_IOPAD:D MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_CKE/I_TRIBUFF_0/U_IOPAD:D MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_RESET_N/I_TRIBUFF_0/U_IOPAD:D MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_WE_N/I_TRIBUFF_0/U_IOPAD:D MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_BA/I_TRIBUFF_2/U_IOPAD:D MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_BA/I_TRIBUFF_0/U_IOPAD:D MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_BA/I_TRIBUFF_1/U_IOPAD:D</pattern></macro></through><comment/><origin><file>C:/Microsemiprj_PF23/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/designer/TOP/place_route.sdc</file><line>28</line></origin></false_path><false_path Id="22"><through><type>EXCEPT_THRU</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { MEMORY_0/DDR3_0/DDRPHY_BLK_0/*/I_TRIBUFF_*/E }]</orig_string><macro><type>PIN</type><pattern>MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_A_15/I_TRIBUFF_0/U_IOPAD:E MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_A_14/I_TRIBUFF_0/U_IOPAD:E MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_CS_N/I_TRIBUFF_0/U_IOPAD:E MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_A_11_0/I_TRIBUFF_7/U_IOPAD:E MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_A_11_0/I_TRIBUFF_6/U_IOPAD:E MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_A_11_0/I_TRIBUFF_9/U_IOPAD:E MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_A_11_0/I_TRIBUFF_8/U_IOPAD:E MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_A_11_0/I_TRIBUFF_3/U_IOPAD:E MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_A_11_0/I_TRIBUFF_2/U_IOPAD:E MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_A_11_0/I_TRIBUFF_5/U_IOPAD:E MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_A_11_0/I_TRIBUFF_4/U_IOPAD:E MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_A_11_0/I_TRIBUFF_1/U_IOPAD:E MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_A_11_0/I_TRIBUFF_0/U_IOPAD:E MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_DM/I_TRIBUFF_FEEDBACK_0/U_IOPAD:E MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_A_13/I_TRIBUFF_0/U_IOPAD:E MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_ODT/I_TRIBUFF_0/U_IOPAD:E MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_DM/I_TRIBUFF_FEEDBACK_0/U_IOPAD:E MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_CAS_N/I_TRIBUFF_0/U_IOPAD:E MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_A_11_0/I_TRIBUFF_11/U_IOPAD:E MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_A_11_0/I_TRIBUFF_10/U_IOPAD:E MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_RAS_N/I_TRIBUFF_0/U_IOPAD:E MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_CKE/I_TRIBUFF_0/U_IOPAD:E MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_RESET_N/I_TRIBUFF_0/U_IOPAD:E MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_WE_N/I_TRIBUFF_0/U_IOPAD:E MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_BA/I_TRIBUFF_2/U_IOPAD:E MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_BA/I_TRIBUFF_0/U_IOPAD:E MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_BA/I_TRIBUFF_1/U_IOPAD:E</pattern></macro></through><comment/><origin><file>C:/Microsemiprj_PF23/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/designer/TOP/place_route.sdc</file><line>29</line></origin></false_path><false_path Id="23"><through><type>EXCEPT_THRU</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { MEMORY_0/DDR3_0/DDRPHY_BLK_0/*/I_BIBUF*/D }]</orig_string><macro><type>PIN</type><pattern>MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_DQS/I_BIBUF_DIFF_DQS_0/U_IOPADN:D MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_BIBUF_6/U_IOPAD:D MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_BIBUF_7/U_IOPAD:D MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_BIBUF_4/U_IOPAD:D MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_BIBUF_5/U_IOPAD:D MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_BIBUF_2/U_IOPAD:D MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_BIBUF_3/U_IOPAD:D MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_BIBUF_0/U_IOPAD:D MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_BIBUF_1/U_IOPAD:D MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/I_BIBUF_2/U_IOPAD:D MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/I_BIBUF_1/U_IOPAD:D MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/I_BIBUF_0/U_IOPAD:D MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/I_BIBUF_6/U_IOPAD:D MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/I_BIBUF_5/U_IOPAD:D MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/I_BIBUF_4/U_IOPAD:D MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/I_BIBUF_3/U_IOPAD:D MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/I_BIBUF_7/U_IOPAD:D MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_DQS/I_BIBUF_DIFF_DQS_0/U_IOPADP:D MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_DQS/I_BIBUF_DIFF_DQS_0/U_IOPADN:D MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_DQS/I_BIBUF_DIFF_DQS_0/U_IOPADP:D</pattern></macro></through><comment/><origin><file>C:/Microsemiprj_PF23/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/designer/TOP/place_route.sdc</file><line>30</line></origin></false_path><false_path Id="24"><through><type>EXCEPT_THRU</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { MEMORY_0/DDR3_0/DDRPHY_BLK_0/*/I_BIBUF*/E }]</orig_string><macro><type>PIN</type><pattern>MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_DQS/I_BIBUF_DIFF_DQS_0/U_IOPADN:E MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_BIBUF_6/U_IOPAD:E MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_BIBUF_7/U_IOPAD:E MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_BIBUF_4/U_IOPAD:E MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_BIBUF_5/U_IOPAD:E MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_BIBUF_2/U_IOPAD:E MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_BIBUF_3/U_IOPAD:E MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_BIBUF_0/U_IOPAD:E MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_BIBUF_1/U_IOPAD:E MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/I_BIBUF_2/U_IOPAD:E MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/I_BIBUF_1/U_IOPAD:E MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/I_BIBUF_0/U_IOPAD:E MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/I_BIBUF_6/U_IOPAD:E MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/I_BIBUF_5/U_IOPAD:E MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/I_BIBUF_4/U_IOPAD:E MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/I_BIBUF_3/U_IOPAD:E MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/I_BIBUF_7/U_IOPAD:E MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_DQS/I_BIBUF_DIFF_DQS_0/U_IOPADP:E MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_DQS/I_BIBUF_DIFF_DQS_0/U_IOPADN:E MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_DQS/I_BIBUF_DIFF_DQS_0/U_IOPADP:E</pattern></macro></through><comment/><origin><file>C:/Microsemiprj_PF23/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/designer/TOP/place_route.sdc</file><line>31</line></origin></false_path><false_path Id="25"><through><type>EXCEPT_THRU</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { MEMORY_0/DDR3_0/DDRPHY_BLK_0/*/I_BIBUF*/Y }]</orig_string><macro><type>PIN</type><pattern>MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_BIBUF_6/U_IOPAD:Y MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_BIBUF_7/U_IOPAD:Y MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_BIBUF_4/U_IOPAD:Y MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_BIBUF_5/U_IOPAD:Y MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_BIBUF_2/U_IOPAD:Y MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_BIBUF_3/U_IOPAD:Y MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_BIBUF_0/U_IOPAD:Y MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_BIBUF_1/U_IOPAD:Y MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/I_BIBUF_2/U_IOPAD:Y MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/I_BIBUF_1/U_IOPAD:Y MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/I_BIBUF_0/U_IOPAD:Y MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/I_BIBUF_6/U_IOPAD:Y MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/I_BIBUF_5/U_IOPAD:Y MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/I_BIBUF_4/U_IOPAD:Y MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/I_BIBUF_3/U_IOPAD:Y MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/I_BIBUF_7/U_IOPAD:Y MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_DQS/I_BIBUF_DIFF_DQS_0/U_IOPADP:Y MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_DQS/I_BIBUF_DIFF_DQS_0/U_IOPADP:Y</pattern></macro></through><comment/><origin><file>C:/Microsemiprj_PF23/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/designer/TOP/place_route.sdc</file><line>32</line></origin></false_path><false_path Id="26"><through><type>EXCEPT_THRU</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { MEMORY_0/DDR3_0/DDRPHY_BLK_0/*/I_BIBUF_DIFF_DQS_*/YN }]</orig_string><macro><type>PIN</type><pattern>MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_DQS/I_BIBUF_DIFF_DQS_0/U_IOPADN:Y MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_DQS/I_BIBUF_DIFF_DQS_0/U_IOPADP:N2PIN_P MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_DQS/I_BIBUF_DIFF_DQS_0/U_IOPADN:Y MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_DQS/I_BIBUF_DIFF_DQS_0/U_IOPADP:N2PIN_P</pattern></macro></through><comment/><origin><file>C:/Microsemiprj_PF23/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/designer/TOP/place_route.sdc</file><line>33</line></origin></false_path><false_path Id="27"><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { MEMORY_0/DDR3_0/DDRPHY_BLK_0/*/I_IOD_*/RX_SYNC_RST* }]</orig_string><macro><type>PIN</type><pattern>MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_DQSW_TRAINING/I_IOD_0:RX_SYNC_RST MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_DQS/I_IOD_0:RX_SYNC_RST MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_BA/I_IOD_1:RX_SYNC_RST MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_BA/I_IOD_2:RX_SYNC_RST MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_BA/I_IOD_0:RX_SYNC_RST MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_A_15/I_IOD_0:RX_SYNC_RST MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_CS_N/I_IOD_0:RX_SYNC_RST MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_REF_CLK_TRAINING/I_IOD_0:RX_SYNC_RST MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_CKE/I_IOD_0:RX_SYNC_RST MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_RESET_N/I_IOD_0:RX_SYNC_RST MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_DQS/I_IOD_0:RX_SYNC_RST MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_A_12/I_IOD_0:RX_SYNC_RST MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_DM/I_IOD_0:RX_SYNC_RST MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_CAS_N/I_IOD_0:RX_SYNC_RST MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/I_IOD_7:RX_SYNC_RST MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/I_IOD_6:RX_SYNC_RST MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/I_IOD_3:RX_SYNC_RST MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/I_IOD_2:RX_SYNC_RST MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/I_IOD_5:RX_SYNC_RST MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/I_IOD_4:RX_SYNC_RST MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/I_IOD_1:RX_SYNC_RST MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/I_IOD_0:RX_SYNC_RST MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_DM/I_IOD_0:RX_SYNC_RST MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_A_14/I_IOD_0:RX_SYNC_RST MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_READ_TRAINING/I_IOD_0:RX_SYNC_RST MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_A_11_0/I_IOD_11:RX_SYNC_RST MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_A_11_0/I_IOD_10:RX_SYNC_RST MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_A_13/I_IOD_0:RX_SYNC_RST MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_BCLK_TRAINING/I_IOD_0:RX_SYNC_RST MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_DQSW_TRAINING/I_IOD_0:RX_SYNC_RST MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_ODT/I_IOD_0:RX_SYNC_RST MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_WE_N/I_IOD_0:RX_SYNC_RST MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_A_11_0/I_IOD_4:RX_SYNC_RST MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_A_11_0/I_IOD_3:RX_SYNC_RST MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_A_11_0/I_IOD_6:RX_SYNC_RST MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_A_11_0/I_IOD_5:RX_SYNC_RST MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_A_11_0/I_IOD_8:RX_SYNC_RST MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_A_11_0/I_IOD_7:RX_SYNC_RST MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_A_11_0/I_IOD_9:RX_SYNC_RST MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_A_11_0/I_IOD_0:RX_SYNC_RST MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_A_11_0/I_IOD_2:RX_SYNC_RST MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_A_11_0/I_IOD_1:RX_SYNC_RST MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_IOD_0:RX_SYNC_RST MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_IOD_1:RX_SYNC_RST MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_IOD_2:RX_SYNC_RST MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_IOD_3:RX_SYNC_RST MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_IOD_4:RX_SYNC_RST MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_IOD_5:RX_SYNC_RST MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_IOD_6:RX_SYNC_RST MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_IOD_7:RX_SYNC_RST MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_READ_TRAINING/I_IOD_0:RX_SYNC_RST MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_RAS_N/I_IOD_0:RX_SYNC_RST</pattern></macro></to><comment/><origin><file>C:/Microsemiprj_PF23/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/designer/TOP/place_route.sdc</file><line>35</line></origin></false_path><false_path Id="28"><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_pins { MEMORY_0/DDR3_0/DDRPHY_BLK_0/*/I_IOD_*/DELAY_LINE_MOVE }]</orig_string><macro><type>PIN</type><pattern>MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_DQSW_TRAINING/I_IOD_0:DELAY_LINE_MOVE MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_DQS/I_IOD_0:DELAY_LINE_MOVE MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_BA/I_IOD_1:DELAY_LINE_MOVE MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_BA/I_IOD_2:DELAY_LINE_MOVE MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_BA/I_IOD_0:DELAY_LINE_MOVE MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_A_15/I_IOD_0:DELAY_LINE_MOVE MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_CS_N/I_IOD_0:DELAY_LINE_MOVE MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_REF_CLK_TRAINING/I_IOD_0:DELAY_LINE_MOVE MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_CKE/I_IOD_0:DELAY_LINE_MOVE MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_RESET_N/I_IOD_0:DELAY_LINE_MOVE MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_DQS/I_IOD_0:DELAY_LINE_MOVE MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_A_12/I_IOD_0:DELAY_LINE_MOVE MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_DM/I_IOD_0:DELAY_LINE_MOVE MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_CAS_N/I_IOD_0:DELAY_LINE_MOVE MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/I_IOD_7:DELAY_LINE_MOVE MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/I_IOD_6:DELAY_LINE_MOVE MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/I_IOD_3:DELAY_LINE_MOVE MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/I_IOD_2:DELAY_LINE_MOVE MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/I_IOD_5:DELAY_LINE_MOVE MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/I_IOD_4:DELAY_LINE_MOVE MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/I_IOD_1:DELAY_LINE_MOVE MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/I_IOD_0:DELAY_LINE_MOVE MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_DM/I_IOD_0:DELAY_LINE_MOVE MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_A_14/I_IOD_0:DELAY_LINE_MOVE MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_READ_TRAINING/I_IOD_0:DELAY_LINE_MOVE MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_A_11_0/I_IOD_11:DELAY_LINE_MOVE MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_A_11_0/I_IOD_10:DELAY_LINE_MOVE MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_A_13/I_IOD_0:DELAY_LINE_MOVE MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_BCLK_TRAINING/I_IOD_0:DELAY_LINE_MOVE MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_DQSW_TRAINING/I_IOD_0:DELAY_LINE_MOVE MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_ODT/I_IOD_0:DELAY_LINE_MOVE MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_WE_N/I_IOD_0:DELAY_LINE_MOVE MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_A_11_0/I_IOD_4:DELAY_LINE_MOVE MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_A_11_0/I_IOD_3:DELAY_LINE_MOVE MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_A_11_0/I_IOD_6:DELAY_LINE_MOVE MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_A_11_0/I_IOD_5:DELAY_LINE_MOVE MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_A_11_0/I_IOD_8:DELAY_LINE_MOVE MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_A_11_0/I_IOD_7:DELAY_LINE_MOVE MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_A_11_0/I_IOD_9:DELAY_LINE_MOVE MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_A_11_0/I_IOD_0:DELAY_LINE_MOVE MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_A_11_0/I_IOD_2:DELAY_LINE_MOVE MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_A_11_0/I_IOD_1:DELAY_LINE_MOVE MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_IOD_0:DELAY_LINE_MOVE MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_IOD_1:DELAY_LINE_MOVE MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_IOD_2:DELAY_LINE_MOVE MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_IOD_3:DELAY_LINE_MOVE MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_IOD_4:DELAY_LINE_MOVE MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_IOD_5:DELAY_LINE_MOVE MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_IOD_6:DELAY_LINE_MOVE MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/I_IOD_7:DELAY_LINE_MOVE MEMORY_0/DDR3_0/DDRPHY_BLK_0/LANE_0_IOD_READ_TRAINING/I_IOD_0:DELAY_LINE_MOVE MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_RAS_N/I_IOD_0:DELAY_LINE_MOVE</pattern></macro></to><comment/><origin><file>C:/Microsemiprj_PF23/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/designer/TOP/place_route.sdc</file><line>38</line></origin></false_path><false_path Id="29"><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_clocks {TCK}]</orig_string><macro><type>CLOCK</type><pattern>TCK</pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_clocks {CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0}]</orig_string><macro><type>CLOCK</type><pattern>CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0</pattern></macro></to><comment/><origin><file>C:/Microsemiprj_PF23/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/designer/TOP/place_route.sdc</file><line>39</line></origin></false_path><false_path Id="30"><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_clocks {CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0}]</orig_string><macro><type>CLOCK</type><pattern>CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0</pattern></macro></from><to><type>EXCEPT_DST</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_clocks {TCK}]</orig_string><macro><type>CLOCK</type><pattern>TCK</pattern></macro></to><comment/><origin><file>C:/Microsemiprj_PF23/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/designer/TOP/place_route.sdc</file><line>40</line></origin></false_path><multicyle Id="31"><setup>2</setup><from><type>EXCEPT_SRC</type><toolcontext>SDC_USER</toolcontext><orig_string>[get_cells { MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/select* }]</orig_string><macro><type>CELL</type><pattern>MEMORY_0/DDR3_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/select*</pattern></macro></from><comment/><origin><file>C:/Microsemiprj_PF23/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/designer/TOP/place_route.sdc</file><line>41</line></origin></multicyle><clock_groups Id="32"><name>async1</name><asynchronous>1</asynchronous><group><type>CLOCK_NAME</type><toolcontext>SDC_USER</toolcontext><orig_string>CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0</orig_string><macro><type>CLOCK</type><pattern>CLOCKS_RESETS_0/CCC_100MHz_0/CCC_100MHz_0/pll_inst_0/OUT0</pattern></macro></group><group><type>CLOCK_NAME</type><toolcontext>SDC_USER</toolcontext><orig_string>TCK</orig_string><macro><type>CLOCK</type><pattern>TCK</pattern></macro></group><origin><file>C:/Microsemiprj_PF23/apps/riscv_bootloader/UART_2_SPI_Bridge_eval2_ddr/designer/TOP/place_route.sdc</file><line>42</line></origin></clock_groups></Scenario></TCML>