module part1(Clock, Enable, Clear_b, CounterValue);
	
	input Clock, Enable, Clear_b;
	output reg [7:0] CounterValue;
	
	always @(posedge Clock) begin 
		if(Clear_b == 0)
			CounterValue <= 8'b0;
		else begin
			if(Enable == 1)
				CounterValue  <= CounterValue + 1;	
		end
	end
endmodule 