yaml_version: 6

project:
  title: "1Hz Clock Divider"
  author: "Logan Lemons"
  top_module: "top"
  shuttle: ihp-25b
  foundry: ihp
  process: SG13G2
  description: "Divides a 32.768kHz input clock down to 1Hz using a 15-bit binary counter."
  authors:
    - "Logan Lemons <lemonslogan927@gmail.com>"
  organization: "Personal project"
  tiles: 1x1

pinout:
  - name: clk
    direction: input
  - name: one_hz_out
    direction: output
