<profile>

<section name = "Vivado HLS Report for 'ethernet_mux'" level="0">
<item name = "Date">Fri Mar  3 10:27:25 2023
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">Ethernet_MUX</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.20, 0.000, 0.40</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1, 1, 1, 1, function</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 26, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 135, -</column>
<column name="Register">-, -, 443, -, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_181">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op14_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op48_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op52_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op9_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="tmp_1_nbreadreq_fu_82_p6">and, 0, 0, 2, 1, 0</column>
<column name="tmp_2_nbreadreq_fu_96_p6">and, 0, 0, 2, 1, 0</column>
<column name="tmp_nbreadreq_fu_68_p6">and, 0, 0, 2, 1, 0</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_io">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="eth_data_out_TDATA">21, 4, 128, 512</column>
<column name="eth_data_out_TDATA_blk_n">9, 2, 1, 2</column>
<column name="eth_data_out_TKEEP">21, 4, 16, 64</column>
<column name="eth_data_out_TLAST">21, 4, 1, 4</column>
<column name="eth_data_out_TUSER">21, 4, 1, 4</column>
<column name="ether_mux_data_in_TDATA_blk_n">9, 2, 1, 2</column>
<column name="mgmt_data_in_TDATA_blk_n">9, 2, 1, 2</column>
<column name="ptp_tag_filed_out_V">15, 3, 16, 48</column>
<column name="sync_data_in_TDATA_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="tmp_1_reg_223">1, 0, 1, 0</column>
<column name="tmp_2_reg_227">1, 0, 1, 0</column>
<column name="tmp_data_V_1_reg_251">128, 0, 128, 0</column>
<column name="tmp_data_V_2_reg_231">128, 0, 128, 0</column>
<column name="tmp_data_V_reg_271">128, 0, 128, 0</column>
<column name="tmp_keep_V_1_reg_261">16, 0, 16, 0</column>
<column name="tmp_keep_V_2_reg_241">16, 0, 16, 0</column>
<column name="tmp_keep_V_reg_281">16, 0, 16, 0</column>
<column name="tmp_last_V_1_reg_266">1, 0, 1, 0</column>
<column name="tmp_last_V_2_reg_246">1, 0, 1, 0</column>
<column name="tmp_last_V_reg_286">1, 0, 1, 0</column>
<column name="tmp_reg_219">1, 0, 1, 0</column>
<column name="tmp_user_V_1_reg_256">1, 0, 1, 0</column>
<column name="tmp_user_V_2_reg_236">1, 0, 1, 0</column>
<column name="tmp_user_V_reg_276">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_none, ethernet_mux, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_none, ethernet_mux, return value</column>
<column name="ether_mux_data_in_TDATA">in, 128, axis, ether_mux_data_in_V_data_V, pointer</column>
<column name="ether_mux_data_in_TVALID">in, 1, axis, ether_mux_data_in_V_data_V, pointer</column>
<column name="ether_mux_data_in_TREADY">out, 1, axis, ether_mux_data_in_V_last_V, pointer</column>
<column name="ether_mux_data_in_TLAST">in, 1, axis, ether_mux_data_in_V_last_V, pointer</column>
<column name="ether_mux_data_in_TUSER">in, 1, axis, ether_mux_data_in_V_user_V, pointer</column>
<column name="ether_mux_data_in_TKEEP">in, 16, axis, ether_mux_data_in_V_keep_V, pointer</column>
<column name="sync_data_in_TDATA">in, 128, axis, sync_data_in_V_data_V, pointer</column>
<column name="sync_data_in_TVALID">in, 1, axis, sync_data_in_V_data_V, pointer</column>
<column name="sync_data_in_TREADY">out, 1, axis, sync_data_in_V_last_V, pointer</column>
<column name="sync_data_in_TLAST">in, 1, axis, sync_data_in_V_last_V, pointer</column>
<column name="sync_data_in_TUSER">in, 1, axis, sync_data_in_V_user_V, pointer</column>
<column name="sync_data_in_TKEEP">in, 16, axis, sync_data_in_V_keep_V, pointer</column>
<column name="mgmt_data_in_TDATA">in, 128, axis, mgmt_data_in_V_data_V, pointer</column>
<column name="mgmt_data_in_TVALID">in, 1, axis, mgmt_data_in_V_data_V, pointer</column>
<column name="mgmt_data_in_TREADY">out, 1, axis, mgmt_data_in_V_last_V, pointer</column>
<column name="mgmt_data_in_TLAST">in, 1, axis, mgmt_data_in_V_last_V, pointer</column>
<column name="mgmt_data_in_TUSER">in, 1, axis, mgmt_data_in_V_user_V, pointer</column>
<column name="mgmt_data_in_TKEEP">in, 16, axis, mgmt_data_in_V_keep_V, pointer</column>
<column name="eth_data_out_TDATA">out, 128, axis, eth_data_out_V_data_V, pointer</column>
<column name="eth_data_out_TREADY">in, 1, axis, eth_data_out_V_data_V, pointer</column>
<column name="eth_data_out_TVALID">out, 1, axis, eth_data_out_V_last_V, pointer</column>
<column name="eth_data_out_TLAST">out, 1, axis, eth_data_out_V_last_V, pointer</column>
<column name="eth_data_out_TUSER">out, 1, axis, eth_data_out_V_user_V, pointer</column>
<column name="eth_data_out_TKEEP">out, 16, axis, eth_data_out_V_keep_V, pointer</column>
<column name="ptp_tag_filed_out_V">out, 16, ap_vld, ptp_tag_filed_out_V, pointer</column>
<column name="ptp_tag_filed_out_V_ap_vld">out, 1, ap_vld, ptp_tag_filed_out_V, pointer</column>
</table>
</item>
</section>
</profile>
