<profile>

<RTLDesignHierarchy>
<TopModule>
<ModuleName>nn_inference</ModuleName>
</TopModule>
</RTLDesignHierarchy>

<ModuleInformation>
<Module>
<Name>nn_inference</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>2.70</ClockUncertainty>
<EstimatedClockPeriod>7.285</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>34972</Best-caseLatency>
<Average-caseLatency>34972</Average-caseLatency>
<Worst-caseLatency>34972</Worst-caseLatency>
<Best-caseRealTimeLatency>0.350 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.350 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.350 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>34973</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<VITIS_LOOP_5_1>
<Name>VITIS_LOOP_5_1</Name>
<TripCount>400</TripCount>
<Latency>402</Latency>
<AbsoluteTimeLatency>4.020 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>4</PipelineDepth>
</VITIS_LOOP_5_1>
<col>
<Name>col</Name>
<TripCount>128</TripCount>
<Latency>26112</Latency>
<AbsoluteTimeLatency>0.261 ms</AbsoluteTimeLatency>
<IterationLatency>204</IterationLatency>
<PipelineDepth>204</PipelineDepth>
<prod>
<Name>prod</Name>
<TripCount>200</TripCount>
<Latency>201</Latency>
<AbsoluteTimeLatency>2.010 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>3</PipelineDepth>
</prod>
</col>
<loop1>
<Name>loop1</Name>
<TripCount>128</TripCount>
<Latency>130</Latency>
<AbsoluteTimeLatency>1.300 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>4</PipelineDepth>
</loop1>
<col_prod>
<Name>col_prod</Name>
<TripCount>8192</TripCount>
<Latency>8193</Latency>
<AbsoluteTimeLatency>81.930 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>3</PipelineDepth>
</col_prod>
<loop1>
<Name>loop1</Name>
<TripCount>64</TripCount>
<Latency>66</Latency>
<AbsoluteTimeLatency>0.660 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>4</PipelineDepth>
</loop1>
<col>
<Name>col</Name>
<TripCount>5</TripCount>
<Latency>18</Latency>
<AbsoluteTimeLatency>0.180 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>15</PipelineDepth>
</col>
<loop1>
<Name>loop1</Name>
<TripCount>5</TripCount>
<Latency>6</Latency>
<AbsoluteTimeLatency>60.000 ns</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</loop1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>32</BRAM_18K>
<AVAIL_BRAM>432</AVAIL_BRAM>
<UTIL_BRAM>7</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>360</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<FF>8122</FF>
<AVAIL_FF>141120</AVAIL_FF>
<UTIL_FF>5</UTIL_FF>
<LUT>9244</LUT>
<AVAIL_LUT>70560</AVAIL_LUT>
<UTIL_LUT>13</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>0</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>nn_inference</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>nn_inference</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>nn_inference</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>nn_inference</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>nn_inference</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>nn_inference</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_return</name>
<Object>nn_inference</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_img_address0</name>
<Object>input_img</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>9</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>input_img_ce0</name>
<Object>input_img</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>input_img_q0</name>
<Object>input_img</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
</InterfaceSummary>
</Module>
</ModuleInformation>

<FIFOInformation>
</FIFOInformation>

</profile>
