#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Wed May 25 09:33:05 2016
# Process ID: 31443
# Current directory: /home/sabertazimi/gitrepo/hust-lab/verilog/lab3/lab3_2_2_1/lab3_2_2_1.runs/synth_1
# Command line: vivado -log counters_8bit_with_T_ff.vds -mode batch -messageDb vivado.pb -notrace -source counters_8bit_with_T_ff.tcl
# Log file: /home/sabertazimi/gitrepo/hust-lab/verilog/lab3/lab3_2_2_1/lab3_2_2_1.runs/synth_1/counters_8bit_with_T_ff.vds
# Journal file: /home/sabertazimi/gitrepo/hust-lab/verilog/lab3/lab3_2_2_1/lab3_2_2_1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source counters_8bit_with_T_ff.tcl -notrace
Command: synth_design -top counters_8bit_with_T_ff -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 31754 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1046.750 ; gain = 154.078 ; free physical = 2876 ; free virtual = 12969
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'counters_8bit_with_T_ff' [/home/sabertazimi/gitrepo/hust-lab/verilog/lab3/lab3_2_2_1/lab3_2_2_1.srcs/sources_1/new/counters_8bit_with_T_ff.v:23]
INFO: [Synth 8-638] synthesizing module 'T_ff_with_synch_reset_behavior' [/home/sabertazimi/gitrepo/hust-lab/verilog/lab3/lab3_2_2_1/lab3_2_2_1.srcs/sources_1/new/T_ff_with_synch_reset_behavior.v:23]
INFO: [Synth 8-256] done synthesizing module 'T_ff_with_synch_reset_behavior' (1#1) [/home/sabertazimi/gitrepo/hust-lab/verilog/lab3/lab3_2_2_1/lab3_2_2_1.srcs/sources_1/new/T_ff_with_synch_reset_behavior.v:23]
WARNING: [Synth 8-3848] Net Enbale in module/entity counters_8bit_with_T_ff does not have driver. [/home/sabertazimi/gitrepo/hust-lab/verilog/lab3/lab3_2_2_1/lab3_2_2_1.srcs/sources_1/new/counters_8bit_with_T_ff.v:31]
INFO: [Synth 8-256] done synthesizing module 'counters_8bit_with_T_ff' (2#1) [/home/sabertazimi/gitrepo/hust-lab/verilog/lab3/lab3_2_2_1/lab3_2_2_1.srcs/sources_1/new/counters_8bit_with_T_ff.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1087.195 ; gain = 194.523 ; free physical = 2832 ; free virtual = 12925
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1087.195 ; gain = 194.523 ; free physical = 2832 ; free virtual = 12925
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1095.195 ; gain = 202.523 ; free physical = 2832 ; free virtual = 12925
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1103.199 ; gain = 210.527 ; free physical = 2824 ; free virtual = 12917
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1185.211 ; gain = 292.539 ; free physical = 2741 ; free virtual = 12835
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1193.215 ; gain = 300.543 ; free physical = 2734 ; free virtual = 12827
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1193.215 ; gain = 300.543 ; free physical = 2734 ; free virtual = 12827

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SR1/Q_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SR2/Q_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SR3/Q_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SR4/Q_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SR5/Q_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SR6/Q_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\SR7/Q_reg )
WARNING: [Synth 8-3332] Sequential element (SR1/Q_reg) is unused and will be removed from module counters_8bit_with_T_ff.
WARNING: [Synth 8-3332] Sequential element (SR2/Q_reg) is unused and will be removed from module counters_8bit_with_T_ff.
WARNING: [Synth 8-3332] Sequential element (SR3/Q_reg) is unused and will be removed from module counters_8bit_with_T_ff.
WARNING: [Synth 8-3332] Sequential element (SR4/Q_reg) is unused and will be removed from module counters_8bit_with_T_ff.
WARNING: [Synth 8-3332] Sequential element (SR5/Q_reg) is unused and will be removed from module counters_8bit_with_T_ff.
WARNING: [Synth 8-3332] Sequential element (SR6/Q_reg) is unused and will be removed from module counters_8bit_with_T_ff.
WARNING: [Synth 8-3332] Sequential element (SR7/Q_reg) is unused and will be removed from module counters_8bit_with_T_ff.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1202.230 ; gain = 309.559 ; free physical = 2725 ; free virtual = 12818
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1202.230 ; gain = 309.559 ; free physical = 2725 ; free virtual = 12818

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1202.230 ; gain = 309.559 ; free physical = 2725 ; free virtual = 12818
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1211.246 ; gain = 318.574 ; free physical = 2716 ; free virtual = 12809
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1211.246 ; gain = 318.574 ; free physical = 2716 ; free virtual = 12809

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1211.246 ; gain = 318.574 ; free physical = 2716 ; free virtual = 12809
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1211.246 ; gain = 318.574 ; free physical = 2716 ; free virtual = 12809
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1211.246 ; gain = 318.574 ; free physical = 2716 ; free virtual = 12809
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1211.246 ; gain = 318.574 ; free physical = 2716 ; free virtual = 12809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1211.246 ; gain = 318.574 ; free physical = 2716 ; free virtual = 12809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1211.246 ; gain = 318.574 ; free physical = 2716 ; free virtual = 12809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1211.246 ; gain = 318.574 ; free physical = 2716 ; free virtual = 12809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT3 |     1|
|4     |FDRE |     1|
|5     |IBUF |     3|
|6     |OBUF |     8|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------------------------------+------+
|      |Instance |Module                         |Cells |
+------+---------+-------------------------------+------+
|1     |top      |                               |    15|
|2     |  SR0    |T_ff_with_synch_reset_behavior |     3|
+------+---------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1211.246 ; gain = 318.574 ; free physical = 2716 ; free virtual = 12809
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1211.246 ; gain = 231.492 ; free physical = 2716 ; free virtual = 12809
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1211.254 ; gain = 318.582 ; free physical = 2716 ; free virtual = 12809
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1310.000 ; gain = 342.828 ; free physical = 2653 ; free virtual = 12746
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1342.020 ; gain = 0.000 ; free physical = 2652 ; free virtual = 12745
INFO: [Common 17-206] Exiting Vivado at Wed May 25 09:33:24 2016...
