\hypertarget{class_m_a_unit}{\section{M\-A\-Unit Entity Reference}
\label{class_m_a_unit}\index{M\-A\-Unit@{M\-A\-Unit}}
}


This is the unit that implements a R\-A\-M.  


Inheritance diagram for M\-A\-Unit\-:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=2.000000cm]{class_m_a_unit}
\end{center}
\end{figure}
\subsection*{Entities}
\begin{DoxyCompactItemize}
\item 
\hyperlink{class_m_a_unit_1_1_d_m}{D\-M} architecture
\begin{DoxyCompactList}\small\item\em \hyperlink{class_m_a_unit_1_1_d_m}{D\-M} is the architecture of the Memory Unit. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
\hypertarget{class_m_a_unit_a0a6af6eef40212dbaf130d57ce711256}{\hyperlink{class_m_a_unit_a0a6af6eef40212dbaf130d57ce711256}{ieee} }\label{class_m_a_unit_a0a6af6eef40212dbaf130d57ce711256}

\end{DoxyCompactItemize}
\subsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
\hypertarget{class_m_a_unit_a43ecb358105806229eb7a3074fc4d577}{\hyperlink{class_m_a_unit_a43ecb358105806229eb7a3074fc4d577}{ieee.\-std\-\_\-logic\-\_\-1164.\-all}   }\label{class_m_a_unit_a43ecb358105806229eb7a3074fc4d577}

\item 
\hypertarget{class_m_a_unit_a631689596594b2068e0ee8dadd0931fe}{\hyperlink{class_m_a_unit_a631689596594b2068e0ee8dadd0931fe}{ieee.\-numeric\-\_\-std.\-all}   }\label{class_m_a_unit_a631689596594b2068e0ee8dadd0931fe}

\end{DoxyCompactItemize}
\subsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
\hypertarget{class_m_a_unit_a94f6b72ef22091aa46807c9d89632a9b}{\hyperlink{class_m_a_unit_a94f6b72ef22091aa46807c9d89632a9b}{clk}  {\bfseries {\bfseries \textcolor{vhdlkeyword}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\-\_\-logic}\textcolor{vhdlchar}{ }} }\label{class_m_a_unit_a94f6b72ef22091aa46807c9d89632a9b}

\begin{DoxyCompactList}\small\item\em clk is the C\-L\-O\-C\-K coming the the unit \end{DoxyCompactList}\item 
\hypertarget{class_m_a_unit_ac695995bed71de6443f520665d1156b1}{\hyperlink{class_m_a_unit_ac695995bed71de6443f520665d1156b1}{op2}  {\bfseries {\bfseries \textcolor{vhdlkeyword}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\-\_\-logic\-\_\-vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlkeyword}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} }\label{class_m_a_unit_ac695995bed71de6443f520665d1156b1}

\begin{DoxyCompactList}\small\item\em The value to stored in case of a store instruction. \end{DoxyCompactList}\item 
\hypertarget{class_m_a_unit_a15f3af98c390c64fec95e54717345647}{\hyperlink{class_m_a_unit_a15f3af98c390c64fec95e54717345647}{alu\-R}  {\bfseries {\bfseries \textcolor{vhdlkeyword}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\-\_\-logic\-\_\-vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlkeyword}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} }\label{class_m_a_unit_a15f3af98c390c64fec95e54717345647}

\begin{DoxyCompactList}\small\item\em alu\-R stores the address of the memory location to be accessed \end{DoxyCompactList}\item 
\hypertarget{class_m_a_unit_ada232e9bb13e48ba67c49897a8f2a98c}{\hyperlink{class_m_a_unit_ada232e9bb13e48ba67c49897a8f2a98c}{is\-St}  {\bfseries {\bfseries \textcolor{vhdlkeyword}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{boolean}\textcolor{vhdlchar}{ }} }\label{class_m_a_unit_ada232e9bb13e48ba67c49897a8f2a98c}

\begin{DoxyCompactList}\small\item\em a boolean signal generated by Control Unit to determine if this is a store instruction \end{DoxyCompactList}\item 
\hypertarget{class_m_a_unit_a4f328a19e16850a109722d3bf847ea76}{\hyperlink{class_m_a_unit_a4f328a19e16850a109722d3bf847ea76}{is\-Ld}  {\bfseries {\bfseries \textcolor{vhdlkeyword}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{boolean}\textcolor{vhdlchar}{ }} }\label{class_m_a_unit_a4f328a19e16850a109722d3bf847ea76}

\begin{DoxyCompactList}\small\item\em a boolean signal generated by Control Unit to determine if this is a load instruction \end{DoxyCompactList}\item 
\hypertarget{class_m_a_unit_ac062d1d1a95ee963e9211cbe1c9f7574}{\hyperlink{class_m_a_unit_ac062d1d1a95ee963e9211cbe1c9f7574}{ld\-Result}  {\bfseries {\bfseries \textcolor{vhdlkeyword}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{comment}{std\-\_\-logic\-\_\-vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlkeyword}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} }\label{class_m_a_unit_ac062d1d1a95ee963e9211cbe1c9f7574}

\begin{DoxyCompactList}\small\item\em output signal which contains the value stored in the memory location accessed in case of a load instruction \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
This is the unit that implements a R\-A\-M. 

The documentation for this class was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
\hyperlink{_m_a_unit_8vhdl}{M\-A\-Unit.\-vhdl}\end{DoxyCompactItemize}
