{
  "design": {
    "design_info": {
      "boundary_crc": "0x5517384CB794FC04",
      "device": "xc7a35ticsg324-1L",
      "gen_directory": "../../../../i2c_scanner_v2.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.2",
      "validated": "true"
    },
    "design_tree": {
      "axi_vip_0": "",
      "i2c_scanner_0": ""
    },
    "ports": {
      "aclk_0": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "aresetn_0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "design_1_aclk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "aresetn_0": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "SCL_0": {
        "direction": "IO"
      },
      "SDA_0": {
        "direction": "IO"
      }
    },
    "components": {
      "axi_vip_0": {
        "vlnv": "xilinx.com:ip:axi_vip:1.1",
        "xci_name": "design_1_axi_vip_0_0",
        "xci_path": "ip\\design_1_axi_vip_0_0\\design_1_axi_vip_0_0.xci",
        "inst_hier_path": "axi_vip_0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "1"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "1"
          },
          "INTERFACE_MODE": {
            "value": "MASTER"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          }
        },
        "addressing": {
          "address_spaces": {
            "Master_AXI": {
              "range": "4G",
              "width": "32"
            }
          }
        },
        "interface_ports": {
          "M_AXI": {
            "mode": "Master",
            "address_space_ref": "Master_AXI",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        }
      },
      "i2c_scanner_0": {
        "vlnv": "xilinx.com:user:i2c_scanner:1.1",
        "xci_name": "design_1_i2c_scanner_0_0",
        "xci_path": "ip\\design_1_i2c_scanner_0_0\\design_1_i2c_scanner_0_0.xci",
        "inst_hier_path": "i2c_scanner_0"
      }
    },
    "interface_nets": {
      "axi_vip_0_M_AXI": {
        "interface_ports": [
          "axi_vip_0/M_AXI",
          "i2c_scanner_0/S_AXI"
        ]
      }
    },
    "nets": {
      "aclk_0_1": {
        "ports": [
          "aclk_0",
          "axi_vip_0/aclk",
          "i2c_scanner_0/s_axi_aclk"
        ]
      },
      "aresetn_0_1": {
        "ports": [
          "aresetn_0",
          "axi_vip_0/aresetn",
          "i2c_scanner_0/s_axi_aresetn"
        ]
      },
      "Net": {
        "ports": [
          "SCL_0",
          "i2c_scanner_0/SCL"
        ]
      },
      "Net1": {
        "ports": [
          "SDA_0",
          "i2c_scanner_0/SDA"
        ]
      }
    },
    "addressing": {
      "/axi_vip_0": {
        "address_spaces": {
          "Master_AXI": {
            "segments": {
              "SEG_i2c_scanner_0_S_AXI_reg": {
                "address_block": "/i2c_scanner_0/S_AXI/S_AXI_reg",
                "offset": "0xC0000000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}