{"vcs1":{"timestamp_begin":1680532284.167827995, "rt":8.05, "ut":0.25, "st":0.14}}
{"vcselab":{"timestamp_begin":1680532292.245422185, "rt":1.23, "ut":0.20, "st":0.09}}
{"link":{"timestamp_begin":1680532293.493451802, "rt":0.47, "ut":0.06, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680532283.876801522}
{"VCS_COMP_START_TIME": 1680532283.876801522}
{"VCS_COMP_END_TIME": 1680532294.603696337}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340248}}
{"stitch_vcselab": {"peak_mem": 239012}}
