RISCV LB+fence.rw.rwss
"Fence.rw.rwsRW Rfe Fence.rw.rwsRW Rfe"
Cycle=Rfe Fence.rw.rwsRW Rfe Fence.rw.rwsRW
Relax=
Safe=Rfe Fence.rw.rwsRW
Generator=diy7 (version 7.55)
Com=Rf Rf
Orig=Fence.rw.rwsRW Rfe Fence.rw.rwsRW Rfe
{
uint64_t x; uint64_t 1:x5; uint64_t 0:x5;

0:x6=x; 0:x7=1;
1:x6=x; 1:x7=2;
}
 P0          | P1          ;
 ld x5,0(x6) | ld x5,0(x6) ;
 fence rw,rw | fence rw,rw ;
 sd x7,0(x6) | sd x7,0(x6) ;
exists (not (0:x5=0 /\ (1:x5=0 /\ (x=1 \/ x=2) \/ 1:x5=1 /\ x=2) \/ 0:x5=2 /\ 1:x5=0 /\ x=1))
