- Small list of modules I have designed using Verilog + their corresponding testbenches.
- Small list of verification environments I have created using SystemVerilog.
