INFO-FLOW: Workspace C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1 opened at Mon Jul 24 10:30:48 -0400 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu065_CIV-ffvc1517-1H-e 
Execute       create_platform xcvu065_CIV-ffvc1517-1H-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu065_CIV-ffvc1517-1H-e'
Command       create_platform done; 6.073 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.121 sec.
Execute       ap_part_info -name xcvu065_CIV-ffvc1517-1H-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 6.268 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=E:/EloqvncWorkspace/NewProjects/Verilog/AllAlgoExecTest/AllAlgoExecTest 
INFO: [HLS 200-1464] Running solution command: config_export -output=E:/EloqvncWorkspace/NewProjects/Verilog/AllAlgoExecTest/AllAlgoExecTest
Execute     config_export -output=E:/EloqvncWorkspace/NewProjects/Verilog/AllAlgoExecTest/AllAlgoExecTest 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 6.437 sec.
Execute   set_part xcvu065_CIV-ffvc1517-1H-e 
INFO: [HLS 200-1510] Running: set_part xcvu065_CIV-ffvc1517-1H-e 
Execute     create_platform xcvu065_CIV-ffvc1517-1H-e -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.133 sec.
Execute     ap_part_info -name xcvu065_CIV-ffvc1517-1H-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.298 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -flow syn -format ip_catalog -output E:/EloqvncWorkspace/NewProjects/Verilog/AllAlgoExecTest/AllAlgoExecTest -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -output E:/EloqvncWorkspace/NewProjects/Verilog/AllAlgoExecTest/AllAlgoExecTest -rtl verilog -vivado_clock 10 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./AllAlgoExecTest/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./AllAlgoExecTest/solution1/directives.tcl
Execute     set_directive_top -name top_function top_function 
INFO: [HLS 200-1510] Running: set_directive_top -name top_function top_function 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.194 seconds; current allocated memory: 1.043 GB.
Execute       set_directive_top top_function -name=top_function 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'Graph.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling Graph.cpp as C++
Execute       ap_part_info -name xcvu065_CIV-ffvc1517-1H-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang Graph.cpp -foptimization-record-file=C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/Graph.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/Graph.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=virtexu_slow -device-resource-info=BRAM_2520.000000_DSP_600.000000_FF_716160.000000_LUT_358080.000000_SLICE_44760.000000_URAM_0.000000 -device-name-info=xcvu065_CIV-ffvc1517-1H-e > C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/Graph.cpp.clang.out.log 2> C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/Graph.cpp.clang.err.log
WARNING: [HLS 207-949] non-portable path to file '"Graph.h"'; specified path differs in case from file name on disk (Graph.cpp:2:10)
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/Graph.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=virtexu_slow -device-resource-info=BRAM_2520.000000_DSP_600.000000_FF_716160.000000_LUT_358080.000000_SLICE_44760.000000_URAM_0.000000 -device-name-info=xcvu065_CIV-ffvc1517-1H-e > C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/clang.out.log 2> C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/Graph.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/Graph.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.315 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/Graph.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/Graph.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.506 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/Graph.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/Graph.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/Graph.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/Graph.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/Graph.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.601 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/Graph.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/Graph.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/Graph.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/Graph.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xcvu065_CIV-ffvc1517-1H-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/Graph.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/Graph.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/Graph.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=virtexu_slow -device-resource-info=BRAM_2520.000000_DSP_600.000000_FF_716160.000000_LUT_358080.000000_SLICE_44760.000000_URAM_0.000000 -device-name-info=xcvu065_CIV-ffvc1517-1H-e > C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/Graph.pp.0.cpp.clang.out.log 2> C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/Graph.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.343 seconds; current allocated memory: 1.045 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/Graph.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/Graph.g.bc -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/a.g.ld.0.bc > C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsmc++_39.bc -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 2.373 sec.
Execute       run_link_or_opt -opt -out C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_function -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top_function -reflow-float-conversion -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 1.138 sec.
Execute       run_link_or_opt -out C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libfloatconversion_39.bc -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_function 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top_function -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=top_function -mllvm -hls-db-dir -mllvm C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1024 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=1024 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=virtexu_slow -device-resource-info=BRAM_2520.000000_DSP_600.000000_FF_716160.000000_LUT_358080.000000_SLICE_44760.000000_URAM_0.000000 -device-name-info=xcvu065_CIV-ffvc1517-1H-e > C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.out.log 2> C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log
INFO: [HLS 214-178] Inlining function 'addEdge(int, int)' into 'addEdgesToGraph()' (Graph.cpp:15:0)
INFO: [HLS 214-178] Inlining function 'addEdgesToGraph()' into 'top_function(int&, int&, int&)' (Graph.cpp:113:0)
INFO: [HLS 214-178] Inlining function 'performBFS(int)' into 'top_function(int&, int&, int&)' (Graph.cpp:113:0)
INFO: [HLS 214-178] Inlining function 'performDFS(int)' into 'top_function(int&, int&, int&)' (Graph.cpp:113:0)
INFO: [HLS 214-178] Inlining function 'performNormalTraversal(int)' into 'top_function(int&, int&, int&)' (Graph.cpp:113:0)
INFO: [HLS 214-178] Inlining function 'performPageRankTraversal(int)' into 'top_function(int&, int&, int&)' (Graph.cpp:113:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.687 seconds; current allocated memory: 1.046 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 1.046 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top top_function -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/a.g.0.bc -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/a.g.1.bc -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.056 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/a.g.1.bc to C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/a.o.1.bc -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'top_function' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_1' (Graph.cpp:37) in function 'top_function' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'top_function' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_58_1' (Graph.cpp:58) in function 'top_function' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-6' in function 'top_function' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_79_1' (Graph.cpp:79) in function 'top_function' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-8' in function 'top_function' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_100_1' (Graph.cpp:100) in function 'top_function' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_141_1' (Graph.cpp:141) in function 'top_function' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_37_1' (Graph.cpp:37) in function 'top_function' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_58_1' (Graph.cpp:58) in function 'top_function' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_79_1' (Graph.cpp:79) in function 'top_function' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_100_1' (Graph.cpp:100) in function 'top_function' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_41_2' (Graph.cpp:41) in function 'top_function' completely with a factor of 19.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_62_2' (Graph.cpp:62) in function 'top_function' completely with a factor of 19.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_83_2' (Graph.cpp:83) in function 'top_function' completely with a factor of 19.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_104_2' (Graph.cpp:104) in function 'top_function' completely with a factor of 19.
INFO: [XFORM 203-102] Partitioning array 'adjacencyList' in dimension 2 automatically.
Command         transform done; 0.5 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 0.108 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.615 seconds; current allocated memory: 1.085 GB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/a.o.2.bc -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
Execute           auto_get_db
Command         transform done; 0.384 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.385 seconds; current allocated memory: 1.155 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.206 sec.
Command     elaborate done; 9.288 sec.
Execute     ap_eval exec zip -j C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.103 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'top_function' ...
Execute       ap_set_top_model top_function 
Execute       get_model_list top_function -filter all-wo-channel -topdown 
Execute       preproc_iomode -model top_function 
Execute       preproc_iomode -model top_function_Pipeline_VITIS_LOOP_141_1 
Execute       preproc_iomode -model top_function_Pipeline_VITIS_LOOP_100_1 
Execute       preproc_iomode -model top_function_Pipeline_7 
Execute       preproc_iomode -model top_function_Pipeline_VITIS_LOOP_79_1 
Execute       preproc_iomode -model top_function_Pipeline_5 
Execute       preproc_iomode -model top_function_Pipeline_VITIS_LOOP_58_1 
Execute       preproc_iomode -model top_function_Pipeline_3 
Execute       preproc_iomode -model top_function_Pipeline_VITIS_LOOP_37_1 
Execute       preproc_iomode -model top_function_Pipeline_1 
Execute       get_model_list top_function -filter all-wo-channel 
INFO-FLOW: Model list for configure: top_function_Pipeline_1 top_function_Pipeline_VITIS_LOOP_37_1 top_function_Pipeline_3 top_function_Pipeline_VITIS_LOOP_58_1 top_function_Pipeline_5 top_function_Pipeline_VITIS_LOOP_79_1 top_function_Pipeline_7 top_function_Pipeline_VITIS_LOOP_100_1 top_function_Pipeline_VITIS_LOOP_141_1 top_function
INFO-FLOW: Configuring Module : top_function_Pipeline_1 ...
Execute       set_default_model top_function_Pipeline_1 
Execute       apply_spec_resource_limit top_function_Pipeline_1 
INFO-FLOW: Configuring Module : top_function_Pipeline_VITIS_LOOP_37_1 ...
Execute       set_default_model top_function_Pipeline_VITIS_LOOP_37_1 
Execute       apply_spec_resource_limit top_function_Pipeline_VITIS_LOOP_37_1 
INFO-FLOW: Configuring Module : top_function_Pipeline_3 ...
Execute       set_default_model top_function_Pipeline_3 
Execute       apply_spec_resource_limit top_function_Pipeline_3 
INFO-FLOW: Configuring Module : top_function_Pipeline_VITIS_LOOP_58_1 ...
Execute       set_default_model top_function_Pipeline_VITIS_LOOP_58_1 
Execute       apply_spec_resource_limit top_function_Pipeline_VITIS_LOOP_58_1 
INFO-FLOW: Configuring Module : top_function_Pipeline_5 ...
Execute       set_default_model top_function_Pipeline_5 
Execute       apply_spec_resource_limit top_function_Pipeline_5 
INFO-FLOW: Configuring Module : top_function_Pipeline_VITIS_LOOP_79_1 ...
Execute       set_default_model top_function_Pipeline_VITIS_LOOP_79_1 
Execute       apply_spec_resource_limit top_function_Pipeline_VITIS_LOOP_79_1 
INFO-FLOW: Configuring Module : top_function_Pipeline_7 ...
Execute       set_default_model top_function_Pipeline_7 
Execute       apply_spec_resource_limit top_function_Pipeline_7 
INFO-FLOW: Configuring Module : top_function_Pipeline_VITIS_LOOP_100_1 ...
Execute       set_default_model top_function_Pipeline_VITIS_LOOP_100_1 
Execute       apply_spec_resource_limit top_function_Pipeline_VITIS_LOOP_100_1 
INFO-FLOW: Configuring Module : top_function_Pipeline_VITIS_LOOP_141_1 ...
Execute       set_default_model top_function_Pipeline_VITIS_LOOP_141_1 
Execute       apply_spec_resource_limit top_function_Pipeline_VITIS_LOOP_141_1 
INFO-FLOW: Configuring Module : top_function ...
Execute       set_default_model top_function 
Execute       apply_spec_resource_limit top_function 
INFO-FLOW: Model list for preprocess: top_function_Pipeline_1 top_function_Pipeline_VITIS_LOOP_37_1 top_function_Pipeline_3 top_function_Pipeline_VITIS_LOOP_58_1 top_function_Pipeline_5 top_function_Pipeline_VITIS_LOOP_79_1 top_function_Pipeline_7 top_function_Pipeline_VITIS_LOOP_100_1 top_function_Pipeline_VITIS_LOOP_141_1 top_function
INFO-FLOW: Preprocessing Module: top_function_Pipeline_1 ...
Execute       set_default_model top_function_Pipeline_1 
Execute       cdfg_preprocess -model top_function_Pipeline_1 
Execute       rtl_gen_preprocess top_function_Pipeline_1 
INFO-FLOW: Preprocessing Module: top_function_Pipeline_VITIS_LOOP_37_1 ...
Execute       set_default_model top_function_Pipeline_VITIS_LOOP_37_1 
Execute       cdfg_preprocess -model top_function_Pipeline_VITIS_LOOP_37_1 
Execute       rtl_gen_preprocess top_function_Pipeline_VITIS_LOOP_37_1 
INFO-FLOW: Preprocessing Module: top_function_Pipeline_3 ...
Execute       set_default_model top_function_Pipeline_3 
Execute       cdfg_preprocess -model top_function_Pipeline_3 
Execute       rtl_gen_preprocess top_function_Pipeline_3 
INFO-FLOW: Preprocessing Module: top_function_Pipeline_VITIS_LOOP_58_1 ...
Execute       set_default_model top_function_Pipeline_VITIS_LOOP_58_1 
Execute       cdfg_preprocess -model top_function_Pipeline_VITIS_LOOP_58_1 
Execute       rtl_gen_preprocess top_function_Pipeline_VITIS_LOOP_58_1 
INFO-FLOW: Preprocessing Module: top_function_Pipeline_5 ...
Execute       set_default_model top_function_Pipeline_5 
Execute       cdfg_preprocess -model top_function_Pipeline_5 
Execute       rtl_gen_preprocess top_function_Pipeline_5 
INFO-FLOW: Preprocessing Module: top_function_Pipeline_VITIS_LOOP_79_1 ...
Execute       set_default_model top_function_Pipeline_VITIS_LOOP_79_1 
Execute       cdfg_preprocess -model top_function_Pipeline_VITIS_LOOP_79_1 
Execute       rtl_gen_preprocess top_function_Pipeline_VITIS_LOOP_79_1 
INFO-FLOW: Preprocessing Module: top_function_Pipeline_7 ...
Execute       set_default_model top_function_Pipeline_7 
Execute       cdfg_preprocess -model top_function_Pipeline_7 
Execute       rtl_gen_preprocess top_function_Pipeline_7 
INFO-FLOW: Preprocessing Module: top_function_Pipeline_VITIS_LOOP_100_1 ...
Execute       set_default_model top_function_Pipeline_VITIS_LOOP_100_1 
Execute       cdfg_preprocess -model top_function_Pipeline_VITIS_LOOP_100_1 
Execute       rtl_gen_preprocess top_function_Pipeline_VITIS_LOOP_100_1 
INFO-FLOW: Preprocessing Module: top_function_Pipeline_VITIS_LOOP_141_1 ...
Execute       set_default_model top_function_Pipeline_VITIS_LOOP_141_1 
Execute       cdfg_preprocess -model top_function_Pipeline_VITIS_LOOP_141_1 
Execute       rtl_gen_preprocess top_function_Pipeline_VITIS_LOOP_141_1 
INFO-FLOW: Preprocessing Module: top_function ...
Execute       set_default_model top_function 
Execute       cdfg_preprocess -model top_function 
Execute       rtl_gen_preprocess top_function 
INFO-FLOW: Model list for synthesis: top_function_Pipeline_1 top_function_Pipeline_VITIS_LOOP_37_1 top_function_Pipeline_3 top_function_Pipeline_VITIS_LOOP_58_1 top_function_Pipeline_5 top_function_Pipeline_VITIS_LOOP_79_1 top_function_Pipeline_7 top_function_Pipeline_VITIS_LOOP_100_1 top_function_Pipeline_VITIS_LOOP_141_1 top_function
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_function_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model top_function_Pipeline_1 
Execute       schedule -model top_function_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.326 seconds; current allocated memory: 1.160 GB.
Execute       syn_report -verbosereport -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_1.verbose.sched.rpt 
Execute         list_part -family xcvu065_CIV-ffvc1517-1H-e 
Execute           ap_family_info -name xcvu065_CIV-ffvc1517-1H-e -data names 
Execute           ap_part_info -quiet -name xcvu065_CIV-ffvc1517-1H-e -data family 
Execute       db_write -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling top_function_Pipeline_1.
Execute       set_default_model top_function_Pipeline_1 
Execute       bind -model top_function_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.161 GB.
Execute       syn_report -verbosereport -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_1.verbose.bind.rpt 
Execute         list_part -family xcvu065_CIV-ffvc1517-1H-e 
Execute           ap_family_info -name xcvu065_CIV-ffvc1517-1H-e -data names 
Execute           ap_part_info -quiet -name xcvu065_CIV-ffvc1517-1H-e -data family 
Execute       db_write -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding top_function_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_function_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model top_function_Pipeline_VITIS_LOOP_37_1 
Execute       schedule -model top_function_Pipeline_VITIS_LOOP_37_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
WARNING: [HLS 200-880] The II Violation in module 'top_function_Pipeline_VITIS_LOOP_37_1' (loop 'VITIS_LOOP_37_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'br' operation ('br_ln42', Graph.cpp:42->Graph.cpp:118) and 'icmp' operation ('icmp_ln37', Graph.cpp:37->Graph.cpp:118).
WARNING: [HLS 200-880] The II Violation in module 'top_function_Pipeline_VITIS_LOOP_37_1' (loop 'VITIS_LOOP_37_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'br' operation ('br_ln42', Graph.cpp:42->Graph.cpp:118) and 'icmp' operation ('icmp_ln37', Graph.cpp:37->Graph.cpp:118).
WARNING: [HLS 200-880] The II Violation in module 'top_function_Pipeline_VITIS_LOOP_37_1' (loop 'VITIS_LOOP_37_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'br' operation ('br_ln42', Graph.cpp:42->Graph.cpp:118) and 'icmp' operation ('icmp_ln37', Graph.cpp:37->Graph.cpp:118).
WARNING: [HLS 200-880] The II Violation in module 'top_function_Pipeline_VITIS_LOOP_37_1' (loop 'VITIS_LOOP_37_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'br' operation ('br_ln42', Graph.cpp:42->Graph.cpp:118) and 'icmp' operation ('icmp_ln37', Graph.cpp:37->Graph.cpp:118).
WARNING: [HLS 200-880] The II Violation in module 'top_function_Pipeline_VITIS_LOOP_37_1' (loop 'VITIS_LOOP_37_1'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'store' operation ('queue_addr_9_write_ln44', Graph.cpp:44->Graph.cpp:118) of constant 16 on array 'queue' and 'load' operation ('node', Graph.cpp:38->Graph.cpp:118) on array 'queue'.
WARNING: [HLS 200-880] The II Violation in module 'top_function_Pipeline_VITIS_LOOP_37_1' (loop 'VITIS_LOOP_37_1'): Unable to enforce a carried dependence constraint (II = 12, distance = 1, offset = 1) between 'store' operation ('queue_addr_10_write_ln44', Graph.cpp:44->Graph.cpp:118) of constant 18 on array 'queue' and 'load' operation ('node', Graph.cpp:38->Graph.cpp:118) on array 'queue'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 13, Depth = 14, loop 'VITIS_LOOP_37_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.469 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.532 seconds; current allocated memory: 1.165 GB.
Execute       syn_report -verbosereport -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_VITIS_LOOP_37_1.verbose.sched.rpt 
Execute         list_part -family xcvu065_CIV-ffvc1517-1H-e 
Execute           ap_family_info -name xcvu065_CIV-ffvc1517-1H-e -data names 
Execute           ap_part_info -quiet -name xcvu065_CIV-ffvc1517-1H-e -data family 
Command       syn_report done; 0.203 sec.
Execute       db_write -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_VITIS_LOOP_37_1.sched.adb -f 
INFO-FLOW: Finish scheduling top_function_Pipeline_VITIS_LOOP_37_1.
Execute       set_default_model top_function_Pipeline_VITIS_LOOP_37_1 
Execute       bind -model top_function_Pipeline_VITIS_LOOP_37_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.146 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.392 seconds; current allocated memory: 1.166 GB.
Execute       syn_report -verbosereport -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_VITIS_LOOP_37_1.verbose.bind.rpt 
Execute         list_part -family xcvu065_CIV-ffvc1517-1H-e 
Execute           ap_family_info -name xcvu065_CIV-ffvc1517-1H-e -data names 
Execute           ap_part_info -quiet -name xcvu065_CIV-ffvc1517-1H-e -data family 
Execute       db_write -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_VITIS_LOOP_37_1.bind.adb -f 
INFO-FLOW: Finish binding top_function_Pipeline_VITIS_LOOP_37_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_function_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model top_function_Pipeline_3 
Execute       schedule -model top_function_Pipeline_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 1.166 GB.
Execute       syn_report -verbosereport -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_3.verbose.sched.rpt 
Execute         list_part -family xcvu065_CIV-ffvc1517-1H-e 
Execute           ap_family_info -name xcvu065_CIV-ffvc1517-1H-e -data names 
Execute           ap_part_info -quiet -name xcvu065_CIV-ffvc1517-1H-e -data family 
Execute       db_write -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_3.sched.adb -f 
INFO-FLOW: Finish scheduling top_function_Pipeline_3.
Execute       set_default_model top_function_Pipeline_3 
Execute       bind -model top_function_Pipeline_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.166 GB.
Execute       syn_report -verbosereport -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_3.verbose.bind.rpt 
Execute         list_part -family xcvu065_CIV-ffvc1517-1H-e 
Execute           ap_family_info -name xcvu065_CIV-ffvc1517-1H-e -data names 
Execute           ap_part_info -quiet -name xcvu065_CIV-ffvc1517-1H-e -data family 
Execute       db_write -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_3.bind.adb -f 
INFO-FLOW: Finish binding top_function_Pipeline_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_function_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model top_function_Pipeline_VITIS_LOOP_58_1 
Execute       schedule -model top_function_Pipeline_VITIS_LOOP_58_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_58_1'.
WARNING: [HLS 200-880] The II Violation in module 'top_function_Pipeline_VITIS_LOOP_58_1' (loop 'VITIS_LOOP_58_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'br' operation ('br_ln63', Graph.cpp:63->Graph.cpp:123) and 'icmp' operation ('icmp_ln58', Graph.cpp:58->Graph.cpp:123).
WARNING: [HLS 200-880] The II Violation in module 'top_function_Pipeline_VITIS_LOOP_58_1' (loop 'VITIS_LOOP_58_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'br' operation ('br_ln63', Graph.cpp:63->Graph.cpp:123) and 'icmp' operation ('icmp_ln58', Graph.cpp:58->Graph.cpp:123).
WARNING: [HLS 200-880] The II Violation in module 'top_function_Pipeline_VITIS_LOOP_58_1' (loop 'VITIS_LOOP_58_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'br' operation ('br_ln63', Graph.cpp:63->Graph.cpp:123) and 'icmp' operation ('icmp_ln58', Graph.cpp:58->Graph.cpp:123).
WARNING: [HLS 200-880] The II Violation in module 'top_function_Pipeline_VITIS_LOOP_58_1' (loop 'VITIS_LOOP_58_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'br' operation ('br_ln63', Graph.cpp:63->Graph.cpp:123) and 'icmp' operation ('icmp_ln58', Graph.cpp:58->Graph.cpp:123).
WARNING: [HLS 200-880] The II Violation in module 'top_function_Pipeline_VITIS_LOOP_58_1' (loop 'VITIS_LOOP_58_1'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'store' operation ('stack_1_addr_8_write_ln65', Graph.cpp:65->Graph.cpp:123) of constant 2 on array 'stack_1' and 'load' operation ('node', Graph.cpp:59->Graph.cpp:123) on array 'stack_1'.
WARNING: [HLS 200-880] The II Violation in module 'top_function_Pipeline_VITIS_LOOP_58_1' (loop 'VITIS_LOOP_58_1'): Unable to enforce a carried dependence constraint (II = 12, distance = 1, offset = 1) between 'store' operation ('stack_1_addr_9_write_ln65', Graph.cpp:65->Graph.cpp:123) of constant 1 on array 'stack_1' and 'load' operation ('node', Graph.cpp:59->Graph.cpp:123) on array 'stack_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 13, Depth = 13, loop 'VITIS_LOOP_58_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.511 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.582 seconds; current allocated memory: 1.167 GB.
Execute       syn_report -verbosereport -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_VITIS_LOOP_58_1.verbose.sched.rpt 
Execute         list_part -family xcvu065_CIV-ffvc1517-1H-e 
Execute           ap_family_info -name xcvu065_CIV-ffvc1517-1H-e -data names 
Execute           ap_part_info -quiet -name xcvu065_CIV-ffvc1517-1H-e -data family 
Command       syn_report done; 0.153 sec.
Execute       db_write -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_VITIS_LOOP_58_1.sched.adb -f 
INFO-FLOW: Finish scheduling top_function_Pipeline_VITIS_LOOP_58_1.
Execute       set_default_model top_function_Pipeline_VITIS_LOOP_58_1 
Execute       bind -model top_function_Pipeline_VITIS_LOOP_58_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.121 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.315 seconds; current allocated memory: 1.167 GB.
Execute       syn_report -verbosereport -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_VITIS_LOOP_58_1.verbose.bind.rpt 
Execute         list_part -family xcvu065_CIV-ffvc1517-1H-e 
Execute           ap_family_info -name xcvu065_CIV-ffvc1517-1H-e -data names 
Execute           ap_part_info -quiet -name xcvu065_CIV-ffvc1517-1H-e -data family 
Execute       db_write -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_VITIS_LOOP_58_1.bind.adb -f 
INFO-FLOW: Finish binding top_function_Pipeline_VITIS_LOOP_58_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_function_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model top_function_Pipeline_5 
Execute       schedule -model top_function_Pipeline_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 1.167 GB.
Execute       syn_report -verbosereport -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_5.verbose.sched.rpt 
Execute         list_part -family xcvu065_CIV-ffvc1517-1H-e 
Execute           ap_family_info -name xcvu065_CIV-ffvc1517-1H-e -data names 
Execute           ap_part_info -quiet -name xcvu065_CIV-ffvc1517-1H-e -data family 
Execute       db_write -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_5.sched.adb -f 
INFO-FLOW: Finish scheduling top_function_Pipeline_5.
Execute       set_default_model top_function_Pipeline_5 
Execute       bind -model top_function_Pipeline_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.167 GB.
Execute       syn_report -verbosereport -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_5.verbose.bind.rpt 
Execute         list_part -family xcvu065_CIV-ffvc1517-1H-e 
Execute           ap_family_info -name xcvu065_CIV-ffvc1517-1H-e -data names 
Execute           ap_part_info -quiet -name xcvu065_CIV-ffvc1517-1H-e -data family 
Execute       db_write -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_5.bind.adb -f 
INFO-FLOW: Finish binding top_function_Pipeline_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_function_Pipeline_VITIS_LOOP_79_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model top_function_Pipeline_VITIS_LOOP_79_1 
Execute       schedule -model top_function_Pipeline_VITIS_LOOP_79_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_79_1'.
WARNING: [HLS 200-880] The II Violation in module 'top_function_Pipeline_VITIS_LOOP_79_1' (loop 'VITIS_LOOP_79_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'br' operation ('br_ln84', Graph.cpp:84->Graph.cpp:127) and 'icmp' operation ('icmp_ln79', Graph.cpp:79->Graph.cpp:127).
WARNING: [HLS 200-880] The II Violation in module 'top_function_Pipeline_VITIS_LOOP_79_1' (loop 'VITIS_LOOP_79_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'br' operation ('br_ln84', Graph.cpp:84->Graph.cpp:127) and 'icmp' operation ('icmp_ln79', Graph.cpp:79->Graph.cpp:127).
WARNING: [HLS 200-880] The II Violation in module 'top_function_Pipeline_VITIS_LOOP_79_1' (loop 'VITIS_LOOP_79_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'br' operation ('br_ln84', Graph.cpp:84->Graph.cpp:127) and 'icmp' operation ('icmp_ln79', Graph.cpp:79->Graph.cpp:127).
WARNING: [HLS 200-880] The II Violation in module 'top_function_Pipeline_VITIS_LOOP_79_1' (loop 'VITIS_LOOP_79_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'br' operation ('br_ln84', Graph.cpp:84->Graph.cpp:127) and 'icmp' operation ('icmp_ln79', Graph.cpp:79->Graph.cpp:127).
WARNING: [HLS 200-880] The II Violation in module 'top_function_Pipeline_VITIS_LOOP_79_1' (loop 'VITIS_LOOP_79_1'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'store' operation ('stack_addr_8_write_ln86', Graph.cpp:86->Graph.cpp:127) of constant 2 on array 'stack' and 'load' operation ('node', Graph.cpp:80->Graph.cpp:127) on array 'stack'.
WARNING: [HLS 200-880] The II Violation in module 'top_function_Pipeline_VITIS_LOOP_79_1' (loop 'VITIS_LOOP_79_1'): Unable to enforce a carried dependence constraint (II = 12, distance = 1, offset = 1) between 'store' operation ('stack_addr_9_write_ln86', Graph.cpp:86->Graph.cpp:127) of constant 1 on array 'stack' and 'load' operation ('node', Graph.cpp:80->Graph.cpp:127) on array 'stack'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 13, Depth = 13, loop 'VITIS_LOOP_79_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.465 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.169 GB.
Execute       syn_report -verbosereport -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_VITIS_LOOP_79_1.verbose.sched.rpt 
Execute         list_part -family xcvu065_CIV-ffvc1517-1H-e 
Execute           ap_family_info -name xcvu065_CIV-ffvc1517-1H-e -data names 
Execute           ap_part_info -quiet -name xcvu065_CIV-ffvc1517-1H-e -data family 
Command       syn_report done; 0.13 sec.
Execute       db_write -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_VITIS_LOOP_79_1.sched.adb -f 
INFO-FLOW: Finish scheduling top_function_Pipeline_VITIS_LOOP_79_1.
Execute       set_default_model top_function_Pipeline_VITIS_LOOP_79_1 
Execute       bind -model top_function_Pipeline_VITIS_LOOP_79_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.314 seconds; current allocated memory: 1.169 GB.
Execute       syn_report -verbosereport -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_VITIS_LOOP_79_1.verbose.bind.rpt 
Execute         list_part -family xcvu065_CIV-ffvc1517-1H-e 
Execute           ap_family_info -name xcvu065_CIV-ffvc1517-1H-e -data names 
Execute           ap_part_info -quiet -name xcvu065_CIV-ffvc1517-1H-e -data family 
Execute       db_write -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_VITIS_LOOP_79_1.bind.adb -f 
INFO-FLOW: Finish binding top_function_Pipeline_VITIS_LOOP_79_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_function_Pipeline_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model top_function_Pipeline_7 
Execute       schedule -model top_function_Pipeline_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 1.169 GB.
Execute       syn_report -verbosereport -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_7.verbose.sched.rpt 
Execute         list_part -family xcvu065_CIV-ffvc1517-1H-e 
Execute           ap_family_info -name xcvu065_CIV-ffvc1517-1H-e -data names 
Execute           ap_part_info -quiet -name xcvu065_CIV-ffvc1517-1H-e -data family 
Execute       db_write -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_7.sched.adb -f 
INFO-FLOW: Finish scheduling top_function_Pipeline_7.
Execute       set_default_model top_function_Pipeline_7 
Execute       bind -model top_function_Pipeline_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.169 GB.
Execute       syn_report -verbosereport -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_7.verbose.bind.rpt 
Execute         list_part -family xcvu065_CIV-ffvc1517-1H-e 
Execute           ap_family_info -name xcvu065_CIV-ffvc1517-1H-e -data names 
Execute           ap_part_info -quiet -name xcvu065_CIV-ffvc1517-1H-e -data family 
Execute       db_write -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_7.bind.adb -f 
INFO-FLOW: Finish binding top_function_Pipeline_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_function_Pipeline_VITIS_LOOP_100_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model top_function_Pipeline_VITIS_LOOP_100_1 
Execute       schedule -model top_function_Pipeline_VITIS_LOOP_100_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_100_1'.
WARNING: [HLS 200-880] The II Violation in module 'top_function_Pipeline_VITIS_LOOP_100_1' (loop 'VITIS_LOOP_100_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'br' operation ('br_ln105', Graph.cpp:105->Graph.cpp:131) and 'icmp' operation ('icmp_ln100', Graph.cpp:100->Graph.cpp:131).
WARNING: [HLS 200-880] The II Violation in module 'top_function_Pipeline_VITIS_LOOP_100_1' (loop 'VITIS_LOOP_100_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'br' operation ('br_ln105', Graph.cpp:105->Graph.cpp:131) and 'icmp' operation ('icmp_ln100', Graph.cpp:100->Graph.cpp:131).
WARNING: [HLS 200-880] The II Violation in module 'top_function_Pipeline_VITIS_LOOP_100_1' (loop 'VITIS_LOOP_100_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'br' operation ('br_ln105', Graph.cpp:105->Graph.cpp:131) and 'icmp' operation ('icmp_ln100', Graph.cpp:100->Graph.cpp:131).
WARNING: [HLS 200-880] The II Violation in module 'top_function_Pipeline_VITIS_LOOP_100_1' (loop 'VITIS_LOOP_100_1'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'br' operation ('br_ln105', Graph.cpp:105->Graph.cpp:131) and 'icmp' operation ('icmp_ln100', Graph.cpp:100->Graph.cpp:131).
WARNING: [HLS 200-880] The II Violation in module 'top_function_Pipeline_VITIS_LOOP_100_1' (loop 'VITIS_LOOP_100_1'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between 'store' operation ('nodeQueue_addr_9_write_ln107', Graph.cpp:107->Graph.cpp:131) of constant 16 on array 'nodeQueue' and 'load' operation ('node', Graph.cpp:101->Graph.cpp:131) on array 'nodeQueue'.
WARNING: [HLS 200-880] The II Violation in module 'top_function_Pipeline_VITIS_LOOP_100_1' (loop 'VITIS_LOOP_100_1'): Unable to enforce a carried dependence constraint (II = 12, distance = 1, offset = 1) between 'store' operation ('nodeQueue_addr_10_write_ln107', Graph.cpp:107->Graph.cpp:131) of constant 18 on array 'nodeQueue' and 'load' operation ('node', Graph.cpp:101->Graph.cpp:131) on array 'nodeQueue'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 13, Depth = 14, loop 'VITIS_LOOP_100_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.469 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.171 GB.
Execute       syn_report -verbosereport -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_VITIS_LOOP_100_1.verbose.sched.rpt 
Execute         list_part -family xcvu065_CIV-ffvc1517-1H-e 
Execute           ap_family_info -name xcvu065_CIV-ffvc1517-1H-e -data names 
Execute           ap_part_info -quiet -name xcvu065_CIV-ffvc1517-1H-e -data family 
Command       syn_report done; 0.143 sec.
Execute       db_write -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_VITIS_LOOP_100_1.sched.adb -f 
INFO-FLOW: Finish scheduling top_function_Pipeline_VITIS_LOOP_100_1.
Execute       set_default_model top_function_Pipeline_VITIS_LOOP_100_1 
Execute       bind -model top_function_Pipeline_VITIS_LOOP_100_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.138 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.323 seconds; current allocated memory: 1.171 GB.
Execute       syn_report -verbosereport -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_VITIS_LOOP_100_1.verbose.bind.rpt 
Execute         list_part -family xcvu065_CIV-ffvc1517-1H-e 
Execute           ap_family_info -name xcvu065_CIV-ffvc1517-1H-e -data names 
Execute           ap_part_info -quiet -name xcvu065_CIV-ffvc1517-1H-e -data family 
Command       syn_report done; 0.101 sec.
Execute       db_write -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_VITIS_LOOP_100_1.bind.adb -f 
INFO-FLOW: Finish binding top_function_Pipeline_VITIS_LOOP_100_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_function_Pipeline_VITIS_LOOP_141_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model top_function_Pipeline_VITIS_LOOP_141_1 
Execute       schedule -model top_function_Pipeline_VITIS_LOOP_141_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_141_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_141_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 1.171 GB.
Execute       syn_report -verbosereport -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_VITIS_LOOP_141_1.verbose.sched.rpt 
Execute         list_part -family xcvu065_CIV-ffvc1517-1H-e 
Execute           ap_family_info -name xcvu065_CIV-ffvc1517-1H-e -data names 
Execute           ap_part_info -quiet -name xcvu065_CIV-ffvc1517-1H-e -data family 
Execute       db_write -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_VITIS_LOOP_141_1.sched.adb -f 
INFO-FLOW: Finish scheduling top_function_Pipeline_VITIS_LOOP_141_1.
Execute       set_default_model top_function_Pipeline_VITIS_LOOP_141_1 
Execute       bind -model top_function_Pipeline_VITIS_LOOP_141_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.171 GB.
Execute       syn_report -verbosereport -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_VITIS_LOOP_141_1.verbose.bind.rpt 
Execute         list_part -family xcvu065_CIV-ffvc1517-1H-e 
Execute           ap_family_info -name xcvu065_CIV-ffvc1517-1H-e -data names 
Execute           ap_part_info -quiet -name xcvu065_CIV-ffvc1517-1H-e -data family 
Execute       db_write -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_VITIS_LOOP_141_1.bind.adb -f 
INFO-FLOW: Finish binding top_function_Pipeline_VITIS_LOOP_141_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model top_function 
Execute       schedule -model top_function 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.261 seconds; current allocated memory: 1.171 GB.
Execute       syn_report -verbosereport -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.verbose.sched.rpt 
Execute         list_part -family xcvu065_CIV-ffvc1517-1H-e 
Execute           ap_family_info -name xcvu065_CIV-ffvc1517-1H-e -data names 
Execute           ap_part_info -quiet -name xcvu065_CIV-ffvc1517-1H-e -data family 
Command       syn_report done; 0.237 sec.
Execute       db_write -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.sched.adb -f 
INFO-FLOW: Finish scheduling top_function.
Execute       set_default_model top_function 
Execute       bind -model top_function 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.165 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.418 seconds; current allocated memory: 1.172 GB.
Execute       syn_report -verbosereport -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.verbose.bind.rpt 
Execute         list_part -family xcvu065_CIV-ffvc1517-1H-e 
Execute           ap_family_info -name xcvu065_CIV-ffvc1517-1H-e -data names 
Execute           ap_part_info -quiet -name xcvu065_CIV-ffvc1517-1H-e -data family 
Command       syn_report done; 0.118 sec.
Execute       db_write -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.bind.adb -f 
INFO-FLOW: Finish binding top_function.
Execute       get_model_list top_function -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess top_function_Pipeline_1 
Execute       rtl_gen_preprocess top_function_Pipeline_VITIS_LOOP_37_1 
Execute       rtl_gen_preprocess top_function_Pipeline_3 
Execute       rtl_gen_preprocess top_function_Pipeline_VITIS_LOOP_58_1 
Execute       rtl_gen_preprocess top_function_Pipeline_5 
Execute       rtl_gen_preprocess top_function_Pipeline_VITIS_LOOP_79_1 
Execute       rtl_gen_preprocess top_function_Pipeline_7 
Execute       rtl_gen_preprocess top_function_Pipeline_VITIS_LOOP_100_1 
Execute       rtl_gen_preprocess top_function_Pipeline_VITIS_LOOP_141_1 
Execute       rtl_gen_preprocess top_function 
INFO-FLOW: Model list for RTL generation: top_function_Pipeline_1 top_function_Pipeline_VITIS_LOOP_37_1 top_function_Pipeline_3 top_function_Pipeline_VITIS_LOOP_58_1 top_function_Pipeline_5 top_function_Pipeline_VITIS_LOOP_79_1 top_function_Pipeline_7 top_function_Pipeline_VITIS_LOOP_100_1 top_function_Pipeline_VITIS_LOOP_141_1 top_function
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_function_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model top_function_Pipeline_1 -top_prefix top_function_ -sub_prefix top_function_ -mg_file C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_function_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 1.173 GB.
Execute       source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.rtl_wrap.cfg.tcl 
Execute       gen_rtl top_function_Pipeline_1 -style xilinx -f -lang vhdl -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/syn/vhdl/top_function_top_function_Pipeline_1 
Execute       gen_rtl top_function_Pipeline_1 -style xilinx -f -lang vlog -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/syn/verilog/top_function_top_function_Pipeline_1 
Execute       syn_report -csynth -model top_function_Pipeline_1 -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/syn/report/top_function_Pipeline_1_csynth.rpt 
Execute         list_part -family xcvu065_CIV-ffvc1517-1H-e 
Execute           ap_family_info -name xcvu065_CIV-ffvc1517-1H-e -data names 
Execute           ap_part_info -quiet -name xcvu065_CIV-ffvc1517-1H-e -data family 
Execute       syn_report -rtlxml -model top_function_Pipeline_1 -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/syn/report/top_function_Pipeline_1_csynth.xml 
Execute         list_part -family xcvu065_CIV-ffvc1517-1H-e 
Execute           ap_family_info -name xcvu065_CIV-ffvc1517-1H-e -data names 
Execute           ap_part_info -quiet -name xcvu065_CIV-ffvc1517-1H-e -data family 
Execute       syn_report -verbosereport -model top_function_Pipeline_1 -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_1.verbose.rpt 
Execute         list_part -family xcvu065_CIV-ffvc1517-1H-e 
Execute           ap_family_info -name xcvu065_CIV-ffvc1517-1H-e -data names 
Execute           ap_part_info -quiet -name xcvu065_CIV-ffvc1517-1H-e -data family 
Execute       db_write -model top_function_Pipeline_1 -f -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_1.adb 
Execute       db_write -model top_function_Pipeline_1 -bindview -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info top_function_Pipeline_1 -p C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_function_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model top_function_Pipeline_VITIS_LOOP_37_1 -top_prefix top_function_ -sub_prefix top_function_ -mg_file C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_VITIS_LOOP_37_1.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_37_1' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_function_Pipeline_VITIS_LOOP_37_1' pipeline 'VITIS_LOOP_37_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_function_Pipeline_VITIS_LOOP_37_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.291 seconds; current allocated memory: 1.175 GB.
Execute       source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.rtl_wrap.cfg.tcl 
Execute       gen_rtl top_function_Pipeline_VITIS_LOOP_37_1 -style xilinx -f -lang vhdl -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/syn/vhdl/top_function_top_function_Pipeline_VITIS_LOOP_37_1 
Execute       gen_rtl top_function_Pipeline_VITIS_LOOP_37_1 -style xilinx -f -lang vlog -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/syn/verilog/top_function_top_function_Pipeline_VITIS_LOOP_37_1 
Execute       syn_report -csynth -model top_function_Pipeline_VITIS_LOOP_37_1 -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/syn/report/top_function_Pipeline_VITIS_LOOP_37_1_csynth.rpt 
Execute         list_part -family xcvu065_CIV-ffvc1517-1H-e 
Execute           ap_family_info -name xcvu065_CIV-ffvc1517-1H-e -data names 
Execute           ap_part_info -quiet -name xcvu065_CIV-ffvc1517-1H-e -data family 
Execute       syn_report -rtlxml -model top_function_Pipeline_VITIS_LOOP_37_1 -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/syn/report/top_function_Pipeline_VITIS_LOOP_37_1_csynth.xml 
Execute         list_part -family xcvu065_CIV-ffvc1517-1H-e 
Execute           ap_family_info -name xcvu065_CIV-ffvc1517-1H-e -data names 
Execute           ap_part_info -quiet -name xcvu065_CIV-ffvc1517-1H-e -data family 
Execute       syn_report -verbosereport -model top_function_Pipeline_VITIS_LOOP_37_1 -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_VITIS_LOOP_37_1.verbose.rpt 
Execute         list_part -family xcvu065_CIV-ffvc1517-1H-e 
Execute           ap_family_info -name xcvu065_CIV-ffvc1517-1H-e -data names 
Execute           ap_part_info -quiet -name xcvu065_CIV-ffvc1517-1H-e -data family 
Execute       db_write -model top_function_Pipeline_VITIS_LOOP_37_1 -f -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_VITIS_LOOP_37_1.adb 
Execute       db_write -model top_function_Pipeline_VITIS_LOOP_37_1 -bindview -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info top_function_Pipeline_VITIS_LOOP_37_1 -p C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_VITIS_LOOP_37_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_function_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model top_function_Pipeline_3 -top_prefix top_function_ -sub_prefix top_function_ -mg_file C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_function_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.948 seconds; current allocated memory: 1.179 GB.
Execute       source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.rtl_wrap.cfg.tcl 
Execute       gen_rtl top_function_Pipeline_3 -style xilinx -f -lang vhdl -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/syn/vhdl/top_function_top_function_Pipeline_3 
Execute       gen_rtl top_function_Pipeline_3 -style xilinx -f -lang vlog -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/syn/verilog/top_function_top_function_Pipeline_3 
Execute       syn_report -csynth -model top_function_Pipeline_3 -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/syn/report/top_function_Pipeline_3_csynth.rpt 
Execute         list_part -family xcvu065_CIV-ffvc1517-1H-e 
Execute           ap_family_info -name xcvu065_CIV-ffvc1517-1H-e -data names 
Execute           ap_part_info -quiet -name xcvu065_CIV-ffvc1517-1H-e -data family 
Execute       syn_report -rtlxml -model top_function_Pipeline_3 -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/syn/report/top_function_Pipeline_3_csynth.xml 
Execute         list_part -family xcvu065_CIV-ffvc1517-1H-e 
Execute           ap_family_info -name xcvu065_CIV-ffvc1517-1H-e -data names 
Execute           ap_part_info -quiet -name xcvu065_CIV-ffvc1517-1H-e -data family 
Execute       syn_report -verbosereport -model top_function_Pipeline_3 -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_3.verbose.rpt 
Execute         list_part -family xcvu065_CIV-ffvc1517-1H-e 
Execute           ap_family_info -name xcvu065_CIV-ffvc1517-1H-e -data names 
Execute           ap_part_info -quiet -name xcvu065_CIV-ffvc1517-1H-e -data family 
Execute       db_write -model top_function_Pipeline_3 -f -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_3.adb 
Execute       db_write -model top_function_Pipeline_3 -bindview -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info top_function_Pipeline_3 -p C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_function_Pipeline_VITIS_LOOP_58_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model top_function_Pipeline_VITIS_LOOP_58_1 -top_prefix top_function_ -sub_prefix top_function_ -mg_file C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_VITIS_LOOP_58_1.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_58_1' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_function_Pipeline_VITIS_LOOP_58_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 1.180 GB.
Execute       source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.rtl_wrap.cfg.tcl 
Execute       gen_rtl top_function_Pipeline_VITIS_LOOP_58_1 -style xilinx -f -lang vhdl -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/syn/vhdl/top_function_top_function_Pipeline_VITIS_LOOP_58_1 
Execute       gen_rtl top_function_Pipeline_VITIS_LOOP_58_1 -style xilinx -f -lang vlog -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/syn/verilog/top_function_top_function_Pipeline_VITIS_LOOP_58_1 
Execute       syn_report -csynth -model top_function_Pipeline_VITIS_LOOP_58_1 -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/syn/report/top_function_Pipeline_VITIS_LOOP_58_1_csynth.rpt 
Execute         list_part -family xcvu065_CIV-ffvc1517-1H-e 
Execute           ap_family_info -name xcvu065_CIV-ffvc1517-1H-e -data names 
Execute           ap_part_info -quiet -name xcvu065_CIV-ffvc1517-1H-e -data family 
Command       syn_report done; 0.108 sec.
Execute       syn_report -rtlxml -model top_function_Pipeline_VITIS_LOOP_58_1 -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/syn/report/top_function_Pipeline_VITIS_LOOP_58_1_csynth.xml 
Execute         list_part -family xcvu065_CIV-ffvc1517-1H-e 
Execute           ap_family_info -name xcvu065_CIV-ffvc1517-1H-e -data names 
Execute           ap_part_info -quiet -name xcvu065_CIV-ffvc1517-1H-e -data family 
Execute       syn_report -verbosereport -model top_function_Pipeline_VITIS_LOOP_58_1 -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_VITIS_LOOP_58_1.verbose.rpt 
Execute         list_part -family xcvu065_CIV-ffvc1517-1H-e 
Execute           ap_family_info -name xcvu065_CIV-ffvc1517-1H-e -data names 
Execute           ap_part_info -quiet -name xcvu065_CIV-ffvc1517-1H-e -data family 
Command       syn_report done; 0.102 sec.
Execute       db_write -model top_function_Pipeline_VITIS_LOOP_58_1 -f -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_VITIS_LOOP_58_1.adb 
Execute       db_write -model top_function_Pipeline_VITIS_LOOP_58_1 -bindview -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info top_function_Pipeline_VITIS_LOOP_58_1 -p C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_VITIS_LOOP_58_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_function_Pipeline_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model top_function_Pipeline_5 -top_prefix top_function_ -sub_prefix top_function_ -mg_file C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_5.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_function_Pipeline_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.08 seconds; current allocated memory: 1.183 GB.
Execute       source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.rtl_wrap.cfg.tcl 
Execute       gen_rtl top_function_Pipeline_5 -style xilinx -f -lang vhdl -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/syn/vhdl/top_function_top_function_Pipeline_5 
Execute       gen_rtl top_function_Pipeline_5 -style xilinx -f -lang vlog -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/syn/verilog/top_function_top_function_Pipeline_5 
Execute       syn_report -csynth -model top_function_Pipeline_5 -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/syn/report/top_function_Pipeline_5_csynth.rpt 
Execute         list_part -family xcvu065_CIV-ffvc1517-1H-e 
Execute           ap_family_info -name xcvu065_CIV-ffvc1517-1H-e -data names 
Execute           ap_part_info -quiet -name xcvu065_CIV-ffvc1517-1H-e -data family 
Execute       syn_report -rtlxml -model top_function_Pipeline_5 -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/syn/report/top_function_Pipeline_5_csynth.xml 
Execute         list_part -family xcvu065_CIV-ffvc1517-1H-e 
Execute           ap_family_info -name xcvu065_CIV-ffvc1517-1H-e -data names 
Execute           ap_part_info -quiet -name xcvu065_CIV-ffvc1517-1H-e -data family 
Execute       syn_report -verbosereport -model top_function_Pipeline_5 -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_5.verbose.rpt 
Execute         list_part -family xcvu065_CIV-ffvc1517-1H-e 
Execute           ap_family_info -name xcvu065_CIV-ffvc1517-1H-e -data names 
Execute           ap_part_info -quiet -name xcvu065_CIV-ffvc1517-1H-e -data family 
Execute       db_write -model top_function_Pipeline_5 -f -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_5.adb 
Execute       db_write -model top_function_Pipeline_5 -bindview -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info top_function_Pipeline_5 -p C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_function_Pipeline_VITIS_LOOP_79_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model top_function_Pipeline_VITIS_LOOP_79_1 -top_prefix top_function_ -sub_prefix top_function_ -mg_file C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_VITIS_LOOP_79_1.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_79_1' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_function_Pipeline_VITIS_LOOP_79_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 1.185 GB.
Execute       source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.rtl_wrap.cfg.tcl 
Execute       gen_rtl top_function_Pipeline_VITIS_LOOP_79_1 -style xilinx -f -lang vhdl -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/syn/vhdl/top_function_top_function_Pipeline_VITIS_LOOP_79_1 
Execute       gen_rtl top_function_Pipeline_VITIS_LOOP_79_1 -style xilinx -f -lang vlog -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/syn/verilog/top_function_top_function_Pipeline_VITIS_LOOP_79_1 
Execute       syn_report -csynth -model top_function_Pipeline_VITIS_LOOP_79_1 -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/syn/report/top_function_Pipeline_VITIS_LOOP_79_1_csynth.rpt 
Execute         list_part -family xcvu065_CIV-ffvc1517-1H-e 
Execute           ap_family_info -name xcvu065_CIV-ffvc1517-1H-e -data names 
Execute           ap_part_info -quiet -name xcvu065_CIV-ffvc1517-1H-e -data family 
Command       syn_report done; 0.105 sec.
Execute       syn_report -rtlxml -model top_function_Pipeline_VITIS_LOOP_79_1 -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/syn/report/top_function_Pipeline_VITIS_LOOP_79_1_csynth.xml 
Execute         list_part -family xcvu065_CIV-ffvc1517-1H-e 
Execute           ap_family_info -name xcvu065_CIV-ffvc1517-1H-e -data names 
Execute           ap_part_info -quiet -name xcvu065_CIV-ffvc1517-1H-e -data family 
Execute       syn_report -verbosereport -model top_function_Pipeline_VITIS_LOOP_79_1 -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_VITIS_LOOP_79_1.verbose.rpt 
Execute         list_part -family xcvu065_CIV-ffvc1517-1H-e 
Execute           ap_family_info -name xcvu065_CIV-ffvc1517-1H-e -data names 
Execute           ap_part_info -quiet -name xcvu065_CIV-ffvc1517-1H-e -data family 
Command       syn_report done; 0.142 sec.
Execute       db_write -model top_function_Pipeline_VITIS_LOOP_79_1 -f -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_VITIS_LOOP_79_1.adb 
Command       db_write done; 0.105 sec.
Execute       db_write -model top_function_Pipeline_VITIS_LOOP_79_1 -bindview -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info top_function_Pipeline_VITIS_LOOP_79_1 -p C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_VITIS_LOOP_79_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_function_Pipeline_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model top_function_Pipeline_7 -top_prefix top_function_ -sub_prefix top_function_ -mg_file C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_7.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_function_Pipeline_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.162 seconds; current allocated memory: 1.188 GB.
Execute       source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.rtl_wrap.cfg.tcl 
Execute       gen_rtl top_function_Pipeline_7 -style xilinx -f -lang vhdl -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/syn/vhdl/top_function_top_function_Pipeline_7 
Execute       gen_rtl top_function_Pipeline_7 -style xilinx -f -lang vlog -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/syn/verilog/top_function_top_function_Pipeline_7 
Execute       syn_report -csynth -model top_function_Pipeline_7 -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/syn/report/top_function_Pipeline_7_csynth.rpt 
Execute         list_part -family xcvu065_CIV-ffvc1517-1H-e 
Execute           ap_family_info -name xcvu065_CIV-ffvc1517-1H-e -data names 
Execute           ap_part_info -quiet -name xcvu065_CIV-ffvc1517-1H-e -data family 
Execute       syn_report -rtlxml -model top_function_Pipeline_7 -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/syn/report/top_function_Pipeline_7_csynth.xml 
Execute         list_part -family xcvu065_CIV-ffvc1517-1H-e 
Execute           ap_family_info -name xcvu065_CIV-ffvc1517-1H-e -data names 
Execute           ap_part_info -quiet -name xcvu065_CIV-ffvc1517-1H-e -data family 
Execute       syn_report -verbosereport -model top_function_Pipeline_7 -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_7.verbose.rpt 
Execute         list_part -family xcvu065_CIV-ffvc1517-1H-e 
Execute           ap_family_info -name xcvu065_CIV-ffvc1517-1H-e -data names 
Execute           ap_part_info -quiet -name xcvu065_CIV-ffvc1517-1H-e -data family 
Execute       db_write -model top_function_Pipeline_7 -f -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_7.adb 
Execute       db_write -model top_function_Pipeline_7 -bindview -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info top_function_Pipeline_7 -p C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_function_Pipeline_VITIS_LOOP_100_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model top_function_Pipeline_VITIS_LOOP_100_1 -top_prefix top_function_ -sub_prefix top_function_ -mg_file C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_VITIS_LOOP_100_1.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'VITIS_LOOP_100_1' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_function_Pipeline_VITIS_LOOP_100_1' pipeline 'VITIS_LOOP_100_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_function_Pipeline_VITIS_LOOP_100_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.266 seconds; current allocated memory: 1.190 GB.
Execute       source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.rtl_wrap.cfg.tcl 
Execute       gen_rtl top_function_Pipeline_VITIS_LOOP_100_1 -style xilinx -f -lang vhdl -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/syn/vhdl/top_function_top_function_Pipeline_VITIS_LOOP_100_1 
Execute       gen_rtl top_function_Pipeline_VITIS_LOOP_100_1 -style xilinx -f -lang vlog -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/syn/verilog/top_function_top_function_Pipeline_VITIS_LOOP_100_1 
Execute       syn_report -csynth -model top_function_Pipeline_VITIS_LOOP_100_1 -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/syn/report/top_function_Pipeline_VITIS_LOOP_100_1_csynth.rpt 
Execute         list_part -family xcvu065_CIV-ffvc1517-1H-e 
Execute           ap_family_info -name xcvu065_CIV-ffvc1517-1H-e -data names 
Execute           ap_part_info -quiet -name xcvu065_CIV-ffvc1517-1H-e -data family 
Execute       syn_report -rtlxml -model top_function_Pipeline_VITIS_LOOP_100_1 -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/syn/report/top_function_Pipeline_VITIS_LOOP_100_1_csynth.xml 
Execute         list_part -family xcvu065_CIV-ffvc1517-1H-e 
Execute           ap_family_info -name xcvu065_CIV-ffvc1517-1H-e -data names 
Execute           ap_part_info -quiet -name xcvu065_CIV-ffvc1517-1H-e -data family 
Execute       syn_report -verbosereport -model top_function_Pipeline_VITIS_LOOP_100_1 -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_VITIS_LOOP_100_1.verbose.rpt 
Execute         list_part -family xcvu065_CIV-ffvc1517-1H-e 
Execute           ap_family_info -name xcvu065_CIV-ffvc1517-1H-e -data names 
Execute           ap_part_info -quiet -name xcvu065_CIV-ffvc1517-1H-e -data family 
Execute       db_write -model top_function_Pipeline_VITIS_LOOP_100_1 -f -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_VITIS_LOOP_100_1.adb 
Execute       db_write -model top_function_Pipeline_VITIS_LOOP_100_1 -bindview -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info top_function_Pipeline_VITIS_LOOP_100_1 -p C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_VITIS_LOOP_100_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_function_Pipeline_VITIS_LOOP_141_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model top_function_Pipeline_VITIS_LOOP_141_1 -top_prefix top_function_ -sub_prefix top_function_ -mg_file C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_VITIS_LOOP_141_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_function_Pipeline_VITIS_LOOP_141_1' pipeline 'VITIS_LOOP_141_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_function_Pipeline_VITIS_LOOP_141_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.029 seconds; current allocated memory: 1.193 GB.
Execute       source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.rtl_wrap.cfg.tcl 
Execute       gen_rtl top_function_Pipeline_VITIS_LOOP_141_1 -style xilinx -f -lang vhdl -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/syn/vhdl/top_function_top_function_Pipeline_VITIS_LOOP_141_1 
Execute       gen_rtl top_function_Pipeline_VITIS_LOOP_141_1 -style xilinx -f -lang vlog -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/syn/verilog/top_function_top_function_Pipeline_VITIS_LOOP_141_1 
Execute       syn_report -csynth -model top_function_Pipeline_VITIS_LOOP_141_1 -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/syn/report/top_function_Pipeline_VITIS_LOOP_141_1_csynth.rpt 
Execute         list_part -family xcvu065_CIV-ffvc1517-1H-e 
Execute           ap_family_info -name xcvu065_CIV-ffvc1517-1H-e -data names 
Execute           ap_part_info -quiet -name xcvu065_CIV-ffvc1517-1H-e -data family 
Execute       syn_report -rtlxml -model top_function_Pipeline_VITIS_LOOP_141_1 -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/syn/report/top_function_Pipeline_VITIS_LOOP_141_1_csynth.xml 
Execute         list_part -family xcvu065_CIV-ffvc1517-1H-e 
Execute           ap_family_info -name xcvu065_CIV-ffvc1517-1H-e -data names 
Execute           ap_part_info -quiet -name xcvu065_CIV-ffvc1517-1H-e -data family 
Execute       syn_report -verbosereport -model top_function_Pipeline_VITIS_LOOP_141_1 -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_VITIS_LOOP_141_1.verbose.rpt 
Execute         list_part -family xcvu065_CIV-ffvc1517-1H-e 
Execute           ap_family_info -name xcvu065_CIV-ffvc1517-1H-e -data names 
Execute           ap_part_info -quiet -name xcvu065_CIV-ffvc1517-1H-e -data family 
Execute       db_write -model top_function_Pipeline_VITIS_LOOP_141_1 -f -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_VITIS_LOOP_141_1.adb 
Execute       db_write -model top_function_Pipeline_VITIS_LOOP_141_1 -bindview -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info top_function_Pipeline_VITIS_LOOP_141_1 -p C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_VITIS_LOOP_141_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_function' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model top_function -top_prefix  -sub_prefix top_function_ -mg_file C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'top_function/newListValue' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_function/totalTraversalSize' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top_function/signal_r' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top_function' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'traversalSize' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_function'.
INFO: [RTMG 210-278] Implementing memory 'top_function_adjacencyList_18_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_function_adjacencyList_7_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_function_allTraversal_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_function_visited_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'top_function_nodeQueue_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.26 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.196 GB.
Execute       source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.rtl_wrap.cfg.tcl 
Execute       gen_rtl top_function -istop -style xilinx -f -lang vhdl -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/syn/vhdl/top_function 
Execute       gen_rtl top_function -istop -style xilinx -f -lang vlog -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/syn/verilog/top_function 
Execute       syn_report -csynth -model top_function -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/syn/report/top_function_csynth.rpt 
Execute         list_part -family xcvu065_CIV-ffvc1517-1H-e 
Execute           ap_family_info -name xcvu065_CIV-ffvc1517-1H-e -data names 
Execute           ap_part_info -quiet -name xcvu065_CIV-ffvc1517-1H-e -data family 
Execute       syn_report -rtlxml -model top_function -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/syn/report/top_function_csynth.xml 
Execute         list_part -family xcvu065_CIV-ffvc1517-1H-e 
Execute           ap_family_info -name xcvu065_CIV-ffvc1517-1H-e -data names 
Execute           ap_part_info -quiet -name xcvu065_CIV-ffvc1517-1H-e -data family 
Execute       syn_report -verbosereport -model top_function -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.verbose.rpt 
Execute         list_part -family xcvu065_CIV-ffvc1517-1H-e 
Execute           ap_family_info -name xcvu065_CIV-ffvc1517-1H-e -data names 
Execute           ap_part_info -quiet -name xcvu065_CIV-ffvc1517-1H-e -data family 
Command       syn_report done; 0.11 sec.
Execute       db_write -model top_function -f -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.adb 
Execute       db_write -model top_function -bindview -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info top_function -p C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function 
Execute       export_constraint_db -f -tool general -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.constraint.tcl 
Execute       syn_report -designview -model top_function -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.design.xml 
Command       syn_report done; 0.287 sec.
Execute       syn_report -csynthDesign -model top_function -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/syn/report/csynth.rpt -MHOut C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xcvu065_CIV-ffvc1517-1H-e 
Execute           ap_family_info -name xcvu065_CIV-ffvc1517-1H-e -data names 
Execute           ap_part_info -quiet -name xcvu065_CIV-ffvc1517-1H-e -data family 
Execute       syn_report -wcfg -model top_function -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model top_function -o C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.protoinst 
Execute       sc_get_clocks top_function 
Execute       sc_get_portdomain top_function 
INFO-FLOW: Model list for RTL component generation: top_function_Pipeline_1 top_function_Pipeline_VITIS_LOOP_37_1 top_function_Pipeline_3 top_function_Pipeline_VITIS_LOOP_58_1 top_function_Pipeline_5 top_function_Pipeline_VITIS_LOOP_79_1 top_function_Pipeline_7 top_function_Pipeline_VITIS_LOOP_100_1 top_function_Pipeline_VITIS_LOOP_141_1 top_function
INFO-FLOW: Handling components in module [top_function_Pipeline_1] ... 
Execute       source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component top_function_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_function_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_function_Pipeline_VITIS_LOOP_37_1] ... 
Execute       source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_VITIS_LOOP_37_1.compgen.tcl 
INFO-FLOW: Found component top_function_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_function_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_function_Pipeline_3] ... 
Execute       source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_3.compgen.tcl 
INFO-FLOW: Found component top_function_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_function_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_function_Pipeline_VITIS_LOOP_58_1] ... 
Execute       source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_VITIS_LOOP_58_1.compgen.tcl 
INFO-FLOW: Found component top_function_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_function_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_function_Pipeline_5] ... 
Execute       source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_5.compgen.tcl 
INFO-FLOW: Found component top_function_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_function_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_function_Pipeline_VITIS_LOOP_79_1] ... 
Execute       source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_VITIS_LOOP_79_1.compgen.tcl 
INFO-FLOW: Found component top_function_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_function_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_function_Pipeline_7] ... 
Execute       source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_7.compgen.tcl 
INFO-FLOW: Found component top_function_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_function_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_function_Pipeline_VITIS_LOOP_100_1] ... 
Execute       source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_VITIS_LOOP_100_1.compgen.tcl 
INFO-FLOW: Found component top_function_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_function_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_function_Pipeline_VITIS_LOOP_141_1] ... 
Execute       source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_VITIS_LOOP_141_1.compgen.tcl 
INFO-FLOW: Found component top_function_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_function_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_function] ... 
Execute       source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.compgen.tcl 
INFO-FLOW: Found component top_function_adjacencyList_18_RAM_AUTO_1R1W.
INFO-FLOW: Append model top_function_adjacencyList_18_RAM_AUTO_1R1W
INFO-FLOW: Found component top_function_adjacencyList_7_RAM_AUTO_1R1W.
INFO-FLOW: Append model top_function_adjacencyList_7_RAM_AUTO_1R1W
INFO-FLOW: Found component top_function_allTraversal_RAM_AUTO_1R1W.
INFO-FLOW: Append model top_function_allTraversal_RAM_AUTO_1R1W
INFO-FLOW: Found component top_function_visited_RAM_AUTO_1R1W.
INFO-FLOW: Append model top_function_visited_RAM_AUTO_1R1W
INFO-FLOW: Found component top_function_nodeQueue_RAM_AUTO_1R1W.
INFO-FLOW: Append model top_function_nodeQueue_RAM_AUTO_1R1W
INFO-FLOW: Append model top_function_Pipeline_1
INFO-FLOW: Append model top_function_Pipeline_VITIS_LOOP_37_1
INFO-FLOW: Append model top_function_Pipeline_3
INFO-FLOW: Append model top_function_Pipeline_VITIS_LOOP_58_1
INFO-FLOW: Append model top_function_Pipeline_5
INFO-FLOW: Append model top_function_Pipeline_VITIS_LOOP_79_1
INFO-FLOW: Append model top_function_Pipeline_7
INFO-FLOW: Append model top_function_Pipeline_VITIS_LOOP_100_1
INFO-FLOW: Append model top_function_Pipeline_VITIS_LOOP_141_1
INFO-FLOW: Append model top_function
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: top_function_flow_control_loop_pipe_sequential_init top_function_flow_control_loop_pipe_sequential_init top_function_flow_control_loop_pipe_sequential_init top_function_flow_control_loop_pipe_sequential_init top_function_flow_control_loop_pipe_sequential_init top_function_flow_control_loop_pipe_sequential_init top_function_flow_control_loop_pipe_sequential_init top_function_flow_control_loop_pipe_sequential_init top_function_flow_control_loop_pipe_sequential_init top_function_adjacencyList_18_RAM_AUTO_1R1W top_function_adjacencyList_7_RAM_AUTO_1R1W top_function_allTraversal_RAM_AUTO_1R1W top_function_visited_RAM_AUTO_1R1W top_function_nodeQueue_RAM_AUTO_1R1W top_function_Pipeline_1 top_function_Pipeline_VITIS_LOOP_37_1 top_function_Pipeline_3 top_function_Pipeline_VITIS_LOOP_58_1 top_function_Pipeline_5 top_function_Pipeline_VITIS_LOOP_79_1 top_function_Pipeline_7 top_function_Pipeline_VITIS_LOOP_100_1 top_function_Pipeline_VITIS_LOOP_141_1 top_function
INFO-FLOW: Generating C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model top_function_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_function_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_function_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_function_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_function_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_function_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_function_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_function_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_function_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_function_adjacencyList_18_RAM_AUTO_1R1W
INFO-FLOW: To file: write model top_function_adjacencyList_7_RAM_AUTO_1R1W
INFO-FLOW: To file: write model top_function_allTraversal_RAM_AUTO_1R1W
INFO-FLOW: To file: write model top_function_visited_RAM_AUTO_1R1W
INFO-FLOW: To file: write model top_function_nodeQueue_RAM_AUTO_1R1W
INFO-FLOW: To file: write model top_function_Pipeline_1
INFO-FLOW: To file: write model top_function_Pipeline_VITIS_LOOP_37_1
INFO-FLOW: To file: write model top_function_Pipeline_3
INFO-FLOW: To file: write model top_function_Pipeline_VITIS_LOOP_58_1
INFO-FLOW: To file: write model top_function_Pipeline_5
INFO-FLOW: To file: write model top_function_Pipeline_VITIS_LOOP_79_1
INFO-FLOW: To file: write model top_function_Pipeline_7
INFO-FLOW: To file: write model top_function_Pipeline_VITIS_LOOP_100_1
INFO-FLOW: To file: write model top_function_Pipeline_VITIS_LOOP_141_1
INFO-FLOW: To file: write model top_function
INFO-FLOW: Generating C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.137 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/vhdl' dstVlogDir='C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/vlog' tclDir='C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db' modelList='top_function_flow_control_loop_pipe_sequential_init
top_function_flow_control_loop_pipe_sequential_init
top_function_flow_control_loop_pipe_sequential_init
top_function_flow_control_loop_pipe_sequential_init
top_function_flow_control_loop_pipe_sequential_init
top_function_flow_control_loop_pipe_sequential_init
top_function_flow_control_loop_pipe_sequential_init
top_function_flow_control_loop_pipe_sequential_init
top_function_flow_control_loop_pipe_sequential_init
top_function_adjacencyList_18_RAM_AUTO_1R1W
top_function_adjacencyList_7_RAM_AUTO_1R1W
top_function_allTraversal_RAM_AUTO_1R1W
top_function_visited_RAM_AUTO_1R1W
top_function_nodeQueue_RAM_AUTO_1R1W
top_function_Pipeline_1
top_function_Pipeline_VITIS_LOOP_37_1
top_function_Pipeline_3
top_function_Pipeline_VITIS_LOOP_58_1
top_function_Pipeline_5
top_function_Pipeline_VITIS_LOOP_79_1
top_function_Pipeline_7
top_function_Pipeline_VITIS_LOOP_100_1
top_function_Pipeline_VITIS_LOOP_141_1
top_function
' expOnly='0'
Execute       source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu065_CIV-ffvc1517-1H-e -data names -quiet 
Execute       ap_part_info -name xcvu065_CIV-ffvc1517-1H-e -data info -quiet 
Execute       source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_1.compgen.tcl 
Execute       source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_VITIS_LOOP_37_1.compgen.tcl 
Execute       source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_3.compgen.tcl 
Execute       source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_VITIS_LOOP_58_1.compgen.tcl 
Execute       source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_5.compgen.tcl 
Execute       source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_VITIS_LOOP_79_1.compgen.tcl 
Execute       source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_7.compgen.tcl 
Execute       source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_VITIS_LOOP_100_1.compgen.tcl 
Execute       source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_VITIS_LOOP_141_1.compgen.tcl 
Execute       source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.714 seconds; current allocated memory: 1.202 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='top_function_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='top_function_flow_control_loop_pipe_sequential_init
top_function_flow_control_loop_pipe_sequential_init
top_function_flow_control_loop_pipe_sequential_init
top_function_flow_control_loop_pipe_sequential_init
top_function_flow_control_loop_pipe_sequential_init
top_function_flow_control_loop_pipe_sequential_init
top_function_flow_control_loop_pipe_sequential_init
top_function_flow_control_loop_pipe_sequential_init
top_function_flow_control_loop_pipe_sequential_init
top_function_adjacencyList_18_RAM_AUTO_1R1W
top_function_adjacencyList_7_RAM_AUTO_1R1W
top_function_allTraversal_RAM_AUTO_1R1W
top_function_visited_RAM_AUTO_1R1W
top_function_nodeQueue_RAM_AUTO_1R1W
top_function_Pipeline_1
top_function_Pipeline_VITIS_LOOP_37_1
top_function_Pipeline_3
top_function_Pipeline_VITIS_LOOP_58_1
top_function_Pipeline_5
top_function_Pipeline_VITIS_LOOP_79_1
top_function_Pipeline_7
top_function_Pipeline_VITIS_LOOP_100_1
top_function_Pipeline_VITIS_LOOP_141_1
top_function
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.tbgen.tcl 
Execute       source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.rtl_wrap.cfg.tcl 
Execute       source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.compgen.dataonly.tcl 
Execute       source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_1.tbgen.tcl 
Execute       source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_VITIS_LOOP_37_1.tbgen.tcl 
Execute       source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_3.tbgen.tcl 
Execute       source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_VITIS_LOOP_58_1.tbgen.tcl 
Execute       source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_5.tbgen.tcl 
Execute       source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_VITIS_LOOP_79_1.tbgen.tcl 
Execute       source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_7.tbgen.tcl 
Execute       source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_VITIS_LOOP_100_1.tbgen.tcl 
Execute       source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_VITIS_LOOP_141_1.tbgen.tcl 
Execute       source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.tbgen.tcl 
Execute       source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcvu065_CIV-ffvc1517-1H-e -data names -quiet 
Execute       ap_part_info -name xcvu065_CIV-ffvc1517-1H-e -data info -quiet 
Execute       source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.constraint.tcl 
Execute       sc_get_clocks top_function 
Execute       source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST top_function MODULE2INSTS {top_function top_function top_function_Pipeline_1 grp_top_function_Pipeline_1_fu_432 top_function_Pipeline_3 grp_top_function_Pipeline_3_fu_438 top_function_Pipeline_5 grp_top_function_Pipeline_5_fu_444 top_function_Pipeline_7 grp_top_function_Pipeline_7_fu_450 top_function_Pipeline_VITIS_LOOP_37_1 grp_top_function_Pipeline_VITIS_LOOP_37_1_fu_456 top_function_Pipeline_VITIS_LOOP_58_1 grp_top_function_Pipeline_VITIS_LOOP_58_1_fu_486 top_function_Pipeline_VITIS_LOOP_79_1 grp_top_function_Pipeline_VITIS_LOOP_79_1_fu_518 top_function_Pipeline_VITIS_LOOP_100_1 grp_top_function_Pipeline_VITIS_LOOP_100_1_fu_550 top_function_Pipeline_VITIS_LOOP_141_1 grp_top_function_Pipeline_VITIS_LOOP_141_1_fu_582} INST2MODULE {top_function top_function grp_top_function_Pipeline_1_fu_432 top_function_Pipeline_1 grp_top_function_Pipeline_3_fu_438 top_function_Pipeline_3 grp_top_function_Pipeline_5_fu_444 top_function_Pipeline_5 grp_top_function_Pipeline_7_fu_450 top_function_Pipeline_7 grp_top_function_Pipeline_VITIS_LOOP_37_1_fu_456 top_function_Pipeline_VITIS_LOOP_37_1 grp_top_function_Pipeline_VITIS_LOOP_58_1_fu_486 top_function_Pipeline_VITIS_LOOP_58_1 grp_top_function_Pipeline_VITIS_LOOP_79_1_fu_518 top_function_Pipeline_VITIS_LOOP_79_1 grp_top_function_Pipeline_VITIS_LOOP_100_1_fu_550 top_function_Pipeline_VITIS_LOOP_100_1 grp_top_function_Pipeline_VITIS_LOOP_141_1_fu_582 top_function_Pipeline_VITIS_LOOP_141_1} INSTDATA {top_function {DEPTH 1 CHILDREN {grp_top_function_Pipeline_1_fu_432 grp_top_function_Pipeline_3_fu_438 grp_top_function_Pipeline_5_fu_444 grp_top_function_Pipeline_7_fu_450 grp_top_function_Pipeline_VITIS_LOOP_37_1_fu_456 grp_top_function_Pipeline_VITIS_LOOP_58_1_fu_486 grp_top_function_Pipeline_VITIS_LOOP_79_1_fu_518 grp_top_function_Pipeline_VITIS_LOOP_100_1_fu_550 grp_top_function_Pipeline_VITIS_LOOP_141_1_fu_582}} grp_top_function_Pipeline_1_fu_432 {DEPTH 2 CHILDREN {}} grp_top_function_Pipeline_3_fu_438 {DEPTH 2 CHILDREN {}} grp_top_function_Pipeline_5_fu_444 {DEPTH 2 CHILDREN {}} grp_top_function_Pipeline_7_fu_450 {DEPTH 2 CHILDREN {}} grp_top_function_Pipeline_VITIS_LOOP_37_1_fu_456 {DEPTH 2 CHILDREN {}} grp_top_function_Pipeline_VITIS_LOOP_58_1_fu_486 {DEPTH 2 CHILDREN {}} grp_top_function_Pipeline_VITIS_LOOP_79_1_fu_518 {DEPTH 2 CHILDREN {}} grp_top_function_Pipeline_VITIS_LOOP_100_1_fu_550 {DEPTH 2 CHILDREN {}} grp_top_function_Pipeline_VITIS_LOOP_141_1_fu_582 {DEPTH 2 CHILDREN {}}} MODULEDATA {top_function_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_13_fu_58_p2 SOURCE {} VARIABLE empty_13 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} top_function_Pipeline_VITIS_LOOP_37_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln38_fu_594_p2 SOURCE Graph.cpp:38 VARIABLE add_ln38 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_605_p2 SOURCE Graph.cpp:39 VARIABLE add_ln39 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_fu_636_p2 SOURCE Graph.cpp:44 VARIABLE add_ln44 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_1_fu_647_p2 SOURCE Graph.cpp:44 VARIABLE add_ln44_1 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_2_fu_658_p2 SOURCE Graph.cpp:44 VARIABLE add_ln44_2 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_3_fu_665_p2 SOURCE Graph.cpp:44 VARIABLE add_ln44_3 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_4_fu_680_p2 SOURCE Graph.cpp:44 VARIABLE add_ln44_4 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_5_fu_690_p2 SOURCE Graph.cpp:44 VARIABLE add_ln44_5 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_6_fu_701_p2 SOURCE Graph.cpp:44 VARIABLE add_ln44_6 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_7_fu_712_p2 SOURCE Graph.cpp:44 VARIABLE add_ln44_7 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_8_fu_723_p2 SOURCE Graph.cpp:44 VARIABLE add_ln44_8 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln44_9_fu_735_p2 SOURCE Graph.cpp:44 VARIABLE add_ln44_9 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} top_function_Pipeline_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_12_fu_58_p2 SOURCE {} VARIABLE empty_12 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} top_function_Pipeline_VITIS_LOOP_58_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME top_4_fu_626_p2 SOURCE Graph.cpp:59 VARIABLE top_4 LOOP VITIS_LOOP_58_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln60_fu_631_p2 SOURCE Graph.cpp:60 VARIABLE add_ln60 LOOP VITIS_LOOP_58_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_fu_642_p2 SOURCE Graph.cpp:65 VARIABLE add_ln65 LOOP VITIS_LOOP_58_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_1_fu_653_p2 SOURCE Graph.cpp:65 VARIABLE add_ln65_1 LOOP VITIS_LOOP_58_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_2_fu_660_p2 SOURCE Graph.cpp:65 VARIABLE add_ln65_2 LOOP VITIS_LOOP_58_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_3_fu_675_p2 SOURCE Graph.cpp:65 VARIABLE add_ln65_3 LOOP VITIS_LOOP_58_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_4_fu_685_p2 SOURCE Graph.cpp:65 VARIABLE add_ln65_4 LOOP VITIS_LOOP_58_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_5_fu_696_p2 SOURCE Graph.cpp:65 VARIABLE add_ln65_5 LOOP VITIS_LOOP_58_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_6_fu_707_p2 SOURCE Graph.cpp:65 VARIABLE add_ln65_6 LOOP VITIS_LOOP_58_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_7_fu_718_p2 SOURCE Graph.cpp:65 VARIABLE add_ln65_7 LOOP VITIS_LOOP_58_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln65_8_fu_730_p2 SOURCE Graph.cpp:65 VARIABLE add_ln65_8 LOOP VITIS_LOOP_58_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} top_function_Pipeline_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_11_fu_58_p2 SOURCE {} VARIABLE empty_11 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} top_function_Pipeline_VITIS_LOOP_79_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME top_2_fu_626_p2 SOURCE Graph.cpp:80 VARIABLE top_2 LOOP VITIS_LOOP_79_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln81_fu_631_p2 SOURCE Graph.cpp:81 VARIABLE add_ln81 LOOP VITIS_LOOP_79_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_fu_642_p2 SOURCE Graph.cpp:86 VARIABLE add_ln86 LOOP VITIS_LOOP_79_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_1_fu_653_p2 SOURCE Graph.cpp:86 VARIABLE add_ln86_1 LOOP VITIS_LOOP_79_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_2_fu_660_p2 SOURCE Graph.cpp:86 VARIABLE add_ln86_2 LOOP VITIS_LOOP_79_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_3_fu_675_p2 SOURCE Graph.cpp:86 VARIABLE add_ln86_3 LOOP VITIS_LOOP_79_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_4_fu_685_p2 SOURCE Graph.cpp:86 VARIABLE add_ln86_4 LOOP VITIS_LOOP_79_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_5_fu_696_p2 SOURCE Graph.cpp:86 VARIABLE add_ln86_5 LOOP VITIS_LOOP_79_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_6_fu_707_p2 SOURCE Graph.cpp:86 VARIABLE add_ln86_6 LOOP VITIS_LOOP_79_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_7_fu_718_p2 SOURCE Graph.cpp:86 VARIABLE add_ln86_7 LOOP VITIS_LOOP_79_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_8_fu_730_p2 SOURCE Graph.cpp:86 VARIABLE add_ln86_8 LOOP VITIS_LOOP_79_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} top_function_Pipeline_7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_10_fu_58_p2 SOURCE {} VARIABLE empty_10 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} top_function_Pipeline_VITIS_LOOP_100_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln101_fu_624_p2 SOURCE Graph.cpp:101 VARIABLE add_ln101 LOOP VITIS_LOOP_100_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln102_fu_654_p2 SOURCE Graph.cpp:102 VARIABLE add_ln102 LOOP VITIS_LOOP_100_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln107_fu_665_p2 SOURCE Graph.cpp:107 VARIABLE add_ln107 LOOP VITIS_LOOP_100_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln107_1_fu_676_p2 SOURCE Graph.cpp:107 VARIABLE add_ln107_1 LOOP VITIS_LOOP_100_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln107_2_fu_687_p2 SOURCE Graph.cpp:107 VARIABLE add_ln107_2 LOOP VITIS_LOOP_100_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln107_3_fu_694_p2 SOURCE Graph.cpp:107 VARIABLE add_ln107_3 LOOP VITIS_LOOP_100_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln107_4_fu_709_p2 SOURCE Graph.cpp:107 VARIABLE add_ln107_4 LOOP VITIS_LOOP_100_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln107_5_fu_719_p2 SOURCE Graph.cpp:107 VARIABLE add_ln107_5 LOOP VITIS_LOOP_100_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln107_6_fu_730_p2 SOURCE Graph.cpp:107 VARIABLE add_ln107_6 LOOP VITIS_LOOP_100_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln107_7_fu_741_p2 SOURCE Graph.cpp:107 VARIABLE add_ln107_7 LOOP VITIS_LOOP_100_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln107_8_fu_752_p2 SOURCE Graph.cpp:107 VARIABLE add_ln107_8 LOOP VITIS_LOOP_100_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln107_9_fu_764_p2 SOURCE Graph.cpp:107 VARIABLE add_ln107_9 LOOP VITIS_LOOP_100_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} top_function_Pipeline_VITIS_LOOP_141_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln142_fu_133_p2 SOURCE Graph.cpp:142 VARIABLE add_ln142 LOOP VITIS_LOOP_141_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_fu_115_p2 SOURCE Graph.cpp:141 VARIABLE add_ln141 LOOP VITIS_LOOP_141_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} top_function {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME visited_U SOURCE Graph.cpp:93 VARIABLE visited LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME nodeQueue_U SOURCE Graph.cpp:94 VARIABLE nodeQueue LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME visited_1_U SOURCE Graph.cpp:72 VARIABLE visited_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME stack_U SOURCE Graph.cpp:73 VARIABLE stack LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME visited_2_U SOURCE Graph.cpp:51 VARIABLE visited_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME stack_1_U SOURCE Graph.cpp:52 VARIABLE stack_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME visited_3_U SOURCE Graph.cpp:30 VARIABLE visited_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME queue_U SOURCE Graph.cpp:31 VARIABLE queue LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_616_p2 SOURCE Graph.cpp:141 VARIABLE i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME adjacencyList_18_U SOURCE {} VARIABLE adjacencyList_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME adjacencyList_16_U SOURCE {} VARIABLE adjacencyList_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME adjacencyList_15_U SOURCE {} VARIABLE adjacencyList_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME adjacencyList_13_U SOURCE {} VARIABLE adjacencyList_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME adjacencyList_11_U SOURCE {} VARIABLE adjacencyList_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME adjacencyList_7_U SOURCE {} VARIABLE adjacencyList_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME adjacencyList_4_U SOURCE {} VARIABLE adjacencyList_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME adjacencyList_3_U SOURCE {} VARIABLE adjacencyList_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME adjacencyList_2_U SOURCE {} VARIABLE adjacencyList_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME allTraversal_U SOURCE {} VARIABLE allTraversal LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME adjacencyList_1_U SOURCE {} VARIABLE adjacencyList_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}}} AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.845 seconds; current allocated memory: 1.208 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for top_function.
INFO: [VLOG 209-307] Generating Verilog RTL for top_function.
Execute       syn_report -model top_function -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 206.61 MHz
Command     autosyn done; 16.031 sec.
Command   csynth_design done; 25.579 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 25.579 seconds; current allocated memory: 169.672 MB.
Command ap_source done; 32.418 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1 opened at Mon Jul 24 10:31:38 -0400 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu065_CIV-ffvc1517-1H-e 
Execute       create_platform xcvu065_CIV-ffvc1517-1H-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu065_CIV-ffvc1517-1H-e'
Command       create_platform done; 6.482 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.128 sec.
Execute       ap_part_info -name xcvu065_CIV-ffvc1517-1H-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 6.674 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=E:/EloqvncWorkspace/NewProjects/Verilog/AllAlgoExecTest/AllAlgoExecTest 
INFO: [HLS 200-1464] Running solution command: config_export -output=E:/EloqvncWorkspace/NewProjects/Verilog/AllAlgoExecTest/AllAlgoExecTest
Execute     config_export -output=E:/EloqvncWorkspace/NewProjects/Verilog/AllAlgoExecTest/AllAlgoExecTest 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 6.894 sec.
Execute   set_part xcvu065_CIV-ffvc1517-1H-e 
INFO: [HLS 200-1510] Running: set_part xcvu065_CIV-ffvc1517-1H-e 
Execute     create_platform xcvu065_CIV-ffvc1517-1H-e -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.111 sec.
Execute     ap_part_info -name xcvu065_CIV-ffvc1517-1H-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.211 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -flow syn -format ip_catalog -output E:/EloqvncWorkspace/NewProjects/Verilog/AllAlgoExecTest/AllAlgoExecTest -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -output E:/EloqvncWorkspace/NewProjects/Verilog/AllAlgoExecTest/AllAlgoExecTest -rtl verilog -vivado_clock 10 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./AllAlgoExecTest/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./AllAlgoExecTest/solution1/directives.tcl
Execute     set_directive_top -name top_function top_function 
INFO: [HLS 200-1510] Running: set_directive_top -name top_function top_function 
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.132 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10 (was NA)
Execute     ap_part_info -name xcvu065_CIV-ffvc1517-1H-e -data names -quiet 
Execute     ap_part_info -name xcvu065_CIV-ffvc1517-1H-e -data info -quiet 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.rtl_wrap.cfg.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.tbgen.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.tbgen.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.tbgen.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xcvu065_CIV-ffvc1517-1H-e -data info 
INFO-FLOW: TB processing: C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/test_bench.cpp C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/./sim/autowrap/testbench/test_bench.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/./sim/autowrap/testbench/test_bench.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/./sim/autowrap/testbench/test_bench.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 0.454 sec.
Execute     ap_part_info -name xcvu065_CIV-ffvc1517-1H-e -data info 
INFO-FLOW: TB processing: C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/Graph.cpp C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/./sim/autowrap/testbench/Graph.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/./sim/autowrap/testbench/Graph.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/./sim/autowrap/testbench/Graph.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 0.462 sec.
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.rtl_wrap.cfg.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.rtl_wrap.cfg.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.rtl_wrap.cfg.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.tbgen.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.tbgen.tcl 
Execute     ap_part_info -name xcvu065_CIV-ffvc1517-1H-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.279 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.tbgen.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.tbgen.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.tbgen.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.tbgen.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.tbgen.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.tbgen.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.tbgen.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.tbgen.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.tbgen.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.tbgen.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.tbgen.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.tbgen.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.tbgen.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.tbgen.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.DependenceCheck.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 24.078 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 37.437 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 37.437 seconds; current allocated memory: 6.484 MB.
Command ap_source done; 44.673 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1 opened at Mon Jul 24 10:33:45 -0400 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu065_CIV-ffvc1517-1H-e 
Execute       create_platform xcvu065_CIV-ffvc1517-1H-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu065_CIV-ffvc1517-1H-e'
Command       create_platform done; 7.018 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.113 sec.
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.151 sec.
Execute       ap_part_info -name xcvu065_CIV-ffvc1517-1H-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 7.261 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=C:/Users/kunjp/Desktop/FINAL_PROJECT 
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/kunjp/Desktop/FINAL_PROJECT
Execute     config_export -output=C:/Users/kunjp/Desktop/FINAL_PROJECT 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 7.505 sec.
Execute   set_part xcvu065_CIV-ffvc1517-1H-e 
INFO: [HLS 200-1510] Running: set_part xcvu065_CIV-ffvc1517-1H-e 
Execute     create_platform xcvu065_CIV-ffvc1517-1H-e -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.117 sec.
Execute     ap_part_info -name xcvu065_CIV-ffvc1517-1H-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.276 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -flow syn -format ip_catalog -output C:/Users/kunjp/Desktop/FINAL_PROJECT -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -output C:/Users/kunjp/Desktop/FINAL_PROJECT -rtl verilog -vivado_clock 10 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./AllAlgoExecTest/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./AllAlgoExecTest/solution1/directives.tcl
Execute     set_directive_top -name top_function top_function 
INFO: [HLS 200-1510] Running: set_directive_top -name top_function top_function 
Execute   export_design -rtl verilog -format ip_catalog -output C:/Users/kunjp/Desktop/FINAL_PROJECT 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output C:/Users/kunjp/Desktop/FINAL_PROJECT 
Execute     config_export -format=ip_catalog -output=C:/Users/kunjp/Desktop/FINAL_PROJECT -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -flow syn -rtl verilog
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.116 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=top_function xml_exists=0
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.rtl_wrap.cfg.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.rtl_wrap.cfg.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.rtl_wrap.cfg.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.tbgen.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.tbgen.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to top_function
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=24 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='top_function_flow_control_loop_pipe_sequential_init
top_function_flow_control_loop_pipe_sequential_init
top_function_flow_control_loop_pipe_sequential_init
top_function_flow_control_loop_pipe_sequential_init
top_function_flow_control_loop_pipe_sequential_init
top_function_flow_control_loop_pipe_sequential_init
top_function_flow_control_loop_pipe_sequential_init
top_function_flow_control_loop_pipe_sequential_init
top_function_flow_control_loop_pipe_sequential_init
top_function_adjacencyList_18_RAM_AUTO_1R1W
top_function_adjacencyList_7_RAM_AUTO_1R1W
top_function_allTraversal_RAM_AUTO_1R1W
top_function_visited_RAM_AUTO_1R1W
top_function_nodeQueue_RAM_AUTO_1R1W
top_function_Pipeline_1
top_function_Pipeline_VITIS_LOOP_37_1
top_function_Pipeline_3
top_function_Pipeline_VITIS_LOOP_58_1
top_function_Pipeline_5
top_function_Pipeline_VITIS_LOOP_79_1
top_function_Pipeline_7
top_function_Pipeline_VITIS_LOOP_100_1
top_function_Pipeline_VITIS_LOOP_141_1
top_function
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top-io-be.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.tbgen.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.rtl_wrap.cfg.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.compgen.dataonly.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_1.tbgen.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_VITIS_LOOP_37_1.tbgen.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_3.tbgen.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_VITIS_LOOP_58_1.tbgen.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_5.tbgen.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_VITIS_LOOP_79_1.tbgen.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_7.tbgen.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_VITIS_LOOP_100_1.tbgen.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_VITIS_LOOP_141_1.tbgen.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.tbgen.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xcvu065_CIV-ffvc1517-1H-e -data names -quiet 
Execute     ap_part_info -name xcvu065_CIV-ffvc1517-1H-e -data info -quiet 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.constraint.tcl 
Execute     sc_get_clocks top_function 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to top_function
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xcvu065_CIV-ffvc1517-1H-e -data names -quiet 
Execute     ap_part_info -name xcvu065_CIV-ffvc1517-1H-e -data info -quiet 
Execute     ap_part_info -name xcvu065_CIV-ffvc1517-1H-e -data names -quiet 
Execute     ap_part_info -name xcvu065_CIV-ffvc1517-1H-e -data info -quiet 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.tbgen.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.tbgen.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.tbgen.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.tbgen.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.tbgen.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=top_function
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.rtl_wrap.cfg.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.rtl_wrap.cfg.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.rtl_wrap.cfg.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.tbgen.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.tbgen.tcl 
Execute     ap_part_info -name xcvu065_CIV-ffvc1517-1H-e -data names -quiet 
Execute     ap_part_info -name xcvu065_CIV-ffvc1517-1H-e -data info -quiet 
Execute     ap_part_info -name xcvu065_CIV-ffvc1517-1H-e -data names -quiet 
Execute     ap_part_info -name xcvu065_CIV-ffvc1517-1H-e -data info -quiet 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.tbgen.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xcvu065_CIV-ffvc1517-1H-e -data names -quiet 
Execute     ap_part_info -name xcvu065_CIV-ffvc1517-1H-e -data info -quiet 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xcvu065_CIV-ffvc1517-1H-e -data names -quiet 
Execute     ap_part_info -name xcvu065_CIV-ffvc1517-1H-e -data info -quiet 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.constraint.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xcvu065_CIV-ffvc1517-1H-e -data names -quiet 
Execute     ap_part_info -name xcvu065_CIV-ffvc1517-1H-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.118 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:   auto_impl: eval: -flow syn -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-flow syn -rtl verilog'
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO-FLOW: DBG:PUTS: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.141 sec.
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xcvu065_CIV-ffvc1517-1H-e -data names -quiet 
Execute     ap_part_info -name xcvu065_CIV-ffvc1517-1H-e -data info -quiet 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xcvu065_CIV-ffvc1517-1H-e -data names -quiet 
Execute     ap_part_info -name xcvu065_CIV-ffvc1517-1H-e -data info -quiet 
Command     ap_part_info done; 0.112 sec.
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.constraint.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xcvu065_CIV-ffvc1517-1H-e -data names -quiet 
Execute     ap_part_info -name xcvu065_CIV-ffvc1517-1H-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.107 sec.
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/autopilot.rtl.models.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xcvu065_CIV-ffvc1517-1H-e -data names -quiet 
Execute     ap_part_info -name xcvu065_CIV-ffvc1517-1H-e -data info -quiet 
INFO-FLOW: DBG:PUTS: debug_in_auto_impl: vlog syn exec C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/impl/verilog/implsyn.bat
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report topinfo_dict='RtlTopPrefix {} RtlSubPrefix top_function_ TopModuleNoPrefix top_function TopModuleWithPrefix top_function' export_design_flow='syn' impl_dir='C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/impl' lang='verilog' out_dir=''
INFO-FLOW: DBG:PUTS:     auto_impl_report: syn processing xml
Execute     ap_part_info -quiet -data family -name xcvu065_CIV-ffvc1517-1H-e 
INFO-FLOW: DBG:PUTS:     writing export xml file: C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/impl/report/verilog/export_syn.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode00000258645FB824' export_design_flow='syn' export_rpt='C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/impl/report/verilog/export_syn.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_syn.rpt
Execute     send_msg_by_id INFO @200-802@%s C:/Users/kunjp/Desktop/FINAL_PROJECT/export.zip 
INFO: [HLS 200-802] Generated output file C:/Users/kunjp/Desktop/FINAL_PROJECT/export.zip
Command   export_design done; 366.603 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 366.603 seconds; current allocated memory: 8.367 MB.
Command ap_source done; 374.537 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1 opened at Mon Jul 24 17:29:51 -0400 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcvu065_CIV-ffvc1517-1H-e 
Execute       create_platform xcvu065_CIV-ffvc1517-1H-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcvu065_CIV-ffvc1517-1H-e'
Command       create_platform done; 10.402 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.108 sec.
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.267 sec.
Execute       ap_part_info -name xcvu065_CIV-ffvc1517-1H-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 10.743 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -flow=syn 
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
Execute     config_export -flow=syn 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=C:/Users/kunjp/Desktop/FINAL_PROJECT 
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/kunjp/Desktop/FINAL_PROJECT
Execute     config_export -output=C:/Users/kunjp/Desktop/FINAL_PROJECT 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Command   open_solution done; 11.04 sec.
Execute   set_part xcvu065_CIV-ffvc1517-1H-e 
INFO: [HLS 200-1510] Running: set_part xcvu065_CIV-ffvc1517-1H-e 
Execute     create_platform xcvu065_CIV-ffvc1517-1H-e -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.127 sec.
Execute     ap_part_info -name xcvu065_CIV-ffvc1517-1H-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.266 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -flow syn -format ip_catalog -output C:/Users/kunjp/Desktop/FINAL_PROJECT -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -flow syn -format ip_catalog -output C:/Users/kunjp/Desktop/FINAL_PROJECT -rtl verilog -vivado_clock 10 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   source ./AllAlgoExecTest/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./AllAlgoExecTest/solution1/directives.tcl
Execute     set_directive_top -name top_function top_function 
INFO: [HLS 200-1510] Running: set_directive_top -name top_function top_function 
Execute   export_design -flow syn -rtl verilog -format ip_catalog -output C:/Users/kunjp/Desktop/FINAL_PROJECT 
INFO: [HLS 200-1510] Running: export_design -flow syn -rtl verilog -format ip_catalog -output C:/Users/kunjp/Desktop/FINAL_PROJECT 
Execute     config_export -flow=syn -format=ip_catalog -output=C:/Users/kunjp/Desktop/FINAL_PROJECT -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -flow syn -rtl verilog
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.129 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=top_function xml_exists=1
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.rtl_wrap.cfg.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.rtl_wrap.cfg.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.rtl_wrap.cfg.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.tbgen.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.tbgen.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to top_function
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=3
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=24 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='top_function_flow_control_loop_pipe_sequential_init
top_function_flow_control_loop_pipe_sequential_init
top_function_flow_control_loop_pipe_sequential_init
top_function_flow_control_loop_pipe_sequential_init
top_function_flow_control_loop_pipe_sequential_init
top_function_flow_control_loop_pipe_sequential_init
top_function_flow_control_loop_pipe_sequential_init
top_function_flow_control_loop_pipe_sequential_init
top_function_flow_control_loop_pipe_sequential_init
top_function_adjacencyList_18_RAM_AUTO_1R1W
top_function_adjacencyList_7_RAM_AUTO_1R1W
top_function_allTraversal_RAM_AUTO_1R1W
top_function_visited_RAM_AUTO_1R1W
top_function_nodeQueue_RAM_AUTO_1R1W
top_function_Pipeline_1
top_function_Pipeline_VITIS_LOOP_37_1
top_function_Pipeline_3
top_function_Pipeline_VITIS_LOOP_58_1
top_function_Pipeline_5
top_function_Pipeline_VITIS_LOOP_79_1
top_function_Pipeline_7
top_function_Pipeline_VITIS_LOOP_100_1
top_function_Pipeline_VITIS_LOOP_141_1
top_function
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top-io-be.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.tbgen.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.rtl_wrap.cfg.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.compgen.dataonly.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_1.tbgen.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_VITIS_LOOP_37_1.tbgen.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_3.tbgen.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_VITIS_LOOP_58_1.tbgen.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_5.tbgen.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_VITIS_LOOP_79_1.tbgen.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_7.tbgen.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_VITIS_LOOP_100_1.tbgen.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function_Pipeline_VITIS_LOOP_141_1.tbgen.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.tbgen.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xcvu065_CIV-ffvc1517-1H-e -data names -quiet 
Execute     ap_part_info -name xcvu065_CIV-ffvc1517-1H-e -data info -quiet 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.constraint.tcl 
Execute     sc_get_clocks top_function 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to top_function
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xcvu065_CIV-ffvc1517-1H-e -data names -quiet 
Execute     ap_part_info -name xcvu065_CIV-ffvc1517-1H-e -data info -quiet 
Execute     ap_part_info -name xcvu065_CIV-ffvc1517-1H-e -data names -quiet 
Execute     ap_part_info -name xcvu065_CIV-ffvc1517-1H-e -data info -quiet 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.tbgen.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.tbgen.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.tbgen.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.tbgen.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.tbgen.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=top_function
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.rtl_wrap.cfg.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.rtl_wrap.cfg.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.rtl_wrap.cfg.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.tbgen.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.tbgen.tcl 
Execute     ap_part_info -name xcvu065_CIV-ffvc1517-1H-e -data names -quiet 
Execute     ap_part_info -name xcvu065_CIV-ffvc1517-1H-e -data info -quiet 
Execute     ap_part_info -name xcvu065_CIV-ffvc1517-1H-e -data names -quiet 
Execute     ap_part_info -name xcvu065_CIV-ffvc1517-1H-e -data info -quiet 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.tbgen.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xcvu065_CIV-ffvc1517-1H-e -data names -quiet 
Execute     ap_part_info -name xcvu065_CIV-ffvc1517-1H-e -data info -quiet 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xcvu065_CIV-ffvc1517-1H-e -data names -quiet 
Execute     ap_part_info -name xcvu065_CIV-ffvc1517-1H-e -data info -quiet 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.constraint.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xcvu065_CIV-ffvc1517-1H-e -data names -quiet 
Execute     ap_part_info -name xcvu065_CIV-ffvc1517-1H-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.103 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.152 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:   auto_impl: eval: -flow syn -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-flow syn -rtl verilog'
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO-FLOW: DBG:PUTS: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.119 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.167 sec.
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xcvu065_CIV-ffvc1517-1H-e -data names -quiet 
Execute     ap_part_info -name xcvu065_CIV-ffvc1517-1H-e -data info -quiet 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xcvu065_CIV-ffvc1517-1H-e -data names -quiet 
Execute     ap_part_info -name xcvu065_CIV-ffvc1517-1H-e -data info -quiet 
Command     ap_part_info done; 0.123 sec.
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.constraint.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/top_function.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xcvu065_CIV-ffvc1517-1H-e -data names -quiet 
Execute     ap_part_info -name xcvu065_CIV-ffvc1517-1H-e -data info -quiet 
Command     ap_part_info done; 0.108 sec.
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.106 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.171 sec.
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/autopilot.rtl.models.tcl 
Execute     source C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xcvu065_CIV-ffvc1517-1H-e -data names -quiet 
Execute     ap_part_info -name xcvu065_CIV-ffvc1517-1H-e -data info -quiet 
INFO-FLOW: DBG:PUTS: debug_in_auto_impl: vlog syn exec C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/impl/verilog/implsyn.bat
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report topinfo_dict='RtlTopPrefix {} RtlSubPrefix top_function_ TopModuleNoPrefix top_function TopModuleWithPrefix top_function' export_design_flow='syn' impl_dir='C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/impl' lang='verilog' out_dir=''
INFO-FLOW: DBG:PUTS:     auto_impl_report: syn processing xml
Execute     ap_part_info -quiet -data family -name xcvu065_CIV-ffvc1517-1H-e 
INFO-FLOW: DBG:PUTS:     writing export xml file: C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/impl/report/verilog/export_syn.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0000017A04A310C4' export_design_flow='syn' export_rpt='C:/Users/kunjp/Desktop/EE800/new/AllAlgoExecTest/AllAlgoExecTest/AllAlgoExecTest/solution1/impl/report/verilog/export_syn.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_syn.rpt
Execute     send_msg_by_id INFO @200-802@%s C:/Users/kunjp/Desktop/FINAL_PROJECT/export.zip 
INFO: [HLS 200-802] Generated output file C:/Users/kunjp/Desktop/FINAL_PROJECT/export.zip
Command   export_design done; 336.369 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 336.37 seconds; current allocated memory: 8.164 MB.
Command ap_source done; 347.878 sec.
Execute cleanup_all 
