\section{Data Structures}
Here are the data structures with brief descriptions\+:\begin{DoxyCompactList}
\item\contentsline{section}{\mbox{\hyperlink{class_d_t_r_1_1_a_rule}{A\+Rule}} }{\pageref{class_d_t_r_1_1_a_rule}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_bloc}{Bloc}} }{\pageref{class_bloc}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_s_p_i_c_e_1_1_capacitor}{Capacitor}} }{\pageref{class_s_p_i_c_e_1_1_capacitor}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_c_i_f_1_1_circuit}{Circuit}} }{\pageref{class_c_i_f_1_1_circuit}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_s_p_i_c_e_1_1_circuit}{Circuit}} }{\pageref{class_s_p_i_c_e_1_1_circuit}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_circuit}{Circuit}} }{\pageref{class_circuit}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_net_1_1_connection}{Net\+::\+Connection}} }{\pageref{class_net_1_1_connection}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_operator_1_1_constraint}{Operator\+::\+Constraint}} }{\pageref{class_operator_1_1_constraint}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_s_p_i_c_e_1_1_current}{Current}} }{\pageref{class_s_p_i_c_e_1_1_current}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_device}{Device}} }{\pageref{class_device}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_d_t_r_1_1_d_t_r_exception}{D\+T\+R\+Exception}} }{\pageref{class_d_t_r_1_1_d_t_r_exception}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_a_g_d_s_1_1_element}{Element}} }{\pageref{class_a_g_d_s_1_1_element}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_group}{Group}} }{\pageref{class_group}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_schematic_1_1_infos}{Schematic\+::\+Infos}} }{\pageref{class_schematic_1_1_infos}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_s_p_i_c_e_1_1_instance}{Instance}} }{\pageref{class_s_p_i_c_e_1_1_instance}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_instance}{Instance}} }{\pageref{class_instance}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_instance_point}{Instance\+Point}} }{\pageref{class_instance_point}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_intermediate_point}{Intermediate\+Point}} }{\pageref{class_intermediate_point}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_layout}{Layout}} }{\pageref{class_layout}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_a_g_d_s_1_1_library}{Library}} }{\pageref{class_a_g_d_s_1_1_library}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct_s_p_i_c_e_1_1map__item}{map\+\_\+item$<$ Key, Val $>$}} }{\pageref{struct_s_p_i_c_e_1_1map__item}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_s_p_i_c_e_1_1_mosfet}{Mosfet}} }{\pageref{class_s_p_i_c_e_1_1_mosfet}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_name}{Name}} }{\pageref{class_name}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_net}{Net}} }{\pageref{class_net}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_netlist}{Netlist}} }{\pageref{class_netlist}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_node}{Node}} }{\pageref{class_node}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_open_chams_exception}{Open\+Chams\+Exception}} }{\pageref{class_open_chams_exception}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_operator}{Operator}} }{\pageref{class_operator}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_parameters}{Parameters}} }{\pageref{class_parameters}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_c_i_f_1_1_polygon}{Polygon}} }{\pageref{class_c_i_f_1_1_polygon}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_port}{Port}} }{\pageref{class_port}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_port_point}{Port\+Point}} }{\pageref{class_port_point}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_a_g_d_s_1_1_rectangle}{Rectangle}} }{\pageref{class_a_g_d_s_1_1_rectangle}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_s_p_i_c_e_1_1_resistor}{Resistor}} }{\pageref{class_s_p_i_c_e_1_1_resistor}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_d_t_r_1_1_rule}{Rule}} }{\pageref{class_d_t_r_1_1_rule}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_schematic}{Schematic}} }{\pageref{class_schematic}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_simul_model}{Simul\+Model}} }{\pageref{class_simul_model}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_sizing}{Sizing}} }{\pageref{class_sizing}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_s_p_i_c_e_1_1_source}{Source}} }{\pageref{class_s_p_i_c_e_1_1_source}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_s_p_i_c_e_1_1_spice_exception}{Spice\+Exception}} }{\pageref{class_s_p_i_c_e_1_1_spice_exception}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_a_g_d_s_1_1_structure}{Structure}} }{\pageref{class_a_g_d_s_1_1_structure}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_s_p_i_c_e_1_1_subckt}{Subckt}} }{\pageref{class_s_p_i_c_e_1_1_subckt}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_d_t_r_1_1_techno}{Techno}} }{\pageref{class_d_t_r_1_1_techno}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_transistor}{Transistor}} }{\pageref{class_transistor}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_s_p_i_c_e_1_1_value}{Value}} }{\pageref{class_s_p_i_c_e_1_1_value}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_s_p_i_c_e_1_1_voltage}{Voltage}} }{\pageref{class_s_p_i_c_e_1_1_voltage}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_wire}{Wire}} }{\pageref{class_wire}}{}
\item\contentsline{section}{\mbox{\hyperlink{class_wire_point}{Wire\+Point}} }{\pageref{class_wire_point}}{}
\end{DoxyCompactList}
