INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/Verification/Part_2/Section_4/Section_4.srcs/sources_1/new/uart_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-311] analyzing module uarttx
INFO: [VRFC 10-311] analyzing module uartrx
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Vivado/Verification/Part_2/Section_4/Section_4.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
