
*** Running vivado
    with args -log main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
Command: synth_design -top main -part xc7a200tfbg484-1
Starting synth_design
INFO: [IP_Flow 19-2162] IP 'clock_manager' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'clock_manager' (customized with software release 2018.2) has a different revision in the IP Catalog.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3764
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1017.105 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [C:/Users/jamen/Dropbox/JAIRO MENA/Working/UBA/CSE/Trabajo Final de Carrera/pruebas_unitarias_TFC/hdmi/hdmi.srcs/sources_1/new/main.vhd:37]
INFO: [Synth 8-3491] module 'clock_manager' declared at 'C:/Users/jamen/Dropbox/JAIRO MENA/Working/UBA/CSE/Trabajo Final de Carrera/pruebas_unitarias_TFC/hdmi/hdmi.runs/synth_1/.Xil/Vivado-11960-DESKTOP-CLO8L8L/realtime/clock_manager_stub.vhdl:5' bound to instance 'Inst_clock_manager' of component 'clock_manager' [C:/Users/jamen/Dropbox/JAIRO MENA/Working/UBA/CSE/Trabajo Final de Carrera/pruebas_unitarias_TFC/hdmi/hdmi.srcs/sources_1/new/main.vhd:89]
INFO: [Synth 8-638] synthesizing module 'clock_manager' [C:/Users/jamen/Dropbox/JAIRO MENA/Working/UBA/CSE/Trabajo Final de Carrera/pruebas_unitarias_TFC/hdmi/hdmi.runs/synth_1/.Xil/Vivado-11960-DESKTOP-CLO8L8L/realtime/clock_manager_stub.vhdl:14]
INFO: [Synth 8-3491] module 'hdmi' declared at 'C:/Users/jamen/Dropbox/JAIRO MENA/Working/UBA/CSE/Trabajo Final de Carrera/pruebas_unitarias_TFC/hdmi/hdmi.srcs/sources_1/new/hdmi.vhd:29' bound to instance 'Inst_hdmi' of component 'hdmi' [C:/Users/jamen/Dropbox/JAIRO MENA/Working/UBA/CSE/Trabajo Final de Carrera/pruebas_unitarias_TFC/hdmi/hdmi.srcs/sources_1/new/main.vhd:97]
INFO: [Synth 8-638] synthesizing module 'hdmi' [C:/Users/jamen/Dropbox/JAIRO MENA/Working/UBA/CSE/Trabajo Final de Carrera/pruebas_unitarias_TFC/hdmi/hdmi.srcs/sources_1/new/hdmi.vhd:44]
INFO: [Synth 8-3491] module 'dvi' declared at 'C:/Users/jamen/Dropbox/JAIRO MENA/Working/UBA/CSE/Trabajo Final de Carrera/pruebas_unitarias_TFC/hdmi/hdmi.srcs/sources_1/new/dvi.vhd:27' bound to instance 'Inst_dvi' of component 'dvi' [C:/Users/jamen/Dropbox/JAIRO MENA/Working/UBA/CSE/Trabajo Final de Carrera/pruebas_unitarias_TFC/hdmi/hdmi.srcs/sources_1/new/hdmi.vhd:102]
INFO: [Synth 8-638] synthesizing module 'dvi' [C:/Users/jamen/Dropbox/JAIRO MENA/Working/UBA/CSE/Trabajo Final de Carrera/pruebas_unitarias_TFC/hdmi/hdmi.srcs/sources_1/new/dvi.vhd:42]
INFO: [Synth 8-3491] module 'tmds' declared at 'C:/Users/jamen/Dropbox/JAIRO MENA/Working/UBA/CSE/Trabajo Final de Carrera/pruebas_unitarias_TFC/hdmi/hdmi.srcs/sources_1/new/tmds.vhd:26' bound to instance 'Ints_tmds_R' of component 'tmds' [C:/Users/jamen/Dropbox/JAIRO MENA/Working/UBA/CSE/Trabajo Final de Carrera/pruebas_unitarias_TFC/hdmi/hdmi.srcs/sources_1/new/dvi.vhd:68]
INFO: [Synth 8-638] synthesizing module 'tmds' [C:/Users/jamen/Dropbox/JAIRO MENA/Working/UBA/CSE/Trabajo Final de Carrera/pruebas_unitarias_TFC/hdmi/hdmi.srcs/sources_1/new/tmds.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'tmds' (1#1) [C:/Users/jamen/Dropbox/JAIRO MENA/Working/UBA/CSE/Trabajo Final de Carrera/pruebas_unitarias_TFC/hdmi/hdmi.srcs/sources_1/new/tmds.vhd:35]
INFO: [Synth 8-3491] module 'tmds' declared at 'C:/Users/jamen/Dropbox/JAIRO MENA/Working/UBA/CSE/Trabajo Final de Carrera/pruebas_unitarias_TFC/hdmi/hdmi.srcs/sources_1/new/tmds.vhd:26' bound to instance 'Ints_tmds_G' of component 'tmds' [C:/Users/jamen/Dropbox/JAIRO MENA/Working/UBA/CSE/Trabajo Final de Carrera/pruebas_unitarias_TFC/hdmi/hdmi.srcs/sources_1/new/dvi.vhd:69]
INFO: [Synth 8-3491] module 'tmds' declared at 'C:/Users/jamen/Dropbox/JAIRO MENA/Working/UBA/CSE/Trabajo Final de Carrera/pruebas_unitarias_TFC/hdmi/hdmi.srcs/sources_1/new/tmds.vhd:26' bound to instance 'Ints_tmds_B' of component 'tmds' [C:/Users/jamen/Dropbox/JAIRO MENA/Working/UBA/CSE/Trabajo Final de Carrera/pruebas_unitarias_TFC/hdmi/hdmi.srcs/sources_1/new/dvi.vhd:70]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ODDR_red' to cell 'ODDR' [C:/Users/jamen/Dropbox/JAIRO MENA/Working/UBA/CSE/Trabajo Final de Carrera/pruebas_unitarias_TFC/hdmi/hdmi.srcs/sources_1/new/dvi.vhd:72]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ODDR_green' to cell 'ODDR' [C:/Users/jamen/Dropbox/JAIRO MENA/Working/UBA/CSE/Trabajo Final de Carrera/pruebas_unitarias_TFC/hdmi/hdmi.srcs/sources_1/new/dvi.vhd:75]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ODDR_blue' to cell 'ODDR' [C:/Users/jamen/Dropbox/JAIRO MENA/Working/UBA/CSE/Trabajo Final de Carrera/pruebas_unitarias_TFC/hdmi/hdmi.srcs/sources_1/new/dvi.vhd:78]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: ASYNC - type: string 
INFO: [Synth 8-113] binding component instance 'ODDR_clock' to cell 'ODDR' [C:/Users/jamen/Dropbox/JAIRO MENA/Working/UBA/CSE/Trabajo Final de Carrera/pruebas_unitarias_TFC/hdmi/hdmi.srcs/sources_1/new/dvi.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'dvi' (2#1) [C:/Users/jamen/Dropbox/JAIRO MENA/Working/UBA/CSE/Trabajo Final de Carrera/pruebas_unitarias_TFC/hdmi/hdmi.srcs/sources_1/new/dvi.vhd:42]
INFO: [Synth 8-3491] module 'timing_memory' declared at 'C:/Users/jamen/Dropbox/JAIRO MENA/Working/UBA/CSE/Trabajo Final de Carrera/pruebas_unitarias_TFC/hdmi/hdmi.srcs/sources_1/new/timing.vhd:27' bound to instance 'Inst_timing_memory' of component 'timing_memory' [C:/Users/jamen/Dropbox/JAIRO MENA/Working/UBA/CSE/Trabajo Final de Carrera/pruebas_unitarias_TFC/hdmi/hdmi.srcs/sources_1/new/hdmi.vhd:118]
INFO: [Synth 8-638] synthesizing module 'timing_memory' [C:/Users/jamen/Dropbox/JAIRO MENA/Working/UBA/CSE/Trabajo Final de Carrera/pruebas_unitarias_TFC/hdmi/hdmi.srcs/sources_1/new/timing.vhd:67]
	Parameter hRez bound to: 800 - type: integer 
	Parameter hStartSync bound to: 816 - type: integer 
	Parameter hEndSync bound to: 952 - type: integer 
	Parameter hMaxCount bound to: 1000 - type: integer 
	Parameter hsyncActive bound to: 1'b1 
	Parameter vRez bound to: 480 - type: integer 
	Parameter vStartSync bound to: 490 - type: integer 
	Parameter vEndSync bound to: 492 - type: integer 
	Parameter vMaxCount bound to: 525 - type: integer 
	Parameter vsyncActive bound to: 1'b1 
	Parameter data_lenght bound to: 6 - type: integer 
	Parameter addr_lenght bound to: 19 - type: integer 
	Parameter ram_size bound to: 384000 - type: integer 
	Parameter data_lenght bound to: 6 - type: integer 
	Parameter addr_lenght bound to: 19 - type: integer 
INFO: [Synth 8-3491] module 'ram' declared at 'C:/Users/jamen/Dropbox/JAIRO MENA/Working/UBA/CSE/Trabajo Final de Carrera/pruebas_unitarias_TFC/hdmi/hdmi.srcs/sources_1/new/ram.vhd:26' bound to instance 'Inst_ram_R' of component 'ram' [C:/Users/jamen/Dropbox/JAIRO MENA/Working/UBA/CSE/Trabajo Final de Carrera/pruebas_unitarias_TFC/hdmi/hdmi.srcs/sources_1/new/timing.vhd:113]
INFO: [Synth 8-638] synthesizing module 'ram' [C:/Users/jamen/Dropbox/JAIRO MENA/Working/UBA/CSE/Trabajo Final de Carrera/pruebas_unitarias_TFC/hdmi/hdmi.srcs/sources_1/new/ram.vhd:41]
	Parameter ram_size bound to: 384000 - type: integer 
	Parameter data_lenght bound to: 6 - type: integer 
	Parameter addr_lenght bound to: 19 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ram' (3#1) [C:/Users/jamen/Dropbox/JAIRO MENA/Working/UBA/CSE/Trabajo Final de Carrera/pruebas_unitarias_TFC/hdmi/hdmi.srcs/sources_1/new/ram.vhd:41]
	Parameter ram_size bound to: 384000 - type: integer 
	Parameter data_lenght bound to: 6 - type: integer 
	Parameter addr_lenght bound to: 19 - type: integer 
INFO: [Synth 8-3491] module 'ram' declared at 'C:/Users/jamen/Dropbox/JAIRO MENA/Working/UBA/CSE/Trabajo Final de Carrera/pruebas_unitarias_TFC/hdmi/hdmi.srcs/sources_1/new/ram.vhd:26' bound to instance 'Inst_ram_G' of component 'ram' [C:/Users/jamen/Dropbox/JAIRO MENA/Working/UBA/CSE/Trabajo Final de Carrera/pruebas_unitarias_TFC/hdmi/hdmi.srcs/sources_1/new/timing.vhd:128]
	Parameter ram_size bound to: 384000 - type: integer 
	Parameter data_lenght bound to: 6 - type: integer 
	Parameter addr_lenght bound to: 19 - type: integer 
INFO: [Synth 8-3491] module 'ram' declared at 'C:/Users/jamen/Dropbox/JAIRO MENA/Working/UBA/CSE/Trabajo Final de Carrera/pruebas_unitarias_TFC/hdmi/hdmi.srcs/sources_1/new/ram.vhd:26' bound to instance 'Inst_ram_B' of component 'ram' [C:/Users/jamen/Dropbox/JAIRO MENA/Working/UBA/CSE/Trabajo Final de Carrera/pruebas_unitarias_TFC/hdmi/hdmi.srcs/sources_1/new/timing.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'timing_memory' (4#1) [C:/Users/jamen/Dropbox/JAIRO MENA/Working/UBA/CSE/Trabajo Final de Carrera/pruebas_unitarias_TFC/hdmi/hdmi.srcs/sources_1/new/timing.vhd:67]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDS_blue' to cell 'OBUFDS' [C:/Users/jamen/Dropbox/JAIRO MENA/Working/UBA/CSE/Trabajo Final de Carrera/pruebas_unitarias_TFC/hdmi/hdmi.srcs/sources_1/new/hdmi.vhd:135]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDS_green' to cell 'OBUFDS' [C:/Users/jamen/Dropbox/JAIRO MENA/Working/UBA/CSE/Trabajo Final de Carrera/pruebas_unitarias_TFC/hdmi/hdmi.srcs/sources_1/new/hdmi.vhd:136]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDS_red' to cell 'OBUFDS' [C:/Users/jamen/Dropbox/JAIRO MENA/Working/UBA/CSE/Trabajo Final de Carrera/pruebas_unitarias_TFC/hdmi/hdmi.srcs/sources_1/new/hdmi.vhd:137]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDS_clock' to cell 'OBUFDS' [C:/Users/jamen/Dropbox/JAIRO MENA/Working/UBA/CSE/Trabajo Final de Carrera/pruebas_unitarias_TFC/hdmi/hdmi.srcs/sources_1/new/hdmi.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'hdmi' (5#1) [C:/Users/jamen/Dropbox/JAIRO MENA/Working/UBA/CSE/Trabajo Final de Carrera/pruebas_unitarias_TFC/hdmi/hdmi.srcs/sources_1/new/hdmi.vhd:44]
WARNING: [Synth 8-614] signal 'addr' is read in the process but is not in the sensitivity list [C:/Users/jamen/Dropbox/JAIRO MENA/Working/UBA/CSE/Trabajo Final de Carrera/pruebas_unitarias_TFC/hdmi/hdmi.srcs/sources_1/new/main.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'main' (6#1) [C:/Users/jamen/Dropbox/JAIRO MENA/Working/UBA/CSE/Trabajo Final de Carrera/pruebas_unitarias_TFC/hdmi/hdmi.srcs/sources_1/new/main.vhd:37]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 1017.105 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1017.105 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1017.105 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1017.105 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/jamen/Dropbox/JAIRO MENA/Working/UBA/CSE/Trabajo Final de Carrera/pruebas_unitarias_TFC/hdmi/hdmi.srcs/sources_1/ip/clock_manager/clock_manager/clock_manager_in_context.xdc] for cell 'Inst_clock_manager'
Finished Parsing XDC File [c:/Users/jamen/Dropbox/JAIRO MENA/Working/UBA/CSE/Trabajo Final de Carrera/pruebas_unitarias_TFC/hdmi/hdmi.srcs/sources_1/ip/clock_manager/clock_manager/clock_manager_in_context.xdc] for cell 'Inst_clock_manager'
Parsing XDC File [C:/Users/jamen/Dropbox/JAIRO MENA/Working/UBA/CSE/Trabajo Final de Carrera/pruebas_unitarias_TFC/hdmi/hdmi.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/jamen/Dropbox/JAIRO MENA/Working/UBA/CSE/Trabajo Final de Carrera/pruebas_unitarias_TFC/hdmi/hdmi.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/jamen/Dropbox/JAIRO MENA/Working/UBA/CSE/Trabajo Final de Carrera/pruebas_unitarias_TFC/hdmi/hdmi.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1051.961 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS: 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1051.961 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:35 ; elapsed = 00:00:53 . Memory (MB): peak = 1051.961 ; gain = 34.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:35 ; elapsed = 00:00:53 . Memory (MB): peak = 1051.961 ; gain = 34.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  {c:/Users/jamen/Dropbox/JAIRO MENA/Working/UBA/CSE/Trabajo Final de Carrera/pruebas_unitarias_TFC/hdmi/hdmi.srcs/sources_1/ip/clock_manager/clock_manager/clock_manager_in_context.xdc}, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  {c:/Users/jamen/Dropbox/JAIRO MENA/Working/UBA/CSE/Trabajo Final de Carrera/pruebas_unitarias_TFC/hdmi/hdmi.srcs/sources_1/ip/clock_manager/clock_manager/clock_manager_in_context.xdc}, line 5).
Applied set_property DONT_TOUCH = true for Inst_clock_manager. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:53 . Memory (MB): peak = 1051.961 ; gain = 34.855
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'main'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   start |                              001 |                               00
               write_img |                              010 |                               01
                    show |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'main'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:55 . Memory (MB): peak = 1051.961 ; gain = 34.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   19 Bit       Adders := 1     
	   2 Input   14 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 2     
	   8 Input    4 Bit       Adders := 3     
	   9 Input    4 Bit       Adders := 3     
	  11 Input    4 Bit       Adders := 3     
	   4 Input    4 Bit       Adders := 3     
	   3 Input    4 Bit       Adders := 3     
	  10 Input    4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 42    
+---Registers : 
	               19 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 12    
	                6 Bit    Registers := 6     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	            2250K Bit	(384000 X 6 bit)          RAMs := 3     
+---Muxes : 
	   3 Input   19 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 2     
	   3 Input   14 Bit        Muxes := 1     
	   5 Input   10 Bit        Muxes := 6     
	   4 Input   10 Bit        Muxes := 3     
	   2 Input   10 Bit        Muxes := 9     
	   2 Input    9 Bit        Muxes := 6     
	   6 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 4     
	   5 Input    6 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 9     
	   2 Input    1 Bit        Muxes := 3     
	   3 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP Inst_timing_memory/n[address]1, operation Mode is: (A:0x320)*B.
DSP Report: operator Inst_timing_memory/n[address]1 is absorbed into DSP Inst_timing_memory/n[address]1.
DSP Report: Generating DSP Inst_timing_memory/n[address]0, operation Mode is: PCIN+(A:0x0):B+(C:0xffffffffffff).
DSP Report: operator Inst_timing_memory/n[address]0 is absorbed into DSP Inst_timing_memory/n[address]0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:01:18 . Memory (MB): peak = 1051.961 ; gain = 34.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+------------+-------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|main        | Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg | 375 K x 6(READ_FIRST)  | W |   | 375 K x 6(WRITE_FIRST) |   | R | Port A and B     | 0      | 72     | 
|main        | Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg | 375 K x 6(READ_FIRST)  | W |   | 375 K x 6(WRITE_FIRST) |   | R | Port A and B     | 0      | 72     | 
|main        | Inst_hdmi/Inst_timing_memory/Inst_ram_B/RAM_reg | 375 K x 6(READ_FIRST)  | W |   | 375 K x 6(WRITE_FIRST) |   | R | Port A and B     | 0      | 72     | 
+------------+-------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping	Report (see note below)
+--------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name   | DSP Mapping                       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|timing_memory | (A:0x320)*B                       | 10     | 10     | -      | -      | 20     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|hdmi          | PCIN+(A:0x0):B+(C:0xffffffffffff) | 30     | 10     | 1      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+--------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:24 ; elapsed = 00:01:55 . Memory (MB): peak = 1082.398 ; gain = 65.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:26 ; elapsed = 00:01:57 . Memory (MB): peak = 1099.656 ; gain = 82.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------+-------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                      | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|main        | Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg | 375 K x 6(READ_FIRST)  | W |   | 375 K x 6(WRITE_FIRST) |   | R | Port A and B     | 0      | 72     | 
|main        | Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg | 375 K x 6(READ_FIRST)  | W |   | 375 K x 6(WRITE_FIRST) |   | R | Port A and B     | 0      | 72     | 
|main        | Inst_hdmi/Inst_timing_memory/Inst_ram_B/RAM_reg | 375 K x 6(READ_FIRST)  | W |   | 375 K x 6(WRITE_FIRST) |   | R | Port A and B     | 0      | 72     | 
+------------+-------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_0_1' (RAMB36E1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_0_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_0_2' (RAMB36E1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_0_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_0_3' (RAMB36E1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_0_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_0_4' (RAMB36E1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_0_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_0_5' (RAMB36E1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_0_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_1_1' (RAMB36E1_1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_1_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_1_2' (RAMB36E1_1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_1_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_1_3' (RAMB36E1_1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_1_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_1_4' (RAMB36E1_1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_1_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_1_5' (RAMB36E1_1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_1_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_2_1' (RAMB36E1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_2_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_2_2' (RAMB36E1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_2_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_2_3' (RAMB36E1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_2_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_2_4' (RAMB36E1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_2_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_2_5' (RAMB36E1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_2_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_3_1' (RAMB36E1_1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_3_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_3_2' (RAMB36E1_1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_3_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_3_3' (RAMB36E1_1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_3_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_3_4' (RAMB36E1_1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_3_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_3_5' (RAMB36E1_1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_3_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_4_1' (RAMB36E1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_4_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_4_2' (RAMB36E1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_4_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_4_3' (RAMB36E1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_4_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_4_4' (RAMB36E1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_4_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_4_5' (RAMB36E1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_4_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_5_1' (RAMB36E1_1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_5_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_5_2' (RAMB36E1_1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_5_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_5_3' (RAMB36E1_1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_5_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_5_4' (RAMB36E1_1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_5_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_5_5' (RAMB36E1_1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_5_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_6_1' (RAMB36E1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_6_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_6_2' (RAMB36E1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_6_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_6_3' (RAMB36E1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_6_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_6_4' (RAMB36E1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_6_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_6_5' (RAMB36E1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_6_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_7_1' (RAMB36E1_1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_7_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_7_2' (RAMB36E1_1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_7_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_7_3' (RAMB36E1_1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_7_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_7_4' (RAMB36E1_1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_7_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_7_5' (RAMB36E1_1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_7_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_8_1' (RAMB36E1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_8_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_8_2' (RAMB36E1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_8_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_8_3' (RAMB36E1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_8_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_8_4' (RAMB36E1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_8_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_8_5' (RAMB36E1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_8_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_9_1' (RAMB36E1_1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_9_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_9_2' (RAMB36E1_1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_9_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_9_3' (RAMB36E1_1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_9_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_9_4' (RAMB36E1_1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_9_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_9_5' (RAMB36E1_1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_9_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_10_1' (RAMB36E1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_10_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_10_2' (RAMB36E1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_10_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_10_3' (RAMB36E1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_10_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_10_4' (RAMB36E1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_10_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_10_5' (RAMB36E1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_10_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_11_1' (RAMB36E1_1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_11_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_11_2' (RAMB36E1_1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_11_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_11_3' (RAMB36E1_1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_11_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_11_4' (RAMB36E1_1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_11_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_11_5' (RAMB36E1_1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_11_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_0_1' (RAMB36E1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_0_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_0_2' (RAMB36E1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_0_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_0_3' (RAMB36E1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_0_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_0_4' (RAMB36E1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_0_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_0_5' (RAMB36E1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_0_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_1_1' (RAMB36E1_1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_1_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_1_2' (RAMB36E1_1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_1_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_1_3' (RAMB36E1_1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_1_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_1_4' (RAMB36E1_1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_1_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_1_5' (RAMB36E1_1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_1_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_2_1' (RAMB36E1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_2_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_2_2' (RAMB36E1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_2_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_2_3' (RAMB36E1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_2_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_2_4' (RAMB36E1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_2_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_2_5' (RAMB36E1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_2_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_3_1' (RAMB36E1_1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_3_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_3_2' (RAMB36E1_1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_3_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_3_3' (RAMB36E1_1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_3_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_3_4' (RAMB36E1_1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_3_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_3_5' (RAMB36E1_1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_3_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_4_1' (RAMB36E1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_4_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_4_2' (RAMB36E1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_4_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_4_3' (RAMB36E1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_4_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_4_4' (RAMB36E1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_4_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_4_5' (RAMB36E1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_4_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_5_1' (RAMB36E1_1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_5_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_5_2' (RAMB36E1_1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_5_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_5_3' (RAMB36E1_1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_5_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_5_4' (RAMB36E1_1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_5_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_5_5' (RAMB36E1_1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_5_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_6_1' (RAMB36E1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_6_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_6_2' (RAMB36E1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_6_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_6_3' (RAMB36E1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_6_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_6_4' (RAMB36E1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_6_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_6_5' (RAMB36E1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_6_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_7_1' (RAMB36E1_1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_7_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_7_2' (RAMB36E1_1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_7_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_7_3' (RAMB36E1_1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_7_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_7_4' (RAMB36E1_1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_7_0'
INFO: [Synth 8-223] decloning instance 'Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_7_5' (RAMB36E1_1) to 'Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_7_0'
INFO: [Common 17-14] Message 'Synth 8-223' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7052] The timing for the instance Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_5_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_7_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_9_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Inst_hdmi/Inst_timing_memory/Inst_ram_R/RAM_reg_11_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_5_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_7_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_9_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Inst_hdmi/Inst_timing_memory/Inst_ram_G/RAM_reg_11_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Inst_hdmi/Inst_timing_memory/Inst_ram_B/RAM_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Inst_hdmi/Inst_timing_memory/Inst_ram_B/RAM_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Inst_hdmi/Inst_timing_memory/Inst_ram_B/RAM_reg_5_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Inst_hdmi/Inst_timing_memory/Inst_ram_B/RAM_reg_7_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Inst_hdmi/Inst_timing_memory/Inst_ram_B/RAM_reg_9_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance Inst_hdmi/Inst_timing_memory/Inst_ram_B/RAM_reg_11_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:29 ; elapsed = 00:02:01 . Memory (MB): peak = 1132.047 ; gain = 114.941
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:39 ; elapsed = 00:02:12 . Memory (MB): peak = 1138.238 ; gain = 121.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:39 ; elapsed = 00:02:12 . Memory (MB): peak = 1138.238 ; gain = 121.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:39 ; elapsed = 00:02:12 . Memory (MB): peak = 1138.238 ; gain = 121.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:39 ; elapsed = 00:02:12 . Memory (MB): peak = 1138.238 ; gain = 121.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:39 ; elapsed = 00:02:12 . Memory (MB): peak = 1138.246 ; gain = 121.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:39 ; elapsed = 00:02:12 . Memory (MB): peak = 1138.246 ; gain = 121.141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clock_manager |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |clock_manager_bbox |     1|
|2     |CARRY4             |     9|
|3     |DSP48E1            |     2|
|5     |LUT1               |     2|
|6     |LUT2               |    98|
|7     |LUT3               |    59|
|8     |LUT4               |    56|
|9     |LUT5               |    56|
|10    |LUT6               |    73|
|11    |MUXF7              |    13|
|12    |ODDR               |     4|
|13    |RAMB36E1           |    36|
|15    |FDCE               |    65|
|16    |FDPE               |     2|
|17    |FDRE               |   118|
|18    |IBUF               |     1|
|19    |OBUFDS             |     4|
+------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:39 ; elapsed = 00:02:12 . Memory (MB): peak = 1138.246 ; gain = 121.141
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:15 ; elapsed = 00:02:00 . Memory (MB): peak = 1138.246 ; gain = 86.285
Synthesis Optimization Complete : Time (s): cpu = 00:01:39 ; elapsed = 00:02:13 . Memory (MB): peak = 1138.246 ; gain = 121.141
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1138.246 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 68 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1153.859 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
171 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:50 ; elapsed = 00:02:51 . Memory (MB): peak = 1153.859 ; gain = 136.754
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/jamen/Dropbox/JAIRO MENA/Working/UBA/CSE/Trabajo Final de Carrera/pruebas_unitarias_TFC/hdmi/hdmi.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Aug  2 12:08:36 2020...
