{
    "id": "correct_subsidiary_00115_0",
    "rank": 27,
    "data": {
        "url": "https://pradeepstechpoints.wordpress.com/category/semiconductors/eda-semiconductors/mentor-graphics/",
        "read_more_link": "",
        "language": "en",
        "title": "Mentor Graphics ¬´ PRADEEP's TECHPOINTS",
        "top_image": "https://pradeepstechpoints.wordpress.com/wp-content/uploads/2023/12/cropped-pc.jpg?w=200",
        "meta_img": "https://pradeepstechpoints.wordpress.com/wp-content/uploads/2023/12/cropped-pc.jpg?w=200",
        "images": [
            "https://pradeepstechpoints.files.wordpress.com/2023/11/f6c75bbd794345d19dd60f2ac6317543.png",
            "https://pradeepstechpoints.wordpress.com/wp-content/uploads/2024/03/serge-leef.webp?w=170",
            "https://pradeepstechpoints.wordpress.com/wp-content/uploads/2024/03/salman-nasir.webp?w=170",
            "https://pradeepstechpoints.wordpress.com/wp-content/uploads/2024/03/swarup-bhunia.webp?w=170",
            "https://pradeepstechpoints.wordpress.com/wp-content/uploads/2024/03/steve-carlson.webp?w=170",
            "https://pradeepstechpoints.wordpress.com/wp-content/uploads/2024/03/ming-zhang.webp?w=170",
            "https://pradeepstechpoints.wordpress.com/wp-content/uploads/2024/03/john-hallman.webp?w=170",
            "https://pradeepstechpoints.wordpress.com/wp-content/uploads/2022/07/ms.jpg?w=799",
            "https://pradeepstechpoints.wordpress.com/wp-content/uploads/2023/03/jay.jpg?w=698",
            "https://pradeepstechpoints.wordpress.com/wp-content/uploads/2023/03/dan.jpg?w=501",
            "https://pradeepstechpoints.wordpress.com/wp-content/uploads/2022/09/semicon.jpg?w=394",
            "https://pradeepstechpoints.wordpress.com/wp-content/uploads/2022/06/siemens.jpg?w=447",
            "https://pradeepstechpoints.wordpress.com/wp-content/uploads/2022/04/jeff.jpg?w=729",
            "https://pradeepstechpoints.wordpress.com/wp-content/uploads/2021/01/anthony.jpg?w=461",
            "https://pradeepstechpoints.wordpress.com/wp-content/uploads/2021/02/rhines.jpg?w=389",
            "https://pradeepstechpoints.wordpress.com/wp-content/uploads/2021/03/wbg.jpg?w=432",
            "https://pradeepstechpoints.wordpress.com/wp-content/uploads/2021/05/arvind.jpg?w=319",
            "https://pradeepstechpoints.wordpress.com/wp-content/uploads/2021/06/vlsi21.jpg?w=726",
            "https://pradeepstechpoints.wordpress.com/wp-content/uploads/2021/07/musk1.jpg?w=340",
            "https://pradeepstechpoints.wordpress.com/wp-content/uploads/2021/08/aarti-sia.jpg?w=485",
            "https://pradeepstechpoints.wordpress.com/wp-content/uploads/2021/09/yole.jpg?w=219",
            "https://pradeepstechpoints.wordpress.com/wp-content/uploads/2021/10/panel-2.jpg?w=525",
            "https://pradeepstechpoints.wordpress.com/wp-content/uploads/2021/10/annet.jpg?w=419",
            "https://pradeepstechpoints.wordpress.com/wp-content/uploads/2021/12/kla-1.jpg?w=252",
            "https://pradeepstechpoints.wordpress.com/wp-content/uploads/2021/12/eda.jpg?w=807",
            "https://pradeepstechpoints.wordpress.com/wp-content/uploads/2021/07/siemens.jpg?w=295",
            "https://pradeepstechpoints.wordpress.com/wp-content/uploads/2020/07/test.jpg?w=700",
            "https://pradeepstechpoints.wordpress.com/wp-content/uploads/2020/07/brady.jpg?w=216",
            "https://2.gravatar.com/avatar/516b9d6e7d1f6c46b5e9af22661eeef1d303e162000c454575f2ec65c43e13e4?s=96&d=identicon&r=G",
            "https://2.gravatar.com/avatar/e33e34d4f994bcdbc6a58c75b39d6984b316b891213a2445800af897060b23af?s=48&d=identicon&r=G",
            "https://2.gravatar.com/avatar/ecab402c2b52d1088dded6ba9f1cd61f9d0cac9a6059c1105424c517fd3c7e42?s=48&d=identicon&r=G",
            "https://pradeepstechpoints.files.wordpress.com/2024/05/2403_gif_registrationopen.gif?w=1024",
            "https://pradeepstechpoints.files.wordpress.com/2023/12/ape-web-banner-260-x-240-px.png?w=260",
            "https://0.gravatar.com/avatar/932ca1735a5c450f0ccb692672efbb4e8faa49a03ba15dcd76c936e4ea49d366?s=48&d=identicon&r=G",
            "https://0.gravatar.com/avatar/0953576503f284aeb630a509e3cfbc61659191b3a566106e19daf66467b6e697?s=48&d=identicon&r=G",
            "https://1.gravatar.com/avatar/1ef061d407aaafac8fd623c03dfa2a011c34794469116374cd4a7b457d8ec68a?s=48&d=identicon&r=G",
            "https://0.gravatar.com/avatar/9788ee39eb4532b77a1a6000a046b4dc4d4ae0e74a5c11e1a9fccc1710638177?s=48&d=identicon&r=G",
            "https://0.gravatar.com/avatar/624623f8081e043e12e8e68d72631e65a5365e814beb69df43539805e0d5e27b?s=48&d=identicon&r=G",
            "https://2.gravatar.com/avatar/e45a1fa9b872a387625d3f2ff209dc5afa1290d0285886fb529b34a77658685a?s=48&d=identicon&r=G",
            "https://1.gravatar.com/avatar/d497ba404a7aba5e83761b442a88b8cbfe250036ec8eac2f3c0bc7f4b4a5b76c?s=48&d=identicon&r=G",
            "https://0.gravatar.com/avatar/37144aafa571e2f2c78d983ce2ea95b32ad1ad7a75770498b029b67021ce93b6?s=48&d=identicon&r=G",
            "https://0.gravatar.com/avatar/909b53f263374e4755bf0441d30ce48f294408f0a549b3c78c243bc243eea8bb?s=48&d=identicon&r=G",
            "https://2.gravatar.com/avatar/e056816afaeae5dd1f82df80cd0b52988cb0246cb187a7da67d25abb4878707c?s=48&d=identicon&r=G",
            "https://1.gravatar.com/avatar/150031323709cbbcdb3818e0ae7f10a72b3064db9674ced9bba35ce6db824dd5?s=48&d=identicon&r=G",
            "https://1.gravatar.com/avatar/7226b65d591c1cfba05f09d63870abb495bb6c41a2b675129d0f51cb840a960e?s=48&d=identicon&r=G",
            "https://1.gravatar.com/avatar/a22c4e24ed203d87d21754680283b049498775eb5ed5392f87f1816458d3e5ef?s=48&d=identicon&r=G",
            "https://0.gravatar.com/avatar/cb4a5178c42688bbb9a5aabdc56086cce592f6461d362f0499558adc3af8eadf?s=48&d=identicon&r=G",
            "https://0.gravatar.com/avatar/052fffb305c65791a686e91ad948f9faf2a06a203d3ee584beb3dde2c777dde4?s=48&d=identicon&r=G",
            "https://0.gravatar.com/avatar/3b5986a24bbca7a147ddbc03e366710988d59186b443afb96f53e8f909e13738?s=48&d=identicon&r=G",
            "https://2.gravatar.com/avatar/b217bbdcc7fa259984b6c5fb00ebd44513563c389f9c386758bb5ab0c90629de?s=48&d=identicon&r=G",
            "https://1.gravatar.com/avatar/779d33552af70e86f139feb1ab061476b4c73fcad87dc34b123a80063da7debe?s=48&d=identicon&r=G",
            "https://0.gravatar.com/avatar/f327ed545747e0625a663215d3fa867e0deef914db4e50fd8548eff49cfd3297?s=48&d=identicon&r=G",
            "https://0.gravatar.com/avatar/f7602e3ed1e3cebed83d7a278fcdc54dd2cd8881440f501dfe2b97ddcc5765a2?s=48&d=identicon&r=G",
            "https://2.gravatar.com/avatar/88d1b39b025e514119e9b08d1190ee50a83f5e19223208823c30dcf8501b58ee?s=48&d=identicon&r=G",
            "https://1.gravatar.com/avatar/14e59e3dda98646ec768816855d2cad2f78c471fcb37e57a44b64b30bd5c896c?s=48&d=identicon&r=G",
            "https://0.gravatar.com/avatar/6b61071af121dddb75bc4dccd7b1788a8c8a7bab7aa4363fc4c0fedc35001083?s=48&d=identicon&r=G",
            "https://0.gravatar.com/avatar/31f22da8d946584ba9b49a254f342cf6ff4317f2af0ecfc9e4f30370ad617156?s=48&d=identicon&r=G",
            "https://0.gravatar.com/avatar/99dcd8014844f06ea3827ffe408dd22913b6d6e87d016110b0999599653cf667?s=48&d=identicon&r=G",
            "https://0.gravatar.com/avatar/007f8cf434f59cfc7c2ffc8dc881a3bac5cb2bca9252b039d26bad54f9e7041a?s=48&d=identicon&r=G",
            "https://1.gravatar.com/avatar/7d8530e04b5e1b62f3e0a0f078bebd2bb8f7f5447cb9b018788d29cfd88e71e1?s=48&d=identicon&r=G",
            "https://1.gravatar.com/avatar/d32736dd80cca5fc1d3d20c86a02b5f30d2bdab8cfee37198c9544fbafb5806f?s=48&d=identicon&r=G",
            "https://2.gravatar.com/avatar/b8f252e736e144c119d43a60c701bfde7f3f70649d85f4e8b37cac61ef85fe45?s=48&d=identicon&r=G",
            "https://0.gravatar.com/avatar/ce3a9c4f493f5f71889652b8f1883e23c7c371aa82d3d6f3238af560b8221533?s=48&d=identicon&r=G",
            "https://0.gravatar.com/avatar/97709cff2dbfd5da593972b5e21e7048be87e0d1dd101685e35ed0c1998baccb?s=48&d=identicon&r=G",
            "https://1.gravatar.com/avatar/d7d536c8fef14ccd1a138536f160d85a09e0dfb60545560e6ca0519fd9c06724?s=48&d=identicon&r=G",
            "https://0.gravatar.com/avatar/99743bb9dcb64d97cf25249cf3f2b02e901967f1a45bb1dbf39963c82eeb9020?s=48&d=identicon&r=G",
            "https://1.gravatar.com/avatar/d3d128da72d4de0ffb29d5d5803fe5c28c33694361f478f98d6ed05dd36dcf63?s=48&d=identicon&r=G",
            "https://1.gravatar.com/avatar/df750e44ad133ced8b8928ad95b8f5117273947a4b535a53712cfd0f083fb552?s=48&d=identicon&r=G",
            "https://0.gravatar.com/avatar/0420249984551fbcecf28dd8cf152f2ef35fd072927cfa8ba19a57e270022bf9?s=48&d=identicon&r=G",
            "https://2.gravatar.com/avatar/56673e39c77af379d832099585cb791f4acb1678277063b7bcfaa17b97c6405d?s=48&d=identicon&r=G",
            "https://0.gravatar.com/avatar/c58fecfc031835ceff362762d1b0a4308dc319b2a8d1ed3b5938402f35b4fe26?s=48&d=identicon&r=G",
            "https://2.gravatar.com/avatar/8d3343e8e986b38e3d88755f3a12f37eaeb503be2d0601d5b67a96691f5b79e6?s=48&d=identicon&r=G",
            "https://1.gravatar.com/avatar/4063b512d9728de9b46fc8728f9a3b9ad6285f17b8127c219538773ea7c1de41?s=48&d=identicon&r=G",
            "https://2.gravatar.com/avatar/889ea01fa89e9f382b073e5685a744f2aba72710982748abbaef041625ab98f7?s=48&d=identicon&r=G",
            "https://2.gravatar.com/avatar/5c1a4fbf94063b5012b4fa9a439472b61e2d4f6ead24d47aa182bd0f4094807c?s=48&d=identicon&r=G",
            "https://0.gravatar.com/avatar/694a624d94d4b457a21469f30432776a02de2e1f0e8822a09b0ca6a69f6376e7?s=48&d=identicon&r=G",
            "https://0.gravatar.com/avatar/fae4ccfcd39efa2bf3a55b7732afca53b68387fbf603896c3a296db1761ee86d?s=48&d=identicon&r=G",
            "https://0.gravatar.com/avatar/3914f15d9563dc697124b356ea4d8df4c27d37baae3fc046228fe7c09b5a623a?s=48&d=identicon&r=G",
            "https://0.gravatar.com/avatar/cd6835a81ea542e308d4a80199952f76fc3c659d875aee17a6b0ed23ce8d3c65?s=48&d=identicon&r=G",
            "https://1.gravatar.com/avatar/737d90281d382807cc2095fa964f8d395cae4d90f37bffa5f0f424e5f0925e41?s=48&d=identicon&r=G",
            "https://2.gravatar.com/avatar/b4c121dcee168b4db3f91c3e97d74566591b1f20a9604a4ca88098940699850a?s=48&d=identicon&r=G",
            "https://1.gravatar.com/avatar/7b07f4997bb429d3005ebf3d51e864af0b7cab7e9d7bba0643d9f0538a404d74?s=48&d=identicon&r=G",
            "https://2.gravatar.com/avatar/b90fc62cd7572706e40406748f5e68b5e45271baf454099f3628e79441802bf7?s=48&d=identicon&r=G",
            "https://smallcounter.com/map/view.php?type=180&id=1625827020",
            "https://www.internetdefenseleague.org/images/badges/final/shield_badge.png",
            "https://www.prchecker.info/buts/prchecker_88x31.gif",
            "https://pradeepstechpoints.wordpress.com/wp-content/uploads/2023/12/cropped-pc.jpg?w=50",
            "https://pradeepstechpoints.wordpress.com/wp-content/uploads/2023/12/cropped-pc.jpg?w=50",
            "https://pixel.wp.com/b.gif?v=noscript"
        ],
        "movies": [],
        "keywords": [],
        "meta_keywords": [
            ""
        ],
        "tags": null,
        "authors": [],
        "publish_date": "2024-03-14T18:17:53+00:00",
        "summary": "",
        "meta_description": "Posts about Mentor Graphics written by Pradeep Chakraborty",
        "meta_lang": "en",
        "meta_favicon": "https://pradeepstechpoints.wordpress.com/wp-content/uploads/2023/12/cropped-pc.jpg?w=32",
        "meta_site_name": "PRADEEP's TECHPOINTS",
        "canonical_link": "https://pradeepstechpoints.wordpress.com/category/semiconductors/eda-semiconductors/mentor-graphics/",
        "text": "What‚Äôs happening with current and future chiplet security?\n\nElectronic System Design Alliance (ESDA), part of SEMI, USA, organized a conference today on chiplet security ‚Äî current and future.\n\nMany semiconductor-based systems are moving toward 2.5D and 3D designs consisting of different pre-manufactured chips (chiplets) that perform specific functions. These are often provided by multiple vendors, and are typically interconnected using an interposer.\n\nHowever, unlike monolithic multi-function chips, chiplets can be developed anywhere and at any process node. As such, chiplets from untrusted vendors can be unreliable or malicious. Third parties can reverse engineer, overproduce, or steal the IP of chiplets. Consequently, they raise new security challenges for an industry still figuring out ways to effectively mitigate hardware security threats to monolithic chips.\n\nThere are potential threats at different stages of bringing chiplets to life, including design, assembly, and testing. The panelists assessed current safeguards to mitigate these risks and discussed open challenges for the industry and academia.\n\nBob Smith, Executive Director, ESD Alliance, the SEMI Strategic Association Partner, welcomed everyone, and introduced the panelists.\n\nThe panelists were: Serge Leef, Head of Secure Microelectronics, Microsoft, Dr. Swarup Bhunia, Semmoto-endowed Prof. and Director, Warren B. Nelms Institute, Salman Nasir, Senior Technical Program Manager, Battelle, John Hallman, Digital Verification Technology Solutions Manager, Siemens EDA, Ming Zhang, VP of R&D Acceleration, PDF Solutions, and Steve Carlson, Director/Solutions Architect, Aerospace and Defense Solutions, Cadence Design Systems. Raj Gautam Dutta, CEO, Silicon Assurance, was the moderator.\n\nChiplet security\n\nSerge Leef, Microsoft, said that you need to think about chiplet security in two or three layers. Supply chain, side channel attacks, reverse engineering, are very important. Chiplets should have protection against these on board. Interposer presents opportunities and challenges. It can also hold secrets as it is manufactured as part of a chip. There needs to be security architecture across HI. We need to be aware of what should be of architecture.\n\nSalman Nasir, Battelle, said we are witnessing a shift in the semiconductor industry. We are looking at security architectures of chips and chiplets. HI packaging is added to the chiplets. We also have to look at the security architectures. New measures can be included in the protocols, cryptographic accelerators, etc. Supply chain security is also imperative. We need to closely monitor the security.\n\nJohn Hallman, Siemens EDA, added that we are looking at trust, verification, etc., in the chip. We need to take this from SoC to chiplet security. Malicious circuitry may go into early design. We need to have good start, with integration and verification. We need to also combine that with traceability or supply chain. We also need to protect IP against reverse engineering.\n\nSteve Carlson, Cadence Design Systems, noted that we need to look at confidentiality, protection gains, access points, etc. It is a team sport across hardware and software,\n\nDr. Swarup Bhunia, Warren B. Nelms Institute, said chiplet security and integration is very important today. Now, SMEs can integrate diverse apps into a chiplet, and make that very democratic. Chiplets are individual ICs at a small scale. Side channel leakage, access control, etc., are areas to look at. Chip-level security can scale at package level. Also, the inter-chiplet communication can be a heavy attack surface. We need to think of new mode of inter-chiplet communication. Third, we need to create trustworthy chiplets, rather than using untrustworthy chiplets.\n\nMing Zhang, VP of R&D Acceleration, PDF Solutions, said there are unique things about chiplets regarding security. One, technology angle, and two, business angle. From technology side, chiplets have many interconnects, such as power, etc. The surface attack area could be larger. From business side, chiplets are seeing HI.\n\nDifferent from SoC security?\n\nHow is chiplet security different from SoC security? Salman Nasir said they are quite similar. From an SoC perspective, you can oversee the process from design to manufacturing. The integrator has greater potential to address vulnerabilities. Third-party IP is a black box, and IP integration takes place at the foundry. On chiplet side, there are similar concerns. The first is trustworthiness of the chiplet. It‚Äôs a hot topic right now! We have Cyber Trust Mark Program, GSA has ties with IoT, and NIST is looking into this. We can also look at security measures for encryption, etc., to ensure architecture is confidential and unaltered. More will come in the near future!\n\nLeef said the similarity is there. Side channel leakage, creating low emission cryptography are there, along with ML for anomalous communications, etc. Interposer-based architecture means that the interposer communications infrastructure could get exposed. We can shift the secrets to a trusted facility in the USA, such as routing tables, etc. NIST is also looking at standards to adopt.\n\nSteve Carlson added that IP access across the ecosystem should be conducted carefully. We have a competitive commercial environment, and a lot is at stake there. Security has the most relative cost, and is not free.\n\nFuture challenges\n\nTalking about challenges, Dr. Swarup Bhunia noted there are two broad classes. First is verification. Sources may be both trustworthy and untrustworthy. We need to verify trustworthiness of the verification. Second, once the chiplet is integrated into the system, I/O density can be a roadblock. Next, when you try integrating, we need to make sure they are secure. We need to have good look at trust. We also need the support of EDA tools. Information derived from verification methods may be trustworthy.\n\nJohn Hallman, said we need to prove, as we go up the stack. We need additional security verification at the integration level. Traceability is also evidence, with some security claims at low levels. We need to verify those. How can integrators build up security claims, is another issue. Leef noted that an objective assessment is needed. I am hoping for some government funding.\n\nFuture\n\nHow does the future look like for chiplet security? Steve Carlson said that we have functional verification integrated. Not much has been seen about physical side channels. We need to have the ecosystem work there. We also need better metrics and standardization for chiplet security. We also need automated design analysis.\n\nZhang added that lot of shift to focus from design to manufacturing. We are having discussions. We need combo of software analysis and hardware inspection. We also see integration of chiplets. We also need traceability of supply chains. In the future, we need to develop more trust. He added that chiplets are the future.\n\nSteve Carlson added there are customers spending on security and they still get hacked, We need help from policy makers with mandates to look into weakest links, such as network system, and monitoring.\n\nSalman Nasir noted that the ecosystem is going to grow over the next decade. We can bring in sensors, new materials, structures, 3D, etc. There are lot of opportunities, both in R&D and manufacturing.\n\nDr. Swarup Bhunia stated that chiplets will become more democratic in future. Chiplet vendors also need to follow some standards for security. We need to work hand in hand with the semiconductor industry.\n\nJohn Hallman said we are looking at new opportunities at how IP providers can better address security concerns. There can be more integration of chiplets, and more investment needs to be done.\n\nSerge Leef said there are lot of challenges regarding a secure silicon. The Government also needs to step in and provide funding to evolve this technology. Integration will be crucial! Perhaps, sub-3nm design can probably see more development, and restricted to the top few companies. Everybody else will be going to HI. We also need to ensure provenance, traceability, and security of the full chiplet that is made of dies coming from multiple foundries.\n\nHi darling, are you aware that a semiconductor fab requires significant annual investments, and has very high failure rates?\n\nTrendForce, Taiwan recently reported that total revenue of top 10 foundries fell by 4.7 percent QoQ for 4Q22, and will slide further for Q1-23. In Q4-22, quarterly total revenue of global top 10 foundries registered QoQ decline for first time, after 13 consecutive quarters of positive growth. TrendForce projects that quarterly total revenue of the top 10 will show an even steeper drop on account of seasonality and the uncertain macroeconomic situation.\n\nA foundry manufactures chips in a fabrication (fab) plant. It relies on semiconductor manufacturing equipment and materials to fabricate chip design on silicon wafer. Perhaps, people are aware that a semiconductor fab requires significant annual investment, and has high failure rates. Or, are they?\n\nOkay, let‚Äôs have a look at some of the well-known semiconductor companies. Most of these own fabs.\n\nUSA: Amkor, AMD, Analog Devices, Applied Materials, Broadcom, Intel, KLA, Entegris, GlobalFoundries, LAM Research, Micron, Nvidia, Qualcomm, Texas Instruments, Western Digital.\n\nNetherlands: ASM, ASML, Besi NV, NXP\n\nBelgium: Melexis\n\nSwitzerland: STMicroelectronics\n\nFrance: Air Liquide, Dassault Systemes, Soitec\n\nGermany: Aixtron, Bosch Semiconductors, Infineon, Siltronic, X-Fab\n\nUK: ARM, IQE\n\nChina: JCET, SMIC, TongFu Microelectronics\n\nTaiwan: ASE, Mediatek, Powertek, TSMC, UMC\n\nSouth Korea: Samsung Semiconductors, SK Hynix\n\nJapan: JSR, Kioxia, Nuvoton Technology (NTJC), Renesas, Shin-Etsu, TEL.\n\nJust for further interest:\n\nEDA: Cadence Design Systems, Siemens EDA, Synopsys, Ansys\n\nResearch centers: IMEC, Belgium, CEA-Leti, France, TNO, Netherlands, Fraunhofer, Germany, Centera Labs, Poland.\n\nAs per the Semiconductor Industry Association (SIA), global semiconductor industry sales totaled $41.3 billion during the month of January 2023, a decrease of 5.2 percent, compared to December 2022 total of $43.6 billion, and 18.5 percent less than January 2022 total of $50.7 billion. Monthly sales are compiled by World Semiconductor Trade Statistics (WSTS).\n\nThe European semiconductor sector is focused on automotive and industrials clients. Almost two-thirds of European chip demand comes from industrials and automotive. European R&D and semiconductor manufacturing tools are important for the global value chain. Europe also needs to invest in AI.\n\nEuropean Chips Act has to strengthen the research and technology leadership, build and re-inforce their own capacity in design, manufacturing and packaging of advanced chips, and address skills challenges.\n\nOn Feb. 16, the European Parliament approved its position on the proposed legislation and was ready to start negotiations with member state governments on the Chips Act. It also approved a second draft bill on the Chips Joint Undertaking, an investment tool with the aims of promoting growth in the sector, and striving for EU leadership.\n\nMEPs voted to back Chips Joint Undertaking proposal, implementing most of the measures put forward under a ‚ÄúChips for Europe‚Äù initiative, as part of the wider Horizon Europe program. It will initially pool together about ‚Ç¨11 billion ($11.78 billion) drawn from the EU central funding, EU countries, and the private sector. Chips Act aims to eventually unlock ‚Ç¨43 billion (¬£46 billion) in funding for the European semiconductor sector.\n\nTrouble in UK?\n\nIn Feb., it was reported that UK chipmakers were threatening to move their operations to the US or Europe, if the British government doesn‚Äôt get its act together and release its long-awaited semiconductor strategy. These include the UK chip startups ‚Äì Pragmatic Semiconductor, IQE, and Paragraf. The UK government agrees on the importance of publishing a new UK semiconductor strategy that will set out a clear long-term vision for the UK. By the way, the UK‚Äôs share is about 0.5 percent of the global semiconductor market.\n\nIn USA\n\nAs per Chips.gov, the first notice of funding opportunity (NOFO) was Feb. 28, 2023. The second notice will be in late spring 2023 for material suppliers. Fall 2023 will see the third notice of funding opportunity to support the construction of semiconductor R&D facilities. USA‚Äôs vision for success are: leading-edge logic fabs, US-based fabs to produce high-volume memory chips, US to become home to advanced packaging technologies, and focus on current-generation and mature chips. One can easily expect lot of players in the USA‚Äôs semiconductor industry.\n\nFocus on chiplets\n\nAs per Jean-Christophe Eloy, Yole, main driver for chiplets are creating opportunities for new markets. There are higher silicon yields on smaller dies. New and specific solutions will tag along with chiplet technologies. There are many collaboration initiatives to standardize the chiplet ecosystem.\n\nWe are also seeing the segmentation of packaging families. The architectures today include flip chip, embedded die, 2.5D/3D, and emerging, for advanced packaging. Traditional packaging includes wire bond.\n\nAccording to William Chen, Chair of the Heterogeneous Integration Roadmap (HIR) initiative, and Fellow, ASE Group, the key to further promoting development of chiplet ecosystem lies in transferring research results of the industry to the educational system.\n\nAsia the leader!\n\nAsia remains the leader regarding fabs by a very long distance. I don‚Äôt need to talk about TSMC and Samsung, or even SK Hynix. This region will continue to consolidate its position over the next few years. There will be multiple deployments across countries.\n\nCompound semiconductors (CS) are present everywhere! RF, power, photonics, display and lighting, from components to applications, need them. There is strong diversity of technology platforms and substrates. Applications range from photonics, such as EELs and VCSELs, to LED lighting and display, RF, and power. Taiwan has a complete ecosystem for GaN. The compound semiconductor ecosystem is also great.\n\nTSMC is looking to start fabs in Europe. And now, there are reports of Singapore offering TSMC generous infrastructure subsidies. Let‚Äôs wait and watch this space.\n\nAnd, India?\n\nI read with mixed feelings that India lacks talent for chip manufacturing. India requires 10-13k resources by 2027, as per Ministry of Electronics and IT Scientist ‚ÄòE‚Äô, Prashant Kumar. Also, it seems, folks from Indian IT hardware industry are leading India‚Äôs semiconductor push. That‚Äôs fine, so long as they can get the job done.\n\nIndia needs to focus on parts of the chip value chain, besides the chip fab. Chip design and assembling, testing and packaging, should be segments of interest. Fabs require significant annual investments. It is very complex, with very high failure rates. Has any provision been made for all this? I don‚Äôt recall reading anything about this. It was all very interesting, back in 2004. Those interested can read my discussion with Dr. Wally Rhines. Or, look at the EDN Roundtable from 2004, and from 2005. Lots of fabs are also coming up in the USA. The world may have a surplus of fab capacity soon.\n\nIt seems $10 billion is a small amount to invest in India‚Äôs semiconductor industry. Leading-edge nodes can be expensive. Previous time plans for getting semiconductor fabs in India happened was in 2007-08. Back then, the opposition had come up with its own state policy for Karnataka. In 2013, plans were aborted as there were no investors. Another attempt in 2017 failed. All this, before, the chip shortage happened!\n\nIndia can do well by also looking at fab deployments elsewhere. Indian government seems to be pursuing this sector like it has done with IT. Please note: semiconductor is a very different beast! A semiconductor‚Äôs resistivity falls as the temperature rises. And, metals behave in the opposite way.\n\nIndia looks to start at 28nm. Does that hold up against newer nodes? TSMC, UMC, Samsung, GlobalFoundries, and SMIC, Hua Hong, are in this field. What about the other nodes? Let‚Äôs see! Eg., 14nm will require high-K metal gates. At advanced 10nm, only three semiconductor foundries are there: Intel, Samsung, and TSMC. Next, 7nm leads to 20 percent better performance and 40 percent power reduction, compared to 10nm. TSMC and Samsung started volume production of 5nm chips in 2020. In May 2022, TSMC announced it developed key features of the 1-nm process node in collaboration with MIT and NTU.\n\nTSMC has CoWoS-S platform that provides best-in-breed performance and highest integration density for HPC applications. CoWoS-R is a member of CoWoS advanced packaging family leveraging integrated fan-out (InFO) wafer level packaging to use redistribution layer (RDL) interposer, and serve the interconnect between chiplets, especially in high bandwidth memory (HBM) and SoC heterogeneous integration.\n\nCoWoS-L, is one of the chip-last packages in TSMC CoWoS platform, combining merits of CoWoS-S and InFO technologies to provide the most flexible integration using interposer with local silicon interconnect (LSI) chip for die-to-die interconnect and RDL layers for power and signal delivery.\n\nSimply having a semiconductor fab, for the heck of it, is definitely not going to cut corners. Technology moves very fast. There are multiple, unaddressed challenges ahead. HKMG, scaling, lithography, transistor architecture, interlayer dielectric, reticle and wafer inspection, etc. I believe most of these are in the 20/22nm node. As you go deeper, there are more of the same!\n\nOn the Internet, it says: semiconductors possess specific electrical properties. A substance that conducts electricity is a conductor, and a substance that does not conduct electricity is an insulator. Semiconductors are substances with properties somewhere between them. Electrical properties are indicated by resistivity.\n\nDarling, you definitely need to be aware that a semiconductor fab requires significant annual investments, and has very high failure rates! I hope the headline attracts the readers! üòâ\n\nState of global electronic design automation market (EDA) today\n\nAt the ongoing SEMI Silicon Valley and Northeast Chapters conference, Jay Vleeschhouwer, Software Research, Griffin Securities, presented on the state of EDA: A view from Wall Street.\n\nThe combined enterprise values of Cadence Design and Synopsys are ‚âà$112 billion, or more than 11x combined estimated revenues for 2023 and 10.5x estimated 2024 revenues. Six years ago, the combined enterprise values of Cadence, Synopsys and Mentor was ‚âà$23 billion (prior to the acquisition of Mentor by Siemens).\n\nThe material increase in value has been sustained by a combination of bookings growth, including growth across multiple product categories; increasing backlog; increasing operating income (up 155 percent over the past half-decade), and increasing operating cash flow (up 170 percent over the past half-decade).\n\nWe estimate that EDA industry revenue increased by 12.5-13 percent in 2022 to over $11.7 billion. Based on our estimate for Ansys, Cadence, and Synopsys, the industry could increase by high-single-digits in 2023, or more, depending on Siemens EDA.\n\nAnsys, Cadence, and Synopsys, could increase by high single-digits in 2023, or more, depending on Siemens EDA. The big two ‚Äî Cadence and Synopsys ‚Äî accounted for over 70 percent of the estimated industry in 2022. Mentor, or Siemens EDA has sustained its pre-acquisition share of 1/5th of the industry revenues.\n\nThe big four ‚Äî Cadence, Synopsys, Ansys, and Mentor ‚Äî account for over 90 percent of the industry revenues. In 2023, we estimate Cadence revenue will rise 4 percent to $3.67 billion. Synopsys will rise over 13 percent to $5.24 billion. Ansys EDA business will increase by 7-8 percent to over $400 million. Siemens EDA business model remains one of upfront revenue.\n\nThe industry has continued to consolidate. Cadence and Synopsys ‚Äì the big two ‚Äì accounted for ‚âà70 percent of the estimated industry revenues in 2022, as compared with ‚âà65 percent three years ago, and 57-58 percent a decade ago. Mentor has largely sustained its pre-acquisition share of one-fifth of industry revenues, or very nearly one-fifth, with the exception of 2022.\n\nBig two rule!\n\nThe combined big two EDA bookings were $8.86 billion in 2022, down slightly from 2021, resulting in a three-year CAGR of 20 percent. We are estimating $8.1-$8.2 billion for 2023, and more than $9.6 billion by 2025 ‚Äì consistent with an expectation of better than mid-single-digit bookings growth and continued increases in backlog.\n\nThe combined big two backlog was more than $12.7 billion as of the end of 2022, up over $4.6 billion since 2019. We are estimating as much as $13 billion by the end of 2023. One of the most important product mix changes over the past 5-10 years has been the growth of hardware-based verification (emulation and prototyping).\n\nThe combined Cadence-Synopsys hardware revenues were nearly $850 million in 2022, a new high, more than doubling from 2019, in addition where the combined EDA IP revenues were ‚âà$1.75 billion in 2022 (‚âà20 percent of combined revenue), vs. less than $1.1 billion in 2019, and less than ‚âà$450 million a decade ago. The big two core EDA revenues were $5.65 billion in 2022, up 15 percent, resulting in a three-year CAGR of 13 percent.\n\nCombined EDA big two operating income in 2022 was $3.11 billion, or 35.7 percent of revenues, vs. $1.574 billion in 2019, or 27.6 percent of revenues. Increase in operating income and operating margin has been one of the most important structural changes\n\nin the financial profile of the big two. For 2023, we are estimating combined income of $3.51 billion, or 36.5 percent of the estimated revenues, and $4.69 billion by 2025, or ‚âà41 percent of the estimated revenue.\n\nCombined EDA bookings were $8.86 billion in 2022, down slightly from 2021, with a three-year CAGR of 20 percent. We are estimating $8.1-$8.2 billion for 2023, and over $9.6 billion by 2025 ‚Äì consistent with an expectation of better than mid-single-digit bookings growth and continued increases in backlog. Combined big two backlog is estimated to be $13 billion by end of 2023.\n\nThe ongoing demand across multiple product categories by both semiconductor and systems customers has been fundamentally conducive to EDA revenue growth. This phenomenon is very likely to continue!\n\nAccording to industry data, ‚ÄúIC implementation‚Äù, ‚Äúsynthesis‚Äù, ‚ÄúRTL simulation‚Äù, ‚Äúanalog/mixed-signal simulation‚Äù, ‚Äúanalysis‚Äù, ‚Äúcustom layout‚Äù, and ‚Äúhardware-based verification‚Äù have each had multiple consecutive periods of growth on a trailing-twelve-month (TTM) basis . ‚ÄúPhysical verification‚Äù and ‚ÄúPCB‚Äù have trended higher, but can be inconsistent due to the mostly upfront revenue model. Siemens remains the largest by revenue in these two categories, each among the largest in EDA.\n\nEach of the EDA big four ‚Äì Synopsys, Cadence, Mentor, and Ansys ‚Äì participates in at least two of the growing categories.\n\nTwo arms races underway\n\nThere are two arms races underway in technology ‚Äî software development and silicon development. Investments in silicon development ‚Äì by semiconductor companies, still the majority of EDA revenues, and the always important class of ‚Äúsystems‚Äù companies, e.g., Apple, Microsoft, ‚Äì are dependent upon EDA‚Äôs role as a source of essential technologies and services, and are sustaining the EDA industry‚Äôs revenue, income, and cash flow momentum.\n\nEDA industry growth has been sustained by growing demand among multiple EDA tool categories ‚Äì as compared with earlier periods of more narrowly based growth. This has been, and is likely to remain, an important phenomenon, supported by the\n\ngrowth of semiconductor R&D budgets and systems customer product engineering budgets. These customer investments are in turn sustaining, and enabled by, EDA investments in R&D:\n\nIn 2022, combined Cadence-Synopsys R&D was $2.99 billion (‚âà34 percent of the revenues), vs. $2.116 billion in 2019, and $1.06 billion a decade ago. Cumulative combined R&D over the past half-decade was $12.1 billion. We are estimating $3.3 billion for 2023 and more than $3.65 billion by 2025.\n\nOne key change has been growth of hardware-based verification, including emulation and prototyping. Combined EDA IP revenues in 2022 were over $1.75 billion. Big two core EDA revenue was $5.65 billion in 2022, up 15 percent, with three-year CAGR of 13 percent. For 2023, we are estimating combined income of $3.51 billion, or 36.5 percent of estimated revenues, and $4.68 billion by 2025, or 41 percent of estimated revenues.\n\nThe ongoing demand across multiple product categories by semiconductor and systems customers has been conducive to EDA revenue growth, and that will continue. TTM also increased by product category. The leading category here is custom layout, with IC implementation, and PCB close behind.\n\nSemiconductor R&D has shown growth. A composite of two dozen semiconductor companies showed total R&D of more than $63.8 billion in 2022, up 16 percent. Intel accounted for ‚âà28 percent of this total. Total R&D spending, excluding Intel, was up 16 percent in 2022, to more than $46.3 billion. AMD‚Äôs proforma R&D increased by 29 percent, Intel‚Äôs by 15 percent, NXP‚Äôs by 11 percent, Nvidia‚Äôs by 39 percent, ST‚Äôs by 10 percent, Qualcomm‚Äôs by 14 percent, and Renesas‚Äô by almost 14 percent.\n\nIntel‚Äôs commercial EDA spending ‚Äì over $700 million last year ‚Äì accounts for as much as a high-single-digit percent of EDA industry revenues. About three-fourths of its spending is with Synopsys, plus Cadence, Siemens and Ansys, etc. R&D begets bookings and backlog.\n\nPerspectives in semiconductors: cycles, technologies, and outlooks\n\nDan Hutcheson, Vice Chair, TechInsights, presented perspectives in semiconductors: cycles, technologies, and outlooks. Has the silicon cycle moderated? Demand side is driven by Keynes acceleration principle. Supply is driven by technology and lags in the supply chain. Large production ramp-ups precede downturns is questionable.\n\nThe inventory amplitude drives IC ASP volatility. As do wafer size and cleanroom revolution. TSMC was the early adopter, and became universal with 300mm fabs. There has also been 20+ years of improved inventory control. Hence, there has been lower cycle-city. The 200mm holiday is now over. More than Moore capacity expansion is matching More Moore. More than Moore is no longer a friction source. Everything that could be integrated has been integrated. Average long-term growth forecast has been 5 percent for electronics, 7 percent for IC, etc.\n\nWhere will be in 10 years? We will be at $1.3 trillion revenue for semiconductors. We will need to double the number of fabs, as well as the number of people working. Smart automotive is the new queen of the market. EVs have ~2X ICE chip content. EVs are growing at ~12X.\n\nWe are forecasting the global semiconductor industry for 2023 to close at $581 billion, a dip by 6 percent over 2022. We had huge shortage in automotive chips during 2020-21. We are now seeing the same for memory chips. We had an inventory glut in 2022.\n\nWe are now on the path to a trillion dollars in a decade. IC supply/demand has held in tight conditions. At present, electronics retail prices have been falling. For semiconductor fabs, there are plans to add ~25 percent of the current capacity. Also, customer complaints regarding the inventory about extreme shortages were sign of multiple bookings. We now need to be cautious about a double dip in 2024-25, as well as inflation and hoarding.\n\nStandards evolve to incorporate emerging technology: DVCon India 2022\n\nDesign and Verification Conference (DVCon) India 2022 was recently held in Bangalore, India. Dave Rich, Verification Architect, Siemens EDA, presented a keynote on the emerging design / verification technologies and standards‚Äìwhich comes first?\n\nWhy do we have standards? It is more than just layers of bureaucracy! It can promote efficient use of resources, and see that you do not keep re-inventing the same wheel. There is communication ‚Äì languages, protocols, common terminology, with focus on public health and safety, process and tracking, understanding the value of competing solutions, share qualifying metrics, etc. Besides, competition promotes innovation!\n\nThere are challenges in developing standards. To gain interest/momentum, we need to identify clear goals. For achieving consensus, we need to use existing technology, and develop by committee. We need to ensure that feature creep does not step in, making a standard look overly complex and lacking stability. It should not be too long to publish and becomes obsolete. He referred to a NASA example from 1999, where the cost of not following standards, or not agreeing on which standard to adopt can be astronomical.\n\nToday, we have new technologies with practical applications largely unrealized, vs. the continuing development of existing technology. There is a dilemma between innovation and stability.\n\nThere has to be investments in the ecosystem. It can be in capital ‚Äì systems used to build/test/manufacture, content ‚Äì existing IP available for re-use, training and education ‚Äì time and people resources, compatibility ‚Äì migration effort, and confidence. He gave an example of SystemVerilog.\n\nNew technology is not always a new standard. Standards evolve to incorporate emerging technology. It is difficult to get people together with cross-disciplinary knowledge. E.g., low-power concerns cut across many technology domains, such as simulation, synthesis, mixed signal interfaces, and clock/reset domain crossing.\n\nAnalog verification has emerged a as technical challenge. We can use digital verification techniques in real number modeling. This can be across constrained randomization, functional coverage, and assertions. Standardizations efforts are across Verilog-AMS, SystemVerilog-AMS, SystemC-AMS, UVM-AMS, and VHDL-AMS.\n\nImpact of AI/ML to real productivity boost is not yet measurable! ML is not a panacea to any problem!! Accellera and UCIS made a great start to coverage standards. Momentum had waned due to lack of customer demand. ML needs lots of data for training.\n\nOther emerging technologies with standards concerns include functional safety, with fault modeling across different domains (dynamic vs. formal) and lifecycle management. Also, there is encryption, with cryptography not the weakest link in security. There are constraints for clock and reset domain crossings, where IP needs a common language to go with the descriptions.\n\nStandards participation at Siemens EDA has been going well. There are functional safety: Accellera and IEEE P2851 Functional Safety Working Groups, Accellera IP Security and IEEE 1735 Working Groups, IEEE 1801 Design and Verification of Low-Power, Energy-Aware Systems (UPF), IEEE 1800 SystemVerilog Hardware Design and Verification Language Standard, IEEE 1076 VHDL Hardware Design Language Standard, IEEE 1066 SystemC Language Standard and several Accellera SystemC Working Groups, IEEE 1800.2 UVM Standard and Accellera UVM Working Groups, Accellera Portable Stimulus Working Group, and Accellera UVM-AMS Working Group, respectively.\n\nOld or new technology is always evolving. We need to balance revolution and evolution. We can appreciate the value of standards to the users. Vendors also co-operate on standards ‚Äî and compete on technology.\n\nLooking back at semicon / tech in 2021!\n\nWe have finally reached the end of 2021! Let‚Äôs have a look at some of the breath-taking moments from the global semiconductor and technology industry during the year.\n\nIn January 2021, Dr. Anthony Fauci called for remembering Covid-19 lessons at PMWC 2021. I was invited by Dr. Leroy Hood, SVP and Chief Science Officer, Providence St. Joseph Health, Chief Strategy Officer, Co-founder, and Professor, Institute for Systems Biology (ISB), and Co-Program Chair, PMWC 2021. Dr. Fauci was presented the luminary award.\n\nMalcolm Penn, Future Horizons, UK, predicted the global semiconductor market to grow 18 percent in 2021. Scotten Jones, President, IC Knowledge LLC, presented on logic leadership in PPAC era at ISS 2021. AI processors were said to be driving innovations in advanced packaging, as per Jean-Christophe Eloy, CEO and President, Yole D√©veloppement. At ISS 2021, semiconductor and equipment recovery were said to be on track for 2021.\n\nCome February 2021, and Semiconductor Industry Association (SIA) had a session on memory semiconductors market and technology trends. At SEMI Flex 2021, there was a panel discussion on sustainability and power for batteries. There was a session on electronics for the brain, and another on liquid electronics for stretchable conductors. Next, European 5G Conference 2021 had a session on key drivers for 6G. IHS Markit presented on autonomous sensors and future apps. Erik Collart, Edwards, came up with an enlightening talk on smart manufacturing in More-than-Moore era at the SEMI Technology Unites summit. Embedded computing with image sensors was another.\n\nDr. Wally Rhines, CEO, Cornami gave his views on why FHE was ultimate for cyber security. Quantum computing is going to be next game changer. At an SIA summit, it was predicted that the global semiconductor industry could be worth trillion dollars by 2036. Elsewhere, in Europe, CEA-Leti has big bets on silicon-based quantum computing. It was announced IEEE International Reliability Physics Symposium (IRPS), will be held virtually in March 2021.\n\nBill Gates said green premium is metric that says you are on to success in 2050 at CERAWeek by IHS Markit 2021. In March 2021, there was a conference on RISC-V, and how China can reduce risks. Semiconductor outlook 2021 ‚Äî navigating through turbulent times, came next, by SEMI. At the Technology Week Summit organized by SEMI, SAW/BAW filters, and future materials technology for new filters were discussed, which took me back to my days at Global Sources, Hong Kong, as were technological challenges for MOS HEMT GaN power devices. IRPS 2021 discussed memory‚Äôs journey towards future ICT world, and reliability of SiC MOSFETS. SEMI organized a conference on semiconductor outlook 2021 ‚Äî navigating through turbulent times.\n\nIn April, I received shocking news. We lost Shankar Ghosh, or Keshtoda, to Covid-19! He was my guru from my young days. I recall my first ever article, at 14, published by him at Pragati Manjusha, Allahabad. Just a week back, we had lost Bachchu, or Subhash Ghosh, his younger brother. There was another very sad loss of Buluda, or Arun Chakravorty, our brother-in-law and a very close friend, due to Covid-19.\n\nNext, USA started strengthening microelectronics supply chains, and with the CHIPS Act in place, looks well set to do so. The White House said: Resilient American supply chains will revitalize and rebuild domestic manufacturing capacity, maintain America‚Äôs competitive edge in research and development, and create well-paying jobs. Also, e-Estonia Digital provided masterplans on mobility.\n\n6G‚Äôs chance for semiconductors, and skills for a digitalized Europe were also discussed at the SEMI ISS 2021 conference. Sensors and software were enabling autonomy for urban air mobility at the SEMI MSTC 2021 conference. Rockwell Automation discussed how Industry 4.0 can strengthen India‚Äôs pharmaceuticals sector. Cedrik Neike, Siemens, called for Industry 4.0 in silos needs to be brought together. At ISQED 2021, there was a session on the confluence of AI/ML with EDA and software engineering. Yole D√©veloppement, France, came up with global technology trends impacting optical transceivers market.\n\nIn May 2021, Arvind Krishna, Chairman and CEO, IBM, announced a major breakthrough on world‚Äôs first 2nm technology. It was built at the Innovation Lab in Albany, New York fab. At Display Week 2021, there was an engrossing Women in Tech panel on leadership skills. JS Choi, Samsung Display, talked about the metaverse and great future of display. Every display that maximizes immersion is part of the metaverse. Another interesting session was on start-manage-exit option for CEOs. Guillaume Chansin, Director of Display Research, presented on the opportunities in AR/VR for display manufacturers. Next, 6GHz emerged as the new spectrum battleground.\n\nSEMI ASMC 2021 began with continuing Moore‚Äôs Law! Center for the Study of the Presidency & Congress (CSPC), USA, organized a conference on semiconductor shortage lessons for US innovation leadership. Digital Twin Consortium organized a webinar on how digital twin is making the vision come to life. Experts at INDIAai discussed the race to AI is just beginning.\n\nCome June, and Ericsson UnBoxed Office had a session on the importance of network reliability from telco‚Äôs perspective. GSEF 2021 held a panel discussion around the generation and use of data in fab processing. There was the spectrum roadmap for Europe laid out. At the Leti Innovation Days, hardware is back, encapsulates role of microelectronics. At the VLSI Technology & Circuits 2021 conference, there was a panel discussion around new generation chip makers vs. incumbents. Here, Tesla made the first appearance. There was another discussion around 3D/heterogeneous integration: Are we running towards a thermal crisis?\n\nAt VLSI Technology & Circuits 2021 conference, Spintronics workshop suggested a gateway to green society. Hexa-X defining blueprint for 6G was hot topic at EuCNC 6G summit. Acellera and Electronic System Design (ESD) Alliance (EDA Alliance) co-hosted a conference on Remote work, remote chip design: Building chips during a pandemic. China Tech Threat‚Äôs co-founder, Dr. Roslyn Layton, hosted a virtual panel: Let the Chips Fall at BIS? It was also stated that real men own fabs that can re-invent the future! At the European Commission (EC) conference, there was the inauguration of the EllaLink optical submarine cable linking the European and South American continents.\n\nIn July 2021, the Center for the Study of Presidency and Congress (CSPC), USA, and National Security Space Program, organized a session on building space capabilities over the horizon. Cadence Design Systems introduced the Cerebrus intelligent chip explorer to revolutionize intelligent chip design. Elon Musk spoke at MWC21 Barcelona how SpaceX was keen on landing people on Mars. Antler Southeast Asia introduced 14 new startups at its demo day. Asia Tech X Singapore organized a panel discussion on deep tech for global good, at the accelerateHER Asia. There was a panel discussion on planes, trains, automobiles and ships: satcoms-on-the-move.\n\nIslam Salama, VP, Intel, discussed more than Moore and heterogeneous integration through packaging at Global Semiconductor & Electronics Forum (GSEF) 2021. Dr. Wally Rhines presented the strong growth in EDA and trends in semiconductor design ecosystem at the SEMI Innovation for a Transforming World. Marco Chisari, Bank of America, Merrill Lynch, presented golden age or short-term cycle for global semiconductor market. There was Ericsson, scaling with 5G and edge computing.\n\nIn August 2021, there was a very painful and shocking development. My eldest sister, Ms. Shukla Mukerjee, lost her battle with the dreaded cancer, leaving us extremely distressed. Meanwhile, Ericsson was unlocking potential of 5G for consumers. There was SIA‚Äôs session on modern hardware and measurable security. There was a panel discussion on monetizing satellite apps, new business model with innovative use cases in connectivity at the Satcom Industry Association (India) conference.\n\nIn September 2021, Vladimir Roznyatovskiy, Lux Research, presented innovations in emergent displays at SEMI, Strategic Materials Conference (SMC) 2021. Role of innovations enabling consumer AR technologies was another. Chuck Byers, Industry IoT Consortium, presented top 10 disruptive new technologies for industrial and IoT networks. SIA had a session on US semiconductor industry facing challenges, and historic opportunities. Xecs Eureka cluster showed support for RD&I in the electronic components and systems. NASA‚Äôs flight to Mars via Ingenuity was showcased at Sensors Converge 2021. Lip Bu-Tan, CEO, Cadence, discussed harnessing analytics for electronics industry renaissance. Future Horizons predicted the global semiconductor industry to grow 24.5 percent in 2021. Ms. Taguhi Yeghyan, Market and Technology Analyst, Yole Developpement, presented MEMS and CIS: lithography and bonding equipment market state and outlook, at the Connecting Heterogeneous Systems summit, organized by SEMI Europe.\n\nIn October 2021, EMSNow India was launched, carrying my article on how the Indian electronics manufacturing is in a boom period. My blog was featured alongside Forbes and BusinessKorea on China Tech Threat! My thanks to China Tech Threat. SEMI organized a session on challenges in metrology and analysis for next-generation semiconductors.\n\nCASPA, USA, discussed the semiconductor chip shortage, impact, and solutions. Ms. Carlista Redmond, CEO, talked about how RISC-V means an open era of computing! At MEMS & Sensors Executive Congress (MSEC) 2021, iSono Health gave an update on the increasing access to breast cancer screening. European Technology Platform for High Performance Computing (ETP4HPC) organized a session on how EU HPC centres are transforming industries. Yole Developpment, France, organized a conference on supply chain disruption and other MCU market trends.\n\nSIA had a panel discussion on race for semiconductor supremacy: China vs. emerging democratic technology alliance. Indian Space Association (ISpA) was formally launched October 11, 2021. Tech women in space paving way for next generation was organized by Satcom Industry Association (SIA) India. Hydrogen producer, Lhyfe, from city of Nantes, France, started producing green hydrogen for life from seawater. Challenges in metrology and analysis for next-gen semiconductors was discussed at a SEMI conference. Indian Space Association (ISpA) announced its launch.\n\nFollowing the USA‚Äôs Chips for Americas Act, now, Europe also joined the bandwagon with its Chips Act. EU is home to leading global semiconductor research institutions, such as IMEC in Belgium, CEA-Leti in France, and Fraunhofer-Gesellschaft in Germany. The US Chips Act also calls for the creation of a National Semiconductor Technology Center (NSTC), and an advanced packaging research institute.\n\nSEMI, USA organized the Global Smart Manufacturing Conference 2021, where digital twins and software-defined manufacturing were discussed. SIA, USA organized another conference on catalyzing US semiconductor design ecosystem. This was followed by CAR-SEMI conference on chip shortage impact on automotive. The month closed with the state of AI in Estonia, and Global Semiconductor Alliance event on future of automotive computing: cloud vs. edge. Also, Semiconductor Research Corp. (SRC) and SIA discussed new trajectories for communication.\n\nMy article: It takes pure brains to work in semiconductor industry, generated lot of interest in Nov. 2021. EV World Congress 2021 looked at rEV index accelerating EC adoption. The cities of Madrid and Helsinki continued to ride ahead with e-mobility and EVs. At SEMI, USA conference, the global semiconductor market was predicted to cross $600 billion in 2022. Another session tried to address what‚Äôs behind the chip shortages, and what‚Äôs driving the current semiconductor markets?\n\nDecember began with SEMI‚Äôs future of computing in 2040. At, Semicon West 2021, there were some interesting sessions. Rick Bergman, AMD, spoke about innovation beyond Moore‚Äôs Law: new era in gaming graphics. Kai Beckmann at Merck talked about shaping the future of electronics. VLSIresearch, presented on the state of the semiconductor market in 2022. Nanotronics unveiled the nSpec Turbo inspection tool at Semicon West 2021.\n\nNext, SRC-SIA looked at the new trajectories for memory and storage. DVCon India 2021 looked at whether respins were a fact of life. The year closed out with Leti‚Äôs devices workshop in France, which looked at semiconductor solutions to speed up telecom revolution. There was a session on innovative BAW filters for 5G sub-6GHz. How I miss electronic components! I was probably the best editor at Global Sources for electronic components, visiting Shenzhen, Taiwan, etc., multiple times.\n\nThere you go! Let us hope that the semiconductor chip shortage will finally go away this year, and the semiconductor industry continues its onward march in 2022. We may get to hear more about FHE in the coming year. Perhaps, Tesla will come up with new factories, pursue energy and software, and grow even bigger.\n\nDVCon India 2021: Are respins a fact of life?\n\nThere was a panel discussion at the ongoing DVCon India 2021, titled: Are respins a fact of life? The participants were Harry Foster, Chief Scientist Verification for Design Verification Technology Division, Siemens EDA, Sumit Goswami, Senior Director Of Engineering, Hardware Application Engineering, Qualcomm, Amar Deep Punhani, Director ‚Äì AMP Digital IP India, NXP, and Malay Vyas, Senior Director Systems Engineering, ARM. Pradeep Salla, DVCon India Chair, was the moderator.\n\nWhile designs are complex, verification strategies haven‚Äôt remained static. What needs to change for respins? How do we control costs? Harry Foster, Siemens EDA, said that quality cannot be inspected into a product. It must be built in from the beginning. Cost multipliers include finding and fixing a bug at various development stages. We can improve RTL quality while reducing bug density with intent-focused insight. We need to produce, prove, and protect. We can prevent bugs through high-level language (HLL) design. We can qualitatively show projects mature in their verification process do better. RTL quality can be improved through intent-focused insight.\n\nAmar Deep Punhani, NXP, noted that respins cannot be a fact of life! Cost of defects are way too high. We need a holistic view to improve quality and better tooling. We can control digital costs. We must focus on system-level co-design and co-verification. Hardware and software teams must be talking the same language. The pre-silicon solutions are key ‚Äî emulation and FPGA. We need to focus on mix-signals in test chips. We need effective 3√ó5 WHYs for technical and systemic at engineering level. EDA industry must step up, and must use AI/ML solutions.\n\nIt is a design and verification problem today. Both teams have to step up to resolve the challenge. Correct by construct is the mantra. going forward. Verification is the schedule and cost driver. We need to have right skillsets in place. Tools also have a long way to go.\n\nMalay Vyas, ARM, said optimal quality, schedule, and cost go together. Is your design special- or general-purpose? We need to be very clear. Respins are probable-listic. We can try increasing the density in the early part of the design. Can I go and find ways to take out the killer bugs, especially, memory coherency. Formal verification is showing some promise. We can correct design by intent. Design and verification go hand-in-hand.\n\nSumit Goswami, Qualcomm, added that we have been designing hardware for long. We also have software ecosystem. Once we innovate, we need to ensure they are both working properly. We need to verify each program on the platform. We need to validate very early in the cycle. Today, power efficiency is also key. Power manager can also create some complications. Power verification can become a challenge. Today, respins are a reality. We also have safety and security parameters. We can do fixed functional designs better today. We need to isolate bugs from software testing. We need to look at putting a feature to block a bug. Thanks to programmability, we can do this. We need to design a chip that can be productized at the first tape-out. Lot of IPs today are incremental in nature. Design and verification is a balanced game. Both have lot of scope for improvement.\n\nOpportunity for tools\n\nHarry Foster, Siemens EDA, said a good project always tries to find bugs upfront. Amar Deep Punhani, NXP, said design plays an extremely important role. Design partitioning is very important. We need to do things more intelligently and focus on right areas. Tools also have an opportunity for improvement, and help designers resolve issues early on. Malay Vyas, ARM, said the need to shift left has to happen across. We need to create denser events into parts. We need to shift appropriately.\n\nIn software, is it possible to achieve re-use? Sumit Goswami, Qualcomm, said we standardized tests, and have certain amount of VIP. IPs can be re-used sometimes. Differentiation exists in the market. Industry bodies can try standardizing some of the IPs. He was skeptical on whether they can be standardized within a chip. Amar Deep Punhani, NXP, added that IP re-use is a must-have today. We also need VIPs.\n\nFinally, how is the intelligent edge progressing? Malay Vyas, ARM, said edge compute is fairly new. We have lot of things to learn. The domain demands lot more software. EDA tools can probably help. We should start building newer tools. Harry Foster, Siemens EDA, said the dream is to take the IPs, and put it together. We have distributed state machines. This is an opportunity for new developments and tools. We need smarter tools, in combination with emulation.\n\nPunhani agreed we need more intelligent coverage and more ML. Vyas added there is an opportunity for ML to get into tooling, especially for processors. Foster said we are lacking appropriate fault models at system levels. We need to have more such models.\n\nAutomotive functional safety experiencing disruption\n\nSiemens EDA Verification Forum 2021, held recently, focused on automotive functional safety. Ms. Ann Keffer, FuSa Project Management, Siemens EDA, gave her perspective on the future of automotive and its impact on safety.\n\nMega drivers\n\nAutomotive will continue to experience rapid changes and disruption. OEMs are expanding into SoC and systems, They are defending the ownership of E/E architecture. Tier 1 players are under pressure to move up and down. They are expanding to IC (front/back-end). Semiconductor players are building SoCs, SIPs, and boards, and developing app-level software.\n\nThere is massive data explosion. The road to autonomous vehicles are creating data-heavy use models. This requiring more advanced nodes. E/E architecture is undergoing revolution. There are distributed and independent ECUs and central gateways with dedicated hardware on Ethernet backbone.\n\nElectronics and software are driving structural changes in the automotive world. Smart mobility is driving changes. IC companies are moving upwards, delivering flexible SoC platforms. Disruption is pressuring tier 1 players to seek new areas. Data explosion is driving new compute paradigms. Neural networks are now the foundation for soft learning. They are fueled by massive amount of training data. Different types of compute architecture have to be brought together to optimize the data.\n\nRoad to autonomous includes AI, heterogenous compute, and communication to everything, which is creating data-heavy use models. There are more centralized architectures, sensor overloads, and real-time threats. Automotive also needs to function properly and safely. Massive amounts of data must be brought together for processing and decision-making. Disrupted compute is being centralized and brought to domain-level compute. To handle heavy-duty use models, advanced nodes are a must. They can improve the performance, power, and capacity.\n\nCentralized architectures are seeing a migration from ECU to DCU, and further. We are seeing big change in vehicle architecture. Gen 1 had distributed and independent ECUs. Gen 2 will see connected ECUs. Gen 3 will have central gateway connecting ECUs, and cross-functional connectors. Gen 4 will have central gateway connecting DCUs, cost optimizations, with the ability to handle complex functions. Gen 5 will have central gateway with dedicated hardware on Ethernet backbone, and complex functions with high-performance compute.\n\nSoftware-driven architecture\n\nThe next-generation EE automotive architectures are converging, and will be software-driven. This simplifies software, and enables OTA and app downloads. It is scalable from low- to high-end models, supports L5 autonomy, IVI and V2X. There will be fewer suppliers, leading to more in-house and control. Sensors will become edge processors, reducing network traffic.\n\nChallenges for automotive IC developers\n\nThere are several technological challenges to this evolution of automotive E/E architecture. Sensing and compute are not quite ready for prime time. The IC developers are getting standardized to ISO 26262.\n\nNext-generation of automotive ICs necessitate a paradigm shift. ADAS, AV, and EV, deliver new challenges to IC teams. They are looking at the architecture and design to enable heterogenous compute, as well as functional testing. They need to achieve safety, and do lifecycle management and supply chain integration.\n\nThere are challenges across the safety lifecycle, such as increased process and governance, traceability to everything, efficient safety analysis, fault campaign across millions of nodes, etc. Makers need to plan, define, implement, prove, and deliver.\n\nPath to compliance\n\nWe need to drive down the risk of malfunctioning due to failures. These include systematic, random, and malicious faults. They cover ISO 26262, SOTIF ISO 21448, and cyber security ISO 21434, respectively. Cyber security looks at encryption vulnerabilities, denial of service, and untrusted ICs. Functional safety‚Äôs goal is to ensure systems are free of verifiable malfunctions and faults.\n\nThere is the path to compliance and ISO 26262 certification. This involves random fault analysis, systematic fault analysis, lifecycle management, and services. The automotive silicon supplier needs to achieve fail safety, zero defect, compliance, and guidance. Developing safety-critical ICs are a must. Automotive ICs need to operate correctly and fail safely. You have to define safety rules and mechanisms.\n\nDigital journey\n\nSiemens EDA has developed the Xcelerator, the catalyst for digital enterprise. It is an integrated portfolio of software, services, and an app development platform. It speeds up digital transformation cycle, and unlocks a powerful industrial network effect. There can be a comprehensive digital twin, that is personalized, adaptable, and modern. There is a flexible open ecosystem.\n\nSiemens delivers digital twin capabilities across the supply chain, from chip, to vehicle, to city. There are models of silicon IP, in a virtual vehicle network, and tested in a virtual city environment. Siemens delivers solutions and integrations across the supply chain.\n\nSilicon lifecycle challenges and expanding role of test: ITC India 2020\n\nBrady Benware, VP & GM Silicon Lifecycle Solutions, Mentor, A Siemens Business, delivered a keynote on ‚ÄúSilicon Lifecycle Challenges and the Expanding Role of Test‚Äù, at the ongoing ITC India 2020.\n\nThere is a new context for ICs. It is creating tremendous social benefit. The global smart cities market is expanding at a CAGR of 19 percent. It is expected to reach $189.5 billion in 2023. There will be challenges involved. Traditional challenges will continue, such as 5nm to 3nm change. There is system technology co-optimization (STCO) as well.\n\nWorldwide fabless semiconductor company funding has been dominated by AI apps. The others are communications/high speed and 5G, silicon photonics, MEMS and sensors, etc. There is the Cerebras wafer scale engine for AI apps.\n\nMore of human experience and wellness depends today on electronics. We are getting to a situations where we no longer look at them as an inconvenience. Functional safety in IC designs is increasing. IC designs with functional safety has increased from 48 percent in 2016 to 59 percent in 2018. Security concerns are also increasing. Vulnerabilities also have serious financial ramifications, even when they are never exploited.\n\nThere are two test innovation vectors to meet full lifecycle requirements. There is greater complexity as more design-for-test occurs, and increasing lifecycle requirements as design for more-than-test happens. There are also growing challenges with static test bandwidth allocation. Programmable bandwidth eliminates the trade-off. Adapter nodes decouple core and top DFT requirements. It enables additional compression. More gates and pins drive the new test access requirements.\n\nHigh bandwidth scan test can be done for leveraging high speed IOs (SERDES). Comprehensive safety subsystems are also available. You can detect and respond to degradations. Advanced automotive features require faster testing. More efficient LBIST is needed for lifecycle management.\n\nSecurity and optimization challenges require more than structural monitoring. There are functional monitoring areas as well, such as hardware or software bugs, malicious attacks, use-case and workload surprises.\n\nSiemens has acquired UltraSOC, to be part of Mentor‚Äôs Tessent product family, for silicon lifecycle management. Embedded analytics is a separate subsystem today. There are non-intrusive, hardware-based analytics, and provide broad visibility to analyze software and system, everywhere in the SoC. You can design for function, and augment for deployment. There is lifecycle resilience and optimization.\n\nThe test community is the right community to tackle the lifecycle challenges. It can innovate within the expanded role. You need pass/fail and insightful data, structural risks and functional risks, and standalone and statistical. There are exciting times ahead with the expanding role of test."
    }
}