{
  "module_name": "stm32-adc-core.h",
  "hash_id": "158875b0b2d041c856ba41873d550be06cb7743ce7bcb9b17b3ffe978a8d1f3c",
  "original_prompt": "Ingested from linux-6.6.14/drivers/iio/adc/stm32-adc-core.h",
  "human_readable_source": " \n \n\n#ifndef __STM32_ADC_H\n#define __STM32_ADC_H\n\n \n \n#define STM32_ADC_MAX_ADCS\t\t3\n#define STM32_ADC_OFFSET\t\t0x100\n#define STM32_ADCX_COMN_OFFSET\t\t0x300\n\n \n#define STM32F4_ADC_SR\t\t\t0x00\n#define STM32F4_ADC_CR1\t\t\t0x04\n#define STM32F4_ADC_CR2\t\t\t0x08\n#define STM32F4_ADC_SMPR1\t\t0x0C\n#define STM32F4_ADC_SMPR2\t\t0x10\n#define STM32F4_ADC_HTR\t\t\t0x24\n#define STM32F4_ADC_LTR\t\t\t0x28\n#define STM32F4_ADC_SQR1\t\t0x2C\n#define STM32F4_ADC_SQR2\t\t0x30\n#define STM32F4_ADC_SQR3\t\t0x34\n#define STM32F4_ADC_JSQR\t\t0x38\n#define STM32F4_ADC_JDR1\t\t0x3C\n#define STM32F4_ADC_JDR2\t\t0x40\n#define STM32F4_ADC_JDR3\t\t0x44\n#define STM32F4_ADC_JDR4\t\t0x48\n#define STM32F4_ADC_DR\t\t\t0x4C\n\n \n#define STM32F4_ADC_CSR\t\t\t(STM32_ADCX_COMN_OFFSET + 0x00)\n#define STM32F4_ADC_CCR\t\t\t(STM32_ADCX_COMN_OFFSET + 0x04)\n\n \n#define STM32F4_OVR\t\t\tBIT(5)\n#define STM32F4_STRT\t\t\tBIT(4)\n#define STM32F4_EOC\t\t\tBIT(1)\n\n \n#define STM32F4_OVRIE\t\t\tBIT(26)\n#define STM32F4_RES_SHIFT\t\t24\n#define STM32F4_RES_MASK\t\tGENMASK(25, 24)\n#define STM32F4_SCAN\t\t\tBIT(8)\n#define STM32F4_EOCIE\t\t\tBIT(5)\n\n \n#define STM32F4_SWSTART\t\t\tBIT(30)\n#define STM32F4_EXTEN_SHIFT\t\t28\n#define STM32F4_EXTEN_MASK\t\tGENMASK(29, 28)\n#define STM32F4_EXTSEL_SHIFT\t\t24\n#define STM32F4_EXTSEL_MASK\t\tGENMASK(27, 24)\n#define STM32F4_EOCS\t\t\tBIT(10)\n#define STM32F4_DDS\t\t\tBIT(9)\n#define STM32F4_DMA\t\t\tBIT(8)\n#define STM32F4_ADON\t\t\tBIT(0)\n\n \n#define STM32F4_OVR3\t\t\tBIT(21)\n#define STM32F4_EOC3\t\t\tBIT(17)\n#define STM32F4_OVR2\t\t\tBIT(13)\n#define STM32F4_EOC2\t\t\tBIT(9)\n#define STM32F4_OVR1\t\t\tBIT(5)\n#define STM32F4_EOC1\t\t\tBIT(1)\n\n \n#define STM32F4_ADC_ADCPRE_SHIFT\t16\n#define STM32F4_ADC_ADCPRE_MASK\t\tGENMASK(17, 16)\n\n \n#define STM32H7_ADC_ISR\t\t\t0x00\n#define STM32H7_ADC_IER\t\t\t0x04\n#define STM32H7_ADC_CR\t\t\t0x08\n#define STM32H7_ADC_CFGR\t\t0x0C\n#define STM32H7_ADC_SMPR1\t\t0x14\n#define STM32H7_ADC_SMPR2\t\t0x18\n#define STM32H7_ADC_PCSEL\t\t0x1C\n#define STM32H7_ADC_SQR1\t\t0x30\n#define STM32H7_ADC_SQR2\t\t0x34\n#define STM32H7_ADC_SQR3\t\t0x38\n#define STM32H7_ADC_SQR4\t\t0x3C\n#define STM32H7_ADC_DR\t\t\t0x40\n#define STM32H7_ADC_DIFSEL\t\t0xC0\n#define STM32H7_ADC_CALFACT\t\t0xC4\n#define STM32H7_ADC_CALFACT2\t\t0xC8\n\n \n#define STM32MP1_ADC2_OR\t\t0xD0\n\n \n#define STM32MP1_ADC_HWCFGR0\t\t0x3F0\n#define STM32MP1_ADC_VERR\t\t0x3F4\n#define STM32MP1_ADC_IPDR\t\t0x3F8\n#define STM32MP1_ADC_SIDR\t\t0x3FC\n\n \n#define STM32MP13_ADC_DIFSEL\t\t0xB0\n#define STM32MP13_ADC_CALFACT\t\t0xB4\n#define STM32MP13_ADC2_OR\t\t0xC8\n\n \n#define STM32H7_ADC_CSR\t\t\t(STM32_ADCX_COMN_OFFSET + 0x00)\n#define STM32H7_ADC_CCR\t\t\t(STM32_ADCX_COMN_OFFSET + 0x08)\n\n \n#define STM32MP1_VREGREADY\t\tBIT(12)\n#define STM32H7_OVR\t\t\tBIT(4)\n#define STM32H7_EOC\t\t\tBIT(2)\n#define STM32H7_ADRDY\t\t\tBIT(0)\n\n \n#define STM32H7_OVRIE\t\t\tSTM32H7_OVR\n#define STM32H7_EOCIE\t\t\tSTM32H7_EOC\n\n \n#define STM32H7_ADCAL\t\t\tBIT(31)\n#define STM32H7_ADCALDIF\t\tBIT(30)\n#define STM32H7_DEEPPWD\t\t\tBIT(29)\n#define STM32H7_ADVREGEN\t\tBIT(28)\n#define STM32H7_LINCALRDYW6\t\tBIT(27)\n#define STM32H7_LINCALRDYW5\t\tBIT(26)\n#define STM32H7_LINCALRDYW4\t\tBIT(25)\n#define STM32H7_LINCALRDYW3\t\tBIT(24)\n#define STM32H7_LINCALRDYW2\t\tBIT(23)\n#define STM32H7_LINCALRDYW1\t\tBIT(22)\n#define STM32H7_LINCALRDYW_MASK\t\tGENMASK(27, 22)\n#define STM32H7_ADCALLIN\t\tBIT(16)\n#define STM32H7_BOOST\t\t\tBIT(8)\n#define STM32H7_ADSTP\t\t\tBIT(4)\n#define STM32H7_ADSTART\t\t\tBIT(2)\n#define STM32H7_ADDIS\t\t\tBIT(1)\n#define STM32H7_ADEN\t\t\tBIT(0)\n\n \n#define STM32H7_EXTEN_SHIFT\t\t10\n#define STM32H7_EXTEN_MASK\t\tGENMASK(11, 10)\n#define STM32H7_EXTSEL_SHIFT\t\t5\n#define STM32H7_EXTSEL_MASK\t\tGENMASK(9, 5)\n#define STM32H7_RES_SHIFT\t\t2\n#define STM32H7_RES_MASK\t\tGENMASK(4, 2)\n#define STM32H7_DMNGT_SHIFT\t\t0\n#define STM32H7_DMNGT_MASK\t\tGENMASK(1, 0)\n\nenum stm32h7_adc_dmngt {\n\tSTM32H7_DMNGT_DR_ONLY,\t\t \n\tSTM32H7_DMNGT_DMA_ONESHOT,\t \n\tSTM32H7_DMNGT_DFSDM,\t\t \n\tSTM32H7_DMNGT_DMA_CIRC,\t\t \n};\n\n \n#define STM32H7_DIFSEL_MASK\t\tGENMASK(19, 0)\n\n \n#define STM32H7_CALFACT_D_SHIFT\t\t16\n#define STM32H7_CALFACT_D_MASK\t\tGENMASK(26, 16)\n#define STM32H7_CALFACT_S_SHIFT\t\t0\n#define STM32H7_CALFACT_S_MASK\t\tGENMASK(10, 0)\n\n \n#define STM32H7_LINCALFACT_SHIFT\t0\n#define STM32H7_LINCALFACT_MASK\t\tGENMASK(29, 0)\n\n \n#define STM32H7_OVR_SLV\t\t\tBIT(20)\n#define STM32H7_EOC_SLV\t\t\tBIT(18)\n#define STM32H7_OVR_MST\t\t\tBIT(4)\n#define STM32H7_EOC_MST\t\t\tBIT(2)\n\n \n#define STM32H7_VBATEN\t\t\tBIT(24)\n#define STM32H7_VREFEN\t\t\tBIT(22)\n#define STM32H7_PRESC_SHIFT\t\t18\n#define STM32H7_PRESC_MASK\t\tGENMASK(21, 18)\n#define STM32H7_CKMODE_SHIFT\t\t16\n#define STM32H7_CKMODE_MASK\t\tGENMASK(17, 16)\n\n \n#define STM32MP1_VDDCOREEN\t\tBIT(0)\n\n \n#define STM32MP1_ADCNUM_SHIFT\t\t0\n#define STM32MP1_ADCNUM_MASK\t\tGENMASK(3, 0)\n#define STM32MP1_MULPIPE_SHIFT\t\t4\n#define STM32MP1_MULPIPE_MASK\t\tGENMASK(7, 4)\n#define STM32MP1_OPBITS_SHIFT\t\t8\n#define STM32MP1_OPBITS_MASK\t\tGENMASK(11, 8)\n#define STM32MP1_IDLEVALUE_SHIFT\t12\n#define STM32MP1_IDLEVALUE_MASK\tGENMASK(15, 12)\n\n \n#define STM32MP1_MINREV_SHIFT\t\t0\n#define STM32MP1_MINREV_MASK\t\tGENMASK(3, 0)\n#define STM32MP1_MAJREV_SHIFT\t\t4\n#define STM32MP1_MAJREV_MASK\t\tGENMASK(7, 4)\n\n \n#define STM32MP1_IPIDR_MASK\t\tGENMASK(31, 0)\n\n \n#define STM32MP1_SIDR_MASK\t\tGENMASK(31, 0)\n\n \n#define STM32MP13_DMAEN\t\t\tBIT(0)\n#define STM32MP13_DMACFG\t\tBIT(1)\n#define STM32MP13_DFSDMCFG\t\tBIT(2)\n#define STM32MP13_RES_SHIFT\t\t3\n#define STM32MP13_RES_MASK\t\tGENMASK(4, 3)\n\n \n#define STM32MP13_DIFSEL_MASK\t\tGENMASK(18, 0)\n\n \n#define STM32MP13_CALFACT_D_SHIFT\t16\n#define STM32MP13_CALFACT_D_MASK\tGENMASK(22, 16)\n#define STM32MP13_CALFACT_S_SHIFT\t0\n#define STM32MP13_CALFACT_S_MASK\tGENMASK(6, 0)\n\n \n#define STM32MP13_OP2\t\t\tBIT(2)\n#define STM32MP13_OP1\t\t\tBIT(1)\n#define STM32MP13_OP0\t\t\tBIT(0)\n\n#define STM32MP15_IPIDR_NUMBER\t\t0x00110005\n#define STM32MP13_IPIDR_NUMBER\t\t0x00110006\n\n \nstruct stm32_adc_common {\n\tvoid __iomem\t\t\t*base;\n\tphys_addr_t\t\t\tphys_base;\n\tunsigned long\t\t\trate;\n\tint\t\t\t\tvref_mv;\n\tspinlock_t\t\t\tlock;\t\t \n};\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}