Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Apr 14 20:35:57 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert   1           
TIMING-18  Warning   Missing input or output delay  74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (61)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (61)
--------------------------------
 There are 61 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     83.948        0.000                      0                 1062        0.108        0.000                      0                 1062       48.750        0.000                       0                   410  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              83.948        0.000                      0                 1058        0.108        0.000                      0                 1058       48.750        0.000                       0                   410  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                   94.009        0.000                      0                    4        1.129        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       83.948ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             83.948ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        15.187ns  (logic 2.997ns (19.733%)  route 12.190ns (80.267%))
  Logic Levels:           12  (CARRY4=3 LUT2=2 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 104.899 - 100.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.555     5.139    sm/clk_IBUF_BUFG
    SLICE_X44Y54         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y54         FDSE (Prop_fdse_C_Q)         0.456     5.595 f  sm/D_states_q_reg[0]/Q
                         net (fo=246, routed)         2.502     8.097    sm/D_states_q_reg[0]_0
    SLICE_X54Y51         LUT2 (Prop_lut2_I1_O)        0.124     8.221 r  sm/D_registers_d_reg[7]_i_26/O
                         net (fo=10, routed)          2.120    10.341    sm/D_registers_d_reg[7]_i_26_n_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I5_O)        0.124    10.465 f  sm/out_sig0_carry_i_28/O
                         net (fo=1, routed)           0.796    11.262    sm/out_sig0_carry_i_28_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I2_O)        0.124    11.386 r  sm/out_sig0_carry_i_22/O
                         net (fo=13, routed)          1.032    12.418    L_reg/M_sm_ra2[1]
    SLICE_X41Y53         LUT6 (Prop_lut6_I2_O)        0.124    12.542 f  L_reg/ram_reg_i_113/O
                         net (fo=8, routed)           1.580    14.122    sm/M_sm_rd2[0]
    SLICE_X41Y47         LUT3 (Prop_lut3_I2_O)        0.152    14.274 r  sm/out_sig0_carry_i_15/O
                         net (fo=3, routed)           0.687    14.961    L_reg/out_sig0_inferred__0/i__carry
    SLICE_X39Y47         LUT2 (Prop_lut2_I1_O)        0.332    15.293 r  L_reg/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000    15.293    alum/ram_reg_i_107_2[0]
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.825 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    15.825    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.939 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.939    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.273 r  alum/out_sig0_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.887    17.160    sm/ram_reg_i_22_0[2]
    SLICE_X40Y49         LUT5 (Prop_lut5_I1_O)        0.303    17.463 f  sm/ram_reg_i_77/O
                         net (fo=1, routed)           0.352    17.815    sm/ram_reg_i_77_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I5_O)        0.124    17.939 r  sm/ram_reg_i_26/O
                         net (fo=3, routed)           1.514    19.452    sm/D_registers_q_reg[5][9]
    SLICE_X49Y44         LUT5 (Prop_lut5_I4_O)        0.154    19.606 r  sm/ram_reg_i_4/O
                         net (fo=1, routed)           0.720    20.326    brams/bram2/ram_reg_1[9]
    RAMB18_X1Y19         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.495   104.899    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y19         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.179   105.079    
                         clock uncertainty           -0.035   105.044    
    RAMB18_X1Y19         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.769   104.275    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        104.275    
                         arrival time                         -20.326    
  -------------------------------------------------------------------
                         slack                                 83.948    

Slack (MET) :             84.295ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.840ns  (logic 2.996ns (20.189%)  route 11.844ns (79.811%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 104.899 - 100.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.555     5.139    sm/clk_IBUF_BUFG
    SLICE_X44Y54         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y54         FDSE (Prop_fdse_C_Q)         0.456     5.595 f  sm/D_states_q_reg[0]/Q
                         net (fo=246, routed)         2.502     8.097    sm/D_states_q_reg[0]_0
    SLICE_X54Y51         LUT2 (Prop_lut2_I1_O)        0.124     8.221 r  sm/D_registers_d_reg[7]_i_26/O
                         net (fo=10, routed)          2.120    10.341    sm/D_registers_d_reg[7]_i_26_n_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I5_O)        0.124    10.465 f  sm/out_sig0_carry_i_28/O
                         net (fo=1, routed)           0.796    11.262    sm/out_sig0_carry_i_28_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I2_O)        0.124    11.386 r  sm/out_sig0_carry_i_22/O
                         net (fo=13, routed)          1.032    12.418    L_reg/M_sm_ra2[1]
    SLICE_X41Y53         LUT6 (Prop_lut6_I2_O)        0.124    12.542 f  L_reg/ram_reg_i_113/O
                         net (fo=8, routed)           1.580    14.122    sm/M_sm_rd2[0]
    SLICE_X41Y47         LUT3 (Prop_lut3_I2_O)        0.152    14.274 r  sm/out_sig0_carry_i_15/O
                         net (fo=3, routed)           0.687    14.961    L_reg/out_sig0_inferred__0/i__carry
    SLICE_X39Y47         LUT2 (Prop_lut2_I1_O)        0.332    15.293 r  L_reg/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000    15.293    alum/ram_reg_i_107_2[0]
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.825 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    15.825    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.047 r  alum/out_sig0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.827    16.874    alum/data1[4]
    SLICE_X40Y48         LUT3 (Prop_lut3_I0_O)        0.327    17.201 r  alum/ram_reg_i_92/O
                         net (fo=1, routed)           0.433    17.634    sm/ram_reg_16
    SLICE_X40Y47         LUT6 (Prop_lut6_I4_O)        0.326    17.960 r  sm/ram_reg_i_36/O
                         net (fo=3, routed)           1.272    19.232    sm/D_states_q_reg[7]_5
    SLICE_X48Y45         LUT5 (Prop_lut5_I4_O)        0.153    19.385 r  sm/ram_reg_i_9/O
                         net (fo=1, routed)           0.594    19.979    brams/bram2/ram_reg_1[4]
    RAMB18_X1Y19         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.495   104.899    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y19         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.179   105.079    
                         clock uncertainty           -0.035   105.044    
    RAMB18_X1Y19         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.769   104.275    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        104.275    
                         arrival time                         -19.979    
  -------------------------------------------------------------------
                         slack                                 84.295    

Slack (MET) :             84.325ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        15.013ns  (logic 2.967ns (19.762%)  route 12.046ns (80.238%))
  Logic Levels:           12  (CARRY4=3 LUT2=2 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 104.899 - 100.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.555     5.139    sm/clk_IBUF_BUFG
    SLICE_X44Y54         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y54         FDSE (Prop_fdse_C_Q)         0.456     5.595 f  sm/D_states_q_reg[0]/Q
                         net (fo=246, routed)         2.502     8.097    sm/D_states_q_reg[0]_0
    SLICE_X54Y51         LUT2 (Prop_lut2_I1_O)        0.124     8.221 r  sm/D_registers_d_reg[7]_i_26/O
                         net (fo=10, routed)          2.120    10.341    sm/D_registers_d_reg[7]_i_26_n_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I5_O)        0.124    10.465 f  sm/out_sig0_carry_i_28/O
                         net (fo=1, routed)           0.796    11.262    sm/out_sig0_carry_i_28_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I2_O)        0.124    11.386 r  sm/out_sig0_carry_i_22/O
                         net (fo=13, routed)          1.032    12.418    L_reg/M_sm_ra2[1]
    SLICE_X41Y53         LUT6 (Prop_lut6_I2_O)        0.124    12.542 f  L_reg/ram_reg_i_113/O
                         net (fo=8, routed)           1.580    14.122    sm/M_sm_rd2[0]
    SLICE_X41Y47         LUT3 (Prop_lut3_I2_O)        0.152    14.274 r  sm/out_sig0_carry_i_15/O
                         net (fo=3, routed)           0.687    14.961    L_reg/out_sig0_inferred__0/i__carry
    SLICE_X39Y47         LUT2 (Prop_lut2_I1_O)        0.332    15.293 r  L_reg/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000    15.293    alum/ram_reg_i_107_2[0]
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.825 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    15.825    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.939 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.939    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.273 r  alum/out_sig0_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.887    17.160    sm/ram_reg_i_22_0[2]
    SLICE_X40Y49         LUT5 (Prop_lut5_I1_O)        0.303    17.463 f  sm/ram_reg_i_77/O
                         net (fo=1, routed)           0.352    17.815    sm/ram_reg_i_77_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I5_O)        0.124    17.939 r  sm/ram_reg_i_26/O
                         net (fo=3, routed)           1.514    19.452    display/ram_reg_5
    SLICE_X49Y44         LUT5 (Prop_lut5_I3_O)        0.124    19.576 r  display/ram_reg_i_4__0/O
                         net (fo=1, routed)           0.576    20.152    brams/bram1/ADDRARDADDR[9]
    RAMB18_X1Y18         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.495   104.899    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y18         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.179   105.079    
                         clock uncertainty           -0.035   105.044    
    RAMB18_X1Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566   104.478    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        104.478    
                         arrival time                         -20.152    
  -------------------------------------------------------------------
                         slack                                 84.325    

Slack (MET) :             84.331ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.799ns  (logic 2.876ns (19.433%)  route 11.923ns (80.567%))
  Logic Levels:           12  (CARRY4=3 LUT2=2 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 104.899 - 100.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.555     5.139    sm/clk_IBUF_BUFG
    SLICE_X44Y54         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y54         FDSE (Prop_fdse_C_Q)         0.456     5.595 f  sm/D_states_q_reg[0]/Q
                         net (fo=246, routed)         2.502     8.097    sm/D_states_q_reg[0]_0
    SLICE_X54Y51         LUT2 (Prop_lut2_I1_O)        0.124     8.221 r  sm/D_registers_d_reg[7]_i_26/O
                         net (fo=10, routed)          2.120    10.341    sm/D_registers_d_reg[7]_i_26_n_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I5_O)        0.124    10.465 f  sm/out_sig0_carry_i_28/O
                         net (fo=1, routed)           0.796    11.262    sm/out_sig0_carry_i_28_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I2_O)        0.124    11.386 r  sm/out_sig0_carry_i_22/O
                         net (fo=13, routed)          1.032    12.418    L_reg/M_sm_ra2[1]
    SLICE_X41Y53         LUT6 (Prop_lut6_I2_O)        0.124    12.542 f  L_reg/ram_reg_i_113/O
                         net (fo=8, routed)           1.580    14.122    sm/M_sm_rd2[0]
    SLICE_X41Y47         LUT3 (Prop_lut3_I2_O)        0.152    14.274 r  sm/out_sig0_carry_i_15/O
                         net (fo=3, routed)           0.687    14.961    L_reg/out_sig0_inferred__0/i__carry
    SLICE_X39Y47         LUT2 (Prop_lut2_I1_O)        0.332    15.293 r  L_reg/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000    15.293    alum/ram_reg_i_107_2[0]
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.825 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    15.825    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.939 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.939    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.161 r  alum/out_sig0_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           0.806    16.967    sm/ram_reg_i_22_0[1]
    SLICE_X39Y51         LUT5 (Prop_lut5_I1_O)        0.299    17.266 f  sm/ram_reg_i_80/O
                         net (fo=1, routed)           0.305    17.572    sm/ram_reg_i_80_n_0
    SLICE_X40Y51         LUT6 (Prop_lut6_I5_O)        0.124    17.696 r  sm/ram_reg_i_28/O
                         net (fo=3, routed)           1.168    18.864    sm/D_registers_q_reg[5][8]
    SLICE_X48Y44         LUT5 (Prop_lut5_I4_O)        0.149    19.013 r  sm/ram_reg_i_5/O
                         net (fo=1, routed)           0.925    19.938    brams/bram2/ram_reg_1[8]
    RAMB18_X1Y19         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.495   104.899    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y19         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.179   105.079    
                         clock uncertainty           -0.035   105.044    
    RAMB18_X1Y19         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.774   104.270    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        104.270    
                         arrival time                         -19.938    
  -------------------------------------------------------------------
                         slack                                 84.331    

Slack (MET) :             84.355ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.984ns  (logic 2.967ns (19.801%)  route 12.017ns (80.199%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 104.899 - 100.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.555     5.139    sm/clk_IBUF_BUFG
    SLICE_X44Y54         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y54         FDSE (Prop_fdse_C_Q)         0.456     5.595 f  sm/D_states_q_reg[0]/Q
                         net (fo=246, routed)         2.502     8.097    sm/D_states_q_reg[0]_0
    SLICE_X54Y51         LUT2 (Prop_lut2_I1_O)        0.124     8.221 r  sm/D_registers_d_reg[7]_i_26/O
                         net (fo=10, routed)          2.120    10.341    sm/D_registers_d_reg[7]_i_26_n_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I5_O)        0.124    10.465 f  sm/out_sig0_carry_i_28/O
                         net (fo=1, routed)           0.796    11.262    sm/out_sig0_carry_i_28_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I2_O)        0.124    11.386 r  sm/out_sig0_carry_i_22/O
                         net (fo=13, routed)          1.032    12.418    L_reg/M_sm_ra2[1]
    SLICE_X41Y53         LUT6 (Prop_lut6_I2_O)        0.124    12.542 f  L_reg/ram_reg_i_113/O
                         net (fo=8, routed)           1.580    14.122    sm/M_sm_rd2[0]
    SLICE_X41Y47         LUT3 (Prop_lut3_I2_O)        0.152    14.274 r  sm/out_sig0_carry_i_15/O
                         net (fo=3, routed)           0.687    14.961    L_reg/out_sig0_inferred__0/i__carry
    SLICE_X39Y47         LUT2 (Prop_lut2_I1_O)        0.332    15.293 r  L_reg/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000    15.293    alum/ram_reg_i_107_2[0]
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.825 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    15.825    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.047 r  alum/out_sig0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.827    16.874    alum/data1[4]
    SLICE_X40Y48         LUT3 (Prop_lut3_I0_O)        0.327    17.201 r  alum/ram_reg_i_92/O
                         net (fo=1, routed)           0.433    17.634    sm/ram_reg_16
    SLICE_X40Y47         LUT6 (Prop_lut6_I4_O)        0.326    17.960 r  sm/ram_reg_i_36/O
                         net (fo=3, routed)           1.272    19.232    display/ram_reg_15
    SLICE_X48Y45         LUT5 (Prop_lut5_I3_O)        0.124    19.356 r  display/ram_reg_i_9__0/O
                         net (fo=1, routed)           0.767    20.123    brams/bram1/ADDRARDADDR[4]
    RAMB18_X1Y18         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.495   104.899    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y18         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.179   105.079    
                         clock uncertainty           -0.035   105.044    
    RAMB18_X1Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566   104.478    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        104.478    
                         arrival time                         -20.123    
  -------------------------------------------------------------------
                         slack                                 84.355    

Slack (MET) :             84.469ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.645ns  (logic 2.897ns (19.781%)  route 11.748ns (80.219%))
  Logic Levels:           12  (CARRY4=3 LUT2=2 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 104.899 - 100.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.555     5.139    sm/clk_IBUF_BUFG
    SLICE_X44Y54         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y54         FDSE (Prop_fdse_C_Q)         0.456     5.595 f  sm/D_states_q_reg[0]/Q
                         net (fo=246, routed)         2.502     8.097    sm/D_states_q_reg[0]_0
    SLICE_X54Y51         LUT2 (Prop_lut2_I1_O)        0.124     8.221 r  sm/D_registers_d_reg[7]_i_26/O
                         net (fo=10, routed)          2.120    10.341    sm/D_registers_d_reg[7]_i_26_n_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I5_O)        0.124    10.465 f  sm/out_sig0_carry_i_28/O
                         net (fo=1, routed)           0.796    11.262    sm/out_sig0_carry_i_28_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I2_O)        0.124    11.386 r  sm/out_sig0_carry_i_22/O
                         net (fo=13, routed)          1.032    12.418    L_reg/M_sm_ra2[1]
    SLICE_X41Y53         LUT6 (Prop_lut6_I2_O)        0.124    12.542 f  L_reg/ram_reg_i_113/O
                         net (fo=8, routed)           1.580    14.122    sm/M_sm_rd2[0]
    SLICE_X41Y47         LUT3 (Prop_lut3_I2_O)        0.152    14.274 r  sm/out_sig0_carry_i_15/O
                         net (fo=3, routed)           0.687    14.961    L_reg/out_sig0_inferred__0/i__carry
    SLICE_X39Y47         LUT2 (Prop_lut2_I1_O)        0.332    15.293 r  L_reg/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000    15.293    alum/ram_reg_i_107_2[0]
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.825 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    15.825    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.939 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.939    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.178 r  alum/out_sig0_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.552    16.730    sm/ram_reg_i_22_0[3]
    SLICE_X39Y51         LUT5 (Prop_lut5_I1_O)        0.302    17.032 f  sm/ram_reg_i_74/O
                         net (fo=1, routed)           0.518    17.550    sm/ram_reg_i_74_n_0
    SLICE_X40Y51         LUT6 (Prop_lut6_I5_O)        0.124    17.674 r  sm/ram_reg_i_24/O
                         net (fo=3, routed)           1.146    18.819    sm/D_registers_q_reg[5][10]
    SLICE_X46Y45         LUT5 (Prop_lut5_I4_O)        0.150    18.969 r  sm/ram_reg_i_3/O
                         net (fo=1, routed)           0.815    19.784    brams/bram2/ram_reg_1[10]
    RAMB18_X1Y19         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.495   104.899    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y19         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.179   105.079    
                         clock uncertainty           -0.035   105.044    
    RAMB18_X1Y19         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.790   104.254    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        104.254    
                         arrival time                         -19.784    
  -------------------------------------------------------------------
                         slack                                 84.469    

Slack (MET) :             84.599ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.536ns  (logic 2.786ns (19.166%)  route 11.750ns (80.834%))
  Logic Levels:           11  (CARRY4=2 LUT2=2 LUT3=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 104.899 - 100.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.555     5.139    sm/clk_IBUF_BUFG
    SLICE_X44Y54         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y54         FDSE (Prop_fdse_C_Q)         0.456     5.595 f  sm/D_states_q_reg[0]/Q
                         net (fo=246, routed)         2.502     8.097    sm/D_states_q_reg[0]_0
    SLICE_X54Y51         LUT2 (Prop_lut2_I1_O)        0.124     8.221 r  sm/D_registers_d_reg[7]_i_26/O
                         net (fo=10, routed)          2.120    10.341    sm/D_registers_d_reg[7]_i_26_n_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I5_O)        0.124    10.465 f  sm/out_sig0_carry_i_28/O
                         net (fo=1, routed)           0.796    11.262    sm/out_sig0_carry_i_28_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I2_O)        0.124    11.386 r  sm/out_sig0_carry_i_22/O
                         net (fo=13, routed)          1.032    12.418    L_reg/M_sm_ra2[1]
    SLICE_X41Y53         LUT6 (Prop_lut6_I2_O)        0.124    12.542 f  L_reg/ram_reg_i_113/O
                         net (fo=8, routed)           1.580    14.122    sm/M_sm_rd2[0]
    SLICE_X41Y47         LUT3 (Prop_lut3_I2_O)        0.152    14.274 r  sm/out_sig0_carry_i_15/O
                         net (fo=3, routed)           0.687    14.961    L_reg/out_sig0_inferred__0/i__carry
    SLICE_X39Y47         LUT2 (Prop_lut2_I1_O)        0.332    15.293 r  L_reg/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000    15.293    alum/ram_reg_i_107_2[0]
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.825 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    15.825    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.064 r  alum/out_sig0_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.599    16.663    alum/data1[6]
    SLICE_X40Y48         LUT3 (Prop_lut3_I0_O)        0.302    16.965 r  alum/ram_reg_i_86/O
                         net (fo=1, routed)           0.338    17.302    sm/D_registers_q_reg[7][6]
    SLICE_X41Y48         LUT6 (Prop_lut6_I4_O)        0.124    17.426 r  sm/ram_reg_i_32/O
                         net (fo=3, routed)           1.362    18.788    sm/D_states_q_reg[7]_2
    SLICE_X48Y44         LUT5 (Prop_lut5_I4_O)        0.153    18.941 r  sm/ram_reg_i_7/O
                         net (fo=1, routed)           0.734    19.675    brams/bram2/ram_reg_1[6]
    RAMB18_X1Y19         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.495   104.899    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y19         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.179   105.079    
                         clock uncertainty           -0.035   105.044    
    RAMB18_X1Y19         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.769   104.275    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        104.275    
                         arrival time                         -19.675    
  -------------------------------------------------------------------
                         slack                                 84.599    

Slack (MET) :             84.721ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.617ns  (logic 2.871ns (19.641%)  route 11.746ns (80.359%))
  Logic Levels:           12  (CARRY4=3 LUT2=2 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 104.899 - 100.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.555     5.139    sm/clk_IBUF_BUFG
    SLICE_X44Y54         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y54         FDSE (Prop_fdse_C_Q)         0.456     5.595 f  sm/D_states_q_reg[0]/Q
                         net (fo=246, routed)         2.502     8.097    sm/D_states_q_reg[0]_0
    SLICE_X54Y51         LUT2 (Prop_lut2_I1_O)        0.124     8.221 r  sm/D_registers_d_reg[7]_i_26/O
                         net (fo=10, routed)          2.120    10.341    sm/D_registers_d_reg[7]_i_26_n_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I5_O)        0.124    10.465 f  sm/out_sig0_carry_i_28/O
                         net (fo=1, routed)           0.796    11.262    sm/out_sig0_carry_i_28_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I2_O)        0.124    11.386 r  sm/out_sig0_carry_i_22/O
                         net (fo=13, routed)          1.032    12.418    L_reg/M_sm_ra2[1]
    SLICE_X41Y53         LUT6 (Prop_lut6_I2_O)        0.124    12.542 f  L_reg/ram_reg_i_113/O
                         net (fo=8, routed)           1.580    14.122    sm/M_sm_rd2[0]
    SLICE_X41Y47         LUT3 (Prop_lut3_I2_O)        0.152    14.274 r  sm/out_sig0_carry_i_15/O
                         net (fo=3, routed)           0.687    14.961    L_reg/out_sig0_inferred__0/i__carry
    SLICE_X39Y47         LUT2 (Prop_lut2_I1_O)        0.332    15.293 r  L_reg/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000    15.293    alum/ram_reg_i_107_2[0]
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.825 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    15.825    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.939 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.939    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.178 r  alum/out_sig0_inferred__0/i__carry__1/O[2]
                         net (fo=1, routed)           0.552    16.730    sm/ram_reg_i_22_0[3]
    SLICE_X39Y51         LUT5 (Prop_lut5_I1_O)        0.302    17.032 f  sm/ram_reg_i_74/O
                         net (fo=1, routed)           0.518    17.550    sm/ram_reg_i_74_n_0
    SLICE_X40Y51         LUT6 (Prop_lut6_I5_O)        0.124    17.674 r  sm/ram_reg_i_24/O
                         net (fo=3, routed)           1.146    18.819    display/ram_reg_3
    SLICE_X46Y45         LUT5 (Prop_lut5_I3_O)        0.124    18.943 r  display/ram_reg_i_3__0/O
                         net (fo=1, routed)           0.813    19.756    brams/bram1/ADDRARDADDR[10]
    RAMB18_X1Y18         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.495   104.899    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y18         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.179   105.079    
                         clock uncertainty           -0.035   105.044    
    RAMB18_X1Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566   104.478    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        104.478    
                         arrival time                         -19.756    
  -------------------------------------------------------------------
                         slack                                 84.721    

Slack (MET) :             84.722ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.617ns  (logic 2.851ns (19.505%)  route 11.766ns (80.495%))
  Logic Levels:           12  (CARRY4=3 LUT2=2 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 104.899 - 100.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.555     5.139    sm/clk_IBUF_BUFG
    SLICE_X44Y54         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y54         FDSE (Prop_fdse_C_Q)         0.456     5.595 f  sm/D_states_q_reg[0]/Q
                         net (fo=246, routed)         2.502     8.097    sm/D_states_q_reg[0]_0
    SLICE_X54Y51         LUT2 (Prop_lut2_I1_O)        0.124     8.221 r  sm/D_registers_d_reg[7]_i_26/O
                         net (fo=10, routed)          2.120    10.341    sm/D_registers_d_reg[7]_i_26_n_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I5_O)        0.124    10.465 f  sm/out_sig0_carry_i_28/O
                         net (fo=1, routed)           0.796    11.262    sm/out_sig0_carry_i_28_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I2_O)        0.124    11.386 r  sm/out_sig0_carry_i_22/O
                         net (fo=13, routed)          1.032    12.418    L_reg/M_sm_ra2[1]
    SLICE_X41Y53         LUT6 (Prop_lut6_I2_O)        0.124    12.542 f  L_reg/ram_reg_i_113/O
                         net (fo=8, routed)           1.580    14.122    sm/M_sm_rd2[0]
    SLICE_X41Y47         LUT3 (Prop_lut3_I2_O)        0.152    14.274 r  sm/out_sig0_carry_i_15/O
                         net (fo=3, routed)           0.687    14.961    L_reg/out_sig0_inferred__0/i__carry
    SLICE_X39Y47         LUT2 (Prop_lut2_I1_O)        0.332    15.293 r  L_reg/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000    15.293    alum/ram_reg_i_107_2[0]
    SLICE_X39Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.825 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    15.825    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X39Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.939 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.939    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    16.161 r  alum/out_sig0_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           0.806    16.967    sm/ram_reg_i_22_0[1]
    SLICE_X39Y51         LUT5 (Prop_lut5_I1_O)        0.299    17.266 f  sm/ram_reg_i_80/O
                         net (fo=1, routed)           0.305    17.572    sm/ram_reg_i_80_n_0
    SLICE_X40Y51         LUT6 (Prop_lut6_I5_O)        0.124    17.696 r  sm/ram_reg_i_28/O
                         net (fo=3, routed)           1.168    18.864    display/ram_reg_7
    SLICE_X48Y44         LUT5 (Prop_lut5_I3_O)        0.124    18.988 r  display/ram_reg_i_5__0/O
                         net (fo=1, routed)           0.768    19.756    brams/bram1/ADDRARDADDR[8]
    RAMB18_X1Y18         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.495   104.899    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y18         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.179   105.079    
                         clock uncertainty           -0.035   105.044    
    RAMB18_X1Y18         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566   104.478    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        104.478    
                         arrival time                         -19.756    
  -------------------------------------------------------------------
                         slack                                 84.722    

Slack (MET) :             84.776ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        14.355ns  (logic 2.931ns (20.418%)  route 11.424ns (79.582%))
  Logic Levels:           12  (CARRY4=3 LUT2=2 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.899ns = ( 104.899 - 100.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.555     5.139    sm/clk_IBUF_BUFG
    SLICE_X44Y54         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y54         FDSE (Prop_fdse_C_Q)         0.456     5.595 f  sm/D_states_q_reg[0]/Q
                         net (fo=246, routed)         2.502     8.097    sm/D_states_q_reg[0]_0
    SLICE_X54Y51         LUT2 (Prop_lut2_I1_O)        0.124     8.221 r  sm/D_registers_d_reg[7]_i_26/O
                         net (fo=10, routed)          2.120    10.341    sm/D_registers_d_reg[7]_i_26_n_0
    SLICE_X43Y51         LUT6 (Prop_lut6_I5_O)        0.124    10.465 f  sm/out_sig0_carry_i_28/O
                         net (fo=1, routed)           0.796    11.262    sm/out_sig0_carry_i_28_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I2_O)        0.124    11.386 r  sm/out_sig0_carry_i_22/O
                         net (fo=13, routed)          1.032    12.418    L_reg/M_sm_ra2[1]
    SLICE_X41Y53         LUT6 (Prop_lut6_I2_O)        0.124    12.542 f  L_reg/ram_reg_i_113/O
                         net (fo=8, routed)           1.580    14.122    sm/M_sm_rd2[0]
    SLICE_X41Y47         LUT3 (Prop_lut3_I2_O)        0.152    14.274 r  sm/out_sig0_carry_i_15/O
                         net (fo=3, routed)           0.469    14.743    L_reg/out_sig0_inferred__0/i__carry
    SLICE_X38Y47         LUT2 (Prop_lut2_I1_O)        0.332    15.075 r  L_reg/out_sig0_carry_i_8/O
                         net (fo=1, routed)           0.000    15.075    alum/S[0]
    SLICE_X38Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    15.588 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    15.588    alum/out_sig0_carry_n_0
    SLICE_X38Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.705 r  alum/out_sig0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    15.705    alum/out_sig0_carry__0_n_0
    SLICE_X38Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.020 r  alum/out_sig0_carry__1/O[3]
                         net (fo=1, routed)           0.763    16.783    sm/ram_reg_i_22_1[4]
    SLICE_X39Y51         LUT5 (Prop_lut5_I3_O)        0.307    17.090 f  sm/ram_reg_i_71/O
                         net (fo=1, routed)           0.424    17.514    sm/ram_reg_i_71_n_0
    SLICE_X40Y51         LUT6 (Prop_lut6_I5_O)        0.124    17.638 r  sm/ram_reg_i_22/O
                         net (fo=3, routed)           0.989    18.627    sm/D_registers_q_reg[5][11]
    SLICE_X49Y44         LUT5 (Prop_lut5_I4_O)        0.119    18.746 r  sm/ram_reg_i_2/O
                         net (fo=1, routed)           0.748    19.494    brams/bram2/ram_reg_1[11]
    RAMB18_X1Y19         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.495   104.899    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y19         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.179   105.079    
                         clock uncertainty           -0.035   105.044    
    RAMB18_X1Y19         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.774   104.270    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        104.270    
                         arrival time                         -19.494    
  -------------------------------------------------------------------
                         slack                                 84.776    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.823%)  route 0.289ns (67.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.566     1.510    sr2/clk_IBUF_BUFG
    SLICE_X53Y46         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.289     1.939    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X52Y46         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.837     2.027    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y46         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.504     1.523    
    SLICE_X52Y46         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.832    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.823%)  route 0.289ns (67.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.566     1.510    sr2/clk_IBUF_BUFG
    SLICE_X53Y46         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.289     1.939    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X52Y46         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.837     2.027    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y46         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.504     1.523    
    SLICE_X52Y46         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.832    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.823%)  route 0.289ns (67.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.566     1.510    sr2/clk_IBUF_BUFG
    SLICE_X53Y46         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.289     1.939    sr2/ram/mem_reg_0_3_1_1/A1
    SLICE_X52Y46         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.837     2.027    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y46         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.504     1.523    
    SLICE_X52Y46         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.832    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.141ns (32.823%)  route 0.289ns (67.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.566     1.510    sr2/clk_IBUF_BUFG
    SLICE_X53Y46         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y46         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.289     1.939    sr2/ram/mem_reg_0_3_1_1/A1
    SLICE_X52Y46         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.837     2.027    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y46         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.504     1.523    
    SLICE_X52Y46         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.832    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.832    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.361%)  route 0.323ns (69.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.566     1.510    sr2/clk_IBUF_BUFG
    SLICE_X51Y46         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.323     1.974    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X52Y46         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.837     2.027    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y46         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.526    
    SLICE_X52Y46         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.836    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.361%)  route 0.323ns (69.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.566     1.510    sr2/clk_IBUF_BUFG
    SLICE_X51Y46         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.323     1.974    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X52Y46         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.837     2.027    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y46         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.526    
    SLICE_X52Y46         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.836    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.361%)  route 0.323ns (69.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.566     1.510    sr2/clk_IBUF_BUFG
    SLICE_X51Y46         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.323     1.974    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X52Y46         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.837     2.027    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y46         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.501     1.526    
    SLICE_X52Y46         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.836    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.141ns (30.361%)  route 0.323ns (69.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.566     1.510    sr2/clk_IBUF_BUFG
    SLICE_X51Y46         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.323     1.974    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X52Y46         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.837     2.027    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X52Y46         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.501     1.526    
    SLICE_X52Y46         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.836    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.836    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.164ns (34.271%)  route 0.315ns (65.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.567     1.511    sr3/clk_IBUF_BUFG
    SLICE_X50Y47         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.315     1.989    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X52Y47         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.838     2.028    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y47         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.527    
    SLICE_X52Y47         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.837    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.164ns (34.271%)  route 0.315ns (65.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.567     1.511    sr3/clk_IBUF_BUFG
    SLICE_X50Y47         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y47         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.315     1.989    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X52Y47         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.838     2.028    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X52Y47         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.527    
    SLICE_X52Y47         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.837    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.153    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y18   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y19   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X0Y16   sm/D_debug_dff_q_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y59   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X41Y53   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X37Y53   L_reg/D_registers_q_reg[0][10]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y49   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y49   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y49   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y49   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y49   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y49   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y49   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y49   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y46   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y46   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y49   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y49   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y49   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y49   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y49   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y49   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y49   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y49   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y46   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X52Y46   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       94.009ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.129ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.009ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.494ns  (logic 0.704ns (12.814%)  route 4.790ns (87.186%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 104.857 - 100.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.555     5.139    sm/clk_IBUF_BUFG
    SLICE_X44Y54         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y54         FDSE (Prop_fdse_C_Q)         0.456     5.595 f  sm/D_states_q_reg[0]/Q
                         net (fo=246, routed)         3.106     8.701    sm/D_states_q_reg[0]_0
    SLICE_X48Y47         LUT2 (Prop_lut2_I0_O)        0.124     8.825 f  sm/D_stage_q[3]_i_2/O
                         net (fo=4, routed)           0.943     9.768    sm/D_stage_q[3]_i_2_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I1_O)        0.124     9.892 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.741    10.633    fifo_reset_cond/AS[0]
    SLICE_X48Y48         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.452   104.857    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X48Y48         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.179   105.036    
                         clock uncertainty           -0.035   105.001    
    SLICE_X48Y48         FDPE (Recov_fdpe_C_PRE)     -0.359   104.642    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        104.642    
                         arrival time                         -10.633    
  -------------------------------------------------------------------
                         slack                                 94.009    

Slack (MET) :             94.009ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.494ns  (logic 0.704ns (12.814%)  route 4.790ns (87.186%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 104.857 - 100.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.555     5.139    sm/clk_IBUF_BUFG
    SLICE_X44Y54         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y54         FDSE (Prop_fdse_C_Q)         0.456     5.595 f  sm/D_states_q_reg[0]/Q
                         net (fo=246, routed)         3.106     8.701    sm/D_states_q_reg[0]_0
    SLICE_X48Y47         LUT2 (Prop_lut2_I0_O)        0.124     8.825 f  sm/D_stage_q[3]_i_2/O
                         net (fo=4, routed)           0.943     9.768    sm/D_stage_q[3]_i_2_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I1_O)        0.124     9.892 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.741    10.633    fifo_reset_cond/AS[0]
    SLICE_X48Y48         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.452   104.857    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X48Y48         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.179   105.036    
                         clock uncertainty           -0.035   105.001    
    SLICE_X48Y48         FDPE (Recov_fdpe_C_PRE)     -0.359   104.642    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        104.642    
                         arrival time                         -10.633    
  -------------------------------------------------------------------
                         slack                                 94.009    

Slack (MET) :             94.009ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.494ns  (logic 0.704ns (12.814%)  route 4.790ns (87.186%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 104.857 - 100.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.555     5.139    sm/clk_IBUF_BUFG
    SLICE_X44Y54         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y54         FDSE (Prop_fdse_C_Q)         0.456     5.595 f  sm/D_states_q_reg[0]/Q
                         net (fo=246, routed)         3.106     8.701    sm/D_states_q_reg[0]_0
    SLICE_X48Y47         LUT2 (Prop_lut2_I0_O)        0.124     8.825 f  sm/D_stage_q[3]_i_2/O
                         net (fo=4, routed)           0.943     9.768    sm/D_stage_q[3]_i_2_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I1_O)        0.124     9.892 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.741    10.633    fifo_reset_cond/AS[0]
    SLICE_X48Y48         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.452   104.857    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X48Y48         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.179   105.036    
                         clock uncertainty           -0.035   105.001    
    SLICE_X48Y48         FDPE (Recov_fdpe_C_PRE)     -0.359   104.642    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        104.642    
                         arrival time                         -10.633    
  -------------------------------------------------------------------
                         slack                                 94.009    

Slack (MET) :             94.009ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.494ns  (logic 0.704ns (12.814%)  route 4.790ns (87.186%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 104.857 - 100.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.555     5.139    sm/clk_IBUF_BUFG
    SLICE_X44Y54         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y54         FDSE (Prop_fdse_C_Q)         0.456     5.595 f  sm/D_states_q_reg[0]/Q
                         net (fo=246, routed)         3.106     8.701    sm/D_states_q_reg[0]_0
    SLICE_X48Y47         LUT2 (Prop_lut2_I0_O)        0.124     8.825 f  sm/D_stage_q[3]_i_2/O
                         net (fo=4, routed)           0.943     9.768    sm/D_stage_q[3]_i_2_n_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I1_O)        0.124     9.892 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.741    10.633    fifo_reset_cond/AS[0]
    SLICE_X48Y48         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.452   104.857    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X48Y48         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.179   105.036    
                         clock uncertainty           -0.035   105.001    
    SLICE_X48Y48         FDPE (Recov_fdpe_C_PRE)     -0.359   104.642    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        104.642    
                         arrival time                         -10.633    
  -------------------------------------------------------------------
                         slack                                 94.009    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.129ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.309ns  (logic 0.227ns (17.339%)  route 1.082ns (82.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X44Y55         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y55         FDRE (Prop_fdre_C_Q)         0.128     1.634 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=121, routed)         0.832     2.466    sm/D_states_q_reg[1]_rep_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.099     2.565 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.250     2.815    fifo_reset_cond/AS[0]
    SLICE_X48Y48         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.837     2.027    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X48Y48         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.246     1.781    
    SLICE_X48Y48         FDPE (Remov_fdpe_C_PRE)     -0.095     1.686    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           2.815    
  -------------------------------------------------------------------
                         slack                                  1.129    

Slack (MET) :             1.129ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.309ns  (logic 0.227ns (17.339%)  route 1.082ns (82.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X44Y55         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y55         FDRE (Prop_fdre_C_Q)         0.128     1.634 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=121, routed)         0.832     2.466    sm/D_states_q_reg[1]_rep_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.099     2.565 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.250     2.815    fifo_reset_cond/AS[0]
    SLICE_X48Y48         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.837     2.027    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X48Y48         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.246     1.781    
    SLICE_X48Y48         FDPE (Remov_fdpe_C_PRE)     -0.095     1.686    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           2.815    
  -------------------------------------------------------------------
                         slack                                  1.129    

Slack (MET) :             1.129ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.309ns  (logic 0.227ns (17.339%)  route 1.082ns (82.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X44Y55         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y55         FDRE (Prop_fdre_C_Q)         0.128     1.634 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=121, routed)         0.832     2.466    sm/D_states_q_reg[1]_rep_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.099     2.565 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.250     2.815    fifo_reset_cond/AS[0]
    SLICE_X48Y48         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.837     2.027    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X48Y48         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.246     1.781    
    SLICE_X48Y48         FDPE (Remov_fdpe_C_PRE)     -0.095     1.686    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           2.815    
  -------------------------------------------------------------------
                         slack                                  1.129    

Slack (MET) :             1.129ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.309ns  (logic 0.227ns (17.339%)  route 1.082ns (82.661%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.562     1.506    sm/clk_IBUF_BUFG
    SLICE_X44Y55         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y55         FDRE (Prop_fdre_C_Q)         0.128     1.634 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=121, routed)         0.832     2.466    sm/D_states_q_reg[1]_rep_0
    SLICE_X48Y48         LUT6 (Prop_lut6_I0_O)        0.099     2.565 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.250     2.815    fifo_reset_cond/AS[0]
    SLICE_X48Y48         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.837     2.027    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X48Y48         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.246     1.781    
    SLICE_X48Y48         FDPE (Remov_fdpe_C_PRE)     -0.095     1.686    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           2.815    
  -------------------------------------------------------------------
                         slack                                  1.129    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            61 Endpoints
Min Delay            61 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.347ns  (logic 11.334ns (33.987%)  route 22.013ns (66.013%))
  Logic Levels:           32  (CARRY4=10 LUT2=1 LUT3=3 LUT4=6 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.555     5.139    L_reg/clk_IBUF_BUFG
    SLICE_X41Y51         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.662     7.257    L_reg/Q[2]
    SLICE_X42Y59         LUT3 (Prop_lut3_I1_O)        0.150     7.407 f  L_reg/L_0604bdb5_remainder0__0_carry__1_i_9/O
                         net (fo=4, routed)           0.670     8.077    L_reg/L_0604bdb5_remainder0__0_carry__1_i_9_n_0
    SLICE_X44Y58         LUT5 (Prop_lut5_I1_O)        0.322     8.399 r  L_reg/L_0604bdb5_remainder0__0_carry__1_i_6/O
                         net (fo=4, routed)           0.452     8.851    L_reg/L_0604bdb5_remainder0__0_carry__1_i_6_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I5_O)        0.326     9.177 f  L_reg/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.818     9.995    L_reg/timerseg_OBUF[10]_inst_i_12_n_0
    SLICE_X44Y59         LUT4 (Prop_lut4_I2_O)        0.152    10.147 r  L_reg/L_0604bdb5_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.835    10.982    L_reg/L_0604bdb5_remainder0__0_carry_i_9_n_0
    SLICE_X44Y60         LUT4 (Prop_lut4_I2_O)        0.332    11.314 r  L_reg/L_0604bdb5_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.314    timerseg_driver/decimal_renderer/i__carry__0_i_24_0[1]
    SLICE_X44Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.864 r  timerseg_driver/decimal_renderer/L_0604bdb5_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.864    timerseg_driver/decimal_renderer/L_0604bdb5_remainder0__0_carry_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.978 r  timerseg_driver/decimal_renderer/L_0604bdb5_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.978    timerseg_driver/decimal_renderer/L_0604bdb5_remainder0__0_carry__0_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.200 r  timerseg_driver/decimal_renderer/L_0604bdb5_remainder0__0_carry__1/O[0]
                         net (fo=5, routed)           0.859    13.060    L_reg/L_0604bdb5_remainder0[8]
    SLICE_X43Y63         LUT5 (Prop_lut5_I0_O)        0.299    13.359 r  L_reg/i__carry_i_19__0/O
                         net (fo=15, routed)          0.892    14.251    L_reg/i__carry_i_19__0_n_0
    SLICE_X46Y61         LUT4 (Prop_lut4_I3_O)        0.124    14.375 r  L_reg/i__carry__0_i_25/O
                         net (fo=2, routed)           0.732    15.107    L_reg/i__carry__0_i_25_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I5_O)        0.124    15.231 f  L_reg/i__carry__0_i_17/O
                         net (fo=6, routed)           0.627    15.858    L_reg/i__carry__0_i_17_n_0
    SLICE_X43Y62         LUT3 (Prop_lut3_I0_O)        0.150    16.008 r  L_reg/i__carry__0_i_13__0/O
                         net (fo=5, routed)           0.993    17.001    L_reg/i__carry__0_i_13__0_n_0
    SLICE_X45Y61         LUT3 (Prop_lut3_I1_O)        0.354    17.355 f  L_reg/i__carry_i_11__0/O
                         net (fo=3, routed)           0.988    18.343    L_reg/i__carry_i_11__0_n_0
    SLICE_X41Y60         LUT2 (Prop_lut2_I1_O)        0.332    18.675 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.475    19.150    timerseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X42Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    19.670 r  timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.670    timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__0/i__carry_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.787 r  timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.787    timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.102 r  timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.951    21.053    L_reg/L_0604bdb5_remainder0_inferred__1/i__carry__2[3]
    SLICE_X42Y63         LUT5 (Prop_lut5_I2_O)        0.307    21.360 r  L_reg/i__carry_i_25/O
                         net (fo=14, routed)          1.335    22.695    timerseg_driver/decimal_renderer/i__carry_i_21
    SLICE_X39Y61         LUT5 (Prop_lut5_I0_O)        0.124    22.819 r  timerseg_driver/decimal_renderer/i__carry__0_i_10__0/O
                         net (fo=7, routed)           1.147    23.965    L_reg/i__carry_i_12_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I0_O)        0.124    24.089 r  L_reg/i__carry_i_21/O
                         net (fo=1, routed)           1.030    25.119    L_reg/i__carry_i_21_n_0
    SLICE_X36Y62         LUT6 (Prop_lut6_I3_O)        0.124    25.243 r  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           0.581    25.824    L_reg/i__carry_i_12_n_0
    SLICE_X37Y61         LUT4 (Prop_lut4_I0_O)        0.124    25.948 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    25.948    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7_1[1]
    SLICE_X37Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.498 r  timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.498    timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.612 r  timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.612    timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.726 r  timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.726    timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.948 f  timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    27.769    timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X36Y63         LUT6 (Prop_lut6_I4_O)        0.299    28.068 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39/O
                         net (fo=1, routed)           0.158    28.226    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39_n_0
    SLICE_X36Y63         LUT5 (Prop_lut5_I4_O)        0.124    28.350 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=3, routed)           0.964    29.314    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39_0
    SLICE_X40Y61         LUT4 (Prop_lut4_I1_O)        0.124    29.438 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.809    30.247    L_reg/timerseg_OBUF[3]_inst_i_1_0
    SLICE_X41Y62         LUT6 (Prop_lut6_I1_O)        0.124    30.371 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.237    31.608    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X48Y64         LUT4 (Prop_lut4_I2_O)        0.154    31.762 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.977    34.739    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.747    38.486 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    38.486    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.111ns  (logic 11.104ns (33.535%)  route 22.007ns (66.465%))
  Logic Levels:           32  (CARRY4=10 LUT2=1 LUT3=4 LUT4=5 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.555     5.139    L_reg/clk_IBUF_BUFG
    SLICE_X41Y51         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.662     7.257    L_reg/Q[2]
    SLICE_X42Y59         LUT3 (Prop_lut3_I1_O)        0.150     7.407 f  L_reg/L_0604bdb5_remainder0__0_carry__1_i_9/O
                         net (fo=4, routed)           0.670     8.077    L_reg/L_0604bdb5_remainder0__0_carry__1_i_9_n_0
    SLICE_X44Y58         LUT5 (Prop_lut5_I1_O)        0.322     8.399 r  L_reg/L_0604bdb5_remainder0__0_carry__1_i_6/O
                         net (fo=4, routed)           0.452     8.851    L_reg/L_0604bdb5_remainder0__0_carry__1_i_6_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I5_O)        0.326     9.177 f  L_reg/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.818     9.995    L_reg/timerseg_OBUF[10]_inst_i_12_n_0
    SLICE_X44Y59         LUT4 (Prop_lut4_I2_O)        0.152    10.147 r  L_reg/L_0604bdb5_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.835    10.982    L_reg/L_0604bdb5_remainder0__0_carry_i_9_n_0
    SLICE_X44Y60         LUT4 (Prop_lut4_I2_O)        0.332    11.314 r  L_reg/L_0604bdb5_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.314    timerseg_driver/decimal_renderer/i__carry__0_i_24_0[1]
    SLICE_X44Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.864 r  timerseg_driver/decimal_renderer/L_0604bdb5_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.864    timerseg_driver/decimal_renderer/L_0604bdb5_remainder0__0_carry_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.978 r  timerseg_driver/decimal_renderer/L_0604bdb5_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.978    timerseg_driver/decimal_renderer/L_0604bdb5_remainder0__0_carry__0_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.200 r  timerseg_driver/decimal_renderer/L_0604bdb5_remainder0__0_carry__1/O[0]
                         net (fo=5, routed)           0.859    13.060    L_reg/L_0604bdb5_remainder0[8]
    SLICE_X43Y63         LUT5 (Prop_lut5_I0_O)        0.299    13.359 r  L_reg/i__carry_i_19__0/O
                         net (fo=15, routed)          0.892    14.251    L_reg/i__carry_i_19__0_n_0
    SLICE_X46Y61         LUT4 (Prop_lut4_I3_O)        0.124    14.375 r  L_reg/i__carry__0_i_25/O
                         net (fo=2, routed)           0.732    15.107    L_reg/i__carry__0_i_25_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I5_O)        0.124    15.231 f  L_reg/i__carry__0_i_17/O
                         net (fo=6, routed)           0.627    15.858    L_reg/i__carry__0_i_17_n_0
    SLICE_X43Y62         LUT3 (Prop_lut3_I0_O)        0.150    16.008 r  L_reg/i__carry__0_i_13__0/O
                         net (fo=5, routed)           0.993    17.001    L_reg/i__carry__0_i_13__0_n_0
    SLICE_X45Y61         LUT3 (Prop_lut3_I1_O)        0.354    17.355 f  L_reg/i__carry_i_11__0/O
                         net (fo=3, routed)           0.988    18.343    L_reg/i__carry_i_11__0_n_0
    SLICE_X41Y60         LUT2 (Prop_lut2_I1_O)        0.332    18.675 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.475    19.150    timerseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X42Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    19.670 r  timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.670    timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__0/i__carry_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.787 r  timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.787    timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.102 r  timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.951    21.053    L_reg/L_0604bdb5_remainder0_inferred__1/i__carry__2[3]
    SLICE_X42Y63         LUT5 (Prop_lut5_I2_O)        0.307    21.360 r  L_reg/i__carry_i_25/O
                         net (fo=14, routed)          1.335    22.695    timerseg_driver/decimal_renderer/i__carry_i_21
    SLICE_X39Y61         LUT5 (Prop_lut5_I0_O)        0.124    22.819 r  timerseg_driver/decimal_renderer/i__carry__0_i_10__0/O
                         net (fo=7, routed)           1.147    23.965    L_reg/i__carry_i_12_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I0_O)        0.124    24.089 r  L_reg/i__carry_i_21/O
                         net (fo=1, routed)           1.030    25.119    L_reg/i__carry_i_21_n_0
    SLICE_X36Y62         LUT6 (Prop_lut6_I3_O)        0.124    25.243 r  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           0.581    25.824    L_reg/i__carry_i_12_n_0
    SLICE_X37Y61         LUT4 (Prop_lut4_I0_O)        0.124    25.948 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    25.948    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7_1[1]
    SLICE_X37Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.498 r  timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.498    timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.612 r  timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.612    timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.726 r  timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.726    timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.948 r  timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    27.769    timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X36Y63         LUT6 (Prop_lut6_I4_O)        0.299    28.068 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39/O
                         net (fo=1, routed)           0.158    28.226    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39_n_0
    SLICE_X36Y63         LUT5 (Prop_lut5_I4_O)        0.124    28.350 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=3, routed)           0.964    29.314    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39_0
    SLICE_X40Y61         LUT4 (Prop_lut4_I1_O)        0.124    29.438 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.809    30.247    L_reg/timerseg_OBUF[3]_inst_i_1_0
    SLICE_X41Y62         LUT6 (Prop_lut6_I1_O)        0.124    30.371 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.238    31.609    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X48Y64         LUT3 (Prop_lut3_I2_O)        0.124    31.733 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.970    34.703    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    38.250 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    38.250    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.757ns  (logic 11.083ns (33.833%)  route 21.674ns (66.167%))
  Logic Levels:           32  (CARRY4=10 LUT2=1 LUT3=3 LUT4=6 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.555     5.139    L_reg/clk_IBUF_BUFG
    SLICE_X41Y51         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.662     7.257    L_reg/Q[2]
    SLICE_X42Y59         LUT3 (Prop_lut3_I1_O)        0.150     7.407 f  L_reg/L_0604bdb5_remainder0__0_carry__1_i_9/O
                         net (fo=4, routed)           0.670     8.077    L_reg/L_0604bdb5_remainder0__0_carry__1_i_9_n_0
    SLICE_X44Y58         LUT5 (Prop_lut5_I1_O)        0.322     8.399 r  L_reg/L_0604bdb5_remainder0__0_carry__1_i_6/O
                         net (fo=4, routed)           0.452     8.851    L_reg/L_0604bdb5_remainder0__0_carry__1_i_6_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I5_O)        0.326     9.177 f  L_reg/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.818     9.995    L_reg/timerseg_OBUF[10]_inst_i_12_n_0
    SLICE_X44Y59         LUT4 (Prop_lut4_I2_O)        0.152    10.147 r  L_reg/L_0604bdb5_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.835    10.982    L_reg/L_0604bdb5_remainder0__0_carry_i_9_n_0
    SLICE_X44Y60         LUT4 (Prop_lut4_I2_O)        0.332    11.314 r  L_reg/L_0604bdb5_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.314    timerseg_driver/decimal_renderer/i__carry__0_i_24_0[1]
    SLICE_X44Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.864 r  timerseg_driver/decimal_renderer/L_0604bdb5_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.864    timerseg_driver/decimal_renderer/L_0604bdb5_remainder0__0_carry_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.978 r  timerseg_driver/decimal_renderer/L_0604bdb5_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.978    timerseg_driver/decimal_renderer/L_0604bdb5_remainder0__0_carry__0_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.200 r  timerseg_driver/decimal_renderer/L_0604bdb5_remainder0__0_carry__1/O[0]
                         net (fo=5, routed)           0.859    13.060    L_reg/L_0604bdb5_remainder0[8]
    SLICE_X43Y63         LUT5 (Prop_lut5_I0_O)        0.299    13.359 r  L_reg/i__carry_i_19__0/O
                         net (fo=15, routed)          0.892    14.251    L_reg/i__carry_i_19__0_n_0
    SLICE_X46Y61         LUT4 (Prop_lut4_I3_O)        0.124    14.375 r  L_reg/i__carry__0_i_25/O
                         net (fo=2, routed)           0.732    15.107    L_reg/i__carry__0_i_25_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I5_O)        0.124    15.231 f  L_reg/i__carry__0_i_17/O
                         net (fo=6, routed)           0.627    15.858    L_reg/i__carry__0_i_17_n_0
    SLICE_X43Y62         LUT3 (Prop_lut3_I0_O)        0.150    16.008 r  L_reg/i__carry__0_i_13__0/O
                         net (fo=5, routed)           0.993    17.001    L_reg/i__carry__0_i_13__0_n_0
    SLICE_X45Y61         LUT3 (Prop_lut3_I1_O)        0.354    17.355 f  L_reg/i__carry_i_11__0/O
                         net (fo=3, routed)           0.988    18.343    L_reg/i__carry_i_11__0_n_0
    SLICE_X41Y60         LUT2 (Prop_lut2_I1_O)        0.332    18.675 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.475    19.150    timerseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X42Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    19.670 r  timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.670    timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__0/i__carry_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.787 r  timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.787    timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.102 r  timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.951    21.053    L_reg/L_0604bdb5_remainder0_inferred__1/i__carry__2[3]
    SLICE_X42Y63         LUT5 (Prop_lut5_I2_O)        0.307    21.360 r  L_reg/i__carry_i_25/O
                         net (fo=14, routed)          1.335    22.695    timerseg_driver/decimal_renderer/i__carry_i_21
    SLICE_X39Y61         LUT5 (Prop_lut5_I0_O)        0.124    22.819 r  timerseg_driver/decimal_renderer/i__carry__0_i_10__0/O
                         net (fo=7, routed)           1.147    23.965    L_reg/i__carry_i_12_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I0_O)        0.124    24.089 r  L_reg/i__carry_i_21/O
                         net (fo=1, routed)           1.030    25.119    L_reg/i__carry_i_21_n_0
    SLICE_X36Y62         LUT6 (Prop_lut6_I3_O)        0.124    25.243 r  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           0.581    25.824    L_reg/i__carry_i_12_n_0
    SLICE_X37Y61         LUT4 (Prop_lut4_I0_O)        0.124    25.948 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    25.948    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7_1[1]
    SLICE_X37Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.498 r  timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.498    timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.612 r  timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.612    timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.726 r  timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.726    timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.948 f  timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    27.769    timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X36Y63         LUT6 (Prop_lut6_I4_O)        0.299    28.068 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39/O
                         net (fo=1, routed)           0.158    28.226    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39_n_0
    SLICE_X36Y63         LUT5 (Prop_lut5_I4_O)        0.124    28.350 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=3, routed)           0.964    29.314    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39_0
    SLICE_X40Y61         LUT4 (Prop_lut4_I1_O)        0.124    29.438 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.809    30.247    L_reg/timerseg_OBUF[3]_inst_i_1_0
    SLICE_X41Y62         LUT6 (Prop_lut6_I1_O)        0.124    30.371 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.065    31.436    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X48Y64         LUT4 (Prop_lut4_I0_O)        0.124    31.560 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.810    34.371    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    37.896 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    37.896    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.714ns  (logic 11.136ns (34.041%)  route 21.578ns (65.959%))
  Logic Levels:           32  (CARRY4=10 LUT2=1 LUT3=3 LUT4=6 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.555     5.139    L_reg/clk_IBUF_BUFG
    SLICE_X41Y51         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.662     7.257    L_reg/Q[2]
    SLICE_X42Y59         LUT3 (Prop_lut3_I1_O)        0.150     7.407 f  L_reg/L_0604bdb5_remainder0__0_carry__1_i_9/O
                         net (fo=4, routed)           0.670     8.077    L_reg/L_0604bdb5_remainder0__0_carry__1_i_9_n_0
    SLICE_X44Y58         LUT5 (Prop_lut5_I1_O)        0.322     8.399 r  L_reg/L_0604bdb5_remainder0__0_carry__1_i_6/O
                         net (fo=4, routed)           0.452     8.851    L_reg/L_0604bdb5_remainder0__0_carry__1_i_6_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I5_O)        0.326     9.177 f  L_reg/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.818     9.995    L_reg/timerseg_OBUF[10]_inst_i_12_n_0
    SLICE_X44Y59         LUT4 (Prop_lut4_I2_O)        0.152    10.147 r  L_reg/L_0604bdb5_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.835    10.982    L_reg/L_0604bdb5_remainder0__0_carry_i_9_n_0
    SLICE_X44Y60         LUT4 (Prop_lut4_I2_O)        0.332    11.314 r  L_reg/L_0604bdb5_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.314    timerseg_driver/decimal_renderer/i__carry__0_i_24_0[1]
    SLICE_X44Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.864 r  timerseg_driver/decimal_renderer/L_0604bdb5_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.864    timerseg_driver/decimal_renderer/L_0604bdb5_remainder0__0_carry_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.978 r  timerseg_driver/decimal_renderer/L_0604bdb5_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.978    timerseg_driver/decimal_renderer/L_0604bdb5_remainder0__0_carry__0_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.200 r  timerseg_driver/decimal_renderer/L_0604bdb5_remainder0__0_carry__1/O[0]
                         net (fo=5, routed)           0.859    13.060    L_reg/L_0604bdb5_remainder0[8]
    SLICE_X43Y63         LUT5 (Prop_lut5_I0_O)        0.299    13.359 r  L_reg/i__carry_i_19__0/O
                         net (fo=15, routed)          0.892    14.251    L_reg/i__carry_i_19__0_n_0
    SLICE_X46Y61         LUT4 (Prop_lut4_I3_O)        0.124    14.375 r  L_reg/i__carry__0_i_25/O
                         net (fo=2, routed)           0.732    15.107    L_reg/i__carry__0_i_25_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I5_O)        0.124    15.231 f  L_reg/i__carry__0_i_17/O
                         net (fo=6, routed)           0.627    15.858    L_reg/i__carry__0_i_17_n_0
    SLICE_X43Y62         LUT3 (Prop_lut3_I0_O)        0.150    16.008 r  L_reg/i__carry__0_i_13__0/O
                         net (fo=5, routed)           0.993    17.001    L_reg/i__carry__0_i_13__0_n_0
    SLICE_X45Y61         LUT3 (Prop_lut3_I1_O)        0.354    17.355 f  L_reg/i__carry_i_11__0/O
                         net (fo=3, routed)           0.988    18.343    L_reg/i__carry_i_11__0_n_0
    SLICE_X41Y60         LUT2 (Prop_lut2_I1_O)        0.332    18.675 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.475    19.150    timerseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X42Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    19.670 r  timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.670    timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__0/i__carry_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.787 r  timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.787    timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.102 r  timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.951    21.053    L_reg/L_0604bdb5_remainder0_inferred__1/i__carry__2[3]
    SLICE_X42Y63         LUT5 (Prop_lut5_I2_O)        0.307    21.360 r  L_reg/i__carry_i_25/O
                         net (fo=14, routed)          1.335    22.695    timerseg_driver/decimal_renderer/i__carry_i_21
    SLICE_X39Y61         LUT5 (Prop_lut5_I0_O)        0.124    22.819 r  timerseg_driver/decimal_renderer/i__carry__0_i_10__0/O
                         net (fo=7, routed)           1.147    23.965    L_reg/i__carry_i_12_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I0_O)        0.124    24.089 r  L_reg/i__carry_i_21/O
                         net (fo=1, routed)           1.030    25.119    L_reg/i__carry_i_21_n_0
    SLICE_X36Y62         LUT6 (Prop_lut6_I3_O)        0.124    25.243 r  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           0.581    25.824    L_reg/i__carry_i_12_n_0
    SLICE_X37Y61         LUT4 (Prop_lut4_I0_O)        0.124    25.948 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    25.948    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7_1[1]
    SLICE_X37Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.498 r  timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.498    timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.612 r  timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.612    timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.726 r  timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.726    timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.948 r  timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    27.769    timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X36Y63         LUT6 (Prop_lut6_I4_O)        0.299    28.068 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39/O
                         net (fo=1, routed)           0.158    28.226    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39_n_0
    SLICE_X36Y63         LUT5 (Prop_lut5_I4_O)        0.124    28.350 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=3, routed)           0.964    29.314    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39_0
    SLICE_X40Y61         LUT4 (Prop_lut4_I1_O)        0.124    29.438 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.809    30.247    L_reg/timerseg_OBUF[3]_inst_i_1_0
    SLICE_X41Y62         LUT6 (Prop_lut6_I1_O)        0.124    30.371 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.237    31.608    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X48Y64         LUT4 (Prop_lut4_I3_O)        0.124    31.732 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.542    34.274    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.579    37.853 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    37.853    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.635ns  (logic 11.310ns (34.655%)  route 21.326ns (65.345%))
  Logic Levels:           32  (CARRY4=10 LUT2=1 LUT3=3 LUT4=6 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.555     5.139    L_reg/clk_IBUF_BUFG
    SLICE_X41Y51         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.662     7.257    L_reg/Q[2]
    SLICE_X42Y59         LUT3 (Prop_lut3_I1_O)        0.150     7.407 f  L_reg/L_0604bdb5_remainder0__0_carry__1_i_9/O
                         net (fo=4, routed)           0.670     8.077    L_reg/L_0604bdb5_remainder0__0_carry__1_i_9_n_0
    SLICE_X44Y58         LUT5 (Prop_lut5_I1_O)        0.322     8.399 r  L_reg/L_0604bdb5_remainder0__0_carry__1_i_6/O
                         net (fo=4, routed)           0.452     8.851    L_reg/L_0604bdb5_remainder0__0_carry__1_i_6_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I5_O)        0.326     9.177 f  L_reg/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.818     9.995    L_reg/timerseg_OBUF[10]_inst_i_12_n_0
    SLICE_X44Y59         LUT4 (Prop_lut4_I2_O)        0.152    10.147 r  L_reg/L_0604bdb5_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.835    10.982    L_reg/L_0604bdb5_remainder0__0_carry_i_9_n_0
    SLICE_X44Y60         LUT4 (Prop_lut4_I2_O)        0.332    11.314 r  L_reg/L_0604bdb5_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.314    timerseg_driver/decimal_renderer/i__carry__0_i_24_0[1]
    SLICE_X44Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.864 r  timerseg_driver/decimal_renderer/L_0604bdb5_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.864    timerseg_driver/decimal_renderer/L_0604bdb5_remainder0__0_carry_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.978 r  timerseg_driver/decimal_renderer/L_0604bdb5_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.978    timerseg_driver/decimal_renderer/L_0604bdb5_remainder0__0_carry__0_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.200 r  timerseg_driver/decimal_renderer/L_0604bdb5_remainder0__0_carry__1/O[0]
                         net (fo=5, routed)           0.859    13.060    L_reg/L_0604bdb5_remainder0[8]
    SLICE_X43Y63         LUT5 (Prop_lut5_I0_O)        0.299    13.359 r  L_reg/i__carry_i_19__0/O
                         net (fo=15, routed)          0.892    14.251    L_reg/i__carry_i_19__0_n_0
    SLICE_X46Y61         LUT4 (Prop_lut4_I3_O)        0.124    14.375 r  L_reg/i__carry__0_i_25/O
                         net (fo=2, routed)           0.732    15.107    L_reg/i__carry__0_i_25_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I5_O)        0.124    15.231 f  L_reg/i__carry__0_i_17/O
                         net (fo=6, routed)           0.627    15.858    L_reg/i__carry__0_i_17_n_0
    SLICE_X43Y62         LUT3 (Prop_lut3_I0_O)        0.150    16.008 r  L_reg/i__carry__0_i_13__0/O
                         net (fo=5, routed)           0.993    17.001    L_reg/i__carry__0_i_13__0_n_0
    SLICE_X45Y61         LUT3 (Prop_lut3_I1_O)        0.354    17.355 f  L_reg/i__carry_i_11__0/O
                         net (fo=3, routed)           0.988    18.343    L_reg/i__carry_i_11__0_n_0
    SLICE_X41Y60         LUT2 (Prop_lut2_I1_O)        0.332    18.675 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.475    19.150    timerseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X42Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    19.670 r  timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.670    timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__0/i__carry_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.787 r  timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.787    timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.102 r  timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.951    21.053    L_reg/L_0604bdb5_remainder0_inferred__1/i__carry__2[3]
    SLICE_X42Y63         LUT5 (Prop_lut5_I2_O)        0.307    21.360 r  L_reg/i__carry_i_25/O
                         net (fo=14, routed)          1.335    22.695    timerseg_driver/decimal_renderer/i__carry_i_21
    SLICE_X39Y61         LUT5 (Prop_lut5_I0_O)        0.124    22.819 r  timerseg_driver/decimal_renderer/i__carry__0_i_10__0/O
                         net (fo=7, routed)           1.147    23.965    L_reg/i__carry_i_12_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I0_O)        0.124    24.089 r  L_reg/i__carry_i_21/O
                         net (fo=1, routed)           1.030    25.119    L_reg/i__carry_i_21_n_0
    SLICE_X36Y62         LUT6 (Prop_lut6_I3_O)        0.124    25.243 r  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           0.581    25.824    L_reg/i__carry_i_12_n_0
    SLICE_X37Y61         LUT4 (Prop_lut4_I0_O)        0.124    25.948 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    25.948    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7_1[1]
    SLICE_X37Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.498 r  timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.498    timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.612 r  timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.612    timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.726 r  timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.726    timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.948 f  timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    27.769    timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X36Y63         LUT6 (Prop_lut6_I4_O)        0.299    28.068 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39/O
                         net (fo=1, routed)           0.158    28.226    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39_n_0
    SLICE_X36Y63         LUT5 (Prop_lut5_I4_O)        0.124    28.350 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=3, routed)           0.964    29.314    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39_0
    SLICE_X40Y61         LUT4 (Prop_lut4_I1_O)        0.124    29.438 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.809    30.247    L_reg/timerseg_OBUF[3]_inst_i_1_0
    SLICE_X41Y62         LUT6 (Prop_lut6_I1_O)        0.124    30.371 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.065    31.436    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X48Y64         LUT4 (Prop_lut4_I3_O)        0.152    31.588 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.461    34.050    timerseg_OBUF[3]
    G4                   OBUF (Prop_obuf_I_O)         3.725    37.774 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    37.774    timerseg[3]
    G4                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.621ns  (logic 11.131ns (34.122%)  route 21.490ns (65.878%))
  Logic Levels:           32  (CARRY4=10 LUT2=1 LUT3=3 LUT4=6 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.555     5.139    L_reg/clk_IBUF_BUFG
    SLICE_X41Y51         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.662     7.257    L_reg/Q[2]
    SLICE_X42Y59         LUT3 (Prop_lut3_I1_O)        0.150     7.407 f  L_reg/L_0604bdb5_remainder0__0_carry__1_i_9/O
                         net (fo=4, routed)           0.670     8.077    L_reg/L_0604bdb5_remainder0__0_carry__1_i_9_n_0
    SLICE_X44Y58         LUT5 (Prop_lut5_I1_O)        0.322     8.399 r  L_reg/L_0604bdb5_remainder0__0_carry__1_i_6/O
                         net (fo=4, routed)           0.452     8.851    L_reg/L_0604bdb5_remainder0__0_carry__1_i_6_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I5_O)        0.326     9.177 f  L_reg/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.818     9.995    L_reg/timerseg_OBUF[10]_inst_i_12_n_0
    SLICE_X44Y59         LUT4 (Prop_lut4_I2_O)        0.152    10.147 r  L_reg/L_0604bdb5_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.835    10.982    L_reg/L_0604bdb5_remainder0__0_carry_i_9_n_0
    SLICE_X44Y60         LUT4 (Prop_lut4_I2_O)        0.332    11.314 r  L_reg/L_0604bdb5_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.314    timerseg_driver/decimal_renderer/i__carry__0_i_24_0[1]
    SLICE_X44Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.864 r  timerseg_driver/decimal_renderer/L_0604bdb5_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.864    timerseg_driver/decimal_renderer/L_0604bdb5_remainder0__0_carry_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.978 r  timerseg_driver/decimal_renderer/L_0604bdb5_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.978    timerseg_driver/decimal_renderer/L_0604bdb5_remainder0__0_carry__0_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.200 r  timerseg_driver/decimal_renderer/L_0604bdb5_remainder0__0_carry__1/O[0]
                         net (fo=5, routed)           0.859    13.060    L_reg/L_0604bdb5_remainder0[8]
    SLICE_X43Y63         LUT5 (Prop_lut5_I0_O)        0.299    13.359 r  L_reg/i__carry_i_19__0/O
                         net (fo=15, routed)          0.892    14.251    L_reg/i__carry_i_19__0_n_0
    SLICE_X46Y61         LUT4 (Prop_lut4_I3_O)        0.124    14.375 r  L_reg/i__carry__0_i_25/O
                         net (fo=2, routed)           0.732    15.107    L_reg/i__carry__0_i_25_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I5_O)        0.124    15.231 f  L_reg/i__carry__0_i_17/O
                         net (fo=6, routed)           0.627    15.858    L_reg/i__carry__0_i_17_n_0
    SLICE_X43Y62         LUT3 (Prop_lut3_I0_O)        0.150    16.008 r  L_reg/i__carry__0_i_13__0/O
                         net (fo=5, routed)           0.993    17.001    L_reg/i__carry__0_i_13__0_n_0
    SLICE_X45Y61         LUT3 (Prop_lut3_I1_O)        0.354    17.355 f  L_reg/i__carry_i_11__0/O
                         net (fo=3, routed)           0.988    18.343    L_reg/i__carry_i_11__0_n_0
    SLICE_X41Y60         LUT2 (Prop_lut2_I1_O)        0.332    18.675 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.475    19.150    timerseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X42Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    19.670 r  timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.670    timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__0/i__carry_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.787 r  timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.787    timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.102 r  timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.951    21.053    L_reg/L_0604bdb5_remainder0_inferred__1/i__carry__2[3]
    SLICE_X42Y63         LUT5 (Prop_lut5_I2_O)        0.307    21.360 r  L_reg/i__carry_i_25/O
                         net (fo=14, routed)          1.335    22.695    timerseg_driver/decimal_renderer/i__carry_i_21
    SLICE_X39Y61         LUT5 (Prop_lut5_I0_O)        0.124    22.819 r  timerseg_driver/decimal_renderer/i__carry__0_i_10__0/O
                         net (fo=7, routed)           1.147    23.965    L_reg/i__carry_i_12_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I0_O)        0.124    24.089 r  L_reg/i__carry_i_21/O
                         net (fo=1, routed)           1.030    25.119    L_reg/i__carry_i_21_n_0
    SLICE_X36Y62         LUT6 (Prop_lut6_I3_O)        0.124    25.243 r  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           0.581    25.824    L_reg/i__carry_i_12_n_0
    SLICE_X37Y61         LUT4 (Prop_lut4_I0_O)        0.124    25.948 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    25.948    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7_1[1]
    SLICE_X37Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.498 r  timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.498    timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.612 r  timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.612    timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.726 r  timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.726    timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.948 f  timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    27.769    timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X36Y63         LUT6 (Prop_lut6_I4_O)        0.299    28.068 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39/O
                         net (fo=1, routed)           0.158    28.226    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39_n_0
    SLICE_X36Y63         LUT5 (Prop_lut5_I4_O)        0.124    28.350 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=3, routed)           0.964    29.314    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39_0
    SLICE_X40Y61         LUT4 (Prop_lut4_I1_O)        0.124    29.438 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.657    30.095    L_reg/timerseg_OBUF[3]_inst_i_1_0
    SLICE_X40Y63         LUT6 (Prop_lut6_I2_O)        0.124    30.219 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.279    31.498    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X48Y64         LUT4 (Prop_lut4_I3_O)        0.124    31.622 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.564    34.186    timerseg_OBUF[10]
    D4                   OBUF (Prop_obuf_I_O)         3.574    37.760 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    37.760    timerseg[10]
    D4                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.549ns  (logic 11.310ns (34.747%)  route 21.239ns (65.253%))
  Logic Levels:           32  (CARRY4=10 LUT2=1 LUT3=3 LUT4=6 LUT5=5 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.555     5.139    L_reg/clk_IBUF_BUFG
    SLICE_X41Y51         FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.662     7.257    L_reg/Q[2]
    SLICE_X42Y59         LUT3 (Prop_lut3_I1_O)        0.150     7.407 f  L_reg/L_0604bdb5_remainder0__0_carry__1_i_9/O
                         net (fo=4, routed)           0.670     8.077    L_reg/L_0604bdb5_remainder0__0_carry__1_i_9_n_0
    SLICE_X44Y58         LUT5 (Prop_lut5_I1_O)        0.322     8.399 r  L_reg/L_0604bdb5_remainder0__0_carry__1_i_6/O
                         net (fo=4, routed)           0.452     8.851    L_reg/L_0604bdb5_remainder0__0_carry__1_i_6_n_0
    SLICE_X44Y58         LUT6 (Prop_lut6_I5_O)        0.326     9.177 f  L_reg/timerseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.818     9.995    L_reg/timerseg_OBUF[10]_inst_i_12_n_0
    SLICE_X44Y59         LUT4 (Prop_lut4_I2_O)        0.152    10.147 r  L_reg/L_0604bdb5_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.835    10.982    L_reg/L_0604bdb5_remainder0__0_carry_i_9_n_0
    SLICE_X44Y60         LUT4 (Prop_lut4_I2_O)        0.332    11.314 r  L_reg/L_0604bdb5_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.314    timerseg_driver/decimal_renderer/i__carry__0_i_24_0[1]
    SLICE_X44Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.864 r  timerseg_driver/decimal_renderer/L_0604bdb5_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.864    timerseg_driver/decimal_renderer/L_0604bdb5_remainder0__0_carry_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.978 r  timerseg_driver/decimal_renderer/L_0604bdb5_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.978    timerseg_driver/decimal_renderer/L_0604bdb5_remainder0__0_carry__0_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.200 r  timerseg_driver/decimal_renderer/L_0604bdb5_remainder0__0_carry__1/O[0]
                         net (fo=5, routed)           0.859    13.060    L_reg/L_0604bdb5_remainder0[8]
    SLICE_X43Y63         LUT5 (Prop_lut5_I0_O)        0.299    13.359 r  L_reg/i__carry_i_19__0/O
                         net (fo=15, routed)          0.892    14.251    L_reg/i__carry_i_19__0_n_0
    SLICE_X46Y61         LUT4 (Prop_lut4_I3_O)        0.124    14.375 r  L_reg/i__carry__0_i_25/O
                         net (fo=2, routed)           0.732    15.107    L_reg/i__carry__0_i_25_n_0
    SLICE_X45Y63         LUT6 (Prop_lut6_I5_O)        0.124    15.231 f  L_reg/i__carry__0_i_17/O
                         net (fo=6, routed)           0.627    15.858    L_reg/i__carry__0_i_17_n_0
    SLICE_X43Y62         LUT3 (Prop_lut3_I0_O)        0.150    16.008 r  L_reg/i__carry__0_i_13__0/O
                         net (fo=5, routed)           0.993    17.001    L_reg/i__carry__0_i_13__0_n_0
    SLICE_X45Y61         LUT3 (Prop_lut3_I1_O)        0.354    17.355 f  L_reg/i__carry_i_11__0/O
                         net (fo=3, routed)           0.988    18.343    L_reg/i__carry_i_11__0_n_0
    SLICE_X41Y60         LUT2 (Prop_lut2_I1_O)        0.332    18.675 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.475    19.150    timerseg_driver/decimal_renderer/i__carry_i_10[0]
    SLICE_X42Y60         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    19.670 r  timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.670    timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__0/i__carry_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.787 r  timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.787    timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.102 r  timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.951    21.053    L_reg/L_0604bdb5_remainder0_inferred__1/i__carry__2[3]
    SLICE_X42Y63         LUT5 (Prop_lut5_I2_O)        0.307    21.360 r  L_reg/i__carry_i_25/O
                         net (fo=14, routed)          1.335    22.695    timerseg_driver/decimal_renderer/i__carry_i_21
    SLICE_X39Y61         LUT5 (Prop_lut5_I0_O)        0.124    22.819 r  timerseg_driver/decimal_renderer/i__carry__0_i_10__0/O
                         net (fo=7, routed)           1.147    23.965    L_reg/i__carry_i_12_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I0_O)        0.124    24.089 r  L_reg/i__carry_i_21/O
                         net (fo=1, routed)           1.030    25.119    L_reg/i__carry_i_21_n_0
    SLICE_X36Y62         LUT6 (Prop_lut6_I3_O)        0.124    25.243 r  L_reg/i__carry_i_12/O
                         net (fo=3, routed)           0.581    25.824    L_reg/i__carry_i_12_n_0
    SLICE_X37Y61         LUT4 (Prop_lut4_I0_O)        0.124    25.948 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    25.948    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7_1[1]
    SLICE_X37Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.498 r  timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.498    timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.612 r  timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.612    timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.726 r  timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.726    timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.948 r  timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.821    27.769    timerseg_driver/decimal_renderer/L_0604bdb5_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X36Y63         LUT6 (Prop_lut6_I4_O)        0.299    28.068 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39/O
                         net (fo=1, routed)           0.158    28.226    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39_n_0
    SLICE_X36Y63         LUT5 (Prop_lut5_I4_O)        0.124    28.350 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=3, routed)           0.964    29.314    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_39_0
    SLICE_X40Y61         LUT4 (Prop_lut4_I1_O)        0.124    29.438 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.657    30.095    L_reg/timerseg_OBUF[3]_inst_i_1_0
    SLICE_X40Y63         LUT6 (Prop_lut6_I2_O)        0.124    30.219 f  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.279    31.498    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X48Y64         LUT4 (Prop_lut4_I2_O)        0.152    31.650 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.313    33.963    timerseg_OBUF[9]
    G5                   OBUF (Prop_obuf_I_O)         3.725    37.688 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    37.688    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.981ns  (logic 4.440ns (44.487%)  route 5.541ns (55.513%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.571     5.155    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X56Y46         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y46         FDRE (Prop_fdre_C_Q)         0.518     5.673 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=11, routed)          1.358     7.032    aseg_driver/ctr/M_ctr_value[1]
    SLICE_X58Y41         LUT2 (Prop_lut2_I1_O)        0.152     7.184 r  aseg_driver/ctr/aseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           4.182    11.366    aseg_OBUF[11]
    R11                  OBUF (Prop_obuf_I_O)         3.770    15.136 r  aseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000    15.136    aseg[11]
    R11                                                               r  aseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mataddr[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.848ns  (logic 4.514ns (45.835%)  route 5.334ns (54.165%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.570     5.154    display/clk_IBUF_BUFG
    SLICE_X49Y46         FDRE                                         r  display/D_pixel_idx_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y46         FDRE (Prop_fdre_C_Q)         0.419     5.573 r  display/D_pixel_idx_q_reg[6]/Q
                         net (fo=18, routed)          1.553     7.126    display/p_0_in[0]
    SLICE_X48Y43         LUT3 (Prop_lut3_I1_O)        0.327     7.453 r  display/mataddr_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.781    11.234    mataddr_OBUF[2]
    P9                   OBUF (Prop_obuf_I_O)         3.768    15.002 r  mataddr_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.002    mataddr[2]
    P9                                                                r  mataddr[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.699ns  (logic 4.443ns (45.813%)  route 5.255ns (54.187%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.571     5.155    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X56Y46         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y46         FDRE (Prop_fdre_C_Q)         0.518     5.673 f  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=11, routed)          1.045     6.718    aseg_driver/ctr/M_ctr_value[0]
    SLICE_X58Y44         LUT2 (Prop_lut2_I0_O)        0.150     6.868 r  aseg_driver/ctr/aseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.211    11.079    aseg_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.775    14.854 r  aseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.854    aseg[5]
    R10                                                               r  aseg[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.711ns  (logic 1.363ns (79.671%)  route 0.348ns (20.329%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.348     2.025    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.247 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.247    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.748ns  (logic 1.404ns (80.310%)  route 0.344ns (19.690%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     1.664 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.344     2.008    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.284 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.284    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.814ns  (logic 1.367ns (75.358%)  route 0.447ns (24.642%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.447     2.124    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.349 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.349    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.818ns  (logic 1.416ns (77.884%)  route 0.402ns (22.116%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.593     1.537    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X62Y54         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y54         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  cond_butt_next_play/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.065     1.743    cond_butt_next_play/D_ctr_q_reg[6]
    SLICE_X63Y54         LUT6 (Prop_lut6_I1_O)        0.045     1.788 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           0.337     2.125    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.355 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.355    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.843ns  (logic 1.409ns (76.429%)  route 0.434ns (23.571%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.592     1.536    clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.128     1.664 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.434     2.098    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.379 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.379    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.874ns  (logic 1.414ns (75.449%)  route 0.460ns (24.551%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.591     1.535    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y61         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDPE (Prop_fdpe_C_Q)         0.128     1.663 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.460     2.123    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.286     3.409 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.409    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1152959030[1].cond_butt_sel_desel/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.916ns  (logic 1.438ns (75.068%)  route 0.478ns (24.932%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.592     1.536    forLoop_idx_0_1152959030[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X64Y57         FDRE                                         r  forLoop_idx_0_1152959030[1].cond_butt_sel_desel/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y57         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  forLoop_idx_0_1152959030[1].cond_butt_sel_desel/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.063     1.763    forLoop_idx_0_1152959030[1].cond_butt_sel_desel/D_ctr_q_reg[6]
    SLICE_X65Y57         LUT6 (Prop_lut6_I1_O)        0.045     1.808 r  forLoop_idx_0_1152959030[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=5, routed)           0.414     2.223    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.452 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.452    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1152959030[0].cond_butt_sel_desel/D_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.986ns  (logic 1.421ns (71.530%)  route 0.565ns (28.470%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.593     1.537    forLoop_idx_0_1152959030[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X65Y53         FDRE                                         r  forLoop_idx_0_1152959030[0].cond_butt_sel_desel/D_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y53         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  forLoop_idx_0_1152959030[0].cond_butt_sel_desel/D_ctr_q_reg[1]/Q
                         net (fo=2, routed)           0.150     1.828    forLoop_idx_0_1152959030[0].cond_butt_sel_desel/D_ctr_q_reg[1]
    SLICE_X64Y54         LUT6 (Prop_lut6_I3_O)        0.045     1.873 r  forLoop_idx_0_1152959030[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=16, routed)          0.415     2.288    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.523 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.523    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.090ns  (logic 1.406ns (67.286%)  route 0.684ns (32.714%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.567     1.511    display/clk_IBUF_BUFG
    SLICE_X50Y48         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.684     2.358    matbot_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         1.242     3.600 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.600    matbot[1]
    J3                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.101ns  (logic 1.409ns (67.034%)  route 0.693ns (32.966%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.567     1.511    display/clk_IBUF_BUFG
    SLICE_X50Y48         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y48         FDRE (Prop_fdre_C_Q)         0.164     1.675 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.693     2.367    matbot_OBUF[2]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.612 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.612    matbot[2]
    H3                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1301689840[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.489ns  (logic 1.615ns (35.973%)  route 2.874ns (64.027%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.134     3.625    forLoop_idx_0_1301689840[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X60Y67         LUT1 (Prop_lut1_I0_O)        0.124     3.749 r  forLoop_idx_0_1301689840[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.740     4.489    forLoop_idx_0_1301689840[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X56Y66         SRLC32E                                      r  forLoop_idx_0_1301689840[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.436     4.840    forLoop_idx_0_1301689840[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y66         SRLC32E                                      r  forLoop_idx_0_1301689840[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1301689840[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.454ns  (logic 1.625ns (36.480%)  route 2.829ns (63.520%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.297     3.798    forLoop_idx_0_1301689840[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y64         LUT1 (Prop_lut1_I0_O)        0.124     3.922 r  forLoop_idx_0_1301689840[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.532     4.454    forLoop_idx_0_1301689840[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X60Y64         SRLC32E                                      r  forLoop_idx_0_1301689840[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.503     4.907    forLoop_idx_0_1301689840[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y64         SRLC32E                                      r  forLoop_idx_0_1301689840[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1301689840[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.296ns  (logic 1.617ns (37.647%)  route 2.679ns (62.353%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.001     3.494    forLoop_idx_0_1301689840[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y61         LUT1 (Prop_lut1_I0_O)        0.124     3.618 r  forLoop_idx_0_1301689840[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.678     4.296    forLoop_idx_0_1301689840[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X60Y56         SRLC32E                                      r  forLoop_idx_0_1301689840[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.508     4.912    forLoop_idx_0_1301689840[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y56         SRLC32E                                      r  forLoop_idx_0_1301689840[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.182ns  (logic 1.622ns (38.793%)  route 2.560ns (61.207%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.037     3.535    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X64Y59         LUT1 (Prop_lut1_I0_O)        0.124     3.659 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.523     4.182    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X60Y56         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.508     4.912    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X60Y56         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1152959030[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.025ns  (logic 1.611ns (40.022%)  route 2.414ns (59.978%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.404     2.891    forLoop_idx_0_1152959030[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X64Y61         LUT1 (Prop_lut1_I0_O)        0.124     3.015 r  forLoop_idx_0_1152959030[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           1.010     4.025    forLoop_idx_0_1152959030[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y53         SRLC32E                                      r  forLoop_idx_0_1152959030[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.509     4.913    forLoop_idx_0_1152959030[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y53         SRLC32E                                      r  forLoop_idx_0_1152959030[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1301689840[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.920ns  (logic 1.619ns (41.298%)  route 2.301ns (58.702%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.907ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.827     3.321    forLoop_idx_0_1301689840[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X61Y67         LUT1 (Prop_lut1_I0_O)        0.124     3.445 r  forLoop_idx_0_1301689840[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.474     3.920    forLoop_idx_0_1301689840[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X60Y64         SRLC32E                                      r  forLoop_idx_0_1301689840[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.503     4.907    forLoop_idx_0_1301689840[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y64         SRLC32E                                      r  forLoop_idx_0_1301689840[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.904ns  (logic 1.628ns (41.690%)  route 2.277ns (58.310%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.890     3.393    reset_cond/butt_reset_IBUF
    SLICE_X65Y61         LUT1 (Prop_lut1_I0_O)        0.124     3.517 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.387     3.904    reset_cond/M_reset_cond_in
    SLICE_X65Y61         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.506     4.910    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y61         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.904ns  (logic 1.628ns (41.690%)  route 2.277ns (58.310%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.890     3.393    reset_cond/butt_reset_IBUF
    SLICE_X65Y61         LUT1 (Prop_lut1_I0_O)        0.124     3.517 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.387     3.904    reset_cond/M_reset_cond_in
    SLICE_X65Y61         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.506     4.910    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y61         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.904ns  (logic 1.628ns (41.690%)  route 2.277ns (58.310%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.890     3.393    reset_cond/butt_reset_IBUF
    SLICE_X65Y61         LUT1 (Prop_lut1_I0_O)        0.124     3.517 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.387     3.904    reset_cond/M_reset_cond_in
    SLICE_X65Y61         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.506     4.910    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y61         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.904ns  (logic 1.628ns (41.690%)  route 2.277ns (58.310%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.890     3.393    reset_cond/butt_reset_IBUF
    SLICE_X65Y61         LUT1 (Prop_lut1_I0_O)        0.124     3.517 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.387     3.904    reset_cond/M_reset_cond_in
    SLICE_X65Y61         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         1.506     4.910    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y61         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1152959030[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.927ns  (logic 0.307ns (33.130%)  route 0.620ns (66.870%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.443     0.706    forLoop_idx_0_1152959030[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y61         LUT1 (Prop_lut1_I0_O)        0.045     0.751 r  forLoop_idx_0_1152959030[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1__0/O
                         net (fo=1, routed)           0.176     0.927    forLoop_idx_0_1152959030[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X64Y61         SRLC32E                                      r  forLoop_idx_0_1152959030[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.861     2.051    forLoop_idx_0_1152959030[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y61         SRLC32E                                      r  forLoop_idx_0_1152959030[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1301689840[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.178ns  (logic 0.307ns (26.088%)  route 0.871ns (73.912%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.702     0.964    forLoop_idx_0_1301689840[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X61Y67         LUT1 (Prop_lut1_I0_O)        0.045     1.009 r  forLoop_idx_0_1301689840[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.169     1.178    forLoop_idx_0_1301689840[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X60Y64         SRLC32E                                      r  forLoop_idx_0_1301689840[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.856     2.046    forLoop_idx_0_1301689840[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y64         SRLC32E                                      r  forLoop_idx_0_1301689840[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.195ns  (logic 0.316ns (26.474%)  route 0.879ns (73.526%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.760     1.031    reset_cond/butt_reset_IBUF
    SLICE_X65Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.076 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.119     1.195    reset_cond/M_reset_cond_in
    SLICE_X65Y61         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y61         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.195ns  (logic 0.316ns (26.474%)  route 0.879ns (73.526%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.760     1.031    reset_cond/butt_reset_IBUF
    SLICE_X65Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.076 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.119     1.195    reset_cond/M_reset_cond_in
    SLICE_X65Y61         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y61         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.195ns  (logic 0.316ns (26.474%)  route 0.879ns (73.526%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.760     1.031    reset_cond/butt_reset_IBUF
    SLICE_X65Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.076 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.119     1.195    reset_cond/M_reset_cond_in
    SLICE_X65Y61         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y61         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.195ns  (logic 0.316ns (26.474%)  route 0.879ns (73.526%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.760     1.031    reset_cond/butt_reset_IBUF
    SLICE_X65Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.076 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.119     1.195    reset_cond/M_reset_cond_in
    SLICE_X65Y61         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y61         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.195ns  (logic 0.316ns (26.474%)  route 0.879ns (73.526%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.760     1.031    reset_cond/butt_reset_IBUF
    SLICE_X65Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.076 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.119     1.195    reset_cond/M_reset_cond_in
    SLICE_X65Y61         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y61         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.299ns  (logic 0.311ns (23.952%)  route 0.988ns (76.048%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.798     1.064    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X64Y59         LUT1 (Prop_lut1_I0_O)        0.045     1.109 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.190     1.299    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X60Y56         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.861     2.051    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X60Y56         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1152959030[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.307ns  (logic 0.300ns (22.930%)  route 1.007ns (77.070%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.549     0.804    forLoop_idx_0_1152959030[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X64Y61         LUT1 (Prop_lut1_I0_O)        0.045     0.849 r  forLoop_idx_0_1152959030[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.458     1.307    forLoop_idx_0_1152959030[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y53         SRLC32E                                      r  forLoop_idx_0_1152959030[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.863     2.053    forLoop_idx_0_1152959030[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y53         SRLC32E                                      r  forLoop_idx_0_1152959030[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1301689840[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.326ns  (logic 0.306ns (23.085%)  route 1.020ns (76.915%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.770     1.031    forLoop_idx_0_1301689840[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.076 r  forLoop_idx_0_1301689840[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.250     1.326    forLoop_idx_0_1301689840[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X60Y56         SRLC32E                                      r  forLoop_idx_0_1301689840[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=409, routed)         0.861     2.051    forLoop_idx_0_1301689840[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y56         SRLC32E                                      r  forLoop_idx_0_1301689840[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK





