<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file:////opt/Xilinx/14.7/ISE_DS/ISE/xbr/data/xmlReportxbr.dtd">
<document><ascFile>div_mod.rpt</ascFile><devFile>/opt/Xilinx/14.7/ISE_DS/ISE/xbr/data/xc2c64a.chp</devFile><mfdFile>div_mod.mfd</mfdFile><htmlFile logic_legend="logiclegend.htm" logo="coolrunnerII_logo.jpg" pin_legend="pinlegend.htm"/><header date="11- 1-2021" design="div_mod" device="XC2C64A" eqnType="1" pkg="VQ44" speed="-7" status="1" statusStr="Successful" swVersion="P.20131013" time="  1:03PM" version="1.0"/><global_inputs id="phase_in" use="GCK"/><global_inputs id="reset" use="GSR" userloc="P30"/><pin id="FB1_MC1_PIN38" pinnum="38"/><pin id="FB1_MC2_PIN37" pinnum="37"/><pin id="FB1_MC3_PIN36" pinnum="36"/><pin id="FB1_MC9_PIN34" pinnum="34"/><pin id="FB1_MC10_PIN33" pinnum="33"/><pin id="FB1_MC11_PIN32" pinnum="32"/><pin id="FB1_MC12_PIN31" pinnum="31"/><pin id="FB1_MC13_PIN30" iostd="LVCMOS33" iostyle="KPR" pinnum="30" signal="reset" use="GSRI_SPECSIG"/><pin id="FB2_MC1_PIN39" iostd="LVCMOS33" pinnum="39" signal="div_out" slew="SLOW" use="O"/><pin id="FB2_MC2_PIN40" pinnum="40"/><pin id="FB2_MC5_PIN41" pinnum="41"/><pin id="FB2_MC6_PIN42" pinnum="42"/><pin id="FB2_MC7_PIN43" iostd="LVCMOS33" iostyle="KPR" pinnum="43" signal="phase_in" use="GCK"/><pin id="FB2_MC8_PIN44" pinnum="44"/><pin id="FB2_MC10_PIN1" pinnum="1"/><pin id="FB2_MC12_PIN2" pinnum="2"/><pin id="FB2_MC13_PIN3" pinnum="3"/><pin id="FB3_MC1_PIN29" pinnum="29"/><pin id="FB3_MC2_PIN28" pinnum="28"/><pin id="FB3_MC3_PIN27" pinnum="27"/><pin id="FB3_MC6_PIN23" pinnum="23"/><pin id="FB3_MC10_PIN22" pinnum="22"/><pin id="FB3_MC11_PIN21" pinnum="21"/><pin id="FB3_MC12_PIN20" pinnum="20"/><pin id="FB3_MC14_PIN19" pinnum="19"/><pin id="FB3_MC15_PIN18" pinnum="18"/><pin id="FB4_MC1_PIN5" pinnum="5"/><pin id="FB4_MC2_PIN6" pinnum="6"/><pin id="FB4_MC7_PIN8" pinnum="8"/><pin id="FB4_MC11_PIN12" pinnum="12"/><pin id="FB4_MC13_PIN13" pinnum="13"/><pin id="FB4_MC14_PIN14" pinnum="14"/><pin id="FB4_MC15_PIN16" pinnum="16"/><pin id="FB_PIN35" pinnum="35" use="VCCAUX"/><pin id="FB_PIN7" pinnum="7" use="VCCIO-3.3"/><pin id="FB_PIN15" pinnum="15" use="VCC"/><pin id="FB_PIN26" pinnum="26" use="VCCIO-3.3"/><fblock id="FB1" pinUse="1"><macrocell id="FB1_MC1" pin="FB1_MC1_PIN38"/><macrocell id="FB1_MC2" pin="FB1_MC2_PIN37"/><macrocell id="FB1_MC3" pin="FB1_MC3_PIN36"/><macrocell id="FB1_MC4"/><macrocell id="FB1_MC5"/><macrocell id="FB1_MC6"/><macrocell id="FB1_MC7" sigUse="5" signal="cnt4_SPECSIG"><eq_pterm ptindx="FB1_1"/><eq_pterm ptindx="FB1_4"/></macrocell><macrocell id="FB1_MC8" sigUse="5" signal="cnt3_SPECSIG"><eq_pterm ptindx="FB1_3"/><eq_pterm ptindx="FB1_1"/></macrocell><macrocell id="FB1_MC9" pin="FB1_MC9_PIN34"/><macrocell id="FB1_MC10" pin="FB1_MC10_PIN33"/><macrocell id="FB1_MC11" pin="FB1_MC11_PIN32"/><macrocell id="FB1_MC12" pin="FB1_MC12_PIN31"/><macrocell id="FB1_MC13" pin="FB1_MC13_PIN30"/><macrocell id="FB1_MC14" sigUse="5" signal="cnt2_SPECSIG"><eq_pterm ptindx="FB1_2"/><eq_pterm ptindx="FB1_1"/></macrocell><macrocell id="FB1_MC15" sigUse="5" signal="cnt1_SPECSIG"><eq_pterm ptindx="FB1_0"/><eq_pterm ptindx="FB1_1"/></macrocell><macrocell id="FB1_MC16" sigUse="5" signal="cnt0_SPECSIG"><eq_pterm ptindx="FB1_55"/></macrocell><fbinput id="FB1_I1" signal="cnt0_SPECSIG"/><fbinput id="FB1_I2" signal="cnt1_SPECSIG"/><fbinput id="FB1_I3" signal="cnt2_SPECSIG"/><fbinput id="FB1_I4" signal="cnt3_SPECSIG"/><fbinput id="FB1_I5" signal="cnt4_SPECSIG"/><PAL><pterm id="FB1_0"><signal id="cnt0_SPECSIG"/></pterm><pterm id="FB1_1"><signal id="cnt4_SPECSIG"/><signal id="cnt1_SPECSIG"/><signal id="cnt2_SPECSIG"/><signal id="cnt3_SPECSIG"/></pterm><pterm id="FB1_2"><signal id="cnt0_SPECSIG"/><signal id="cnt1_SPECSIG"/></pterm><pterm id="FB1_3"><signal id="cnt0_SPECSIG"/><signal id="cnt1_SPECSIG"/><signal id="cnt2_SPECSIG"/></pterm><pterm id="FB1_4"><signal id="cnt0_SPECSIG"/><signal id="cnt1_SPECSIG"/><signal id="cnt2_SPECSIG"/><signal id="cnt3_SPECSIG"/></pterm><pterm id="FB1_55"><signal id="cnt4_SPECSIG"/><signal id="cnt0_SPECSIG" negated="ON"/><signal id="cnt1_SPECSIG"/><signal id="cnt2_SPECSIG"/><signal id="cnt3_SPECSIG"/></pterm></PAL><equation id="cnt4_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB1_1"/><eq_pterm ptindx="FB1_4"/></d2><clk><fastsig signal="phase_in"/></clk><reset><fastsig signal="reset"/></reset><prld ptindx="GND"/></equation><equation id="cnt3_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB1_3"/><eq_pterm ptindx="FB1_1"/></d2><clk><fastsig signal="phase_in"/></clk><reset><fastsig signal="reset"/></reset><prld ptindx="GND"/></equation><equation id="cnt2_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB1_2"/><eq_pterm ptindx="FB1_1"/></d2><clk><fastsig signal="phase_in"/></clk><reset><fastsig signal="reset"/></reset><prld ptindx="GND"/></equation><equation id="cnt1_SPECSIG" regUse="TFF"><d2><eq_pterm ptindx="FB1_0"/><eq_pterm ptindx="FB1_1"/></d2><clk><fastsig signal="phase_in"/></clk><reset><fastsig signal="reset"/></reset><prld ptindx="GND"/></equation><equation id="cnt0_SPECSIG" negated="ON" regUse="TFF"><d1><eq_pterm ptindx="FB1_55"/></d1><clk><fastsig signal="phase_in"/></clk><reset><fastsig signal="reset"/></reset><prld ptindx="GND"/></equation></fblock><fblock id="FB2" pinUse="1"><macrocell id="FB2_MC1" pin="FB2_MC1_PIN39" sigUse="2" signal="div_out"><eq_pterm ptindx="FB2_0"/><eq_pterm ptindx="FB2_10"/></macrocell><macrocell id="FB2_MC2" pin="FB2_MC2_PIN40"/><macrocell id="FB2_MC3"/><macrocell id="FB2_MC4"/><macrocell id="FB2_MC5" pin="FB2_MC5_PIN41"/><macrocell id="FB2_MC6" pin="FB2_MC6_PIN42"/><macrocell id="FB2_MC7" pin="FB2_MC7_PIN43"/><macrocell id="FB2_MC8" pin="FB2_MC8_PIN44"/><macrocell id="FB2_MC9"/><macrocell id="FB2_MC10" pin="FB2_MC10_PIN1"/><macrocell id="FB2_MC11"/><macrocell id="FB2_MC12" pin="FB2_MC12_PIN2"/><macrocell id="FB2_MC13" pin="FB2_MC13_PIN3"/><macrocell id="FB2_MC14"/><macrocell id="FB2_MC15"/><macrocell id="FB2_MC16"/><fbinput id="FB2_I1" signal="cnt4_SPECSIG"/><fbinput id="FB2_I2" signal="reset"/><PAL><pterm id="FB2_0"><signal id="cnt4_SPECSIG" negated="ON"/></pterm><pterm id="FB2_10"><signal id="reset" negated="ON"/></pterm></PAL><equation id="div_out" regUse="DEFF"><d2><eq_pterm ptindx="FB2_0"/></d2><clk><fastsig signal="phase_in"/></clk><ce><eq_pterm ptindx="FB2_10"/></ce><prld ptindx="GND"/></equation></fblock><fblock id="FB3" pinUse="0"><macrocell id="FB3_MC1" pin="FB3_MC1_PIN29"/><macrocell id="FB3_MC2" pin="FB3_MC2_PIN28"/><macrocell id="FB3_MC3" pin="FB3_MC3_PIN27"/><macrocell id="FB3_MC4"/><macrocell id="FB3_MC5"/><macrocell id="FB3_MC6" pin="FB3_MC6_PIN23"/><macrocell id="FB3_MC7"/><macrocell id="FB3_MC8"/><macrocell id="FB3_MC9"/><macrocell id="FB3_MC10" pin="FB3_MC10_PIN22"/><macrocell id="FB3_MC11" pin="FB3_MC11_PIN21"/><macrocell id="FB3_MC12" pin="FB3_MC12_PIN20"/><macrocell id="FB3_MC13"/><macrocell id="FB3_MC14" pin="FB3_MC14_PIN19"/><macrocell id="FB3_MC15" pin="FB3_MC15_PIN18"/><macrocell id="FB3_MC16"/><PAL/></fblock><fblock id="FB4" pinUse="0"><macrocell id="FB4_MC1" pin="FB4_MC1_PIN5"/><macrocell id="FB4_MC2" pin="FB4_MC2_PIN6"/><macrocell id="FB4_MC3"/><macrocell id="FB4_MC4"/><macrocell id="FB4_MC5"/><macrocell id="FB4_MC6"/><macrocell id="FB4_MC7" pin="FB4_MC7_PIN8"/><macrocell id="FB4_MC8"/><macrocell id="FB4_MC9"/><macrocell id="FB4_MC10"/><macrocell id="FB4_MC11" pin="FB4_MC11_PIN12"/><macrocell id="FB4_MC12"/><macrocell id="FB4_MC13" pin="FB4_MC13_PIN13"/><macrocell id="FB4_MC14" pin="FB4_MC14_PIN14"/><macrocell id="FB4_MC15" pin="FB4_MC15_PIN16"/><macrocell id="FB4_MC16"/><PAL/></fblock><vcc/><gnd/><messages><warning>Cpld - Unable to retrieve the path to the iSE Project Repository. Will   use the default filename of 'div_mod.ise'.</warning></messages><compOpts blkfanin="38" datagate="ON" exhaust="OFF" gclkopt="ON" gsropt="ON" gtsopt="ON" ignoredg="OFF" ignorets="OFF" inputs="32" inreg="ON" iostd="LVCMOS18" keepio="OFF" loc="ON" mlopt="ON" optimize="DENSITY" part="xc2c64a-7-VQ44" prld="LOW" pterms="28" slew="FAST" terminate="KEEPER" unused="KEEPER" wysiwyg="OFF"/><specSig signal="GSRI_SPECSIG" value="GSR/I"/><specSig signal="cnt4_SPECSIG" value="cnt&lt;4&gt;"/><specSig signal="cnt3_SPECSIG" value="cnt&lt;3&gt;"/><specSig signal="cnt2_SPECSIG" value="cnt&lt;2&gt;"/><specSig signal="cnt1_SPECSIG" value="cnt&lt;1&gt;"/><specSig signal="cnt0_SPECSIG" value="cnt&lt;0&gt;"/></document>
