{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1566679978153 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1566679978410 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1566679978457 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1566679978457 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll0\|altpll:altpll_component\|pll Cyclone II PLL " "Implemented PLL \"pll:pll0\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll0\|altpll:altpll_component\|_clk0 13 5 0 0 " "Implementing clock multiplication of 13, clock division of 5, and phase shift of 0 degrees (0 ps) for pll:pll0\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/intelfpga/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/" { { 0 { 0 ""} 0 5432 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1566679978524 ""}  } { { "altpll.tdf" "" { Text "c:/intelfpga/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/" { { 0 { 0 ""} 0 5432 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1566679978524 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1566679978953 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1566679978975 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1566679979932 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1566679979932 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1566679979932 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1566679979932 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "c:/intelfpga/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/intelfpga/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/intelfpga/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/" { { 0 { 0 ""} 0 27712 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1566679979972 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "c:/intelfpga/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/intelfpga/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/intelfpga/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/" { { 0 { 0 ""} 0 27713 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1566679979972 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1566679979972 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1566679980098 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "7 65 " "No exact pin location assignment(s) for 7 pins of 65 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cts1 " "Pin cts1 not assigned to an exact location on the device" {  } { { "c:/intelfpga/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/13.0sp1/quartus/bin64/pin_planner.ppl" { cts1 } } } { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/top.vhd" 41 0 0 } } { "c:/intelfpga/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/intelfpga/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cts1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1566679980777 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rts1 " "Pin rts1 not assigned to an exact location on the device" {  } { { "c:/intelfpga/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/13.0sp1/quartus/bin64/pin_planner.ppl" { rts1 } } } { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/top.vhd" 42 0 0 } } { "c:/intelfpga/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/intelfpga/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rts1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1566679980777 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "tx2 " "Pin tx2 not assigned to an exact location on the device" {  } { { "c:/intelfpga/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/13.0sp1/quartus/bin64/pin_planner.ppl" { tx2 } } } { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/top.vhd" 45 0 0 } } { "c:/intelfpga/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/intelfpga/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { tx2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1566679980777 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cts2 " "Pin cts2 not assigned to an exact location on the device" {  } { { "c:/intelfpga/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/13.0sp1/quartus/bin64/pin_planner.ppl" { cts2 } } } { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/top.vhd" 46 0 0 } } { "c:/intelfpga/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/intelfpga/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cts2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1566679980777 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rts2 " "Pin rts2 not assigned to an exact location on the device" {  } { { "c:/intelfpga/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/13.0sp1/quartus/bin64/pin_planner.ppl" { rts2 } } } { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/top.vhd" 47 0 0 } } { "c:/intelfpga/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/intelfpga/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rts2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1566679980777 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "key1 " "Pin key1 not assigned to an exact location on the device" {  } { { "c:/intelfpga/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/13.0sp1/quartus/bin64/pin_planner.ppl" { key1 } } } { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/top.vhd" 62 0 0 } } { "c:/intelfpga/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/intelfpga/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1566679980777 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rx2 " "Pin rx2 not assigned to an exact location on the device" {  } { { "c:/intelfpga/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/13.0sp1/quartus/bin64/pin_planner.ppl" { rx2 } } } { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/top.vhd" 44 0 0 } } { "c:/intelfpga/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/intelfpga/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rx2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1566679980777 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1566679980777 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1566679982932 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "de0n.sdc " "Synopsys Design Constraints File file not found: 'de0n.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1566679982951 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1566679982955 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1566679983025 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1566679983245 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkin (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clkin (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1566679984349 ""}  } { { "c:/intelfpga/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/13.0sp1/quartus/bin64/pin_planner.ppl" { clkin } } } { "c:/intelfpga/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clkin" } } } } { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/top.vhd" 24 0 0 } } { "c:/intelfpga/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/intelfpga/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clkin } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1566679984349 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll0\|altpll:altpll_component\|_clk0 (placed in counter C2 of PLL_1) " "Automatically promoted node pll:pll0\|altpll:altpll_component\|_clk0 (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1566679984349 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_X0_Y1_N1 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_X0_Y1_N1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1566679984349 ""}  } { { "altpll.tdf" "" { Text "c:/intelfpga/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/intelfpga/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/intelfpga/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:pll0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/" { { 0 { 0 ""} 0 5432 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1566679984349 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "key1 (placed in PIN M1 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node key1 (placed in PIN M1 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1566679984351 ""}  } { { "c:/intelfpga/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/13.0sp1/quartus/bin64/pin_planner.ppl" { key1 } } } { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/top.vhd" 62 0 0 } } { "c:/intelfpga/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/intelfpga/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1566679984351 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpuclk  " "Automatically promoted node cpuclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1566679984351 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "unibus:pdp11\|xu:xu0\|xubl:xubl0\|xu_sclk~0 " "Destination node unibus:pdp11\|xu:xu0\|xubl:xubl0\|xu_sclk~0" {  } { { "../xubl.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/xubl.vhd" 46 -1 0 } } { "c:/intelfpga/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/intelfpga/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { unibus:pdp11|xu:xu0|xubl:xubl0|xu_sclk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/" { { 0 { 0 ""} 0 9761 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1566679984351 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector69~0 " "Destination node Selector69~0" {  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/top.vhd" 392 -1 0 } } { "c:/intelfpga/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/intelfpga/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Selector69~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/" { { 0 { 0 ""} 0 11353 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1566679984351 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1566679984351 ""}  } { { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/top.vhd" 238 -1 0 } } { "c:/intelfpga/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/intelfpga/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cpuclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/" { { 0 { 0 ""} 0 5586 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1566679984351 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk  " "Automatically promoted node unibus:pdp11\|rh11:rh0\|sdspi:sd1\|clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1566679984351 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdcard_sclk " "Destination node sdcard_sclk" {  } { { "c:/intelfpga/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/13.0sp1/quartus/bin64/pin_planner.ppl" { sdcard_sclk } } } { "c:/intelfpga/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sdcard_sclk" } } } } { "top.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/top.vhd" 51 0 0 } } { "c:/intelfpga/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/intelfpga/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdcard_sclk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1566679984351 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1566679984351 ""}  } { { "../sdspi.vhd" "" { Text "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/sdspi.vhd" 235 -1 0 } } { "c:/intelfpga/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/intelfpga/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { unibus:pdp11|rh11:rh0|sdspi:sd1|clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/" { { 0 { 0 ""} 0 1487 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1566679984351 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1566679986326 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1566679986351 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1566679986353 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1566679986378 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1566679986408 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1566679986434 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1566679987680 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1566679987707 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1566679987707 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "6 unused 3.3V 3 3 0 " "Number of I/O pins in group: 6 (unused VREF, 3.3V VCCIO, 3 input, 3 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1566679987731 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1566679987731 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1566679987731 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 39 2 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 39 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1566679987732 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 3 30 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1566679987732 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1566679987732 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 2 38 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1566679987732 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 2 37 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1566679987732 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 15 21 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 15 total pin(s) used --  21 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1566679987732 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 40 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1566679987732 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1566679987732 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1566679987732 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1566679987732 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1566679988042 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1566679992357 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:27 " "Fitter placement preparation operations ending: elapsed time is 00:00:27" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1566680019075 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1566680019283 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1566680139519 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:02:00 " "Fitter placement operations ending: elapsed time is 00:02:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1566680139519 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1566680143870 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "36 " "Router estimated average interconnect usage is 36% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "47 X25_Y14 X37_Y27 " "Router estimated peak interconnect usage is 47% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } { { "loc" "" { Generic "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/" { { 1 { 0 "Router estimated peak interconnect usage is 47% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 47% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} 25 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1566680172688 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1566680172688 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:26 " "Fitter routing operations ending: elapsed time is 00:01:26" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1566680231172 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_NOT_USED" "" "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." {  } {  } 0 170202 "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." 0 0 "Fitter" 0 -1 1566680231181 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "38.73 " "Total time spent on timing analysis during the Fitter is 38.73 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1566680232093 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1566680232153 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "56 " "Found 56 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[0\] 0 " "Pin \"dram_dq\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566680232844 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[1\] 0 " "Pin \"dram_dq\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566680232844 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[2\] 0 " "Pin \"dram_dq\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566680232844 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[3\] 0 " "Pin \"dram_dq\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566680232844 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[4\] 0 " "Pin \"dram_dq\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566680232844 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[5\] 0 " "Pin \"dram_dq\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566680232844 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[6\] 0 " "Pin \"dram_dq\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566680232844 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[7\] 0 " "Pin \"dram_dq\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566680232844 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[8\] 0 " "Pin \"dram_dq\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566680232844 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[9\] 0 " "Pin \"dram_dq\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566680232844 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[10\] 0 " "Pin \"dram_dq\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566680232844 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[11\] 0 " "Pin \"dram_dq\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566680232844 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[12\] 0 " "Pin \"dram_dq\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566680232844 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[13\] 0 " "Pin \"dram_dq\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566680232844 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[14\] 0 " "Pin \"dram_dq\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566680232844 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_dq\[15\] 0 " "Pin \"dram_dq\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566680232844 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[0\] 0 " "Pin \"dram_addr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566680232844 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[1\] 0 " "Pin \"dram_addr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566680232844 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[2\] 0 " "Pin \"dram_addr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566680232844 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[3\] 0 " "Pin \"dram_addr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566680232844 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[4\] 0 " "Pin \"dram_addr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566680232844 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[5\] 0 " "Pin \"dram_addr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566680232844 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[6\] 0 " "Pin \"dram_addr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566680232844 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[7\] 0 " "Pin \"dram_addr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566680232844 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[8\] 0 " "Pin \"dram_addr\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566680232844 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[9\] 0 " "Pin \"dram_addr\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566680232844 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[10\] 0 " "Pin \"dram_addr\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566680232844 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_addr\[11\] 0 " "Pin \"dram_addr\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566680232844 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_ba_1 0 " "Pin \"dram_ba_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566680232844 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_ba_0 0 " "Pin \"dram_ba_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566680232844 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_udqm 0 " "Pin \"dram_udqm\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566680232844 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_ldqm 0 " "Pin \"dram_ldqm\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566680232844 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_ras_n 0 " "Pin \"dram_ras_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566680232844 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_cas_n 0 " "Pin \"dram_cas_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566680232844 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_cke 0 " "Pin \"dram_cke\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566680232844 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_clk 0 " "Pin \"dram_clk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566680232844 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_we_n 0 " "Pin \"dram_we_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566680232844 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dram_cs_n 0 " "Pin \"dram_cs_n\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566680232844 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tx1 0 " "Pin \"tx1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566680232844 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rts1 0 " "Pin \"rts1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566680232844 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "tx2 0 " "Pin \"tx2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566680232844 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rts2 0 " "Pin \"rts2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566680232844 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdcard_cs 0 " "Pin \"sdcard_cs\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566680232844 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdcard_mosi 0 " "Pin \"sdcard_mosi\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566680232844 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sdcard_sclk 0 " "Pin \"sdcard_sclk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566680232844 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "xu_cs 0 " "Pin \"xu_cs\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566680232844 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "xu_mosi 0 " "Pin \"xu_mosi\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566680232844 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "xu_sclk 0 " "Pin \"xu_sclk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566680232844 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "greenled\[0\] 0 " "Pin \"greenled\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566680232844 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "greenled\[1\] 0 " "Pin \"greenled\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566680232844 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "greenled\[2\] 0 " "Pin \"greenled\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566680232844 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "greenled\[3\] 0 " "Pin \"greenled\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566680232844 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "greenled\[4\] 0 " "Pin \"greenled\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566680232844 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "greenled\[5\] 0 " "Pin \"greenled\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566680232844 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "greenled\[6\] 0 " "Pin \"greenled\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566680232844 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "greenled\[7\] 0 " "Pin \"greenled\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1566680232844 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1566680232844 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1566680242050 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1566680243731 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1566680253689 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:23 " "Fitter post-fit operations ending: elapsed time is 00:00:23" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1566680255091 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1566680255555 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1566680255908 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/top.fit.smsg " "Generated suppressed messages file D:/FPGA/Altera/quartus-13.0/pdp11-20190702/pdp11/de1-de0n-port/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1566680258293 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4930 " "Peak virtual memory: 4930 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1566680264983 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 24 22:57:44 2019 " "Processing ended: Sat Aug 24 22:57:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1566680264983 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:49 " "Elapsed time: 00:04:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1566680264983 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:45 " "Total CPU time (on all processors): 00:04:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1566680264983 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1566680264983 ""}
