Analysis & Synthesis report for accelerator_toplevel
Fri Jan 10 14:16:24 2025
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: mac0:inst
 14. Parameter Settings for User Entity Instance: network_interface_test:inst20
 15. Parameter Settings for User Entity Instance: network_interface_test:inst20|network_interface_new:my_status[0].ni
 16. Parameter Settings for User Entity Instance: mac1:inst4
 17. Parameter Settings for User Entity Instance: mac2:inst3
 18. Parameter Settings for User Entity Instance: mac3:inst10
 19. Parameter Settings for User Entity Instance: mac4:inst13
 20. Parameter Settings for User Entity Instance: mac5:inst16
 21. Parameter Settings for User Entity Instance: mac6:inst23
 22. Parameter Settings for User Entity Instance: mac7:inst26
 23. Parameter Settings for User Entity Instance: mac8:inst30
 24. Parameter Settings for User Entity Instance: mac9:inst33
 25. Port Connectivity Checks: "potential_decay_9:inst34|Addition_Subtraction:Addition_Subtraction_izi_1"
 26. Port Connectivity Checks: "potential_decay_9:inst34|Multiplication:Multiplication_izi_2"
 27. Port Connectivity Checks: "potential_decay_9:inst34|Multiplication:Multiplication_izi_1"
 28. Port Connectivity Checks: "potential_decay_9:inst34|Multiplication:Multiplication_v_squared"
 29. Port Connectivity Checks: "potential_decay_9:inst34|Addition_Subtraction:Addition_Subtraction_1"
 30. Port Connectivity Checks: "potential_adder_9:inst35|Addition_Subtraction:Addition_Subtraction_Q_2"
 31. Port Connectivity Checks: "potential_adder_9:inst35|comparator:comparator_Q_1"
 32. Port Connectivity Checks: "potential_adder_9:inst35|Addition_Subtraction:Addition_Subtraction_Q_1"
 33. Port Connectivity Checks: "potential_adder_9:inst35|Multiplication:Multiplication_2"
 34. Port Connectivity Checks: "potential_adder_9:inst35|Addition_Subtraction:Addition_Subtraction_4"
 35. Port Connectivity Checks: "potential_adder_9:inst35|Multiplication:Multiplication_1"
 36. Port Connectivity Checks: "potential_adder_9:inst35|comparator:comparator_3"
 37. Port Connectivity Checks: "potential_adder_9:inst35|Addition_Subtraction:Addition_Subtraction_7"
 38. Port Connectivity Checks: "potential_adder_9:inst35|Addition_Subtraction:Addition_Subtraction_3"
 39. Port Connectivity Checks: "potential_adder_9:inst35|Addition_Subtraction:Addition_Subtraction_1"
 40. Port Connectivity Checks: "potential_adder_9:inst35|Addition_Subtraction:Addition_Subtraction_2"
 41. Port Connectivity Checks: "potential_decay_8:inst31|Addition_Subtraction:Addition_Subtraction_izi_1"
 42. Port Connectivity Checks: "potential_decay_8:inst31|Multiplication:Multiplication_izi_2"
 43. Port Connectivity Checks: "potential_decay_8:inst31|Multiplication:Multiplication_izi_1"
 44. Port Connectivity Checks: "potential_decay_8:inst31|Multiplication:Multiplication_v_squared"
 45. Port Connectivity Checks: "potential_decay_8:inst31|Addition_Subtraction:Addition_Subtraction_1"
 46. Port Connectivity Checks: "potential_adder_8:inst32|Addition_Subtraction:Addition_Subtraction_Q_2"
 47. Port Connectivity Checks: "potential_adder_8:inst32|comparator:comparator_Q_1"
 48. Port Connectivity Checks: "potential_adder_8:inst32|Addition_Subtraction:Addition_Subtraction_Q_1"
 49. Port Connectivity Checks: "potential_adder_8:inst32|Multiplication:Multiplication_2"
 50. Port Connectivity Checks: "potential_adder_8:inst32|Addition_Subtraction:Addition_Subtraction_4"
 51. Port Connectivity Checks: "potential_adder_8:inst32|Multiplication:Multiplication_1"
 52. Port Connectivity Checks: "potential_adder_8:inst32|comparator:comparator_3"
 53. Port Connectivity Checks: "potential_adder_8:inst32|Addition_Subtraction:Addition_Subtraction_7"
 54. Port Connectivity Checks: "potential_adder_8:inst32|Addition_Subtraction:Addition_Subtraction_3"
 55. Port Connectivity Checks: "potential_adder_8:inst32|Addition_Subtraction:Addition_Subtraction_1"
 56. Port Connectivity Checks: "potential_adder_8:inst32|Addition_Subtraction:Addition_Subtraction_2"
 57. Port Connectivity Checks: "potential_decay_7:inst28|Addition_Subtraction:Addition_Subtraction_izi_1"
 58. Port Connectivity Checks: "potential_decay_7:inst28|Multiplication:Multiplication_izi_2"
 59. Port Connectivity Checks: "potential_decay_7:inst28|Multiplication:Multiplication_izi_1"
 60. Port Connectivity Checks: "potential_decay_7:inst28|Multiplication:Multiplication_v_squared"
 61. Port Connectivity Checks: "potential_decay_7:inst28|Addition_Subtraction:Addition_Subtraction_1"
 62. Port Connectivity Checks: "potential_adder_7:inst29|Addition_Subtraction:Addition_Subtraction_Q_2"
 63. Port Connectivity Checks: "potential_adder_7:inst29|comparator:comparator_Q_1"
 64. Port Connectivity Checks: "potential_adder_7:inst29|Addition_Subtraction:Addition_Subtraction_Q_1"
 65. Port Connectivity Checks: "potential_adder_7:inst29|Multiplication:Multiplication_2"
 66. Port Connectivity Checks: "potential_adder_7:inst29|Addition_Subtraction:Addition_Subtraction_4"
 67. Port Connectivity Checks: "potential_adder_7:inst29|Multiplication:Multiplication_1"
 68. Port Connectivity Checks: "potential_adder_7:inst29|comparator:comparator_3"
 69. Port Connectivity Checks: "potential_adder_7:inst29|Addition_Subtraction:Addition_Subtraction_7"
 70. Port Connectivity Checks: "potential_adder_7:inst29|Addition_Subtraction:Addition_Subtraction_3"
 71. Port Connectivity Checks: "potential_adder_7:inst29|Addition_Subtraction:Addition_Subtraction_1"
 72. Port Connectivity Checks: "potential_adder_7:inst29|Addition_Subtraction:Addition_Subtraction_2"
 73. Port Connectivity Checks: "potential_decay_6:inst24|Addition_Subtraction:Addition_Subtraction_izi_1"
 74. Port Connectivity Checks: "potential_decay_6:inst24|Multiplication:Multiplication_izi_2"
 75. Port Connectivity Checks: "potential_decay_6:inst24|Multiplication:Multiplication_izi_1"
 76. Port Connectivity Checks: "potential_decay_6:inst24|Multiplication:Multiplication_v_squared"
 77. Port Connectivity Checks: "potential_decay_6:inst24|Addition_Subtraction:Addition_Subtraction_1"
 78. Port Connectivity Checks: "potential_adder_6:inst25|Addition_Subtraction:Addition_Subtraction_Q_2"
 79. Port Connectivity Checks: "potential_adder_6:inst25|comparator:comparator_Q_1"
 80. Port Connectivity Checks: "potential_adder_6:inst25|Addition_Subtraction:Addition_Subtraction_Q_1"
 81. Port Connectivity Checks: "potential_adder_6:inst25|Multiplication:Multiplication_2"
 82. Port Connectivity Checks: "potential_adder_6:inst25|Addition_Subtraction:Addition_Subtraction_4"
 83. Port Connectivity Checks: "potential_adder_6:inst25|Multiplication:Multiplication_1"
 84. Port Connectivity Checks: "potential_adder_6:inst25|comparator:comparator_3"
 85. Port Connectivity Checks: "potential_adder_6:inst25|Addition_Subtraction:Addition_Subtraction_7"
 86. Port Connectivity Checks: "potential_adder_6:inst25|Addition_Subtraction:Addition_Subtraction_3"
 87. Port Connectivity Checks: "potential_adder_6:inst25|Addition_Subtraction:Addition_Subtraction_1"
 88. Port Connectivity Checks: "potential_adder_6:inst25|Addition_Subtraction:Addition_Subtraction_2"
 89. Port Connectivity Checks: "potential_decay_5:inst17|Addition_Subtraction:Addition_Subtraction_izi_1"
 90. Port Connectivity Checks: "potential_decay_5:inst17|Multiplication:Multiplication_izi_2"
 91. Port Connectivity Checks: "potential_decay_5:inst17|Multiplication:Multiplication_izi_1"
 92. Port Connectivity Checks: "potential_decay_5:inst17|Multiplication:Multiplication_v_squared"
 93. Port Connectivity Checks: "potential_decay_5:inst17|Addition_Subtraction:Addition_Subtraction_1"
 94. Port Connectivity Checks: "potential_adder_5:inst22|Addition_Subtraction:Addition_Subtraction_Q_2"
 95. Port Connectivity Checks: "potential_adder_5:inst22|comparator:comparator_Q_1"
 96. Port Connectivity Checks: "potential_adder_5:inst22|Addition_Subtraction:Addition_Subtraction_Q_1"
 97. Port Connectivity Checks: "potential_adder_5:inst22|Multiplication:Multiplication_2"
 98. Port Connectivity Checks: "potential_adder_5:inst22|Addition_Subtraction:Addition_Subtraction_4"
 99. Port Connectivity Checks: "potential_adder_5:inst22|Multiplication:Multiplication_1"
100. Port Connectivity Checks: "potential_adder_5:inst22|comparator:comparator_3"
101. Port Connectivity Checks: "potential_adder_5:inst22|Addition_Subtraction:Addition_Subtraction_7"
102. Port Connectivity Checks: "potential_adder_5:inst22|Addition_Subtraction:Addition_Subtraction_3"
103. Port Connectivity Checks: "potential_adder_5:inst22|Addition_Subtraction:Addition_Subtraction_1"
104. Port Connectivity Checks: "potential_adder_5:inst22|Addition_Subtraction:Addition_Subtraction_2"
105. Port Connectivity Checks: "potential_decay_4:inst14|Addition_Subtraction:Addition_Subtraction_izi_1"
106. Port Connectivity Checks: "potential_decay_4:inst14|Multiplication:Multiplication_izi_2"
107. Port Connectivity Checks: "potential_decay_4:inst14|Multiplication:Multiplication_izi_1"
108. Port Connectivity Checks: "potential_decay_4:inst14|Multiplication:Multiplication_v_squared"
109. Port Connectivity Checks: "potential_decay_4:inst14|Addition_Subtraction:Addition_Subtraction_1"
110. Port Connectivity Checks: "potential_adder_4:inst15|Addition_Subtraction:Addition_Subtraction_Q_2"
111. Port Connectivity Checks: "potential_adder_4:inst15|comparator:comparator_Q_1"
112. Port Connectivity Checks: "potential_adder_4:inst15|Addition_Subtraction:Addition_Subtraction_Q_1"
113. Port Connectivity Checks: "potential_adder_4:inst15|Multiplication:Multiplication_2"
114. Port Connectivity Checks: "potential_adder_4:inst15|Addition_Subtraction:Addition_Subtraction_4"
115. Port Connectivity Checks: "potential_adder_4:inst15|Multiplication:Multiplication_1"
116. Port Connectivity Checks: "potential_adder_4:inst15|comparator:comparator_3"
117. Port Connectivity Checks: "potential_adder_4:inst15|Addition_Subtraction:Addition_Subtraction_7"
118. Port Connectivity Checks: "potential_adder_4:inst15|Addition_Subtraction:Addition_Subtraction_3"
119. Port Connectivity Checks: "potential_adder_4:inst15|Addition_Subtraction:Addition_Subtraction_1"
120. Port Connectivity Checks: "potential_adder_4:inst15|Addition_Subtraction:Addition_Subtraction_2"
121. Port Connectivity Checks: "potential_decay_3:inst11|Addition_Subtraction:Addition_Subtraction_izi_1"
122. Port Connectivity Checks: "potential_decay_3:inst11|Multiplication:Multiplication_izi_2"
123. Port Connectivity Checks: "potential_decay_3:inst11|Multiplication:Multiplication_izi_1"
124. Port Connectivity Checks: "potential_decay_3:inst11|Multiplication:Multiplication_v_squared"
125. Port Connectivity Checks: "potential_decay_3:inst11|Addition_Subtraction:Addition_Subtraction_1"
126. Port Connectivity Checks: "potential_adder_3:inst12|Addition_Subtraction:Addition_Subtraction_Q_2"
127. Port Connectivity Checks: "potential_adder_3:inst12|comparator:comparator_Q_1"
128. Port Connectivity Checks: "potential_adder_3:inst12|Addition_Subtraction:Addition_Subtraction_Q_1"
129. Port Connectivity Checks: "potential_adder_3:inst12|Multiplication:Multiplication_2"
130. Port Connectivity Checks: "potential_adder_3:inst12|Addition_Subtraction:Addition_Subtraction_4"
131. Port Connectivity Checks: "potential_adder_3:inst12|Multiplication:Multiplication_1"
132. Port Connectivity Checks: "potential_adder_3:inst12|comparator:comparator_3"
133. Port Connectivity Checks: "potential_adder_3:inst12|Addition_Subtraction:Addition_Subtraction_7"
134. Port Connectivity Checks: "potential_adder_3:inst12|Addition_Subtraction:Addition_Subtraction_3"
135. Port Connectivity Checks: "potential_adder_3:inst12|Addition_Subtraction:Addition_Subtraction_1"
136. Port Connectivity Checks: "potential_adder_3:inst12|Addition_Subtraction:Addition_Subtraction_2"
137. Port Connectivity Checks: "potential_decay_2:inst8|Addition_Subtraction:Addition_Subtraction_izi_1"
138. Port Connectivity Checks: "potential_decay_2:inst8|Multiplication:Multiplication_izi_2"
139. Port Connectivity Checks: "potential_decay_2:inst8|Multiplication:Multiplication_izi_1"
140. Port Connectivity Checks: "potential_decay_2:inst8|Multiplication:Multiplication_v_squared"
141. Port Connectivity Checks: "potential_decay_2:inst8|Addition_Subtraction:Addition_Subtraction_1"
142. Port Connectivity Checks: "potential_adder_2:inst9|Addition_Subtraction:Addition_Subtraction_Q_2"
143. Port Connectivity Checks: "potential_adder_2:inst9|comparator:comparator_Q_1"
144. Port Connectivity Checks: "potential_adder_2:inst9|Addition_Subtraction:Addition_Subtraction_Q_1"
145. Port Connectivity Checks: "potential_adder_2:inst9|Multiplication:Multiplication_2"
146. Port Connectivity Checks: "potential_adder_2:inst9|Addition_Subtraction:Addition_Subtraction_4"
147. Port Connectivity Checks: "potential_adder_2:inst9|Multiplication:Multiplication_1"
148. Port Connectivity Checks: "potential_adder_2:inst9|comparator:comparator_3"
149. Port Connectivity Checks: "potential_adder_2:inst9|Addition_Subtraction:Addition_Subtraction_7"
150. Port Connectivity Checks: "potential_adder_2:inst9|Addition_Subtraction:Addition_Subtraction_3"
151. Port Connectivity Checks: "potential_adder_2:inst9|Addition_Subtraction:Addition_Subtraction_1"
152. Port Connectivity Checks: "potential_adder_2:inst9|Addition_Subtraction:Addition_Subtraction_2"
153. Port Connectivity Checks: "potential_decay_1:inst6|Addition_Subtraction:Addition_Subtraction_izi_1"
154. Port Connectivity Checks: "potential_decay_1:inst6|Multiplication:Multiplication_izi_2"
155. Port Connectivity Checks: "potential_decay_1:inst6|Multiplication:Multiplication_izi_1"
156. Port Connectivity Checks: "potential_decay_1:inst6|Multiplication:Multiplication_v_squared"
157. Port Connectivity Checks: "potential_decay_1:inst6|Addition_Subtraction:Addition_Subtraction_1"
158. Port Connectivity Checks: "potential_adder_1:inst5|Addition_Subtraction:Addition_Subtraction_Q_2"
159. Port Connectivity Checks: "potential_adder_1:inst5|comparator:comparator_Q_1"
160. Port Connectivity Checks: "potential_adder_1:inst5|Addition_Subtraction:Addition_Subtraction_Q_1"
161. Port Connectivity Checks: "potential_adder_1:inst5|Multiplication:Multiplication_2"
162. Port Connectivity Checks: "potential_adder_1:inst5|Addition_Subtraction:Addition_Subtraction_4"
163. Port Connectivity Checks: "potential_adder_1:inst5|Multiplication:Multiplication_1"
164. Port Connectivity Checks: "potential_adder_1:inst5|comparator:comparator_3"
165. Port Connectivity Checks: "potential_adder_1:inst5|Addition_Subtraction:Addition_Subtraction_7"
166. Port Connectivity Checks: "potential_adder_1:inst5|Addition_Subtraction:Addition_Subtraction_3"
167. Port Connectivity Checks: "potential_adder_1:inst5|Addition_Subtraction:Addition_Subtraction_1"
168. Port Connectivity Checks: "potential_adder_1:inst5|Addition_Subtraction:Addition_Subtraction_2"
169. Port Connectivity Checks: "network_interface_test:inst20|network_interface_new:my_status[0].ni"
170. Port Connectivity Checks: "potential_decay_0:inst1|Addition_Subtraction:Addition_Subtraction_izi_1"
171. Port Connectivity Checks: "potential_decay_0:inst1|Multiplication:Multiplication_izi_2"
172. Port Connectivity Checks: "potential_decay_0:inst1|Multiplication:Multiplication_izi_1"
173. Port Connectivity Checks: "potential_decay_0:inst1|Multiplication:Multiplication_v_squared"
174. Port Connectivity Checks: "potential_decay_0:inst1|Addition_Subtraction:Addition_Subtraction_1"
175. Port Connectivity Checks: "potential_adder_0:inst2|Addition_Subtraction:Addition_Subtraction_Q_2"
176. Port Connectivity Checks: "potential_adder_0:inst2|comparator:comparator_Q_1"
177. Port Connectivity Checks: "potential_adder_0:inst2|Addition_Subtraction:Addition_Subtraction_Q_1"
178. Port Connectivity Checks: "potential_adder_0:inst2|Multiplication:Multiplication_2"
179. Port Connectivity Checks: "potential_adder_0:inst2|Addition_Subtraction:Addition_Subtraction_4"
180. Port Connectivity Checks: "potential_adder_0:inst2|Multiplication:Multiplication_1"
181. Port Connectivity Checks: "potential_adder_0:inst2|comparator:comparator_3"
182. Port Connectivity Checks: "potential_adder_0:inst2|Addition_Subtraction:Addition_Subtraction_7"
183. Port Connectivity Checks: "potential_adder_0:inst2|Addition_Subtraction:Addition_Subtraction_3"
184. Port Connectivity Checks: "potential_adder_0:inst2|comparator:comparator_2|Addition_Subtraction:Addition_Subtraction_1"
185. Port Connectivity Checks: "potential_adder_0:inst2|Addition_Subtraction:Addition_Subtraction_1"
186. Port Connectivity Checks: "potential_adder_0:inst2|Addition_Subtraction:Addition_Subtraction_2|priority_encoder:pe"
187. Port Connectivity Checks: "potential_adder_0:inst2|Addition_Subtraction:Addition_Subtraction_2"
188. Elapsed Time Per Partition
189. Analysis & Synthesis Messages
190. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jan 10 14:16:23 2025      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; accelerator_toplevel                       ;
; Top-level Entity Name              ; accelerator_toplevel                       ;
; Family                             ; Cyclone IV E                               ;
; Total logic elements               ; 4,503                                      ;
;     Total combinational functions  ; 4,503                                      ;
;     Dedicated logic registers      ; 67                                         ;
; Total registers                    ; 67                                         ;
; Total pins                         ; 22                                         ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0                                          ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                            ;
+----------------------------------------------------------------------------+----------------------+----------------------+
; Option                                                                     ; Setting              ; Default Value        ;
+----------------------------------------------------------------------------+----------------------+----------------------+
; Device                                                                     ; EP4CE115F29C7        ;                      ;
; Top-level entity name                                                      ; accelerator_toplevel ; accelerator_toplevel ;
; Family name                                                                ; Cyclone IV E         ; Cyclone IV GX        ;
; Use smart compilation                                                      ; Off                  ; Off                  ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                   ; On                   ;
; Enable compact report table                                                ; Off                  ; Off                  ;
; Restructure Multiplexers                                                   ; Auto                 ; Auto                 ;
; Create Debugging Nodes for IP Cores                                        ; Off                  ; Off                  ;
; Preserve fewer node names                                                  ; On                   ; On                   ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                  ; Off                  ;
; Verilog Version                                                            ; Verilog_2001         ; Verilog_2001         ;
; VHDL Version                                                               ; VHDL_1993            ; VHDL_1993            ;
; State Machine Processing                                                   ; Auto                 ; Auto                 ;
; Safe State Machine                                                         ; Off                  ; Off                  ;
; Extract Verilog State Machines                                             ; On                   ; On                   ;
; Extract VHDL State Machines                                                ; On                   ; On                   ;
; Ignore Verilog initial constructs                                          ; Off                  ; Off                  ;
; Iteration limit for constant Verilog loops                                 ; 5000                 ; 5000                 ;
; Iteration limit for non-constant Verilog loops                             ; 250                  ; 250                  ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                   ; On                   ;
; Infer RAMs from Raw Logic                                                  ; On                   ; On                   ;
; Parallel Synthesis                                                         ; On                   ; On                   ;
; DSP Block Balancing                                                        ; Auto                 ; Auto                 ;
; NOT Gate Push-Back                                                         ; On                   ; On                   ;
; Power-Up Don't Care                                                        ; On                   ; On                   ;
; Remove Redundant Logic Cells                                               ; Off                  ; Off                  ;
; Remove Duplicate Registers                                                 ; On                   ; On                   ;
; Ignore CARRY Buffers                                                       ; Off                  ; Off                  ;
; Ignore CASCADE Buffers                                                     ; Off                  ; Off                  ;
; Ignore GLOBAL Buffers                                                      ; Off                  ; Off                  ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                  ; Off                  ;
; Ignore LCELL Buffers                                                       ; Off                  ; Off                  ;
; Ignore SOFT Buffers                                                        ; On                   ; On                   ;
; Limit AHDL Integers to 32 Bits                                             ; Off                  ; Off                  ;
; Optimization Technique                                                     ; Balanced             ; Balanced             ;
; Carry Chain Length                                                         ; 70                   ; 70                   ;
; Auto Carry Chains                                                          ; On                   ; On                   ;
; Auto Open-Drain Pins                                                       ; On                   ; On                   ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                  ; Off                  ;
; Auto ROM Replacement                                                       ; On                   ; On                   ;
; Auto RAM Replacement                                                       ; On                   ; On                   ;
; Auto DSP Block Replacement                                                 ; On                   ; On                   ;
; Auto Shift Register Replacement                                            ; Auto                 ; Auto                 ;
; Allow Shift Register Merging across Hierarchies                            ; Auto                 ; Auto                 ;
; Auto Clock Enable Replacement                                              ; On                   ; On                   ;
; Strict RAM Replacement                                                     ; Off                  ; Off                  ;
; Allow Synchronous Control Signals                                          ; On                   ; On                   ;
; Force Use of Synchronous Clear Signals                                     ; Off                  ; Off                  ;
; Auto RAM Block Balancing                                                   ; On                   ; On                   ;
; Auto RAM to Logic Cell Conversion                                          ; Off                  ; Off                  ;
; Auto Resource Sharing                                                      ; Off                  ; Off                  ;
; Allow Any RAM Size For Recognition                                         ; Off                  ; Off                  ;
; Allow Any ROM Size For Recognition                                         ; Off                  ; Off                  ;
; Allow Any Shift Register Size For Recognition                              ; Off                  ; Off                  ;
; Use LogicLock Constraints during Resource Balancing                        ; On                   ; On                   ;
; Ignore translate_off and synthesis_off directives                          ; Off                  ; Off                  ;
; Timing-Driven Synthesis                                                    ; On                   ; On                   ;
; Report Parameter Settings                                                  ; On                   ; On                   ;
; Report Source Assignments                                                  ; On                   ; On                   ;
; Report Connectivity Checks                                                 ; On                   ; On                   ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                  ; Off                  ;
; Synchronization Register Chain Length                                      ; 2                    ; 2                    ;
; PowerPlay Power Optimization                                               ; Normal compilation   ; Normal compilation   ;
; HDL message level                                                          ; Level2               ; Level2               ;
; Suppress Register Optimization Related Messages                            ; Off                  ; Off                  ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000                 ; 5000                 ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000                 ; 5000                 ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                  ; 100                  ;
; Clock MUX Protection                                                       ; On                   ; On                   ;
; Auto Gated Clock Conversion                                                ; Off                  ; Off                  ;
; Block Design Naming                                                        ; Auto                 ; Auto                 ;
; SDC constraint protection                                                  ; Off                  ; Off                  ;
; Synthesis Effort                                                           ; Auto                 ; Auto                 ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                   ; On                   ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                  ; Off                  ;
; Analysis & Synthesis Message Level                                         ; Medium               ; Medium               ;
; Disable Register Merging Across Hierarchies                                ; Auto                 ; Auto                 ;
; Resource Aware Inference For Block RAM                                     ; On                   ; On                   ;
; Synthesis Seed                                                             ; 1                    ; 1                    ;
+----------------------------------------------------------------------------+----------------------+----------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                      ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                            ; Library ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------------------------+---------+
; ../rtl/potential_decay_9.v       ; yes             ; User Verilog HDL File              ; E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_9.v        ;         ;
; ../rtl/potential_decay_8.v       ; yes             ; User Verilog HDL File              ; E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_8.v        ;         ;
; ../rtl/potential_decay_7.v       ; yes             ; User Verilog HDL File              ; E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_7.v        ;         ;
; ../rtl/potential_decay_6.v       ; yes             ; User Verilog HDL File              ; E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_6.v        ;         ;
; ../rtl/potential_decay_5.v       ; yes             ; User Verilog HDL File              ; E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_5.v        ;         ;
; ../rtl/potential_decay_4.v       ; yes             ; User Verilog HDL File              ; E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_4.v        ;         ;
; ../rtl/potential_decay_3.v       ; yes             ; User Verilog HDL File              ; E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_3.v        ;         ;
; ../rtl/potential_decay_2.v       ; yes             ; User Verilog HDL File              ; E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_2.v        ;         ;
; ../rtl/potential_decay_1.v       ; yes             ; User Verilog HDL File              ; E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_1.v        ;         ;
; ../rtl/potential_decay_0.v       ; yes             ; User Verilog HDL File              ; E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_decay_0.v        ;         ;
; ../rtl/potential_adder_9.v       ; yes             ; User Verilog HDL File              ; E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_9.v        ;         ;
; ../rtl/potential_adder_8.v       ; yes             ; User Verilog HDL File              ; E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_8.v        ;         ;
; ../rtl/potential_adder_7.v       ; yes             ; User Verilog HDL File              ; E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_7.v        ;         ;
; ../rtl/potential_adder_6.v       ; yes             ; User Verilog HDL File              ; E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_6.v        ;         ;
; ../rtl/potential_adder_5.v       ; yes             ; User Verilog HDL File              ; E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_5.v        ;         ;
; ../rtl/potential_adder_4.v       ; yes             ; User Verilog HDL File              ; E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_4.v        ;         ;
; ../rtl/potential_adder_3.v       ; yes             ; User Verilog HDL File              ; E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_3.v        ;         ;
; ../rtl/potential_adder_2.v       ; yes             ; User Verilog HDL File              ; E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_2.v        ;         ;
; ../rtl/potential_adder_1.v       ; yes             ; User Verilog HDL File              ; E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_1.v        ;         ;
; ../rtl/potential_adder_0.v       ; yes             ; User Verilog HDL File              ; E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/potential_adder_0.v        ;         ;
; ../rtl/mac9.v                    ; yes             ; User Verilog HDL File              ; E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac9.v                     ;         ;
; ../rtl/mac8.v                    ; yes             ; User Verilog HDL File              ; E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac8.v                     ;         ;
; ../rtl/mac7.v                    ; yes             ; User Verilog HDL File              ; E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac7.v                     ;         ;
; ../rtl/mac6.v                    ; yes             ; User Verilog HDL File              ; E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac6.v                     ;         ;
; ../rtl/mac5.v                    ; yes             ; User Verilog HDL File              ; E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac5.v                     ;         ;
; ../rtl/mac4.v                    ; yes             ; User Verilog HDL File              ; E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac4.v                     ;         ;
; ../rtl/mac3.v                    ; yes             ; User Verilog HDL File              ; E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac3.v                     ;         ;
; ../rtl/mac2.v                    ; yes             ; User Verilog HDL File              ; E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac2.v                     ;         ;
; ../rtl/mac1.v                    ; yes             ; User Verilog HDL File              ; E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac1.v                     ;         ;
; ../rtl/mac0.v                    ; yes             ; User Verilog HDL File              ; E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/mac0.v                     ;         ;
; ../rtl/network_interface_test.v  ; yes             ; User Verilog HDL File              ; E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface_test.v   ;         ;
; ../rtl/network_interface.v       ; yes             ; User Verilog HDL File              ; E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/network_interface.v        ;         ;
; ../rtl/comparator.v              ; yes             ; User Verilog HDL File              ; E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/comparator.v               ;         ;
; ../rtl/Priority_Encoder.v        ; yes             ; User Verilog HDL File              ; E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/Priority_Encoder.v         ;         ;
; ../rtl/Multiplication.v          ; yes             ; User Verilog HDL File              ; E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/Multiplication.v           ;         ;
; ../rtl/Addition_Subtraction.v    ; yes             ; User Verilog HDL File              ; E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/rtl/Addition_Subtraction.v     ;         ;
; accelerator_toplevel.bdf         ; yes             ; User Block Diagram/Schematic File  ; E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/synth/accelerator_toplevel.bdf ;         ;
+----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                           ;
+---------------------------------------------+---------------------------------------------------------+
; Resource                                    ; Usage                                                   ;
+---------------------------------------------+---------------------------------------------------------+
; Estimated Total logic elements              ; 4,503                                                   ;
;                                             ;                                                         ;
; Total combinational functions               ; 4503                                                    ;
; Logic element usage by number of LUT inputs ;                                                         ;
;     -- 4 input functions                    ; 2473                                                    ;
;     -- 3 input functions                    ; 1384                                                    ;
;     -- <=2 input functions                  ; 646                                                     ;
;                                             ;                                                         ;
; Logic elements by mode                      ;                                                         ;
;     -- normal mode                          ; 3724                                                    ;
;     -- arithmetic mode                      ; 779                                                     ;
;                                             ;                                                         ;
; Total registers                             ; 67                                                      ;
;     -- Dedicated logic registers            ; 67                                                      ;
;     -- I/O registers                        ; 0                                                       ;
;                                             ;                                                         ;
; I/O pins                                    ; 22                                                      ;
; Embedded Multiplier 9-bit elements          ; 0                                                       ;
; Maximum fan-out node                        ; potential_decay_1:inst6|output_potential_decay1_LIF[31] ;
; Maximum fan-out                             ; 136                                                     ;
; Total fan-out                               ; 15473                                                   ;
; Average fan-out                             ; 3.35                                                    ;
+---------------------------------------------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                             ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                               ; Library Name ;
+--------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------+--------------+
; |accelerator_toplevel                                  ; 4503 (0)          ; 67 (0)       ; 0           ; 0            ; 0       ; 0         ; 22   ; 0            ; |accelerator_toplevel                                                                                             ; work         ;
;    |mac0:inst|                                         ; 134 (134)         ; 67 (67)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |accelerator_toplevel|mac0:inst                                                                                   ; work         ;
;    |mac2:inst3|                                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |accelerator_toplevel|mac2:inst3                                                                                  ; work         ;
;    |network_interface_test:inst20|                     ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |accelerator_toplevel|network_interface_test:inst20                                                               ; work         ;
;       |network_interface_new:my_status[0].ni|          ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |accelerator_toplevel|network_interface_test:inst20|network_interface_new:my_status[0].ni                         ; work         ;
;    |potential_adder_0:inst2|                           ; 1379 (282)        ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |accelerator_toplevel|potential_adder_0:inst2                                                                     ; work         ;
;       |Addition_Subtraction:Addition_Subtraction_1|    ; 414 (324)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |accelerator_toplevel|potential_adder_0:inst2|Addition_Subtraction:Addition_Subtraction_1                         ; work         ;
;          |priority_encoder:pe|                         ; 90 (90)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |accelerator_toplevel|potential_adder_0:inst2|Addition_Subtraction:Addition_Subtraction_1|priority_encoder:pe     ; work         ;
;       |Addition_Subtraction:Addition_Subtraction_2|    ; 683 (451)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |accelerator_toplevel|potential_adder_0:inst2|Addition_Subtraction:Addition_Subtraction_2                         ; work         ;
;          |priority_encoder:pe|                         ; 232 (232)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |accelerator_toplevel|potential_adder_0:inst2|Addition_Subtraction:Addition_Subtraction_2|priority_encoder:pe     ; work         ;
;    |potential_adder_1:inst5|                           ; 1405 (157)        ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |accelerator_toplevel|potential_adder_1:inst5                                                                     ; work         ;
;       |Addition_Subtraction:Addition_Subtraction_1|    ; 520 (309)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |accelerator_toplevel|potential_adder_1:inst5|Addition_Subtraction:Addition_Subtraction_1                         ; work         ;
;          |priority_encoder:pe|                         ; 211 (211)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |accelerator_toplevel|potential_adder_1:inst5|Addition_Subtraction:Addition_Subtraction_1|priority_encoder:pe     ; work         ;
;       |Addition_Subtraction:Addition_Subtraction_2|    ; 693 (460)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |accelerator_toplevel|potential_adder_1:inst5|Addition_Subtraction:Addition_Subtraction_2                         ; work         ;
;          |priority_encoder:pe|                         ; 233 (233)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |accelerator_toplevel|potential_adder_1:inst5|Addition_Subtraction:Addition_Subtraction_2|priority_encoder:pe     ; work         ;
;       |comparator:comparator_2|                        ; 35 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |accelerator_toplevel|potential_adder_1:inst5|comparator:comparator_2                                             ; work         ;
;          |Addition_Subtraction:Addition_Subtraction_1| ; 35 (35)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |accelerator_toplevel|potential_adder_1:inst5|comparator:comparator_2|Addition_Subtraction:Addition_Subtraction_1 ; work         ;
;    |potential_adder_2:inst9|                           ; 1380 (139)        ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |accelerator_toplevel|potential_adder_2:inst9                                                                     ; work         ;
;       |Addition_Subtraction:Addition_Subtraction_1|    ; 514 (306)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |accelerator_toplevel|potential_adder_2:inst9|Addition_Subtraction:Addition_Subtraction_1                         ; work         ;
;          |priority_encoder:pe|                         ; 208 (208)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |accelerator_toplevel|potential_adder_2:inst9|Addition_Subtraction:Addition_Subtraction_1|priority_encoder:pe     ; work         ;
;       |Addition_Subtraction:Addition_Subtraction_2|    ; 695 (450)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |accelerator_toplevel|potential_adder_2:inst9|Addition_Subtraction:Addition_Subtraction_2                         ; work         ;
;          |priority_encoder:pe|                         ; 245 (245)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |accelerator_toplevel|potential_adder_2:inst9|Addition_Subtraction:Addition_Subtraction_2|priority_encoder:pe     ; work         ;
;       |comparator:comparator_2|                        ; 32 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |accelerator_toplevel|potential_adder_2:inst9|comparator:comparator_2                                             ; work         ;
;          |Addition_Subtraction:Addition_Subtraction_1| ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |accelerator_toplevel|potential_adder_2:inst9|comparator:comparator_2|Addition_Subtraction:Addition_Subtraction_1 ; work         ;
;    |potential_decay_0:inst1|                           ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |accelerator_toplevel|potential_decay_0:inst1                                                                     ; work         ;
;    |potential_decay_1:inst6|                           ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |accelerator_toplevel|potential_decay_1:inst6                                                                     ; work         ;
;    |potential_decay_2:inst8|                           ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |accelerator_toplevel|potential_decay_2:inst8                                                                     ; work         ;
+--------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------------+
; Latch Name                                                                                       ; Latch Enable Signal                                                                              ; Free of Timing Hazards ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------------+
; potential_adder_0:inst2|adder0output1                                                            ; potential_adder_2:inst9|final_potentialAdder2[31]                                                ; yes                    ;
; potential_adder_0:inst2|adder0output2                                                            ; potential_adder_2:inst9|final_potentialAdder2[31]                                                ; yes                    ;
; potential_adder_0:inst2|adder0output3                                                            ; potential_adder_2:inst9|final_potentialAdder2[31]                                                ; yes                    ;
; potential_adder_0:inst2|adder0output4                                                            ; potential_adder_2:inst9|final_potentialAdder2[31]                                                ; yes                    ;
; potential_adder_0:inst2|adder0output6                                                            ; potential_adder_2:inst9|final_potentialAdder2[31]                                                ; yes                    ;
; potential_adder_0:inst2|adder0output7                                                            ; potential_adder_2:inst9|final_potentialAdder2[31]                                                ; yes                    ;
; potential_adder_0:inst2|adder0output8                                                            ; potential_adder_2:inst9|final_potentialAdder2[31]                                                ; yes                    ;
; potential_adder_0:inst2|adder0output9                                                            ; potential_adder_2:inst9|final_potentialAdder2[31]                                                ; yes                    ;
; potential_adder_0:inst2|adder0output5                                                            ; potential_adder_2:inst9|final_potentialAdder2[31]                                                ; yes                    ;
; potential_adder_0:inst2|adder0output0                                                            ; potential_adder_2:inst9|final_potentialAdder2[31]                                                ; yes                    ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|spike_out_source_array[4][0] ; network_interface_test:inst20|network_interface_new:my_status[0].ni|spike_out_source_array[4][0] ; yes                    ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|spike_out_source_array[4][1] ; network_interface_test:inst20|network_interface_new:my_status[0].ni|spike_out_source_array[4][0] ; yes                    ;
; mac0:inst|mac0mult_output[25]                                                                    ; mac2:inst3|mac2mult_output[31]                                                                   ; yes                    ;
; potential_decay_0:inst1|output_potential_decay0_LIF[25]                                          ; mac0:inst|clear                                                                                  ; yes                    ;
; potential_decay_0:inst1|output_potential_decay0_LIF[30]                                          ; mac0:inst|clear                                                                                  ; yes                    ;
; mac0:inst|mac0mult_output[30]                                                                    ; mac2:inst3|mac2mult_output[31]                                                                   ; yes                    ;
; potential_decay_0:inst1|output_potential_decay0_LIF[26]                                          ; mac0:inst|clear                                                                                  ; yes                    ;
; potential_decay_0:inst1|output_potential_decay0_LIF[27]                                          ; mac0:inst|clear                                                                                  ; yes                    ;
; potential_decay_0:inst1|output_potential_decay0_LIF[28]                                          ; mac0:inst|clear                                                                                  ; yes                    ;
; potential_decay_0:inst1|output_potential_decay0_LIF[29]                                          ; mac0:inst|clear                                                                                  ; yes                    ;
; potential_decay_0:inst1|output_potential_decay0_LIF[24]                                          ; mac0:inst|clear                                                                                  ; yes                    ;
; mac0:inst|mac0mult_output[24]                                                                    ; mac2:inst3|mac2mult_output[31]                                                                   ; yes                    ;
; potential_decay_0:inst1|output_potential_decay0_LIF[23]                                          ; mac0:inst|clear                                                                                  ; yes                    ;
; mac0:inst|mac0mult_output[23]                                                                    ; mac2:inst3|mac2mult_output[31]                                                                   ; yes                    ;
; potential_decay_0:inst1|output_potential_decay0_LIF[22]                                          ; mac0:inst|clear                                                                                  ; yes                    ;
; potential_decay_0:inst1|output_potential_decay0_LIF[21]                                          ; mac0:inst|clear                                                                                  ; yes                    ;
; mac0:inst|mac0mult_output[21]                                                                    ; mac2:inst3|mac2mult_output[31]                                                                   ; yes                    ;
; potential_decay_0:inst1|output_potential_decay0_LIF[20]                                          ; mac0:inst|clear                                                                                  ; yes                    ;
; mac0:inst|mac0mult_output[20]                                                                    ; mac2:inst3|mac2mult_output[31]                                                                   ; yes                    ;
; potential_decay_0:inst1|output_potential_decay0_LIF[19]                                          ; mac0:inst|clear                                                                                  ; yes                    ;
; mac0:inst|mac0mult_output[18]                                                                    ; mac2:inst3|mac2mult_output[31]                                                                   ; yes                    ;
; potential_decay_0:inst1|output_potential_decay0_LIF[18]                                          ; mac0:inst|clear                                                                                  ; yes                    ;
; mac0:inst|mac0mult_output[17]                                                                    ; mac2:inst3|mac2mult_output[31]                                                                   ; yes                    ;
; potential_decay_0:inst1|output_potential_decay0_LIF[17]                                          ; mac0:inst|clear                                                                                  ; yes                    ;
; mac0:inst|mac0mult_output[16]                                                                    ; mac2:inst3|mac2mult_output[31]                                                                   ; yes                    ;
; potential_decay_0:inst1|output_potential_decay0_LIF[16]                                          ; mac0:inst|clear                                                                                  ; yes                    ;
; mac0:inst|mac0mult_output[15]                                                                    ; mac2:inst3|mac2mult_output[31]                                                                   ; yes                    ;
; potential_decay_0:inst1|output_potential_decay0_LIF[15]                                          ; mac0:inst|clear                                                                                  ; yes                    ;
; mac0:inst|mac0mult_output[14]                                                                    ; mac2:inst3|mac2mult_output[31]                                                                   ; yes                    ;
; potential_decay_0:inst1|output_potential_decay0_LIF[14]                                          ; mac0:inst|clear                                                                                  ; yes                    ;
; mac0:inst|mac0mult_output[13]                                                                    ; mac2:inst3|mac2mult_output[31]                                                                   ; yes                    ;
; potential_decay_0:inst1|output_potential_decay0_LIF[13]                                          ; mac0:inst|clear                                                                                  ; yes                    ;
; mac0:inst|mac0mult_output[12]                                                                    ; mac2:inst3|mac2mult_output[31]                                                                   ; yes                    ;
; potential_decay_0:inst1|output_potential_decay0_LIF[12]                                          ; mac0:inst|clear                                                                                  ; yes                    ;
; mac0:inst|mac0mult_output[11]                                                                    ; mac2:inst3|mac2mult_output[31]                                                                   ; yes                    ;
; potential_decay_0:inst1|output_potential_decay0_LIF[11]                                          ; mac0:inst|clear                                                                                  ; yes                    ;
; mac0:inst|mac0mult_output[10]                                                                    ; mac2:inst3|mac2mult_output[31]                                                                   ; yes                    ;
; potential_decay_0:inst1|output_potential_decay0_LIF[10]                                          ; mac0:inst|clear                                                                                  ; yes                    ;
; mac0:inst|mac0mult_output[9]                                                                     ; mac2:inst3|mac2mult_output[31]                                                                   ; yes                    ;
; potential_decay_0:inst1|output_potential_decay0_LIF[9]                                           ; mac0:inst|clear                                                                                  ; yes                    ;
; mac0:inst|mac0mult_output[8]                                                                     ; mac2:inst3|mac2mult_output[31]                                                                   ; yes                    ;
; potential_decay_0:inst1|output_potential_decay0_LIF[8]                                           ; mac0:inst|clear                                                                                  ; yes                    ;
; potential_decay_0:inst1|output_potential_decay0_LIF[6]                                           ; mac0:inst|clear                                                                                  ; yes                    ;
; potential_decay_0:inst1|output_potential_decay0_LIF[7]                                           ; mac0:inst|clear                                                                                  ; yes                    ;
; mac0:inst|mac0mult_output[5]                                                                     ; mac2:inst3|mac2mult_output[31]                                                                   ; yes                    ;
; potential_decay_0:inst1|output_potential_decay0_LIF[5]                                           ; mac0:inst|clear                                                                                  ; yes                    ;
; mac0:inst|mac0mult_output[4]                                                                     ; mac2:inst3|mac2mult_output[31]                                                                   ; yes                    ;
; potential_decay_0:inst1|output_potential_decay0_LIF[4]                                           ; mac0:inst|clear                                                                                  ; yes                    ;
; mac0:inst|mac0mult_output[3]                                                                     ; mac2:inst3|mac2mult_output[31]                                                                   ; yes                    ;
; potential_decay_0:inst1|output_potential_decay0_LIF[3]                                           ; mac0:inst|clear                                                                                  ; yes                    ;
; mac0:inst|mac0mult_output[2]                                                                     ; mac2:inst3|mac2mult_output[31]                                                                   ; yes                    ;
; potential_decay_0:inst1|output_potential_decay0_LIF[2]                                           ; mac0:inst|clear                                                                                  ; yes                    ;
; mac0:inst|mac0mult_output[1]                                                                     ; mac2:inst3|mac2mult_output[31]                                                                   ; yes                    ;
; potential_decay_0:inst1|output_potential_decay0_LIF[1]                                           ; mac0:inst|clear                                                                                  ; yes                    ;
; mac0:inst|mac0mult_output[0]                                                                     ; mac2:inst3|mac2mult_output[31]                                                                   ; yes                    ;
; potential_decay_0:inst1|output_potential_decay0_LIF[0]                                           ; mac0:inst|clear                                                                                  ; yes                    ;
; potential_decay_0:inst1|output_potential_decay0_LIF[31]                                          ; mac0:inst|clear                                                                                  ; yes                    ;
; mac1:inst4|mac1mult_output[25]                                                                   ; mac2:inst3|mac2mult_output[31]                                                                   ; yes                    ;
; potential_decay_1:inst6|output_potential_decay1_LIF[25]                                          ; mac0:inst|clear                                                                                  ; yes                    ;
; potential_decay_1:inst6|output_potential_decay1_LIF[30]                                          ; mac0:inst|clear                                                                                  ; yes                    ;
; mac1:inst4|mac1mult_output[30]                                                                   ; mac2:inst3|mac2mult_output[31]                                                                   ; yes                    ;
; potential_decay_1:inst6|output_potential_decay1_LIF[26]                                          ; mac0:inst|clear                                                                                  ; yes                    ;
; potential_decay_1:inst6|output_potential_decay1_LIF[27]                                          ; mac0:inst|clear                                                                                  ; yes                    ;
; potential_decay_1:inst6|output_potential_decay1_LIF[28]                                          ; mac0:inst|clear                                                                                  ; yes                    ;
; potential_decay_1:inst6|output_potential_decay1_LIF[29]                                          ; mac0:inst|clear                                                                                  ; yes                    ;
; potential_decay_1:inst6|output_potential_decay1_LIF[24]                                          ; mac0:inst|clear                                                                                  ; yes                    ;
; mac1:inst4|mac1mult_output[24]                                                                   ; mac2:inst3|mac2mult_output[31]                                                                   ; yes                    ;
; potential_decay_1:inst6|output_potential_decay1_LIF[23]                                          ; mac0:inst|clear                                                                                  ; yes                    ;
; mac1:inst4|mac1mult_output[23]                                                                   ; mac2:inst3|mac2mult_output[31]                                                                   ; yes                    ;
; potential_decay_1:inst6|output_potential_decay1_LIF[22]                                          ; mac0:inst|clear                                                                                  ; yes                    ;
; potential_decay_1:inst6|output_potential_decay1_LIF[21]                                          ; mac0:inst|clear                                                                                  ; yes                    ;
; mac1:inst4|mac1mult_output[21]                                                                   ; mac2:inst3|mac2mult_output[31]                                                                   ; yes                    ;
; potential_decay_1:inst6|output_potential_decay1_LIF[20]                                          ; mac0:inst|clear                                                                                  ; yes                    ;
; mac1:inst4|mac1mult_output[20]                                                                   ; mac2:inst3|mac2mult_output[31]                                                                   ; yes                    ;
; potential_decay_1:inst6|output_potential_decay1_LIF[19]                                          ; mac0:inst|clear                                                                                  ; yes                    ;
; mac1:inst4|mac1mult_output[18]                                                                   ; mac2:inst3|mac2mult_output[31]                                                                   ; yes                    ;
; potential_decay_1:inst6|output_potential_decay1_LIF[18]                                          ; mac0:inst|clear                                                                                  ; yes                    ;
; mac1:inst4|mac1mult_output[17]                                                                   ; mac2:inst3|mac2mult_output[31]                                                                   ; yes                    ;
; potential_decay_1:inst6|output_potential_decay1_LIF[17]                                          ; mac0:inst|clear                                                                                  ; yes                    ;
; mac1:inst4|mac1mult_output[16]                                                                   ; mac2:inst3|mac2mult_output[31]                                                                   ; yes                    ;
; potential_decay_1:inst6|output_potential_decay1_LIF[16]                                          ; mac0:inst|clear                                                                                  ; yes                    ;
; mac1:inst4|mac1mult_output[15]                                                                   ; mac2:inst3|mac2mult_output[31]                                                                   ; yes                    ;
; potential_decay_1:inst6|output_potential_decay1_LIF[15]                                          ; mac0:inst|clear                                                                                  ; yes                    ;
; mac1:inst4|mac1mult_output[14]                                                                   ; mac2:inst3|mac2mult_output[31]                                                                   ; yes                    ;
; potential_decay_1:inst6|output_potential_decay1_LIF[14]                                          ; mac0:inst|clear                                                                                  ; yes                    ;
; mac1:inst4|mac1mult_output[13]                                                                   ; mac2:inst3|mac2mult_output[31]                                                                   ; yes                    ;
; potential_decay_1:inst6|output_potential_decay1_LIF[13]                                          ; mac0:inst|clear                                                                                  ; yes                    ;
; mac1:inst4|mac1mult_output[12]                                                                   ; mac2:inst3|mac2mult_output[31]                                                                   ; yes                    ;
; potential_decay_1:inst6|output_potential_decay1_LIF[12]                                          ; mac0:inst|clear                                                                                  ; yes                    ;
; mac1:inst4|mac1mult_output[11]                                                                   ; mac2:inst3|mac2mult_output[31]                                                                   ; yes                    ;
; Number of user-specified and inferred latches = 269                                              ;                                                                                                  ;                        ;
+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                  ;
+----------------------------------------------------------------------------------------------------+------------------------------------------------+
; Register name                                                                                      ; Reason for Removal                             ;
+----------------------------------------------------------------------------------------------------+------------------------------------------------+
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[24][11] ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[23][0]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[23][1]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[23][2]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[23][3]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[23][4]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[23][5]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[23][6]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[23][7]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[23][8]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[23][9]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[23][10] ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[23][11] ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[22][0]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[22][1]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[22][2]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[22][3]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[22][4]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[22][5]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[22][6]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[22][7]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[22][8]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[22][9]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[22][10] ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[22][11] ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[21][0]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[21][1]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[21][2]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[21][3]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[21][4]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[21][5]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[21][6]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[21][7]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[21][8]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[21][9]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[21][10] ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[21][11] ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[20][0]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[20][1]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[20][2]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[20][3]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[20][4]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[20][5]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[20][6]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[20][7]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[20][8]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[20][9]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[20][10] ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[20][11] ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[19][0]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[19][1]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[19][2]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[19][3]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[19][4]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[19][5]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[19][6]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[19][7]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[19][8]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[19][9]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[19][10] ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[19][11] ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[18][0]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[18][1]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[18][2]  ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[18][3]  ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[18][4]  ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[18][5]  ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[18][6]  ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[18][7]  ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[18][8]  ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[18][9]  ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[18][10] ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[18][11] ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[17][0]  ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[17][1]  ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[17][2]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[17][3]  ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[17][4]  ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[17][5]  ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[17][6]  ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[17][7]  ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[17][8]  ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[17][9]  ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[17][10] ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[17][11] ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[16][0]  ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[16][1]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[16][2]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[16][3]  ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[16][4]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[16][5]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[16][6]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[16][7]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[16][8]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[16][9]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[16][10] ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[16][11] ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[15][0]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[15][1]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[15][2]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[15][3]  ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[15][4]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[15][5]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[15][6]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[15][7]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[15][8]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[15][9]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[15][10] ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[15][11] ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[14][0]  ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[14][1]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[14][2]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[14][3]  ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[14][4]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[14][5]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[14][6]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[14][7]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[14][8]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[14][9]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[14][10] ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[14][11] ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[13][0]  ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[13][1]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[13][2]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[13][3]  ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[13][4]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[13][5]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[13][6]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[13][7]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[13][8]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[13][9]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[13][10] ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[13][11] ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[12][0]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[12][1]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[12][2]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[12][3]  ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[12][4]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[12][5]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[12][6]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[12][7]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[12][8]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[12][9]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[12][10] ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[12][11] ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[11][0]  ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[11][1]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[11][2]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[11][3]  ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[11][4]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[11][5]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[11][6]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[11][7]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[11][8]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[11][9]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[11][10] ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[11][11] ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[10][0]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[10][1]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[10][2]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[10][3]  ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[10][4]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[10][5]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[10][6]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[10][7]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[10][8]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[10][9]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[10][10] ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[10][11] ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[9][0]   ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[9][1]   ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[9][2]   ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[9][3]   ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[9][4]   ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[9][5]   ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[9][6]   ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[9][7]   ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[9][8]   ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[9][9]   ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[9][10]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[9][11]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[8][0]   ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[8][1]   ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[8][2]   ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[8][3]   ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[8][4]   ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[8][5]   ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[8][6]   ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[8][7]   ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[8][8]   ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[8][9]   ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[8][10]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[8][11]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[7][0]   ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[7][1]   ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[7][2]   ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[7][3]   ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[7][4]   ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[7][5]   ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[7][6]   ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[24][0]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[7][7]   ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[7][8]   ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[7][9]   ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[7][10]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[7][11]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[6][0]   ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[6][1]   ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[6][2]   ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[6][3]   ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[6][4]   ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[6][5]   ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[6][6]   ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[6][7]   ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[6][8]   ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[6][9]   ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[6][10]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[6][11]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[5][0]   ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[5][1]   ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[5][2]   ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[5][3]   ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[5][4]   ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[5][5]   ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[5][6]   ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[5][7]   ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[5][8]   ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[5][9]   ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[5][10]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[5][11]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[4][0]   ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[4][1]   ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[4][2]   ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[4][3]   ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[4][4]   ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[4][5]   ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[4][6]   ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[4][7]   ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[4][8]   ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[4][9]   ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[4][10]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[4][11]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[3][0]   ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[3][1]   ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[3][2]   ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[3][3]   ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[3][4]   ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[3][5]   ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[3][6]   ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[3][7]   ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[3][8]   ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[3][9]   ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[3][10]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[3][11]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[2][0]   ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[2][1]   ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[2][2]   ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[2][3]   ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[2][4]   ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[2][5]   ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[2][6]   ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[2][7]   ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[2][8]   ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[2][9]   ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[2][10]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[2][11]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[1][0]   ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[1][1]   ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[1][2]   ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[1][3]   ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[1][4]   ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[1][5]   ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[1][6]   ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[1][7]   ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[1][8]   ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[1][9]   ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[1][10]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[1][11]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[24][1]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[0][0]   ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[0][1]   ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[0][2]   ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[0][3]   ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[0][4]   ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[0][5]   ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[0][6]   ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[0][7]   ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[0][8]   ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[0][9]   ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[0][10]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[0][11]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[10][0]      ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[10][1]      ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[10][2]      ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[10][3]      ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[10][4]      ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[10][5]      ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[10][6]      ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[10][7]      ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[10][8]      ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[10][9]      ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[10][10]     ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[10][11]     ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[10][12]     ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[10][13]     ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[9][0]       ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[9][1]       ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[9][2]       ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[9][3]       ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[9][4]       ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[9][5]       ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[9][6]       ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[9][7]       ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[9][8]       ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[9][9]       ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[9][10]      ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[9][11]      ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[9][12]      ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[9][13]      ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[8][0]       ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[8][1]       ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[8][2]       ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[8][3]       ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[8][4]       ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[8][5]       ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[8][6]       ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[8][7]       ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[8][8]       ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[8][9]       ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[8][10]      ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[8][11]      ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[8][12]      ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[8][13]      ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[7][0]       ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[7][1]       ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[7][2]       ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[7][3]       ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[7][4]       ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[7][5]       ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[7][6]       ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[7][7]       ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[7][8]       ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[7][9]       ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[7][10]      ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[7][11]      ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[7][12]      ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[7][13]      ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[6][0]       ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[6][1]       ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[6][2]       ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[6][3]       ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[6][4]       ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[6][5]       ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[6][6]       ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[6][7]       ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[6][8]       ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[24][2]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[6][9]       ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[6][10]      ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[6][11]      ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[6][12]      ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[6][13]      ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[5][0]       ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[5][1]       ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[5][2]       ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[5][3]       ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[5][4]       ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[5][5]       ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[5][6]       ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[5][7]       ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[5][8]       ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[5][9]       ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[5][10]      ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[5][11]      ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[5][12]      ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[5][13]      ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[4][0]       ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[4][1]       ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[4][2]       ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[4][3]       ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[4][4]       ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[4][5]       ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[4][6]       ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[4][7]       ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[4][8]       ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[4][9]       ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[4][10]      ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[4][11]      ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[4][12]      ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[4][13]      ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[3][0]       ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[3][1]       ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[3][2]       ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[3][3]       ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[3][4]       ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[3][5]       ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[3][6]       ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[3][7]       ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[3][8]       ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[3][9]       ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[3][10]      ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[3][11]      ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[3][12]      ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[3][13]      ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[2][0]       ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[2][1]       ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[2][2]       ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[2][3]       ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[2][4]       ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[2][5]       ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[2][6]       ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[2][7]       ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[2][8]       ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[2][9]       ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[2][10]      ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[2][11]      ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[2][12]      ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[2][13]      ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[1][0]       ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[1][1]       ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[1][2]       ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[1][3]       ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[1][4]       ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[1][5]       ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[1][6]       ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[1][7]       ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[1][8]       ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[1][9]       ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[1][10]      ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[1][11]      ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[1][12]      ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[1][13]      ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[0][0]       ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[0][1]       ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[24][3]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[0][2]       ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[0][3]       ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[0][4]       ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[0][5]       ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[0][6]       ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[0][7]       ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[0][8]       ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[0][9]       ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[0][10]      ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[0][11]      ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[0][12]      ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|connection_pointer[0][13]      ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[9][0]         ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[9][1]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[9][2]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[9][3]         ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[9][4]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[9][5]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[9][6]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[9][7]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[9][8]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[9][9]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[9][10]        ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[9][11]        ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[8][0]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[8][1]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[8][2]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[8][3]         ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[8][4]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[8][5]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[8][6]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[8][7]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[8][8]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[8][9]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[8][10]        ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[8][11]        ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[7][0]         ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[7][1]         ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[7][2]         ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[7][3]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[7][4]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[7][5]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[7][6]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[7][7]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[7][8]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[7][9]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[7][10]        ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[7][11]        ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[6][0]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[6][1]         ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[6][2]         ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[6][3]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[6][4]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[6][5]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[6][6]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[6][7]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[6][8]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[6][9]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[6][10]        ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[6][11]        ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[5][0]         ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[5][1]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[5][2]         ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[5][3]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[5][4]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[5][5]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[5][6]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[5][7]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[5][8]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[5][9]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[5][10]        ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[5][11]        ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[4][0]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[4][1]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[4][2]         ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[4][3]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[4][4]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[24][4]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[4][5]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[4][6]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[4][7]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[4][8]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[4][9]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[4][10]        ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[4][11]        ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[3][0]         ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[3][1]         ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[3][2]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[3][3]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[3][4]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[3][5]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[3][6]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[3][7]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[3][8]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[3][9]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[3][10]        ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[3][11]        ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[2][0]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[2][1]         ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[2][2]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[2][3]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[2][4]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[2][5]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[2][6]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[2][7]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[2][8]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[2][9]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[2][10]        ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[2][11]        ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[1][0]         ; Stuck at VCC due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[1][1]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[1][2]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[1][3]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[1][4]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[1][5]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[1][6]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[1][7]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[1][8]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[1][9]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[1][10]        ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[1][11]        ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[0][0]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[0][1]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[0][2]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[0][3]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[0][4]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[0][5]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[0][6]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[0][7]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[0][8]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[0][9]         ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[0][10]        ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|neuron_addresses[0][11]        ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[24][5]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[24][6]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[24][7]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[24][8]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[24][9]  ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[24][10] ; Stuck at GND due to stuck port data_in         ;
; network_interface_test:inst20|SET_Count[0..11]                                                     ; Lost fanout                                    ;
; network_interface_test:inst20|set                                                                  ; Lost fanout                                    ;
; network_interface_test:inst20|SET_Count[12..31]                                                    ; Lost fanout                                    ;
; mac2:inst3|source_address[1,4..10]                                                                 ; Merged with mac2:inst3|source_address[11]      ;
; mac2:inst3|source_address[0,2]                                                                     ; Merged with mac2:inst3|source_address[3]       ;
; mac1:inst4|source_address[0,1,4..10]                                                               ; Merged with mac1:inst4|source_address[11]      ;
; mac1:inst4|source_address[2]                                                                       ; Merged with mac1:inst4|source_address[3]       ;
; mac0:inst|source_address[2,4..10]                                                                  ; Merged with mac0:inst|source_address[11]       ;
; mac0:inst|source_address[0,1]                                                                      ; Merged with mac0:inst|source_address[3]        ;
; potential_adder_0:inst2|clear                                                                      ; Merged with potential_adder_0:inst2|adder0done ;
; mac1:inst4|clear                                                                                   ; Merged with mac0:inst|clear                    ;
; mac2:inst3|clear                                                                                   ; Merged with mac0:inst|clear                    ;
; mac3:inst10|clear                                                                                  ; Merged with mac0:inst|clear                    ;
; mac4:inst13|clear                                                                                  ; Merged with mac0:inst|clear                    ;
; mac5:inst16|clear                                                                                  ; Merged with mac0:inst|clear                    ;
; mac6:inst23|clear                                                                                  ; Merged with mac0:inst|clear                    ;
; mac7:inst26|clear                                                                                  ; Merged with mac0:inst|clear                    ;
; mac8:inst30|clear                                                                                  ; Merged with mac0:inst|clear                    ;
; mac9:inst33|clear                                                                                  ; Merged with mac0:inst|clear                    ;
; network_interface_test:inst20|clear                                                                ; Merged with mac0:inst|clear                    ;
; potential_adder_0:inst2|adder0done                                                                 ; Merged with mac0:inst|clear                    ;
; potential_adder_1:inst5|clear                                                                      ; Merged with mac0:inst|clear                    ;
; potential_adder_2:inst9|clear                                                                      ; Merged with mac0:inst|clear                    ;
; potential_adder_3:inst12|clear                                                                     ; Merged with mac0:inst|clear                    ;
; potential_adder_4:inst15|clear                                                                     ; Merged with mac0:inst|clear                    ;
; potential_adder_5:inst22|clear                                                                     ; Merged with mac0:inst|clear                    ;
; potential_adder_6:inst25|clear                                                                     ; Merged with mac0:inst|clear                    ;
; potential_adder_7:inst29|clear                                                                     ; Merged with mac0:inst|clear                    ;
; potential_adder_8:inst32|clear                                                                     ; Merged with mac0:inst|clear                    ;
; potential_adder_9:inst35|clear                                                                     ; Merged with mac0:inst|clear                    ;
; potential_decay_0:inst1|clear                                                                      ; Merged with mac0:inst|clear                    ;
; potential_decay_1:inst6|clear                                                                      ; Merged with mac0:inst|clear                    ;
; potential_decay_2:inst8|clear                                                                      ; Merged with mac0:inst|clear                    ;
; potential_decay_3:inst11|clear                                                                     ; Merged with mac0:inst|clear                    ;
; potential_decay_4:inst14|clear                                                                     ; Merged with mac0:inst|clear                    ;
; potential_decay_5:inst17|clear                                                                     ; Merged with mac0:inst|clear                    ;
; potential_decay_6:inst24|clear                                                                     ; Merged with mac0:inst|clear                    ;
; potential_decay_7:inst28|clear                                                                     ; Merged with mac0:inst|clear                    ;
; potential_decay_8:inst31|clear                                                                     ; Merged with mac0:inst|clear                    ;
; potential_decay_9:inst34|clear                                                                     ; Merged with mac0:inst|clear                    ;
; mac1:inst4|CLK_count[28]                                                                           ; Merged with mac0:inst|CLK_count[28]            ;
; mac2:inst3|CLK_count[28]                                                                           ; Merged with mac0:inst|CLK_count[28]            ;
; mac3:inst10|CLK_count[28]                                                                          ; Merged with mac0:inst|CLK_count[28]            ;
; mac4:inst13|CLK_count[28]                                                                          ; Merged with mac0:inst|CLK_count[28]            ;
; mac5:inst16|CLK_count[28]                                                                          ; Merged with mac0:inst|CLK_count[28]            ;
; mac6:inst23|CLK_count[28]                                                                          ; Merged with mac0:inst|CLK_count[28]            ;
; mac7:inst26|CLK_count[28]                                                                          ; Merged with mac0:inst|CLK_count[28]            ;
; mac8:inst30|CLK_count[28]                                                                          ; Merged with mac0:inst|CLK_count[28]            ;
; mac9:inst33|CLK_count[28]                                                                          ; Merged with mac0:inst|CLK_count[28]            ;
; network_interface_test:inst20|CLK_count[28]                                                        ; Merged with mac0:inst|CLK_count[28]            ;
; potential_adder_0:inst2|CLK_count[28]                                                              ; Merged with mac0:inst|CLK_count[28]            ;
; potential_adder_1:inst5|CLK_count[28]                                                              ; Merged with mac0:inst|CLK_count[28]            ;
; potential_adder_2:inst9|CLK_count[28]                                                              ; Merged with mac0:inst|CLK_count[28]            ;
; potential_adder_3:inst12|CLK_count[28]                                                             ; Merged with mac0:inst|CLK_count[28]            ;
; potential_adder_4:inst15|CLK_count[28]                                                             ; Merged with mac0:inst|CLK_count[28]            ;
; potential_adder_5:inst22|CLK_count[28]                                                             ; Merged with mac0:inst|CLK_count[28]            ;
; potential_adder_6:inst25|CLK_count[28]                                                             ; Merged with mac0:inst|CLK_count[28]            ;
; potential_adder_7:inst29|CLK_count[28]                                                             ; Merged with mac0:inst|CLK_count[28]            ;
; potential_adder_8:inst32|CLK_count[28]                                                             ; Merged with mac0:inst|CLK_count[28]            ;
; potential_adder_9:inst35|CLK_count[28]                                                             ; Merged with mac0:inst|CLK_count[28]            ;
; potential_decay_0:inst1|CLK_count[28]                                                              ; Merged with mac0:inst|CLK_count[28]            ;
; potential_decay_1:inst6|CLK_count[28]                                                              ; Merged with mac0:inst|CLK_count[28]            ;
; potential_decay_2:inst8|CLK_count[28]                                                              ; Merged with mac0:inst|CLK_count[28]            ;
; potential_decay_3:inst11|CLK_count[28]                                                             ; Merged with mac0:inst|CLK_count[28]            ;
; potential_decay_4:inst14|CLK_count[28]                                                             ; Merged with mac0:inst|CLK_count[28]            ;
; potential_decay_5:inst17|CLK_count[28]                                                             ; Merged with mac0:inst|CLK_count[28]            ;
; potential_decay_6:inst24|CLK_count[28]                                                             ; Merged with mac0:inst|CLK_count[28]            ;
; potential_decay_7:inst28|CLK_count[28]                                                             ; Merged with mac0:inst|CLK_count[28]            ;
; potential_decay_8:inst31|CLK_count[28]                                                             ; Merged with mac0:inst|CLK_count[28]            ;
; potential_decay_9:inst34|CLK_count[28]                                                             ; Merged with mac0:inst|CLK_count[28]            ;
; mac1:inst4|CLK_count[24]                                                                           ; Merged with mac0:inst|CLK_count[24]            ;
; mac2:inst3|CLK_count[24]                                                                           ; Merged with mac0:inst|CLK_count[24]            ;
; mac3:inst10|CLK_count[24]                                                                          ; Merged with mac0:inst|CLK_count[24]            ;
; mac4:inst13|CLK_count[24]                                                                          ; Merged with mac0:inst|CLK_count[24]            ;
; mac5:inst16|CLK_count[24]                                                                          ; Merged with mac0:inst|CLK_count[24]            ;
; mac6:inst23|CLK_count[24]                                                                          ; Merged with mac0:inst|CLK_count[24]            ;
; mac7:inst26|CLK_count[24]                                                                          ; Merged with mac0:inst|CLK_count[24]            ;
; mac8:inst30|CLK_count[24]                                                                          ; Merged with mac0:inst|CLK_count[24]            ;
; mac9:inst33|CLK_count[24]                                                                          ; Merged with mac0:inst|CLK_count[24]            ;
; network_interface_test:inst20|CLK_count[24]                                                        ; Merged with mac0:inst|CLK_count[24]            ;
; potential_adder_0:inst2|CLK_count[24]                                                              ; Merged with mac0:inst|CLK_count[24]            ;
; potential_adder_1:inst5|CLK_count[24]                                                              ; Merged with mac0:inst|CLK_count[24]            ;
; potential_adder_2:inst9|CLK_count[24]                                                              ; Merged with mac0:inst|CLK_count[24]            ;
; potential_adder_3:inst12|CLK_count[24]                                                             ; Merged with mac0:inst|CLK_count[24]            ;
; potential_adder_4:inst15|CLK_count[24]                                                             ; Merged with mac0:inst|CLK_count[24]            ;
; potential_adder_5:inst22|CLK_count[24]                                                             ; Merged with mac0:inst|CLK_count[24]            ;
; potential_adder_6:inst25|CLK_count[24]                                                             ; Merged with mac0:inst|CLK_count[24]            ;
; potential_adder_7:inst29|CLK_count[24]                                                             ; Merged with mac0:inst|CLK_count[24]            ;
; potential_adder_8:inst32|CLK_count[24]                                                             ; Merged with mac0:inst|CLK_count[24]            ;
; potential_adder_9:inst35|CLK_count[24]                                                             ; Merged with mac0:inst|CLK_count[24]            ;
; potential_decay_0:inst1|CLK_count[24]                                                              ; Merged with mac0:inst|CLK_count[24]            ;
; potential_decay_1:inst6|CLK_count[24]                                                              ; Merged with mac0:inst|CLK_count[24]            ;
; potential_decay_2:inst8|CLK_count[24]                                                              ; Merged with mac0:inst|CLK_count[24]            ;
; potential_decay_3:inst11|CLK_count[24]                                                             ; Merged with mac0:inst|CLK_count[24]            ;
; potential_decay_4:inst14|CLK_count[24]                                                             ; Merged with mac0:inst|CLK_count[24]            ;
; potential_decay_5:inst17|CLK_count[24]                                                             ; Merged with mac0:inst|CLK_count[24]            ;
; potential_decay_6:inst24|CLK_count[24]                                                             ; Merged with mac0:inst|CLK_count[24]            ;
; potential_decay_7:inst28|CLK_count[24]                                                             ; Merged with mac0:inst|CLK_count[24]            ;
; potential_decay_8:inst31|CLK_count[24]                                                             ; Merged with mac0:inst|CLK_count[24]            ;
; potential_decay_9:inst34|CLK_count[24]                                                             ; Merged with mac0:inst|CLK_count[24]            ;
; mac1:inst4|CLK_count[23]                                                                           ; Merged with mac0:inst|CLK_count[23]            ;
; mac2:inst3|CLK_count[23]                                                                           ; Merged with mac0:inst|CLK_count[23]            ;
; mac3:inst10|CLK_count[23]                                                                          ; Merged with mac0:inst|CLK_count[23]            ;
; mac4:inst13|CLK_count[23]                                                                          ; Merged with mac0:inst|CLK_count[23]            ;
; mac5:inst16|CLK_count[23]                                                                          ; Merged with mac0:inst|CLK_count[23]            ;
; mac6:inst23|CLK_count[23]                                                                          ; Merged with mac0:inst|CLK_count[23]            ;
; mac7:inst26|CLK_count[23]                                                                          ; Merged with mac0:inst|CLK_count[23]            ;
; mac8:inst30|CLK_count[23]                                                                          ; Merged with mac0:inst|CLK_count[23]            ;
; mac9:inst33|CLK_count[23]                                                                          ; Merged with mac0:inst|CLK_count[23]            ;
; network_interface_test:inst20|CLK_count[23]                                                        ; Merged with mac0:inst|CLK_count[23]            ;
; potential_adder_0:inst2|CLK_count[23]                                                              ; Merged with mac0:inst|CLK_count[23]            ;
; potential_adder_1:inst5|CLK_count[23]                                                              ; Merged with mac0:inst|CLK_count[23]            ;
; potential_adder_2:inst9|CLK_count[23]                                                              ; Merged with mac0:inst|CLK_count[23]            ;
; potential_adder_3:inst12|CLK_count[23]                                                             ; Merged with mac0:inst|CLK_count[23]            ;
; potential_adder_4:inst15|CLK_count[23]                                                             ; Merged with mac0:inst|CLK_count[23]            ;
; potential_adder_5:inst22|CLK_count[23]                                                             ; Merged with mac0:inst|CLK_count[23]            ;
; potential_adder_6:inst25|CLK_count[23]                                                             ; Merged with mac0:inst|CLK_count[23]            ;
; potential_adder_7:inst29|CLK_count[23]                                                             ; Merged with mac0:inst|CLK_count[23]            ;
; potential_adder_8:inst32|CLK_count[23]                                                             ; Merged with mac0:inst|CLK_count[23]            ;
; potential_adder_9:inst35|CLK_count[23]                                                             ; Merged with mac0:inst|CLK_count[23]            ;
; potential_decay_0:inst1|CLK_count[23]                                                              ; Merged with mac0:inst|CLK_count[23]            ;
; potential_decay_1:inst6|CLK_count[23]                                                              ; Merged with mac0:inst|CLK_count[23]            ;
; potential_decay_2:inst8|CLK_count[23]                                                              ; Merged with mac0:inst|CLK_count[23]            ;
; potential_decay_3:inst11|CLK_count[23]                                                             ; Merged with mac0:inst|CLK_count[23]            ;
; potential_decay_4:inst14|CLK_count[23]                                                             ; Merged with mac0:inst|CLK_count[23]            ;
; potential_decay_5:inst17|CLK_count[23]                                                             ; Merged with mac0:inst|CLK_count[23]            ;
; potential_decay_6:inst24|CLK_count[23]                                                             ; Merged with mac0:inst|CLK_count[23]            ;
; potential_decay_7:inst28|CLK_count[23]                                                             ; Merged with mac0:inst|CLK_count[23]            ;
; potential_decay_8:inst31|CLK_count[23]                                                             ; Merged with mac0:inst|CLK_count[23]            ;
; potential_decay_9:inst34|CLK_count[23]                                                             ; Merged with mac0:inst|CLK_count[23]            ;
; mac1:inst4|CLK_count[22]                                                                           ; Merged with mac0:inst|CLK_count[22]            ;
; mac2:inst3|CLK_count[22]                                                                           ; Merged with mac0:inst|CLK_count[22]            ;
; mac3:inst10|CLK_count[22]                                                                          ; Merged with mac0:inst|CLK_count[22]            ;
; mac4:inst13|CLK_count[22]                                                                          ; Merged with mac0:inst|CLK_count[22]            ;
; mac5:inst16|CLK_count[22]                                                                          ; Merged with mac0:inst|CLK_count[22]            ;
; mac6:inst23|CLK_count[22]                                                                          ; Merged with mac0:inst|CLK_count[22]            ;
; mac7:inst26|CLK_count[22]                                                                          ; Merged with mac0:inst|CLK_count[22]            ;
; mac8:inst30|CLK_count[22]                                                                          ; Merged with mac0:inst|CLK_count[22]            ;
; mac9:inst33|CLK_count[22]                                                                          ; Merged with mac0:inst|CLK_count[22]            ;
; network_interface_test:inst20|CLK_count[22]                                                        ; Merged with mac0:inst|CLK_count[22]            ;
; potential_adder_0:inst2|CLK_count[22]                                                              ; Merged with mac0:inst|CLK_count[22]            ;
; potential_adder_1:inst5|CLK_count[22]                                                              ; Merged with mac0:inst|CLK_count[22]            ;
; potential_adder_2:inst9|CLK_count[22]                                                              ; Merged with mac0:inst|CLK_count[22]            ;
; potential_adder_3:inst12|CLK_count[22]                                                             ; Merged with mac0:inst|CLK_count[22]            ;
; potential_adder_4:inst15|CLK_count[22]                                                             ; Merged with mac0:inst|CLK_count[22]            ;
; potential_adder_5:inst22|CLK_count[22]                                                             ; Merged with mac0:inst|CLK_count[22]            ;
; potential_adder_6:inst25|CLK_count[22]                                                             ; Merged with mac0:inst|CLK_count[22]            ;
; potential_adder_7:inst29|CLK_count[22]                                                             ; Merged with mac0:inst|CLK_count[22]            ;
; potential_adder_8:inst32|CLK_count[22]                                                             ; Merged with mac0:inst|CLK_count[22]            ;
; potential_adder_9:inst35|CLK_count[22]                                                             ; Merged with mac0:inst|CLK_count[22]            ;
; potential_decay_0:inst1|CLK_count[22]                                                              ; Merged with mac0:inst|CLK_count[22]            ;
; potential_decay_1:inst6|CLK_count[22]                                                              ; Merged with mac0:inst|CLK_count[22]            ;
; potential_decay_2:inst8|CLK_count[22]                                                              ; Merged with mac0:inst|CLK_count[22]            ;
; potential_decay_3:inst11|CLK_count[22]                                                             ; Merged with mac0:inst|CLK_count[22]            ;
; potential_decay_4:inst14|CLK_count[22]                                                             ; Merged with mac0:inst|CLK_count[22]            ;
; potential_decay_5:inst17|CLK_count[22]                                                             ; Merged with mac0:inst|CLK_count[22]            ;
; potential_decay_6:inst24|CLK_count[22]                                                             ; Merged with mac0:inst|CLK_count[22]            ;
; potential_decay_7:inst28|CLK_count[22]                                                             ; Merged with mac0:inst|CLK_count[22]            ;
; potential_decay_8:inst31|CLK_count[22]                                                             ; Merged with mac0:inst|CLK_count[22]            ;
; potential_decay_9:inst34|CLK_count[22]                                                             ; Merged with mac0:inst|CLK_count[22]            ;
; mac1:inst4|CLK_count[21]                                                                           ; Merged with mac0:inst|CLK_count[21]            ;
; mac2:inst3|CLK_count[21]                                                                           ; Merged with mac0:inst|CLK_count[21]            ;
; mac3:inst10|CLK_count[21]                                                                          ; Merged with mac0:inst|CLK_count[21]            ;
; mac4:inst13|CLK_count[21]                                                                          ; Merged with mac0:inst|CLK_count[21]            ;
; mac5:inst16|CLK_count[21]                                                                          ; Merged with mac0:inst|CLK_count[21]            ;
; mac6:inst23|CLK_count[21]                                                                          ; Merged with mac0:inst|CLK_count[21]            ;
; mac7:inst26|CLK_count[21]                                                                          ; Merged with mac0:inst|CLK_count[21]            ;
; mac8:inst30|CLK_count[21]                                                                          ; Merged with mac0:inst|CLK_count[21]            ;
; mac9:inst33|CLK_count[21]                                                                          ; Merged with mac0:inst|CLK_count[21]            ;
; network_interface_test:inst20|CLK_count[21]                                                        ; Merged with mac0:inst|CLK_count[21]            ;
; potential_adder_0:inst2|CLK_count[21]                                                              ; Merged with mac0:inst|CLK_count[21]            ;
; potential_adder_1:inst5|CLK_count[21]                                                              ; Merged with mac0:inst|CLK_count[21]            ;
; potential_adder_2:inst9|CLK_count[21]                                                              ; Merged with mac0:inst|CLK_count[21]            ;
; potential_adder_3:inst12|CLK_count[21]                                                             ; Merged with mac0:inst|CLK_count[21]            ;
; potential_adder_4:inst15|CLK_count[21]                                                             ; Merged with mac0:inst|CLK_count[21]            ;
; potential_adder_5:inst22|CLK_count[21]                                                             ; Merged with mac0:inst|CLK_count[21]            ;
; potential_adder_6:inst25|CLK_count[21]                                                             ; Merged with mac0:inst|CLK_count[21]            ;
; potential_adder_7:inst29|CLK_count[21]                                                             ; Merged with mac0:inst|CLK_count[21]            ;
; potential_adder_8:inst32|CLK_count[21]                                                             ; Merged with mac0:inst|CLK_count[21]            ;
; potential_adder_9:inst35|CLK_count[21]                                                             ; Merged with mac0:inst|CLK_count[21]            ;
; potential_decay_0:inst1|CLK_count[21]                                                              ; Merged with mac0:inst|CLK_count[21]            ;
; potential_decay_1:inst6|CLK_count[21]                                                              ; Merged with mac0:inst|CLK_count[21]            ;
; potential_decay_2:inst8|CLK_count[21]                                                              ; Merged with mac0:inst|CLK_count[21]            ;
; potential_decay_3:inst11|CLK_count[21]                                                             ; Merged with mac0:inst|CLK_count[21]            ;
; potential_decay_4:inst14|CLK_count[21]                                                             ; Merged with mac0:inst|CLK_count[21]            ;
; potential_decay_5:inst17|CLK_count[21]                                                             ; Merged with mac0:inst|CLK_count[21]            ;
; potential_decay_6:inst24|CLK_count[21]                                                             ; Merged with mac0:inst|CLK_count[21]            ;
; potential_decay_7:inst28|CLK_count[21]                                                             ; Merged with mac0:inst|CLK_count[21]            ;
; potential_decay_8:inst31|CLK_count[21]                                                             ; Merged with mac0:inst|CLK_count[21]            ;
; potential_decay_9:inst34|CLK_count[21]                                                             ; Merged with mac0:inst|CLK_count[21]            ;
; mac1:inst4|CLK_count[16]                                                                           ; Merged with mac0:inst|CLK_count[16]            ;
; mac2:inst3|CLK_count[16]                                                                           ; Merged with mac0:inst|CLK_count[16]            ;
; mac3:inst10|CLK_count[16]                                                                          ; Merged with mac0:inst|CLK_count[16]            ;
; mac4:inst13|CLK_count[16]                                                                          ; Merged with mac0:inst|CLK_count[16]            ;
; mac5:inst16|CLK_count[16]                                                                          ; Merged with mac0:inst|CLK_count[16]            ;
; mac6:inst23|CLK_count[16]                                                                          ; Merged with mac0:inst|CLK_count[16]            ;
; mac7:inst26|CLK_count[16]                                                                          ; Merged with mac0:inst|CLK_count[16]            ;
; mac8:inst30|CLK_count[16]                                                                          ; Merged with mac0:inst|CLK_count[16]            ;
; mac9:inst33|CLK_count[16]                                                                          ; Merged with mac0:inst|CLK_count[16]            ;
; network_interface_test:inst20|CLK_count[16]                                                        ; Merged with mac0:inst|CLK_count[16]            ;
; potential_adder_0:inst2|CLK_count[16]                                                              ; Merged with mac0:inst|CLK_count[16]            ;
; potential_adder_1:inst5|CLK_count[16]                                                              ; Merged with mac0:inst|CLK_count[16]            ;
; potential_adder_2:inst9|CLK_count[16]                                                              ; Merged with mac0:inst|CLK_count[16]            ;
; potential_adder_3:inst12|CLK_count[16]                                                             ; Merged with mac0:inst|CLK_count[16]            ;
; potential_adder_4:inst15|CLK_count[16]                                                             ; Merged with mac0:inst|CLK_count[16]            ;
; potential_adder_5:inst22|CLK_count[16]                                                             ; Merged with mac0:inst|CLK_count[16]            ;
; potential_adder_6:inst25|CLK_count[16]                                                             ; Merged with mac0:inst|CLK_count[16]            ;
; potential_adder_7:inst29|CLK_count[16]                                                             ; Merged with mac0:inst|CLK_count[16]            ;
; potential_adder_8:inst32|CLK_count[16]                                                             ; Merged with mac0:inst|CLK_count[16]            ;
; potential_adder_9:inst35|CLK_count[16]                                                             ; Merged with mac0:inst|CLK_count[16]            ;
; potential_decay_0:inst1|CLK_count[16]                                                              ; Merged with mac0:inst|CLK_count[16]            ;
; potential_decay_1:inst6|CLK_count[16]                                                              ; Merged with mac0:inst|CLK_count[16]            ;
; potential_decay_2:inst8|CLK_count[16]                                                              ; Merged with mac0:inst|CLK_count[16]            ;
; potential_decay_3:inst11|CLK_count[16]                                                             ; Merged with mac0:inst|CLK_count[16]            ;
; potential_decay_4:inst14|CLK_count[16]                                                             ; Merged with mac0:inst|CLK_count[16]            ;
; potential_decay_5:inst17|CLK_count[16]                                                             ; Merged with mac0:inst|CLK_count[16]            ;
; potential_decay_6:inst24|CLK_count[16]                                                             ; Merged with mac0:inst|CLK_count[16]            ;
; potential_decay_7:inst28|CLK_count[16]                                                             ; Merged with mac0:inst|CLK_count[16]            ;
; potential_decay_8:inst31|CLK_count[16]                                                             ; Merged with mac0:inst|CLK_count[16]            ;
; potential_decay_9:inst34|CLK_count[16]                                                             ; Merged with mac0:inst|CLK_count[16]            ;
; mac1:inst4|CLK_count[15]                                                                           ; Merged with mac0:inst|CLK_count[15]            ;
; mac2:inst3|CLK_count[15]                                                                           ; Merged with mac0:inst|CLK_count[15]            ;
; mac3:inst10|CLK_count[15]                                                                          ; Merged with mac0:inst|CLK_count[15]            ;
; mac4:inst13|CLK_count[15]                                                                          ; Merged with mac0:inst|CLK_count[15]            ;
; mac5:inst16|CLK_count[15]                                                                          ; Merged with mac0:inst|CLK_count[15]            ;
; mac6:inst23|CLK_count[15]                                                                          ; Merged with mac0:inst|CLK_count[15]            ;
; mac7:inst26|CLK_count[15]                                                                          ; Merged with mac0:inst|CLK_count[15]            ;
; mac8:inst30|CLK_count[15]                                                                          ; Merged with mac0:inst|CLK_count[15]            ;
; mac9:inst33|CLK_count[15]                                                                          ; Merged with mac0:inst|CLK_count[15]            ;
; network_interface_test:inst20|CLK_count[15]                                                        ; Merged with mac0:inst|CLK_count[15]            ;
; potential_adder_0:inst2|CLK_count[15]                                                              ; Merged with mac0:inst|CLK_count[15]            ;
; potential_adder_1:inst5|CLK_count[15]                                                              ; Merged with mac0:inst|CLK_count[15]            ;
; potential_adder_2:inst9|CLK_count[15]                                                              ; Merged with mac0:inst|CLK_count[15]            ;
; potential_adder_3:inst12|CLK_count[15]                                                             ; Merged with mac0:inst|CLK_count[15]            ;
; potential_adder_4:inst15|CLK_count[15]                                                             ; Merged with mac0:inst|CLK_count[15]            ;
; potential_adder_5:inst22|CLK_count[15]                                                             ; Merged with mac0:inst|CLK_count[15]            ;
; potential_adder_6:inst25|CLK_count[15]                                                             ; Merged with mac0:inst|CLK_count[15]            ;
; potential_adder_7:inst29|CLK_count[15]                                                             ; Merged with mac0:inst|CLK_count[15]            ;
; potential_adder_8:inst32|CLK_count[15]                                                             ; Merged with mac0:inst|CLK_count[15]            ;
; potential_adder_9:inst35|CLK_count[15]                                                             ; Merged with mac0:inst|CLK_count[15]            ;
; potential_decay_0:inst1|CLK_count[15]                                                              ; Merged with mac0:inst|CLK_count[15]            ;
; potential_decay_1:inst6|CLK_count[15]                                                              ; Merged with mac0:inst|CLK_count[15]            ;
; potential_decay_2:inst8|CLK_count[15]                                                              ; Merged with mac0:inst|CLK_count[15]            ;
; potential_decay_3:inst11|CLK_count[15]                                                             ; Merged with mac0:inst|CLK_count[15]            ;
; potential_decay_4:inst14|CLK_count[15]                                                             ; Merged with mac0:inst|CLK_count[15]            ;
; potential_decay_5:inst17|CLK_count[15]                                                             ; Merged with mac0:inst|CLK_count[15]            ;
; potential_decay_6:inst24|CLK_count[15]                                                             ; Merged with mac0:inst|CLK_count[15]            ;
; potential_decay_7:inst28|CLK_count[15]                                                             ; Merged with mac0:inst|CLK_count[15]            ;
; potential_decay_8:inst31|CLK_count[15]                                                             ; Merged with mac0:inst|CLK_count[15]            ;
; potential_decay_9:inst34|CLK_count[15]                                                             ; Merged with mac0:inst|CLK_count[15]            ;
; mac1:inst4|CLK_count[13]                                                                           ; Merged with mac0:inst|CLK_count[13]            ;
; mac2:inst3|CLK_count[13]                                                                           ; Merged with mac0:inst|CLK_count[13]            ;
; mac3:inst10|CLK_count[13]                                                                          ; Merged with mac0:inst|CLK_count[13]            ;
; mac4:inst13|CLK_count[13]                                                                          ; Merged with mac0:inst|CLK_count[13]            ;
; mac5:inst16|CLK_count[13]                                                                          ; Merged with mac0:inst|CLK_count[13]            ;
; mac6:inst23|CLK_count[13]                                                                          ; Merged with mac0:inst|CLK_count[13]            ;
; mac7:inst26|CLK_count[13]                                                                          ; Merged with mac0:inst|CLK_count[13]            ;
; mac8:inst30|CLK_count[13]                                                                          ; Merged with mac0:inst|CLK_count[13]            ;
; mac9:inst33|CLK_count[13]                                                                          ; Merged with mac0:inst|CLK_count[13]            ;
; network_interface_test:inst20|CLK_count[13]                                                        ; Merged with mac0:inst|CLK_count[13]            ;
; potential_adder_0:inst2|CLK_count[13]                                                              ; Merged with mac0:inst|CLK_count[13]            ;
; potential_adder_1:inst5|CLK_count[13]                                                              ; Merged with mac0:inst|CLK_count[13]            ;
; potential_adder_2:inst9|CLK_count[13]                                                              ; Merged with mac0:inst|CLK_count[13]            ;
; potential_adder_3:inst12|CLK_count[13]                                                             ; Merged with mac0:inst|CLK_count[13]            ;
; potential_adder_4:inst15|CLK_count[13]                                                             ; Merged with mac0:inst|CLK_count[13]            ;
; potential_adder_5:inst22|CLK_count[13]                                                             ; Merged with mac0:inst|CLK_count[13]            ;
; potential_adder_6:inst25|CLK_count[13]                                                             ; Merged with mac0:inst|CLK_count[13]            ;
; potential_adder_7:inst29|CLK_count[13]                                                             ; Merged with mac0:inst|CLK_count[13]            ;
; potential_adder_8:inst32|CLK_count[13]                                                             ; Merged with mac0:inst|CLK_count[13]            ;
; potential_adder_9:inst35|CLK_count[13]                                                             ; Merged with mac0:inst|CLK_count[13]            ;
; potential_decay_0:inst1|CLK_count[13]                                                              ; Merged with mac0:inst|CLK_count[13]            ;
; potential_decay_1:inst6|CLK_count[13]                                                              ; Merged with mac0:inst|CLK_count[13]            ;
; potential_decay_2:inst8|CLK_count[13]                                                              ; Merged with mac0:inst|CLK_count[13]            ;
; potential_decay_3:inst11|CLK_count[13]                                                             ; Merged with mac0:inst|CLK_count[13]            ;
; potential_decay_4:inst14|CLK_count[13]                                                             ; Merged with mac0:inst|CLK_count[13]            ;
; potential_decay_5:inst17|CLK_count[13]                                                             ; Merged with mac0:inst|CLK_count[13]            ;
; potential_decay_6:inst24|CLK_count[13]                                                             ; Merged with mac0:inst|CLK_count[13]            ;
; potential_decay_7:inst28|CLK_count[13]                                                             ; Merged with mac0:inst|CLK_count[13]            ;
; potential_decay_8:inst31|CLK_count[13]                                                             ; Merged with mac0:inst|CLK_count[13]            ;
; potential_decay_9:inst34|CLK_count[13]                                                             ; Merged with mac0:inst|CLK_count[13]            ;
; mac1:inst4|CLK_count[9]                                                                            ; Merged with mac0:inst|CLK_count[9]             ;
; mac2:inst3|CLK_count[9]                                                                            ; Merged with mac0:inst|CLK_count[9]             ;
; mac3:inst10|CLK_count[9]                                                                           ; Merged with mac0:inst|CLK_count[9]             ;
; mac4:inst13|CLK_count[9]                                                                           ; Merged with mac0:inst|CLK_count[9]             ;
; mac5:inst16|CLK_count[9]                                                                           ; Merged with mac0:inst|CLK_count[9]             ;
; mac6:inst23|CLK_count[9]                                                                           ; Merged with mac0:inst|CLK_count[9]             ;
; mac7:inst26|CLK_count[9]                                                                           ; Merged with mac0:inst|CLK_count[9]             ;
; mac8:inst30|CLK_count[9]                                                                           ; Merged with mac0:inst|CLK_count[9]             ;
; mac9:inst33|CLK_count[9]                                                                           ; Merged with mac0:inst|CLK_count[9]             ;
; network_interface_test:inst20|CLK_count[9]                                                         ; Merged with mac0:inst|CLK_count[9]             ;
; potential_adder_0:inst2|CLK_count[9]                                                               ; Merged with mac0:inst|CLK_count[9]             ;
; potential_adder_1:inst5|CLK_count[9]                                                               ; Merged with mac0:inst|CLK_count[9]             ;
; potential_adder_2:inst9|CLK_count[9]                                                               ; Merged with mac0:inst|CLK_count[9]             ;
; potential_adder_3:inst12|CLK_count[9]                                                              ; Merged with mac0:inst|CLK_count[9]             ;
; potential_adder_4:inst15|CLK_count[9]                                                              ; Merged with mac0:inst|CLK_count[9]             ;
; potential_adder_5:inst22|CLK_count[9]                                                              ; Merged with mac0:inst|CLK_count[9]             ;
; potential_adder_6:inst25|CLK_count[9]                                                              ; Merged with mac0:inst|CLK_count[9]             ;
; potential_adder_7:inst29|CLK_count[9]                                                              ; Merged with mac0:inst|CLK_count[9]             ;
; potential_adder_8:inst32|CLK_count[9]                                                              ; Merged with mac0:inst|CLK_count[9]             ;
; potential_adder_9:inst35|CLK_count[9]                                                              ; Merged with mac0:inst|CLK_count[9]             ;
; potential_decay_0:inst1|CLK_count[9]                                                               ; Merged with mac0:inst|CLK_count[9]             ;
; potential_decay_1:inst6|CLK_count[9]                                                               ; Merged with mac0:inst|CLK_count[9]             ;
; potential_decay_2:inst8|CLK_count[9]                                                               ; Merged with mac0:inst|CLK_count[9]             ;
; potential_decay_3:inst11|CLK_count[9]                                                              ; Merged with mac0:inst|CLK_count[9]             ;
; potential_decay_4:inst14|CLK_count[9]                                                              ; Merged with mac0:inst|CLK_count[9]             ;
; potential_decay_5:inst17|CLK_count[9]                                                              ; Merged with mac0:inst|CLK_count[9]             ;
; potential_decay_6:inst24|CLK_count[9]                                                              ; Merged with mac0:inst|CLK_count[9]             ;
; potential_decay_7:inst28|CLK_count[9]                                                              ; Merged with mac0:inst|CLK_count[9]             ;
; potential_decay_8:inst31|CLK_count[9]                                                              ; Merged with mac0:inst|CLK_count[9]             ;
; potential_decay_9:inst34|CLK_count[9]                                                              ; Merged with mac0:inst|CLK_count[9]             ;
; mac1:inst4|CLK_count[8]                                                                            ; Merged with mac0:inst|CLK_count[8]             ;
; mac2:inst3|CLK_count[8]                                                                            ; Merged with mac0:inst|CLK_count[8]             ;
; mac3:inst10|CLK_count[8]                                                                           ; Merged with mac0:inst|CLK_count[8]             ;
; mac4:inst13|CLK_count[8]                                                                           ; Merged with mac0:inst|CLK_count[8]             ;
; mac5:inst16|CLK_count[8]                                                                           ; Merged with mac0:inst|CLK_count[8]             ;
; mac6:inst23|CLK_count[8]                                                                           ; Merged with mac0:inst|CLK_count[8]             ;
; mac7:inst26|CLK_count[8]                                                                           ; Merged with mac0:inst|CLK_count[8]             ;
; mac8:inst30|CLK_count[8]                                                                           ; Merged with mac0:inst|CLK_count[8]             ;
; mac9:inst33|CLK_count[8]                                                                           ; Merged with mac0:inst|CLK_count[8]             ;
; network_interface_test:inst20|CLK_count[8]                                                         ; Merged with mac0:inst|CLK_count[8]             ;
; potential_adder_0:inst2|CLK_count[8]                                                               ; Merged with mac0:inst|CLK_count[8]             ;
; potential_adder_1:inst5|CLK_count[8]                                                               ; Merged with mac0:inst|CLK_count[8]             ;
; potential_adder_2:inst9|CLK_count[8]                                                               ; Merged with mac0:inst|CLK_count[8]             ;
; potential_adder_3:inst12|CLK_count[8]                                                              ; Merged with mac0:inst|CLK_count[8]             ;
; potential_adder_4:inst15|CLK_count[8]                                                              ; Merged with mac0:inst|CLK_count[8]             ;
; potential_adder_5:inst22|CLK_count[8]                                                              ; Merged with mac0:inst|CLK_count[8]             ;
; potential_adder_6:inst25|CLK_count[8]                                                              ; Merged with mac0:inst|CLK_count[8]             ;
; potential_adder_7:inst29|CLK_count[8]                                                              ; Merged with mac0:inst|CLK_count[8]             ;
; potential_adder_8:inst32|CLK_count[8]                                                              ; Merged with mac0:inst|CLK_count[8]             ;
; potential_adder_9:inst35|CLK_count[8]                                                              ; Merged with mac0:inst|CLK_count[8]             ;
; potential_decay_0:inst1|CLK_count[8]                                                               ; Merged with mac0:inst|CLK_count[8]             ;
; potential_decay_1:inst6|CLK_count[8]                                                               ; Merged with mac0:inst|CLK_count[8]             ;
; potential_decay_2:inst8|CLK_count[8]                                                               ; Merged with mac0:inst|CLK_count[8]             ;
; potential_decay_3:inst11|CLK_count[8]                                                              ; Merged with mac0:inst|CLK_count[8]             ;
; potential_decay_4:inst14|CLK_count[8]                                                              ; Merged with mac0:inst|CLK_count[8]             ;
; potential_decay_5:inst17|CLK_count[8]                                                              ; Merged with mac0:inst|CLK_count[8]             ;
; potential_decay_6:inst24|CLK_count[8]                                                              ; Merged with mac0:inst|CLK_count[8]             ;
; potential_decay_7:inst28|CLK_count[8]                                                              ; Merged with mac0:inst|CLK_count[8]             ;
; potential_decay_8:inst31|CLK_count[8]                                                              ; Merged with mac0:inst|CLK_count[8]             ;
; potential_decay_9:inst34|CLK_count[8]                                                              ; Merged with mac0:inst|CLK_count[8]             ;
; mac1:inst4|CLK_count[31]                                                                           ; Merged with mac0:inst|CLK_count[31]            ;
; mac2:inst3|CLK_count[31]                                                                           ; Merged with mac0:inst|CLK_count[31]            ;
; mac3:inst10|CLK_count[31]                                                                          ; Merged with mac0:inst|CLK_count[31]            ;
; mac4:inst13|CLK_count[31]                                                                          ; Merged with mac0:inst|CLK_count[31]            ;
; mac5:inst16|CLK_count[31]                                                                          ; Merged with mac0:inst|CLK_count[31]            ;
; mac6:inst23|CLK_count[31]                                                                          ; Merged with mac0:inst|CLK_count[31]            ;
; mac7:inst26|CLK_count[31]                                                                          ; Merged with mac0:inst|CLK_count[31]            ;
; mac8:inst30|CLK_count[31]                                                                          ; Merged with mac0:inst|CLK_count[31]            ;
; mac9:inst33|CLK_count[31]                                                                          ; Merged with mac0:inst|CLK_count[31]            ;
; network_interface_test:inst20|CLK_count[31]                                                        ; Merged with mac0:inst|CLK_count[31]            ;
; potential_adder_0:inst2|CLK_count[31]                                                              ; Merged with mac0:inst|CLK_count[31]            ;
; potential_adder_1:inst5|CLK_count[31]                                                              ; Merged with mac0:inst|CLK_count[31]            ;
; potential_adder_2:inst9|CLK_count[31]                                                              ; Merged with mac0:inst|CLK_count[31]            ;
; potential_adder_3:inst12|CLK_count[31]                                                             ; Merged with mac0:inst|CLK_count[31]            ;
; potential_adder_4:inst15|CLK_count[31]                                                             ; Merged with mac0:inst|CLK_count[31]            ;
; potential_adder_5:inst22|CLK_count[31]                                                             ; Merged with mac0:inst|CLK_count[31]            ;
; potential_adder_6:inst25|CLK_count[31]                                                             ; Merged with mac0:inst|CLK_count[31]            ;
; potential_adder_7:inst29|CLK_count[31]                                                             ; Merged with mac0:inst|CLK_count[31]            ;
; potential_adder_8:inst32|CLK_count[31]                                                             ; Merged with mac0:inst|CLK_count[31]            ;
; potential_adder_9:inst35|CLK_count[31]                                                             ; Merged with mac0:inst|CLK_count[31]            ;
; potential_decay_0:inst1|CLK_count[31]                                                              ; Merged with mac0:inst|CLK_count[31]            ;
; potential_decay_1:inst6|CLK_count[31]                                                              ; Merged with mac0:inst|CLK_count[31]            ;
; potential_decay_2:inst8|CLK_count[31]                                                              ; Merged with mac0:inst|CLK_count[31]            ;
; potential_decay_3:inst11|CLK_count[31]                                                             ; Merged with mac0:inst|CLK_count[31]            ;
; potential_decay_4:inst14|CLK_count[31]                                                             ; Merged with mac0:inst|CLK_count[31]            ;
; potential_decay_5:inst17|CLK_count[31]                                                             ; Merged with mac0:inst|CLK_count[31]            ;
; potential_decay_6:inst24|CLK_count[31]                                                             ; Merged with mac0:inst|CLK_count[31]            ;
; potential_decay_7:inst28|CLK_count[31]                                                             ; Merged with mac0:inst|CLK_count[31]            ;
; potential_decay_8:inst31|CLK_count[31]                                                             ; Merged with mac0:inst|CLK_count[31]            ;
; potential_decay_9:inst34|CLK_count[31]                                                             ; Merged with mac0:inst|CLK_count[31]            ;
; mac1:inst4|CLK_count[30]                                                                           ; Merged with mac0:inst|CLK_count[30]            ;
; mac2:inst3|CLK_count[30]                                                                           ; Merged with mac0:inst|CLK_count[30]            ;
; mac3:inst10|CLK_count[30]                                                                          ; Merged with mac0:inst|CLK_count[30]            ;
; mac4:inst13|CLK_count[30]                                                                          ; Merged with mac0:inst|CLK_count[30]            ;
; mac5:inst16|CLK_count[30]                                                                          ; Merged with mac0:inst|CLK_count[30]            ;
; mac6:inst23|CLK_count[30]                                                                          ; Merged with mac0:inst|CLK_count[30]            ;
; mac7:inst26|CLK_count[30]                                                                          ; Merged with mac0:inst|CLK_count[30]            ;
; mac8:inst30|CLK_count[30]                                                                          ; Merged with mac0:inst|CLK_count[30]            ;
; mac9:inst33|CLK_count[30]                                                                          ; Merged with mac0:inst|CLK_count[30]            ;
; network_interface_test:inst20|CLK_count[30]                                                        ; Merged with mac0:inst|CLK_count[30]            ;
; potential_adder_0:inst2|CLK_count[30]                                                              ; Merged with mac0:inst|CLK_count[30]            ;
; potential_adder_1:inst5|CLK_count[30]                                                              ; Merged with mac0:inst|CLK_count[30]            ;
; potential_adder_2:inst9|CLK_count[30]                                                              ; Merged with mac0:inst|CLK_count[30]            ;
; potential_adder_3:inst12|CLK_count[30]                                                             ; Merged with mac0:inst|CLK_count[30]            ;
; potential_adder_4:inst15|CLK_count[30]                                                             ; Merged with mac0:inst|CLK_count[30]            ;
; potential_adder_5:inst22|CLK_count[30]                                                             ; Merged with mac0:inst|CLK_count[30]            ;
; potential_adder_6:inst25|CLK_count[30]                                                             ; Merged with mac0:inst|CLK_count[30]            ;
; potential_adder_7:inst29|CLK_count[30]                                                             ; Merged with mac0:inst|CLK_count[30]            ;
; potential_adder_8:inst32|CLK_count[30]                                                             ; Merged with mac0:inst|CLK_count[30]            ;
; potential_adder_9:inst35|CLK_count[30]                                                             ; Merged with mac0:inst|CLK_count[30]            ;
; potential_decay_0:inst1|CLK_count[30]                                                              ; Merged with mac0:inst|CLK_count[30]            ;
; potential_decay_1:inst6|CLK_count[30]                                                              ; Merged with mac0:inst|CLK_count[30]            ;
; potential_decay_2:inst8|CLK_count[30]                                                              ; Merged with mac0:inst|CLK_count[30]            ;
; potential_decay_3:inst11|CLK_count[30]                                                             ; Merged with mac0:inst|CLK_count[30]            ;
; potential_decay_4:inst14|CLK_count[30]                                                             ; Merged with mac0:inst|CLK_count[30]            ;
; potential_decay_5:inst17|CLK_count[30]                                                             ; Merged with mac0:inst|CLK_count[30]            ;
; potential_decay_6:inst24|CLK_count[30]                                                             ; Merged with mac0:inst|CLK_count[30]            ;
; potential_decay_7:inst28|CLK_count[30]                                                             ; Merged with mac0:inst|CLK_count[30]            ;
; potential_decay_8:inst31|CLK_count[30]                                                             ; Merged with mac0:inst|CLK_count[30]            ;
; potential_decay_9:inst34|CLK_count[30]                                                             ; Merged with mac0:inst|CLK_count[30]            ;
; mac1:inst4|CLK_count[29]                                                                           ; Merged with mac0:inst|CLK_count[29]            ;
; mac2:inst3|CLK_count[29]                                                                           ; Merged with mac0:inst|CLK_count[29]            ;
; mac3:inst10|CLK_count[29]                                                                          ; Merged with mac0:inst|CLK_count[29]            ;
; mac4:inst13|CLK_count[29]                                                                          ; Merged with mac0:inst|CLK_count[29]            ;
; mac5:inst16|CLK_count[29]                                                                          ; Merged with mac0:inst|CLK_count[29]            ;
; mac6:inst23|CLK_count[29]                                                                          ; Merged with mac0:inst|CLK_count[29]            ;
; mac7:inst26|CLK_count[29]                                                                          ; Merged with mac0:inst|CLK_count[29]            ;
; mac8:inst30|CLK_count[29]                                                                          ; Merged with mac0:inst|CLK_count[29]            ;
; mac9:inst33|CLK_count[29]                                                                          ; Merged with mac0:inst|CLK_count[29]            ;
; network_interface_test:inst20|CLK_count[29]                                                        ; Merged with mac0:inst|CLK_count[29]            ;
; potential_adder_0:inst2|CLK_count[29]                                                              ; Merged with mac0:inst|CLK_count[29]            ;
; potential_adder_1:inst5|CLK_count[29]                                                              ; Merged with mac0:inst|CLK_count[29]            ;
; potential_adder_2:inst9|CLK_count[29]                                                              ; Merged with mac0:inst|CLK_count[29]            ;
; potential_adder_3:inst12|CLK_count[29]                                                             ; Merged with mac0:inst|CLK_count[29]            ;
; potential_adder_4:inst15|CLK_count[29]                                                             ; Merged with mac0:inst|CLK_count[29]            ;
; potential_adder_5:inst22|CLK_count[29]                                                             ; Merged with mac0:inst|CLK_count[29]            ;
; potential_adder_6:inst25|CLK_count[29]                                                             ; Merged with mac0:inst|CLK_count[29]            ;
; potential_adder_7:inst29|CLK_count[29]                                                             ; Merged with mac0:inst|CLK_count[29]            ;
; potential_adder_8:inst32|CLK_count[29]                                                             ; Merged with mac0:inst|CLK_count[29]            ;
; potential_adder_9:inst35|CLK_count[29]                                                             ; Merged with mac0:inst|CLK_count[29]            ;
; potential_decay_0:inst1|CLK_count[29]                                                              ; Merged with mac0:inst|CLK_count[29]            ;
; potential_decay_1:inst6|CLK_count[29]                                                              ; Merged with mac0:inst|CLK_count[29]            ;
; potential_decay_2:inst8|CLK_count[29]                                                              ; Merged with mac0:inst|CLK_count[29]            ;
; potential_decay_3:inst11|CLK_count[29]                                                             ; Merged with mac0:inst|CLK_count[29]            ;
; potential_decay_4:inst14|CLK_count[29]                                                             ; Merged with mac0:inst|CLK_count[29]            ;
; potential_decay_5:inst17|CLK_count[29]                                                             ; Merged with mac0:inst|CLK_count[29]            ;
; potential_decay_6:inst24|CLK_count[29]                                                             ; Merged with mac0:inst|CLK_count[29]            ;
; potential_decay_7:inst28|CLK_count[29]                                                             ; Merged with mac0:inst|CLK_count[29]            ;
; potential_decay_8:inst31|CLK_count[29]                                                             ; Merged with mac0:inst|CLK_count[29]            ;
; potential_decay_9:inst34|CLK_count[29]                                                             ; Merged with mac0:inst|CLK_count[29]            ;
; mac1:inst4|CLK_count[27]                                                                           ; Merged with mac0:inst|CLK_count[27]            ;
; mac2:inst3|CLK_count[27]                                                                           ; Merged with mac0:inst|CLK_count[27]            ;
; mac3:inst10|CLK_count[27]                                                                          ; Merged with mac0:inst|CLK_count[27]            ;
; mac4:inst13|CLK_count[27]                                                                          ; Merged with mac0:inst|CLK_count[27]            ;
; mac5:inst16|CLK_count[27]                                                                          ; Merged with mac0:inst|CLK_count[27]            ;
; mac6:inst23|CLK_count[27]                                                                          ; Merged with mac0:inst|CLK_count[27]            ;
; mac7:inst26|CLK_count[27]                                                                          ; Merged with mac0:inst|CLK_count[27]            ;
; mac8:inst30|CLK_count[27]                                                                          ; Merged with mac0:inst|CLK_count[27]            ;
; mac9:inst33|CLK_count[27]                                                                          ; Merged with mac0:inst|CLK_count[27]            ;
; network_interface_test:inst20|CLK_count[27]                                                        ; Merged with mac0:inst|CLK_count[27]            ;
; potential_adder_0:inst2|CLK_count[27]                                                              ; Merged with mac0:inst|CLK_count[27]            ;
; potential_adder_1:inst5|CLK_count[27]                                                              ; Merged with mac0:inst|CLK_count[27]            ;
; potential_adder_2:inst9|CLK_count[27]                                                              ; Merged with mac0:inst|CLK_count[27]            ;
; potential_adder_3:inst12|CLK_count[27]                                                             ; Merged with mac0:inst|CLK_count[27]            ;
; potential_adder_4:inst15|CLK_count[27]                                                             ; Merged with mac0:inst|CLK_count[27]            ;
; potential_adder_5:inst22|CLK_count[27]                                                             ; Merged with mac0:inst|CLK_count[27]            ;
; potential_adder_6:inst25|CLK_count[27]                                                             ; Merged with mac0:inst|CLK_count[27]            ;
; potential_adder_7:inst29|CLK_count[27]                                                             ; Merged with mac0:inst|CLK_count[27]            ;
; potential_adder_8:inst32|CLK_count[27]                                                             ; Merged with mac0:inst|CLK_count[27]            ;
; potential_adder_9:inst35|CLK_count[27]                                                             ; Merged with mac0:inst|CLK_count[27]            ;
; potential_decay_0:inst1|CLK_count[27]                                                              ; Merged with mac0:inst|CLK_count[27]            ;
; potential_decay_1:inst6|CLK_count[27]                                                              ; Merged with mac0:inst|CLK_count[27]            ;
; potential_decay_2:inst8|CLK_count[27]                                                              ; Merged with mac0:inst|CLK_count[27]            ;
; potential_decay_3:inst11|CLK_count[27]                                                             ; Merged with mac0:inst|CLK_count[27]            ;
; potential_decay_4:inst14|CLK_count[27]                                                             ; Merged with mac0:inst|CLK_count[27]            ;
; potential_decay_5:inst17|CLK_count[27]                                                             ; Merged with mac0:inst|CLK_count[27]            ;
; potential_decay_6:inst24|CLK_count[27]                                                             ; Merged with mac0:inst|CLK_count[27]            ;
; potential_decay_7:inst28|CLK_count[27]                                                             ; Merged with mac0:inst|CLK_count[27]            ;
; potential_decay_8:inst31|CLK_count[27]                                                             ; Merged with mac0:inst|CLK_count[27]            ;
; potential_decay_9:inst34|CLK_count[27]                                                             ; Merged with mac0:inst|CLK_count[27]            ;
; mac1:inst4|CLK_count[26]                                                                           ; Merged with mac0:inst|CLK_count[26]            ;
; mac2:inst3|CLK_count[26]                                                                           ; Merged with mac0:inst|CLK_count[26]            ;
; mac3:inst10|CLK_count[26]                                                                          ; Merged with mac0:inst|CLK_count[26]            ;
; mac4:inst13|CLK_count[26]                                                                          ; Merged with mac0:inst|CLK_count[26]            ;
; mac5:inst16|CLK_count[26]                                                                          ; Merged with mac0:inst|CLK_count[26]            ;
; mac6:inst23|CLK_count[26]                                                                          ; Merged with mac0:inst|CLK_count[26]            ;
; mac7:inst26|CLK_count[26]                                                                          ; Merged with mac0:inst|CLK_count[26]            ;
; mac8:inst30|CLK_count[26]                                                                          ; Merged with mac0:inst|CLK_count[26]            ;
; mac9:inst33|CLK_count[26]                                                                          ; Merged with mac0:inst|CLK_count[26]            ;
; network_interface_test:inst20|CLK_count[26]                                                        ; Merged with mac0:inst|CLK_count[26]            ;
; potential_adder_0:inst2|CLK_count[26]                                                              ; Merged with mac0:inst|CLK_count[26]            ;
; potential_adder_1:inst5|CLK_count[26]                                                              ; Merged with mac0:inst|CLK_count[26]            ;
; potential_adder_2:inst9|CLK_count[26]                                                              ; Merged with mac0:inst|CLK_count[26]            ;
; potential_adder_3:inst12|CLK_count[26]                                                             ; Merged with mac0:inst|CLK_count[26]            ;
; potential_adder_4:inst15|CLK_count[26]                                                             ; Merged with mac0:inst|CLK_count[26]            ;
; potential_adder_5:inst22|CLK_count[26]                                                             ; Merged with mac0:inst|CLK_count[26]            ;
; potential_adder_6:inst25|CLK_count[26]                                                             ; Merged with mac0:inst|CLK_count[26]            ;
; potential_adder_7:inst29|CLK_count[26]                                                             ; Merged with mac0:inst|CLK_count[26]            ;
; potential_adder_8:inst32|CLK_count[26]                                                             ; Merged with mac0:inst|CLK_count[26]            ;
; potential_adder_9:inst35|CLK_count[26]                                                             ; Merged with mac0:inst|CLK_count[26]            ;
; potential_decay_0:inst1|CLK_count[26]                                                              ; Merged with mac0:inst|CLK_count[26]            ;
; potential_decay_1:inst6|CLK_count[26]                                                              ; Merged with mac0:inst|CLK_count[26]            ;
; potential_decay_2:inst8|CLK_count[26]                                                              ; Merged with mac0:inst|CLK_count[26]            ;
; potential_decay_3:inst11|CLK_count[26]                                                             ; Merged with mac0:inst|CLK_count[26]            ;
; potential_decay_4:inst14|CLK_count[26]                                                             ; Merged with mac0:inst|CLK_count[26]            ;
; potential_decay_5:inst17|CLK_count[26]                                                             ; Merged with mac0:inst|CLK_count[26]            ;
; potential_decay_6:inst24|CLK_count[26]                                                             ; Merged with mac0:inst|CLK_count[26]            ;
; potential_decay_7:inst28|CLK_count[26]                                                             ; Merged with mac0:inst|CLK_count[26]            ;
; potential_decay_8:inst31|CLK_count[26]                                                             ; Merged with mac0:inst|CLK_count[26]            ;
; potential_decay_9:inst34|CLK_count[26]                                                             ; Merged with mac0:inst|CLK_count[26]            ;
; mac1:inst4|CLK_count[25]                                                                           ; Merged with mac0:inst|CLK_count[25]            ;
; mac2:inst3|CLK_count[25]                                                                           ; Merged with mac0:inst|CLK_count[25]            ;
; mac3:inst10|CLK_count[25]                                                                          ; Merged with mac0:inst|CLK_count[25]            ;
; mac4:inst13|CLK_count[25]                                                                          ; Merged with mac0:inst|CLK_count[25]            ;
; mac5:inst16|CLK_count[25]                                                                          ; Merged with mac0:inst|CLK_count[25]            ;
; mac6:inst23|CLK_count[25]                                                                          ; Merged with mac0:inst|CLK_count[25]            ;
; mac7:inst26|CLK_count[25]                                                                          ; Merged with mac0:inst|CLK_count[25]            ;
; mac8:inst30|CLK_count[25]                                                                          ; Merged with mac0:inst|CLK_count[25]            ;
; mac9:inst33|CLK_count[25]                                                                          ; Merged with mac0:inst|CLK_count[25]            ;
; network_interface_test:inst20|CLK_count[25]                                                        ; Merged with mac0:inst|CLK_count[25]            ;
; potential_adder_0:inst2|CLK_count[25]                                                              ; Merged with mac0:inst|CLK_count[25]            ;
; potential_adder_1:inst5|CLK_count[25]                                                              ; Merged with mac0:inst|CLK_count[25]            ;
; potential_adder_2:inst9|CLK_count[25]                                                              ; Merged with mac0:inst|CLK_count[25]            ;
; potential_adder_3:inst12|CLK_count[25]                                                             ; Merged with mac0:inst|CLK_count[25]            ;
; potential_adder_4:inst15|CLK_count[25]                                                             ; Merged with mac0:inst|CLK_count[25]            ;
; potential_adder_5:inst22|CLK_count[25]                                                             ; Merged with mac0:inst|CLK_count[25]            ;
; potential_adder_6:inst25|CLK_count[25]                                                             ; Merged with mac0:inst|CLK_count[25]            ;
; potential_adder_7:inst29|CLK_count[25]                                                             ; Merged with mac0:inst|CLK_count[25]            ;
; potential_adder_8:inst32|CLK_count[25]                                                             ; Merged with mac0:inst|CLK_count[25]            ;
; potential_adder_9:inst35|CLK_count[25]                                                             ; Merged with mac0:inst|CLK_count[25]            ;
; potential_decay_0:inst1|CLK_count[25]                                                              ; Merged with mac0:inst|CLK_count[25]            ;
; potential_decay_1:inst6|CLK_count[25]                                                              ; Merged with mac0:inst|CLK_count[25]            ;
; potential_decay_2:inst8|CLK_count[25]                                                              ; Merged with mac0:inst|CLK_count[25]            ;
; potential_decay_3:inst11|CLK_count[25]                                                             ; Merged with mac0:inst|CLK_count[25]            ;
; potential_decay_4:inst14|CLK_count[25]                                                             ; Merged with mac0:inst|CLK_count[25]            ;
; potential_decay_5:inst17|CLK_count[25]                                                             ; Merged with mac0:inst|CLK_count[25]            ;
; potential_decay_6:inst24|CLK_count[25]                                                             ; Merged with mac0:inst|CLK_count[25]            ;
; potential_decay_7:inst28|CLK_count[25]                                                             ; Merged with mac0:inst|CLK_count[25]            ;
; potential_decay_8:inst31|CLK_count[25]                                                             ; Merged with mac0:inst|CLK_count[25]            ;
; potential_decay_9:inst34|CLK_count[25]                                                             ; Merged with mac0:inst|CLK_count[25]            ;
; mac1:inst4|CLK_count[20]                                                                           ; Merged with mac0:inst|CLK_count[20]            ;
; mac2:inst3|CLK_count[20]                                                                           ; Merged with mac0:inst|CLK_count[20]            ;
; mac3:inst10|CLK_count[20]                                                                          ; Merged with mac0:inst|CLK_count[20]            ;
; mac4:inst13|CLK_count[20]                                                                          ; Merged with mac0:inst|CLK_count[20]            ;
; mac5:inst16|CLK_count[20]                                                                          ; Merged with mac0:inst|CLK_count[20]            ;
; mac6:inst23|CLK_count[20]                                                                          ; Merged with mac0:inst|CLK_count[20]            ;
; mac7:inst26|CLK_count[20]                                                                          ; Merged with mac0:inst|CLK_count[20]            ;
; mac8:inst30|CLK_count[20]                                                                          ; Merged with mac0:inst|CLK_count[20]            ;
; mac9:inst33|CLK_count[20]                                                                          ; Merged with mac0:inst|CLK_count[20]            ;
; network_interface_test:inst20|CLK_count[20]                                                        ; Merged with mac0:inst|CLK_count[20]            ;
; potential_adder_0:inst2|CLK_count[20]                                                              ; Merged with mac0:inst|CLK_count[20]            ;
; potential_adder_1:inst5|CLK_count[20]                                                              ; Merged with mac0:inst|CLK_count[20]            ;
; potential_adder_2:inst9|CLK_count[20]                                                              ; Merged with mac0:inst|CLK_count[20]            ;
; potential_adder_3:inst12|CLK_count[20]                                                             ; Merged with mac0:inst|CLK_count[20]            ;
; potential_adder_4:inst15|CLK_count[20]                                                             ; Merged with mac0:inst|CLK_count[20]            ;
; potential_adder_5:inst22|CLK_count[20]                                                             ; Merged with mac0:inst|CLK_count[20]            ;
; potential_adder_6:inst25|CLK_count[20]                                                             ; Merged with mac0:inst|CLK_count[20]            ;
; potential_adder_7:inst29|CLK_count[20]                                                             ; Merged with mac0:inst|CLK_count[20]            ;
; potential_adder_8:inst32|CLK_count[20]                                                             ; Merged with mac0:inst|CLK_count[20]            ;
; potential_adder_9:inst35|CLK_count[20]                                                             ; Merged with mac0:inst|CLK_count[20]            ;
; potential_decay_0:inst1|CLK_count[20]                                                              ; Merged with mac0:inst|CLK_count[20]            ;
; potential_decay_1:inst6|CLK_count[20]                                                              ; Merged with mac0:inst|CLK_count[20]            ;
; potential_decay_2:inst8|CLK_count[20]                                                              ; Merged with mac0:inst|CLK_count[20]            ;
; potential_decay_3:inst11|CLK_count[20]                                                             ; Merged with mac0:inst|CLK_count[20]            ;
; potential_decay_4:inst14|CLK_count[20]                                                             ; Merged with mac0:inst|CLK_count[20]            ;
; potential_decay_5:inst17|CLK_count[20]                                                             ; Merged with mac0:inst|CLK_count[20]            ;
; potential_decay_6:inst24|CLK_count[20]                                                             ; Merged with mac0:inst|CLK_count[20]            ;
; potential_decay_7:inst28|CLK_count[20]                                                             ; Merged with mac0:inst|CLK_count[20]            ;
; potential_decay_8:inst31|CLK_count[20]                                                             ; Merged with mac0:inst|CLK_count[20]            ;
; potential_decay_9:inst34|CLK_count[20]                                                             ; Merged with mac0:inst|CLK_count[20]            ;
; mac1:inst4|CLK_count[19]                                                                           ; Merged with mac0:inst|CLK_count[19]            ;
; mac2:inst3|CLK_count[19]                                                                           ; Merged with mac0:inst|CLK_count[19]            ;
; mac3:inst10|CLK_count[19]                                                                          ; Merged with mac0:inst|CLK_count[19]            ;
; mac4:inst13|CLK_count[19]                                                                          ; Merged with mac0:inst|CLK_count[19]            ;
; mac5:inst16|CLK_count[19]                                                                          ; Merged with mac0:inst|CLK_count[19]            ;
; mac6:inst23|CLK_count[19]                                                                          ; Merged with mac0:inst|CLK_count[19]            ;
; mac7:inst26|CLK_count[19]                                                                          ; Merged with mac0:inst|CLK_count[19]            ;
; mac8:inst30|CLK_count[19]                                                                          ; Merged with mac0:inst|CLK_count[19]            ;
; mac9:inst33|CLK_count[19]                                                                          ; Merged with mac0:inst|CLK_count[19]            ;
; network_interface_test:inst20|CLK_count[19]                                                        ; Merged with mac0:inst|CLK_count[19]            ;
; potential_adder_0:inst2|CLK_count[19]                                                              ; Merged with mac0:inst|CLK_count[19]            ;
; potential_adder_1:inst5|CLK_count[19]                                                              ; Merged with mac0:inst|CLK_count[19]            ;
; potential_adder_2:inst9|CLK_count[19]                                                              ; Merged with mac0:inst|CLK_count[19]            ;
; potential_adder_3:inst12|CLK_count[19]                                                             ; Merged with mac0:inst|CLK_count[19]            ;
; potential_adder_4:inst15|CLK_count[19]                                                             ; Merged with mac0:inst|CLK_count[19]            ;
; potential_adder_5:inst22|CLK_count[19]                                                             ; Merged with mac0:inst|CLK_count[19]            ;
; potential_adder_6:inst25|CLK_count[19]                                                             ; Merged with mac0:inst|CLK_count[19]            ;
; potential_adder_7:inst29|CLK_count[19]                                                             ; Merged with mac0:inst|CLK_count[19]            ;
; potential_adder_8:inst32|CLK_count[19]                                                             ; Merged with mac0:inst|CLK_count[19]            ;
; potential_adder_9:inst35|CLK_count[19]                                                             ; Merged with mac0:inst|CLK_count[19]            ;
; potential_decay_0:inst1|CLK_count[19]                                                              ; Merged with mac0:inst|CLK_count[19]            ;
; potential_decay_1:inst6|CLK_count[19]                                                              ; Merged with mac0:inst|CLK_count[19]            ;
; potential_decay_2:inst8|CLK_count[19]                                                              ; Merged with mac0:inst|CLK_count[19]            ;
; potential_decay_3:inst11|CLK_count[19]                                                             ; Merged with mac0:inst|CLK_count[19]            ;
; potential_decay_4:inst14|CLK_count[19]                                                             ; Merged with mac0:inst|CLK_count[19]            ;
; potential_decay_5:inst17|CLK_count[19]                                                             ; Merged with mac0:inst|CLK_count[19]            ;
; potential_decay_6:inst24|CLK_count[19]                                                             ; Merged with mac0:inst|CLK_count[19]            ;
; potential_decay_7:inst28|CLK_count[19]                                                             ; Merged with mac0:inst|CLK_count[19]            ;
; potential_decay_8:inst31|CLK_count[19]                                                             ; Merged with mac0:inst|CLK_count[19]            ;
; potential_decay_9:inst34|CLK_count[19]                                                             ; Merged with mac0:inst|CLK_count[19]            ;
; mac1:inst4|CLK_count[18]                                                                           ; Merged with mac0:inst|CLK_count[18]            ;
; mac2:inst3|CLK_count[18]                                                                           ; Merged with mac0:inst|CLK_count[18]            ;
; mac3:inst10|CLK_count[18]                                                                          ; Merged with mac0:inst|CLK_count[18]            ;
; mac4:inst13|CLK_count[18]                                                                          ; Merged with mac0:inst|CLK_count[18]            ;
; mac5:inst16|CLK_count[18]                                                                          ; Merged with mac0:inst|CLK_count[18]            ;
; mac6:inst23|CLK_count[18]                                                                          ; Merged with mac0:inst|CLK_count[18]            ;
; mac7:inst26|CLK_count[18]                                                                          ; Merged with mac0:inst|CLK_count[18]            ;
; mac8:inst30|CLK_count[18]                                                                          ; Merged with mac0:inst|CLK_count[18]            ;
; mac9:inst33|CLK_count[18]                                                                          ; Merged with mac0:inst|CLK_count[18]            ;
; network_interface_test:inst20|CLK_count[18]                                                        ; Merged with mac0:inst|CLK_count[18]            ;
; potential_adder_0:inst2|CLK_count[18]                                                              ; Merged with mac0:inst|CLK_count[18]            ;
; potential_adder_1:inst5|CLK_count[18]                                                              ; Merged with mac0:inst|CLK_count[18]            ;
; potential_adder_2:inst9|CLK_count[18]                                                              ; Merged with mac0:inst|CLK_count[18]            ;
; potential_adder_3:inst12|CLK_count[18]                                                             ; Merged with mac0:inst|CLK_count[18]            ;
; potential_adder_4:inst15|CLK_count[18]                                                             ; Merged with mac0:inst|CLK_count[18]            ;
; potential_adder_5:inst22|CLK_count[18]                                                             ; Merged with mac0:inst|CLK_count[18]            ;
; potential_adder_6:inst25|CLK_count[18]                                                             ; Merged with mac0:inst|CLK_count[18]            ;
; potential_adder_7:inst29|CLK_count[18]                                                             ; Merged with mac0:inst|CLK_count[18]            ;
; potential_adder_8:inst32|CLK_count[18]                                                             ; Merged with mac0:inst|CLK_count[18]            ;
; potential_adder_9:inst35|CLK_count[18]                                                             ; Merged with mac0:inst|CLK_count[18]            ;
; potential_decay_0:inst1|CLK_count[18]                                                              ; Merged with mac0:inst|CLK_count[18]            ;
; potential_decay_1:inst6|CLK_count[18]                                                              ; Merged with mac0:inst|CLK_count[18]            ;
; potential_decay_2:inst8|CLK_count[18]                                                              ; Merged with mac0:inst|CLK_count[18]            ;
; potential_decay_3:inst11|CLK_count[18]                                                             ; Merged with mac0:inst|CLK_count[18]            ;
; potential_decay_4:inst14|CLK_count[18]                                                             ; Merged with mac0:inst|CLK_count[18]            ;
; potential_decay_5:inst17|CLK_count[18]                                                             ; Merged with mac0:inst|CLK_count[18]            ;
; potential_decay_6:inst24|CLK_count[18]                                                             ; Merged with mac0:inst|CLK_count[18]            ;
; potential_decay_7:inst28|CLK_count[18]                                                             ; Merged with mac0:inst|CLK_count[18]            ;
; potential_decay_8:inst31|CLK_count[18]                                                             ; Merged with mac0:inst|CLK_count[18]            ;
; potential_decay_9:inst34|CLK_count[18]                                                             ; Merged with mac0:inst|CLK_count[18]            ;
; mac1:inst4|CLK_count[17]                                                                           ; Merged with mac0:inst|CLK_count[17]            ;
; mac2:inst3|CLK_count[17]                                                                           ; Merged with mac0:inst|CLK_count[17]            ;
; mac3:inst10|CLK_count[17]                                                                          ; Merged with mac0:inst|CLK_count[17]            ;
; mac4:inst13|CLK_count[17]                                                                          ; Merged with mac0:inst|CLK_count[17]            ;
; mac5:inst16|CLK_count[17]                                                                          ; Merged with mac0:inst|CLK_count[17]            ;
; mac6:inst23|CLK_count[17]                                                                          ; Merged with mac0:inst|CLK_count[17]            ;
; mac7:inst26|CLK_count[17]                                                                          ; Merged with mac0:inst|CLK_count[17]            ;
; mac8:inst30|CLK_count[17]                                                                          ; Merged with mac0:inst|CLK_count[17]            ;
; mac9:inst33|CLK_count[17]                                                                          ; Merged with mac0:inst|CLK_count[17]            ;
; network_interface_test:inst20|CLK_count[17]                                                        ; Merged with mac0:inst|CLK_count[17]            ;
; potential_adder_0:inst2|CLK_count[17]                                                              ; Merged with mac0:inst|CLK_count[17]            ;
; potential_adder_1:inst5|CLK_count[17]                                                              ; Merged with mac0:inst|CLK_count[17]            ;
; potential_adder_2:inst9|CLK_count[17]                                                              ; Merged with mac0:inst|CLK_count[17]            ;
; potential_adder_3:inst12|CLK_count[17]                                                             ; Merged with mac0:inst|CLK_count[17]            ;
; potential_adder_4:inst15|CLK_count[17]                                                             ; Merged with mac0:inst|CLK_count[17]            ;
; potential_adder_5:inst22|CLK_count[17]                                                             ; Merged with mac0:inst|CLK_count[17]            ;
; potential_adder_6:inst25|CLK_count[17]                                                             ; Merged with mac0:inst|CLK_count[17]            ;
; potential_adder_7:inst29|CLK_count[17]                                                             ; Merged with mac0:inst|CLK_count[17]            ;
; potential_adder_8:inst32|CLK_count[17]                                                             ; Merged with mac0:inst|CLK_count[17]            ;
; potential_adder_9:inst35|CLK_count[17]                                                             ; Merged with mac0:inst|CLK_count[17]            ;
; potential_decay_0:inst1|CLK_count[17]                                                              ; Merged with mac0:inst|CLK_count[17]            ;
; potential_decay_1:inst6|CLK_count[17]                                                              ; Merged with mac0:inst|CLK_count[17]            ;
; potential_decay_2:inst8|CLK_count[17]                                                              ; Merged with mac0:inst|CLK_count[17]            ;
; potential_decay_3:inst11|CLK_count[17]                                                             ; Merged with mac0:inst|CLK_count[17]            ;
; potential_decay_4:inst14|CLK_count[17]                                                             ; Merged with mac0:inst|CLK_count[17]            ;
; potential_decay_5:inst17|CLK_count[17]                                                             ; Merged with mac0:inst|CLK_count[17]            ;
; potential_decay_6:inst24|CLK_count[17]                                                             ; Merged with mac0:inst|CLK_count[17]            ;
; potential_decay_7:inst28|CLK_count[17]                                                             ; Merged with mac0:inst|CLK_count[17]            ;
; potential_decay_8:inst31|CLK_count[17]                                                             ; Merged with mac0:inst|CLK_count[17]            ;
; potential_decay_9:inst34|CLK_count[17]                                                             ; Merged with mac0:inst|CLK_count[17]            ;
; mac1:inst4|CLK_count[14]                                                                           ; Merged with mac0:inst|CLK_count[14]            ;
; mac2:inst3|CLK_count[14]                                                                           ; Merged with mac0:inst|CLK_count[14]            ;
; mac3:inst10|CLK_count[14]                                                                          ; Merged with mac0:inst|CLK_count[14]            ;
; mac4:inst13|CLK_count[14]                                                                          ; Merged with mac0:inst|CLK_count[14]            ;
; mac5:inst16|CLK_count[14]                                                                          ; Merged with mac0:inst|CLK_count[14]            ;
; mac6:inst23|CLK_count[14]                                                                          ; Merged with mac0:inst|CLK_count[14]            ;
; mac7:inst26|CLK_count[14]                                                                          ; Merged with mac0:inst|CLK_count[14]            ;
; mac8:inst30|CLK_count[14]                                                                          ; Merged with mac0:inst|CLK_count[14]            ;
; mac9:inst33|CLK_count[14]                                                                          ; Merged with mac0:inst|CLK_count[14]            ;
; network_interface_test:inst20|CLK_count[14]                                                        ; Merged with mac0:inst|CLK_count[14]            ;
; potential_adder_0:inst2|CLK_count[14]                                                              ; Merged with mac0:inst|CLK_count[14]            ;
; potential_adder_1:inst5|CLK_count[14]                                                              ; Merged with mac0:inst|CLK_count[14]            ;
; potential_adder_2:inst9|CLK_count[14]                                                              ; Merged with mac0:inst|CLK_count[14]            ;
; potential_adder_3:inst12|CLK_count[14]                                                             ; Merged with mac0:inst|CLK_count[14]            ;
; potential_adder_4:inst15|CLK_count[14]                                                             ; Merged with mac0:inst|CLK_count[14]            ;
; potential_adder_5:inst22|CLK_count[14]                                                             ; Merged with mac0:inst|CLK_count[14]            ;
; potential_adder_6:inst25|CLK_count[14]                                                             ; Merged with mac0:inst|CLK_count[14]            ;
; potential_adder_7:inst29|CLK_count[14]                                                             ; Merged with mac0:inst|CLK_count[14]            ;
; potential_adder_8:inst32|CLK_count[14]                                                             ; Merged with mac0:inst|CLK_count[14]            ;
; potential_adder_9:inst35|CLK_count[14]                                                             ; Merged with mac0:inst|CLK_count[14]            ;
; potential_decay_0:inst1|CLK_count[14]                                                              ; Merged with mac0:inst|CLK_count[14]            ;
; potential_decay_1:inst6|CLK_count[14]                                                              ; Merged with mac0:inst|CLK_count[14]            ;
; potential_decay_2:inst8|CLK_count[14]                                                              ; Merged with mac0:inst|CLK_count[14]            ;
; potential_decay_3:inst11|CLK_count[14]                                                             ; Merged with mac0:inst|CLK_count[14]            ;
; potential_decay_4:inst14|CLK_count[14]                                                             ; Merged with mac0:inst|CLK_count[14]            ;
; potential_decay_5:inst17|CLK_count[14]                                                             ; Merged with mac0:inst|CLK_count[14]            ;
; potential_decay_6:inst24|CLK_count[14]                                                             ; Merged with mac0:inst|CLK_count[14]            ;
; potential_decay_7:inst28|CLK_count[14]                                                             ; Merged with mac0:inst|CLK_count[14]            ;
; potential_decay_8:inst31|CLK_count[14]                                                             ; Merged with mac0:inst|CLK_count[14]            ;
; potential_decay_9:inst34|CLK_count[14]                                                             ; Merged with mac0:inst|CLK_count[14]            ;
; mac1:inst4|CLK_count[12]                                                                           ; Merged with mac0:inst|CLK_count[12]            ;
; mac2:inst3|CLK_count[12]                                                                           ; Merged with mac0:inst|CLK_count[12]            ;
; mac3:inst10|CLK_count[12]                                                                          ; Merged with mac0:inst|CLK_count[12]            ;
; mac4:inst13|CLK_count[12]                                                                          ; Merged with mac0:inst|CLK_count[12]            ;
; mac5:inst16|CLK_count[12]                                                                          ; Merged with mac0:inst|CLK_count[12]            ;
; mac6:inst23|CLK_count[12]                                                                          ; Merged with mac0:inst|CLK_count[12]            ;
; mac7:inst26|CLK_count[12]                                                                          ; Merged with mac0:inst|CLK_count[12]            ;
; mac8:inst30|CLK_count[12]                                                                          ; Merged with mac0:inst|CLK_count[12]            ;
; mac9:inst33|CLK_count[12]                                                                          ; Merged with mac0:inst|CLK_count[12]            ;
; network_interface_test:inst20|CLK_count[12]                                                        ; Merged with mac0:inst|CLK_count[12]            ;
; potential_adder_0:inst2|CLK_count[12]                                                              ; Merged with mac0:inst|CLK_count[12]            ;
; potential_adder_1:inst5|CLK_count[12]                                                              ; Merged with mac0:inst|CLK_count[12]            ;
; potential_adder_2:inst9|CLK_count[12]                                                              ; Merged with mac0:inst|CLK_count[12]            ;
; potential_adder_3:inst12|CLK_count[12]                                                             ; Merged with mac0:inst|CLK_count[12]            ;
; potential_adder_4:inst15|CLK_count[12]                                                             ; Merged with mac0:inst|CLK_count[12]            ;
; potential_adder_5:inst22|CLK_count[12]                                                             ; Merged with mac0:inst|CLK_count[12]            ;
; potential_adder_6:inst25|CLK_count[12]                                                             ; Merged with mac0:inst|CLK_count[12]            ;
; potential_adder_7:inst29|CLK_count[12]                                                             ; Merged with mac0:inst|CLK_count[12]            ;
; potential_adder_8:inst32|CLK_count[12]                                                             ; Merged with mac0:inst|CLK_count[12]            ;
; potential_adder_9:inst35|CLK_count[12]                                                             ; Merged with mac0:inst|CLK_count[12]            ;
; potential_decay_0:inst1|CLK_count[12]                                                              ; Merged with mac0:inst|CLK_count[12]            ;
; potential_decay_1:inst6|CLK_count[12]                                                              ; Merged with mac0:inst|CLK_count[12]            ;
; potential_decay_2:inst8|CLK_count[12]                                                              ; Merged with mac0:inst|CLK_count[12]            ;
; potential_decay_3:inst11|CLK_count[12]                                                             ; Merged with mac0:inst|CLK_count[12]            ;
; potential_decay_4:inst14|CLK_count[12]                                                             ; Merged with mac0:inst|CLK_count[12]            ;
; potential_decay_5:inst17|CLK_count[12]                                                             ; Merged with mac0:inst|CLK_count[12]            ;
; potential_decay_6:inst24|CLK_count[12]                                                             ; Merged with mac0:inst|CLK_count[12]            ;
; potential_decay_7:inst28|CLK_count[12]                                                             ; Merged with mac0:inst|CLK_count[12]            ;
; potential_decay_8:inst31|CLK_count[12]                                                             ; Merged with mac0:inst|CLK_count[12]            ;
; potential_decay_9:inst34|CLK_count[12]                                                             ; Merged with mac0:inst|CLK_count[12]            ;
; mac1:inst4|CLK_count[11]                                                                           ; Merged with mac0:inst|CLK_count[11]            ;
; mac2:inst3|CLK_count[11]                                                                           ; Merged with mac0:inst|CLK_count[11]            ;
; mac3:inst10|CLK_count[11]                                                                          ; Merged with mac0:inst|CLK_count[11]            ;
; mac4:inst13|CLK_count[11]                                                                          ; Merged with mac0:inst|CLK_count[11]            ;
; mac5:inst16|CLK_count[11]                                                                          ; Merged with mac0:inst|CLK_count[11]            ;
; mac6:inst23|CLK_count[11]                                                                          ; Merged with mac0:inst|CLK_count[11]            ;
; mac7:inst26|CLK_count[11]                                                                          ; Merged with mac0:inst|CLK_count[11]            ;
; mac8:inst30|CLK_count[11]                                                                          ; Merged with mac0:inst|CLK_count[11]            ;
; mac9:inst33|CLK_count[11]                                                                          ; Merged with mac0:inst|CLK_count[11]            ;
; network_interface_test:inst20|CLK_count[11]                                                        ; Merged with mac0:inst|CLK_count[11]            ;
; potential_adder_0:inst2|CLK_count[11]                                                              ; Merged with mac0:inst|CLK_count[11]            ;
; potential_adder_1:inst5|CLK_count[11]                                                              ; Merged with mac0:inst|CLK_count[11]            ;
; potential_adder_2:inst9|CLK_count[11]                                                              ; Merged with mac0:inst|CLK_count[11]            ;
; potential_adder_3:inst12|CLK_count[11]                                                             ; Merged with mac0:inst|CLK_count[11]            ;
; potential_adder_4:inst15|CLK_count[11]                                                             ; Merged with mac0:inst|CLK_count[11]            ;
; potential_adder_5:inst22|CLK_count[11]                                                             ; Merged with mac0:inst|CLK_count[11]            ;
; potential_adder_6:inst25|CLK_count[11]                                                             ; Merged with mac0:inst|CLK_count[11]            ;
; potential_adder_7:inst29|CLK_count[11]                                                             ; Merged with mac0:inst|CLK_count[11]            ;
; potential_adder_8:inst32|CLK_count[11]                                                             ; Merged with mac0:inst|CLK_count[11]            ;
; potential_adder_9:inst35|CLK_count[11]                                                             ; Merged with mac0:inst|CLK_count[11]            ;
; potential_decay_0:inst1|CLK_count[11]                                                              ; Merged with mac0:inst|CLK_count[11]            ;
; potential_decay_1:inst6|CLK_count[11]                                                              ; Merged with mac0:inst|CLK_count[11]            ;
; potential_decay_2:inst8|CLK_count[11]                                                              ; Merged with mac0:inst|CLK_count[11]            ;
; potential_decay_3:inst11|CLK_count[11]                                                             ; Merged with mac0:inst|CLK_count[11]            ;
; potential_decay_4:inst14|CLK_count[11]                                                             ; Merged with mac0:inst|CLK_count[11]            ;
; potential_decay_5:inst17|CLK_count[11]                                                             ; Merged with mac0:inst|CLK_count[11]            ;
; potential_decay_6:inst24|CLK_count[11]                                                             ; Merged with mac0:inst|CLK_count[11]            ;
; potential_decay_7:inst28|CLK_count[11]                                                             ; Merged with mac0:inst|CLK_count[11]            ;
; potential_decay_8:inst31|CLK_count[11]                                                             ; Merged with mac0:inst|CLK_count[11]            ;
; potential_decay_9:inst34|CLK_count[11]                                                             ; Merged with mac0:inst|CLK_count[11]            ;
; mac1:inst4|CLK_count[10]                                                                           ; Merged with mac0:inst|CLK_count[10]            ;
; mac2:inst3|CLK_count[10]                                                                           ; Merged with mac0:inst|CLK_count[10]            ;
; mac3:inst10|CLK_count[10]                                                                          ; Merged with mac0:inst|CLK_count[10]            ;
; mac4:inst13|CLK_count[10]                                                                          ; Merged with mac0:inst|CLK_count[10]            ;
; mac5:inst16|CLK_count[10]                                                                          ; Merged with mac0:inst|CLK_count[10]            ;
; mac6:inst23|CLK_count[10]                                                                          ; Merged with mac0:inst|CLK_count[10]            ;
; mac7:inst26|CLK_count[10]                                                                          ; Merged with mac0:inst|CLK_count[10]            ;
; mac8:inst30|CLK_count[10]                                                                          ; Merged with mac0:inst|CLK_count[10]            ;
; mac9:inst33|CLK_count[10]                                                                          ; Merged with mac0:inst|CLK_count[10]            ;
; network_interface_test:inst20|CLK_count[10]                                                        ; Merged with mac0:inst|CLK_count[10]            ;
; potential_adder_0:inst2|CLK_count[10]                                                              ; Merged with mac0:inst|CLK_count[10]            ;
; potential_adder_1:inst5|CLK_count[10]                                                              ; Merged with mac0:inst|CLK_count[10]            ;
; potential_adder_2:inst9|CLK_count[10]                                                              ; Merged with mac0:inst|CLK_count[10]            ;
; potential_adder_3:inst12|CLK_count[10]                                                             ; Merged with mac0:inst|CLK_count[10]            ;
; potential_adder_4:inst15|CLK_count[10]                                                             ; Merged with mac0:inst|CLK_count[10]            ;
; potential_adder_5:inst22|CLK_count[10]                                                             ; Merged with mac0:inst|CLK_count[10]            ;
; potential_adder_6:inst25|CLK_count[10]                                                             ; Merged with mac0:inst|CLK_count[10]            ;
; potential_adder_7:inst29|CLK_count[10]                                                             ; Merged with mac0:inst|CLK_count[10]            ;
; potential_adder_8:inst32|CLK_count[10]                                                             ; Merged with mac0:inst|CLK_count[10]            ;
; potential_adder_9:inst35|CLK_count[10]                                                             ; Merged with mac0:inst|CLK_count[10]            ;
; potential_decay_0:inst1|CLK_count[10]                                                              ; Merged with mac0:inst|CLK_count[10]            ;
; potential_decay_1:inst6|CLK_count[10]                                                              ; Merged with mac0:inst|CLK_count[10]            ;
; potential_decay_2:inst8|CLK_count[10]                                                              ; Merged with mac0:inst|CLK_count[10]            ;
; potential_decay_3:inst11|CLK_count[10]                                                             ; Merged with mac0:inst|CLK_count[10]            ;
; potential_decay_4:inst14|CLK_count[10]                                                             ; Merged with mac0:inst|CLK_count[10]            ;
; potential_decay_5:inst17|CLK_count[10]                                                             ; Merged with mac0:inst|CLK_count[10]            ;
; potential_decay_6:inst24|CLK_count[10]                                                             ; Merged with mac0:inst|CLK_count[10]            ;
; potential_decay_7:inst28|CLK_count[10]                                                             ; Merged with mac0:inst|CLK_count[10]            ;
; potential_decay_8:inst31|CLK_count[10]                                                             ; Merged with mac0:inst|CLK_count[10]            ;
; potential_decay_9:inst34|CLK_count[10]                                                             ; Merged with mac0:inst|CLK_count[10]            ;
; mac1:inst4|CLK_count[7]                                                                            ; Merged with mac0:inst|CLK_count[7]             ;
; mac2:inst3|CLK_count[7]                                                                            ; Merged with mac0:inst|CLK_count[7]             ;
; mac3:inst10|CLK_count[7]                                                                           ; Merged with mac0:inst|CLK_count[7]             ;
; mac4:inst13|CLK_count[7]                                                                           ; Merged with mac0:inst|CLK_count[7]             ;
; mac5:inst16|CLK_count[7]                                                                           ; Merged with mac0:inst|CLK_count[7]             ;
; mac6:inst23|CLK_count[7]                                                                           ; Merged with mac0:inst|CLK_count[7]             ;
; mac7:inst26|CLK_count[7]                                                                           ; Merged with mac0:inst|CLK_count[7]             ;
; mac8:inst30|CLK_count[7]                                                                           ; Merged with mac0:inst|CLK_count[7]             ;
; mac9:inst33|CLK_count[7]                                                                           ; Merged with mac0:inst|CLK_count[7]             ;
; network_interface_test:inst20|CLK_count[7]                                                         ; Merged with mac0:inst|CLK_count[7]             ;
; potential_adder_0:inst2|CLK_count[7]                                                               ; Merged with mac0:inst|CLK_count[7]             ;
; potential_adder_1:inst5|CLK_count[7]                                                               ; Merged with mac0:inst|CLK_count[7]             ;
; potential_adder_2:inst9|CLK_count[7]                                                               ; Merged with mac0:inst|CLK_count[7]             ;
; potential_adder_3:inst12|CLK_count[7]                                                              ; Merged with mac0:inst|CLK_count[7]             ;
; potential_adder_4:inst15|CLK_count[7]                                                              ; Merged with mac0:inst|CLK_count[7]             ;
; potential_adder_5:inst22|CLK_count[7]                                                              ; Merged with mac0:inst|CLK_count[7]             ;
; potential_adder_6:inst25|CLK_count[7]                                                              ; Merged with mac0:inst|CLK_count[7]             ;
; potential_adder_7:inst29|CLK_count[7]                                                              ; Merged with mac0:inst|CLK_count[7]             ;
; potential_adder_8:inst32|CLK_count[7]                                                              ; Merged with mac0:inst|CLK_count[7]             ;
; potential_adder_9:inst35|CLK_count[7]                                                              ; Merged with mac0:inst|CLK_count[7]             ;
; potential_decay_0:inst1|CLK_count[7]                                                               ; Merged with mac0:inst|CLK_count[7]             ;
; potential_decay_1:inst6|CLK_count[7]                                                               ; Merged with mac0:inst|CLK_count[7]             ;
; potential_decay_2:inst8|CLK_count[7]                                                               ; Merged with mac0:inst|CLK_count[7]             ;
; potential_decay_3:inst11|CLK_count[7]                                                              ; Merged with mac0:inst|CLK_count[7]             ;
; potential_decay_4:inst14|CLK_count[7]                                                              ; Merged with mac0:inst|CLK_count[7]             ;
; potential_decay_5:inst17|CLK_count[7]                                                              ; Merged with mac0:inst|CLK_count[7]             ;
; potential_decay_6:inst24|CLK_count[7]                                                              ; Merged with mac0:inst|CLK_count[7]             ;
; potential_decay_7:inst28|CLK_count[7]                                                              ; Merged with mac0:inst|CLK_count[7]             ;
; potential_decay_8:inst31|CLK_count[7]                                                              ; Merged with mac0:inst|CLK_count[7]             ;
; potential_decay_9:inst34|CLK_count[7]                                                              ; Merged with mac0:inst|CLK_count[7]             ;
; mac1:inst4|CLK_count[6]                                                                            ; Merged with mac0:inst|CLK_count[6]             ;
; mac2:inst3|CLK_count[6]                                                                            ; Merged with mac0:inst|CLK_count[6]             ;
; mac3:inst10|CLK_count[6]                                                                           ; Merged with mac0:inst|CLK_count[6]             ;
; mac4:inst13|CLK_count[6]                                                                           ; Merged with mac0:inst|CLK_count[6]             ;
; mac5:inst16|CLK_count[6]                                                                           ; Merged with mac0:inst|CLK_count[6]             ;
; mac6:inst23|CLK_count[6]                                                                           ; Merged with mac0:inst|CLK_count[6]             ;
; mac7:inst26|CLK_count[6]                                                                           ; Merged with mac0:inst|CLK_count[6]             ;
; mac8:inst30|CLK_count[6]                                                                           ; Merged with mac0:inst|CLK_count[6]             ;
; mac9:inst33|CLK_count[6]                                                                           ; Merged with mac0:inst|CLK_count[6]             ;
; network_interface_test:inst20|CLK_count[6]                                                         ; Merged with mac0:inst|CLK_count[6]             ;
; potential_adder_0:inst2|CLK_count[6]                                                               ; Merged with mac0:inst|CLK_count[6]             ;
; potential_adder_1:inst5|CLK_count[6]                                                               ; Merged with mac0:inst|CLK_count[6]             ;
; potential_adder_2:inst9|CLK_count[6]                                                               ; Merged with mac0:inst|CLK_count[6]             ;
; potential_adder_3:inst12|CLK_count[6]                                                              ; Merged with mac0:inst|CLK_count[6]             ;
; potential_adder_4:inst15|CLK_count[6]                                                              ; Merged with mac0:inst|CLK_count[6]             ;
; potential_adder_5:inst22|CLK_count[6]                                                              ; Merged with mac0:inst|CLK_count[6]             ;
; potential_adder_6:inst25|CLK_count[6]                                                              ; Merged with mac0:inst|CLK_count[6]             ;
; potential_adder_7:inst29|CLK_count[6]                                                              ; Merged with mac0:inst|CLK_count[6]             ;
; potential_adder_8:inst32|CLK_count[6]                                                              ; Merged with mac0:inst|CLK_count[6]             ;
; potential_adder_9:inst35|CLK_count[6]                                                              ; Merged with mac0:inst|CLK_count[6]             ;
; potential_decay_0:inst1|CLK_count[6]                                                               ; Merged with mac0:inst|CLK_count[6]             ;
; potential_decay_1:inst6|CLK_count[6]                                                               ; Merged with mac0:inst|CLK_count[6]             ;
; potential_decay_2:inst8|CLK_count[6]                                                               ; Merged with mac0:inst|CLK_count[6]             ;
; potential_decay_3:inst11|CLK_count[6]                                                              ; Merged with mac0:inst|CLK_count[6]             ;
; potential_decay_4:inst14|CLK_count[6]                                                              ; Merged with mac0:inst|CLK_count[6]             ;
; potential_decay_5:inst17|CLK_count[6]                                                              ; Merged with mac0:inst|CLK_count[6]             ;
; potential_decay_6:inst24|CLK_count[6]                                                              ; Merged with mac0:inst|CLK_count[6]             ;
; potential_decay_7:inst28|CLK_count[6]                                                              ; Merged with mac0:inst|CLK_count[6]             ;
; potential_decay_8:inst31|CLK_count[6]                                                              ; Merged with mac0:inst|CLK_count[6]             ;
; potential_decay_9:inst34|CLK_count[6]                                                              ; Merged with mac0:inst|CLK_count[6]             ;
; mac1:inst4|CLK_count[5]                                                                            ; Merged with mac0:inst|CLK_count[5]             ;
; mac2:inst3|CLK_count[5]                                                                            ; Merged with mac0:inst|CLK_count[5]             ;
; mac3:inst10|CLK_count[5]                                                                           ; Merged with mac0:inst|CLK_count[5]             ;
; mac4:inst13|CLK_count[5]                                                                           ; Merged with mac0:inst|CLK_count[5]             ;
; mac5:inst16|CLK_count[5]                                                                           ; Merged with mac0:inst|CLK_count[5]             ;
; mac6:inst23|CLK_count[5]                                                                           ; Merged with mac0:inst|CLK_count[5]             ;
; mac7:inst26|CLK_count[5]                                                                           ; Merged with mac0:inst|CLK_count[5]             ;
; mac8:inst30|CLK_count[5]                                                                           ; Merged with mac0:inst|CLK_count[5]             ;
; mac9:inst33|CLK_count[5]                                                                           ; Merged with mac0:inst|CLK_count[5]             ;
; network_interface_test:inst20|CLK_count[5]                                                         ; Merged with mac0:inst|CLK_count[5]             ;
; potential_adder_0:inst2|CLK_count[5]                                                               ; Merged with mac0:inst|CLK_count[5]             ;
; potential_adder_1:inst5|CLK_count[5]                                                               ; Merged with mac0:inst|CLK_count[5]             ;
; potential_adder_2:inst9|CLK_count[5]                                                               ; Merged with mac0:inst|CLK_count[5]             ;
; potential_adder_3:inst12|CLK_count[5]                                                              ; Merged with mac0:inst|CLK_count[5]             ;
; potential_adder_4:inst15|CLK_count[5]                                                              ; Merged with mac0:inst|CLK_count[5]             ;
; potential_adder_5:inst22|CLK_count[5]                                                              ; Merged with mac0:inst|CLK_count[5]             ;
; potential_adder_6:inst25|CLK_count[5]                                                              ; Merged with mac0:inst|CLK_count[5]             ;
; potential_adder_7:inst29|CLK_count[5]                                                              ; Merged with mac0:inst|CLK_count[5]             ;
; potential_adder_8:inst32|CLK_count[5]                                                              ; Merged with mac0:inst|CLK_count[5]             ;
; potential_adder_9:inst35|CLK_count[5]                                                              ; Merged with mac0:inst|CLK_count[5]             ;
; potential_decay_0:inst1|CLK_count[5]                                                               ; Merged with mac0:inst|CLK_count[5]             ;
; potential_decay_1:inst6|CLK_count[5]                                                               ; Merged with mac0:inst|CLK_count[5]             ;
; potential_decay_2:inst8|CLK_count[5]                                                               ; Merged with mac0:inst|CLK_count[5]             ;
; potential_decay_3:inst11|CLK_count[5]                                                              ; Merged with mac0:inst|CLK_count[5]             ;
; potential_decay_4:inst14|CLK_count[5]                                                              ; Merged with mac0:inst|CLK_count[5]             ;
; potential_decay_5:inst17|CLK_count[5]                                                              ; Merged with mac0:inst|CLK_count[5]             ;
; potential_decay_6:inst24|CLK_count[5]                                                              ; Merged with mac0:inst|CLK_count[5]             ;
; potential_decay_7:inst28|CLK_count[5]                                                              ; Merged with mac0:inst|CLK_count[5]             ;
; potential_decay_8:inst31|CLK_count[5]                                                              ; Merged with mac0:inst|CLK_count[5]             ;
; potential_decay_9:inst34|CLK_count[5]                                                              ; Merged with mac0:inst|CLK_count[5]             ;
; mac1:inst4|CLK_count[4]                                                                            ; Merged with mac0:inst|CLK_count[4]             ;
; mac2:inst3|CLK_count[4]                                                                            ; Merged with mac0:inst|CLK_count[4]             ;
; mac3:inst10|CLK_count[4]                                                                           ; Merged with mac0:inst|CLK_count[4]             ;
; mac4:inst13|CLK_count[4]                                                                           ; Merged with mac0:inst|CLK_count[4]             ;
; mac5:inst16|CLK_count[4]                                                                           ; Merged with mac0:inst|CLK_count[4]             ;
; mac6:inst23|CLK_count[4]                                                                           ; Merged with mac0:inst|CLK_count[4]             ;
; mac7:inst26|CLK_count[4]                                                                           ; Merged with mac0:inst|CLK_count[4]             ;
; mac8:inst30|CLK_count[4]                                                                           ; Merged with mac0:inst|CLK_count[4]             ;
; mac9:inst33|CLK_count[4]                                                                           ; Merged with mac0:inst|CLK_count[4]             ;
; network_interface_test:inst20|CLK_count[4]                                                         ; Merged with mac0:inst|CLK_count[4]             ;
; potential_adder_0:inst2|CLK_count[4]                                                               ; Merged with mac0:inst|CLK_count[4]             ;
; potential_adder_1:inst5|CLK_count[4]                                                               ; Merged with mac0:inst|CLK_count[4]             ;
; potential_adder_2:inst9|CLK_count[4]                                                               ; Merged with mac0:inst|CLK_count[4]             ;
; potential_adder_3:inst12|CLK_count[4]                                                              ; Merged with mac0:inst|CLK_count[4]             ;
; potential_adder_4:inst15|CLK_count[4]                                                              ; Merged with mac0:inst|CLK_count[4]             ;
; potential_adder_5:inst22|CLK_count[4]                                                              ; Merged with mac0:inst|CLK_count[4]             ;
; potential_adder_6:inst25|CLK_count[4]                                                              ; Merged with mac0:inst|CLK_count[4]             ;
; potential_adder_7:inst29|CLK_count[4]                                                              ; Merged with mac0:inst|CLK_count[4]             ;
; potential_adder_8:inst32|CLK_count[4]                                                              ; Merged with mac0:inst|CLK_count[4]             ;
; potential_adder_9:inst35|CLK_count[4]                                                              ; Merged with mac0:inst|CLK_count[4]             ;
; potential_decay_0:inst1|CLK_count[4]                                                               ; Merged with mac0:inst|CLK_count[4]             ;
; potential_decay_1:inst6|CLK_count[4]                                                               ; Merged with mac0:inst|CLK_count[4]             ;
; potential_decay_2:inst8|CLK_count[4]                                                               ; Merged with mac0:inst|CLK_count[4]             ;
; potential_decay_3:inst11|CLK_count[4]                                                              ; Merged with mac0:inst|CLK_count[4]             ;
; potential_decay_4:inst14|CLK_count[4]                                                              ; Merged with mac0:inst|CLK_count[4]             ;
; potential_decay_5:inst17|CLK_count[4]                                                              ; Merged with mac0:inst|CLK_count[4]             ;
; potential_decay_6:inst24|CLK_count[4]                                                              ; Merged with mac0:inst|CLK_count[4]             ;
; potential_decay_7:inst28|CLK_count[4]                                                              ; Merged with mac0:inst|CLK_count[4]             ;
; potential_decay_8:inst31|CLK_count[4]                                                              ; Merged with mac0:inst|CLK_count[4]             ;
; potential_decay_9:inst34|CLK_count[4]                                                              ; Merged with mac0:inst|CLK_count[4]             ;
; mac1:inst4|CLK_count[3]                                                                            ; Merged with mac0:inst|CLK_count[3]             ;
; mac2:inst3|CLK_count[3]                                                                            ; Merged with mac0:inst|CLK_count[3]             ;
; mac3:inst10|CLK_count[3]                                                                           ; Merged with mac0:inst|CLK_count[3]             ;
; mac4:inst13|CLK_count[3]                                                                           ; Merged with mac0:inst|CLK_count[3]             ;
; mac5:inst16|CLK_count[3]                                                                           ; Merged with mac0:inst|CLK_count[3]             ;
; mac6:inst23|CLK_count[3]                                                                           ; Merged with mac0:inst|CLK_count[3]             ;
; mac7:inst26|CLK_count[3]                                                                           ; Merged with mac0:inst|CLK_count[3]             ;
; mac8:inst30|CLK_count[3]                                                                           ; Merged with mac0:inst|CLK_count[3]             ;
; mac9:inst33|CLK_count[3]                                                                           ; Merged with mac0:inst|CLK_count[3]             ;
; network_interface_test:inst20|CLK_count[3]                                                         ; Merged with mac0:inst|CLK_count[3]             ;
; potential_adder_0:inst2|CLK_count[3]                                                               ; Merged with mac0:inst|CLK_count[3]             ;
; potential_adder_1:inst5|CLK_count[3]                                                               ; Merged with mac0:inst|CLK_count[3]             ;
; potential_adder_2:inst9|CLK_count[3]                                                               ; Merged with mac0:inst|CLK_count[3]             ;
; potential_adder_3:inst12|CLK_count[3]                                                              ; Merged with mac0:inst|CLK_count[3]             ;
; potential_adder_4:inst15|CLK_count[3]                                                              ; Merged with mac0:inst|CLK_count[3]             ;
; potential_adder_5:inst22|CLK_count[3]                                                              ; Merged with mac0:inst|CLK_count[3]             ;
; potential_adder_6:inst25|CLK_count[3]                                                              ; Merged with mac0:inst|CLK_count[3]             ;
; potential_adder_7:inst29|CLK_count[3]                                                              ; Merged with mac0:inst|CLK_count[3]             ;
; potential_adder_8:inst32|CLK_count[3]                                                              ; Merged with mac0:inst|CLK_count[3]             ;
; potential_adder_9:inst35|CLK_count[3]                                                              ; Merged with mac0:inst|CLK_count[3]             ;
; potential_decay_0:inst1|CLK_count[3]                                                               ; Merged with mac0:inst|CLK_count[3]             ;
; potential_decay_1:inst6|CLK_count[3]                                                               ; Merged with mac0:inst|CLK_count[3]             ;
; potential_decay_2:inst8|CLK_count[3]                                                               ; Merged with mac0:inst|CLK_count[3]             ;
; potential_decay_3:inst11|CLK_count[3]                                                              ; Merged with mac0:inst|CLK_count[3]             ;
; potential_decay_4:inst14|CLK_count[3]                                                              ; Merged with mac0:inst|CLK_count[3]             ;
; potential_decay_5:inst17|CLK_count[3]                                                              ; Merged with mac0:inst|CLK_count[3]             ;
; potential_decay_6:inst24|CLK_count[3]                                                              ; Merged with mac0:inst|CLK_count[3]             ;
; potential_decay_7:inst28|CLK_count[3]                                                              ; Merged with mac0:inst|CLK_count[3]             ;
; potential_decay_8:inst31|CLK_count[3]                                                              ; Merged with mac0:inst|CLK_count[3]             ;
; potential_decay_9:inst34|CLK_count[3]                                                              ; Merged with mac0:inst|CLK_count[3]             ;
; mac1:inst4|CLK_count[2]                                                                            ; Merged with mac0:inst|CLK_count[2]             ;
; mac2:inst3|CLK_count[2]                                                                            ; Merged with mac0:inst|CLK_count[2]             ;
; mac3:inst10|CLK_count[2]                                                                           ; Merged with mac0:inst|CLK_count[2]             ;
; mac4:inst13|CLK_count[2]                                                                           ; Merged with mac0:inst|CLK_count[2]             ;
; mac5:inst16|CLK_count[2]                                                                           ; Merged with mac0:inst|CLK_count[2]             ;
; mac6:inst23|CLK_count[2]                                                                           ; Merged with mac0:inst|CLK_count[2]             ;
; mac7:inst26|CLK_count[2]                                                                           ; Merged with mac0:inst|CLK_count[2]             ;
; mac8:inst30|CLK_count[2]                                                                           ; Merged with mac0:inst|CLK_count[2]             ;
; mac9:inst33|CLK_count[2]                                                                           ; Merged with mac0:inst|CLK_count[2]             ;
; network_interface_test:inst20|CLK_count[2]                                                         ; Merged with mac0:inst|CLK_count[2]             ;
; potential_adder_0:inst2|CLK_count[2]                                                               ; Merged with mac0:inst|CLK_count[2]             ;
; potential_adder_1:inst5|CLK_count[2]                                                               ; Merged with mac0:inst|CLK_count[2]             ;
; potential_adder_2:inst9|CLK_count[2]                                                               ; Merged with mac0:inst|CLK_count[2]             ;
; potential_adder_3:inst12|CLK_count[2]                                                              ; Merged with mac0:inst|CLK_count[2]             ;
; potential_adder_4:inst15|CLK_count[2]                                                              ; Merged with mac0:inst|CLK_count[2]             ;
; potential_adder_5:inst22|CLK_count[2]                                                              ; Merged with mac0:inst|CLK_count[2]             ;
; potential_adder_6:inst25|CLK_count[2]                                                              ; Merged with mac0:inst|CLK_count[2]             ;
; potential_adder_7:inst29|CLK_count[2]                                                              ; Merged with mac0:inst|CLK_count[2]             ;
; potential_adder_8:inst32|CLK_count[2]                                                              ; Merged with mac0:inst|CLK_count[2]             ;
; potential_adder_9:inst35|CLK_count[2]                                                              ; Merged with mac0:inst|CLK_count[2]             ;
; potential_decay_0:inst1|CLK_count[2]                                                               ; Merged with mac0:inst|CLK_count[2]             ;
; potential_decay_1:inst6|CLK_count[2]                                                               ; Merged with mac0:inst|CLK_count[2]             ;
; potential_decay_2:inst8|CLK_count[2]                                                               ; Merged with mac0:inst|CLK_count[2]             ;
; potential_decay_3:inst11|CLK_count[2]                                                              ; Merged with mac0:inst|CLK_count[2]             ;
; potential_decay_4:inst14|CLK_count[2]                                                              ; Merged with mac0:inst|CLK_count[2]             ;
; potential_decay_5:inst17|CLK_count[2]                                                              ; Merged with mac0:inst|CLK_count[2]             ;
; potential_decay_6:inst24|CLK_count[2]                                                              ; Merged with mac0:inst|CLK_count[2]             ;
; potential_decay_7:inst28|CLK_count[2]                                                              ; Merged with mac0:inst|CLK_count[2]             ;
; potential_decay_8:inst31|CLK_count[2]                                                              ; Merged with mac0:inst|CLK_count[2]             ;
; potential_decay_9:inst34|CLK_count[2]                                                              ; Merged with mac0:inst|CLK_count[2]             ;
; mac1:inst4|CLK_count[1]                                                                            ; Merged with mac0:inst|CLK_count[1]             ;
; mac2:inst3|CLK_count[1]                                                                            ; Merged with mac0:inst|CLK_count[1]             ;
; mac3:inst10|CLK_count[1]                                                                           ; Merged with mac0:inst|CLK_count[1]             ;
; mac4:inst13|CLK_count[1]                                                                           ; Merged with mac0:inst|CLK_count[1]             ;
; mac5:inst16|CLK_count[1]                                                                           ; Merged with mac0:inst|CLK_count[1]             ;
; mac6:inst23|CLK_count[1]                                                                           ; Merged with mac0:inst|CLK_count[1]             ;
; mac7:inst26|CLK_count[1]                                                                           ; Merged with mac0:inst|CLK_count[1]             ;
; mac8:inst30|CLK_count[1]                                                                           ; Merged with mac0:inst|CLK_count[1]             ;
; mac9:inst33|CLK_count[1]                                                                           ; Merged with mac0:inst|CLK_count[1]             ;
; network_interface_test:inst20|CLK_count[1]                                                         ; Merged with mac0:inst|CLK_count[1]             ;
; potential_adder_0:inst2|CLK_count[1]                                                               ; Merged with mac0:inst|CLK_count[1]             ;
; potential_adder_1:inst5|CLK_count[1]                                                               ; Merged with mac0:inst|CLK_count[1]             ;
; potential_adder_2:inst9|CLK_count[1]                                                               ; Merged with mac0:inst|CLK_count[1]             ;
; potential_adder_3:inst12|CLK_count[1]                                                              ; Merged with mac0:inst|CLK_count[1]             ;
; potential_adder_4:inst15|CLK_count[1]                                                              ; Merged with mac0:inst|CLK_count[1]             ;
; potential_adder_5:inst22|CLK_count[1]                                                              ; Merged with mac0:inst|CLK_count[1]             ;
; potential_adder_6:inst25|CLK_count[1]                                                              ; Merged with mac0:inst|CLK_count[1]             ;
; potential_adder_7:inst29|CLK_count[1]                                                              ; Merged with mac0:inst|CLK_count[1]             ;
; potential_adder_8:inst32|CLK_count[1]                                                              ; Merged with mac0:inst|CLK_count[1]             ;
; potential_adder_9:inst35|CLK_count[1]                                                              ; Merged with mac0:inst|CLK_count[1]             ;
; potential_decay_0:inst1|CLK_count[1]                                                               ; Merged with mac0:inst|CLK_count[1]             ;
; potential_decay_1:inst6|CLK_count[1]                                                               ; Merged with mac0:inst|CLK_count[1]             ;
; potential_decay_2:inst8|CLK_count[1]                                                               ; Merged with mac0:inst|CLK_count[1]             ;
; potential_decay_3:inst11|CLK_count[1]                                                              ; Merged with mac0:inst|CLK_count[1]             ;
; potential_decay_4:inst14|CLK_count[1]                                                              ; Merged with mac0:inst|CLK_count[1]             ;
; potential_decay_5:inst17|CLK_count[1]                                                              ; Merged with mac0:inst|CLK_count[1]             ;
; potential_decay_6:inst24|CLK_count[1]                                                              ; Merged with mac0:inst|CLK_count[1]             ;
; potential_decay_7:inst28|CLK_count[1]                                                              ; Merged with mac0:inst|CLK_count[1]             ;
; potential_decay_8:inst31|CLK_count[1]                                                              ; Merged with mac0:inst|CLK_count[1]             ;
; potential_decay_9:inst34|CLK_count[1]                                                              ; Merged with mac0:inst|CLK_count[1]             ;
; mac1:inst4|CLK_count[0]                                                                            ; Merged with mac0:inst|CLK_count[0]             ;
; mac2:inst3|CLK_count[0]                                                                            ; Merged with mac0:inst|CLK_count[0]             ;
; mac3:inst10|CLK_count[0]                                                                           ; Merged with mac0:inst|CLK_count[0]             ;
; mac4:inst13|CLK_count[0]                                                                           ; Merged with mac0:inst|CLK_count[0]             ;
; mac5:inst16|CLK_count[0]                                                                           ; Merged with mac0:inst|CLK_count[0]             ;
; mac6:inst23|CLK_count[0]                                                                           ; Merged with mac0:inst|CLK_count[0]             ;
; mac7:inst26|CLK_count[0]                                                                           ; Merged with mac0:inst|CLK_count[0]             ;
; mac8:inst30|CLK_count[0]                                                                           ; Merged with mac0:inst|CLK_count[0]             ;
; mac9:inst33|CLK_count[0]                                                                           ; Merged with mac0:inst|CLK_count[0]             ;
; network_interface_test:inst20|CLK_count[0]                                                         ; Merged with mac0:inst|CLK_count[0]             ;
; potential_adder_0:inst2|CLK_count[0]                                                               ; Merged with mac0:inst|CLK_count[0]             ;
; potential_adder_1:inst5|CLK_count[0]                                                               ; Merged with mac0:inst|CLK_count[0]             ;
; potential_adder_2:inst9|CLK_count[0]                                                               ; Merged with mac0:inst|CLK_count[0]             ;
; potential_adder_3:inst12|CLK_count[0]                                                              ; Merged with mac0:inst|CLK_count[0]             ;
; potential_adder_4:inst15|CLK_count[0]                                                              ; Merged with mac0:inst|CLK_count[0]             ;
; potential_adder_5:inst22|CLK_count[0]                                                              ; Merged with mac0:inst|CLK_count[0]             ;
; potential_adder_6:inst25|CLK_count[0]                                                              ; Merged with mac0:inst|CLK_count[0]             ;
; potential_adder_7:inst29|CLK_count[0]                                                              ; Merged with mac0:inst|CLK_count[0]             ;
; potential_adder_8:inst32|CLK_count[0]                                                              ; Merged with mac0:inst|CLK_count[0]             ;
; potential_adder_9:inst35|CLK_count[0]                                                              ; Merged with mac0:inst|CLK_count[0]             ;
; potential_decay_0:inst1|CLK_count[0]                                                               ; Merged with mac0:inst|CLK_count[0]             ;
; potential_decay_1:inst6|CLK_count[0]                                                               ; Merged with mac0:inst|CLK_count[0]             ;
; potential_decay_2:inst8|CLK_count[0]                                                               ; Merged with mac0:inst|CLK_count[0]             ;
; potential_decay_3:inst11|CLK_count[0]                                                              ; Merged with mac0:inst|CLK_count[0]             ;
; potential_decay_4:inst14|CLK_count[0]                                                              ; Merged with mac0:inst|CLK_count[0]             ;
; potential_decay_5:inst17|CLK_count[0]                                                              ; Merged with mac0:inst|CLK_count[0]             ;
; potential_decay_6:inst24|CLK_count[0]                                                              ; Merged with mac0:inst|CLK_count[0]             ;
; potential_decay_7:inst28|CLK_count[0]                                                              ; Merged with mac0:inst|CLK_count[0]             ;
; potential_decay_8:inst31|CLK_count[0]                                                              ; Merged with mac0:inst|CLK_count[0]             ;
; potential_decay_9:inst34|CLK_count[0]                                                              ; Merged with mac0:inst|CLK_count[0]             ;
; mac1:inst4|set                                                                                     ; Merged with mac0:inst|set                      ;
; mac2:inst3|set                                                                                     ; Merged with mac0:inst|set                      ;
; mac3:inst10|set                                                                                    ; Merged with mac0:inst|set                      ;
; mac4:inst13|set                                                                                    ; Merged with mac0:inst|set                      ;
; mac5:inst16|set                                                                                    ; Merged with mac0:inst|set                      ;
; mac6:inst23|set                                                                                    ; Merged with mac0:inst|set                      ;
; mac7:inst26|set                                                                                    ; Merged with mac0:inst|set                      ;
; mac8:inst30|set                                                                                    ; Merged with mac0:inst|set                      ;
; mac9:inst33|set                                                                                    ; Merged with mac0:inst|set                      ;
; potential_adder_0:inst2|set                                                                        ; Merged with mac0:inst|set                      ;
; potential_adder_1:inst5|set                                                                        ; Merged with mac0:inst|set                      ;
; potential_adder_2:inst9|set                                                                        ; Merged with mac0:inst|set                      ;
; potential_adder_3:inst12|set                                                                       ; Merged with mac0:inst|set                      ;
; potential_adder_4:inst15|set                                                                       ; Merged with mac0:inst|set                      ;
; potential_adder_5:inst22|set                                                                       ; Merged with mac0:inst|set                      ;
; potential_adder_6:inst25|set                                                                       ; Merged with mac0:inst|set                      ;
; potential_adder_7:inst29|set                                                                       ; Merged with mac0:inst|set                      ;
; potential_adder_8:inst32|set                                                                       ; Merged with mac0:inst|set                      ;
; potential_adder_9:inst35|set                                                                       ; Merged with mac0:inst|set                      ;
; potential_decay_0:inst1|set                                                                        ; Merged with mac0:inst|set                      ;
; potential_decay_1:inst6|set                                                                        ; Merged with mac0:inst|set                      ;
; potential_decay_2:inst8|set                                                                        ; Merged with mac0:inst|set                      ;
; potential_decay_3:inst11|set                                                                       ; Merged with mac0:inst|set                      ;
; potential_decay_4:inst14|set                                                                       ; Merged with mac0:inst|set                      ;
; potential_decay_5:inst17|set                                                                       ; Merged with mac0:inst|set                      ;
; potential_decay_6:inst24|set                                                                       ; Merged with mac0:inst|set                      ;
; potential_decay_7:inst28|set                                                                       ; Merged with mac0:inst|set                      ;
; potential_decay_8:inst31|set                                                                       ; Merged with mac0:inst|set                      ;
; potential_decay_9:inst34|set                                                                       ; Merged with mac0:inst|set                      ;
; mac1:inst4|SET_Count[31]                                                                           ; Merged with mac0:inst|SET_Count[31]            ;
; mac2:inst3|SET_Count[31]                                                                           ; Merged with mac0:inst|SET_Count[31]            ;
; mac3:inst10|SET_Count[31]                                                                          ; Merged with mac0:inst|SET_Count[31]            ;
; mac4:inst13|SET_Count[31]                                                                          ; Merged with mac0:inst|SET_Count[31]            ;
; mac5:inst16|SET_Count[31]                                                                          ; Merged with mac0:inst|SET_Count[31]            ;
; mac6:inst23|SET_Count[31]                                                                          ; Merged with mac0:inst|SET_Count[31]            ;
; mac7:inst26|SET_Count[31]                                                                          ; Merged with mac0:inst|SET_Count[31]            ;
; mac8:inst30|SET_Count[31]                                                                          ; Merged with mac0:inst|SET_Count[31]            ;
; mac9:inst33|SET_Count[31]                                                                          ; Merged with mac0:inst|SET_Count[31]            ;
; potential_adder_0:inst2|SET_Count[31]                                                              ; Merged with mac0:inst|SET_Count[31]            ;
; potential_adder_1:inst5|SET_Count[31]                                                              ; Merged with mac0:inst|SET_Count[31]            ;
; potential_adder_2:inst9|SET_Count[31]                                                              ; Merged with mac0:inst|SET_Count[31]            ;
; potential_adder_3:inst12|SET_Count[31]                                                             ; Merged with mac0:inst|SET_Count[31]            ;
; potential_adder_4:inst15|SET_Count[31]                                                             ; Merged with mac0:inst|SET_Count[31]            ;
; potential_adder_5:inst22|SET_Count[31]                                                             ; Merged with mac0:inst|SET_Count[31]            ;
; potential_adder_6:inst25|SET_Count[31]                                                             ; Merged with mac0:inst|SET_Count[31]            ;
; potential_adder_7:inst29|SET_Count[31]                                                             ; Merged with mac0:inst|SET_Count[31]            ;
; potential_adder_8:inst32|SET_Count[31]                                                             ; Merged with mac0:inst|SET_Count[31]            ;
; potential_adder_9:inst35|SET_Count[31]                                                             ; Merged with mac0:inst|SET_Count[31]            ;
; potential_decay_0:inst1|SET_Count[31]                                                              ; Merged with mac0:inst|SET_Count[31]            ;
; potential_decay_1:inst6|SET_Count[31]                                                              ; Merged with mac0:inst|SET_Count[31]            ;
; potential_decay_2:inst8|SET_Count[31]                                                              ; Merged with mac0:inst|SET_Count[31]            ;
; potential_decay_3:inst11|SET_Count[31]                                                             ; Merged with mac0:inst|SET_Count[31]            ;
; potential_decay_4:inst14|SET_Count[31]                                                             ; Merged with mac0:inst|SET_Count[31]            ;
; potential_decay_5:inst17|SET_Count[31]                                                             ; Merged with mac0:inst|SET_Count[31]            ;
; potential_decay_6:inst24|SET_Count[31]                                                             ; Merged with mac0:inst|SET_Count[31]            ;
; potential_decay_7:inst28|SET_Count[31]                                                             ; Merged with mac0:inst|SET_Count[31]            ;
; potential_decay_8:inst31|SET_Count[31]                                                             ; Merged with mac0:inst|SET_Count[31]            ;
; potential_decay_9:inst34|SET_Count[31]                                                             ; Merged with mac0:inst|SET_Count[31]            ;
; mac1:inst4|SET_Count[30]                                                                           ; Merged with mac0:inst|SET_Count[30]            ;
; mac2:inst3|SET_Count[30]                                                                           ; Merged with mac0:inst|SET_Count[30]            ;
; mac3:inst10|SET_Count[30]                                                                          ; Merged with mac0:inst|SET_Count[30]            ;
; mac4:inst13|SET_Count[30]                                                                          ; Merged with mac0:inst|SET_Count[30]            ;
; mac5:inst16|SET_Count[30]                                                                          ; Merged with mac0:inst|SET_Count[30]            ;
; mac6:inst23|SET_Count[30]                                                                          ; Merged with mac0:inst|SET_Count[30]            ;
; mac7:inst26|SET_Count[30]                                                                          ; Merged with mac0:inst|SET_Count[30]            ;
; mac8:inst30|SET_Count[30]                                                                          ; Merged with mac0:inst|SET_Count[30]            ;
; mac9:inst33|SET_Count[30]                                                                          ; Merged with mac0:inst|SET_Count[30]            ;
; potential_adder_0:inst2|SET_Count[30]                                                              ; Merged with mac0:inst|SET_Count[30]            ;
; potential_adder_1:inst5|SET_Count[30]                                                              ; Merged with mac0:inst|SET_Count[30]            ;
; potential_adder_2:inst9|SET_Count[30]                                                              ; Merged with mac0:inst|SET_Count[30]            ;
; potential_adder_3:inst12|SET_Count[30]                                                             ; Merged with mac0:inst|SET_Count[30]            ;
; potential_adder_4:inst15|SET_Count[30]                                                             ; Merged with mac0:inst|SET_Count[30]            ;
; potential_adder_5:inst22|SET_Count[30]                                                             ; Merged with mac0:inst|SET_Count[30]            ;
; potential_adder_6:inst25|SET_Count[30]                                                             ; Merged with mac0:inst|SET_Count[30]            ;
; potential_adder_7:inst29|SET_Count[30]                                                             ; Merged with mac0:inst|SET_Count[30]            ;
; potential_adder_8:inst32|SET_Count[30]                                                             ; Merged with mac0:inst|SET_Count[30]            ;
; potential_adder_9:inst35|SET_Count[30]                                                             ; Merged with mac0:inst|SET_Count[30]            ;
; potential_decay_0:inst1|SET_Count[30]                                                              ; Merged with mac0:inst|SET_Count[30]            ;
; potential_decay_1:inst6|SET_Count[30]                                                              ; Merged with mac0:inst|SET_Count[30]            ;
; potential_decay_2:inst8|SET_Count[30]                                                              ; Merged with mac0:inst|SET_Count[30]            ;
; potential_decay_3:inst11|SET_Count[30]                                                             ; Merged with mac0:inst|SET_Count[30]            ;
; potential_decay_4:inst14|SET_Count[30]                                                             ; Merged with mac0:inst|SET_Count[30]            ;
; potential_decay_5:inst17|SET_Count[30]                                                             ; Merged with mac0:inst|SET_Count[30]            ;
; potential_decay_6:inst24|SET_Count[30]                                                             ; Merged with mac0:inst|SET_Count[30]            ;
; potential_decay_7:inst28|SET_Count[30]                                                             ; Merged with mac0:inst|SET_Count[30]            ;
; potential_decay_8:inst31|SET_Count[30]                                                             ; Merged with mac0:inst|SET_Count[30]            ;
; potential_decay_9:inst34|SET_Count[30]                                                             ; Merged with mac0:inst|SET_Count[30]            ;
; mac1:inst4|SET_Count[29]                                                                           ; Merged with mac0:inst|SET_Count[29]            ;
; mac2:inst3|SET_Count[29]                                                                           ; Merged with mac0:inst|SET_Count[29]            ;
; mac3:inst10|SET_Count[29]                                                                          ; Merged with mac0:inst|SET_Count[29]            ;
; mac4:inst13|SET_Count[29]                                                                          ; Merged with mac0:inst|SET_Count[29]            ;
; mac5:inst16|SET_Count[29]                                                                          ; Merged with mac0:inst|SET_Count[29]            ;
; mac6:inst23|SET_Count[29]                                                                          ; Merged with mac0:inst|SET_Count[29]            ;
; mac7:inst26|SET_Count[29]                                                                          ; Merged with mac0:inst|SET_Count[29]            ;
; mac8:inst30|SET_Count[29]                                                                          ; Merged with mac0:inst|SET_Count[29]            ;
; mac9:inst33|SET_Count[29]                                                                          ; Merged with mac0:inst|SET_Count[29]            ;
; potential_adder_0:inst2|SET_Count[29]                                                              ; Merged with mac0:inst|SET_Count[29]            ;
; potential_adder_1:inst5|SET_Count[29]                                                              ; Merged with mac0:inst|SET_Count[29]            ;
; potential_adder_2:inst9|SET_Count[29]                                                              ; Merged with mac0:inst|SET_Count[29]            ;
; potential_adder_3:inst12|SET_Count[29]                                                             ; Merged with mac0:inst|SET_Count[29]            ;
; potential_adder_4:inst15|SET_Count[29]                                                             ; Merged with mac0:inst|SET_Count[29]            ;
; potential_adder_5:inst22|SET_Count[29]                                                             ; Merged with mac0:inst|SET_Count[29]            ;
; potential_adder_6:inst25|SET_Count[29]                                                             ; Merged with mac0:inst|SET_Count[29]            ;
; potential_adder_7:inst29|SET_Count[29]                                                             ; Merged with mac0:inst|SET_Count[29]            ;
; potential_adder_8:inst32|SET_Count[29]                                                             ; Merged with mac0:inst|SET_Count[29]            ;
; potential_adder_9:inst35|SET_Count[29]                                                             ; Merged with mac0:inst|SET_Count[29]            ;
; potential_decay_0:inst1|SET_Count[29]                                                              ; Merged with mac0:inst|SET_Count[29]            ;
; potential_decay_1:inst6|SET_Count[29]                                                              ; Merged with mac0:inst|SET_Count[29]            ;
; potential_decay_2:inst8|SET_Count[29]                                                              ; Merged with mac0:inst|SET_Count[29]            ;
; potential_decay_3:inst11|SET_Count[29]                                                             ; Merged with mac0:inst|SET_Count[29]            ;
; potential_decay_4:inst14|SET_Count[29]                                                             ; Merged with mac0:inst|SET_Count[29]            ;
; potential_decay_5:inst17|SET_Count[29]                                                             ; Merged with mac0:inst|SET_Count[29]            ;
; potential_decay_6:inst24|SET_Count[29]                                                             ; Merged with mac0:inst|SET_Count[29]            ;
; potential_decay_7:inst28|SET_Count[29]                                                             ; Merged with mac0:inst|SET_Count[29]            ;
; potential_decay_8:inst31|SET_Count[29]                                                             ; Merged with mac0:inst|SET_Count[29]            ;
; potential_decay_9:inst34|SET_Count[29]                                                             ; Merged with mac0:inst|SET_Count[29]            ;
; mac1:inst4|SET_Count[28]                                                                           ; Merged with mac0:inst|SET_Count[28]            ;
; mac2:inst3|SET_Count[28]                                                                           ; Merged with mac0:inst|SET_Count[28]            ;
; mac3:inst10|SET_Count[28]                                                                          ; Merged with mac0:inst|SET_Count[28]            ;
; mac4:inst13|SET_Count[28]                                                                          ; Merged with mac0:inst|SET_Count[28]            ;
; mac5:inst16|SET_Count[28]                                                                          ; Merged with mac0:inst|SET_Count[28]            ;
; mac6:inst23|SET_Count[28]                                                                          ; Merged with mac0:inst|SET_Count[28]            ;
; mac7:inst26|SET_Count[28]                                                                          ; Merged with mac0:inst|SET_Count[28]            ;
; mac8:inst30|SET_Count[28]                                                                          ; Merged with mac0:inst|SET_Count[28]            ;
; mac9:inst33|SET_Count[28]                                                                          ; Merged with mac0:inst|SET_Count[28]            ;
; potential_adder_0:inst2|SET_Count[28]                                                              ; Merged with mac0:inst|SET_Count[28]            ;
; potential_adder_1:inst5|SET_Count[28]                                                              ; Merged with mac0:inst|SET_Count[28]            ;
; potential_adder_2:inst9|SET_Count[28]                                                              ; Merged with mac0:inst|SET_Count[28]            ;
; potential_adder_3:inst12|SET_Count[28]                                                             ; Merged with mac0:inst|SET_Count[28]            ;
; potential_adder_4:inst15|SET_Count[28]                                                             ; Merged with mac0:inst|SET_Count[28]            ;
; potential_adder_5:inst22|SET_Count[28]                                                             ; Merged with mac0:inst|SET_Count[28]            ;
; potential_adder_6:inst25|SET_Count[28]                                                             ; Merged with mac0:inst|SET_Count[28]            ;
; potential_adder_7:inst29|SET_Count[28]                                                             ; Merged with mac0:inst|SET_Count[28]            ;
; potential_adder_8:inst32|SET_Count[28]                                                             ; Merged with mac0:inst|SET_Count[28]            ;
; potential_adder_9:inst35|SET_Count[28]                                                             ; Merged with mac0:inst|SET_Count[28]            ;
; potential_decay_0:inst1|SET_Count[28]                                                              ; Merged with mac0:inst|SET_Count[28]            ;
; potential_decay_1:inst6|SET_Count[28]                                                              ; Merged with mac0:inst|SET_Count[28]            ;
; potential_decay_2:inst8|SET_Count[28]                                                              ; Merged with mac0:inst|SET_Count[28]            ;
; potential_decay_3:inst11|SET_Count[28]                                                             ; Merged with mac0:inst|SET_Count[28]            ;
; potential_decay_4:inst14|SET_Count[28]                                                             ; Merged with mac0:inst|SET_Count[28]            ;
; potential_decay_5:inst17|SET_Count[28]                                                             ; Merged with mac0:inst|SET_Count[28]            ;
; potential_decay_6:inst24|SET_Count[28]                                                             ; Merged with mac0:inst|SET_Count[28]            ;
; potential_decay_7:inst28|SET_Count[28]                                                             ; Merged with mac0:inst|SET_Count[28]            ;
; potential_decay_8:inst31|SET_Count[28]                                                             ; Merged with mac0:inst|SET_Count[28]            ;
; potential_decay_9:inst34|SET_Count[28]                                                             ; Merged with mac0:inst|SET_Count[28]            ;
; mac1:inst4|SET_Count[27]                                                                           ; Merged with mac0:inst|SET_Count[27]            ;
; mac2:inst3|SET_Count[27]                                                                           ; Merged with mac0:inst|SET_Count[27]            ;
; mac3:inst10|SET_Count[27]                                                                          ; Merged with mac0:inst|SET_Count[27]            ;
; mac4:inst13|SET_Count[27]                                                                          ; Merged with mac0:inst|SET_Count[27]            ;
; mac5:inst16|SET_Count[27]                                                                          ; Merged with mac0:inst|SET_Count[27]            ;
; mac6:inst23|SET_Count[27]                                                                          ; Merged with mac0:inst|SET_Count[27]            ;
; mac7:inst26|SET_Count[27]                                                                          ; Merged with mac0:inst|SET_Count[27]            ;
; mac8:inst30|SET_Count[27]                                                                          ; Merged with mac0:inst|SET_Count[27]            ;
; mac9:inst33|SET_Count[27]                                                                          ; Merged with mac0:inst|SET_Count[27]            ;
; potential_adder_0:inst2|SET_Count[27]                                                              ; Merged with mac0:inst|SET_Count[27]            ;
; potential_adder_1:inst5|SET_Count[27]                                                              ; Merged with mac0:inst|SET_Count[27]            ;
; potential_adder_2:inst9|SET_Count[27]                                                              ; Merged with mac0:inst|SET_Count[27]            ;
; potential_adder_3:inst12|SET_Count[27]                                                             ; Merged with mac0:inst|SET_Count[27]            ;
; potential_adder_4:inst15|SET_Count[27]                                                             ; Merged with mac0:inst|SET_Count[27]            ;
; potential_adder_5:inst22|SET_Count[27]                                                             ; Merged with mac0:inst|SET_Count[27]            ;
; potential_adder_6:inst25|SET_Count[27]                                                             ; Merged with mac0:inst|SET_Count[27]            ;
; potential_adder_7:inst29|SET_Count[27]                                                             ; Merged with mac0:inst|SET_Count[27]            ;
; potential_adder_8:inst32|SET_Count[27]                                                             ; Merged with mac0:inst|SET_Count[27]            ;
; potential_adder_9:inst35|SET_Count[27]                                                             ; Merged with mac0:inst|SET_Count[27]            ;
; potential_decay_0:inst1|SET_Count[27]                                                              ; Merged with mac0:inst|SET_Count[27]            ;
; potential_decay_1:inst6|SET_Count[27]                                                              ; Merged with mac0:inst|SET_Count[27]            ;
; potential_decay_2:inst8|SET_Count[27]                                                              ; Merged with mac0:inst|SET_Count[27]            ;
; potential_decay_3:inst11|SET_Count[27]                                                             ; Merged with mac0:inst|SET_Count[27]            ;
; potential_decay_4:inst14|SET_Count[27]                                                             ; Merged with mac0:inst|SET_Count[27]            ;
; potential_decay_5:inst17|SET_Count[27]                                                             ; Merged with mac0:inst|SET_Count[27]            ;
; potential_decay_6:inst24|SET_Count[27]                                                             ; Merged with mac0:inst|SET_Count[27]            ;
; potential_decay_7:inst28|SET_Count[27]                                                             ; Merged with mac0:inst|SET_Count[27]            ;
; potential_decay_8:inst31|SET_Count[27]                                                             ; Merged with mac0:inst|SET_Count[27]            ;
; potential_decay_9:inst34|SET_Count[27]                                                             ; Merged with mac0:inst|SET_Count[27]            ;
; mac1:inst4|SET_Count[26]                                                                           ; Merged with mac0:inst|SET_Count[26]            ;
; mac2:inst3|SET_Count[26]                                                                           ; Merged with mac0:inst|SET_Count[26]            ;
; mac3:inst10|SET_Count[26]                                                                          ; Merged with mac0:inst|SET_Count[26]            ;
; mac4:inst13|SET_Count[26]                                                                          ; Merged with mac0:inst|SET_Count[26]            ;
; mac5:inst16|SET_Count[26]                                                                          ; Merged with mac0:inst|SET_Count[26]            ;
; mac6:inst23|SET_Count[26]                                                                          ; Merged with mac0:inst|SET_Count[26]            ;
; mac7:inst26|SET_Count[26]                                                                          ; Merged with mac0:inst|SET_Count[26]            ;
; mac8:inst30|SET_Count[26]                                                                          ; Merged with mac0:inst|SET_Count[26]            ;
; mac9:inst33|SET_Count[26]                                                                          ; Merged with mac0:inst|SET_Count[26]            ;
; potential_adder_0:inst2|SET_Count[26]                                                              ; Merged with mac0:inst|SET_Count[26]            ;
; potential_adder_1:inst5|SET_Count[26]                                                              ; Merged with mac0:inst|SET_Count[26]            ;
; potential_adder_2:inst9|SET_Count[26]                                                              ; Merged with mac0:inst|SET_Count[26]            ;
; potential_adder_3:inst12|SET_Count[26]                                                             ; Merged with mac0:inst|SET_Count[26]            ;
; potential_adder_4:inst15|SET_Count[26]                                                             ; Merged with mac0:inst|SET_Count[26]            ;
; potential_adder_5:inst22|SET_Count[26]                                                             ; Merged with mac0:inst|SET_Count[26]            ;
; potential_adder_6:inst25|SET_Count[26]                                                             ; Merged with mac0:inst|SET_Count[26]            ;
; potential_adder_7:inst29|SET_Count[26]                                                             ; Merged with mac0:inst|SET_Count[26]            ;
; potential_adder_8:inst32|SET_Count[26]                                                             ; Merged with mac0:inst|SET_Count[26]            ;
; potential_adder_9:inst35|SET_Count[26]                                                             ; Merged with mac0:inst|SET_Count[26]            ;
; potential_decay_0:inst1|SET_Count[26]                                                              ; Merged with mac0:inst|SET_Count[26]            ;
; potential_decay_1:inst6|SET_Count[26]                                                              ; Merged with mac0:inst|SET_Count[26]            ;
; potential_decay_2:inst8|SET_Count[26]                                                              ; Merged with mac0:inst|SET_Count[26]            ;
; potential_decay_3:inst11|SET_Count[26]                                                             ; Merged with mac0:inst|SET_Count[26]            ;
; potential_decay_4:inst14|SET_Count[26]                                                             ; Merged with mac0:inst|SET_Count[26]            ;
; potential_decay_5:inst17|SET_Count[26]                                                             ; Merged with mac0:inst|SET_Count[26]            ;
; potential_decay_6:inst24|SET_Count[26]                                                             ; Merged with mac0:inst|SET_Count[26]            ;
; potential_decay_7:inst28|SET_Count[26]                                                             ; Merged with mac0:inst|SET_Count[26]            ;
; potential_decay_8:inst31|SET_Count[26]                                                             ; Merged with mac0:inst|SET_Count[26]            ;
; potential_decay_9:inst34|SET_Count[26]                                                             ; Merged with mac0:inst|SET_Count[26]            ;
; mac1:inst4|SET_Count[25]                                                                           ; Merged with mac0:inst|SET_Count[25]            ;
; mac2:inst3|SET_Count[25]                                                                           ; Merged with mac0:inst|SET_Count[25]            ;
; mac3:inst10|SET_Count[25]                                                                          ; Merged with mac0:inst|SET_Count[25]            ;
; mac4:inst13|SET_Count[25]                                                                          ; Merged with mac0:inst|SET_Count[25]            ;
; mac5:inst16|SET_Count[25]                                                                          ; Merged with mac0:inst|SET_Count[25]            ;
; mac6:inst23|SET_Count[25]                                                                          ; Merged with mac0:inst|SET_Count[25]            ;
; mac7:inst26|SET_Count[25]                                                                          ; Merged with mac0:inst|SET_Count[25]            ;
; mac8:inst30|SET_Count[25]                                                                          ; Merged with mac0:inst|SET_Count[25]            ;
; mac9:inst33|SET_Count[25]                                                                          ; Merged with mac0:inst|SET_Count[25]            ;
; potential_adder_0:inst2|SET_Count[25]                                                              ; Merged with mac0:inst|SET_Count[25]            ;
; potential_adder_1:inst5|SET_Count[25]                                                              ; Merged with mac0:inst|SET_Count[25]            ;
; potential_adder_2:inst9|SET_Count[25]                                                              ; Merged with mac0:inst|SET_Count[25]            ;
; potential_adder_3:inst12|SET_Count[25]                                                             ; Merged with mac0:inst|SET_Count[25]            ;
; potential_adder_4:inst15|SET_Count[25]                                                             ; Merged with mac0:inst|SET_Count[25]            ;
; potential_adder_5:inst22|SET_Count[25]                                                             ; Merged with mac0:inst|SET_Count[25]            ;
; potential_adder_6:inst25|SET_Count[25]                                                             ; Merged with mac0:inst|SET_Count[25]            ;
; potential_adder_7:inst29|SET_Count[25]                                                             ; Merged with mac0:inst|SET_Count[25]            ;
; potential_adder_8:inst32|SET_Count[25]                                                             ; Merged with mac0:inst|SET_Count[25]            ;
; potential_adder_9:inst35|SET_Count[25]                                                             ; Merged with mac0:inst|SET_Count[25]            ;
; potential_decay_0:inst1|SET_Count[25]                                                              ; Merged with mac0:inst|SET_Count[25]            ;
; potential_decay_1:inst6|SET_Count[25]                                                              ; Merged with mac0:inst|SET_Count[25]            ;
; potential_decay_2:inst8|SET_Count[25]                                                              ; Merged with mac0:inst|SET_Count[25]            ;
; potential_decay_3:inst11|SET_Count[25]                                                             ; Merged with mac0:inst|SET_Count[25]            ;
; potential_decay_4:inst14|SET_Count[25]                                                             ; Merged with mac0:inst|SET_Count[25]            ;
; potential_decay_5:inst17|SET_Count[25]                                                             ; Merged with mac0:inst|SET_Count[25]            ;
; potential_decay_6:inst24|SET_Count[25]                                                             ; Merged with mac0:inst|SET_Count[25]            ;
; potential_decay_7:inst28|SET_Count[25]                                                             ; Merged with mac0:inst|SET_Count[25]            ;
; potential_decay_8:inst31|SET_Count[25]                                                             ; Merged with mac0:inst|SET_Count[25]            ;
; potential_decay_9:inst34|SET_Count[25]                                                             ; Merged with mac0:inst|SET_Count[25]            ;
; mac1:inst4|SET_Count[24]                                                                           ; Merged with mac0:inst|SET_Count[24]            ;
; mac2:inst3|SET_Count[24]                                                                           ; Merged with mac0:inst|SET_Count[24]            ;
; mac3:inst10|SET_Count[24]                                                                          ; Merged with mac0:inst|SET_Count[24]            ;
; mac4:inst13|SET_Count[24]                                                                          ; Merged with mac0:inst|SET_Count[24]            ;
; mac5:inst16|SET_Count[24]                                                                          ; Merged with mac0:inst|SET_Count[24]            ;
; mac6:inst23|SET_Count[24]                                                                          ; Merged with mac0:inst|SET_Count[24]            ;
; mac7:inst26|SET_Count[24]                                                                          ; Merged with mac0:inst|SET_Count[24]            ;
; mac8:inst30|SET_Count[24]                                                                          ; Merged with mac0:inst|SET_Count[24]            ;
; mac9:inst33|SET_Count[24]                                                                          ; Merged with mac0:inst|SET_Count[24]            ;
; potential_adder_0:inst2|SET_Count[24]                                                              ; Merged with mac0:inst|SET_Count[24]            ;
; potential_adder_1:inst5|SET_Count[24]                                                              ; Merged with mac0:inst|SET_Count[24]            ;
; potential_adder_2:inst9|SET_Count[24]                                                              ; Merged with mac0:inst|SET_Count[24]            ;
; potential_adder_3:inst12|SET_Count[24]                                                             ; Merged with mac0:inst|SET_Count[24]            ;
; potential_adder_4:inst15|SET_Count[24]                                                             ; Merged with mac0:inst|SET_Count[24]            ;
; potential_adder_5:inst22|SET_Count[24]                                                             ; Merged with mac0:inst|SET_Count[24]            ;
; potential_adder_6:inst25|SET_Count[24]                                                             ; Merged with mac0:inst|SET_Count[24]            ;
; potential_adder_7:inst29|SET_Count[24]                                                             ; Merged with mac0:inst|SET_Count[24]            ;
; potential_adder_8:inst32|SET_Count[24]                                                             ; Merged with mac0:inst|SET_Count[24]            ;
; potential_adder_9:inst35|SET_Count[24]                                                             ; Merged with mac0:inst|SET_Count[24]            ;
; potential_decay_0:inst1|SET_Count[24]                                                              ; Merged with mac0:inst|SET_Count[24]            ;
; potential_decay_1:inst6|SET_Count[24]                                                              ; Merged with mac0:inst|SET_Count[24]            ;
; potential_decay_2:inst8|SET_Count[24]                                                              ; Merged with mac0:inst|SET_Count[24]            ;
; potential_decay_3:inst11|SET_Count[24]                                                             ; Merged with mac0:inst|SET_Count[24]            ;
; potential_decay_4:inst14|SET_Count[24]                                                             ; Merged with mac0:inst|SET_Count[24]            ;
; potential_decay_5:inst17|SET_Count[24]                                                             ; Merged with mac0:inst|SET_Count[24]            ;
; potential_decay_6:inst24|SET_Count[24]                                                             ; Merged with mac0:inst|SET_Count[24]            ;
; potential_decay_7:inst28|SET_Count[24]                                                             ; Merged with mac0:inst|SET_Count[24]            ;
; potential_decay_8:inst31|SET_Count[24]                                                             ; Merged with mac0:inst|SET_Count[24]            ;
; potential_decay_9:inst34|SET_Count[24]                                                             ; Merged with mac0:inst|SET_Count[24]            ;
; mac1:inst4|SET_Count[23]                                                                           ; Merged with mac0:inst|SET_Count[23]            ;
; mac2:inst3|SET_Count[23]                                                                           ; Merged with mac0:inst|SET_Count[23]            ;
; mac3:inst10|SET_Count[23]                                                                          ; Merged with mac0:inst|SET_Count[23]            ;
; mac4:inst13|SET_Count[23]                                                                          ; Merged with mac0:inst|SET_Count[23]            ;
; mac5:inst16|SET_Count[23]                                                                          ; Merged with mac0:inst|SET_Count[23]            ;
; mac6:inst23|SET_Count[23]                                                                          ; Merged with mac0:inst|SET_Count[23]            ;
; mac7:inst26|SET_Count[23]                                                                          ; Merged with mac0:inst|SET_Count[23]            ;
; mac8:inst30|SET_Count[23]                                                                          ; Merged with mac0:inst|SET_Count[23]            ;
; mac9:inst33|SET_Count[23]                                                                          ; Merged with mac0:inst|SET_Count[23]            ;
; potential_adder_0:inst2|SET_Count[23]                                                              ; Merged with mac0:inst|SET_Count[23]            ;
; potential_adder_1:inst5|SET_Count[23]                                                              ; Merged with mac0:inst|SET_Count[23]            ;
; potential_adder_2:inst9|SET_Count[23]                                                              ; Merged with mac0:inst|SET_Count[23]            ;
; potential_adder_3:inst12|SET_Count[23]                                                             ; Merged with mac0:inst|SET_Count[23]            ;
; potential_adder_4:inst15|SET_Count[23]                                                             ; Merged with mac0:inst|SET_Count[23]            ;
; potential_adder_5:inst22|SET_Count[23]                                                             ; Merged with mac0:inst|SET_Count[23]            ;
; potential_adder_6:inst25|SET_Count[23]                                                             ; Merged with mac0:inst|SET_Count[23]            ;
; potential_adder_7:inst29|SET_Count[23]                                                             ; Merged with mac0:inst|SET_Count[23]            ;
; potential_adder_8:inst32|SET_Count[23]                                                             ; Merged with mac0:inst|SET_Count[23]            ;
; potential_adder_9:inst35|SET_Count[23]                                                             ; Merged with mac0:inst|SET_Count[23]            ;
; potential_decay_0:inst1|SET_Count[23]                                                              ; Merged with mac0:inst|SET_Count[23]            ;
; potential_decay_1:inst6|SET_Count[23]                                                              ; Merged with mac0:inst|SET_Count[23]            ;
; potential_decay_2:inst8|SET_Count[23]                                                              ; Merged with mac0:inst|SET_Count[23]            ;
; potential_decay_3:inst11|SET_Count[23]                                                             ; Merged with mac0:inst|SET_Count[23]            ;
; potential_decay_4:inst14|SET_Count[23]                                                             ; Merged with mac0:inst|SET_Count[23]            ;
; potential_decay_5:inst17|SET_Count[23]                                                             ; Merged with mac0:inst|SET_Count[23]            ;
; potential_decay_6:inst24|SET_Count[23]                                                             ; Merged with mac0:inst|SET_Count[23]            ;
; potential_decay_7:inst28|SET_Count[23]                                                             ; Merged with mac0:inst|SET_Count[23]            ;
; potential_decay_8:inst31|SET_Count[23]                                                             ; Merged with mac0:inst|SET_Count[23]            ;
; potential_decay_9:inst34|SET_Count[23]                                                             ; Merged with mac0:inst|SET_Count[23]            ;
; mac1:inst4|SET_Count[22]                                                                           ; Merged with mac0:inst|SET_Count[22]            ;
; mac2:inst3|SET_Count[22]                                                                           ; Merged with mac0:inst|SET_Count[22]            ;
; mac3:inst10|SET_Count[22]                                                                          ; Merged with mac0:inst|SET_Count[22]            ;
; mac4:inst13|SET_Count[22]                                                                          ; Merged with mac0:inst|SET_Count[22]            ;
; mac5:inst16|SET_Count[22]                                                                          ; Merged with mac0:inst|SET_Count[22]            ;
; mac6:inst23|SET_Count[22]                                                                          ; Merged with mac0:inst|SET_Count[22]            ;
; mac7:inst26|SET_Count[22]                                                                          ; Merged with mac0:inst|SET_Count[22]            ;
; mac8:inst30|SET_Count[22]                                                                          ; Merged with mac0:inst|SET_Count[22]            ;
; mac9:inst33|SET_Count[22]                                                                          ; Merged with mac0:inst|SET_Count[22]            ;
; potential_adder_0:inst2|SET_Count[22]                                                              ; Merged with mac0:inst|SET_Count[22]            ;
; potential_adder_1:inst5|SET_Count[22]                                                              ; Merged with mac0:inst|SET_Count[22]            ;
; potential_adder_2:inst9|SET_Count[22]                                                              ; Merged with mac0:inst|SET_Count[22]            ;
; potential_adder_3:inst12|SET_Count[22]                                                             ; Merged with mac0:inst|SET_Count[22]            ;
; potential_adder_4:inst15|SET_Count[22]                                                             ; Merged with mac0:inst|SET_Count[22]            ;
; potential_adder_5:inst22|SET_Count[22]                                                             ; Merged with mac0:inst|SET_Count[22]            ;
; potential_adder_6:inst25|SET_Count[22]                                                             ; Merged with mac0:inst|SET_Count[22]            ;
; potential_adder_7:inst29|SET_Count[22]                                                             ; Merged with mac0:inst|SET_Count[22]            ;
; potential_adder_8:inst32|SET_Count[22]                                                             ; Merged with mac0:inst|SET_Count[22]            ;
; potential_adder_9:inst35|SET_Count[22]                                                             ; Merged with mac0:inst|SET_Count[22]            ;
; potential_decay_0:inst1|SET_Count[22]                                                              ; Merged with mac0:inst|SET_Count[22]            ;
; potential_decay_1:inst6|SET_Count[22]                                                              ; Merged with mac0:inst|SET_Count[22]            ;
; potential_decay_2:inst8|SET_Count[22]                                                              ; Merged with mac0:inst|SET_Count[22]            ;
; potential_decay_3:inst11|SET_Count[22]                                                             ; Merged with mac0:inst|SET_Count[22]            ;
; potential_decay_4:inst14|SET_Count[22]                                                             ; Merged with mac0:inst|SET_Count[22]            ;
; potential_decay_5:inst17|SET_Count[22]                                                             ; Merged with mac0:inst|SET_Count[22]            ;
; potential_decay_6:inst24|SET_Count[22]                                                             ; Merged with mac0:inst|SET_Count[22]            ;
; potential_decay_7:inst28|SET_Count[22]                                                             ; Merged with mac0:inst|SET_Count[22]            ;
; potential_decay_8:inst31|SET_Count[22]                                                             ; Merged with mac0:inst|SET_Count[22]            ;
; potential_decay_9:inst34|SET_Count[22]                                                             ; Merged with mac0:inst|SET_Count[22]            ;
; mac1:inst4|SET_Count[21]                                                                           ; Merged with mac0:inst|SET_Count[21]            ;
; mac2:inst3|SET_Count[21]                                                                           ; Merged with mac0:inst|SET_Count[21]            ;
; mac3:inst10|SET_Count[21]                                                                          ; Merged with mac0:inst|SET_Count[21]            ;
; mac4:inst13|SET_Count[21]                                                                          ; Merged with mac0:inst|SET_Count[21]            ;
; mac5:inst16|SET_Count[21]                                                                          ; Merged with mac0:inst|SET_Count[21]            ;
; mac6:inst23|SET_Count[21]                                                                          ; Merged with mac0:inst|SET_Count[21]            ;
; mac7:inst26|SET_Count[21]                                                                          ; Merged with mac0:inst|SET_Count[21]            ;
; mac8:inst30|SET_Count[21]                                                                          ; Merged with mac0:inst|SET_Count[21]            ;
; mac9:inst33|SET_Count[21]                                                                          ; Merged with mac0:inst|SET_Count[21]            ;
; potential_adder_0:inst2|SET_Count[21]                                                              ; Merged with mac0:inst|SET_Count[21]            ;
; potential_adder_1:inst5|SET_Count[21]                                                              ; Merged with mac0:inst|SET_Count[21]            ;
; potential_adder_2:inst9|SET_Count[21]                                                              ; Merged with mac0:inst|SET_Count[21]            ;
; potential_adder_3:inst12|SET_Count[21]                                                             ; Merged with mac0:inst|SET_Count[21]            ;
; potential_adder_4:inst15|SET_Count[21]                                                             ; Merged with mac0:inst|SET_Count[21]            ;
; potential_adder_5:inst22|SET_Count[21]                                                             ; Merged with mac0:inst|SET_Count[21]            ;
; potential_adder_6:inst25|SET_Count[21]                                                             ; Merged with mac0:inst|SET_Count[21]            ;
; potential_adder_7:inst29|SET_Count[21]                                                             ; Merged with mac0:inst|SET_Count[21]            ;
; potential_adder_8:inst32|SET_Count[21]                                                             ; Merged with mac0:inst|SET_Count[21]            ;
; potential_adder_9:inst35|SET_Count[21]                                                             ; Merged with mac0:inst|SET_Count[21]            ;
; potential_decay_0:inst1|SET_Count[21]                                                              ; Merged with mac0:inst|SET_Count[21]            ;
; potential_decay_1:inst6|SET_Count[21]                                                              ; Merged with mac0:inst|SET_Count[21]            ;
; potential_decay_2:inst8|SET_Count[21]                                                              ; Merged with mac0:inst|SET_Count[21]            ;
; potential_decay_3:inst11|SET_Count[21]                                                             ; Merged with mac0:inst|SET_Count[21]            ;
; potential_decay_4:inst14|SET_Count[21]                                                             ; Merged with mac0:inst|SET_Count[21]            ;
; potential_decay_5:inst17|SET_Count[21]                                                             ; Merged with mac0:inst|SET_Count[21]            ;
; potential_decay_6:inst24|SET_Count[21]                                                             ; Merged with mac0:inst|SET_Count[21]            ;
; potential_decay_7:inst28|SET_Count[21]                                                             ; Merged with mac0:inst|SET_Count[21]            ;
; potential_decay_8:inst31|SET_Count[21]                                                             ; Merged with mac0:inst|SET_Count[21]            ;
; potential_decay_9:inst34|SET_Count[21]                                                             ; Merged with mac0:inst|SET_Count[21]            ;
; mac1:inst4|SET_Count[20]                                                                           ; Merged with mac0:inst|SET_Count[20]            ;
; mac2:inst3|SET_Count[20]                                                                           ; Merged with mac0:inst|SET_Count[20]            ;
; mac3:inst10|SET_Count[20]                                                                          ; Merged with mac0:inst|SET_Count[20]            ;
; mac4:inst13|SET_Count[20]                                                                          ; Merged with mac0:inst|SET_Count[20]            ;
; mac5:inst16|SET_Count[20]                                                                          ; Merged with mac0:inst|SET_Count[20]            ;
; mac6:inst23|SET_Count[20]                                                                          ; Merged with mac0:inst|SET_Count[20]            ;
; mac7:inst26|SET_Count[20]                                                                          ; Merged with mac0:inst|SET_Count[20]            ;
; mac8:inst30|SET_Count[20]                                                                          ; Merged with mac0:inst|SET_Count[20]            ;
; mac9:inst33|SET_Count[20]                                                                          ; Merged with mac0:inst|SET_Count[20]            ;
; potential_adder_0:inst2|SET_Count[20]                                                              ; Merged with mac0:inst|SET_Count[20]            ;
; potential_adder_1:inst5|SET_Count[20]                                                              ; Merged with mac0:inst|SET_Count[20]            ;
; potential_adder_2:inst9|SET_Count[20]                                                              ; Merged with mac0:inst|SET_Count[20]            ;
; potential_adder_3:inst12|SET_Count[20]                                                             ; Merged with mac0:inst|SET_Count[20]            ;
; potential_adder_4:inst15|SET_Count[20]                                                             ; Merged with mac0:inst|SET_Count[20]            ;
; potential_adder_5:inst22|SET_Count[20]                                                             ; Merged with mac0:inst|SET_Count[20]            ;
; potential_adder_6:inst25|SET_Count[20]                                                             ; Merged with mac0:inst|SET_Count[20]            ;
; potential_adder_7:inst29|SET_Count[20]                                                             ; Merged with mac0:inst|SET_Count[20]            ;
; potential_adder_8:inst32|SET_Count[20]                                                             ; Merged with mac0:inst|SET_Count[20]            ;
; potential_adder_9:inst35|SET_Count[20]                                                             ; Merged with mac0:inst|SET_Count[20]            ;
; potential_decay_0:inst1|SET_Count[20]                                                              ; Merged with mac0:inst|SET_Count[20]            ;
; potential_decay_1:inst6|SET_Count[20]                                                              ; Merged with mac0:inst|SET_Count[20]            ;
; potential_decay_2:inst8|SET_Count[20]                                                              ; Merged with mac0:inst|SET_Count[20]            ;
; potential_decay_3:inst11|SET_Count[20]                                                             ; Merged with mac0:inst|SET_Count[20]            ;
; potential_decay_4:inst14|SET_Count[20]                                                             ; Merged with mac0:inst|SET_Count[20]            ;
; potential_decay_5:inst17|SET_Count[20]                                                             ; Merged with mac0:inst|SET_Count[20]            ;
; potential_decay_6:inst24|SET_Count[20]                                                             ; Merged with mac0:inst|SET_Count[20]            ;
; potential_decay_7:inst28|SET_Count[20]                                                             ; Merged with mac0:inst|SET_Count[20]            ;
; potential_decay_8:inst31|SET_Count[20]                                                             ; Merged with mac0:inst|SET_Count[20]            ;
; potential_decay_9:inst34|SET_Count[20]                                                             ; Merged with mac0:inst|SET_Count[20]            ;
; mac1:inst4|SET_Count[19]                                                                           ; Merged with mac0:inst|SET_Count[19]            ;
; mac2:inst3|SET_Count[19]                                                                           ; Merged with mac0:inst|SET_Count[19]            ;
; mac3:inst10|SET_Count[19]                                                                          ; Merged with mac0:inst|SET_Count[19]            ;
; mac4:inst13|SET_Count[19]                                                                          ; Merged with mac0:inst|SET_Count[19]            ;
; mac5:inst16|SET_Count[19]                                                                          ; Merged with mac0:inst|SET_Count[19]            ;
; mac6:inst23|SET_Count[19]                                                                          ; Merged with mac0:inst|SET_Count[19]            ;
; mac7:inst26|SET_Count[19]                                                                          ; Merged with mac0:inst|SET_Count[19]            ;
; mac8:inst30|SET_Count[19]                                                                          ; Merged with mac0:inst|SET_Count[19]            ;
; mac9:inst33|SET_Count[19]                                                                          ; Merged with mac0:inst|SET_Count[19]            ;
; potential_adder_0:inst2|SET_Count[19]                                                              ; Merged with mac0:inst|SET_Count[19]            ;
; potential_adder_1:inst5|SET_Count[19]                                                              ; Merged with mac0:inst|SET_Count[19]            ;
; potential_adder_2:inst9|SET_Count[19]                                                              ; Merged with mac0:inst|SET_Count[19]            ;
; potential_adder_3:inst12|SET_Count[19]                                                             ; Merged with mac0:inst|SET_Count[19]            ;
; potential_adder_4:inst15|SET_Count[19]                                                             ; Merged with mac0:inst|SET_Count[19]            ;
; potential_adder_5:inst22|SET_Count[19]                                                             ; Merged with mac0:inst|SET_Count[19]            ;
; potential_adder_6:inst25|SET_Count[19]                                                             ; Merged with mac0:inst|SET_Count[19]            ;
; potential_adder_7:inst29|SET_Count[19]                                                             ; Merged with mac0:inst|SET_Count[19]            ;
; potential_adder_8:inst32|SET_Count[19]                                                             ; Merged with mac0:inst|SET_Count[19]            ;
; potential_adder_9:inst35|SET_Count[19]                                                             ; Merged with mac0:inst|SET_Count[19]            ;
; potential_decay_0:inst1|SET_Count[19]                                                              ; Merged with mac0:inst|SET_Count[19]            ;
; potential_decay_1:inst6|SET_Count[19]                                                              ; Merged with mac0:inst|SET_Count[19]            ;
; potential_decay_2:inst8|SET_Count[19]                                                              ; Merged with mac0:inst|SET_Count[19]            ;
; potential_decay_3:inst11|SET_Count[19]                                                             ; Merged with mac0:inst|SET_Count[19]            ;
; potential_decay_4:inst14|SET_Count[19]                                                             ; Merged with mac0:inst|SET_Count[19]            ;
; potential_decay_5:inst17|SET_Count[19]                                                             ; Merged with mac0:inst|SET_Count[19]            ;
; potential_decay_6:inst24|SET_Count[19]                                                             ; Merged with mac0:inst|SET_Count[19]            ;
; potential_decay_7:inst28|SET_Count[19]                                                             ; Merged with mac0:inst|SET_Count[19]            ;
; potential_decay_8:inst31|SET_Count[19]                                                             ; Merged with mac0:inst|SET_Count[19]            ;
; potential_decay_9:inst34|SET_Count[19]                                                             ; Merged with mac0:inst|SET_Count[19]            ;
; mac1:inst4|SET_Count[18]                                                                           ; Merged with mac0:inst|SET_Count[18]            ;
; mac2:inst3|SET_Count[18]                                                                           ; Merged with mac0:inst|SET_Count[18]            ;
; mac3:inst10|SET_Count[18]                                                                          ; Merged with mac0:inst|SET_Count[18]            ;
; mac4:inst13|SET_Count[18]                                                                          ; Merged with mac0:inst|SET_Count[18]            ;
; mac5:inst16|SET_Count[18]                                                                          ; Merged with mac0:inst|SET_Count[18]            ;
; mac6:inst23|SET_Count[18]                                                                          ; Merged with mac0:inst|SET_Count[18]            ;
; mac7:inst26|SET_Count[18]                                                                          ; Merged with mac0:inst|SET_Count[18]            ;
; mac8:inst30|SET_Count[18]                                                                          ; Merged with mac0:inst|SET_Count[18]            ;
; mac9:inst33|SET_Count[18]                                                                          ; Merged with mac0:inst|SET_Count[18]            ;
; potential_adder_0:inst2|SET_Count[18]                                                              ; Merged with mac0:inst|SET_Count[18]            ;
; potential_adder_1:inst5|SET_Count[18]                                                              ; Merged with mac0:inst|SET_Count[18]            ;
; potential_adder_2:inst9|SET_Count[18]                                                              ; Merged with mac0:inst|SET_Count[18]            ;
; potential_adder_3:inst12|SET_Count[18]                                                             ; Merged with mac0:inst|SET_Count[18]            ;
; potential_adder_4:inst15|SET_Count[18]                                                             ; Merged with mac0:inst|SET_Count[18]            ;
; potential_adder_5:inst22|SET_Count[18]                                                             ; Merged with mac0:inst|SET_Count[18]            ;
; potential_adder_6:inst25|SET_Count[18]                                                             ; Merged with mac0:inst|SET_Count[18]            ;
; potential_adder_7:inst29|SET_Count[18]                                                             ; Merged with mac0:inst|SET_Count[18]            ;
; potential_adder_8:inst32|SET_Count[18]                                                             ; Merged with mac0:inst|SET_Count[18]            ;
; potential_adder_9:inst35|SET_Count[18]                                                             ; Merged with mac0:inst|SET_Count[18]            ;
; potential_decay_0:inst1|SET_Count[18]                                                              ; Merged with mac0:inst|SET_Count[18]            ;
; potential_decay_1:inst6|SET_Count[18]                                                              ; Merged with mac0:inst|SET_Count[18]            ;
; potential_decay_2:inst8|SET_Count[18]                                                              ; Merged with mac0:inst|SET_Count[18]            ;
; potential_decay_3:inst11|SET_Count[18]                                                             ; Merged with mac0:inst|SET_Count[18]            ;
; potential_decay_4:inst14|SET_Count[18]                                                             ; Merged with mac0:inst|SET_Count[18]            ;
; potential_decay_5:inst17|SET_Count[18]                                                             ; Merged with mac0:inst|SET_Count[18]            ;
; potential_decay_6:inst24|SET_Count[18]                                                             ; Merged with mac0:inst|SET_Count[18]            ;
; potential_decay_7:inst28|SET_Count[18]                                                             ; Merged with mac0:inst|SET_Count[18]            ;
; potential_decay_8:inst31|SET_Count[18]                                                             ; Merged with mac0:inst|SET_Count[18]            ;
; potential_decay_9:inst34|SET_Count[18]                                                             ; Merged with mac0:inst|SET_Count[18]            ;
; mac1:inst4|SET_Count[17]                                                                           ; Merged with mac0:inst|SET_Count[17]            ;
; mac2:inst3|SET_Count[17]                                                                           ; Merged with mac0:inst|SET_Count[17]            ;
; mac3:inst10|SET_Count[17]                                                                          ; Merged with mac0:inst|SET_Count[17]            ;
; mac4:inst13|SET_Count[17]                                                                          ; Merged with mac0:inst|SET_Count[17]            ;
; mac5:inst16|SET_Count[17]                                                                          ; Merged with mac0:inst|SET_Count[17]            ;
; mac6:inst23|SET_Count[17]                                                                          ; Merged with mac0:inst|SET_Count[17]            ;
; mac7:inst26|SET_Count[17]                                                                          ; Merged with mac0:inst|SET_Count[17]            ;
; mac8:inst30|SET_Count[17]                                                                          ; Merged with mac0:inst|SET_Count[17]            ;
; mac9:inst33|SET_Count[17]                                                                          ; Merged with mac0:inst|SET_Count[17]            ;
; potential_adder_0:inst2|SET_Count[17]                                                              ; Merged with mac0:inst|SET_Count[17]            ;
; potential_adder_1:inst5|SET_Count[17]                                                              ; Merged with mac0:inst|SET_Count[17]            ;
; potential_adder_2:inst9|SET_Count[17]                                                              ; Merged with mac0:inst|SET_Count[17]            ;
; potential_adder_3:inst12|SET_Count[17]                                                             ; Merged with mac0:inst|SET_Count[17]            ;
; potential_adder_4:inst15|SET_Count[17]                                                             ; Merged with mac0:inst|SET_Count[17]            ;
; potential_adder_5:inst22|SET_Count[17]                                                             ; Merged with mac0:inst|SET_Count[17]            ;
; potential_adder_6:inst25|SET_Count[17]                                                             ; Merged with mac0:inst|SET_Count[17]            ;
; potential_adder_7:inst29|SET_Count[17]                                                             ; Merged with mac0:inst|SET_Count[17]            ;
; potential_adder_8:inst32|SET_Count[17]                                                             ; Merged with mac0:inst|SET_Count[17]            ;
; potential_adder_9:inst35|SET_Count[17]                                                             ; Merged with mac0:inst|SET_Count[17]            ;
; potential_decay_0:inst1|SET_Count[17]                                                              ; Merged with mac0:inst|SET_Count[17]            ;
; potential_decay_1:inst6|SET_Count[17]                                                              ; Merged with mac0:inst|SET_Count[17]            ;
; potential_decay_2:inst8|SET_Count[17]                                                              ; Merged with mac0:inst|SET_Count[17]            ;
; potential_decay_3:inst11|SET_Count[17]                                                             ; Merged with mac0:inst|SET_Count[17]            ;
; potential_decay_4:inst14|SET_Count[17]                                                             ; Merged with mac0:inst|SET_Count[17]            ;
; potential_decay_5:inst17|SET_Count[17]                                                             ; Merged with mac0:inst|SET_Count[17]            ;
; potential_decay_6:inst24|SET_Count[17]                                                             ; Merged with mac0:inst|SET_Count[17]            ;
; potential_decay_7:inst28|SET_Count[17]                                                             ; Merged with mac0:inst|SET_Count[17]            ;
; potential_decay_8:inst31|SET_Count[17]                                                             ; Merged with mac0:inst|SET_Count[17]            ;
; potential_decay_9:inst34|SET_Count[17]                                                             ; Merged with mac0:inst|SET_Count[17]            ;
; mac1:inst4|SET_Count[16]                                                                           ; Merged with mac0:inst|SET_Count[16]            ;
; mac2:inst3|SET_Count[16]                                                                           ; Merged with mac0:inst|SET_Count[16]            ;
; mac3:inst10|SET_Count[16]                                                                          ; Merged with mac0:inst|SET_Count[16]            ;
; mac4:inst13|SET_Count[16]                                                                          ; Merged with mac0:inst|SET_Count[16]            ;
; mac5:inst16|SET_Count[16]                                                                          ; Merged with mac0:inst|SET_Count[16]            ;
; mac6:inst23|SET_Count[16]                                                                          ; Merged with mac0:inst|SET_Count[16]            ;
; mac7:inst26|SET_Count[16]                                                                          ; Merged with mac0:inst|SET_Count[16]            ;
; mac8:inst30|SET_Count[16]                                                                          ; Merged with mac0:inst|SET_Count[16]            ;
; mac9:inst33|SET_Count[16]                                                                          ; Merged with mac0:inst|SET_Count[16]            ;
; potential_adder_0:inst2|SET_Count[16]                                                              ; Merged with mac0:inst|SET_Count[16]            ;
; potential_adder_1:inst5|SET_Count[16]                                                              ; Merged with mac0:inst|SET_Count[16]            ;
; potential_adder_2:inst9|SET_Count[16]                                                              ; Merged with mac0:inst|SET_Count[16]            ;
; potential_adder_3:inst12|SET_Count[16]                                                             ; Merged with mac0:inst|SET_Count[16]            ;
; potential_adder_4:inst15|SET_Count[16]                                                             ; Merged with mac0:inst|SET_Count[16]            ;
; potential_adder_5:inst22|SET_Count[16]                                                             ; Merged with mac0:inst|SET_Count[16]            ;
; potential_adder_6:inst25|SET_Count[16]                                                             ; Merged with mac0:inst|SET_Count[16]            ;
; potential_adder_7:inst29|SET_Count[16]                                                             ; Merged with mac0:inst|SET_Count[16]            ;
; potential_adder_8:inst32|SET_Count[16]                                                             ; Merged with mac0:inst|SET_Count[16]            ;
; potential_adder_9:inst35|SET_Count[16]                                                             ; Merged with mac0:inst|SET_Count[16]            ;
; potential_decay_0:inst1|SET_Count[16]                                                              ; Merged with mac0:inst|SET_Count[16]            ;
; potential_decay_1:inst6|SET_Count[16]                                                              ; Merged with mac0:inst|SET_Count[16]            ;
; potential_decay_2:inst8|SET_Count[16]                                                              ; Merged with mac0:inst|SET_Count[16]            ;
; potential_decay_3:inst11|SET_Count[16]                                                             ; Merged with mac0:inst|SET_Count[16]            ;
; potential_decay_4:inst14|SET_Count[16]                                                             ; Merged with mac0:inst|SET_Count[16]            ;
; potential_decay_5:inst17|SET_Count[16]                                                             ; Merged with mac0:inst|SET_Count[16]            ;
; potential_decay_6:inst24|SET_Count[16]                                                             ; Merged with mac0:inst|SET_Count[16]            ;
; potential_decay_7:inst28|SET_Count[16]                                                             ; Merged with mac0:inst|SET_Count[16]            ;
; potential_decay_8:inst31|SET_Count[16]                                                             ; Merged with mac0:inst|SET_Count[16]            ;
; potential_decay_9:inst34|SET_Count[16]                                                             ; Merged with mac0:inst|SET_Count[16]            ;
; mac1:inst4|SET_Count[15]                                                                           ; Merged with mac0:inst|SET_Count[15]            ;
; mac2:inst3|SET_Count[15]                                                                           ; Merged with mac0:inst|SET_Count[15]            ;
; mac3:inst10|SET_Count[15]                                                                          ; Merged with mac0:inst|SET_Count[15]            ;
; mac4:inst13|SET_Count[15]                                                                          ; Merged with mac0:inst|SET_Count[15]            ;
; mac5:inst16|SET_Count[15]                                                                          ; Merged with mac0:inst|SET_Count[15]            ;
; mac6:inst23|SET_Count[15]                                                                          ; Merged with mac0:inst|SET_Count[15]            ;
; mac7:inst26|SET_Count[15]                                                                          ; Merged with mac0:inst|SET_Count[15]            ;
; mac8:inst30|SET_Count[15]                                                                          ; Merged with mac0:inst|SET_Count[15]            ;
; mac9:inst33|SET_Count[15]                                                                          ; Merged with mac0:inst|SET_Count[15]            ;
; potential_adder_0:inst2|SET_Count[15]                                                              ; Merged with mac0:inst|SET_Count[15]            ;
; potential_adder_1:inst5|SET_Count[15]                                                              ; Merged with mac0:inst|SET_Count[15]            ;
; potential_adder_2:inst9|SET_Count[15]                                                              ; Merged with mac0:inst|SET_Count[15]            ;
; potential_adder_3:inst12|SET_Count[15]                                                             ; Merged with mac0:inst|SET_Count[15]            ;
; potential_adder_4:inst15|SET_Count[15]                                                             ; Merged with mac0:inst|SET_Count[15]            ;
; potential_adder_5:inst22|SET_Count[15]                                                             ; Merged with mac0:inst|SET_Count[15]            ;
; potential_adder_6:inst25|SET_Count[15]                                                             ; Merged with mac0:inst|SET_Count[15]            ;
; potential_adder_7:inst29|SET_Count[15]                                                             ; Merged with mac0:inst|SET_Count[15]            ;
; potential_adder_8:inst32|SET_Count[15]                                                             ; Merged with mac0:inst|SET_Count[15]            ;
; potential_adder_9:inst35|SET_Count[15]                                                             ; Merged with mac0:inst|SET_Count[15]            ;
; potential_decay_0:inst1|SET_Count[15]                                                              ; Merged with mac0:inst|SET_Count[15]            ;
; potential_decay_1:inst6|SET_Count[15]                                                              ; Merged with mac0:inst|SET_Count[15]            ;
; potential_decay_2:inst8|SET_Count[15]                                                              ; Merged with mac0:inst|SET_Count[15]            ;
; potential_decay_3:inst11|SET_Count[15]                                                             ; Merged with mac0:inst|SET_Count[15]            ;
; potential_decay_4:inst14|SET_Count[15]                                                             ; Merged with mac0:inst|SET_Count[15]            ;
; potential_decay_5:inst17|SET_Count[15]                                                             ; Merged with mac0:inst|SET_Count[15]            ;
; potential_decay_6:inst24|SET_Count[15]                                                             ; Merged with mac0:inst|SET_Count[15]            ;
; potential_decay_7:inst28|SET_Count[15]                                                             ; Merged with mac0:inst|SET_Count[15]            ;
; potential_decay_8:inst31|SET_Count[15]                                                             ; Merged with mac0:inst|SET_Count[15]            ;
; potential_decay_9:inst34|SET_Count[15]                                                             ; Merged with mac0:inst|SET_Count[15]            ;
; mac1:inst4|SET_Count[14]                                                                           ; Merged with mac0:inst|SET_Count[14]            ;
; mac2:inst3|SET_Count[14]                                                                           ; Merged with mac0:inst|SET_Count[14]            ;
; mac3:inst10|SET_Count[14]                                                                          ; Merged with mac0:inst|SET_Count[14]            ;
; mac4:inst13|SET_Count[14]                                                                          ; Merged with mac0:inst|SET_Count[14]            ;
; mac5:inst16|SET_Count[14]                                                                          ; Merged with mac0:inst|SET_Count[14]            ;
; mac6:inst23|SET_Count[14]                                                                          ; Merged with mac0:inst|SET_Count[14]            ;
; mac7:inst26|SET_Count[14]                                                                          ; Merged with mac0:inst|SET_Count[14]            ;
; mac8:inst30|SET_Count[14]                                                                          ; Merged with mac0:inst|SET_Count[14]            ;
; mac9:inst33|SET_Count[14]                                                                          ; Merged with mac0:inst|SET_Count[14]            ;
; potential_adder_0:inst2|SET_Count[14]                                                              ; Merged with mac0:inst|SET_Count[14]            ;
; potential_adder_1:inst5|SET_Count[14]                                                              ; Merged with mac0:inst|SET_Count[14]            ;
; potential_adder_2:inst9|SET_Count[14]                                                              ; Merged with mac0:inst|SET_Count[14]            ;
; potential_adder_3:inst12|SET_Count[14]                                                             ; Merged with mac0:inst|SET_Count[14]            ;
; potential_adder_4:inst15|SET_Count[14]                                                             ; Merged with mac0:inst|SET_Count[14]            ;
; potential_adder_5:inst22|SET_Count[14]                                                             ; Merged with mac0:inst|SET_Count[14]            ;
; potential_adder_6:inst25|SET_Count[14]                                                             ; Merged with mac0:inst|SET_Count[14]            ;
; potential_adder_7:inst29|SET_Count[14]                                                             ; Merged with mac0:inst|SET_Count[14]            ;
; potential_adder_8:inst32|SET_Count[14]                                                             ; Merged with mac0:inst|SET_Count[14]            ;
; potential_adder_9:inst35|SET_Count[14]                                                             ; Merged with mac0:inst|SET_Count[14]            ;
; potential_decay_0:inst1|SET_Count[14]                                                              ; Merged with mac0:inst|SET_Count[14]            ;
; potential_decay_1:inst6|SET_Count[14]                                                              ; Merged with mac0:inst|SET_Count[14]            ;
; potential_decay_2:inst8|SET_Count[14]                                                              ; Merged with mac0:inst|SET_Count[14]            ;
; potential_decay_3:inst11|SET_Count[14]                                                             ; Merged with mac0:inst|SET_Count[14]            ;
; potential_decay_4:inst14|SET_Count[14]                                                             ; Merged with mac0:inst|SET_Count[14]            ;
; potential_decay_5:inst17|SET_Count[14]                                                             ; Merged with mac0:inst|SET_Count[14]            ;
; potential_decay_6:inst24|SET_Count[14]                                                             ; Merged with mac0:inst|SET_Count[14]            ;
; potential_decay_7:inst28|SET_Count[14]                                                             ; Merged with mac0:inst|SET_Count[14]            ;
; potential_decay_8:inst31|SET_Count[14]                                                             ; Merged with mac0:inst|SET_Count[14]            ;
; potential_decay_9:inst34|SET_Count[14]                                                             ; Merged with mac0:inst|SET_Count[14]            ;
; mac1:inst4|SET_Count[13]                                                                           ; Merged with mac0:inst|SET_Count[13]            ;
; mac2:inst3|SET_Count[13]                                                                           ; Merged with mac0:inst|SET_Count[13]            ;
; mac3:inst10|SET_Count[13]                                                                          ; Merged with mac0:inst|SET_Count[13]            ;
; mac4:inst13|SET_Count[13]                                                                          ; Merged with mac0:inst|SET_Count[13]            ;
; mac5:inst16|SET_Count[13]                                                                          ; Merged with mac0:inst|SET_Count[13]            ;
; mac6:inst23|SET_Count[13]                                                                          ; Merged with mac0:inst|SET_Count[13]            ;
; mac7:inst26|SET_Count[13]                                                                          ; Merged with mac0:inst|SET_Count[13]            ;
; mac8:inst30|SET_Count[13]                                                                          ; Merged with mac0:inst|SET_Count[13]            ;
; mac9:inst33|SET_Count[13]                                                                          ; Merged with mac0:inst|SET_Count[13]            ;
; potential_adder_0:inst2|SET_Count[13]                                                              ; Merged with mac0:inst|SET_Count[13]            ;
; potential_adder_1:inst5|SET_Count[13]                                                              ; Merged with mac0:inst|SET_Count[13]            ;
; potential_adder_2:inst9|SET_Count[13]                                                              ; Merged with mac0:inst|SET_Count[13]            ;
; potential_adder_3:inst12|SET_Count[13]                                                             ; Merged with mac0:inst|SET_Count[13]            ;
; potential_adder_4:inst15|SET_Count[13]                                                             ; Merged with mac0:inst|SET_Count[13]            ;
; potential_adder_5:inst22|SET_Count[13]                                                             ; Merged with mac0:inst|SET_Count[13]            ;
; potential_adder_6:inst25|SET_Count[13]                                                             ; Merged with mac0:inst|SET_Count[13]            ;
; potential_adder_7:inst29|SET_Count[13]                                                             ; Merged with mac0:inst|SET_Count[13]            ;
; potential_adder_8:inst32|SET_Count[13]                                                             ; Merged with mac0:inst|SET_Count[13]            ;
; potential_adder_9:inst35|SET_Count[13]                                                             ; Merged with mac0:inst|SET_Count[13]            ;
; potential_decay_0:inst1|SET_Count[13]                                                              ; Merged with mac0:inst|SET_Count[13]            ;
; potential_decay_1:inst6|SET_Count[13]                                                              ; Merged with mac0:inst|SET_Count[13]            ;
; potential_decay_2:inst8|SET_Count[13]                                                              ; Merged with mac0:inst|SET_Count[13]            ;
; potential_decay_3:inst11|SET_Count[13]                                                             ; Merged with mac0:inst|SET_Count[13]            ;
; potential_decay_4:inst14|SET_Count[13]                                                             ; Merged with mac0:inst|SET_Count[13]            ;
; potential_decay_5:inst17|SET_Count[13]                                                             ; Merged with mac0:inst|SET_Count[13]            ;
; potential_decay_6:inst24|SET_Count[13]                                                             ; Merged with mac0:inst|SET_Count[13]            ;
; potential_decay_7:inst28|SET_Count[13]                                                             ; Merged with mac0:inst|SET_Count[13]            ;
; potential_decay_8:inst31|SET_Count[13]                                                             ; Merged with mac0:inst|SET_Count[13]            ;
; potential_decay_9:inst34|SET_Count[13]                                                             ; Merged with mac0:inst|SET_Count[13]            ;
; mac1:inst4|SET_Count[12]                                                                           ; Merged with mac0:inst|SET_Count[12]            ;
; mac2:inst3|SET_Count[12]                                                                           ; Merged with mac0:inst|SET_Count[12]            ;
; mac3:inst10|SET_Count[12]                                                                          ; Merged with mac0:inst|SET_Count[12]            ;
; mac4:inst13|SET_Count[12]                                                                          ; Merged with mac0:inst|SET_Count[12]            ;
; mac5:inst16|SET_Count[12]                                                                          ; Merged with mac0:inst|SET_Count[12]            ;
; mac6:inst23|SET_Count[12]                                                                          ; Merged with mac0:inst|SET_Count[12]            ;
; mac7:inst26|SET_Count[12]                                                                          ; Merged with mac0:inst|SET_Count[12]            ;
; mac8:inst30|SET_Count[12]                                                                          ; Merged with mac0:inst|SET_Count[12]            ;
; mac9:inst33|SET_Count[12]                                                                          ; Merged with mac0:inst|SET_Count[12]            ;
; potential_adder_0:inst2|SET_Count[12]                                                              ; Merged with mac0:inst|SET_Count[12]            ;
; potential_adder_1:inst5|SET_Count[12]                                                              ; Merged with mac0:inst|SET_Count[12]            ;
; potential_adder_2:inst9|SET_Count[12]                                                              ; Merged with mac0:inst|SET_Count[12]            ;
; potential_adder_3:inst12|SET_Count[12]                                                             ; Merged with mac0:inst|SET_Count[12]            ;
; potential_adder_4:inst15|SET_Count[12]                                                             ; Merged with mac0:inst|SET_Count[12]            ;
; potential_adder_5:inst22|SET_Count[12]                                                             ; Merged with mac0:inst|SET_Count[12]            ;
; potential_adder_6:inst25|SET_Count[12]                                                             ; Merged with mac0:inst|SET_Count[12]            ;
; potential_adder_7:inst29|SET_Count[12]                                                             ; Merged with mac0:inst|SET_Count[12]            ;
; potential_adder_8:inst32|SET_Count[12]                                                             ; Merged with mac0:inst|SET_Count[12]            ;
; potential_adder_9:inst35|SET_Count[12]                                                             ; Merged with mac0:inst|SET_Count[12]            ;
; potential_decay_0:inst1|SET_Count[12]                                                              ; Merged with mac0:inst|SET_Count[12]            ;
; potential_decay_1:inst6|SET_Count[12]                                                              ; Merged with mac0:inst|SET_Count[12]            ;
; potential_decay_2:inst8|SET_Count[12]                                                              ; Merged with mac0:inst|SET_Count[12]            ;
; potential_decay_3:inst11|SET_Count[12]                                                             ; Merged with mac0:inst|SET_Count[12]            ;
; potential_decay_4:inst14|SET_Count[12]                                                             ; Merged with mac0:inst|SET_Count[12]            ;
; potential_decay_5:inst17|SET_Count[12]                                                             ; Merged with mac0:inst|SET_Count[12]            ;
; potential_decay_6:inst24|SET_Count[12]                                                             ; Merged with mac0:inst|SET_Count[12]            ;
; potential_decay_7:inst28|SET_Count[12]                                                             ; Merged with mac0:inst|SET_Count[12]            ;
; potential_decay_8:inst31|SET_Count[12]                                                             ; Merged with mac0:inst|SET_Count[12]            ;
; potential_decay_9:inst34|SET_Count[12]                                                             ; Merged with mac0:inst|SET_Count[12]            ;
; mac1:inst4|SET_Count[11]                                                                           ; Merged with mac0:inst|SET_Count[11]            ;
; mac2:inst3|SET_Count[11]                                                                           ; Merged with mac0:inst|SET_Count[11]            ;
; mac3:inst10|SET_Count[11]                                                                          ; Merged with mac0:inst|SET_Count[11]            ;
; mac4:inst13|SET_Count[11]                                                                          ; Merged with mac0:inst|SET_Count[11]            ;
; mac5:inst16|SET_Count[11]                                                                          ; Merged with mac0:inst|SET_Count[11]            ;
; mac6:inst23|SET_Count[11]                                                                          ; Merged with mac0:inst|SET_Count[11]            ;
; mac7:inst26|SET_Count[11]                                                                          ; Merged with mac0:inst|SET_Count[11]            ;
; mac8:inst30|SET_Count[11]                                                                          ; Merged with mac0:inst|SET_Count[11]            ;
; mac9:inst33|SET_Count[11]                                                                          ; Merged with mac0:inst|SET_Count[11]            ;
; potential_adder_0:inst2|SET_Count[11]                                                              ; Merged with mac0:inst|SET_Count[11]            ;
; potential_adder_1:inst5|SET_Count[11]                                                              ; Merged with mac0:inst|SET_Count[11]            ;
; potential_adder_2:inst9|SET_Count[11]                                                              ; Merged with mac0:inst|SET_Count[11]            ;
; potential_adder_3:inst12|SET_Count[11]                                                             ; Merged with mac0:inst|SET_Count[11]            ;
; potential_adder_4:inst15|SET_Count[11]                                                             ; Merged with mac0:inst|SET_Count[11]            ;
; potential_adder_5:inst22|SET_Count[11]                                                             ; Merged with mac0:inst|SET_Count[11]            ;
; potential_adder_6:inst25|SET_Count[11]                                                             ; Merged with mac0:inst|SET_Count[11]            ;
; potential_adder_7:inst29|SET_Count[11]                                                             ; Merged with mac0:inst|SET_Count[11]            ;
; potential_adder_8:inst32|SET_Count[11]                                                             ; Merged with mac0:inst|SET_Count[11]            ;
; potential_adder_9:inst35|SET_Count[11]                                                             ; Merged with mac0:inst|SET_Count[11]            ;
; potential_decay_0:inst1|SET_Count[11]                                                              ; Merged with mac0:inst|SET_Count[11]            ;
; potential_decay_1:inst6|SET_Count[11]                                                              ; Merged with mac0:inst|SET_Count[11]            ;
; potential_decay_2:inst8|SET_Count[11]                                                              ; Merged with mac0:inst|SET_Count[11]            ;
; potential_decay_3:inst11|SET_Count[11]                                                             ; Merged with mac0:inst|SET_Count[11]            ;
; potential_decay_4:inst14|SET_Count[11]                                                             ; Merged with mac0:inst|SET_Count[11]            ;
; potential_decay_5:inst17|SET_Count[11]                                                             ; Merged with mac0:inst|SET_Count[11]            ;
; potential_decay_6:inst24|SET_Count[11]                                                             ; Merged with mac0:inst|SET_Count[11]            ;
; potential_decay_7:inst28|SET_Count[11]                                                             ; Merged with mac0:inst|SET_Count[11]            ;
; potential_decay_8:inst31|SET_Count[11]                                                             ; Merged with mac0:inst|SET_Count[11]            ;
; potential_decay_9:inst34|SET_Count[11]                                                             ; Merged with mac0:inst|SET_Count[11]            ;
; mac1:inst4|SET_Count[10]                                                                           ; Merged with mac0:inst|SET_Count[10]            ;
; mac2:inst3|SET_Count[10]                                                                           ; Merged with mac0:inst|SET_Count[10]            ;
; mac3:inst10|SET_Count[10]                                                                          ; Merged with mac0:inst|SET_Count[10]            ;
; mac4:inst13|SET_Count[10]                                                                          ; Merged with mac0:inst|SET_Count[10]            ;
; mac5:inst16|SET_Count[10]                                                                          ; Merged with mac0:inst|SET_Count[10]            ;
; mac6:inst23|SET_Count[10]                                                                          ; Merged with mac0:inst|SET_Count[10]            ;
; mac7:inst26|SET_Count[10]                                                                          ; Merged with mac0:inst|SET_Count[10]            ;
; mac8:inst30|SET_Count[10]                                                                          ; Merged with mac0:inst|SET_Count[10]            ;
; mac9:inst33|SET_Count[10]                                                                          ; Merged with mac0:inst|SET_Count[10]            ;
; potential_adder_0:inst2|SET_Count[10]                                                              ; Merged with mac0:inst|SET_Count[10]            ;
; potential_adder_1:inst5|SET_Count[10]                                                              ; Merged with mac0:inst|SET_Count[10]            ;
; potential_adder_2:inst9|SET_Count[10]                                                              ; Merged with mac0:inst|SET_Count[10]            ;
; potential_adder_3:inst12|SET_Count[10]                                                             ; Merged with mac0:inst|SET_Count[10]            ;
; potential_adder_4:inst15|SET_Count[10]                                                             ; Merged with mac0:inst|SET_Count[10]            ;
; potential_adder_5:inst22|SET_Count[10]                                                             ; Merged with mac0:inst|SET_Count[10]            ;
; potential_adder_6:inst25|SET_Count[10]                                                             ; Merged with mac0:inst|SET_Count[10]            ;
; potential_adder_7:inst29|SET_Count[10]                                                             ; Merged with mac0:inst|SET_Count[10]            ;
; potential_adder_8:inst32|SET_Count[10]                                                             ; Merged with mac0:inst|SET_Count[10]            ;
; potential_adder_9:inst35|SET_Count[10]                                                             ; Merged with mac0:inst|SET_Count[10]            ;
; potential_decay_0:inst1|SET_Count[10]                                                              ; Merged with mac0:inst|SET_Count[10]            ;
; potential_decay_1:inst6|SET_Count[10]                                                              ; Merged with mac0:inst|SET_Count[10]            ;
; potential_decay_2:inst8|SET_Count[10]                                                              ; Merged with mac0:inst|SET_Count[10]            ;
; potential_decay_3:inst11|SET_Count[10]                                                             ; Merged with mac0:inst|SET_Count[10]            ;
; potential_decay_4:inst14|SET_Count[10]                                                             ; Merged with mac0:inst|SET_Count[10]            ;
; potential_decay_5:inst17|SET_Count[10]                                                             ; Merged with mac0:inst|SET_Count[10]            ;
; potential_decay_6:inst24|SET_Count[10]                                                             ; Merged with mac0:inst|SET_Count[10]            ;
; potential_decay_7:inst28|SET_Count[10]                                                             ; Merged with mac0:inst|SET_Count[10]            ;
; potential_decay_8:inst31|SET_Count[10]                                                             ; Merged with mac0:inst|SET_Count[10]            ;
; potential_decay_9:inst34|SET_Count[10]                                                             ; Merged with mac0:inst|SET_Count[10]            ;
; mac1:inst4|SET_Count[9]                                                                            ; Merged with mac0:inst|SET_Count[9]             ;
; mac2:inst3|SET_Count[9]                                                                            ; Merged with mac0:inst|SET_Count[9]             ;
; mac3:inst10|SET_Count[9]                                                                           ; Merged with mac0:inst|SET_Count[9]             ;
; mac4:inst13|SET_Count[9]                                                                           ; Merged with mac0:inst|SET_Count[9]             ;
; mac5:inst16|SET_Count[9]                                                                           ; Merged with mac0:inst|SET_Count[9]             ;
; mac6:inst23|SET_Count[9]                                                                           ; Merged with mac0:inst|SET_Count[9]             ;
; mac7:inst26|SET_Count[9]                                                                           ; Merged with mac0:inst|SET_Count[9]             ;
; mac8:inst30|SET_Count[9]                                                                           ; Merged with mac0:inst|SET_Count[9]             ;
; mac9:inst33|SET_Count[9]                                                                           ; Merged with mac0:inst|SET_Count[9]             ;
; potential_adder_0:inst2|SET_Count[9]                                                               ; Merged with mac0:inst|SET_Count[9]             ;
; potential_adder_1:inst5|SET_Count[9]                                                               ; Merged with mac0:inst|SET_Count[9]             ;
; potential_adder_2:inst9|SET_Count[9]                                                               ; Merged with mac0:inst|SET_Count[9]             ;
; potential_adder_3:inst12|SET_Count[9]                                                              ; Merged with mac0:inst|SET_Count[9]             ;
; potential_adder_4:inst15|SET_Count[9]                                                              ; Merged with mac0:inst|SET_Count[9]             ;
; potential_adder_5:inst22|SET_Count[9]                                                              ; Merged with mac0:inst|SET_Count[9]             ;
; potential_adder_6:inst25|SET_Count[9]                                                              ; Merged with mac0:inst|SET_Count[9]             ;
; potential_adder_7:inst29|SET_Count[9]                                                              ; Merged with mac0:inst|SET_Count[9]             ;
; potential_adder_8:inst32|SET_Count[9]                                                              ; Merged with mac0:inst|SET_Count[9]             ;
; potential_adder_9:inst35|SET_Count[9]                                                              ; Merged with mac0:inst|SET_Count[9]             ;
; potential_decay_0:inst1|SET_Count[9]                                                               ; Merged with mac0:inst|SET_Count[9]             ;
; potential_decay_1:inst6|SET_Count[9]                                                               ; Merged with mac0:inst|SET_Count[9]             ;
; potential_decay_2:inst8|SET_Count[9]                                                               ; Merged with mac0:inst|SET_Count[9]             ;
; potential_decay_3:inst11|SET_Count[9]                                                              ; Merged with mac0:inst|SET_Count[9]             ;
; potential_decay_4:inst14|SET_Count[9]                                                              ; Merged with mac0:inst|SET_Count[9]             ;
; potential_decay_5:inst17|SET_Count[9]                                                              ; Merged with mac0:inst|SET_Count[9]             ;
; potential_decay_6:inst24|SET_Count[9]                                                              ; Merged with mac0:inst|SET_Count[9]             ;
; potential_decay_7:inst28|SET_Count[9]                                                              ; Merged with mac0:inst|SET_Count[9]             ;
; potential_decay_8:inst31|SET_Count[9]                                                              ; Merged with mac0:inst|SET_Count[9]             ;
; potential_decay_9:inst34|SET_Count[9]                                                              ; Merged with mac0:inst|SET_Count[9]             ;
; mac1:inst4|SET_Count[8]                                                                            ; Merged with mac0:inst|SET_Count[8]             ;
; mac2:inst3|SET_Count[8]                                                                            ; Merged with mac0:inst|SET_Count[8]             ;
; mac3:inst10|SET_Count[8]                                                                           ; Merged with mac0:inst|SET_Count[8]             ;
; mac4:inst13|SET_Count[8]                                                                           ; Merged with mac0:inst|SET_Count[8]             ;
; mac5:inst16|SET_Count[8]                                                                           ; Merged with mac0:inst|SET_Count[8]             ;
; mac6:inst23|SET_Count[8]                                                                           ; Merged with mac0:inst|SET_Count[8]             ;
; mac7:inst26|SET_Count[8]                                                                           ; Merged with mac0:inst|SET_Count[8]             ;
; mac8:inst30|SET_Count[8]                                                                           ; Merged with mac0:inst|SET_Count[8]             ;
; mac9:inst33|SET_Count[8]                                                                           ; Merged with mac0:inst|SET_Count[8]             ;
; potential_adder_0:inst2|SET_Count[8]                                                               ; Merged with mac0:inst|SET_Count[8]             ;
; potential_adder_1:inst5|SET_Count[8]                                                               ; Merged with mac0:inst|SET_Count[8]             ;
; potential_adder_2:inst9|SET_Count[8]                                                               ; Merged with mac0:inst|SET_Count[8]             ;
; potential_adder_3:inst12|SET_Count[8]                                                              ; Merged with mac0:inst|SET_Count[8]             ;
; potential_adder_4:inst15|SET_Count[8]                                                              ; Merged with mac0:inst|SET_Count[8]             ;
; potential_adder_5:inst22|SET_Count[8]                                                              ; Merged with mac0:inst|SET_Count[8]             ;
; potential_adder_6:inst25|SET_Count[8]                                                              ; Merged with mac0:inst|SET_Count[8]             ;
; potential_adder_7:inst29|SET_Count[8]                                                              ; Merged with mac0:inst|SET_Count[8]             ;
; potential_adder_8:inst32|SET_Count[8]                                                              ; Merged with mac0:inst|SET_Count[8]             ;
; potential_adder_9:inst35|SET_Count[8]                                                              ; Merged with mac0:inst|SET_Count[8]             ;
; potential_decay_0:inst1|SET_Count[8]                                                               ; Merged with mac0:inst|SET_Count[8]             ;
; potential_decay_1:inst6|SET_Count[8]                                                               ; Merged with mac0:inst|SET_Count[8]             ;
; potential_decay_2:inst8|SET_Count[8]                                                               ; Merged with mac0:inst|SET_Count[8]             ;
; potential_decay_3:inst11|SET_Count[8]                                                              ; Merged with mac0:inst|SET_Count[8]             ;
; potential_decay_4:inst14|SET_Count[8]                                                              ; Merged with mac0:inst|SET_Count[8]             ;
; potential_decay_5:inst17|SET_Count[8]                                                              ; Merged with mac0:inst|SET_Count[8]             ;
; potential_decay_6:inst24|SET_Count[8]                                                              ; Merged with mac0:inst|SET_Count[8]             ;
; potential_decay_7:inst28|SET_Count[8]                                                              ; Merged with mac0:inst|SET_Count[8]             ;
; potential_decay_8:inst31|SET_Count[8]                                                              ; Merged with mac0:inst|SET_Count[8]             ;
; potential_decay_9:inst34|SET_Count[8]                                                              ; Merged with mac0:inst|SET_Count[8]             ;
; mac1:inst4|SET_Count[7]                                                                            ; Merged with mac0:inst|SET_Count[7]             ;
; mac2:inst3|SET_Count[7]                                                                            ; Merged with mac0:inst|SET_Count[7]             ;
; mac3:inst10|SET_Count[7]                                                                           ; Merged with mac0:inst|SET_Count[7]             ;
; mac4:inst13|SET_Count[7]                                                                           ; Merged with mac0:inst|SET_Count[7]             ;
; mac5:inst16|SET_Count[7]                                                                           ; Merged with mac0:inst|SET_Count[7]             ;
; mac6:inst23|SET_Count[7]                                                                           ; Merged with mac0:inst|SET_Count[7]             ;
; mac7:inst26|SET_Count[7]                                                                           ; Merged with mac0:inst|SET_Count[7]             ;
; mac8:inst30|SET_Count[7]                                                                           ; Merged with mac0:inst|SET_Count[7]             ;
; mac9:inst33|SET_Count[7]                                                                           ; Merged with mac0:inst|SET_Count[7]             ;
; potential_adder_0:inst2|SET_Count[7]                                                               ; Merged with mac0:inst|SET_Count[7]             ;
; potential_adder_1:inst5|SET_Count[7]                                                               ; Merged with mac0:inst|SET_Count[7]             ;
; potential_adder_2:inst9|SET_Count[7]                                                               ; Merged with mac0:inst|SET_Count[7]             ;
; potential_adder_3:inst12|SET_Count[7]                                                              ; Merged with mac0:inst|SET_Count[7]             ;
; potential_adder_4:inst15|SET_Count[7]                                                              ; Merged with mac0:inst|SET_Count[7]             ;
; potential_adder_5:inst22|SET_Count[7]                                                              ; Merged with mac0:inst|SET_Count[7]             ;
; potential_adder_6:inst25|SET_Count[7]                                                              ; Merged with mac0:inst|SET_Count[7]             ;
; potential_adder_7:inst29|SET_Count[7]                                                              ; Merged with mac0:inst|SET_Count[7]             ;
; potential_adder_8:inst32|SET_Count[7]                                                              ; Merged with mac0:inst|SET_Count[7]             ;
; potential_adder_9:inst35|SET_Count[7]                                                              ; Merged with mac0:inst|SET_Count[7]             ;
; potential_decay_0:inst1|SET_Count[7]                                                               ; Merged with mac0:inst|SET_Count[7]             ;
; potential_decay_1:inst6|SET_Count[7]                                                               ; Merged with mac0:inst|SET_Count[7]             ;
; potential_decay_2:inst8|SET_Count[7]                                                               ; Merged with mac0:inst|SET_Count[7]             ;
; potential_decay_3:inst11|SET_Count[7]                                                              ; Merged with mac0:inst|SET_Count[7]             ;
; potential_decay_4:inst14|SET_Count[7]                                                              ; Merged with mac0:inst|SET_Count[7]             ;
; potential_decay_5:inst17|SET_Count[7]                                                              ; Merged with mac0:inst|SET_Count[7]             ;
; potential_decay_6:inst24|SET_Count[7]                                                              ; Merged with mac0:inst|SET_Count[7]             ;
; potential_decay_7:inst28|SET_Count[7]                                                              ; Merged with mac0:inst|SET_Count[7]             ;
; potential_decay_8:inst31|SET_Count[7]                                                              ; Merged with mac0:inst|SET_Count[7]             ;
; potential_decay_9:inst34|SET_Count[7]                                                              ; Merged with mac0:inst|SET_Count[7]             ;
; mac1:inst4|SET_Count[6]                                                                            ; Merged with mac0:inst|SET_Count[6]             ;
; mac2:inst3|SET_Count[6]                                                                            ; Merged with mac0:inst|SET_Count[6]             ;
; mac3:inst10|SET_Count[6]                                                                           ; Merged with mac0:inst|SET_Count[6]             ;
; mac4:inst13|SET_Count[6]                                                                           ; Merged with mac0:inst|SET_Count[6]             ;
; mac5:inst16|SET_Count[6]                                                                           ; Merged with mac0:inst|SET_Count[6]             ;
; mac6:inst23|SET_Count[6]                                                                           ; Merged with mac0:inst|SET_Count[6]             ;
; mac7:inst26|SET_Count[6]                                                                           ; Merged with mac0:inst|SET_Count[6]             ;
; mac8:inst30|SET_Count[6]                                                                           ; Merged with mac0:inst|SET_Count[6]             ;
; mac9:inst33|SET_Count[6]                                                                           ; Merged with mac0:inst|SET_Count[6]             ;
; potential_adder_0:inst2|SET_Count[6]                                                               ; Merged with mac0:inst|SET_Count[6]             ;
; potential_adder_1:inst5|SET_Count[6]                                                               ; Merged with mac0:inst|SET_Count[6]             ;
; potential_adder_2:inst9|SET_Count[6]                                                               ; Merged with mac0:inst|SET_Count[6]             ;
; potential_adder_3:inst12|SET_Count[6]                                                              ; Merged with mac0:inst|SET_Count[6]             ;
; potential_adder_4:inst15|SET_Count[6]                                                              ; Merged with mac0:inst|SET_Count[6]             ;
; potential_adder_5:inst22|SET_Count[6]                                                              ; Merged with mac0:inst|SET_Count[6]             ;
; potential_adder_6:inst25|SET_Count[6]                                                              ; Merged with mac0:inst|SET_Count[6]             ;
; potential_adder_7:inst29|SET_Count[6]                                                              ; Merged with mac0:inst|SET_Count[6]             ;
; potential_adder_8:inst32|SET_Count[6]                                                              ; Merged with mac0:inst|SET_Count[6]             ;
; potential_adder_9:inst35|SET_Count[6]                                                              ; Merged with mac0:inst|SET_Count[6]             ;
; potential_decay_0:inst1|SET_Count[6]                                                               ; Merged with mac0:inst|SET_Count[6]             ;
; potential_decay_1:inst6|SET_Count[6]                                                               ; Merged with mac0:inst|SET_Count[6]             ;
; potential_decay_2:inst8|SET_Count[6]                                                               ; Merged with mac0:inst|SET_Count[6]             ;
; potential_decay_3:inst11|SET_Count[6]                                                              ; Merged with mac0:inst|SET_Count[6]             ;
; potential_decay_4:inst14|SET_Count[6]                                                              ; Merged with mac0:inst|SET_Count[6]             ;
; potential_decay_5:inst17|SET_Count[6]                                                              ; Merged with mac0:inst|SET_Count[6]             ;
; potential_decay_6:inst24|SET_Count[6]                                                              ; Merged with mac0:inst|SET_Count[6]             ;
; potential_decay_7:inst28|SET_Count[6]                                                              ; Merged with mac0:inst|SET_Count[6]             ;
; potential_decay_8:inst31|SET_Count[6]                                                              ; Merged with mac0:inst|SET_Count[6]             ;
; potential_decay_9:inst34|SET_Count[6]                                                              ; Merged with mac0:inst|SET_Count[6]             ;
; mac1:inst4|SET_Count[5]                                                                            ; Merged with mac0:inst|SET_Count[5]             ;
; mac2:inst3|SET_Count[5]                                                                            ; Merged with mac0:inst|SET_Count[5]             ;
; mac3:inst10|SET_Count[5]                                                                           ; Merged with mac0:inst|SET_Count[5]             ;
; mac4:inst13|SET_Count[5]                                                                           ; Merged with mac0:inst|SET_Count[5]             ;
; mac5:inst16|SET_Count[5]                                                                           ; Merged with mac0:inst|SET_Count[5]             ;
; mac6:inst23|SET_Count[5]                                                                           ; Merged with mac0:inst|SET_Count[5]             ;
; mac7:inst26|SET_Count[5]                                                                           ; Merged with mac0:inst|SET_Count[5]             ;
; mac8:inst30|SET_Count[5]                                                                           ; Merged with mac0:inst|SET_Count[5]             ;
; mac9:inst33|SET_Count[5]                                                                           ; Merged with mac0:inst|SET_Count[5]             ;
; potential_adder_0:inst2|SET_Count[5]                                                               ; Merged with mac0:inst|SET_Count[5]             ;
; potential_adder_1:inst5|SET_Count[5]                                                               ; Merged with mac0:inst|SET_Count[5]             ;
; potential_adder_2:inst9|SET_Count[5]                                                               ; Merged with mac0:inst|SET_Count[5]             ;
; potential_adder_3:inst12|SET_Count[5]                                                              ; Merged with mac0:inst|SET_Count[5]             ;
; potential_adder_4:inst15|SET_Count[5]                                                              ; Merged with mac0:inst|SET_Count[5]             ;
; potential_adder_5:inst22|SET_Count[5]                                                              ; Merged with mac0:inst|SET_Count[5]             ;
; potential_adder_6:inst25|SET_Count[5]                                                              ; Merged with mac0:inst|SET_Count[5]             ;
; potential_adder_7:inst29|SET_Count[5]                                                              ; Merged with mac0:inst|SET_Count[5]             ;
; potential_adder_8:inst32|SET_Count[5]                                                              ; Merged with mac0:inst|SET_Count[5]             ;
; potential_adder_9:inst35|SET_Count[5]                                                              ; Merged with mac0:inst|SET_Count[5]             ;
; potential_decay_0:inst1|SET_Count[5]                                                               ; Merged with mac0:inst|SET_Count[5]             ;
; potential_decay_1:inst6|SET_Count[5]                                                               ; Merged with mac0:inst|SET_Count[5]             ;
; potential_decay_2:inst8|SET_Count[5]                                                               ; Merged with mac0:inst|SET_Count[5]             ;
; potential_decay_3:inst11|SET_Count[5]                                                              ; Merged with mac0:inst|SET_Count[5]             ;
; potential_decay_4:inst14|SET_Count[5]                                                              ; Merged with mac0:inst|SET_Count[5]             ;
; potential_decay_5:inst17|SET_Count[5]                                                              ; Merged with mac0:inst|SET_Count[5]             ;
; potential_decay_6:inst24|SET_Count[5]                                                              ; Merged with mac0:inst|SET_Count[5]             ;
; potential_decay_7:inst28|SET_Count[5]                                                              ; Merged with mac0:inst|SET_Count[5]             ;
; potential_decay_8:inst31|SET_Count[5]                                                              ; Merged with mac0:inst|SET_Count[5]             ;
; potential_decay_9:inst34|SET_Count[5]                                                              ; Merged with mac0:inst|SET_Count[5]             ;
; mac1:inst4|SET_Count[4]                                                                            ; Merged with mac0:inst|SET_Count[4]             ;
; mac2:inst3|SET_Count[4]                                                                            ; Merged with mac0:inst|SET_Count[4]             ;
; mac3:inst10|SET_Count[4]                                                                           ; Merged with mac0:inst|SET_Count[4]             ;
; mac4:inst13|SET_Count[4]                                                                           ; Merged with mac0:inst|SET_Count[4]             ;
; mac5:inst16|SET_Count[4]                                                                           ; Merged with mac0:inst|SET_Count[4]             ;
; mac6:inst23|SET_Count[4]                                                                           ; Merged with mac0:inst|SET_Count[4]             ;
; mac7:inst26|SET_Count[4]                                                                           ; Merged with mac0:inst|SET_Count[4]             ;
; mac8:inst30|SET_Count[4]                                                                           ; Merged with mac0:inst|SET_Count[4]             ;
; mac9:inst33|SET_Count[4]                                                                           ; Merged with mac0:inst|SET_Count[4]             ;
; potential_adder_0:inst2|SET_Count[4]                                                               ; Merged with mac0:inst|SET_Count[4]             ;
; potential_adder_1:inst5|SET_Count[4]                                                               ; Merged with mac0:inst|SET_Count[4]             ;
; potential_adder_2:inst9|SET_Count[4]                                                               ; Merged with mac0:inst|SET_Count[4]             ;
; potential_adder_3:inst12|SET_Count[4]                                                              ; Merged with mac0:inst|SET_Count[4]             ;
; potential_adder_4:inst15|SET_Count[4]                                                              ; Merged with mac0:inst|SET_Count[4]             ;
; potential_adder_5:inst22|SET_Count[4]                                                              ; Merged with mac0:inst|SET_Count[4]             ;
; potential_adder_6:inst25|SET_Count[4]                                                              ; Merged with mac0:inst|SET_Count[4]             ;
; potential_adder_7:inst29|SET_Count[4]                                                              ; Merged with mac0:inst|SET_Count[4]             ;
; potential_adder_8:inst32|SET_Count[4]                                                              ; Merged with mac0:inst|SET_Count[4]             ;
; potential_adder_9:inst35|SET_Count[4]                                                              ; Merged with mac0:inst|SET_Count[4]             ;
; potential_decay_0:inst1|SET_Count[4]                                                               ; Merged with mac0:inst|SET_Count[4]             ;
; potential_decay_1:inst6|SET_Count[4]                                                               ; Merged with mac0:inst|SET_Count[4]             ;
; potential_decay_2:inst8|SET_Count[4]                                                               ; Merged with mac0:inst|SET_Count[4]             ;
; potential_decay_3:inst11|SET_Count[4]                                                              ; Merged with mac0:inst|SET_Count[4]             ;
; potential_decay_4:inst14|SET_Count[4]                                                              ; Merged with mac0:inst|SET_Count[4]             ;
; potential_decay_5:inst17|SET_Count[4]                                                              ; Merged with mac0:inst|SET_Count[4]             ;
; potential_decay_6:inst24|SET_Count[4]                                                              ; Merged with mac0:inst|SET_Count[4]             ;
; potential_decay_7:inst28|SET_Count[4]                                                              ; Merged with mac0:inst|SET_Count[4]             ;
; potential_decay_8:inst31|SET_Count[4]                                                              ; Merged with mac0:inst|SET_Count[4]             ;
; potential_decay_9:inst34|SET_Count[4]                                                              ; Merged with mac0:inst|SET_Count[4]             ;
; mac1:inst4|SET_Count[3]                                                                            ; Merged with mac0:inst|SET_Count[3]             ;
; mac2:inst3|SET_Count[3]                                                                            ; Merged with mac0:inst|SET_Count[3]             ;
; mac3:inst10|SET_Count[3]                                                                           ; Merged with mac0:inst|SET_Count[3]             ;
; mac4:inst13|SET_Count[3]                                                                           ; Merged with mac0:inst|SET_Count[3]             ;
; mac5:inst16|SET_Count[3]                                                                           ; Merged with mac0:inst|SET_Count[3]             ;
; mac6:inst23|SET_Count[3]                                                                           ; Merged with mac0:inst|SET_Count[3]             ;
; mac7:inst26|SET_Count[3]                                                                           ; Merged with mac0:inst|SET_Count[3]             ;
; mac8:inst30|SET_Count[3]                                                                           ; Merged with mac0:inst|SET_Count[3]             ;
; mac9:inst33|SET_Count[3]                                                                           ; Merged with mac0:inst|SET_Count[3]             ;
; potential_adder_0:inst2|SET_Count[3]                                                               ; Merged with mac0:inst|SET_Count[3]             ;
; potential_adder_1:inst5|SET_Count[3]                                                               ; Merged with mac0:inst|SET_Count[3]             ;
; potential_adder_2:inst9|SET_Count[3]                                                               ; Merged with mac0:inst|SET_Count[3]             ;
; potential_adder_3:inst12|SET_Count[3]                                                              ; Merged with mac0:inst|SET_Count[3]             ;
; potential_adder_4:inst15|SET_Count[3]                                                              ; Merged with mac0:inst|SET_Count[3]             ;
; potential_adder_5:inst22|SET_Count[3]                                                              ; Merged with mac0:inst|SET_Count[3]             ;
; potential_adder_6:inst25|SET_Count[3]                                                              ; Merged with mac0:inst|SET_Count[3]             ;
; potential_adder_7:inst29|SET_Count[3]                                                              ; Merged with mac0:inst|SET_Count[3]             ;
; potential_adder_8:inst32|SET_Count[3]                                                              ; Merged with mac0:inst|SET_Count[3]             ;
; potential_adder_9:inst35|SET_Count[3]                                                              ; Merged with mac0:inst|SET_Count[3]             ;
; potential_decay_0:inst1|SET_Count[3]                                                               ; Merged with mac0:inst|SET_Count[3]             ;
; potential_decay_1:inst6|SET_Count[3]                                                               ; Merged with mac0:inst|SET_Count[3]             ;
; potential_decay_2:inst8|SET_Count[3]                                                               ; Merged with mac0:inst|SET_Count[3]             ;
; potential_decay_3:inst11|SET_Count[3]                                                              ; Merged with mac0:inst|SET_Count[3]             ;
; potential_decay_4:inst14|SET_Count[3]                                                              ; Merged with mac0:inst|SET_Count[3]             ;
; potential_decay_5:inst17|SET_Count[3]                                                              ; Merged with mac0:inst|SET_Count[3]             ;
; potential_decay_6:inst24|SET_Count[3]                                                              ; Merged with mac0:inst|SET_Count[3]             ;
; potential_decay_7:inst28|SET_Count[3]                                                              ; Merged with mac0:inst|SET_Count[3]             ;
; potential_decay_8:inst31|SET_Count[3]                                                              ; Merged with mac0:inst|SET_Count[3]             ;
; potential_decay_9:inst34|SET_Count[3]                                                              ; Merged with mac0:inst|SET_Count[3]             ;
; mac1:inst4|SET_Count[2]                                                                            ; Merged with mac0:inst|SET_Count[2]             ;
; mac2:inst3|SET_Count[2]                                                                            ; Merged with mac0:inst|SET_Count[2]             ;
; mac3:inst10|SET_Count[2]                                                                           ; Merged with mac0:inst|SET_Count[2]             ;
; mac4:inst13|SET_Count[2]                                                                           ; Merged with mac0:inst|SET_Count[2]             ;
; mac5:inst16|SET_Count[2]                                                                           ; Merged with mac0:inst|SET_Count[2]             ;
; mac6:inst23|SET_Count[2]                                                                           ; Merged with mac0:inst|SET_Count[2]             ;
; mac7:inst26|SET_Count[2]                                                                           ; Merged with mac0:inst|SET_Count[2]             ;
; mac8:inst30|SET_Count[2]                                                                           ; Merged with mac0:inst|SET_Count[2]             ;
; mac9:inst33|SET_Count[2]                                                                           ; Merged with mac0:inst|SET_Count[2]             ;
; potential_adder_0:inst2|SET_Count[2]                                                               ; Merged with mac0:inst|SET_Count[2]             ;
; potential_adder_1:inst5|SET_Count[2]                                                               ; Merged with mac0:inst|SET_Count[2]             ;
; potential_adder_2:inst9|SET_Count[2]                                                               ; Merged with mac0:inst|SET_Count[2]             ;
; potential_adder_3:inst12|SET_Count[2]                                                              ; Merged with mac0:inst|SET_Count[2]             ;
; potential_adder_4:inst15|SET_Count[2]                                                              ; Merged with mac0:inst|SET_Count[2]             ;
; potential_adder_5:inst22|SET_Count[2]                                                              ; Merged with mac0:inst|SET_Count[2]             ;
; potential_adder_6:inst25|SET_Count[2]                                                              ; Merged with mac0:inst|SET_Count[2]             ;
; potential_adder_7:inst29|SET_Count[2]                                                              ; Merged with mac0:inst|SET_Count[2]             ;
; potential_adder_8:inst32|SET_Count[2]                                                              ; Merged with mac0:inst|SET_Count[2]             ;
; potential_adder_9:inst35|SET_Count[2]                                                              ; Merged with mac0:inst|SET_Count[2]             ;
; potential_decay_0:inst1|SET_Count[2]                                                               ; Merged with mac0:inst|SET_Count[2]             ;
; potential_decay_1:inst6|SET_Count[2]                                                               ; Merged with mac0:inst|SET_Count[2]             ;
; potential_decay_2:inst8|SET_Count[2]                                                               ; Merged with mac0:inst|SET_Count[2]             ;
; potential_decay_3:inst11|SET_Count[2]                                                              ; Merged with mac0:inst|SET_Count[2]             ;
; potential_decay_4:inst14|SET_Count[2]                                                              ; Merged with mac0:inst|SET_Count[2]             ;
; potential_decay_5:inst17|SET_Count[2]                                                              ; Merged with mac0:inst|SET_Count[2]             ;
; potential_decay_6:inst24|SET_Count[2]                                                              ; Merged with mac0:inst|SET_Count[2]             ;
; potential_decay_7:inst28|SET_Count[2]                                                              ; Merged with mac0:inst|SET_Count[2]             ;
; potential_decay_8:inst31|SET_Count[2]                                                              ; Merged with mac0:inst|SET_Count[2]             ;
; potential_decay_9:inst34|SET_Count[2]                                                              ; Merged with mac0:inst|SET_Count[2]             ;
; mac1:inst4|SET_Count[1]                                                                            ; Merged with mac0:inst|SET_Count[1]             ;
; mac2:inst3|SET_Count[1]                                                                            ; Merged with mac0:inst|SET_Count[1]             ;
; mac3:inst10|SET_Count[1]                                                                           ; Merged with mac0:inst|SET_Count[1]             ;
; mac4:inst13|SET_Count[1]                                                                           ; Merged with mac0:inst|SET_Count[1]             ;
; mac5:inst16|SET_Count[1]                                                                           ; Merged with mac0:inst|SET_Count[1]             ;
; mac6:inst23|SET_Count[1]                                                                           ; Merged with mac0:inst|SET_Count[1]             ;
; mac7:inst26|SET_Count[1]                                                                           ; Merged with mac0:inst|SET_Count[1]             ;
; mac8:inst30|SET_Count[1]                                                                           ; Merged with mac0:inst|SET_Count[1]             ;
; mac9:inst33|SET_Count[1]                                                                           ; Merged with mac0:inst|SET_Count[1]             ;
; potential_adder_0:inst2|SET_Count[1]                                                               ; Merged with mac0:inst|SET_Count[1]             ;
; potential_adder_1:inst5|SET_Count[1]                                                               ; Merged with mac0:inst|SET_Count[1]             ;
; potential_adder_2:inst9|SET_Count[1]                                                               ; Merged with mac0:inst|SET_Count[1]             ;
; potential_adder_3:inst12|SET_Count[1]                                                              ; Merged with mac0:inst|SET_Count[1]             ;
; potential_adder_4:inst15|SET_Count[1]                                                              ; Merged with mac0:inst|SET_Count[1]             ;
; potential_adder_5:inst22|SET_Count[1]                                                              ; Merged with mac0:inst|SET_Count[1]             ;
; potential_adder_6:inst25|SET_Count[1]                                                              ; Merged with mac0:inst|SET_Count[1]             ;
; potential_adder_7:inst29|SET_Count[1]                                                              ; Merged with mac0:inst|SET_Count[1]             ;
; potential_adder_8:inst32|SET_Count[1]                                                              ; Merged with mac0:inst|SET_Count[1]             ;
; potential_adder_9:inst35|SET_Count[1]                                                              ; Merged with mac0:inst|SET_Count[1]             ;
; potential_decay_0:inst1|SET_Count[1]                                                               ; Merged with mac0:inst|SET_Count[1]             ;
; potential_decay_1:inst6|SET_Count[1]                                                               ; Merged with mac0:inst|SET_Count[1]             ;
; potential_decay_2:inst8|SET_Count[1]                                                               ; Merged with mac0:inst|SET_Count[1]             ;
; potential_decay_3:inst11|SET_Count[1]                                                              ; Merged with mac0:inst|SET_Count[1]             ;
; potential_decay_4:inst14|SET_Count[1]                                                              ; Merged with mac0:inst|SET_Count[1]             ;
; potential_decay_5:inst17|SET_Count[1]                                                              ; Merged with mac0:inst|SET_Count[1]             ;
; potential_decay_6:inst24|SET_Count[1]                                                              ; Merged with mac0:inst|SET_Count[1]             ;
; potential_decay_7:inst28|SET_Count[1]                                                              ; Merged with mac0:inst|SET_Count[1]             ;
; potential_decay_8:inst31|SET_Count[1]                                                              ; Merged with mac0:inst|SET_Count[1]             ;
; potential_decay_9:inst34|SET_Count[1]                                                              ; Merged with mac0:inst|SET_Count[1]             ;
; mac1:inst4|SET_Count[0]                                                                            ; Merged with mac0:inst|SET_Count[0]             ;
; mac2:inst3|SET_Count[0]                                                                            ; Merged with mac0:inst|SET_Count[0]             ;
; mac3:inst10|SET_Count[0]                                                                           ; Merged with mac0:inst|SET_Count[0]             ;
; mac4:inst13|SET_Count[0]                                                                           ; Merged with mac0:inst|SET_Count[0]             ;
; mac5:inst16|SET_Count[0]                                                                           ; Merged with mac0:inst|SET_Count[0]             ;
; mac6:inst23|SET_Count[0]                                                                           ; Merged with mac0:inst|SET_Count[0]             ;
; mac7:inst26|SET_Count[0]                                                                           ; Merged with mac0:inst|SET_Count[0]             ;
; mac8:inst30|SET_Count[0]                                                                           ; Merged with mac0:inst|SET_Count[0]             ;
; mac9:inst33|SET_Count[0]                                                                           ; Merged with mac0:inst|SET_Count[0]             ;
; potential_adder_0:inst2|SET_Count[0]                                                               ; Merged with mac0:inst|SET_Count[0]             ;
; potential_adder_1:inst5|SET_Count[0]                                                               ; Merged with mac0:inst|SET_Count[0]             ;
; potential_adder_2:inst9|SET_Count[0]                                                               ; Merged with mac0:inst|SET_Count[0]             ;
; potential_adder_3:inst12|SET_Count[0]                                                              ; Merged with mac0:inst|SET_Count[0]             ;
; potential_adder_4:inst15|SET_Count[0]                                                              ; Merged with mac0:inst|SET_Count[0]             ;
; potential_adder_5:inst22|SET_Count[0]                                                              ; Merged with mac0:inst|SET_Count[0]             ;
; potential_adder_6:inst25|SET_Count[0]                                                              ; Merged with mac0:inst|SET_Count[0]             ;
; potential_adder_7:inst29|SET_Count[0]                                                              ; Merged with mac0:inst|SET_Count[0]             ;
; potential_adder_8:inst32|SET_Count[0]                                                              ; Merged with mac0:inst|SET_Count[0]             ;
; potential_adder_9:inst35|SET_Count[0]                                                              ; Merged with mac0:inst|SET_Count[0]             ;
; potential_decay_0:inst1|SET_Count[0]                                                               ; Merged with mac0:inst|SET_Count[0]             ;
; potential_decay_1:inst6|SET_Count[0]                                                               ; Merged with mac0:inst|SET_Count[0]             ;
; potential_decay_2:inst8|SET_Count[0]                                                               ; Merged with mac0:inst|SET_Count[0]             ;
; potential_decay_3:inst11|SET_Count[0]                                                              ; Merged with mac0:inst|SET_Count[0]             ;
; potential_decay_4:inst14|SET_Count[0]                                                              ; Merged with mac0:inst|SET_Count[0]             ;
; potential_decay_5:inst17|SET_Count[0]                                                              ; Merged with mac0:inst|SET_Count[0]             ;
; potential_decay_6:inst24|SET_Count[0]                                                              ; Merged with mac0:inst|SET_Count[0]             ;
; potential_decay_7:inst28|SET_Count[0]                                                              ; Merged with mac0:inst|SET_Count[0]             ;
; potential_decay_8:inst31|SET_Count[0]                                                              ; Merged with mac0:inst|SET_Count[0]             ;
; potential_decay_9:inst34|SET_Count[0]                                                              ; Merged with mac0:inst|SET_Count[0]             ;
; mac1:inst4|source_address[11]                                                                      ; Merged with mac0:inst|source_address[11]       ;
; mac2:inst3|source_address[11]                                                                      ; Merged with mac0:inst|source_address[11]       ;
; mac1:inst4|source_address[3]                                                                       ; Merged with mac0:inst|source_address[3]        ;
; mac2:inst3|source_address[3]                                                                       ; Merged with mac0:inst|source_address[3]        ;
; mac0:inst|source_address[11]                                                                       ; Stuck at GND due to stuck port data_in         ;
; Total Number of Removed Registers = 2590                                                           ;                                                ;
+----------------------------------------------------------------------------------------------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                             ;
+----------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------+
; Register name                                                                                      ; Reason for Removal        ; Registers Removed due to This Register ;
+----------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------+
; network_interface_test:inst20|network_interface_new:my_status[0].ni|downstream_connections[24][11] ; Stuck at GND              ; network_interface_test:inst20|set      ;
;                                                                                                    ; due to stuck port data_in ;                                        ;
+----------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 67    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |accelerator_toplevel|potential_adder_0:inst2|Addition_Subtraction:Addition_Subtraction_2|ShiftRight0 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |accelerator_toplevel|potential_adder_0:inst2|Addition_Subtraction:Addition_Subtraction_1|ShiftRight0 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |accelerator_toplevel|potential_adder_1:inst5|spikeAdder1                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |accelerator_toplevel|potential_adder_1:inst5|Addition_Subtraction:Addition_Subtraction_2|ShiftRight0 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |accelerator_toplevel|potential_adder_2:inst9|Addition_Subtraction:Addition_Subtraction_2|ShiftRight0 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |accelerator_toplevel|potential_adder_1:inst5|Addition_Subtraction:Addition_Subtraction_1|ShiftRight0 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |accelerator_toplevel|potential_adder_2:inst9|Addition_Subtraction:Addition_Subtraction_1|ShiftRight0 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |accelerator_toplevel|potential_adder_0:inst2|Addition_Subtraction:Addition_Subtraction_2|result[28]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |accelerator_toplevel|potential_adder_1:inst5|Addition_Subtraction:Addition_Subtraction_2|result[29]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |accelerator_toplevel|potential_adder_2:inst9|Addition_Subtraction:Addition_Subtraction_2|result[23]  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |accelerator_toplevel|potential_adder_0:inst2|Addition_Subtraction:Addition_Subtraction_2|ShiftRight0 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |accelerator_toplevel|potential_adder_0:inst2|Addition_Subtraction:Addition_Subtraction_1|ShiftRight0 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |accelerator_toplevel|potential_adder_0:inst2|final_potentialAdder0                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |accelerator_toplevel|potential_adder_1:inst5|Addition_Subtraction:Addition_Subtraction_2|ShiftRight0 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |accelerator_toplevel|potential_adder_2:inst9|Addition_Subtraction:Addition_Subtraction_2|ShiftRight0 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |accelerator_toplevel|potential_adder_1:inst5|Addition_Subtraction:Addition_Subtraction_1|ShiftRight0 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |accelerator_toplevel|potential_adder_1:inst5|final_potentialAdder1                                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |accelerator_toplevel|potential_adder_2:inst9|Addition_Subtraction:Addition_Subtraction_1|ShiftRight0 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |accelerator_toplevel|potential_adder_2:inst9|final_potentialAdder2                                   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |accelerator_toplevel|potential_adder_0:inst2|Addition_Subtraction:Addition_Subtraction_2|ShiftRight0 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |accelerator_toplevel|potential_adder_0:inst2|Addition_Subtraction:Addition_Subtraction_1|ShiftRight0 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |accelerator_toplevel|potential_adder_1:inst5|Addition_Subtraction:Addition_Subtraction_2|ShiftRight0 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |accelerator_toplevel|potential_adder_2:inst9|Addition_Subtraction:Addition_Subtraction_2|ShiftRight0 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |accelerator_toplevel|potential_adder_1:inst5|Addition_Subtraction:Addition_Subtraction_1|ShiftRight0 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |accelerator_toplevel|potential_adder_2:inst9|Addition_Subtraction:Addition_Subtraction_1|ShiftRight0 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |accelerator_toplevel|potential_adder_0:inst2|Addition_Subtraction:Addition_Subtraction_2|ShiftRight0 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |accelerator_toplevel|potential_adder_0:inst2|Addition_Subtraction:Addition_Subtraction_1|ShiftRight0 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |accelerator_toplevel|potential_adder_1:inst5|Addition_Subtraction:Addition_Subtraction_2|ShiftRight0 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |accelerator_toplevel|potential_adder_2:inst9|Addition_Subtraction:Addition_Subtraction_2|ShiftRight0 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |accelerator_toplevel|potential_adder_1:inst5|Addition_Subtraction:Addition_Subtraction_1|ShiftRight0 ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |accelerator_toplevel|potential_adder_2:inst9|Addition_Subtraction:Addition_Subtraction_1|ShiftRight0 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: mac0:inst ;
+------------------------+-------+-----------------------+
; Parameter Name         ; Value ; Type                  ;
+------------------------+-------+-----------------------+
; number_of_connections  ; 5     ; Signed Integer        ;
; number_of_address_bits ; 12    ; Signed Integer        ;
; number_of_units        ; 10    ; Signed Integer        ;
; weights_array_width    ; 160   ; Signed Integer        ;
+------------------------+-------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: network_interface_test:inst20 ;
+---------------------------------------------+-------+----------------------+
; Parameter Name                              ; Value ; Type                 ;
+---------------------------------------------+-------+----------------------+
; number_of_units                             ; 10    ; Signed Integer       ;
; number_of_address_bits                      ; 12    ; Signed Integer       ;
; connection_pointer_initialization_width     ; 55    ; Signed Integer       ;
; number_of_neurons                           ; 10    ; Signed Integer       ;
; number_of_connections_downstream            ; 3     ; Signed Integer       ;
; downstream_connections_initialization_width ; 360   ; Signed Integer       ;
; neuron_address_initialization_width         ; 120   ; Signed Integer       ;
+---------------------------------------------+-------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: network_interface_test:inst20|network_interface_new:my_status[0].ni ;
+---------------------------------------------+-------+------------------------------------------------------------+
; Parameter Name                              ; Value ; Type                                                       ;
+---------------------------------------------+-------+------------------------------------------------------------+
; number_of_address_bits                      ; 12    ; Signed Integer                                             ;
; connection_pointer_initialization_width     ; 55    ; Signed Integer                                             ;
; number_of_neurons                           ; 10    ; Signed Integer                                             ;
; number_of_connections_downstream            ; 3     ; Signed Integer                                             ;
; downstream_connections_initialization_width ; 360   ; Signed Integer                                             ;
; neuron_address_initialization_width         ; 120   ; Signed Integer                                             ;
+---------------------------------------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: mac1:inst4 ;
+------------------------+-------+------------------------+
; Parameter Name         ; Value ; Type                   ;
+------------------------+-------+------------------------+
; number_of_connections  ; 5     ; Signed Integer         ;
; number_of_address_bits ; 12    ; Signed Integer         ;
; number_of_units        ; 10    ; Signed Integer         ;
; weights_array_width    ; 160   ; Signed Integer         ;
+------------------------+-------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------+
; Parameter Settings for User Entity Instance: mac2:inst3 ;
+------------------------+-------+------------------------+
; Parameter Name         ; Value ; Type                   ;
+------------------------+-------+------------------------+
; number_of_connections  ; 5     ; Signed Integer         ;
; number_of_address_bits ; 12    ; Signed Integer         ;
; number_of_units        ; 10    ; Signed Integer         ;
; weights_array_width    ; 160   ; Signed Integer         ;
+------------------------+-------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: mac3:inst10 ;
+------------------------+-------+-------------------------+
; Parameter Name         ; Value ; Type                    ;
+------------------------+-------+-------------------------+
; number_of_connections  ; 5     ; Signed Integer          ;
; number_of_address_bits ; 12    ; Signed Integer          ;
; number_of_units        ; 10    ; Signed Integer          ;
; weights_array_width    ; 160   ; Signed Integer          ;
+------------------------+-------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: mac4:inst13 ;
+------------------------+-------+-------------------------+
; Parameter Name         ; Value ; Type                    ;
+------------------------+-------+-------------------------+
; number_of_connections  ; 5     ; Signed Integer          ;
; number_of_address_bits ; 12    ; Signed Integer          ;
; number_of_units        ; 10    ; Signed Integer          ;
; weights_array_width    ; 160   ; Signed Integer          ;
+------------------------+-------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: mac5:inst16 ;
+------------------------+-------+-------------------------+
; Parameter Name         ; Value ; Type                    ;
+------------------------+-------+-------------------------+
; number_of_connections  ; 5     ; Signed Integer          ;
; number_of_address_bits ; 12    ; Signed Integer          ;
; number_of_units        ; 10    ; Signed Integer          ;
; weights_array_width    ; 160   ; Signed Integer          ;
+------------------------+-------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: mac6:inst23 ;
+------------------------+-------+-------------------------+
; Parameter Name         ; Value ; Type                    ;
+------------------------+-------+-------------------------+
; number_of_connections  ; 5     ; Signed Integer          ;
; number_of_address_bits ; 12    ; Signed Integer          ;
; number_of_units        ; 10    ; Signed Integer          ;
; weights_array_width    ; 160   ; Signed Integer          ;
+------------------------+-------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: mac7:inst26 ;
+------------------------+-------+-------------------------+
; Parameter Name         ; Value ; Type                    ;
+------------------------+-------+-------------------------+
; number_of_connections  ; 5     ; Signed Integer          ;
; number_of_address_bits ; 12    ; Signed Integer          ;
; number_of_units        ; 10    ; Signed Integer          ;
; weights_array_width    ; 160   ; Signed Integer          ;
+------------------------+-------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: mac8:inst30 ;
+------------------------+-------+-------------------------+
; Parameter Name         ; Value ; Type                    ;
+------------------------+-------+-------------------------+
; number_of_connections  ; 5     ; Signed Integer          ;
; number_of_address_bits ; 12    ; Signed Integer          ;
; number_of_units        ; 10    ; Signed Integer          ;
; weights_array_width    ; 160   ; Signed Integer          ;
+------------------------+-------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: mac9:inst33 ;
+------------------------+-------+-------------------------+
; Parameter Name         ; Value ; Type                    ;
+------------------------+-------+-------------------------+
; number_of_connections  ; 5     ; Signed Integer          ;
; number_of_address_bits ; 12    ; Signed Integer          ;
; number_of_units        ; 10    ; Signed Integer          ;
; weights_array_width    ; 160   ; Signed Integer          ;
+------------------------+-------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_decay_9:inst34|Addition_Subtraction:Addition_Subtraction_izi_1"                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; AddBar_Sub ; Input  ; Info     ; Stuck at GND                                                                        ;
; Exception  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; result     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_decay_9:inst34|Multiplication:Multiplication_izi_2"                                    ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; b_operand[29..24] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[20..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[31]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[30]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[23]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[22]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[21]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Exception         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Overflow          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Underflow         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_decay_9:inst34|Multiplication:Multiplication_izi_1"                                    ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; b_operand[29..26] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[17..14] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[10..8]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[31..30] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[23..22] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[20..18] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[7..4]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[25]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[24]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[21]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[13]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[12]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[11]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[3]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[2]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[1]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[0]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; Exception         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Overflow          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Underflow         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_decay_9:inst34|Multiplication:Multiplication_v_squared"                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Exception ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Overflow  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Underflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; result    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_decay_9:inst34|Addition_Subtraction:Addition_Subtraction_1"                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; a_operand  ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand  ; Input  ; Info     ; Stuck at GND                                                                        ;
; AddBar_Sub ; Input  ; Info     ; Stuck at GND                                                                        ;
; Exception  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; result     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_9:inst35|Addition_Subtraction:Addition_Subtraction_Q_2"                   ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; AddBar_Sub ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Exception  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; result     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_9:inst35|comparator:comparator_Q_1"                                    ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; greater ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_9:inst35|Addition_Subtraction:Addition_Subtraction_Q_1"                   ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; AddBar_Sub ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Exception  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_9:inst35|Multiplication:Multiplication_2"                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; a_operand[18..14] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[10..7]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[3..1]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[29..26] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[22..19] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[13..11] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[31]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[30]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[25]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[24]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[23]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[6]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[5]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[4]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[0]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; Exception         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Overflow          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Underflow         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; result            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_9:inst35|Addition_Subtraction:Addition_Subtraction_4"                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; AddBar_Sub ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Exception  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_9:inst35|Multiplication:Multiplication_1"                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; a_operand[18..14] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[10..7]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[3..1]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[29..26] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[22..19] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[13..11] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[31]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[30]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[25]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[24]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[23]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[6]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[5]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[4]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[0]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; Exception         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Overflow          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Underflow         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_9:inst35|comparator:comparator_3"                                      ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; greater ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_9:inst35|Addition_Subtraction:Addition_Subtraction_7"                            ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; a_operand[18..14] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[10..7]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[3..1]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[29..26] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[22..19] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[13..11] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[31]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[30]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[25]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[24]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[23]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[6]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[5]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[4]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[0]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; AddBar_Sub        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Exception         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_9:inst35|Addition_Subtraction:Addition_Subtraction_3"                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; AddBar_Sub ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Exception  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_9:inst35|Addition_Subtraction:Addition_Subtraction_1"                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; AddBar_Sub ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Exception  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_9:inst35|Addition_Subtraction:Addition_Subtraction_2"                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; AddBar_Sub ; Input  ; Info     ; Stuck at GND                                                                        ;
; Exception  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_decay_8:inst31|Addition_Subtraction:Addition_Subtraction_izi_1"                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; AddBar_Sub ; Input  ; Info     ; Stuck at GND                                                                        ;
; Exception  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; result     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_decay_8:inst31|Multiplication:Multiplication_izi_2"                                    ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; b_operand[29..24] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[20..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[31]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[30]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[23]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[22]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[21]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Exception         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Overflow          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Underflow         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_decay_8:inst31|Multiplication:Multiplication_izi_1"                                    ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; b_operand[29..26] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[17..14] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[10..8]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[31..30] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[23..22] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[20..18] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[7..4]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[25]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[24]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[21]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[13]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[12]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[11]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[3]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[2]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[1]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[0]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; Exception         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Overflow          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Underflow         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_decay_8:inst31|Multiplication:Multiplication_v_squared"                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Exception ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Overflow  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Underflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; result    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_decay_8:inst31|Addition_Subtraction:Addition_Subtraction_1"                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; a_operand  ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand  ; Input  ; Info     ; Stuck at GND                                                                        ;
; AddBar_Sub ; Input  ; Info     ; Stuck at GND                                                                        ;
; Exception  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; result     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_8:inst32|Addition_Subtraction:Addition_Subtraction_Q_2"                   ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; AddBar_Sub ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Exception  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; result     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_8:inst32|comparator:comparator_Q_1"                                    ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; greater ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_8:inst32|Addition_Subtraction:Addition_Subtraction_Q_1"                   ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; AddBar_Sub ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Exception  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_8:inst32|Multiplication:Multiplication_2"                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; a_operand[18..14] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[10..7]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[3..1]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[29..26] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[22..19] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[13..11] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[31]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[30]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[25]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[24]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[23]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[6]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[5]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[4]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[0]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; Exception         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Overflow          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Underflow         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; result            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_8:inst32|Addition_Subtraction:Addition_Subtraction_4"                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; AddBar_Sub ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Exception  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_8:inst32|Multiplication:Multiplication_1"                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; a_operand[18..14] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[10..7]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[3..1]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[29..26] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[22..19] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[13..11] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[31]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[30]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[25]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[24]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[23]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[6]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[5]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[4]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[0]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; Exception         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Overflow          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Underflow         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_8:inst32|comparator:comparator_3"                                      ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; greater ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_8:inst32|Addition_Subtraction:Addition_Subtraction_7"                            ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; a_operand[18..14] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[10..7]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[3..1]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[29..26] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[22..19] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[13..11] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[31]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[30]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[25]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[24]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[23]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[6]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[5]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[4]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[0]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; AddBar_Sub        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Exception         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_8:inst32|Addition_Subtraction:Addition_Subtraction_3"                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; AddBar_Sub ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Exception  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_8:inst32|Addition_Subtraction:Addition_Subtraction_1"                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; AddBar_Sub ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Exception  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_8:inst32|Addition_Subtraction:Addition_Subtraction_2"                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; AddBar_Sub ; Input  ; Info     ; Stuck at GND                                                                        ;
; Exception  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_decay_7:inst28|Addition_Subtraction:Addition_Subtraction_izi_1"                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; AddBar_Sub ; Input  ; Info     ; Stuck at GND                                                                        ;
; Exception  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; result     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_decay_7:inst28|Multiplication:Multiplication_izi_2"                                    ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; b_operand[29..24] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[20..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[31]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[30]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[23]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[22]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[21]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Exception         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Overflow          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Underflow         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_decay_7:inst28|Multiplication:Multiplication_izi_1"                                    ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; b_operand[29..26] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[17..14] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[10..8]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[31..30] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[23..22] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[20..18] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[7..4]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[25]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[24]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[21]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[13]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[12]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[11]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[3]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[2]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[1]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[0]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; Exception         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Overflow          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Underflow         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_decay_7:inst28|Multiplication:Multiplication_v_squared"                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Exception ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Overflow  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Underflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; result    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_decay_7:inst28|Addition_Subtraction:Addition_Subtraction_1"                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; a_operand  ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand  ; Input  ; Info     ; Stuck at GND                                                                        ;
; AddBar_Sub ; Input  ; Info     ; Stuck at GND                                                                        ;
; Exception  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; result     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_7:inst29|Addition_Subtraction:Addition_Subtraction_Q_2"                   ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; AddBar_Sub ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Exception  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; result     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_7:inst29|comparator:comparator_Q_1"                                    ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; greater ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_7:inst29|Addition_Subtraction:Addition_Subtraction_Q_1"                   ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; AddBar_Sub ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Exception  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_7:inst29|Multiplication:Multiplication_2"                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; a_operand[18..14] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[10..7]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[3..1]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[29..26] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[22..19] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[13..11] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[31]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[30]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[25]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[24]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[23]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[6]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[5]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[4]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[0]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; Exception         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Overflow          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Underflow         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; result            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_7:inst29|Addition_Subtraction:Addition_Subtraction_4"                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; AddBar_Sub ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Exception  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_7:inst29|Multiplication:Multiplication_1"                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; a_operand[18..14] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[10..7]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[3..1]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[29..26] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[22..19] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[13..11] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[31]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[30]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[25]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[24]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[23]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[6]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[5]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[4]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[0]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; Exception         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Overflow          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Underflow         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_7:inst29|comparator:comparator_3"                                      ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; greater ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_7:inst29|Addition_Subtraction:Addition_Subtraction_7"                            ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; a_operand[18..14] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[10..7]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[3..1]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[29..26] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[22..19] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[13..11] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[31]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[30]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[25]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[24]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[23]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[6]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[5]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[4]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[0]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; AddBar_Sub        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Exception         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_7:inst29|Addition_Subtraction:Addition_Subtraction_3"                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; AddBar_Sub ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Exception  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_7:inst29|Addition_Subtraction:Addition_Subtraction_1"                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; AddBar_Sub ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Exception  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_7:inst29|Addition_Subtraction:Addition_Subtraction_2"                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; AddBar_Sub ; Input  ; Info     ; Stuck at GND                                                                        ;
; Exception  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_decay_6:inst24|Addition_Subtraction:Addition_Subtraction_izi_1"                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; AddBar_Sub ; Input  ; Info     ; Stuck at GND                                                                        ;
; Exception  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; result     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_decay_6:inst24|Multiplication:Multiplication_izi_2"                                    ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; b_operand[29..24] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[20..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[31]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[30]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[23]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[22]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[21]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Exception         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Overflow          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Underflow         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_decay_6:inst24|Multiplication:Multiplication_izi_1"                                    ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; b_operand[29..26] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[17..14] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[10..8]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[31..30] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[23..22] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[20..18] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[7..4]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[25]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[24]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[21]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[13]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[12]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[11]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[3]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[2]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[1]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[0]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; Exception         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Overflow          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Underflow         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_decay_6:inst24|Multiplication:Multiplication_v_squared"                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Exception ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Overflow  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Underflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; result    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_decay_6:inst24|Addition_Subtraction:Addition_Subtraction_1"                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; a_operand  ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand  ; Input  ; Info     ; Stuck at GND                                                                        ;
; AddBar_Sub ; Input  ; Info     ; Stuck at GND                                                                        ;
; Exception  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; result     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_6:inst25|Addition_Subtraction:Addition_Subtraction_Q_2"                   ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; AddBar_Sub ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Exception  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; result     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_6:inst25|comparator:comparator_Q_1"                                    ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; greater ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_6:inst25|Addition_Subtraction:Addition_Subtraction_Q_1"                   ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; AddBar_Sub ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Exception  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_6:inst25|Multiplication:Multiplication_2"                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; a_operand[18..14] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[10..7]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[3..1]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[29..26] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[22..19] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[13..11] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[31]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[30]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[25]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[24]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[23]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[6]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[5]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[4]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[0]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; Exception         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Overflow          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Underflow         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; result            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_6:inst25|Addition_Subtraction:Addition_Subtraction_4"                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; AddBar_Sub ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Exception  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_6:inst25|Multiplication:Multiplication_1"                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; a_operand[18..14] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[10..7]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[3..1]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[29..26] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[22..19] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[13..11] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[31]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[30]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[25]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[24]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[23]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[6]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[5]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[4]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[0]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; Exception         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Overflow          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Underflow         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_6:inst25|comparator:comparator_3"                                      ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; greater ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_6:inst25|Addition_Subtraction:Addition_Subtraction_7"                            ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; a_operand[18..14] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[10..7]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[3..1]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[29..26] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[22..19] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[13..11] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[31]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[30]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[25]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[24]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[23]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[6]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[5]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[4]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[0]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; AddBar_Sub        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Exception         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_6:inst25|Addition_Subtraction:Addition_Subtraction_3"                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; AddBar_Sub ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Exception  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_6:inst25|Addition_Subtraction:Addition_Subtraction_1"                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; AddBar_Sub ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Exception  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_6:inst25|Addition_Subtraction:Addition_Subtraction_2"                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; AddBar_Sub ; Input  ; Info     ; Stuck at GND                                                                        ;
; Exception  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_decay_5:inst17|Addition_Subtraction:Addition_Subtraction_izi_1"                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; AddBar_Sub ; Input  ; Info     ; Stuck at GND                                                                        ;
; Exception  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; result     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_decay_5:inst17|Multiplication:Multiplication_izi_2"                                    ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; b_operand[29..24] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[20..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[31]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[30]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[23]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[22]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[21]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Exception         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Overflow          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Underflow         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_decay_5:inst17|Multiplication:Multiplication_izi_1"                                    ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; b_operand[29..26] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[17..14] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[10..8]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[31..30] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[23..22] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[20..18] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[7..4]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[25]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[24]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[21]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[13]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[12]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[11]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[3]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[2]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[1]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[0]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; Exception         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Overflow          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Underflow         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_decay_5:inst17|Multiplication:Multiplication_v_squared"                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Exception ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Overflow  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Underflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; result    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_decay_5:inst17|Addition_Subtraction:Addition_Subtraction_1"                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; a_operand  ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand  ; Input  ; Info     ; Stuck at GND                                                                        ;
; AddBar_Sub ; Input  ; Info     ; Stuck at GND                                                                        ;
; Exception  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; result     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_5:inst22|Addition_Subtraction:Addition_Subtraction_Q_2"                   ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; AddBar_Sub ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Exception  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; result     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_5:inst22|comparator:comparator_Q_1"                                    ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; greater ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_5:inst22|Addition_Subtraction:Addition_Subtraction_Q_1"                   ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; AddBar_Sub ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Exception  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_5:inst22|Multiplication:Multiplication_2"                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; a_operand[18..14] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[10..7]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[3..1]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[29..26] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[22..19] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[13..11] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[31]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[30]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[25]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[24]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[23]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[6]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[5]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[4]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[0]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; Exception         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Overflow          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Underflow         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; result            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_5:inst22|Addition_Subtraction:Addition_Subtraction_4"                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; AddBar_Sub ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Exception  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_5:inst22|Multiplication:Multiplication_1"                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; a_operand[18..14] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[10..7]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[3..1]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[29..26] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[22..19] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[13..11] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[31]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[30]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[25]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[24]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[23]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[6]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[5]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[4]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[0]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; Exception         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Overflow          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Underflow         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_5:inst22|comparator:comparator_3"                                      ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; greater ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_5:inst22|Addition_Subtraction:Addition_Subtraction_7"                            ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; a_operand[18..14] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[10..7]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[3..1]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[29..26] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[22..19] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[13..11] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[31]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[30]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[25]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[24]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[23]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[6]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[5]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[4]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[0]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; AddBar_Sub        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Exception         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_5:inst22|Addition_Subtraction:Addition_Subtraction_3"                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; AddBar_Sub ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Exception  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_5:inst22|Addition_Subtraction:Addition_Subtraction_1"                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; AddBar_Sub ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Exception  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_5:inst22|Addition_Subtraction:Addition_Subtraction_2"                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; AddBar_Sub ; Input  ; Info     ; Stuck at GND                                                                        ;
; Exception  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_decay_4:inst14|Addition_Subtraction:Addition_Subtraction_izi_1"                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; AddBar_Sub ; Input  ; Info     ; Stuck at GND                                                                        ;
; Exception  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; result     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_decay_4:inst14|Multiplication:Multiplication_izi_2"                                    ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; b_operand[29..24] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[20..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[31]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[30]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[23]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[22]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[21]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Exception         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Overflow          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Underflow         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_decay_4:inst14|Multiplication:Multiplication_izi_1"                                    ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; b_operand[29..26] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[17..14] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[10..8]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[31..30] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[23..22] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[20..18] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[7..4]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[25]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[24]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[21]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[13]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[12]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[11]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[3]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[2]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[1]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[0]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; Exception         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Overflow          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Underflow         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_decay_4:inst14|Multiplication:Multiplication_v_squared"                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Exception ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Overflow  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Underflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; result    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_decay_4:inst14|Addition_Subtraction:Addition_Subtraction_1"                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; a_operand  ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand  ; Input  ; Info     ; Stuck at GND                                                                        ;
; AddBar_Sub ; Input  ; Info     ; Stuck at GND                                                                        ;
; Exception  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; result     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_4:inst15|Addition_Subtraction:Addition_Subtraction_Q_2"                   ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; AddBar_Sub ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Exception  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; result     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_4:inst15|comparator:comparator_Q_1"                                    ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; greater ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_4:inst15|Addition_Subtraction:Addition_Subtraction_Q_1"                   ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; AddBar_Sub ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Exception  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_4:inst15|Multiplication:Multiplication_2"                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; a_operand[18..14] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[10..7]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[3..1]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[29..26] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[22..19] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[13..11] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[31]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[30]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[25]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[24]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[23]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[6]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[5]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[4]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[0]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; Exception         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Overflow          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Underflow         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; result            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_4:inst15|Addition_Subtraction:Addition_Subtraction_4"                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; AddBar_Sub ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Exception  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_4:inst15|Multiplication:Multiplication_1"                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; a_operand[18..14] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[10..7]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[3..1]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[29..26] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[22..19] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[13..11] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[31]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[30]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[25]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[24]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[23]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[6]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[5]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[4]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[0]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; Exception         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Overflow          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Underflow         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_4:inst15|comparator:comparator_3"                                      ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; greater ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_4:inst15|Addition_Subtraction:Addition_Subtraction_7"                            ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; a_operand[18..14] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[10..7]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[3..1]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[29..26] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[22..19] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[13..11] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[31]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[30]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[25]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[24]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[23]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[6]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[5]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[4]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[0]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; AddBar_Sub        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Exception         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_4:inst15|Addition_Subtraction:Addition_Subtraction_3"                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; AddBar_Sub ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Exception  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_4:inst15|Addition_Subtraction:Addition_Subtraction_1"                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; AddBar_Sub ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Exception  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_4:inst15|Addition_Subtraction:Addition_Subtraction_2"                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; AddBar_Sub ; Input  ; Info     ; Stuck at GND                                                                        ;
; Exception  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_decay_3:inst11|Addition_Subtraction:Addition_Subtraction_izi_1"                 ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; AddBar_Sub ; Input  ; Info     ; Stuck at GND                                                                        ;
; Exception  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; result     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_decay_3:inst11|Multiplication:Multiplication_izi_2"                                    ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; b_operand[29..24] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[20..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[31]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[30]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[23]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[22]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[21]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Exception         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Overflow          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Underflow         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_decay_3:inst11|Multiplication:Multiplication_izi_1"                                    ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; b_operand[29..26] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[17..14] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[10..8]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[31..30] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[23..22] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[20..18] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[7..4]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[25]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[24]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[21]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[13]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[12]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[11]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[3]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[2]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[1]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[0]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; Exception         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Overflow          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Underflow         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_decay_3:inst11|Multiplication:Multiplication_v_squared"                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Exception ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Overflow  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Underflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; result    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_decay_3:inst11|Addition_Subtraction:Addition_Subtraction_1"                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; a_operand  ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand  ; Input  ; Info     ; Stuck at GND                                                                        ;
; AddBar_Sub ; Input  ; Info     ; Stuck at GND                                                                        ;
; Exception  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; result     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_3:inst12|Addition_Subtraction:Addition_Subtraction_Q_2"                   ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; AddBar_Sub ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Exception  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; result     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_3:inst12|comparator:comparator_Q_1"                                    ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; greater ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_3:inst12|Addition_Subtraction:Addition_Subtraction_Q_1"                   ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; AddBar_Sub ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Exception  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_3:inst12|Multiplication:Multiplication_2"                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; a_operand[18..14] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[10..7]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[3..1]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[29..26] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[22..19] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[13..11] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[31]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[30]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[25]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[24]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[23]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[6]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[5]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[4]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[0]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; Exception         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Overflow          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Underflow         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; result            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_3:inst12|Addition_Subtraction:Addition_Subtraction_4"                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; AddBar_Sub ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Exception  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_3:inst12|Multiplication:Multiplication_1"                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; a_operand[18..14] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[10..7]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[3..1]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[29..26] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[22..19] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[13..11] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[31]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[30]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[25]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[24]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[23]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[6]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[5]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[4]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[0]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; Exception         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Overflow          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Underflow         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_3:inst12|comparator:comparator_3"                                      ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; greater ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_3:inst12|Addition_Subtraction:Addition_Subtraction_7"                            ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; a_operand[18..14] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[10..7]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[3..1]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[29..26] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[22..19] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[13..11] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[31]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[30]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[25]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[24]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[23]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[6]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[5]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[4]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[0]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; AddBar_Sub        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Exception         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_3:inst12|Addition_Subtraction:Addition_Subtraction_3"                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; AddBar_Sub ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Exception  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_3:inst12|Addition_Subtraction:Addition_Subtraction_1"                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; AddBar_Sub ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Exception  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_3:inst12|Addition_Subtraction:Addition_Subtraction_2"                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; AddBar_Sub ; Input  ; Info     ; Stuck at GND                                                                        ;
; Exception  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_decay_2:inst8|Addition_Subtraction:Addition_Subtraction_izi_1"                  ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; AddBar_Sub ; Input  ; Info     ; Stuck at GND                                                                        ;
; Exception  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; result     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_decay_2:inst8|Multiplication:Multiplication_izi_2"                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; b_operand[29..24] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[20..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[31]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[30]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[23]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[22]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[21]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Exception         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Overflow          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Underflow         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_decay_2:inst8|Multiplication:Multiplication_izi_1"                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; b_operand[29..26] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[17..14] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[10..8]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[31..30] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[23..22] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[20..18] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[7..4]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[25]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[24]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[21]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[13]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[12]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[11]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[3]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[2]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[1]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[0]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; Exception         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Overflow          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Underflow         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_decay_2:inst8|Multiplication:Multiplication_v_squared"                         ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Exception ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Overflow  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Underflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; result    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_decay_2:inst8|Addition_Subtraction:Addition_Subtraction_1"                      ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; a_operand  ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand  ; Input  ; Info     ; Stuck at GND                                                                        ;
; AddBar_Sub ; Input  ; Info     ; Stuck at GND                                                                        ;
; Exception  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; result     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_2:inst9|Addition_Subtraction:Addition_Subtraction_Q_2"                    ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; AddBar_Sub ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Exception  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; result     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_2:inst9|comparator:comparator_Q_1"                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; greater ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_2:inst9|Addition_Subtraction:Addition_Subtraction_Q_1"                    ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; AddBar_Sub ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Exception  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_2:inst9|Multiplication:Multiplication_2"                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; a_operand[18..14] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[10..7]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[3..1]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[29..26] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[22..19] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[13..11] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[31]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[30]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[25]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[24]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[23]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[6]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[5]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[4]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[0]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; Exception         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Overflow          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Underflow         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; result            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_2:inst9|Addition_Subtraction:Addition_Subtraction_4"                      ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; AddBar_Sub ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Exception  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_2:inst9|Multiplication:Multiplication_1"                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; a_operand[18..14] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[10..7]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[3..1]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[29..26] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[22..19] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[13..11] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[31]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[30]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[25]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[24]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[23]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[6]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[5]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[4]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[0]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; Exception         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Overflow          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Underflow         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_2:inst9|comparator:comparator_3"                                       ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; greater ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_2:inst9|Addition_Subtraction:Addition_Subtraction_7"                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; a_operand[18..14] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[10..7]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[3..1]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[29..26] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[22..19] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[13..11] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[31]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[30]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[25]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[24]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[23]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[6]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[5]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[4]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[0]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; AddBar_Sub        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Exception         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_2:inst9|Addition_Subtraction:Addition_Subtraction_3"                      ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; AddBar_Sub ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Exception  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_2:inst9|Addition_Subtraction:Addition_Subtraction_1"                      ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; AddBar_Sub ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Exception  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_2:inst9|Addition_Subtraction:Addition_Subtraction_2"                      ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; AddBar_Sub ; Input  ; Info     ; Stuck at GND                                                                        ;
; Exception  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_decay_1:inst6|Addition_Subtraction:Addition_Subtraction_izi_1"                  ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; AddBar_Sub ; Input  ; Info     ; Stuck at GND                                                                        ;
; Exception  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; result     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_decay_1:inst6|Multiplication:Multiplication_izi_2"                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; b_operand[29..24] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[20..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[31]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[30]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[23]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[22]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[21]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Exception         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Overflow          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Underflow         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_decay_1:inst6|Multiplication:Multiplication_izi_1"                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; b_operand[29..26] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[17..14] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[10..8]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[31..30] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[23..22] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[20..18] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[7..4]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[25]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[24]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[21]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[13]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[12]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[11]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[3]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[2]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[1]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[0]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; Exception         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Overflow          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Underflow         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_decay_1:inst6|Multiplication:Multiplication_v_squared"                         ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Exception ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Overflow  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Underflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; result    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_decay_1:inst6|Addition_Subtraction:Addition_Subtraction_1"                      ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; a_operand  ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand  ; Input  ; Info     ; Stuck at GND                                                                        ;
; AddBar_Sub ; Input  ; Info     ; Stuck at GND                                                                        ;
; Exception  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; result     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_1:inst5|Addition_Subtraction:Addition_Subtraction_Q_2"                    ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; AddBar_Sub ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Exception  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; result     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_1:inst5|comparator:comparator_Q_1"                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; greater ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_1:inst5|Addition_Subtraction:Addition_Subtraction_Q_1"                    ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; AddBar_Sub ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Exception  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_1:inst5|Multiplication:Multiplication_2"                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; a_operand[18..14] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[10..7]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[3..1]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[29..26] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[22..19] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[13..11] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[31]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[30]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[25]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[24]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[23]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[6]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[5]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[4]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[0]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; Exception         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Overflow          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Underflow         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; result            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_1:inst5|Addition_Subtraction:Addition_Subtraction_4"                      ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; AddBar_Sub ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Exception  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_1:inst5|Multiplication:Multiplication_1"                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; a_operand[18..14] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[10..7]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[3..1]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[29..26] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[22..19] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[13..11] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[31]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[30]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[25]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[24]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[23]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[6]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[5]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[4]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[0]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; Exception         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Overflow          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Underflow         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_1:inst5|comparator:comparator_3"                                       ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; greater ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_1:inst5|Addition_Subtraction:Addition_Subtraction_7"                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; a_operand[18..14] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[10..7]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[3..1]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[29..26] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[22..19] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[13..11] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[31]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[30]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[25]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[24]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[23]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[6]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[5]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[4]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[0]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; AddBar_Sub        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Exception         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_1:inst5|Addition_Subtraction:Addition_Subtraction_3"                      ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; AddBar_Sub ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Exception  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_1:inst5|Addition_Subtraction:Addition_Subtraction_1"                      ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; AddBar_Sub ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Exception  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_1:inst5|Addition_Subtraction:Addition_Subtraction_2"                      ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; AddBar_Sub ; Input  ; Info     ; Stuck at GND                                                                        ;
; Exception  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "network_interface_test:inst20|network_interface_new:my_status[0].ni"                                                                                                          ;
+---------------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                                  ; Type   ; Severity ; Details                                                                                                                                      ;
+---------------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; output0                               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; output1                               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; output2                               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; output3                               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; output4                               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; output5                               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; output6                               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; output7                               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; output8                               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; output9                               ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; neuron_addresses_initialization       ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; connection_pointer_initialization     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; downstream_connections_initialization ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+---------------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_decay_0:inst1|Addition_Subtraction:Addition_Subtraction_izi_1"                  ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; AddBar_Sub ; Input  ; Info     ; Stuck at GND                                                                        ;
; Exception  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; result     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_decay_0:inst1|Multiplication:Multiplication_izi_2"                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; b_operand[29..24] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[20..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[31]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[30]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[23]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[22]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[21]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Exception         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Overflow          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Underflow         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_decay_0:inst1|Multiplication:Multiplication_izi_1"                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; b_operand[29..26] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[17..14] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[10..8]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[31..30] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[23..22] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[20..18] ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[7..4]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[25]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[24]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[21]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[13]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[12]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[11]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[3]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[2]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand[1]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; b_operand[0]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; Exception         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Overflow          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Underflow         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_decay_0:inst1|Multiplication:Multiplication_v_squared"                         ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Exception ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Overflow  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Underflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; result    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_decay_0:inst1|Addition_Subtraction:Addition_Subtraction_1"                      ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; a_operand  ; Input  ; Info     ; Stuck at GND                                                                        ;
; b_operand  ; Input  ; Info     ; Stuck at GND                                                                        ;
; AddBar_Sub ; Input  ; Info     ; Stuck at GND                                                                        ;
; Exception  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; result     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_0:inst2|Addition_Subtraction:Addition_Subtraction_Q_2"                    ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; AddBar_Sub ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Exception  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; result     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_0:inst2|comparator:comparator_Q_1"                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; greater ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_0:inst2|Addition_Subtraction:Addition_Subtraction_Q_1"                    ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; AddBar_Sub ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Exception  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_0:inst2|Multiplication:Multiplication_2"                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; a_operand[18..14] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[10..7]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[3..1]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[29..26] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[22..19] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[13..11] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[31]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[30]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[25]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[24]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[23]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[6]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[5]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[4]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[0]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; Exception         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Overflow          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Underflow         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; result            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_0:inst2|Addition_Subtraction:Addition_Subtraction_4"                      ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; AddBar_Sub ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Exception  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_0:inst2|Multiplication:Multiplication_1"                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; a_operand[18..14] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[10..7]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[3..1]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[29..26] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[22..19] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[13..11] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[31]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[30]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[25]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[24]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[23]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[6]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[5]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[4]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[0]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; Exception         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Overflow          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Underflow         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_0:inst2|comparator:comparator_3"                                       ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; greater ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_0:inst2|Addition_Subtraction:Addition_Subtraction_7"                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; a_operand[18..14] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[10..7]  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[3..1]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[29..26] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[22..19] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[13..11] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[31]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[30]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[25]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[24]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[23]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[6]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[5]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; a_operand[4]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_operand[0]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; AddBar_Sub        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Exception         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_0:inst2|Addition_Subtraction:Addition_Subtraction_3"                      ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; AddBar_Sub ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Exception  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_0:inst2|comparator:comparator_2|Addition_Subtraction:Addition_Subtraction_1" ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; AddBar_Sub    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Exception     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; result[30..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_0:inst2|Addition_Subtraction:Addition_Subtraction_1"                      ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; AddBar_Sub ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Exception  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_0:inst2|Addition_Subtraction:Addition_Subtraction_2|priority_encoder:pe"           ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Significand[24..23] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "potential_adder_0:inst2|Addition_Subtraction:Addition_Subtraction_2"                      ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; AddBar_Sub ; Input  ; Info     ; Stuck at GND                                                                        ;
; Exception  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:16     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Fri Jan 10 14:15:43 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off accelerator_toplevel -c accelerator_toplevel
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/potential_decay_9.v
    Info (12023): Found entity 1: potential_decay_9
Info (12021): Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/potential_decay_8.v
    Info (12023): Found entity 1: potential_decay_8
Info (12021): Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/potential_decay_7.v
    Info (12023): Found entity 1: potential_decay_7
Info (12021): Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/potential_decay_6.v
    Info (12023): Found entity 1: potential_decay_6
Info (12021): Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/potential_decay_5.v
    Info (12023): Found entity 1: potential_decay_5
Info (12021): Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/potential_decay_4.v
    Info (12023): Found entity 1: potential_decay_4
Info (12021): Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/potential_decay_3.v
    Info (12023): Found entity 1: potential_decay_3
Info (12021): Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/potential_decay_2.v
    Info (12023): Found entity 1: potential_decay_2
Info (12021): Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/potential_decay_1.v
    Info (12023): Found entity 1: potential_decay_1
Info (12021): Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/potential_decay_0.v
    Info (12023): Found entity 1: potential_decay_0
Info (12021): Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/potential_adder_9.v
    Info (12023): Found entity 1: potential_adder_9
Info (12021): Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/potential_adder_8.v
    Info (12023): Found entity 1: potential_adder_8
Info (12021): Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/potential_adder_7.v
    Info (12023): Found entity 1: potential_adder_7
Info (12021): Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/potential_adder_6.v
    Info (12023): Found entity 1: potential_adder_6
Info (12021): Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/potential_adder_5.v
    Info (12023): Found entity 1: potential_adder_5
Info (12021): Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/potential_adder_4.v
    Info (12023): Found entity 1: potential_adder_4
Info (12021): Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/potential_adder_3.v
    Info (12023): Found entity 1: potential_adder_3
Info (12021): Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/potential_adder_2.v
    Info (12023): Found entity 1: potential_adder_2
Info (12021): Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/potential_adder_1.v
    Info (12023): Found entity 1: potential_adder_1
Info (12021): Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/potential_adder_0.v
    Info (12023): Found entity 1: potential_adder_0
Warning (10463): Verilog HDL Declaration warning at mac9.v(38): "break" is SystemVerilog-2005 keyword
Info (12021): Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/mac9.v
    Info (12023): Found entity 1: mac9
Warning (10463): Verilog HDL Declaration warning at mac8.v(38): "break" is SystemVerilog-2005 keyword
Info (12021): Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/mac8.v
    Info (12023): Found entity 1: mac8
Warning (10463): Verilog HDL Declaration warning at mac7.v(38): "break" is SystemVerilog-2005 keyword
Info (12021): Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/mac7.v
    Info (12023): Found entity 1: mac7
Warning (10463): Verilog HDL Declaration warning at mac6.v(38): "break" is SystemVerilog-2005 keyword
Info (12021): Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/mac6.v
    Info (12023): Found entity 1: mac6
Warning (10463): Verilog HDL Declaration warning at mac5.v(38): "break" is SystemVerilog-2005 keyword
Info (12021): Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/mac5.v
    Info (12023): Found entity 1: mac5
Warning (10463): Verilog HDL Declaration warning at mac4.v(38): "break" is SystemVerilog-2005 keyword
Info (12021): Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/mac4.v
    Info (12023): Found entity 1: mac4
Warning (10463): Verilog HDL Declaration warning at mac3.v(38): "break" is SystemVerilog-2005 keyword
Info (12021): Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/mac3.v
    Info (12023): Found entity 1: mac3
Warning (10463): Verilog HDL Declaration warning at mac2.v(38): "break" is SystemVerilog-2005 keyword
Info (12021): Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/mac2.v
    Info (12023): Found entity 1: mac2
Warning (10463): Verilog HDL Declaration warning at mac1.v(38): "break" is SystemVerilog-2005 keyword
Info (12021): Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/mac1.v
    Info (12023): Found entity 1: mac1
Warning (10463): Verilog HDL Declaration warning at mac0.v(38): "break" is SystemVerilog-2005 keyword
Info (12021): Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/mac0.v
    Info (12023): Found entity 1: mac0
Info (12021): Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/network_interface_test.v
    Info (12023): Found entity 1: network_interface_test
Info (12021): Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/network_interface.v
    Info (12023): Found entity 1: network_interface_new
Info (12021): Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/potential_adder_test.v
    Info (12023): Found entity 1: potential_adder_test
Info (12021): Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/potential_adder.v
    Info (12023): Found entity 1: potential_adder
Info (12021): Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/comparator.v
    Info (12023): Found entity 1: comparator
Info (12021): Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/priority_encoder.v
    Info (12023): Found entity 1: priority_encoder
Info (12021): Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/potential_decay_test.v
    Info (12023): Found entity 1: potential_decay_test
Info (12021): Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/potential_decay.v
    Info (12023): Found entity 1: potential_decay
Info (12021): Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/multiplication.v
    Info (12023): Found entity 1: Multiplication
Info (12021): Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/mac_testbench.v
    Info (12023): Found entity 1: mac_TESTBENCH
Warning (10463): Verilog HDL Declaration warning at mac.v(38): "break" is SystemVerilog-2005 keyword
Info (12021): Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/mac.v
    Info (12023): Found entity 1: mac
Info (12021): Found 1 design units, including 1 entities, in source file /education/academic/projects/fyp/codes/fyp-fpga/accelerator_10_neurons/rtl/addition_subtraction.v
    Info (12023): Found entity 1: Addition_Subtraction
Info (12021): Found 1 design units, including 1 entities, in source file accelerator_toplevel.bdf
    Info (12023): Found entity 1: accelerator_toplevel
Info (12127): Elaborating entity "accelerator_toplevel" for the top level hierarchy
Info (12128): Elaborating entity "potential_adder_0" for hierarchy "potential_adder_0:inst2"
Warning (10240): Verilog HDL Always Construct warning at potential_adder_0.v(130): inferring latch(es) for variable "u", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_adder_0.v(130): inferring latch(es) for variable "v_threshold", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_adder_0.v(130): inferring latch(es) for variable "model", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_adder_0.v(130): inferring latch(es) for variable "a", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_adder_0.v(130): inferring latch(es) for variable "b", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_adder_0.v(130): inferring latch(es) for variable "c", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_adder_0.v(130): inferring latch(es) for variable "d", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_adder_0.v(130): inferring latch(es) for variable "final_potentialAdder0", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "final_potentialAdder0[0]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "final_potentialAdder0[1]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "final_potentialAdder0[2]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "final_potentialAdder0[3]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "final_potentialAdder0[4]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "final_potentialAdder0[5]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "final_potentialAdder0[6]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "final_potentialAdder0[7]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "final_potentialAdder0[8]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "final_potentialAdder0[9]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "final_potentialAdder0[10]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "final_potentialAdder0[11]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "final_potentialAdder0[12]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "final_potentialAdder0[13]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "final_potentialAdder0[14]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "final_potentialAdder0[15]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "final_potentialAdder0[16]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "final_potentialAdder0[17]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "final_potentialAdder0[18]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "final_potentialAdder0[19]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "final_potentialAdder0[20]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "final_potentialAdder0[21]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "final_potentialAdder0[22]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "final_potentialAdder0[23]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "final_potentialAdder0[24]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "final_potentialAdder0[25]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "final_potentialAdder0[26]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "final_potentialAdder0[27]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "final_potentialAdder0[28]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "final_potentialAdder0[29]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "final_potentialAdder0[30]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "final_potentialAdder0[31]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "d[0]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "d[1]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "d[2]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "d[3]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "d[4]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "d[5]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "d[6]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "d[7]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "d[8]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "d[9]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "d[10]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "d[11]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "d[12]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "d[13]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "d[14]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "d[15]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "d[16]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "d[17]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "d[18]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "d[19]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "d[20]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "d[21]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "d[22]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "d[23]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "d[24]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "d[25]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "d[26]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "d[27]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "d[28]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "d[29]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "d[30]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "d[31]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "c[0]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "c[1]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "c[2]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "c[3]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "c[4]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "c[5]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "c[6]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "c[7]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "c[8]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "c[9]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "c[10]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "c[11]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "c[12]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "c[13]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "c[14]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "c[15]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "c[16]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "c[17]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "c[18]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "c[19]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "c[20]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "c[21]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "c[22]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "c[23]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "c[24]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "c[25]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "c[26]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "c[27]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "c[28]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "c[29]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "c[30]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "c[31]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "b[0]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "b[1]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "b[2]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "b[3]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "b[4]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "b[5]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "b[6]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "b[7]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "b[8]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "b[9]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "b[10]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "b[11]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "b[12]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "b[13]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "b[14]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "b[15]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "b[16]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "b[17]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "b[18]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "b[19]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "b[20]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "b[21]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "b[22]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "b[23]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "b[24]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "b[25]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "b[26]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "b[27]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "b[28]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "b[29]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "b[30]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "b[31]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "a[0]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "a[1]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "a[2]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "a[3]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "a[4]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "a[5]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "a[6]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "a[7]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "a[8]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "a[9]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "a[10]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "a[11]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "a[12]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "a[13]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "a[14]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "a[15]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "a[16]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "a[17]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "a[18]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "a[19]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "a[20]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "a[21]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "a[22]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "a[23]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "a[24]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "a[25]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "a[26]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "a[27]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "a[28]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "a[29]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "a[30]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "a[31]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "model.10" at potential_adder_0.v(134)
Info (10041): Inferred latch for "model.01" at potential_adder_0.v(134)
Info (10041): Inferred latch for "model.00" at potential_adder_0.v(134)
Info (10041): Inferred latch for "v_threshold[0]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "v_threshold[1]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "v_threshold[2]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "v_threshold[3]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "v_threshold[4]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "v_threshold[5]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "v_threshold[6]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "v_threshold[7]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "v_threshold[8]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "v_threshold[9]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "v_threshold[10]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "v_threshold[11]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "v_threshold[12]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "v_threshold[13]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "v_threshold[14]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "v_threshold[15]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "v_threshold[16]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "v_threshold[17]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "v_threshold[18]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "v_threshold[19]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "v_threshold[20]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "v_threshold[21]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "v_threshold[22]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "v_threshold[23]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "v_threshold[24]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "v_threshold[25]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "v_threshold[26]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "v_threshold[27]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "v_threshold[28]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "v_threshold[29]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "v_threshold[30]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "v_threshold[31]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "u[0]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "u[1]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "u[2]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "u[3]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "u[4]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "u[5]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "u[6]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "u[7]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "u[8]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "u[9]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "u[10]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "u[11]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "u[12]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "u[13]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "u[14]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "u[15]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "u[16]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "u[17]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "u[18]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "u[19]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "u[20]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "u[21]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "u[22]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "u[23]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "u[24]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "u[25]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "u[26]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "u[27]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "u[28]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "u[29]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "u[30]" at potential_adder_0.v(134)
Info (10041): Inferred latch for "u[31]" at potential_adder_0.v(134)
Info (12128): Elaborating entity "Addition_Subtraction" for hierarchy "potential_adder_0:inst2|Addition_Subtraction:Addition_Subtraction_2"
Info (12128): Elaborating entity "priority_encoder" for hierarchy "potential_adder_0:inst2|Addition_Subtraction:Addition_Subtraction_2|priority_encoder:pe"
Info (12128): Elaborating entity "comparator" for hierarchy "potential_adder_0:inst2|comparator:comparator_2"
Info (12128): Elaborating entity "Multiplication" for hierarchy "potential_adder_0:inst2|Multiplication:Multiplication_1"
Info (12128): Elaborating entity "potential_decay_0" for hierarchy "potential_decay_0:inst1"
Warning (10036): Verilog HDL or VHDL warning at potential_decay_0.v(43): object "neuron_address" assigned a value but never read
Warning (10858): Verilog HDL warning at potential_decay_0.v(45): object output_potential_decay0_izhi used but never assigned
Warning (10235): Verilog HDL Always Construct warning at potential_decay_0.v(76): variable "set" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at potential_decay_0.v(74): inferring latch(es) for variable "decay_rate", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_0.v(74): inferring latch(es) for variable "model", which holds its previous value in one or more paths through the always construct
Warning (10235): Verilog HDL Always Construct warning at potential_decay_0.v(135): variable "membrane_potential" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at potential_decay_0.v(136): variable "membrane_potential" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at potential_decay_0.v(137): variable "membrane_potential" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at potential_decay_0.v(139): variable "decay_rate" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at potential_decay_0.v(143): truncated value with size 33 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at potential_decay_0.v(158): truncated value with size 33 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at potential_decay_0.v(163): truncated value with size 33 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at potential_decay_0.v(168): truncated value with size 33 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at potential_decay_0.v(174): truncated value with size 33 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at potential_decay_0.v(175): truncated value with size 33 to match size of target (32)
Warning (10235): Verilog HDL Always Construct warning at potential_decay_0.v(176): variable "result_divide_by_2_plus_4" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at potential_decay_0.v(181): truncated value with size 33 to match size of target (32)
Warning (10240): Verilog HDL Always Construct warning at potential_decay_0.v(110): inferring latch(es) for variable "sign", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_0.v(110): inferring latch(es) for variable "exponent", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_0.v(110): inferring latch(es) for variable "mantissa", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_0.v(110): inferring latch(es) for variable "adjusted_exponent", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_0.v(110): inferring latch(es) for variable "output_potential_decay0_LIF", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_0.v(110): inferring latch(es) for variable "exponent_divided_by_2", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_0.v(110): inferring latch(es) for variable "exponent_divided_by_4", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_0.v(110): inferring latch(es) for variable "number_divided_by_2", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_0.v(110): inferring latch(es) for variable "number_divided_by_4", which holds its previous value in one or more paths through the always construct
Warning (10235): Verilog HDL Always Construct warning at potential_decay_0.v(191): variable "model" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10030): Net "output_potential_decay0_izhi" at potential_decay_0.v(45) has no driver or initial value, using a default initial value '0'
Info (10041): Inferred latch for "number_divided_by_4[0]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "number_divided_by_4[1]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "number_divided_by_4[2]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "number_divided_by_4[3]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "number_divided_by_4[4]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "number_divided_by_4[5]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "number_divided_by_4[6]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "number_divided_by_4[7]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "number_divided_by_4[8]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "number_divided_by_4[9]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "number_divided_by_4[10]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "number_divided_by_4[11]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "number_divided_by_4[12]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "number_divided_by_4[13]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "number_divided_by_4[14]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "number_divided_by_4[15]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "number_divided_by_4[16]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "number_divided_by_4[17]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "number_divided_by_4[18]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "number_divided_by_4[19]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "number_divided_by_4[20]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "number_divided_by_4[21]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "number_divided_by_4[22]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "number_divided_by_4[23]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "number_divided_by_4[24]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "number_divided_by_4[25]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "number_divided_by_4[26]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "number_divided_by_4[27]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "number_divided_by_4[28]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "number_divided_by_4[29]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "number_divided_by_4[30]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "number_divided_by_4[31]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "number_divided_by_2[0]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "number_divided_by_2[1]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "number_divided_by_2[2]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "number_divided_by_2[3]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "number_divided_by_2[4]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "number_divided_by_2[5]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "number_divided_by_2[6]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "number_divided_by_2[7]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "number_divided_by_2[8]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "number_divided_by_2[9]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "number_divided_by_2[10]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "number_divided_by_2[11]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "number_divided_by_2[12]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "number_divided_by_2[13]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "number_divided_by_2[14]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "number_divided_by_2[15]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "number_divided_by_2[16]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "number_divided_by_2[17]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "number_divided_by_2[18]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "number_divided_by_2[19]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "number_divided_by_2[20]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "number_divided_by_2[21]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "number_divided_by_2[22]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "number_divided_by_2[23]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "number_divided_by_2[24]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "number_divided_by_2[25]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "number_divided_by_2[26]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "number_divided_by_2[27]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "number_divided_by_2[28]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "number_divided_by_2[29]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "number_divided_by_2[30]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "number_divided_by_2[31]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "output_potential_decay0_LIF[0]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "output_potential_decay0_LIF[1]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "output_potential_decay0_LIF[2]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "output_potential_decay0_LIF[3]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "output_potential_decay0_LIF[4]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "output_potential_decay0_LIF[5]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "output_potential_decay0_LIF[6]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "output_potential_decay0_LIF[7]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "output_potential_decay0_LIF[8]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "output_potential_decay0_LIF[9]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "output_potential_decay0_LIF[10]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "output_potential_decay0_LIF[11]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "output_potential_decay0_LIF[12]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "output_potential_decay0_LIF[13]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "output_potential_decay0_LIF[14]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "output_potential_decay0_LIF[15]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "output_potential_decay0_LIF[16]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "output_potential_decay0_LIF[17]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "output_potential_decay0_LIF[18]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "output_potential_decay0_LIF[19]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "output_potential_decay0_LIF[20]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "output_potential_decay0_LIF[21]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "output_potential_decay0_LIF[22]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "output_potential_decay0_LIF[23]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "output_potential_decay0_LIF[24]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "output_potential_decay0_LIF[25]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "output_potential_decay0_LIF[26]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "output_potential_decay0_LIF[27]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "output_potential_decay0_LIF[28]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "output_potential_decay0_LIF[29]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "output_potential_decay0_LIF[30]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "output_potential_decay0_LIF[31]" at potential_decay_0.v(123)
Info (10041): Inferred latch for "model.10" at potential_decay_0.v(82)
Info (10041): Inferred latch for "model.01" at potential_decay_0.v(82)
Info (10041): Inferred latch for "model.00" at potential_decay_0.v(82)
Info (10041): Inferred latch for "decay_rate.1000" at potential_decay_0.v(82)
Info (10041): Inferred latch for "decay_rate.0100" at potential_decay_0.v(82)
Info (10041): Inferred latch for "decay_rate.0011" at potential_decay_0.v(82)
Info (10041): Inferred latch for "decay_rate.0010" at potential_decay_0.v(82)
Info (10041): Inferred latch for "decay_rate.0001" at potential_decay_0.v(82)
Info (12128): Elaborating entity "mac0" for hierarchy "mac0:inst"
Warning (10036): Verilog HDL or VHDL warning at mac0.v(36): object "weights" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mac0.v(38): object "break" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mac0.v(39): object "accumulated_weight" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mac0.v(40): object "considered_weight" assigned a value but never read
Warning (10235): Verilog HDL Always Construct warning at mac0.v(101): variable "clear" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at mac0.v(103): variable "incomingspikes" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at mac0.v(104): variable "incomingspikes" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at mac0.v(105): variable "incomingspikes" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at mac0.v(106): variable "incomingspikes" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at mac0.v(107): variable "incomingspikes" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at mac0.v(167): variable "clear" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at mac0.v(67): inferring latch(es) for variable "flip_clear", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac0.v(67): inferring latch(es) for variable "incomingspikes", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac0.v(67): inferring latch(es) for variable "spikes", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac0.v(67): inferring latch(es) for variable "mac0mult_output", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac0.v(67): inferring latch(es) for variable "mac0output0", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac0.v(67): inferring latch(es) for variable "mac0output1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac0.v(67): inferring latch(es) for variable "mac0output2", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac0.v(67): inferring latch(es) for variable "mac0output3", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac0.v(67): inferring latch(es) for variable "mac0output4", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac0.v(67): inferring latch(es) for variable "mac0output5", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac0.v(67): inferring latch(es) for variable "mac0output6", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac0.v(67): inferring latch(es) for variable "mac0output7", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac0.v(67): inferring latch(es) for variable "mac0output8", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac0.v(67): inferring latch(es) for variable "mac0output9", which holds its previous value in one or more paths through the always construct
Warning (10030): Net "source_addresses[1..4]" at mac0.v(37) has no driver or initial value, using a default initial value '0'
Info (10041): Inferred latch for "mac0output9" at mac0.v(101)
Info (10041): Inferred latch for "mac0output8" at mac0.v(101)
Info (10041): Inferred latch for "mac0output7" at mac0.v(101)
Info (10041): Inferred latch for "mac0output6" at mac0.v(101)
Info (10041): Inferred latch for "mac0output5" at mac0.v(101)
Info (10041): Inferred latch for "mac0output4" at mac0.v(101)
Info (10041): Inferred latch for "mac0output3" at mac0.v(101)
Info (10041): Inferred latch for "mac0output2" at mac0.v(101)
Info (10041): Inferred latch for "mac0output1" at mac0.v(101)
Info (10041): Inferred latch for "mac0output0" at mac0.v(101)
Info (10041): Inferred latch for "mac0mult_output[0]" at mac0.v(101)
Info (10041): Inferred latch for "mac0mult_output[1]" at mac0.v(101)
Info (10041): Inferred latch for "mac0mult_output[2]" at mac0.v(101)
Info (10041): Inferred latch for "mac0mult_output[3]" at mac0.v(101)
Info (10041): Inferred latch for "mac0mult_output[4]" at mac0.v(101)
Info (10041): Inferred latch for "mac0mult_output[5]" at mac0.v(101)
Info (10041): Inferred latch for "mac0mult_output[6]" at mac0.v(101)
Info (10041): Inferred latch for "mac0mult_output[7]" at mac0.v(101)
Info (10041): Inferred latch for "mac0mult_output[8]" at mac0.v(101)
Info (10041): Inferred latch for "mac0mult_output[9]" at mac0.v(101)
Info (10041): Inferred latch for "mac0mult_output[10]" at mac0.v(101)
Info (10041): Inferred latch for "mac0mult_output[11]" at mac0.v(101)
Info (10041): Inferred latch for "mac0mult_output[12]" at mac0.v(101)
Info (10041): Inferred latch for "mac0mult_output[13]" at mac0.v(101)
Info (10041): Inferred latch for "mac0mult_output[14]" at mac0.v(101)
Info (10041): Inferred latch for "mac0mult_output[15]" at mac0.v(101)
Info (10041): Inferred latch for "mac0mult_output[16]" at mac0.v(101)
Info (10041): Inferred latch for "mac0mult_output[17]" at mac0.v(101)
Info (10041): Inferred latch for "mac0mult_output[18]" at mac0.v(101)
Info (10041): Inferred latch for "mac0mult_output[19]" at mac0.v(101)
Info (10041): Inferred latch for "mac0mult_output[20]" at mac0.v(101)
Info (10041): Inferred latch for "mac0mult_output[21]" at mac0.v(101)
Info (10041): Inferred latch for "mac0mult_output[22]" at mac0.v(101)
Info (10041): Inferred latch for "mac0mult_output[23]" at mac0.v(101)
Info (10041): Inferred latch for "mac0mult_output[24]" at mac0.v(101)
Info (10041): Inferred latch for "mac0mult_output[25]" at mac0.v(101)
Info (10041): Inferred latch for "mac0mult_output[26]" at mac0.v(101)
Info (10041): Inferred latch for "mac0mult_output[27]" at mac0.v(101)
Info (10041): Inferred latch for "mac0mult_output[28]" at mac0.v(101)
Info (10041): Inferred latch for "mac0mult_output[29]" at mac0.v(101)
Info (10041): Inferred latch for "mac0mult_output[30]" at mac0.v(101)
Info (10041): Inferred latch for "mac0mult_output[31]" at mac0.v(101)
Info (10041): Inferred latch for "source_addresses[0][0]" at mac0.v(101)
Info (10041): Inferred latch for "source_addresses[0][1]" at mac0.v(101)
Info (10041): Inferred latch for "source_addresses[0][2]" at mac0.v(101)
Info (10041): Inferred latch for "source_addresses[0][3]" at mac0.v(101)
Info (10041): Inferred latch for "source_addresses[0][4]" at mac0.v(101)
Info (10041): Inferred latch for "source_addresses[0][5]" at mac0.v(101)
Info (10041): Inferred latch for "source_addresses[0][6]" at mac0.v(101)
Info (10041): Inferred latch for "source_addresses[0][7]" at mac0.v(101)
Info (10041): Inferred latch for "source_addresses[0][8]" at mac0.v(101)
Info (10041): Inferred latch for "source_addresses[0][9]" at mac0.v(101)
Info (10041): Inferred latch for "source_addresses[0][10]" at mac0.v(101)
Info (10041): Inferred latch for "source_addresses[0][11]" at mac0.v(101)
Info (10041): Inferred latch for "incomingspikes[0]" at mac0.v(101)
Info (10041): Inferred latch for "incomingspikes[1]" at mac0.v(101)
Info (10041): Inferred latch for "incomingspikes[2]" at mac0.v(101)
Info (10041): Inferred latch for "incomingspikes[3]" at mac0.v(101)
Info (10041): Inferred latch for "incomingspikes[4]" at mac0.v(101)
Info (12128): Elaborating entity "network_interface_test" for hierarchy "network_interface_test:inst20"
Info (12128): Elaborating entity "network_interface_new" for hierarchy "network_interface_test:inst20|network_interface_new:my_status[0].ni"
Warning (10230): Verilog HDL assignment warning at network_interface.v(135): truncated value with size 32 to match size of target (19)
Warning (10230): Verilog HDL assignment warning at network_interface.v(132): truncated value with size 32 to match size of target (19)
Warning (10240): Verilog HDL Always Construct warning at network_interface.v(125): inferring latch(es) for variable "i1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at network_interface.v(125): inferring latch(es) for variable "lock1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at network_interface.v(125): inferring latch(es) for variable "j1", which holds its previous value in one or more paths through the always construct
Warning (10235): Verilog HDL Always Construct warning at network_interface.v(157): variable "clear" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at network_interface.v(164): variable "clear" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at network_interface.v(171): variable "clear" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at network_interface.v(178): variable "clear" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at network_interface.v(185): variable "clear" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at network_interface.v(192): variable "clear" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at network_interface.v(199): variable "clear" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at network_interface.v(206): variable "clear" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10034): Output port "output0" at network_interface.v(13) has no driver
Warning (10034): Output port "output1" at network_interface.v(13) has no driver
Warning (10034): Output port "output2" at network_interface.v(13) has no driver
Warning (10034): Output port "output3" at network_interface.v(13) has no driver
Warning (10034): Output port "output4" at network_interface.v(13) has no driver
Warning (10034): Output port "output5" at network_interface.v(14) has no driver
Warning (10034): Output port "output6" at network_interface.v(14) has no driver
Warning (10034): Output port "output7" at network_interface.v(14) has no driver
Warning (10034): Output port "output8" at network_interface.v(14) has no driver
Warning (10034): Output port "output9" at network_interface.v(15) has no driver
Info (10041): Inferred latch for "spike_out_source_array[9][0]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[9][1]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[9][2]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[9][3]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[9][4]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[9][5]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[9][6]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[9][7]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[9][8]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[9][9]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[9][10]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[9][11]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[8][0]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[8][1]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[8][2]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[8][3]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[8][4]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[8][5]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[8][6]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[8][7]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[8][8]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[8][9]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[8][10]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[8][11]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[7][0]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[7][1]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[7][2]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[7][3]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[7][4]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[7][5]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[7][6]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[7][7]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[7][8]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[7][9]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[7][10]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[7][11]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[6][0]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[6][1]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[6][2]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[6][3]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[6][4]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[6][5]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[6][6]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[6][7]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[6][8]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[6][9]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[6][10]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[6][11]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[5][0]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[5][1]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[5][2]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[5][3]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[5][4]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[5][5]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[5][6]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[5][7]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[5][8]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[5][9]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[5][10]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[5][11]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[4][0]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[4][1]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[4][2]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[4][3]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[4][4]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[4][5]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[4][6]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[4][7]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[4][8]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[4][9]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[4][10]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[4][11]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[3][0]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[3][1]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[3][2]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[3][3]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[3][4]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[3][5]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[3][6]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[3][7]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[3][8]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[3][9]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[3][10]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[3][11]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[2][0]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[2][1]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[2][2]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[2][3]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[2][4]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[2][5]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[2][6]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[2][7]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[2][8]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[2][9]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[2][10]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[2][11]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[1][0]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[1][1]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[1][2]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[1][3]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[1][4]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[1][5]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[1][6]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[1][7]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[1][8]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[1][9]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[1][10]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[1][11]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[0][0]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[0][1]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[0][2]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[0][3]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[0][4]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[0][5]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[0][6]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[0][7]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[0][8]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[0][9]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[0][10]" at network_interface.v(131)
Info (10041): Inferred latch for "spike_out_source_array[0][11]" at network_interface.v(131)
Info (10041): Inferred latch for "lock1.1" at network_interface.v(131)
Info (10041): Inferred latch for "lock1.0" at network_interface.v(131)
Info (12128): Elaborating entity "potential_adder_1" for hierarchy "potential_adder_1:inst5"
Warning (10240): Verilog HDL Always Construct warning at potential_adder_1.v(130): inferring latch(es) for variable "u", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_adder_1.v(130): inferring latch(es) for variable "v_threshold", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_adder_1.v(130): inferring latch(es) for variable "model", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_adder_1.v(130): inferring latch(es) for variable "a", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_adder_1.v(130): inferring latch(es) for variable "b", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_adder_1.v(130): inferring latch(es) for variable "c", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_adder_1.v(130): inferring latch(es) for variable "d", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_adder_1.v(130): inferring latch(es) for variable "final_potentialAdder1", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "final_potentialAdder1[0]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "final_potentialAdder1[1]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "final_potentialAdder1[2]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "final_potentialAdder1[3]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "final_potentialAdder1[4]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "final_potentialAdder1[5]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "final_potentialAdder1[6]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "final_potentialAdder1[7]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "final_potentialAdder1[8]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "final_potentialAdder1[9]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "final_potentialAdder1[10]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "final_potentialAdder1[11]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "final_potentialAdder1[12]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "final_potentialAdder1[13]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "final_potentialAdder1[14]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "final_potentialAdder1[15]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "final_potentialAdder1[16]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "final_potentialAdder1[17]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "final_potentialAdder1[18]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "final_potentialAdder1[19]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "final_potentialAdder1[20]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "final_potentialAdder1[21]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "final_potentialAdder1[22]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "final_potentialAdder1[23]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "final_potentialAdder1[24]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "final_potentialAdder1[25]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "final_potentialAdder1[26]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "final_potentialAdder1[27]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "final_potentialAdder1[28]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "final_potentialAdder1[29]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "final_potentialAdder1[30]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "final_potentialAdder1[31]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "d[0]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "d[1]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "d[2]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "d[3]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "d[4]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "d[5]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "d[6]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "d[7]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "d[8]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "d[9]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "d[10]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "d[11]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "d[12]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "d[13]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "d[14]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "d[15]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "d[16]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "d[17]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "d[18]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "d[19]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "d[20]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "d[21]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "d[22]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "d[23]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "d[24]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "d[25]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "d[26]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "d[27]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "d[28]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "d[29]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "d[30]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "d[31]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "c[0]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "c[1]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "c[2]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "c[3]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "c[4]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "c[5]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "c[6]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "c[7]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "c[8]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "c[9]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "c[10]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "c[11]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "c[12]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "c[13]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "c[14]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "c[15]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "c[16]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "c[17]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "c[18]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "c[19]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "c[20]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "c[21]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "c[22]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "c[23]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "c[24]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "c[25]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "c[26]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "c[27]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "c[28]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "c[29]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "c[30]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "c[31]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "b[0]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "b[1]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "b[2]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "b[3]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "b[4]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "b[5]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "b[6]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "b[7]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "b[8]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "b[9]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "b[10]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "b[11]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "b[12]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "b[13]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "b[14]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "b[15]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "b[16]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "b[17]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "b[18]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "b[19]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "b[20]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "b[21]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "b[22]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "b[23]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "b[24]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "b[25]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "b[26]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "b[27]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "b[28]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "b[29]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "b[30]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "b[31]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "a[0]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "a[1]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "a[2]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "a[3]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "a[4]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "a[5]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "a[6]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "a[7]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "a[8]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "a[9]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "a[10]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "a[11]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "a[12]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "a[13]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "a[14]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "a[15]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "a[16]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "a[17]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "a[18]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "a[19]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "a[20]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "a[21]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "a[22]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "a[23]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "a[24]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "a[25]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "a[26]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "a[27]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "a[28]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "a[29]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "a[30]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "a[31]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "model.10" at potential_adder_1.v(134)
Info (10041): Inferred latch for "model.01" at potential_adder_1.v(134)
Info (10041): Inferred latch for "model.00" at potential_adder_1.v(134)
Info (10041): Inferred latch for "v_threshold[0]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "v_threshold[1]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "v_threshold[2]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "v_threshold[3]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "v_threshold[4]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "v_threshold[5]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "v_threshold[6]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "v_threshold[7]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "v_threshold[8]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "v_threshold[9]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "v_threshold[10]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "v_threshold[11]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "v_threshold[12]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "v_threshold[13]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "v_threshold[14]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "v_threshold[15]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "v_threshold[16]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "v_threshold[17]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "v_threshold[18]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "v_threshold[19]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "v_threshold[20]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "v_threshold[21]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "v_threshold[22]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "v_threshold[23]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "v_threshold[24]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "v_threshold[25]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "v_threshold[26]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "v_threshold[27]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "v_threshold[28]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "v_threshold[29]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "v_threshold[30]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "v_threshold[31]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "u[0]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "u[1]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "u[2]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "u[3]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "u[4]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "u[5]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "u[6]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "u[7]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "u[8]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "u[9]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "u[10]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "u[11]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "u[12]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "u[13]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "u[14]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "u[15]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "u[16]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "u[17]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "u[18]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "u[19]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "u[20]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "u[21]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "u[22]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "u[23]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "u[24]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "u[25]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "u[26]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "u[27]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "u[28]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "u[29]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "u[30]" at potential_adder_1.v(134)
Info (10041): Inferred latch for "u[31]" at potential_adder_1.v(134)
Info (12128): Elaborating entity "potential_decay_1" for hierarchy "potential_decay_1:inst6"
Warning (10036): Verilog HDL or VHDL warning at potential_decay_1.v(43): object "neuron_address" assigned a value but never read
Warning (10858): Verilog HDL warning at potential_decay_1.v(45): object output_potential_decay1_izhi used but never assigned
Warning (10235): Verilog HDL Always Construct warning at potential_decay_1.v(76): variable "set" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at potential_decay_1.v(74): inferring latch(es) for variable "decay_rate", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_1.v(74): inferring latch(es) for variable "model", which holds its previous value in one or more paths through the always construct
Warning (10235): Verilog HDL Always Construct warning at potential_decay_1.v(135): variable "membrane_potential" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at potential_decay_1.v(136): variable "membrane_potential" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at potential_decay_1.v(137): variable "membrane_potential" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at potential_decay_1.v(139): variable "decay_rate" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at potential_decay_1.v(143): truncated value with size 33 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at potential_decay_1.v(158): truncated value with size 33 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at potential_decay_1.v(163): truncated value with size 33 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at potential_decay_1.v(168): truncated value with size 33 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at potential_decay_1.v(174): truncated value with size 33 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at potential_decay_1.v(175): truncated value with size 33 to match size of target (32)
Warning (10235): Verilog HDL Always Construct warning at potential_decay_1.v(176): variable "result_divide_by_2_plus_4" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at potential_decay_1.v(181): truncated value with size 33 to match size of target (32)
Warning (10240): Verilog HDL Always Construct warning at potential_decay_1.v(110): inferring latch(es) for variable "sign", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_1.v(110): inferring latch(es) for variable "exponent", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_1.v(110): inferring latch(es) for variable "mantissa", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_1.v(110): inferring latch(es) for variable "adjusted_exponent", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_1.v(110): inferring latch(es) for variable "output_potential_decay1_LIF", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_1.v(110): inferring latch(es) for variable "exponent_divided_by_2", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_1.v(110): inferring latch(es) for variable "exponent_divided_by_4", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_1.v(110): inferring latch(es) for variable "number_divided_by_2", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_1.v(110): inferring latch(es) for variable "number_divided_by_4", which holds its previous value in one or more paths through the always construct
Warning (10235): Verilog HDL Always Construct warning at potential_decay_1.v(191): variable "model" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10030): Net "output_potential_decay1_izhi" at potential_decay_1.v(45) has no driver or initial value, using a default initial value '0'
Info (10041): Inferred latch for "number_divided_by_4[0]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "number_divided_by_4[1]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "number_divided_by_4[2]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "number_divided_by_4[3]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "number_divided_by_4[4]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "number_divided_by_4[5]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "number_divided_by_4[6]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "number_divided_by_4[7]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "number_divided_by_4[8]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "number_divided_by_4[9]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "number_divided_by_4[10]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "number_divided_by_4[11]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "number_divided_by_4[12]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "number_divided_by_4[13]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "number_divided_by_4[14]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "number_divided_by_4[15]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "number_divided_by_4[16]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "number_divided_by_4[17]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "number_divided_by_4[18]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "number_divided_by_4[19]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "number_divided_by_4[20]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "number_divided_by_4[21]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "number_divided_by_4[22]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "number_divided_by_4[23]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "number_divided_by_4[24]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "number_divided_by_4[25]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "number_divided_by_4[26]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "number_divided_by_4[27]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "number_divided_by_4[28]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "number_divided_by_4[29]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "number_divided_by_4[30]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "number_divided_by_4[31]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "number_divided_by_2[0]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "number_divided_by_2[1]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "number_divided_by_2[2]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "number_divided_by_2[3]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "number_divided_by_2[4]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "number_divided_by_2[5]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "number_divided_by_2[6]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "number_divided_by_2[7]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "number_divided_by_2[8]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "number_divided_by_2[9]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "number_divided_by_2[10]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "number_divided_by_2[11]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "number_divided_by_2[12]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "number_divided_by_2[13]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "number_divided_by_2[14]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "number_divided_by_2[15]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "number_divided_by_2[16]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "number_divided_by_2[17]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "number_divided_by_2[18]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "number_divided_by_2[19]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "number_divided_by_2[20]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "number_divided_by_2[21]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "number_divided_by_2[22]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "number_divided_by_2[23]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "number_divided_by_2[24]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "number_divided_by_2[25]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "number_divided_by_2[26]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "number_divided_by_2[27]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "number_divided_by_2[28]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "number_divided_by_2[29]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "number_divided_by_2[30]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "number_divided_by_2[31]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "output_potential_decay1_LIF[0]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "output_potential_decay1_LIF[1]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "output_potential_decay1_LIF[2]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "output_potential_decay1_LIF[3]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "output_potential_decay1_LIF[4]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "output_potential_decay1_LIF[5]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "output_potential_decay1_LIF[6]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "output_potential_decay1_LIF[7]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "output_potential_decay1_LIF[8]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "output_potential_decay1_LIF[9]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "output_potential_decay1_LIF[10]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "output_potential_decay1_LIF[11]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "output_potential_decay1_LIF[12]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "output_potential_decay1_LIF[13]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "output_potential_decay1_LIF[14]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "output_potential_decay1_LIF[15]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "output_potential_decay1_LIF[16]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "output_potential_decay1_LIF[17]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "output_potential_decay1_LIF[18]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "output_potential_decay1_LIF[19]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "output_potential_decay1_LIF[20]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "output_potential_decay1_LIF[21]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "output_potential_decay1_LIF[22]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "output_potential_decay1_LIF[23]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "output_potential_decay1_LIF[24]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "output_potential_decay1_LIF[25]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "output_potential_decay1_LIF[26]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "output_potential_decay1_LIF[27]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "output_potential_decay1_LIF[28]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "output_potential_decay1_LIF[29]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "output_potential_decay1_LIF[30]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "output_potential_decay1_LIF[31]" at potential_decay_1.v(123)
Info (10041): Inferred latch for "model.10" at potential_decay_1.v(82)
Info (10041): Inferred latch for "model.01" at potential_decay_1.v(82)
Info (10041): Inferred latch for "model.00" at potential_decay_1.v(82)
Info (10041): Inferred latch for "decay_rate.1000" at potential_decay_1.v(82)
Info (10041): Inferred latch for "decay_rate.0100" at potential_decay_1.v(82)
Info (10041): Inferred latch for "decay_rate.0011" at potential_decay_1.v(82)
Info (10041): Inferred latch for "decay_rate.0010" at potential_decay_1.v(82)
Info (10041): Inferred latch for "decay_rate.0001" at potential_decay_1.v(82)
Info (12128): Elaborating entity "mac1" for hierarchy "mac1:inst4"
Warning (10036): Verilog HDL or VHDL warning at mac1.v(36): object "weights" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mac1.v(38): object "break" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mac1.v(39): object "accumulated_weight" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mac1.v(40): object "considered_weight" assigned a value but never read
Warning (10235): Verilog HDL Always Construct warning at mac1.v(102): variable "clear" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at mac1.v(104): variable "incomingspikes" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at mac1.v(105): variable "incomingspikes" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at mac1.v(106): variable "incomingspikes" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at mac1.v(107): variable "incomingspikes" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at mac1.v(108): variable "incomingspikes" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at mac1.v(168): variable "clear" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at mac1.v(67): inferring latch(es) for variable "flip_clear", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac1.v(67): inferring latch(es) for variable "incomingspikes", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac1.v(67): inferring latch(es) for variable "spikes", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac1.v(67): inferring latch(es) for variable "mac1mult_output", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac1.v(67): inferring latch(es) for variable "mac1output0", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac1.v(67): inferring latch(es) for variable "mac1output1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac1.v(67): inferring latch(es) for variable "mac1output2", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac1.v(67): inferring latch(es) for variable "mac1output3", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac1.v(67): inferring latch(es) for variable "mac1output4", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac1.v(67): inferring latch(es) for variable "mac1output5", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac1.v(67): inferring latch(es) for variable "mac1output6", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac1.v(67): inferring latch(es) for variable "mac1output7", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac1.v(67): inferring latch(es) for variable "mac1output8", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac1.v(67): inferring latch(es) for variable "mac1output9", which holds its previous value in one or more paths through the always construct
Warning (10030): Net "source_addresses[1..4]" at mac1.v(37) has no driver or initial value, using a default initial value '0'
Info (10041): Inferred latch for "mac1output9" at mac1.v(102)
Info (10041): Inferred latch for "mac1output8" at mac1.v(102)
Info (10041): Inferred latch for "mac1output7" at mac1.v(102)
Info (10041): Inferred latch for "mac1output6" at mac1.v(102)
Info (10041): Inferred latch for "mac1output5" at mac1.v(102)
Info (10041): Inferred latch for "mac1output4" at mac1.v(102)
Info (10041): Inferred latch for "mac1output3" at mac1.v(102)
Info (10041): Inferred latch for "mac1output2" at mac1.v(102)
Info (10041): Inferred latch for "mac1output1" at mac1.v(102)
Info (10041): Inferred latch for "mac1output0" at mac1.v(102)
Info (10041): Inferred latch for "mac1mult_output[0]" at mac1.v(102)
Info (10041): Inferred latch for "mac1mult_output[1]" at mac1.v(102)
Info (10041): Inferred latch for "mac1mult_output[2]" at mac1.v(102)
Info (10041): Inferred latch for "mac1mult_output[3]" at mac1.v(102)
Info (10041): Inferred latch for "mac1mult_output[4]" at mac1.v(102)
Info (10041): Inferred latch for "mac1mult_output[5]" at mac1.v(102)
Info (10041): Inferred latch for "mac1mult_output[6]" at mac1.v(102)
Info (10041): Inferred latch for "mac1mult_output[7]" at mac1.v(102)
Info (10041): Inferred latch for "mac1mult_output[8]" at mac1.v(102)
Info (10041): Inferred latch for "mac1mult_output[9]" at mac1.v(102)
Info (10041): Inferred latch for "mac1mult_output[10]" at mac1.v(102)
Info (10041): Inferred latch for "mac1mult_output[11]" at mac1.v(102)
Info (10041): Inferred latch for "mac1mult_output[12]" at mac1.v(102)
Info (10041): Inferred latch for "mac1mult_output[13]" at mac1.v(102)
Info (10041): Inferred latch for "mac1mult_output[14]" at mac1.v(102)
Info (10041): Inferred latch for "mac1mult_output[15]" at mac1.v(102)
Info (10041): Inferred latch for "mac1mult_output[16]" at mac1.v(102)
Info (10041): Inferred latch for "mac1mult_output[17]" at mac1.v(102)
Info (10041): Inferred latch for "mac1mult_output[18]" at mac1.v(102)
Info (10041): Inferred latch for "mac1mult_output[19]" at mac1.v(102)
Info (10041): Inferred latch for "mac1mult_output[20]" at mac1.v(102)
Info (10041): Inferred latch for "mac1mult_output[21]" at mac1.v(102)
Info (10041): Inferred latch for "mac1mult_output[22]" at mac1.v(102)
Info (10041): Inferred latch for "mac1mult_output[23]" at mac1.v(102)
Info (10041): Inferred latch for "mac1mult_output[24]" at mac1.v(102)
Info (10041): Inferred latch for "mac1mult_output[25]" at mac1.v(102)
Info (10041): Inferred latch for "mac1mult_output[26]" at mac1.v(102)
Info (10041): Inferred latch for "mac1mult_output[27]" at mac1.v(102)
Info (10041): Inferred latch for "mac1mult_output[28]" at mac1.v(102)
Info (10041): Inferred latch for "mac1mult_output[29]" at mac1.v(102)
Info (10041): Inferred latch for "mac1mult_output[30]" at mac1.v(102)
Info (10041): Inferred latch for "mac1mult_output[31]" at mac1.v(102)
Info (10041): Inferred latch for "source_addresses[0][0]" at mac1.v(102)
Info (10041): Inferred latch for "source_addresses[0][1]" at mac1.v(102)
Info (10041): Inferred latch for "source_addresses[0][2]" at mac1.v(102)
Info (10041): Inferred latch for "source_addresses[0][3]" at mac1.v(102)
Info (10041): Inferred latch for "source_addresses[0][4]" at mac1.v(102)
Info (10041): Inferred latch for "source_addresses[0][5]" at mac1.v(102)
Info (10041): Inferred latch for "source_addresses[0][6]" at mac1.v(102)
Info (10041): Inferred latch for "source_addresses[0][7]" at mac1.v(102)
Info (10041): Inferred latch for "source_addresses[0][8]" at mac1.v(102)
Info (10041): Inferred latch for "source_addresses[0][9]" at mac1.v(102)
Info (10041): Inferred latch for "source_addresses[0][10]" at mac1.v(102)
Info (10041): Inferred latch for "source_addresses[0][11]" at mac1.v(102)
Info (10041): Inferred latch for "incomingspikes[0]" at mac1.v(102)
Info (10041): Inferred latch for "incomingspikes[1]" at mac1.v(102)
Info (10041): Inferred latch for "incomingspikes[2]" at mac1.v(102)
Info (10041): Inferred latch for "incomingspikes[3]" at mac1.v(102)
Info (10041): Inferred latch for "incomingspikes[4]" at mac1.v(102)
Info (12128): Elaborating entity "potential_adder_2" for hierarchy "potential_adder_2:inst9"
Warning (10240): Verilog HDL Always Construct warning at potential_adder_2.v(130): inferring latch(es) for variable "u", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_adder_2.v(130): inferring latch(es) for variable "v_threshold", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_adder_2.v(130): inferring latch(es) for variable "model", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_adder_2.v(130): inferring latch(es) for variable "a", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_adder_2.v(130): inferring latch(es) for variable "b", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_adder_2.v(130): inferring latch(es) for variable "c", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_adder_2.v(130): inferring latch(es) for variable "d", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_adder_2.v(130): inferring latch(es) for variable "final_potentialAdder2", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "final_potentialAdder2[0]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "final_potentialAdder2[1]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "final_potentialAdder2[2]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "final_potentialAdder2[3]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "final_potentialAdder2[4]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "final_potentialAdder2[5]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "final_potentialAdder2[6]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "final_potentialAdder2[7]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "final_potentialAdder2[8]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "final_potentialAdder2[9]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "final_potentialAdder2[10]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "final_potentialAdder2[11]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "final_potentialAdder2[12]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "final_potentialAdder2[13]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "final_potentialAdder2[14]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "final_potentialAdder2[15]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "final_potentialAdder2[16]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "final_potentialAdder2[17]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "final_potentialAdder2[18]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "final_potentialAdder2[19]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "final_potentialAdder2[20]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "final_potentialAdder2[21]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "final_potentialAdder2[22]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "final_potentialAdder2[23]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "final_potentialAdder2[24]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "final_potentialAdder2[25]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "final_potentialAdder2[26]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "final_potentialAdder2[27]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "final_potentialAdder2[28]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "final_potentialAdder2[29]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "final_potentialAdder2[30]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "final_potentialAdder2[31]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "d[0]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "d[1]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "d[2]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "d[3]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "d[4]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "d[5]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "d[6]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "d[7]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "d[8]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "d[9]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "d[10]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "d[11]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "d[12]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "d[13]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "d[14]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "d[15]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "d[16]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "d[17]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "d[18]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "d[19]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "d[20]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "d[21]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "d[22]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "d[23]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "d[24]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "d[25]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "d[26]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "d[27]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "d[28]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "d[29]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "d[30]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "d[31]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "c[0]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "c[1]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "c[2]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "c[3]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "c[4]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "c[5]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "c[6]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "c[7]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "c[8]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "c[9]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "c[10]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "c[11]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "c[12]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "c[13]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "c[14]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "c[15]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "c[16]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "c[17]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "c[18]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "c[19]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "c[20]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "c[21]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "c[22]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "c[23]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "c[24]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "c[25]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "c[26]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "c[27]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "c[28]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "c[29]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "c[30]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "c[31]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "b[0]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "b[1]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "b[2]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "b[3]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "b[4]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "b[5]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "b[6]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "b[7]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "b[8]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "b[9]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "b[10]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "b[11]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "b[12]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "b[13]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "b[14]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "b[15]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "b[16]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "b[17]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "b[18]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "b[19]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "b[20]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "b[21]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "b[22]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "b[23]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "b[24]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "b[25]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "b[26]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "b[27]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "b[28]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "b[29]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "b[30]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "b[31]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "a[0]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "a[1]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "a[2]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "a[3]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "a[4]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "a[5]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "a[6]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "a[7]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "a[8]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "a[9]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "a[10]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "a[11]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "a[12]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "a[13]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "a[14]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "a[15]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "a[16]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "a[17]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "a[18]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "a[19]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "a[20]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "a[21]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "a[22]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "a[23]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "a[24]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "a[25]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "a[26]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "a[27]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "a[28]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "a[29]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "a[30]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "a[31]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "model.10" at potential_adder_2.v(134)
Info (10041): Inferred latch for "model.01" at potential_adder_2.v(134)
Info (10041): Inferred latch for "model.00" at potential_adder_2.v(134)
Info (10041): Inferred latch for "v_threshold[0]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "v_threshold[1]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "v_threshold[2]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "v_threshold[3]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "v_threshold[4]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "v_threshold[5]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "v_threshold[6]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "v_threshold[7]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "v_threshold[8]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "v_threshold[9]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "v_threshold[10]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "v_threshold[11]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "v_threshold[12]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "v_threshold[13]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "v_threshold[14]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "v_threshold[15]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "v_threshold[16]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "v_threshold[17]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "v_threshold[18]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "v_threshold[19]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "v_threshold[20]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "v_threshold[21]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "v_threshold[22]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "v_threshold[23]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "v_threshold[24]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "v_threshold[25]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "v_threshold[26]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "v_threshold[27]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "v_threshold[28]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "v_threshold[29]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "v_threshold[30]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "v_threshold[31]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "u[0]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "u[1]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "u[2]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "u[3]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "u[4]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "u[5]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "u[6]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "u[7]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "u[8]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "u[9]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "u[10]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "u[11]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "u[12]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "u[13]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "u[14]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "u[15]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "u[16]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "u[17]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "u[18]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "u[19]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "u[20]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "u[21]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "u[22]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "u[23]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "u[24]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "u[25]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "u[26]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "u[27]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "u[28]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "u[29]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "u[30]" at potential_adder_2.v(134)
Info (10041): Inferred latch for "u[31]" at potential_adder_2.v(134)
Info (12128): Elaborating entity "potential_decay_2" for hierarchy "potential_decay_2:inst8"
Warning (10036): Verilog HDL or VHDL warning at potential_decay_2.v(43): object "neuron_address" assigned a value but never read
Warning (10858): Verilog HDL warning at potential_decay_2.v(45): object output_potential_decay2_izhi used but never assigned
Warning (10235): Verilog HDL Always Construct warning at potential_decay_2.v(76): variable "set" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at potential_decay_2.v(74): inferring latch(es) for variable "decay_rate", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_2.v(74): inferring latch(es) for variable "model", which holds its previous value in one or more paths through the always construct
Warning (10235): Verilog HDL Always Construct warning at potential_decay_2.v(135): variable "membrane_potential" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at potential_decay_2.v(136): variable "membrane_potential" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at potential_decay_2.v(137): variable "membrane_potential" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at potential_decay_2.v(139): variable "decay_rate" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at potential_decay_2.v(143): truncated value with size 33 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at potential_decay_2.v(158): truncated value with size 33 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at potential_decay_2.v(163): truncated value with size 33 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at potential_decay_2.v(168): truncated value with size 33 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at potential_decay_2.v(174): truncated value with size 33 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at potential_decay_2.v(175): truncated value with size 33 to match size of target (32)
Warning (10235): Verilog HDL Always Construct warning at potential_decay_2.v(176): variable "result_divide_by_2_plus_4" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at potential_decay_2.v(181): truncated value with size 33 to match size of target (32)
Warning (10240): Verilog HDL Always Construct warning at potential_decay_2.v(110): inferring latch(es) for variable "sign", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_2.v(110): inferring latch(es) for variable "exponent", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_2.v(110): inferring latch(es) for variable "mantissa", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_2.v(110): inferring latch(es) for variable "adjusted_exponent", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_2.v(110): inferring latch(es) for variable "output_potential_decay2_LIF", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_2.v(110): inferring latch(es) for variable "exponent_divided_by_2", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_2.v(110): inferring latch(es) for variable "exponent_divided_by_4", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_2.v(110): inferring latch(es) for variable "number_divided_by_2", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_2.v(110): inferring latch(es) for variable "number_divided_by_4", which holds its previous value in one or more paths through the always construct
Warning (10235): Verilog HDL Always Construct warning at potential_decay_2.v(191): variable "model" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10030): Net "output_potential_decay2_izhi" at potential_decay_2.v(45) has no driver or initial value, using a default initial value '0'
Info (10041): Inferred latch for "number_divided_by_4[0]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "number_divided_by_4[1]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "number_divided_by_4[2]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "number_divided_by_4[3]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "number_divided_by_4[4]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "number_divided_by_4[5]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "number_divided_by_4[6]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "number_divided_by_4[7]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "number_divided_by_4[8]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "number_divided_by_4[9]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "number_divided_by_4[10]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "number_divided_by_4[11]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "number_divided_by_4[12]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "number_divided_by_4[13]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "number_divided_by_4[14]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "number_divided_by_4[15]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "number_divided_by_4[16]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "number_divided_by_4[17]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "number_divided_by_4[18]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "number_divided_by_4[19]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "number_divided_by_4[20]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "number_divided_by_4[21]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "number_divided_by_4[22]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "number_divided_by_4[23]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "number_divided_by_4[24]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "number_divided_by_4[25]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "number_divided_by_4[26]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "number_divided_by_4[27]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "number_divided_by_4[28]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "number_divided_by_4[29]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "number_divided_by_4[30]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "number_divided_by_4[31]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "number_divided_by_2[0]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "number_divided_by_2[1]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "number_divided_by_2[2]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "number_divided_by_2[3]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "number_divided_by_2[4]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "number_divided_by_2[5]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "number_divided_by_2[6]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "number_divided_by_2[7]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "number_divided_by_2[8]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "number_divided_by_2[9]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "number_divided_by_2[10]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "number_divided_by_2[11]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "number_divided_by_2[12]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "number_divided_by_2[13]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "number_divided_by_2[14]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "number_divided_by_2[15]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "number_divided_by_2[16]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "number_divided_by_2[17]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "number_divided_by_2[18]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "number_divided_by_2[19]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "number_divided_by_2[20]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "number_divided_by_2[21]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "number_divided_by_2[22]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "number_divided_by_2[23]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "number_divided_by_2[24]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "number_divided_by_2[25]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "number_divided_by_2[26]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "number_divided_by_2[27]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "number_divided_by_2[28]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "number_divided_by_2[29]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "number_divided_by_2[30]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "number_divided_by_2[31]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "output_potential_decay2_LIF[0]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "output_potential_decay2_LIF[1]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "output_potential_decay2_LIF[2]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "output_potential_decay2_LIF[3]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "output_potential_decay2_LIF[4]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "output_potential_decay2_LIF[5]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "output_potential_decay2_LIF[6]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "output_potential_decay2_LIF[7]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "output_potential_decay2_LIF[8]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "output_potential_decay2_LIF[9]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "output_potential_decay2_LIF[10]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "output_potential_decay2_LIF[11]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "output_potential_decay2_LIF[12]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "output_potential_decay2_LIF[13]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "output_potential_decay2_LIF[14]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "output_potential_decay2_LIF[15]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "output_potential_decay2_LIF[16]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "output_potential_decay2_LIF[17]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "output_potential_decay2_LIF[18]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "output_potential_decay2_LIF[19]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "output_potential_decay2_LIF[20]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "output_potential_decay2_LIF[21]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "output_potential_decay2_LIF[22]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "output_potential_decay2_LIF[23]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "output_potential_decay2_LIF[24]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "output_potential_decay2_LIF[25]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "output_potential_decay2_LIF[26]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "output_potential_decay2_LIF[27]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "output_potential_decay2_LIF[28]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "output_potential_decay2_LIF[29]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "output_potential_decay2_LIF[30]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "output_potential_decay2_LIF[31]" at potential_decay_2.v(123)
Info (10041): Inferred latch for "model.10" at potential_decay_2.v(82)
Info (10041): Inferred latch for "model.01" at potential_decay_2.v(82)
Info (10041): Inferred latch for "model.00" at potential_decay_2.v(82)
Info (10041): Inferred latch for "decay_rate.1000" at potential_decay_2.v(82)
Info (10041): Inferred latch for "decay_rate.0100" at potential_decay_2.v(82)
Info (10041): Inferred latch for "decay_rate.0011" at potential_decay_2.v(82)
Info (10041): Inferred latch for "decay_rate.0010" at potential_decay_2.v(82)
Info (10041): Inferred latch for "decay_rate.0001" at potential_decay_2.v(82)
Info (12128): Elaborating entity "mac2" for hierarchy "mac2:inst3"
Warning (10036): Verilog HDL or VHDL warning at mac2.v(36): object "weights" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mac2.v(38): object "break" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mac2.v(39): object "accumulated_weight" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mac2.v(40): object "considered_weight" assigned a value but never read
Warning (10235): Verilog HDL Always Construct warning at mac2.v(101): variable "clear" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at mac2.v(103): variable "incomingspikes" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at mac2.v(104): variable "incomingspikes" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at mac2.v(105): variable "incomingspikes" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at mac2.v(106): variable "incomingspikes" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at mac2.v(107): variable "incomingspikes" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at mac2.v(167): variable "clear" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at mac2.v(67): inferring latch(es) for variable "flip_clear", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac2.v(67): inferring latch(es) for variable "incomingspikes", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac2.v(67): inferring latch(es) for variable "spikes", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac2.v(67): inferring latch(es) for variable "mac2mult_output", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac2.v(67): inferring latch(es) for variable "mac2output0", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac2.v(67): inferring latch(es) for variable "mac2output1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac2.v(67): inferring latch(es) for variable "mac2output2", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac2.v(67): inferring latch(es) for variable "mac2output3", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac2.v(67): inferring latch(es) for variable "mac2output4", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac2.v(67): inferring latch(es) for variable "mac2output5", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac2.v(67): inferring latch(es) for variable "mac2output6", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac2.v(67): inferring latch(es) for variable "mac2output7", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac2.v(67): inferring latch(es) for variable "mac2output8", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac2.v(67): inferring latch(es) for variable "mac2output9", which holds its previous value in one or more paths through the always construct
Warning (10030): Net "source_addresses[1..4]" at mac2.v(37) has no driver or initial value, using a default initial value '0'
Info (10041): Inferred latch for "mac2output9" at mac2.v(101)
Info (10041): Inferred latch for "mac2output8" at mac2.v(101)
Info (10041): Inferred latch for "mac2output7" at mac2.v(101)
Info (10041): Inferred latch for "mac2output6" at mac2.v(101)
Info (10041): Inferred latch for "mac2output5" at mac2.v(101)
Info (10041): Inferred latch for "mac2output4" at mac2.v(101)
Info (10041): Inferred latch for "mac2output3" at mac2.v(101)
Info (10041): Inferred latch for "mac2output2" at mac2.v(101)
Info (10041): Inferred latch for "mac2output1" at mac2.v(101)
Info (10041): Inferred latch for "mac2output0" at mac2.v(101)
Info (10041): Inferred latch for "mac2mult_output[0]" at mac2.v(101)
Info (10041): Inferred latch for "mac2mult_output[1]" at mac2.v(101)
Info (10041): Inferred latch for "mac2mult_output[2]" at mac2.v(101)
Info (10041): Inferred latch for "mac2mult_output[3]" at mac2.v(101)
Info (10041): Inferred latch for "mac2mult_output[4]" at mac2.v(101)
Info (10041): Inferred latch for "mac2mult_output[5]" at mac2.v(101)
Info (10041): Inferred latch for "mac2mult_output[6]" at mac2.v(101)
Info (10041): Inferred latch for "mac2mult_output[7]" at mac2.v(101)
Info (10041): Inferred latch for "mac2mult_output[8]" at mac2.v(101)
Info (10041): Inferred latch for "mac2mult_output[9]" at mac2.v(101)
Info (10041): Inferred latch for "mac2mult_output[10]" at mac2.v(101)
Info (10041): Inferred latch for "mac2mult_output[11]" at mac2.v(101)
Info (10041): Inferred latch for "mac2mult_output[12]" at mac2.v(101)
Info (10041): Inferred latch for "mac2mult_output[13]" at mac2.v(101)
Info (10041): Inferred latch for "mac2mult_output[14]" at mac2.v(101)
Info (10041): Inferred latch for "mac2mult_output[15]" at mac2.v(101)
Info (10041): Inferred latch for "mac2mult_output[16]" at mac2.v(101)
Info (10041): Inferred latch for "mac2mult_output[17]" at mac2.v(101)
Info (10041): Inferred latch for "mac2mult_output[18]" at mac2.v(101)
Info (10041): Inferred latch for "mac2mult_output[19]" at mac2.v(101)
Info (10041): Inferred latch for "mac2mult_output[20]" at mac2.v(101)
Info (10041): Inferred latch for "mac2mult_output[21]" at mac2.v(101)
Info (10041): Inferred latch for "mac2mult_output[22]" at mac2.v(101)
Info (10041): Inferred latch for "mac2mult_output[23]" at mac2.v(101)
Info (10041): Inferred latch for "mac2mult_output[24]" at mac2.v(101)
Info (10041): Inferred latch for "mac2mult_output[25]" at mac2.v(101)
Info (10041): Inferred latch for "mac2mult_output[26]" at mac2.v(101)
Info (10041): Inferred latch for "mac2mult_output[27]" at mac2.v(101)
Info (10041): Inferred latch for "mac2mult_output[28]" at mac2.v(101)
Info (10041): Inferred latch for "mac2mult_output[29]" at mac2.v(101)
Info (10041): Inferred latch for "mac2mult_output[30]" at mac2.v(101)
Info (10041): Inferred latch for "mac2mult_output[31]" at mac2.v(101)
Info (10041): Inferred latch for "source_addresses[0][0]" at mac2.v(101)
Info (10041): Inferred latch for "source_addresses[0][1]" at mac2.v(101)
Info (10041): Inferred latch for "source_addresses[0][2]" at mac2.v(101)
Info (10041): Inferred latch for "source_addresses[0][3]" at mac2.v(101)
Info (10041): Inferred latch for "source_addresses[0][4]" at mac2.v(101)
Info (10041): Inferred latch for "source_addresses[0][5]" at mac2.v(101)
Info (10041): Inferred latch for "source_addresses[0][6]" at mac2.v(101)
Info (10041): Inferred latch for "source_addresses[0][7]" at mac2.v(101)
Info (10041): Inferred latch for "source_addresses[0][8]" at mac2.v(101)
Info (10041): Inferred latch for "source_addresses[0][9]" at mac2.v(101)
Info (10041): Inferred latch for "source_addresses[0][10]" at mac2.v(101)
Info (10041): Inferred latch for "source_addresses[0][11]" at mac2.v(101)
Info (10041): Inferred latch for "incomingspikes[0]" at mac2.v(101)
Info (10041): Inferred latch for "incomingspikes[1]" at mac2.v(101)
Info (10041): Inferred latch for "incomingspikes[2]" at mac2.v(101)
Info (10041): Inferred latch for "incomingspikes[3]" at mac2.v(101)
Info (10041): Inferred latch for "incomingspikes[4]" at mac2.v(101)
Info (12128): Elaborating entity "potential_adder_3" for hierarchy "potential_adder_3:inst12"
Warning (10240): Verilog HDL Always Construct warning at potential_adder_3.v(130): inferring latch(es) for variable "u", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_adder_3.v(130): inferring latch(es) for variable "v_threshold", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_adder_3.v(130): inferring latch(es) for variable "model", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_adder_3.v(130): inferring latch(es) for variable "a", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_adder_3.v(130): inferring latch(es) for variable "b", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_adder_3.v(130): inferring latch(es) for variable "c", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_adder_3.v(130): inferring latch(es) for variable "d", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_adder_3.v(130): inferring latch(es) for variable "final_potentialAdder3", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "final_potentialAdder3[0]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "final_potentialAdder3[1]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "final_potentialAdder3[2]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "final_potentialAdder3[3]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "final_potentialAdder3[4]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "final_potentialAdder3[5]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "final_potentialAdder3[6]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "final_potentialAdder3[7]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "final_potentialAdder3[8]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "final_potentialAdder3[9]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "final_potentialAdder3[10]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "final_potentialAdder3[11]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "final_potentialAdder3[12]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "final_potentialAdder3[13]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "final_potentialAdder3[14]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "final_potentialAdder3[15]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "final_potentialAdder3[16]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "final_potentialAdder3[17]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "final_potentialAdder3[18]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "final_potentialAdder3[19]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "final_potentialAdder3[20]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "final_potentialAdder3[21]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "final_potentialAdder3[22]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "final_potentialAdder3[23]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "final_potentialAdder3[24]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "final_potentialAdder3[25]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "final_potentialAdder3[26]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "final_potentialAdder3[27]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "final_potentialAdder3[28]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "final_potentialAdder3[29]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "final_potentialAdder3[30]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "final_potentialAdder3[31]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "d[0]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "d[1]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "d[2]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "d[3]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "d[4]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "d[5]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "d[6]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "d[7]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "d[8]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "d[9]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "d[10]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "d[11]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "d[12]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "d[13]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "d[14]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "d[15]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "d[16]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "d[17]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "d[18]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "d[19]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "d[20]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "d[21]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "d[22]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "d[23]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "d[24]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "d[25]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "d[26]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "d[27]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "d[28]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "d[29]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "d[30]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "d[31]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "c[0]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "c[1]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "c[2]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "c[3]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "c[4]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "c[5]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "c[6]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "c[7]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "c[8]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "c[9]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "c[10]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "c[11]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "c[12]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "c[13]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "c[14]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "c[15]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "c[16]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "c[17]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "c[18]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "c[19]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "c[20]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "c[21]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "c[22]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "c[23]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "c[24]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "c[25]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "c[26]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "c[27]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "c[28]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "c[29]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "c[30]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "c[31]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "b[0]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "b[1]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "b[2]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "b[3]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "b[4]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "b[5]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "b[6]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "b[7]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "b[8]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "b[9]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "b[10]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "b[11]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "b[12]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "b[13]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "b[14]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "b[15]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "b[16]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "b[17]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "b[18]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "b[19]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "b[20]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "b[21]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "b[22]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "b[23]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "b[24]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "b[25]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "b[26]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "b[27]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "b[28]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "b[29]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "b[30]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "b[31]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "a[0]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "a[1]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "a[2]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "a[3]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "a[4]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "a[5]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "a[6]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "a[7]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "a[8]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "a[9]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "a[10]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "a[11]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "a[12]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "a[13]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "a[14]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "a[15]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "a[16]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "a[17]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "a[18]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "a[19]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "a[20]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "a[21]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "a[22]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "a[23]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "a[24]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "a[25]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "a[26]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "a[27]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "a[28]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "a[29]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "a[30]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "a[31]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "model.10" at potential_adder_3.v(134)
Info (10041): Inferred latch for "model.01" at potential_adder_3.v(134)
Info (10041): Inferred latch for "model.00" at potential_adder_3.v(134)
Info (10041): Inferred latch for "v_threshold[0]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "v_threshold[1]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "v_threshold[2]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "v_threshold[3]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "v_threshold[4]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "v_threshold[5]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "v_threshold[6]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "v_threshold[7]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "v_threshold[8]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "v_threshold[9]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "v_threshold[10]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "v_threshold[11]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "v_threshold[12]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "v_threshold[13]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "v_threshold[14]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "v_threshold[15]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "v_threshold[16]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "v_threshold[17]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "v_threshold[18]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "v_threshold[19]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "v_threshold[20]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "v_threshold[21]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "v_threshold[22]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "v_threshold[23]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "v_threshold[24]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "v_threshold[25]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "v_threshold[26]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "v_threshold[27]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "v_threshold[28]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "v_threshold[29]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "v_threshold[30]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "v_threshold[31]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "u[0]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "u[1]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "u[2]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "u[3]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "u[4]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "u[5]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "u[6]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "u[7]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "u[8]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "u[9]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "u[10]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "u[11]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "u[12]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "u[13]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "u[14]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "u[15]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "u[16]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "u[17]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "u[18]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "u[19]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "u[20]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "u[21]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "u[22]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "u[23]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "u[24]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "u[25]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "u[26]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "u[27]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "u[28]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "u[29]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "u[30]" at potential_adder_3.v(134)
Info (10041): Inferred latch for "u[31]" at potential_adder_3.v(134)
Info (12128): Elaborating entity "potential_decay_3" for hierarchy "potential_decay_3:inst11"
Warning (10036): Verilog HDL or VHDL warning at potential_decay_3.v(43): object "neuron_address" assigned a value but never read
Warning (10858): Verilog HDL warning at potential_decay_3.v(45): object output_potential_decay3_izhi used but never assigned
Warning (10235): Verilog HDL Always Construct warning at potential_decay_3.v(76): variable "set" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at potential_decay_3.v(74): inferring latch(es) for variable "decay_rate", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_3.v(74): inferring latch(es) for variable "model", which holds its previous value in one or more paths through the always construct
Warning (10235): Verilog HDL Always Construct warning at potential_decay_3.v(135): variable "membrane_potential" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at potential_decay_3.v(136): variable "membrane_potential" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at potential_decay_3.v(137): variable "membrane_potential" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at potential_decay_3.v(139): variable "decay_rate" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at potential_decay_3.v(143): truncated value with size 33 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at potential_decay_3.v(158): truncated value with size 33 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at potential_decay_3.v(163): truncated value with size 33 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at potential_decay_3.v(168): truncated value with size 33 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at potential_decay_3.v(174): truncated value with size 33 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at potential_decay_3.v(175): truncated value with size 33 to match size of target (32)
Warning (10235): Verilog HDL Always Construct warning at potential_decay_3.v(176): variable "result_divide_by_2_plus_4" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at potential_decay_3.v(181): truncated value with size 33 to match size of target (32)
Warning (10240): Verilog HDL Always Construct warning at potential_decay_3.v(110): inferring latch(es) for variable "sign", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_3.v(110): inferring latch(es) for variable "exponent", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_3.v(110): inferring latch(es) for variable "mantissa", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_3.v(110): inferring latch(es) for variable "adjusted_exponent", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_3.v(110): inferring latch(es) for variable "output_potential_decay3_LIF", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_3.v(110): inferring latch(es) for variable "exponent_divided_by_2", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_3.v(110): inferring latch(es) for variable "exponent_divided_by_4", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_3.v(110): inferring latch(es) for variable "number_divided_by_2", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_3.v(110): inferring latch(es) for variable "number_divided_by_4", which holds its previous value in one or more paths through the always construct
Warning (10235): Verilog HDL Always Construct warning at potential_decay_3.v(191): variable "model" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10030): Net "output_potential_decay3_izhi" at potential_decay_3.v(45) has no driver or initial value, using a default initial value '0'
Info (10041): Inferred latch for "number_divided_by_4[0]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "number_divided_by_4[1]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "number_divided_by_4[2]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "number_divided_by_4[3]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "number_divided_by_4[4]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "number_divided_by_4[5]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "number_divided_by_4[6]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "number_divided_by_4[7]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "number_divided_by_4[8]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "number_divided_by_4[9]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "number_divided_by_4[10]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "number_divided_by_4[11]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "number_divided_by_4[12]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "number_divided_by_4[13]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "number_divided_by_4[14]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "number_divided_by_4[15]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "number_divided_by_4[16]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "number_divided_by_4[17]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "number_divided_by_4[18]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "number_divided_by_4[19]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "number_divided_by_4[20]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "number_divided_by_4[21]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "number_divided_by_4[22]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "number_divided_by_4[23]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "number_divided_by_4[24]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "number_divided_by_4[25]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "number_divided_by_4[26]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "number_divided_by_4[27]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "number_divided_by_4[28]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "number_divided_by_4[29]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "number_divided_by_4[30]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "number_divided_by_4[31]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "number_divided_by_2[0]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "number_divided_by_2[1]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "number_divided_by_2[2]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "number_divided_by_2[3]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "number_divided_by_2[4]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "number_divided_by_2[5]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "number_divided_by_2[6]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "number_divided_by_2[7]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "number_divided_by_2[8]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "number_divided_by_2[9]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "number_divided_by_2[10]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "number_divided_by_2[11]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "number_divided_by_2[12]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "number_divided_by_2[13]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "number_divided_by_2[14]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "number_divided_by_2[15]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "number_divided_by_2[16]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "number_divided_by_2[17]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "number_divided_by_2[18]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "number_divided_by_2[19]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "number_divided_by_2[20]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "number_divided_by_2[21]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "number_divided_by_2[22]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "number_divided_by_2[23]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "number_divided_by_2[24]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "number_divided_by_2[25]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "number_divided_by_2[26]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "number_divided_by_2[27]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "number_divided_by_2[28]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "number_divided_by_2[29]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "number_divided_by_2[30]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "number_divided_by_2[31]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "output_potential_decay3_LIF[0]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "output_potential_decay3_LIF[1]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "output_potential_decay3_LIF[2]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "output_potential_decay3_LIF[3]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "output_potential_decay3_LIF[4]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "output_potential_decay3_LIF[5]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "output_potential_decay3_LIF[6]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "output_potential_decay3_LIF[7]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "output_potential_decay3_LIF[8]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "output_potential_decay3_LIF[9]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "output_potential_decay3_LIF[10]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "output_potential_decay3_LIF[11]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "output_potential_decay3_LIF[12]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "output_potential_decay3_LIF[13]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "output_potential_decay3_LIF[14]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "output_potential_decay3_LIF[15]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "output_potential_decay3_LIF[16]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "output_potential_decay3_LIF[17]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "output_potential_decay3_LIF[18]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "output_potential_decay3_LIF[19]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "output_potential_decay3_LIF[20]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "output_potential_decay3_LIF[21]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "output_potential_decay3_LIF[22]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "output_potential_decay3_LIF[23]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "output_potential_decay3_LIF[24]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "output_potential_decay3_LIF[25]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "output_potential_decay3_LIF[26]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "output_potential_decay3_LIF[27]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "output_potential_decay3_LIF[28]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "output_potential_decay3_LIF[29]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "output_potential_decay3_LIF[30]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "output_potential_decay3_LIF[31]" at potential_decay_3.v(123)
Info (10041): Inferred latch for "model.10" at potential_decay_3.v(82)
Info (10041): Inferred latch for "model.01" at potential_decay_3.v(82)
Info (10041): Inferred latch for "model.00" at potential_decay_3.v(82)
Info (10041): Inferred latch for "decay_rate.1000" at potential_decay_3.v(82)
Info (10041): Inferred latch for "decay_rate.0100" at potential_decay_3.v(82)
Info (10041): Inferred latch for "decay_rate.0011" at potential_decay_3.v(82)
Info (10041): Inferred latch for "decay_rate.0010" at potential_decay_3.v(82)
Info (10041): Inferred latch for "decay_rate.0001" at potential_decay_3.v(82)
Info (12128): Elaborating entity "mac3" for hierarchy "mac3:inst10"
Warning (10036): Verilog HDL or VHDL warning at mac3.v(36): object "weights" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mac3.v(38): object "break" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mac3.v(39): object "accumulated_weight" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mac3.v(40): object "considered_weight" assigned a value but never read
Warning (10235): Verilog HDL Always Construct warning at mac3.v(102): variable "clear" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at mac3.v(104): variable "incomingspikes" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at mac3.v(105): variable "incomingspikes" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at mac3.v(106): variable "incomingspikes" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at mac3.v(107): variable "incomingspikes" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at mac3.v(108): variable "incomingspikes" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at mac3.v(168): variable "clear" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at mac3.v(67): inferring latch(es) for variable "flip_clear", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac3.v(67): inferring latch(es) for variable "incomingspikes", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac3.v(67): inferring latch(es) for variable "spikes", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac3.v(67): inferring latch(es) for variable "mac3mult_output", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac3.v(67): inferring latch(es) for variable "mac3output0", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac3.v(67): inferring latch(es) for variable "mac3output1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac3.v(67): inferring latch(es) for variable "mac3output2", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac3.v(67): inferring latch(es) for variable "mac3output3", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac3.v(67): inferring latch(es) for variable "mac3output4", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac3.v(67): inferring latch(es) for variable "mac3output5", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac3.v(67): inferring latch(es) for variable "mac3output6", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac3.v(67): inferring latch(es) for variable "mac3output7", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac3.v(67): inferring latch(es) for variable "mac3output8", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac3.v(67): inferring latch(es) for variable "mac3output9", which holds its previous value in one or more paths through the always construct
Warning (10030): Net "source_addresses[3..4]" at mac3.v(37) has no driver or initial value, using a default initial value '0'
Info (10041): Inferred latch for "mac3output9" at mac3.v(102)
Info (10041): Inferred latch for "mac3output8" at mac3.v(102)
Info (10041): Inferred latch for "mac3output7" at mac3.v(102)
Info (10041): Inferred latch for "mac3output6" at mac3.v(102)
Info (10041): Inferred latch for "mac3output5" at mac3.v(102)
Info (10041): Inferred latch for "mac3output4" at mac3.v(102)
Info (10041): Inferred latch for "mac3output3" at mac3.v(102)
Info (10041): Inferred latch for "mac3output2" at mac3.v(102)
Info (10041): Inferred latch for "mac3output1" at mac3.v(102)
Info (10041): Inferred latch for "mac3output0" at mac3.v(102)
Info (10041): Inferred latch for "mac3mult_output[0]" at mac3.v(102)
Info (10041): Inferred latch for "mac3mult_output[1]" at mac3.v(102)
Info (10041): Inferred latch for "mac3mult_output[2]" at mac3.v(102)
Info (10041): Inferred latch for "mac3mult_output[3]" at mac3.v(102)
Info (10041): Inferred latch for "mac3mult_output[4]" at mac3.v(102)
Info (10041): Inferred latch for "mac3mult_output[5]" at mac3.v(102)
Info (10041): Inferred latch for "mac3mult_output[6]" at mac3.v(102)
Info (10041): Inferred latch for "mac3mult_output[7]" at mac3.v(102)
Info (10041): Inferred latch for "mac3mult_output[8]" at mac3.v(102)
Info (10041): Inferred latch for "mac3mult_output[9]" at mac3.v(102)
Info (10041): Inferred latch for "mac3mult_output[10]" at mac3.v(102)
Info (10041): Inferred latch for "mac3mult_output[11]" at mac3.v(102)
Info (10041): Inferred latch for "mac3mult_output[12]" at mac3.v(102)
Info (10041): Inferred latch for "mac3mult_output[13]" at mac3.v(102)
Info (10041): Inferred latch for "mac3mult_output[14]" at mac3.v(102)
Info (10041): Inferred latch for "mac3mult_output[15]" at mac3.v(102)
Info (10041): Inferred latch for "mac3mult_output[16]" at mac3.v(102)
Info (10041): Inferred latch for "mac3mult_output[17]" at mac3.v(102)
Info (10041): Inferred latch for "mac3mult_output[18]" at mac3.v(102)
Info (10041): Inferred latch for "mac3mult_output[19]" at mac3.v(102)
Info (10041): Inferred latch for "mac3mult_output[20]" at mac3.v(102)
Info (10041): Inferred latch for "mac3mult_output[21]" at mac3.v(102)
Info (10041): Inferred latch for "mac3mult_output[22]" at mac3.v(102)
Info (10041): Inferred latch for "mac3mult_output[23]" at mac3.v(102)
Info (10041): Inferred latch for "mac3mult_output[24]" at mac3.v(102)
Info (10041): Inferred latch for "mac3mult_output[25]" at mac3.v(102)
Info (10041): Inferred latch for "mac3mult_output[26]" at mac3.v(102)
Info (10041): Inferred latch for "mac3mult_output[27]" at mac3.v(102)
Info (10041): Inferred latch for "mac3mult_output[28]" at mac3.v(102)
Info (10041): Inferred latch for "mac3mult_output[29]" at mac3.v(102)
Info (10041): Inferred latch for "mac3mult_output[30]" at mac3.v(102)
Info (10041): Inferred latch for "mac3mult_output[31]" at mac3.v(102)
Info (10041): Inferred latch for "source_addresses[2][0]" at mac3.v(102)
Info (10041): Inferred latch for "source_addresses[2][1]" at mac3.v(102)
Info (10041): Inferred latch for "source_addresses[2][2]" at mac3.v(102)
Info (10041): Inferred latch for "source_addresses[2][3]" at mac3.v(102)
Info (10041): Inferred latch for "source_addresses[2][4]" at mac3.v(102)
Info (10041): Inferred latch for "source_addresses[2][5]" at mac3.v(102)
Info (10041): Inferred latch for "source_addresses[2][6]" at mac3.v(102)
Info (10041): Inferred latch for "source_addresses[2][7]" at mac3.v(102)
Info (10041): Inferred latch for "source_addresses[2][8]" at mac3.v(102)
Info (10041): Inferred latch for "source_addresses[2][9]" at mac3.v(102)
Info (10041): Inferred latch for "source_addresses[2][10]" at mac3.v(102)
Info (10041): Inferred latch for "source_addresses[2][11]" at mac3.v(102)
Info (10041): Inferred latch for "source_addresses[1][0]" at mac3.v(102)
Info (10041): Inferred latch for "source_addresses[1][1]" at mac3.v(102)
Info (10041): Inferred latch for "source_addresses[1][2]" at mac3.v(102)
Info (10041): Inferred latch for "source_addresses[1][3]" at mac3.v(102)
Info (10041): Inferred latch for "source_addresses[1][4]" at mac3.v(102)
Info (10041): Inferred latch for "source_addresses[1][5]" at mac3.v(102)
Info (10041): Inferred latch for "source_addresses[1][6]" at mac3.v(102)
Info (10041): Inferred latch for "source_addresses[1][7]" at mac3.v(102)
Info (10041): Inferred latch for "source_addresses[1][8]" at mac3.v(102)
Info (10041): Inferred latch for "source_addresses[1][9]" at mac3.v(102)
Info (10041): Inferred latch for "source_addresses[1][10]" at mac3.v(102)
Info (10041): Inferred latch for "source_addresses[1][11]" at mac3.v(102)
Info (10041): Inferred latch for "source_addresses[0][0]" at mac3.v(102)
Info (10041): Inferred latch for "source_addresses[0][1]" at mac3.v(102)
Info (10041): Inferred latch for "source_addresses[0][2]" at mac3.v(102)
Info (10041): Inferred latch for "source_addresses[0][3]" at mac3.v(102)
Info (10041): Inferred latch for "source_addresses[0][4]" at mac3.v(102)
Info (10041): Inferred latch for "source_addresses[0][5]" at mac3.v(102)
Info (10041): Inferred latch for "source_addresses[0][6]" at mac3.v(102)
Info (10041): Inferred latch for "source_addresses[0][7]" at mac3.v(102)
Info (10041): Inferred latch for "source_addresses[0][8]" at mac3.v(102)
Info (10041): Inferred latch for "source_addresses[0][9]" at mac3.v(102)
Info (10041): Inferred latch for "source_addresses[0][10]" at mac3.v(102)
Info (10041): Inferred latch for "source_addresses[0][11]" at mac3.v(102)
Info (10041): Inferred latch for "incomingspikes[0]" at mac3.v(102)
Info (10041): Inferred latch for "incomingspikes[1]" at mac3.v(102)
Info (10041): Inferred latch for "incomingspikes[2]" at mac3.v(102)
Info (10041): Inferred latch for "incomingspikes[3]" at mac3.v(102)
Info (10041): Inferred latch for "incomingspikes[4]" at mac3.v(102)
Info (12128): Elaborating entity "potential_adder_4" for hierarchy "potential_adder_4:inst15"
Warning (10240): Verilog HDL Always Construct warning at potential_adder_4.v(130): inferring latch(es) for variable "u", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_adder_4.v(130): inferring latch(es) for variable "v_threshold", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_adder_4.v(130): inferring latch(es) for variable "model", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_adder_4.v(130): inferring latch(es) for variable "a", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_adder_4.v(130): inferring latch(es) for variable "b", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_adder_4.v(130): inferring latch(es) for variable "c", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_adder_4.v(130): inferring latch(es) for variable "d", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_adder_4.v(130): inferring latch(es) for variable "final_potentialAdder4", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "final_potentialAdder4[0]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "final_potentialAdder4[1]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "final_potentialAdder4[2]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "final_potentialAdder4[3]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "final_potentialAdder4[4]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "final_potentialAdder4[5]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "final_potentialAdder4[6]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "final_potentialAdder4[7]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "final_potentialAdder4[8]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "final_potentialAdder4[9]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "final_potentialAdder4[10]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "final_potentialAdder4[11]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "final_potentialAdder4[12]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "final_potentialAdder4[13]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "final_potentialAdder4[14]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "final_potentialAdder4[15]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "final_potentialAdder4[16]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "final_potentialAdder4[17]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "final_potentialAdder4[18]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "final_potentialAdder4[19]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "final_potentialAdder4[20]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "final_potentialAdder4[21]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "final_potentialAdder4[22]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "final_potentialAdder4[23]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "final_potentialAdder4[24]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "final_potentialAdder4[25]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "final_potentialAdder4[26]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "final_potentialAdder4[27]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "final_potentialAdder4[28]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "final_potentialAdder4[29]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "final_potentialAdder4[30]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "final_potentialAdder4[31]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "d[0]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "d[1]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "d[2]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "d[3]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "d[4]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "d[5]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "d[6]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "d[7]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "d[8]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "d[9]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "d[10]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "d[11]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "d[12]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "d[13]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "d[14]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "d[15]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "d[16]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "d[17]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "d[18]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "d[19]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "d[20]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "d[21]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "d[22]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "d[23]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "d[24]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "d[25]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "d[26]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "d[27]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "d[28]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "d[29]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "d[30]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "d[31]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "c[0]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "c[1]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "c[2]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "c[3]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "c[4]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "c[5]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "c[6]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "c[7]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "c[8]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "c[9]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "c[10]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "c[11]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "c[12]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "c[13]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "c[14]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "c[15]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "c[16]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "c[17]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "c[18]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "c[19]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "c[20]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "c[21]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "c[22]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "c[23]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "c[24]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "c[25]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "c[26]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "c[27]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "c[28]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "c[29]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "c[30]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "c[31]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "b[0]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "b[1]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "b[2]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "b[3]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "b[4]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "b[5]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "b[6]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "b[7]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "b[8]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "b[9]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "b[10]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "b[11]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "b[12]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "b[13]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "b[14]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "b[15]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "b[16]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "b[17]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "b[18]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "b[19]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "b[20]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "b[21]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "b[22]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "b[23]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "b[24]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "b[25]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "b[26]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "b[27]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "b[28]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "b[29]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "b[30]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "b[31]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "a[0]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "a[1]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "a[2]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "a[3]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "a[4]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "a[5]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "a[6]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "a[7]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "a[8]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "a[9]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "a[10]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "a[11]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "a[12]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "a[13]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "a[14]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "a[15]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "a[16]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "a[17]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "a[18]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "a[19]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "a[20]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "a[21]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "a[22]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "a[23]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "a[24]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "a[25]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "a[26]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "a[27]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "a[28]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "a[29]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "a[30]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "a[31]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "model.10" at potential_adder_4.v(134)
Info (10041): Inferred latch for "model.01" at potential_adder_4.v(134)
Info (10041): Inferred latch for "model.00" at potential_adder_4.v(134)
Info (10041): Inferred latch for "v_threshold[0]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "v_threshold[1]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "v_threshold[2]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "v_threshold[3]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "v_threshold[4]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "v_threshold[5]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "v_threshold[6]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "v_threshold[7]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "v_threshold[8]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "v_threshold[9]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "v_threshold[10]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "v_threshold[11]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "v_threshold[12]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "v_threshold[13]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "v_threshold[14]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "v_threshold[15]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "v_threshold[16]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "v_threshold[17]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "v_threshold[18]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "v_threshold[19]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "v_threshold[20]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "v_threshold[21]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "v_threshold[22]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "v_threshold[23]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "v_threshold[24]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "v_threshold[25]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "v_threshold[26]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "v_threshold[27]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "v_threshold[28]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "v_threshold[29]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "v_threshold[30]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "v_threshold[31]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "u[0]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "u[1]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "u[2]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "u[3]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "u[4]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "u[5]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "u[6]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "u[7]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "u[8]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "u[9]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "u[10]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "u[11]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "u[12]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "u[13]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "u[14]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "u[15]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "u[16]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "u[17]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "u[18]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "u[19]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "u[20]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "u[21]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "u[22]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "u[23]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "u[24]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "u[25]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "u[26]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "u[27]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "u[28]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "u[29]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "u[30]" at potential_adder_4.v(134)
Info (10041): Inferred latch for "u[31]" at potential_adder_4.v(134)
Info (12128): Elaborating entity "potential_decay_4" for hierarchy "potential_decay_4:inst14"
Warning (10036): Verilog HDL or VHDL warning at potential_decay_4.v(43): object "neuron_address" assigned a value but never read
Warning (10858): Verilog HDL warning at potential_decay_4.v(45): object output_potential_decay4_izhi used but never assigned
Warning (10235): Verilog HDL Always Construct warning at potential_decay_4.v(76): variable "set" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at potential_decay_4.v(74): inferring latch(es) for variable "decay_rate", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_4.v(74): inferring latch(es) for variable "model", which holds its previous value in one or more paths through the always construct
Warning (10235): Verilog HDL Always Construct warning at potential_decay_4.v(135): variable "membrane_potential" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at potential_decay_4.v(136): variable "membrane_potential" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at potential_decay_4.v(137): variable "membrane_potential" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at potential_decay_4.v(139): variable "decay_rate" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at potential_decay_4.v(143): truncated value with size 33 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at potential_decay_4.v(158): truncated value with size 33 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at potential_decay_4.v(163): truncated value with size 33 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at potential_decay_4.v(168): truncated value with size 33 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at potential_decay_4.v(174): truncated value with size 33 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at potential_decay_4.v(175): truncated value with size 33 to match size of target (32)
Warning (10235): Verilog HDL Always Construct warning at potential_decay_4.v(176): variable "result_divide_by_2_plus_4" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at potential_decay_4.v(181): truncated value with size 33 to match size of target (32)
Warning (10240): Verilog HDL Always Construct warning at potential_decay_4.v(110): inferring latch(es) for variable "sign", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_4.v(110): inferring latch(es) for variable "exponent", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_4.v(110): inferring latch(es) for variable "mantissa", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_4.v(110): inferring latch(es) for variable "adjusted_exponent", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_4.v(110): inferring latch(es) for variable "output_potential_decay4_LIF", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_4.v(110): inferring latch(es) for variable "exponent_divided_by_2", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_4.v(110): inferring latch(es) for variable "exponent_divided_by_4", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_4.v(110): inferring latch(es) for variable "number_divided_by_2", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_4.v(110): inferring latch(es) for variable "number_divided_by_4", which holds its previous value in one or more paths through the always construct
Warning (10235): Verilog HDL Always Construct warning at potential_decay_4.v(191): variable "model" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10030): Net "output_potential_decay4_izhi" at potential_decay_4.v(45) has no driver or initial value, using a default initial value '0'
Info (10041): Inferred latch for "number_divided_by_4[0]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "number_divided_by_4[1]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "number_divided_by_4[2]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "number_divided_by_4[3]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "number_divided_by_4[4]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "number_divided_by_4[5]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "number_divided_by_4[6]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "number_divided_by_4[7]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "number_divided_by_4[8]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "number_divided_by_4[9]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "number_divided_by_4[10]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "number_divided_by_4[11]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "number_divided_by_4[12]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "number_divided_by_4[13]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "number_divided_by_4[14]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "number_divided_by_4[15]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "number_divided_by_4[16]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "number_divided_by_4[17]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "number_divided_by_4[18]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "number_divided_by_4[19]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "number_divided_by_4[20]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "number_divided_by_4[21]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "number_divided_by_4[22]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "number_divided_by_4[23]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "number_divided_by_4[24]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "number_divided_by_4[25]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "number_divided_by_4[26]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "number_divided_by_4[27]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "number_divided_by_4[28]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "number_divided_by_4[29]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "number_divided_by_4[30]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "number_divided_by_4[31]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "number_divided_by_2[0]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "number_divided_by_2[1]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "number_divided_by_2[2]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "number_divided_by_2[3]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "number_divided_by_2[4]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "number_divided_by_2[5]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "number_divided_by_2[6]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "number_divided_by_2[7]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "number_divided_by_2[8]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "number_divided_by_2[9]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "number_divided_by_2[10]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "number_divided_by_2[11]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "number_divided_by_2[12]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "number_divided_by_2[13]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "number_divided_by_2[14]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "number_divided_by_2[15]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "number_divided_by_2[16]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "number_divided_by_2[17]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "number_divided_by_2[18]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "number_divided_by_2[19]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "number_divided_by_2[20]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "number_divided_by_2[21]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "number_divided_by_2[22]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "number_divided_by_2[23]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "number_divided_by_2[24]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "number_divided_by_2[25]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "number_divided_by_2[26]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "number_divided_by_2[27]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "number_divided_by_2[28]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "number_divided_by_2[29]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "number_divided_by_2[30]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "number_divided_by_2[31]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "output_potential_decay4_LIF[0]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "output_potential_decay4_LIF[1]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "output_potential_decay4_LIF[2]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "output_potential_decay4_LIF[3]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "output_potential_decay4_LIF[4]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "output_potential_decay4_LIF[5]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "output_potential_decay4_LIF[6]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "output_potential_decay4_LIF[7]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "output_potential_decay4_LIF[8]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "output_potential_decay4_LIF[9]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "output_potential_decay4_LIF[10]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "output_potential_decay4_LIF[11]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "output_potential_decay4_LIF[12]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "output_potential_decay4_LIF[13]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "output_potential_decay4_LIF[14]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "output_potential_decay4_LIF[15]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "output_potential_decay4_LIF[16]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "output_potential_decay4_LIF[17]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "output_potential_decay4_LIF[18]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "output_potential_decay4_LIF[19]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "output_potential_decay4_LIF[20]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "output_potential_decay4_LIF[21]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "output_potential_decay4_LIF[22]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "output_potential_decay4_LIF[23]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "output_potential_decay4_LIF[24]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "output_potential_decay4_LIF[25]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "output_potential_decay4_LIF[26]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "output_potential_decay4_LIF[27]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "output_potential_decay4_LIF[28]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "output_potential_decay4_LIF[29]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "output_potential_decay4_LIF[30]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "output_potential_decay4_LIF[31]" at potential_decay_4.v(123)
Info (10041): Inferred latch for "model.10" at potential_decay_4.v(82)
Info (10041): Inferred latch for "model.01" at potential_decay_4.v(82)
Info (10041): Inferred latch for "model.00" at potential_decay_4.v(82)
Info (10041): Inferred latch for "decay_rate.1000" at potential_decay_4.v(82)
Info (10041): Inferred latch for "decay_rate.0100" at potential_decay_4.v(82)
Info (10041): Inferred latch for "decay_rate.0011" at potential_decay_4.v(82)
Info (10041): Inferred latch for "decay_rate.0010" at potential_decay_4.v(82)
Info (10041): Inferred latch for "decay_rate.0001" at potential_decay_4.v(82)
Info (12128): Elaborating entity "mac4" for hierarchy "mac4:inst13"
Warning (10036): Verilog HDL or VHDL warning at mac4.v(36): object "weights" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mac4.v(38): object "break" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mac4.v(39): object "accumulated_weight" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mac4.v(40): object "considered_weight" assigned a value but never read
Warning (10235): Verilog HDL Always Construct warning at mac4.v(102): variable "clear" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at mac4.v(104): variable "incomingspikes" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at mac4.v(105): variable "incomingspikes" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at mac4.v(106): variable "incomingspikes" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at mac4.v(107): variable "incomingspikes" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at mac4.v(108): variable "incomingspikes" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at mac4.v(168): variable "clear" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at mac4.v(67): inferring latch(es) for variable "flip_clear", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac4.v(67): inferring latch(es) for variable "incomingspikes", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac4.v(67): inferring latch(es) for variable "spikes", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac4.v(67): inferring latch(es) for variable "mac4mult_output", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac4.v(67): inferring latch(es) for variable "mac4macoutput0", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac4.v(67): inferring latch(es) for variable "mac4macoutput1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac4.v(67): inferring latch(es) for variable "mac4macoutput2", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac4.v(67): inferring latch(es) for variable "mac4macoutput3", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac4.v(67): inferring latch(es) for variable "mac4macoutput4", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac4.v(67): inferring latch(es) for variable "mac4macoutput5", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac4.v(67): inferring latch(es) for variable "mac4macoutput6", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac4.v(67): inferring latch(es) for variable "mac4macoutput7", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac4.v(67): inferring latch(es) for variable "mac4macoutput8", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac4.v(67): inferring latch(es) for variable "mac4macoutput9", which holds its previous value in one or more paths through the always construct
Warning (10030): Net "source_addresses[3..4]" at mac4.v(37) has no driver or initial value, using a default initial value '0'
Info (10041): Inferred latch for "mac4macoutput9" at mac4.v(102)
Info (10041): Inferred latch for "mac4macoutput8" at mac4.v(102)
Info (10041): Inferred latch for "mac4macoutput7" at mac4.v(102)
Info (10041): Inferred latch for "mac4macoutput6" at mac4.v(102)
Info (10041): Inferred latch for "mac4macoutput5" at mac4.v(102)
Info (10041): Inferred latch for "mac4macoutput4" at mac4.v(102)
Info (10041): Inferred latch for "mac4macoutput3" at mac4.v(102)
Info (10041): Inferred latch for "mac4macoutput2" at mac4.v(102)
Info (10041): Inferred latch for "mac4macoutput1" at mac4.v(102)
Info (10041): Inferred latch for "mac4macoutput0" at mac4.v(102)
Info (10041): Inferred latch for "mac4mult_output[0]" at mac4.v(102)
Info (10041): Inferred latch for "mac4mult_output[1]" at mac4.v(102)
Info (10041): Inferred latch for "mac4mult_output[2]" at mac4.v(102)
Info (10041): Inferred latch for "mac4mult_output[3]" at mac4.v(102)
Info (10041): Inferred latch for "mac4mult_output[4]" at mac4.v(102)
Info (10041): Inferred latch for "mac4mult_output[5]" at mac4.v(102)
Info (10041): Inferred latch for "mac4mult_output[6]" at mac4.v(102)
Info (10041): Inferred latch for "mac4mult_output[7]" at mac4.v(102)
Info (10041): Inferred latch for "mac4mult_output[8]" at mac4.v(102)
Info (10041): Inferred latch for "mac4mult_output[9]" at mac4.v(102)
Info (10041): Inferred latch for "mac4mult_output[10]" at mac4.v(102)
Info (10041): Inferred latch for "mac4mult_output[11]" at mac4.v(102)
Info (10041): Inferred latch for "mac4mult_output[12]" at mac4.v(102)
Info (10041): Inferred latch for "mac4mult_output[13]" at mac4.v(102)
Info (10041): Inferred latch for "mac4mult_output[14]" at mac4.v(102)
Info (10041): Inferred latch for "mac4mult_output[15]" at mac4.v(102)
Info (10041): Inferred latch for "mac4mult_output[16]" at mac4.v(102)
Info (10041): Inferred latch for "mac4mult_output[17]" at mac4.v(102)
Info (10041): Inferred latch for "mac4mult_output[18]" at mac4.v(102)
Info (10041): Inferred latch for "mac4mult_output[19]" at mac4.v(102)
Info (10041): Inferred latch for "mac4mult_output[20]" at mac4.v(102)
Info (10041): Inferred latch for "mac4mult_output[21]" at mac4.v(102)
Info (10041): Inferred latch for "mac4mult_output[22]" at mac4.v(102)
Info (10041): Inferred latch for "mac4mult_output[23]" at mac4.v(102)
Info (10041): Inferred latch for "mac4mult_output[24]" at mac4.v(102)
Info (10041): Inferred latch for "mac4mult_output[25]" at mac4.v(102)
Info (10041): Inferred latch for "mac4mult_output[26]" at mac4.v(102)
Info (10041): Inferred latch for "mac4mult_output[27]" at mac4.v(102)
Info (10041): Inferred latch for "mac4mult_output[28]" at mac4.v(102)
Info (10041): Inferred latch for "mac4mult_output[29]" at mac4.v(102)
Info (10041): Inferred latch for "mac4mult_output[30]" at mac4.v(102)
Info (10041): Inferred latch for "mac4mult_output[31]" at mac4.v(102)
Info (10041): Inferred latch for "source_addresses[2][0]" at mac4.v(102)
Info (10041): Inferred latch for "source_addresses[2][1]" at mac4.v(102)
Info (10041): Inferred latch for "source_addresses[2][2]" at mac4.v(102)
Info (10041): Inferred latch for "source_addresses[2][3]" at mac4.v(102)
Info (10041): Inferred latch for "source_addresses[2][4]" at mac4.v(102)
Info (10041): Inferred latch for "source_addresses[2][5]" at mac4.v(102)
Info (10041): Inferred latch for "source_addresses[2][6]" at mac4.v(102)
Info (10041): Inferred latch for "source_addresses[2][7]" at mac4.v(102)
Info (10041): Inferred latch for "source_addresses[2][8]" at mac4.v(102)
Info (10041): Inferred latch for "source_addresses[2][9]" at mac4.v(102)
Info (10041): Inferred latch for "source_addresses[2][10]" at mac4.v(102)
Info (10041): Inferred latch for "source_addresses[2][11]" at mac4.v(102)
Info (10041): Inferred latch for "source_addresses[1][0]" at mac4.v(102)
Info (10041): Inferred latch for "source_addresses[1][1]" at mac4.v(102)
Info (10041): Inferred latch for "source_addresses[1][2]" at mac4.v(102)
Info (10041): Inferred latch for "source_addresses[1][3]" at mac4.v(102)
Info (10041): Inferred latch for "source_addresses[1][4]" at mac4.v(102)
Info (10041): Inferred latch for "source_addresses[1][5]" at mac4.v(102)
Info (10041): Inferred latch for "source_addresses[1][6]" at mac4.v(102)
Info (10041): Inferred latch for "source_addresses[1][7]" at mac4.v(102)
Info (10041): Inferred latch for "source_addresses[1][8]" at mac4.v(102)
Info (10041): Inferred latch for "source_addresses[1][9]" at mac4.v(102)
Info (10041): Inferred latch for "source_addresses[1][10]" at mac4.v(102)
Info (10041): Inferred latch for "source_addresses[1][11]" at mac4.v(102)
Info (10041): Inferred latch for "source_addresses[0][0]" at mac4.v(102)
Info (10041): Inferred latch for "source_addresses[0][1]" at mac4.v(102)
Info (10041): Inferred latch for "source_addresses[0][2]" at mac4.v(102)
Info (10041): Inferred latch for "source_addresses[0][3]" at mac4.v(102)
Info (10041): Inferred latch for "source_addresses[0][4]" at mac4.v(102)
Info (10041): Inferred latch for "source_addresses[0][5]" at mac4.v(102)
Info (10041): Inferred latch for "source_addresses[0][6]" at mac4.v(102)
Info (10041): Inferred latch for "source_addresses[0][7]" at mac4.v(102)
Info (10041): Inferred latch for "source_addresses[0][8]" at mac4.v(102)
Info (10041): Inferred latch for "source_addresses[0][9]" at mac4.v(102)
Info (10041): Inferred latch for "source_addresses[0][10]" at mac4.v(102)
Info (10041): Inferred latch for "source_addresses[0][11]" at mac4.v(102)
Info (10041): Inferred latch for "incomingspikes[0]" at mac4.v(102)
Info (10041): Inferred latch for "incomingspikes[1]" at mac4.v(102)
Info (10041): Inferred latch for "incomingspikes[2]" at mac4.v(102)
Info (10041): Inferred latch for "incomingspikes[3]" at mac4.v(102)
Info (10041): Inferred latch for "incomingspikes[4]" at mac4.v(102)
Info (12128): Elaborating entity "potential_adder_5" for hierarchy "potential_adder_5:inst22"
Warning (10240): Verilog HDL Always Construct warning at potential_adder_5.v(130): inferring latch(es) for variable "u", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_adder_5.v(130): inferring latch(es) for variable "v_threshold", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_adder_5.v(130): inferring latch(es) for variable "model", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_adder_5.v(130): inferring latch(es) for variable "a", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_adder_5.v(130): inferring latch(es) for variable "b", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_adder_5.v(130): inferring latch(es) for variable "c", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_adder_5.v(130): inferring latch(es) for variable "d", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_adder_5.v(130): inferring latch(es) for variable "final_potentialAdder5", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "final_potentialAdder5[0]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "final_potentialAdder5[1]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "final_potentialAdder5[2]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "final_potentialAdder5[3]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "final_potentialAdder5[4]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "final_potentialAdder5[5]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "final_potentialAdder5[6]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "final_potentialAdder5[7]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "final_potentialAdder5[8]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "final_potentialAdder5[9]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "final_potentialAdder5[10]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "final_potentialAdder5[11]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "final_potentialAdder5[12]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "final_potentialAdder5[13]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "final_potentialAdder5[14]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "final_potentialAdder5[15]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "final_potentialAdder5[16]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "final_potentialAdder5[17]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "final_potentialAdder5[18]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "final_potentialAdder5[19]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "final_potentialAdder5[20]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "final_potentialAdder5[21]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "final_potentialAdder5[22]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "final_potentialAdder5[23]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "final_potentialAdder5[24]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "final_potentialAdder5[25]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "final_potentialAdder5[26]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "final_potentialAdder5[27]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "final_potentialAdder5[28]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "final_potentialAdder5[29]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "final_potentialAdder5[30]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "final_potentialAdder5[31]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "d[0]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "d[1]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "d[2]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "d[3]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "d[4]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "d[5]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "d[6]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "d[7]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "d[8]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "d[9]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "d[10]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "d[11]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "d[12]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "d[13]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "d[14]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "d[15]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "d[16]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "d[17]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "d[18]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "d[19]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "d[20]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "d[21]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "d[22]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "d[23]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "d[24]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "d[25]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "d[26]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "d[27]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "d[28]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "d[29]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "d[30]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "d[31]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "c[0]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "c[1]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "c[2]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "c[3]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "c[4]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "c[5]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "c[6]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "c[7]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "c[8]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "c[9]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "c[10]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "c[11]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "c[12]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "c[13]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "c[14]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "c[15]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "c[16]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "c[17]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "c[18]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "c[19]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "c[20]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "c[21]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "c[22]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "c[23]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "c[24]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "c[25]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "c[26]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "c[27]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "c[28]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "c[29]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "c[30]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "c[31]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "b[0]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "b[1]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "b[2]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "b[3]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "b[4]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "b[5]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "b[6]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "b[7]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "b[8]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "b[9]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "b[10]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "b[11]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "b[12]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "b[13]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "b[14]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "b[15]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "b[16]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "b[17]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "b[18]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "b[19]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "b[20]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "b[21]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "b[22]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "b[23]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "b[24]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "b[25]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "b[26]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "b[27]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "b[28]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "b[29]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "b[30]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "b[31]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "a[0]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "a[1]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "a[2]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "a[3]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "a[4]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "a[5]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "a[6]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "a[7]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "a[8]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "a[9]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "a[10]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "a[11]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "a[12]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "a[13]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "a[14]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "a[15]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "a[16]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "a[17]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "a[18]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "a[19]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "a[20]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "a[21]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "a[22]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "a[23]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "a[24]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "a[25]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "a[26]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "a[27]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "a[28]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "a[29]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "a[30]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "a[31]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "model.10" at potential_adder_5.v(134)
Info (10041): Inferred latch for "model.01" at potential_adder_5.v(134)
Info (10041): Inferred latch for "model.00" at potential_adder_5.v(134)
Info (10041): Inferred latch for "v_threshold[0]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "v_threshold[1]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "v_threshold[2]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "v_threshold[3]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "v_threshold[4]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "v_threshold[5]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "v_threshold[6]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "v_threshold[7]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "v_threshold[8]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "v_threshold[9]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "v_threshold[10]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "v_threshold[11]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "v_threshold[12]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "v_threshold[13]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "v_threshold[14]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "v_threshold[15]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "v_threshold[16]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "v_threshold[17]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "v_threshold[18]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "v_threshold[19]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "v_threshold[20]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "v_threshold[21]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "v_threshold[22]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "v_threshold[23]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "v_threshold[24]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "v_threshold[25]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "v_threshold[26]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "v_threshold[27]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "v_threshold[28]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "v_threshold[29]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "v_threshold[30]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "v_threshold[31]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "u[0]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "u[1]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "u[2]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "u[3]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "u[4]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "u[5]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "u[6]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "u[7]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "u[8]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "u[9]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "u[10]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "u[11]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "u[12]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "u[13]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "u[14]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "u[15]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "u[16]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "u[17]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "u[18]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "u[19]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "u[20]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "u[21]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "u[22]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "u[23]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "u[24]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "u[25]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "u[26]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "u[27]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "u[28]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "u[29]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "u[30]" at potential_adder_5.v(134)
Info (10041): Inferred latch for "u[31]" at potential_adder_5.v(134)
Info (12128): Elaborating entity "potential_decay_5" for hierarchy "potential_decay_5:inst17"
Warning (10036): Verilog HDL or VHDL warning at potential_decay_5.v(43): object "neuron_address" assigned a value but never read
Warning (10858): Verilog HDL warning at potential_decay_5.v(45): object output_potential_decay5_izhi used but never assigned
Warning (10235): Verilog HDL Always Construct warning at potential_decay_5.v(76): variable "set" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at potential_decay_5.v(74): inferring latch(es) for variable "decay_rate", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_5.v(74): inferring latch(es) for variable "model", which holds its previous value in one or more paths through the always construct
Warning (10235): Verilog HDL Always Construct warning at potential_decay_5.v(135): variable "membrane_potential" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at potential_decay_5.v(136): variable "membrane_potential" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at potential_decay_5.v(137): variable "membrane_potential" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at potential_decay_5.v(139): variable "decay_rate" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at potential_decay_5.v(143): truncated value with size 33 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at potential_decay_5.v(158): truncated value with size 33 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at potential_decay_5.v(163): truncated value with size 33 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at potential_decay_5.v(168): truncated value with size 33 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at potential_decay_5.v(174): truncated value with size 33 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at potential_decay_5.v(175): truncated value with size 33 to match size of target (32)
Warning (10235): Verilog HDL Always Construct warning at potential_decay_5.v(176): variable "result_divide_by_2_plus_4" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at potential_decay_5.v(181): truncated value with size 33 to match size of target (32)
Warning (10240): Verilog HDL Always Construct warning at potential_decay_5.v(110): inferring latch(es) for variable "sign", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_5.v(110): inferring latch(es) for variable "exponent", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_5.v(110): inferring latch(es) for variable "mantissa", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_5.v(110): inferring latch(es) for variable "adjusted_exponent", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_5.v(110): inferring latch(es) for variable "output_potential_decay5_LIF", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_5.v(110): inferring latch(es) for variable "exponent_divided_by_2", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_5.v(110): inferring latch(es) for variable "exponent_divided_by_4", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_5.v(110): inferring latch(es) for variable "number_divided_by_2", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_5.v(110): inferring latch(es) for variable "number_divided_by_4", which holds its previous value in one or more paths through the always construct
Warning (10235): Verilog HDL Always Construct warning at potential_decay_5.v(191): variable "model" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10030): Net "output_potential_decay5_izhi" at potential_decay_5.v(45) has no driver or initial value, using a default initial value '0'
Info (10041): Inferred latch for "number_divided_by_4[0]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "number_divided_by_4[1]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "number_divided_by_4[2]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "number_divided_by_4[3]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "number_divided_by_4[4]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "number_divided_by_4[5]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "number_divided_by_4[6]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "number_divided_by_4[7]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "number_divided_by_4[8]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "number_divided_by_4[9]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "number_divided_by_4[10]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "number_divided_by_4[11]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "number_divided_by_4[12]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "number_divided_by_4[13]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "number_divided_by_4[14]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "number_divided_by_4[15]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "number_divided_by_4[16]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "number_divided_by_4[17]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "number_divided_by_4[18]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "number_divided_by_4[19]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "number_divided_by_4[20]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "number_divided_by_4[21]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "number_divided_by_4[22]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "number_divided_by_4[23]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "number_divided_by_4[24]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "number_divided_by_4[25]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "number_divided_by_4[26]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "number_divided_by_4[27]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "number_divided_by_4[28]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "number_divided_by_4[29]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "number_divided_by_4[30]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "number_divided_by_4[31]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "number_divided_by_2[0]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "number_divided_by_2[1]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "number_divided_by_2[2]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "number_divided_by_2[3]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "number_divided_by_2[4]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "number_divided_by_2[5]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "number_divided_by_2[6]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "number_divided_by_2[7]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "number_divided_by_2[8]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "number_divided_by_2[9]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "number_divided_by_2[10]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "number_divided_by_2[11]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "number_divided_by_2[12]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "number_divided_by_2[13]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "number_divided_by_2[14]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "number_divided_by_2[15]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "number_divided_by_2[16]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "number_divided_by_2[17]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "number_divided_by_2[18]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "number_divided_by_2[19]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "number_divided_by_2[20]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "number_divided_by_2[21]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "number_divided_by_2[22]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "number_divided_by_2[23]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "number_divided_by_2[24]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "number_divided_by_2[25]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "number_divided_by_2[26]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "number_divided_by_2[27]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "number_divided_by_2[28]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "number_divided_by_2[29]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "number_divided_by_2[30]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "number_divided_by_2[31]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "output_potential_decay5_LIF[0]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "output_potential_decay5_LIF[1]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "output_potential_decay5_LIF[2]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "output_potential_decay5_LIF[3]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "output_potential_decay5_LIF[4]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "output_potential_decay5_LIF[5]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "output_potential_decay5_LIF[6]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "output_potential_decay5_LIF[7]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "output_potential_decay5_LIF[8]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "output_potential_decay5_LIF[9]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "output_potential_decay5_LIF[10]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "output_potential_decay5_LIF[11]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "output_potential_decay5_LIF[12]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "output_potential_decay5_LIF[13]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "output_potential_decay5_LIF[14]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "output_potential_decay5_LIF[15]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "output_potential_decay5_LIF[16]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "output_potential_decay5_LIF[17]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "output_potential_decay5_LIF[18]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "output_potential_decay5_LIF[19]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "output_potential_decay5_LIF[20]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "output_potential_decay5_LIF[21]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "output_potential_decay5_LIF[22]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "output_potential_decay5_LIF[23]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "output_potential_decay5_LIF[24]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "output_potential_decay5_LIF[25]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "output_potential_decay5_LIF[26]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "output_potential_decay5_LIF[27]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "output_potential_decay5_LIF[28]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "output_potential_decay5_LIF[29]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "output_potential_decay5_LIF[30]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "output_potential_decay5_LIF[31]" at potential_decay_5.v(123)
Info (10041): Inferred latch for "model.10" at potential_decay_5.v(82)
Info (10041): Inferred latch for "model.01" at potential_decay_5.v(82)
Info (10041): Inferred latch for "model.00" at potential_decay_5.v(82)
Info (10041): Inferred latch for "decay_rate.1000" at potential_decay_5.v(82)
Info (10041): Inferred latch for "decay_rate.0100" at potential_decay_5.v(82)
Info (10041): Inferred latch for "decay_rate.0011" at potential_decay_5.v(82)
Info (10041): Inferred latch for "decay_rate.0010" at potential_decay_5.v(82)
Info (10041): Inferred latch for "decay_rate.0001" at potential_decay_5.v(82)
Info (12128): Elaborating entity "mac5" for hierarchy "mac5:inst16"
Warning (10036): Verilog HDL or VHDL warning at mac5.v(36): object "weights" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mac5.v(38): object "break" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mac5.v(39): object "accumulated_weight" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mac5.v(40): object "considered_weight" assigned a value but never read
Warning (10235): Verilog HDL Always Construct warning at mac5.v(102): variable "clear" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at mac5.v(104): variable "incomingspikes" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at mac5.v(105): variable "incomingspikes" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at mac5.v(106): variable "incomingspikes" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at mac5.v(107): variable "incomingspikes" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at mac5.v(108): variable "incomingspikes" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at mac5.v(168): variable "clear" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at mac5.v(67): inferring latch(es) for variable "flip_clear", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac5.v(67): inferring latch(es) for variable "incomingspikes", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac5.v(67): inferring latch(es) for variable "spikes", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac5.v(67): inferring latch(es) for variable "mac5mult_output", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac5.v(67): inferring latch(es) for variable "mac5output0", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac5.v(67): inferring latch(es) for variable "mac5output1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac5.v(67): inferring latch(es) for variable "mac5output2", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac5.v(67): inferring latch(es) for variable "mac5output3", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac5.v(67): inferring latch(es) for variable "mac5output4", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac5.v(67): inferring latch(es) for variable "mac5output5", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac5.v(67): inferring latch(es) for variable "mac5output6", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac5.v(67): inferring latch(es) for variable "mac5output7", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac5.v(67): inferring latch(es) for variable "mac5output8", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac5.v(67): inferring latch(es) for variable "mac5output9", which holds its previous value in one or more paths through the always construct
Warning (10030): Net "source_addresses[3..4]" at mac5.v(37) has no driver or initial value, using a default initial value '0'
Info (10041): Inferred latch for "mac5output9" at mac5.v(102)
Info (10041): Inferred latch for "mac5output8" at mac5.v(102)
Info (10041): Inferred latch for "mac5output7" at mac5.v(102)
Info (10041): Inferred latch for "mac5output6" at mac5.v(102)
Info (10041): Inferred latch for "mac5output5" at mac5.v(102)
Info (10041): Inferred latch for "mac5output4" at mac5.v(102)
Info (10041): Inferred latch for "mac5output3" at mac5.v(102)
Info (10041): Inferred latch for "mac5output2" at mac5.v(102)
Info (10041): Inferred latch for "mac5output1" at mac5.v(102)
Info (10041): Inferred latch for "mac5output0" at mac5.v(102)
Info (10041): Inferred latch for "mac5mult_output[0]" at mac5.v(102)
Info (10041): Inferred latch for "mac5mult_output[1]" at mac5.v(102)
Info (10041): Inferred latch for "mac5mult_output[2]" at mac5.v(102)
Info (10041): Inferred latch for "mac5mult_output[3]" at mac5.v(102)
Info (10041): Inferred latch for "mac5mult_output[4]" at mac5.v(102)
Info (10041): Inferred latch for "mac5mult_output[5]" at mac5.v(102)
Info (10041): Inferred latch for "mac5mult_output[6]" at mac5.v(102)
Info (10041): Inferred latch for "mac5mult_output[7]" at mac5.v(102)
Info (10041): Inferred latch for "mac5mult_output[8]" at mac5.v(102)
Info (10041): Inferred latch for "mac5mult_output[9]" at mac5.v(102)
Info (10041): Inferred latch for "mac5mult_output[10]" at mac5.v(102)
Info (10041): Inferred latch for "mac5mult_output[11]" at mac5.v(102)
Info (10041): Inferred latch for "mac5mult_output[12]" at mac5.v(102)
Info (10041): Inferred latch for "mac5mult_output[13]" at mac5.v(102)
Info (10041): Inferred latch for "mac5mult_output[14]" at mac5.v(102)
Info (10041): Inferred latch for "mac5mult_output[15]" at mac5.v(102)
Info (10041): Inferred latch for "mac5mult_output[16]" at mac5.v(102)
Info (10041): Inferred latch for "mac5mult_output[17]" at mac5.v(102)
Info (10041): Inferred latch for "mac5mult_output[18]" at mac5.v(102)
Info (10041): Inferred latch for "mac5mult_output[19]" at mac5.v(102)
Info (10041): Inferred latch for "mac5mult_output[20]" at mac5.v(102)
Info (10041): Inferred latch for "mac5mult_output[21]" at mac5.v(102)
Info (10041): Inferred latch for "mac5mult_output[22]" at mac5.v(102)
Info (10041): Inferred latch for "mac5mult_output[23]" at mac5.v(102)
Info (10041): Inferred latch for "mac5mult_output[24]" at mac5.v(102)
Info (10041): Inferred latch for "mac5mult_output[25]" at mac5.v(102)
Info (10041): Inferred latch for "mac5mult_output[26]" at mac5.v(102)
Info (10041): Inferred latch for "mac5mult_output[27]" at mac5.v(102)
Info (10041): Inferred latch for "mac5mult_output[28]" at mac5.v(102)
Info (10041): Inferred latch for "mac5mult_output[29]" at mac5.v(102)
Info (10041): Inferred latch for "mac5mult_output[30]" at mac5.v(102)
Info (10041): Inferred latch for "mac5mult_output[31]" at mac5.v(102)
Info (10041): Inferred latch for "source_addresses[2][0]" at mac5.v(102)
Info (10041): Inferred latch for "source_addresses[2][1]" at mac5.v(102)
Info (10041): Inferred latch for "source_addresses[2][2]" at mac5.v(102)
Info (10041): Inferred latch for "source_addresses[2][3]" at mac5.v(102)
Info (10041): Inferred latch for "source_addresses[2][4]" at mac5.v(102)
Info (10041): Inferred latch for "source_addresses[2][5]" at mac5.v(102)
Info (10041): Inferred latch for "source_addresses[2][6]" at mac5.v(102)
Info (10041): Inferred latch for "source_addresses[2][7]" at mac5.v(102)
Info (10041): Inferred latch for "source_addresses[2][8]" at mac5.v(102)
Info (10041): Inferred latch for "source_addresses[2][9]" at mac5.v(102)
Info (10041): Inferred latch for "source_addresses[2][10]" at mac5.v(102)
Info (10041): Inferred latch for "source_addresses[2][11]" at mac5.v(102)
Info (10041): Inferred latch for "source_addresses[1][0]" at mac5.v(102)
Info (10041): Inferred latch for "source_addresses[1][1]" at mac5.v(102)
Info (10041): Inferred latch for "source_addresses[1][2]" at mac5.v(102)
Info (10041): Inferred latch for "source_addresses[1][3]" at mac5.v(102)
Info (10041): Inferred latch for "source_addresses[1][4]" at mac5.v(102)
Info (10041): Inferred latch for "source_addresses[1][5]" at mac5.v(102)
Info (10041): Inferred latch for "source_addresses[1][6]" at mac5.v(102)
Info (10041): Inferred latch for "source_addresses[1][7]" at mac5.v(102)
Info (10041): Inferred latch for "source_addresses[1][8]" at mac5.v(102)
Info (10041): Inferred latch for "source_addresses[1][9]" at mac5.v(102)
Info (10041): Inferred latch for "source_addresses[1][10]" at mac5.v(102)
Info (10041): Inferred latch for "source_addresses[1][11]" at mac5.v(102)
Info (10041): Inferred latch for "source_addresses[0][0]" at mac5.v(102)
Info (10041): Inferred latch for "source_addresses[0][1]" at mac5.v(102)
Info (10041): Inferred latch for "source_addresses[0][2]" at mac5.v(102)
Info (10041): Inferred latch for "source_addresses[0][3]" at mac5.v(102)
Info (10041): Inferred latch for "source_addresses[0][4]" at mac5.v(102)
Info (10041): Inferred latch for "source_addresses[0][5]" at mac5.v(102)
Info (10041): Inferred latch for "source_addresses[0][6]" at mac5.v(102)
Info (10041): Inferred latch for "source_addresses[0][7]" at mac5.v(102)
Info (10041): Inferred latch for "source_addresses[0][8]" at mac5.v(102)
Info (10041): Inferred latch for "source_addresses[0][9]" at mac5.v(102)
Info (10041): Inferred latch for "source_addresses[0][10]" at mac5.v(102)
Info (10041): Inferred latch for "source_addresses[0][11]" at mac5.v(102)
Info (10041): Inferred latch for "incomingspikes[0]" at mac5.v(102)
Info (10041): Inferred latch for "incomingspikes[1]" at mac5.v(102)
Info (10041): Inferred latch for "incomingspikes[2]" at mac5.v(102)
Info (10041): Inferred latch for "incomingspikes[3]" at mac5.v(102)
Info (10041): Inferred latch for "incomingspikes[4]" at mac5.v(102)
Info (12128): Elaborating entity "potential_adder_6" for hierarchy "potential_adder_6:inst25"
Warning (10240): Verilog HDL Always Construct warning at potential_adder_6.v(130): inferring latch(es) for variable "u", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_adder_6.v(130): inferring latch(es) for variable "v_threshold", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_adder_6.v(130): inferring latch(es) for variable "model", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_adder_6.v(130): inferring latch(es) for variable "a", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_adder_6.v(130): inferring latch(es) for variable "b", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_adder_6.v(130): inferring latch(es) for variable "c", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_adder_6.v(130): inferring latch(es) for variable "d", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_adder_6.v(130): inferring latch(es) for variable "final_potentialAdder6", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "final_potentialAdder6[0]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "final_potentialAdder6[1]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "final_potentialAdder6[2]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "final_potentialAdder6[3]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "final_potentialAdder6[4]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "final_potentialAdder6[5]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "final_potentialAdder6[6]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "final_potentialAdder6[7]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "final_potentialAdder6[8]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "final_potentialAdder6[9]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "final_potentialAdder6[10]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "final_potentialAdder6[11]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "final_potentialAdder6[12]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "final_potentialAdder6[13]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "final_potentialAdder6[14]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "final_potentialAdder6[15]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "final_potentialAdder6[16]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "final_potentialAdder6[17]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "final_potentialAdder6[18]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "final_potentialAdder6[19]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "final_potentialAdder6[20]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "final_potentialAdder6[21]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "final_potentialAdder6[22]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "final_potentialAdder6[23]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "final_potentialAdder6[24]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "final_potentialAdder6[25]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "final_potentialAdder6[26]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "final_potentialAdder6[27]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "final_potentialAdder6[28]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "final_potentialAdder6[29]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "final_potentialAdder6[30]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "final_potentialAdder6[31]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "d[0]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "d[1]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "d[2]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "d[3]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "d[4]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "d[5]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "d[6]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "d[7]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "d[8]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "d[9]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "d[10]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "d[11]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "d[12]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "d[13]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "d[14]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "d[15]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "d[16]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "d[17]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "d[18]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "d[19]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "d[20]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "d[21]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "d[22]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "d[23]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "d[24]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "d[25]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "d[26]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "d[27]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "d[28]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "d[29]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "d[30]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "d[31]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "c[0]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "c[1]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "c[2]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "c[3]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "c[4]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "c[5]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "c[6]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "c[7]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "c[8]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "c[9]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "c[10]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "c[11]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "c[12]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "c[13]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "c[14]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "c[15]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "c[16]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "c[17]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "c[18]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "c[19]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "c[20]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "c[21]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "c[22]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "c[23]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "c[24]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "c[25]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "c[26]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "c[27]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "c[28]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "c[29]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "c[30]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "c[31]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "b[0]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "b[1]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "b[2]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "b[3]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "b[4]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "b[5]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "b[6]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "b[7]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "b[8]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "b[9]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "b[10]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "b[11]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "b[12]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "b[13]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "b[14]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "b[15]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "b[16]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "b[17]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "b[18]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "b[19]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "b[20]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "b[21]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "b[22]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "b[23]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "b[24]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "b[25]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "b[26]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "b[27]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "b[28]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "b[29]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "b[30]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "b[31]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "a[0]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "a[1]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "a[2]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "a[3]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "a[4]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "a[5]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "a[6]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "a[7]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "a[8]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "a[9]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "a[10]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "a[11]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "a[12]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "a[13]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "a[14]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "a[15]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "a[16]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "a[17]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "a[18]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "a[19]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "a[20]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "a[21]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "a[22]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "a[23]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "a[24]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "a[25]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "a[26]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "a[27]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "a[28]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "a[29]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "a[30]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "a[31]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "model.10" at potential_adder_6.v(134)
Info (10041): Inferred latch for "model.01" at potential_adder_6.v(134)
Info (10041): Inferred latch for "model.00" at potential_adder_6.v(134)
Info (10041): Inferred latch for "v_threshold[0]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "v_threshold[1]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "v_threshold[2]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "v_threshold[3]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "v_threshold[4]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "v_threshold[5]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "v_threshold[6]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "v_threshold[7]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "v_threshold[8]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "v_threshold[9]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "v_threshold[10]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "v_threshold[11]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "v_threshold[12]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "v_threshold[13]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "v_threshold[14]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "v_threshold[15]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "v_threshold[16]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "v_threshold[17]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "v_threshold[18]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "v_threshold[19]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "v_threshold[20]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "v_threshold[21]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "v_threshold[22]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "v_threshold[23]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "v_threshold[24]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "v_threshold[25]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "v_threshold[26]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "v_threshold[27]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "v_threshold[28]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "v_threshold[29]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "v_threshold[30]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "v_threshold[31]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "u[0]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "u[1]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "u[2]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "u[3]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "u[4]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "u[5]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "u[6]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "u[7]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "u[8]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "u[9]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "u[10]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "u[11]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "u[12]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "u[13]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "u[14]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "u[15]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "u[16]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "u[17]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "u[18]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "u[19]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "u[20]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "u[21]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "u[22]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "u[23]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "u[24]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "u[25]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "u[26]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "u[27]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "u[28]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "u[29]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "u[30]" at potential_adder_6.v(134)
Info (10041): Inferred latch for "u[31]" at potential_adder_6.v(134)
Info (12128): Elaborating entity "potential_decay_6" for hierarchy "potential_decay_6:inst24"
Warning (10036): Verilog HDL or VHDL warning at potential_decay_6.v(43): object "neuron_address" assigned a value but never read
Warning (10858): Verilog HDL warning at potential_decay_6.v(45): object output_potential_decay6_izhi used but never assigned
Warning (10235): Verilog HDL Always Construct warning at potential_decay_6.v(76): variable "set" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at potential_decay_6.v(74): inferring latch(es) for variable "decay_rate", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_6.v(74): inferring latch(es) for variable "model", which holds its previous value in one or more paths through the always construct
Warning (10235): Verilog HDL Always Construct warning at potential_decay_6.v(135): variable "membrane_potential" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at potential_decay_6.v(136): variable "membrane_potential" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at potential_decay_6.v(137): variable "membrane_potential" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at potential_decay_6.v(139): variable "decay_rate" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at potential_decay_6.v(143): truncated value with size 33 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at potential_decay_6.v(158): truncated value with size 33 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at potential_decay_6.v(163): truncated value with size 33 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at potential_decay_6.v(168): truncated value with size 33 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at potential_decay_6.v(174): truncated value with size 33 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at potential_decay_6.v(175): truncated value with size 33 to match size of target (32)
Warning (10235): Verilog HDL Always Construct warning at potential_decay_6.v(176): variable "result_divide_by_2_plus_4" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at potential_decay_6.v(181): truncated value with size 33 to match size of target (32)
Warning (10240): Verilog HDL Always Construct warning at potential_decay_6.v(110): inferring latch(es) for variable "sign", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_6.v(110): inferring latch(es) for variable "exponent", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_6.v(110): inferring latch(es) for variable "mantissa", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_6.v(110): inferring latch(es) for variable "adjusted_exponent", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_6.v(110): inferring latch(es) for variable "output_potential_decay6_LIF", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_6.v(110): inferring latch(es) for variable "exponent_divided_by_2", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_6.v(110): inferring latch(es) for variable "exponent_divided_by_4", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_6.v(110): inferring latch(es) for variable "number_divided_by_2", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_6.v(110): inferring latch(es) for variable "number_divided_by_4", which holds its previous value in one or more paths through the always construct
Warning (10235): Verilog HDL Always Construct warning at potential_decay_6.v(191): variable "model" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10030): Net "output_potential_decay6_izhi" at potential_decay_6.v(45) has no driver or initial value, using a default initial value '0'
Info (10041): Inferred latch for "number_divided_by_4[0]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "number_divided_by_4[1]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "number_divided_by_4[2]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "number_divided_by_4[3]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "number_divided_by_4[4]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "number_divided_by_4[5]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "number_divided_by_4[6]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "number_divided_by_4[7]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "number_divided_by_4[8]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "number_divided_by_4[9]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "number_divided_by_4[10]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "number_divided_by_4[11]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "number_divided_by_4[12]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "number_divided_by_4[13]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "number_divided_by_4[14]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "number_divided_by_4[15]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "number_divided_by_4[16]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "number_divided_by_4[17]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "number_divided_by_4[18]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "number_divided_by_4[19]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "number_divided_by_4[20]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "number_divided_by_4[21]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "number_divided_by_4[22]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "number_divided_by_4[23]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "number_divided_by_4[24]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "number_divided_by_4[25]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "number_divided_by_4[26]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "number_divided_by_4[27]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "number_divided_by_4[28]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "number_divided_by_4[29]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "number_divided_by_4[30]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "number_divided_by_4[31]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "number_divided_by_2[0]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "number_divided_by_2[1]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "number_divided_by_2[2]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "number_divided_by_2[3]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "number_divided_by_2[4]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "number_divided_by_2[5]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "number_divided_by_2[6]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "number_divided_by_2[7]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "number_divided_by_2[8]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "number_divided_by_2[9]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "number_divided_by_2[10]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "number_divided_by_2[11]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "number_divided_by_2[12]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "number_divided_by_2[13]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "number_divided_by_2[14]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "number_divided_by_2[15]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "number_divided_by_2[16]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "number_divided_by_2[17]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "number_divided_by_2[18]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "number_divided_by_2[19]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "number_divided_by_2[20]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "number_divided_by_2[21]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "number_divided_by_2[22]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "number_divided_by_2[23]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "number_divided_by_2[24]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "number_divided_by_2[25]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "number_divided_by_2[26]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "number_divided_by_2[27]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "number_divided_by_2[28]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "number_divided_by_2[29]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "number_divided_by_2[30]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "number_divided_by_2[31]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "output_potential_decay6_LIF[0]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "output_potential_decay6_LIF[1]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "output_potential_decay6_LIF[2]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "output_potential_decay6_LIF[3]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "output_potential_decay6_LIF[4]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "output_potential_decay6_LIF[5]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "output_potential_decay6_LIF[6]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "output_potential_decay6_LIF[7]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "output_potential_decay6_LIF[8]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "output_potential_decay6_LIF[9]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "output_potential_decay6_LIF[10]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "output_potential_decay6_LIF[11]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "output_potential_decay6_LIF[12]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "output_potential_decay6_LIF[13]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "output_potential_decay6_LIF[14]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "output_potential_decay6_LIF[15]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "output_potential_decay6_LIF[16]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "output_potential_decay6_LIF[17]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "output_potential_decay6_LIF[18]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "output_potential_decay6_LIF[19]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "output_potential_decay6_LIF[20]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "output_potential_decay6_LIF[21]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "output_potential_decay6_LIF[22]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "output_potential_decay6_LIF[23]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "output_potential_decay6_LIF[24]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "output_potential_decay6_LIF[25]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "output_potential_decay6_LIF[26]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "output_potential_decay6_LIF[27]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "output_potential_decay6_LIF[28]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "output_potential_decay6_LIF[29]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "output_potential_decay6_LIF[30]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "output_potential_decay6_LIF[31]" at potential_decay_6.v(123)
Info (10041): Inferred latch for "model.10" at potential_decay_6.v(82)
Info (10041): Inferred latch for "model.01" at potential_decay_6.v(82)
Info (10041): Inferred latch for "model.00" at potential_decay_6.v(82)
Info (10041): Inferred latch for "decay_rate.1000" at potential_decay_6.v(82)
Info (10041): Inferred latch for "decay_rate.0100" at potential_decay_6.v(82)
Info (10041): Inferred latch for "decay_rate.0011" at potential_decay_6.v(82)
Info (10041): Inferred latch for "decay_rate.0010" at potential_decay_6.v(82)
Info (10041): Inferred latch for "decay_rate.0001" at potential_decay_6.v(82)
Info (12128): Elaborating entity "mac6" for hierarchy "mac6:inst23"
Warning (10036): Verilog HDL or VHDL warning at mac6.v(36): object "weights" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mac6.v(38): object "break" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mac6.v(39): object "accumulated_weight" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mac6.v(40): object "considered_weight" assigned a value but never read
Warning (10235): Verilog HDL Always Construct warning at mac6.v(102): variable "clear" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at mac6.v(104): variable "incomingspikes" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at mac6.v(105): variable "incomingspikes" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at mac6.v(106): variable "incomingspikes" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at mac6.v(107): variable "incomingspikes" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at mac6.v(108): variable "incomingspikes" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at mac6.v(168): variable "clear" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at mac6.v(67): inferring latch(es) for variable "flip_clear", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac6.v(67): inferring latch(es) for variable "incomingspikes", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac6.v(67): inferring latch(es) for variable "spikes", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac6.v(67): inferring latch(es) for variable "mac6mult_output", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac6.v(67): inferring latch(es) for variable "mac6output0", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac6.v(67): inferring latch(es) for variable "mac6output1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac6.v(67): inferring latch(es) for variable "mac6output2", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac6.v(67): inferring latch(es) for variable "mac6output3", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac6.v(67): inferring latch(es) for variable "mac6output4", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac6.v(67): inferring latch(es) for variable "mac6output5", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac6.v(67): inferring latch(es) for variable "mac6output6", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac6.v(67): inferring latch(es) for variable "mac6output7", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac6.v(67): inferring latch(es) for variable "mac6output8", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac6.v(67): inferring latch(es) for variable "mac6output9", which holds its previous value in one or more paths through the always construct
Warning (10030): Net "source_addresses[3..4]" at mac6.v(37) has no driver or initial value, using a default initial value '0'
Info (10041): Inferred latch for "mac6output9" at mac6.v(102)
Info (10041): Inferred latch for "mac6output8" at mac6.v(102)
Info (10041): Inferred latch for "mac6output7" at mac6.v(102)
Info (10041): Inferred latch for "mac6output6" at mac6.v(102)
Info (10041): Inferred latch for "mac6output5" at mac6.v(102)
Info (10041): Inferred latch for "mac6output4" at mac6.v(102)
Info (10041): Inferred latch for "mac6output3" at mac6.v(102)
Info (10041): Inferred latch for "mac6output2" at mac6.v(102)
Info (10041): Inferred latch for "mac6output1" at mac6.v(102)
Info (10041): Inferred latch for "mac6output0" at mac6.v(102)
Info (10041): Inferred latch for "mac6mult_output[0]" at mac6.v(102)
Info (10041): Inferred latch for "mac6mult_output[1]" at mac6.v(102)
Info (10041): Inferred latch for "mac6mult_output[2]" at mac6.v(102)
Info (10041): Inferred latch for "mac6mult_output[3]" at mac6.v(102)
Info (10041): Inferred latch for "mac6mult_output[4]" at mac6.v(102)
Info (10041): Inferred latch for "mac6mult_output[5]" at mac6.v(102)
Info (10041): Inferred latch for "mac6mult_output[6]" at mac6.v(102)
Info (10041): Inferred latch for "mac6mult_output[7]" at mac6.v(102)
Info (10041): Inferred latch for "mac6mult_output[8]" at mac6.v(102)
Info (10041): Inferred latch for "mac6mult_output[9]" at mac6.v(102)
Info (10041): Inferred latch for "mac6mult_output[10]" at mac6.v(102)
Info (10041): Inferred latch for "mac6mult_output[11]" at mac6.v(102)
Info (10041): Inferred latch for "mac6mult_output[12]" at mac6.v(102)
Info (10041): Inferred latch for "mac6mult_output[13]" at mac6.v(102)
Info (10041): Inferred latch for "mac6mult_output[14]" at mac6.v(102)
Info (10041): Inferred latch for "mac6mult_output[15]" at mac6.v(102)
Info (10041): Inferred latch for "mac6mult_output[16]" at mac6.v(102)
Info (10041): Inferred latch for "mac6mult_output[17]" at mac6.v(102)
Info (10041): Inferred latch for "mac6mult_output[18]" at mac6.v(102)
Info (10041): Inferred latch for "mac6mult_output[19]" at mac6.v(102)
Info (10041): Inferred latch for "mac6mult_output[20]" at mac6.v(102)
Info (10041): Inferred latch for "mac6mult_output[21]" at mac6.v(102)
Info (10041): Inferred latch for "mac6mult_output[22]" at mac6.v(102)
Info (10041): Inferred latch for "mac6mult_output[23]" at mac6.v(102)
Info (10041): Inferred latch for "mac6mult_output[24]" at mac6.v(102)
Info (10041): Inferred latch for "mac6mult_output[25]" at mac6.v(102)
Info (10041): Inferred latch for "mac6mult_output[26]" at mac6.v(102)
Info (10041): Inferred latch for "mac6mult_output[27]" at mac6.v(102)
Info (10041): Inferred latch for "mac6mult_output[28]" at mac6.v(102)
Info (10041): Inferred latch for "mac6mult_output[29]" at mac6.v(102)
Info (10041): Inferred latch for "mac6mult_output[30]" at mac6.v(102)
Info (10041): Inferred latch for "mac6mult_output[31]" at mac6.v(102)
Info (10041): Inferred latch for "source_addresses[2][0]" at mac6.v(102)
Info (10041): Inferred latch for "source_addresses[2][1]" at mac6.v(102)
Info (10041): Inferred latch for "source_addresses[2][2]" at mac6.v(102)
Info (10041): Inferred latch for "source_addresses[2][3]" at mac6.v(102)
Info (10041): Inferred latch for "source_addresses[2][4]" at mac6.v(102)
Info (10041): Inferred latch for "source_addresses[2][5]" at mac6.v(102)
Info (10041): Inferred latch for "source_addresses[2][6]" at mac6.v(102)
Info (10041): Inferred latch for "source_addresses[2][7]" at mac6.v(102)
Info (10041): Inferred latch for "source_addresses[2][8]" at mac6.v(102)
Info (10041): Inferred latch for "source_addresses[2][9]" at mac6.v(102)
Info (10041): Inferred latch for "source_addresses[2][10]" at mac6.v(102)
Info (10041): Inferred latch for "source_addresses[2][11]" at mac6.v(102)
Info (10041): Inferred latch for "source_addresses[1][0]" at mac6.v(102)
Info (10041): Inferred latch for "source_addresses[1][1]" at mac6.v(102)
Info (10041): Inferred latch for "source_addresses[1][2]" at mac6.v(102)
Info (10041): Inferred latch for "source_addresses[1][3]" at mac6.v(102)
Info (10041): Inferred latch for "source_addresses[1][4]" at mac6.v(102)
Info (10041): Inferred latch for "source_addresses[1][5]" at mac6.v(102)
Info (10041): Inferred latch for "source_addresses[1][6]" at mac6.v(102)
Info (10041): Inferred latch for "source_addresses[1][7]" at mac6.v(102)
Info (10041): Inferred latch for "source_addresses[1][8]" at mac6.v(102)
Info (10041): Inferred latch for "source_addresses[1][9]" at mac6.v(102)
Info (10041): Inferred latch for "source_addresses[1][10]" at mac6.v(102)
Info (10041): Inferred latch for "source_addresses[1][11]" at mac6.v(102)
Info (10041): Inferred latch for "source_addresses[0][0]" at mac6.v(102)
Info (10041): Inferred latch for "source_addresses[0][1]" at mac6.v(102)
Info (10041): Inferred latch for "source_addresses[0][2]" at mac6.v(102)
Info (10041): Inferred latch for "source_addresses[0][3]" at mac6.v(102)
Info (10041): Inferred latch for "source_addresses[0][4]" at mac6.v(102)
Info (10041): Inferred latch for "source_addresses[0][5]" at mac6.v(102)
Info (10041): Inferred latch for "source_addresses[0][6]" at mac6.v(102)
Info (10041): Inferred latch for "source_addresses[0][7]" at mac6.v(102)
Info (10041): Inferred latch for "source_addresses[0][8]" at mac6.v(102)
Info (10041): Inferred latch for "source_addresses[0][9]" at mac6.v(102)
Info (10041): Inferred latch for "source_addresses[0][10]" at mac6.v(102)
Info (10041): Inferred latch for "source_addresses[0][11]" at mac6.v(102)
Info (10041): Inferred latch for "incomingspikes[0]" at mac6.v(102)
Info (10041): Inferred latch for "incomingspikes[1]" at mac6.v(102)
Info (10041): Inferred latch for "incomingspikes[2]" at mac6.v(102)
Info (10041): Inferred latch for "incomingspikes[3]" at mac6.v(102)
Info (10041): Inferred latch for "incomingspikes[4]" at mac6.v(102)
Info (12128): Elaborating entity "potential_adder_7" for hierarchy "potential_adder_7:inst29"
Warning (10240): Verilog HDL Always Construct warning at potential_adder_7.v(130): inferring latch(es) for variable "u", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_adder_7.v(130): inferring latch(es) for variable "v_threshold", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_adder_7.v(130): inferring latch(es) for variable "model", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_adder_7.v(130): inferring latch(es) for variable "a", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_adder_7.v(130): inferring latch(es) for variable "b", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_adder_7.v(130): inferring latch(es) for variable "c", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_adder_7.v(130): inferring latch(es) for variable "d", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_adder_7.v(130): inferring latch(es) for variable "final_potentialAdder7", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "final_potentialAdder7[0]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "final_potentialAdder7[1]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "final_potentialAdder7[2]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "final_potentialAdder7[3]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "final_potentialAdder7[4]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "final_potentialAdder7[5]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "final_potentialAdder7[6]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "final_potentialAdder7[7]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "final_potentialAdder7[8]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "final_potentialAdder7[9]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "final_potentialAdder7[10]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "final_potentialAdder7[11]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "final_potentialAdder7[12]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "final_potentialAdder7[13]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "final_potentialAdder7[14]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "final_potentialAdder7[15]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "final_potentialAdder7[16]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "final_potentialAdder7[17]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "final_potentialAdder7[18]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "final_potentialAdder7[19]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "final_potentialAdder7[20]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "final_potentialAdder7[21]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "final_potentialAdder7[22]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "final_potentialAdder7[23]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "final_potentialAdder7[24]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "final_potentialAdder7[25]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "final_potentialAdder7[26]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "final_potentialAdder7[27]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "final_potentialAdder7[28]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "final_potentialAdder7[29]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "final_potentialAdder7[30]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "final_potentialAdder7[31]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "d[0]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "d[1]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "d[2]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "d[3]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "d[4]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "d[5]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "d[6]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "d[7]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "d[8]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "d[9]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "d[10]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "d[11]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "d[12]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "d[13]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "d[14]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "d[15]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "d[16]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "d[17]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "d[18]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "d[19]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "d[20]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "d[21]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "d[22]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "d[23]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "d[24]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "d[25]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "d[26]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "d[27]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "d[28]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "d[29]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "d[30]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "d[31]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "c[0]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "c[1]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "c[2]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "c[3]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "c[4]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "c[5]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "c[6]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "c[7]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "c[8]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "c[9]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "c[10]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "c[11]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "c[12]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "c[13]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "c[14]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "c[15]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "c[16]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "c[17]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "c[18]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "c[19]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "c[20]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "c[21]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "c[22]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "c[23]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "c[24]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "c[25]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "c[26]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "c[27]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "c[28]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "c[29]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "c[30]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "c[31]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "b[0]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "b[1]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "b[2]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "b[3]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "b[4]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "b[5]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "b[6]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "b[7]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "b[8]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "b[9]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "b[10]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "b[11]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "b[12]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "b[13]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "b[14]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "b[15]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "b[16]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "b[17]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "b[18]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "b[19]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "b[20]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "b[21]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "b[22]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "b[23]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "b[24]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "b[25]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "b[26]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "b[27]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "b[28]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "b[29]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "b[30]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "b[31]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "a[0]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "a[1]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "a[2]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "a[3]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "a[4]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "a[5]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "a[6]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "a[7]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "a[8]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "a[9]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "a[10]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "a[11]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "a[12]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "a[13]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "a[14]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "a[15]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "a[16]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "a[17]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "a[18]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "a[19]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "a[20]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "a[21]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "a[22]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "a[23]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "a[24]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "a[25]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "a[26]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "a[27]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "a[28]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "a[29]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "a[30]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "a[31]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "model.10" at potential_adder_7.v(134)
Info (10041): Inferred latch for "model.01" at potential_adder_7.v(134)
Info (10041): Inferred latch for "model.00" at potential_adder_7.v(134)
Info (10041): Inferred latch for "v_threshold[0]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "v_threshold[1]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "v_threshold[2]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "v_threshold[3]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "v_threshold[4]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "v_threshold[5]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "v_threshold[6]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "v_threshold[7]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "v_threshold[8]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "v_threshold[9]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "v_threshold[10]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "v_threshold[11]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "v_threshold[12]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "v_threshold[13]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "v_threshold[14]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "v_threshold[15]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "v_threshold[16]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "v_threshold[17]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "v_threshold[18]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "v_threshold[19]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "v_threshold[20]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "v_threshold[21]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "v_threshold[22]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "v_threshold[23]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "v_threshold[24]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "v_threshold[25]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "v_threshold[26]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "v_threshold[27]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "v_threshold[28]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "v_threshold[29]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "v_threshold[30]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "v_threshold[31]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "u[0]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "u[1]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "u[2]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "u[3]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "u[4]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "u[5]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "u[6]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "u[7]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "u[8]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "u[9]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "u[10]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "u[11]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "u[12]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "u[13]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "u[14]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "u[15]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "u[16]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "u[17]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "u[18]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "u[19]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "u[20]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "u[21]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "u[22]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "u[23]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "u[24]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "u[25]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "u[26]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "u[27]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "u[28]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "u[29]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "u[30]" at potential_adder_7.v(134)
Info (10041): Inferred latch for "u[31]" at potential_adder_7.v(134)
Info (12128): Elaborating entity "potential_decay_7" for hierarchy "potential_decay_7:inst28"
Warning (10036): Verilog HDL or VHDL warning at potential_decay_7.v(43): object "neuron_address" assigned a value but never read
Warning (10858): Verilog HDL warning at potential_decay_7.v(45): object output_potential_decay7_izhi used but never assigned
Warning (10235): Verilog HDL Always Construct warning at potential_decay_7.v(76): variable "set" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at potential_decay_7.v(74): inferring latch(es) for variable "decay_rate", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_7.v(74): inferring latch(es) for variable "model", which holds its previous value in one or more paths through the always construct
Warning (10235): Verilog HDL Always Construct warning at potential_decay_7.v(135): variable "membrane_potential" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at potential_decay_7.v(136): variable "membrane_potential" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at potential_decay_7.v(137): variable "membrane_potential" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at potential_decay_7.v(139): variable "decay_rate" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at potential_decay_7.v(143): truncated value with size 33 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at potential_decay_7.v(158): truncated value with size 33 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at potential_decay_7.v(163): truncated value with size 33 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at potential_decay_7.v(168): truncated value with size 33 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at potential_decay_7.v(174): truncated value with size 33 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at potential_decay_7.v(175): truncated value with size 33 to match size of target (32)
Warning (10235): Verilog HDL Always Construct warning at potential_decay_7.v(176): variable "result_divide_by_2_plus_4" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at potential_decay_7.v(181): truncated value with size 33 to match size of target (32)
Warning (10240): Verilog HDL Always Construct warning at potential_decay_7.v(110): inferring latch(es) for variable "sign", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_7.v(110): inferring latch(es) for variable "exponent", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_7.v(110): inferring latch(es) for variable "mantissa", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_7.v(110): inferring latch(es) for variable "adjusted_exponent", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_7.v(110): inferring latch(es) for variable "output_potential_decay7_LIF", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_7.v(110): inferring latch(es) for variable "exponent_divided_by_2", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_7.v(110): inferring latch(es) for variable "exponent_divided_by_4", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_7.v(110): inferring latch(es) for variable "number_divided_by_2", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_7.v(110): inferring latch(es) for variable "number_divided_by_4", which holds its previous value in one or more paths through the always construct
Warning (10235): Verilog HDL Always Construct warning at potential_decay_7.v(191): variable "model" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10030): Net "output_potential_decay7_izhi" at potential_decay_7.v(45) has no driver or initial value, using a default initial value '0'
Info (10041): Inferred latch for "number_divided_by_4[0]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "number_divided_by_4[1]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "number_divided_by_4[2]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "number_divided_by_4[3]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "number_divided_by_4[4]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "number_divided_by_4[5]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "number_divided_by_4[6]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "number_divided_by_4[7]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "number_divided_by_4[8]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "number_divided_by_4[9]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "number_divided_by_4[10]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "number_divided_by_4[11]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "number_divided_by_4[12]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "number_divided_by_4[13]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "number_divided_by_4[14]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "number_divided_by_4[15]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "number_divided_by_4[16]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "number_divided_by_4[17]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "number_divided_by_4[18]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "number_divided_by_4[19]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "number_divided_by_4[20]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "number_divided_by_4[21]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "number_divided_by_4[22]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "number_divided_by_4[23]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "number_divided_by_4[24]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "number_divided_by_4[25]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "number_divided_by_4[26]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "number_divided_by_4[27]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "number_divided_by_4[28]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "number_divided_by_4[29]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "number_divided_by_4[30]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "number_divided_by_4[31]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "number_divided_by_2[0]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "number_divided_by_2[1]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "number_divided_by_2[2]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "number_divided_by_2[3]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "number_divided_by_2[4]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "number_divided_by_2[5]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "number_divided_by_2[6]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "number_divided_by_2[7]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "number_divided_by_2[8]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "number_divided_by_2[9]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "number_divided_by_2[10]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "number_divided_by_2[11]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "number_divided_by_2[12]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "number_divided_by_2[13]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "number_divided_by_2[14]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "number_divided_by_2[15]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "number_divided_by_2[16]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "number_divided_by_2[17]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "number_divided_by_2[18]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "number_divided_by_2[19]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "number_divided_by_2[20]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "number_divided_by_2[21]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "number_divided_by_2[22]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "number_divided_by_2[23]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "number_divided_by_2[24]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "number_divided_by_2[25]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "number_divided_by_2[26]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "number_divided_by_2[27]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "number_divided_by_2[28]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "number_divided_by_2[29]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "number_divided_by_2[30]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "number_divided_by_2[31]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "output_potential_decay7_LIF[0]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "output_potential_decay7_LIF[1]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "output_potential_decay7_LIF[2]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "output_potential_decay7_LIF[3]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "output_potential_decay7_LIF[4]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "output_potential_decay7_LIF[5]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "output_potential_decay7_LIF[6]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "output_potential_decay7_LIF[7]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "output_potential_decay7_LIF[8]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "output_potential_decay7_LIF[9]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "output_potential_decay7_LIF[10]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "output_potential_decay7_LIF[11]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "output_potential_decay7_LIF[12]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "output_potential_decay7_LIF[13]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "output_potential_decay7_LIF[14]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "output_potential_decay7_LIF[15]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "output_potential_decay7_LIF[16]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "output_potential_decay7_LIF[17]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "output_potential_decay7_LIF[18]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "output_potential_decay7_LIF[19]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "output_potential_decay7_LIF[20]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "output_potential_decay7_LIF[21]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "output_potential_decay7_LIF[22]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "output_potential_decay7_LIF[23]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "output_potential_decay7_LIF[24]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "output_potential_decay7_LIF[25]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "output_potential_decay7_LIF[26]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "output_potential_decay7_LIF[27]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "output_potential_decay7_LIF[28]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "output_potential_decay7_LIF[29]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "output_potential_decay7_LIF[30]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "output_potential_decay7_LIF[31]" at potential_decay_7.v(123)
Info (10041): Inferred latch for "model.10" at potential_decay_7.v(82)
Info (10041): Inferred latch for "model.01" at potential_decay_7.v(82)
Info (10041): Inferred latch for "model.00" at potential_decay_7.v(82)
Info (10041): Inferred latch for "decay_rate.1000" at potential_decay_7.v(82)
Info (10041): Inferred latch for "decay_rate.0100" at potential_decay_7.v(82)
Info (10041): Inferred latch for "decay_rate.0011" at potential_decay_7.v(82)
Info (10041): Inferred latch for "decay_rate.0010" at potential_decay_7.v(82)
Info (10041): Inferred latch for "decay_rate.0001" at potential_decay_7.v(82)
Info (12128): Elaborating entity "mac7" for hierarchy "mac7:inst26"
Warning (10036): Verilog HDL or VHDL warning at mac7.v(36): object "weights" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mac7.v(38): object "break" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mac7.v(39): object "accumulated_weight" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mac7.v(40): object "considered_weight" assigned a value but never read
Warning (10235): Verilog HDL Always Construct warning at mac7.v(102): variable "clear" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at mac7.v(104): variable "incomingspikes" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at mac7.v(105): variable "incomingspikes" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at mac7.v(106): variable "incomingspikes" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at mac7.v(107): variable "incomingspikes" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at mac7.v(108): variable "incomingspikes" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at mac7.v(168): variable "clear" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at mac7.v(67): inferring latch(es) for variable "flip_clear", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac7.v(67): inferring latch(es) for variable "incomingspikes", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac7.v(67): inferring latch(es) for variable "spikes", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac7.v(67): inferring latch(es) for variable "mac7mult_output", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac7.v(67): inferring latch(es) for variable "mac7output0", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac7.v(67): inferring latch(es) for variable "mac7output1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac7.v(67): inferring latch(es) for variable "mac7output2", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac7.v(67): inferring latch(es) for variable "mac7output3", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac7.v(67): inferring latch(es) for variable "mac7output4", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac7.v(67): inferring latch(es) for variable "mac7output5", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac7.v(67): inferring latch(es) for variable "mac7output6", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac7.v(67): inferring latch(es) for variable "mac7output7", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac7.v(67): inferring latch(es) for variable "mac7output8", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac7.v(67): inferring latch(es) for variable "mac7output9", which holds its previous value in one or more paths through the always construct
Warning (10030): Net "source_addresses[3..4]" at mac7.v(37) has no driver or initial value, using a default initial value '0'
Info (10041): Inferred latch for "mac7output9" at mac7.v(102)
Info (10041): Inferred latch for "mac7output8" at mac7.v(102)
Info (10041): Inferred latch for "mac7output7" at mac7.v(102)
Info (10041): Inferred latch for "mac7output6" at mac7.v(102)
Info (10041): Inferred latch for "mac7output5" at mac7.v(102)
Info (10041): Inferred latch for "mac7output4" at mac7.v(102)
Info (10041): Inferred latch for "mac7output3" at mac7.v(102)
Info (10041): Inferred latch for "mac7output2" at mac7.v(102)
Info (10041): Inferred latch for "mac7output1" at mac7.v(102)
Info (10041): Inferred latch for "mac7output0" at mac7.v(102)
Info (10041): Inferred latch for "mac7mult_output[0]" at mac7.v(102)
Info (10041): Inferred latch for "mac7mult_output[1]" at mac7.v(102)
Info (10041): Inferred latch for "mac7mult_output[2]" at mac7.v(102)
Info (10041): Inferred latch for "mac7mult_output[3]" at mac7.v(102)
Info (10041): Inferred latch for "mac7mult_output[4]" at mac7.v(102)
Info (10041): Inferred latch for "mac7mult_output[5]" at mac7.v(102)
Info (10041): Inferred latch for "mac7mult_output[6]" at mac7.v(102)
Info (10041): Inferred latch for "mac7mult_output[7]" at mac7.v(102)
Info (10041): Inferred latch for "mac7mult_output[8]" at mac7.v(102)
Info (10041): Inferred latch for "mac7mult_output[9]" at mac7.v(102)
Info (10041): Inferred latch for "mac7mult_output[10]" at mac7.v(102)
Info (10041): Inferred latch for "mac7mult_output[11]" at mac7.v(102)
Info (10041): Inferred latch for "mac7mult_output[12]" at mac7.v(102)
Info (10041): Inferred latch for "mac7mult_output[13]" at mac7.v(102)
Info (10041): Inferred latch for "mac7mult_output[14]" at mac7.v(102)
Info (10041): Inferred latch for "mac7mult_output[15]" at mac7.v(102)
Info (10041): Inferred latch for "mac7mult_output[16]" at mac7.v(102)
Info (10041): Inferred latch for "mac7mult_output[17]" at mac7.v(102)
Info (10041): Inferred latch for "mac7mult_output[18]" at mac7.v(102)
Info (10041): Inferred latch for "mac7mult_output[19]" at mac7.v(102)
Info (10041): Inferred latch for "mac7mult_output[20]" at mac7.v(102)
Info (10041): Inferred latch for "mac7mult_output[21]" at mac7.v(102)
Info (10041): Inferred latch for "mac7mult_output[22]" at mac7.v(102)
Info (10041): Inferred latch for "mac7mult_output[23]" at mac7.v(102)
Info (10041): Inferred latch for "mac7mult_output[24]" at mac7.v(102)
Info (10041): Inferred latch for "mac7mult_output[25]" at mac7.v(102)
Info (10041): Inferred latch for "mac7mult_output[26]" at mac7.v(102)
Info (10041): Inferred latch for "mac7mult_output[27]" at mac7.v(102)
Info (10041): Inferred latch for "mac7mult_output[28]" at mac7.v(102)
Info (10041): Inferred latch for "mac7mult_output[29]" at mac7.v(102)
Info (10041): Inferred latch for "mac7mult_output[30]" at mac7.v(102)
Info (10041): Inferred latch for "mac7mult_output[31]" at mac7.v(102)
Info (10041): Inferred latch for "source_addresses[2][0]" at mac7.v(102)
Info (10041): Inferred latch for "source_addresses[2][1]" at mac7.v(102)
Info (10041): Inferred latch for "source_addresses[2][2]" at mac7.v(102)
Info (10041): Inferred latch for "source_addresses[2][3]" at mac7.v(102)
Info (10041): Inferred latch for "source_addresses[2][4]" at mac7.v(102)
Info (10041): Inferred latch for "source_addresses[2][5]" at mac7.v(102)
Info (10041): Inferred latch for "source_addresses[2][6]" at mac7.v(102)
Info (10041): Inferred latch for "source_addresses[2][7]" at mac7.v(102)
Info (10041): Inferred latch for "source_addresses[2][8]" at mac7.v(102)
Info (10041): Inferred latch for "source_addresses[2][9]" at mac7.v(102)
Info (10041): Inferred latch for "source_addresses[2][10]" at mac7.v(102)
Info (10041): Inferred latch for "source_addresses[2][11]" at mac7.v(102)
Info (10041): Inferred latch for "source_addresses[1][0]" at mac7.v(102)
Info (10041): Inferred latch for "source_addresses[1][1]" at mac7.v(102)
Info (10041): Inferred latch for "source_addresses[1][2]" at mac7.v(102)
Info (10041): Inferred latch for "source_addresses[1][3]" at mac7.v(102)
Info (10041): Inferred latch for "source_addresses[1][4]" at mac7.v(102)
Info (10041): Inferred latch for "source_addresses[1][5]" at mac7.v(102)
Info (10041): Inferred latch for "source_addresses[1][6]" at mac7.v(102)
Info (10041): Inferred latch for "source_addresses[1][7]" at mac7.v(102)
Info (10041): Inferred latch for "source_addresses[1][8]" at mac7.v(102)
Info (10041): Inferred latch for "source_addresses[1][9]" at mac7.v(102)
Info (10041): Inferred latch for "source_addresses[1][10]" at mac7.v(102)
Info (10041): Inferred latch for "source_addresses[1][11]" at mac7.v(102)
Info (10041): Inferred latch for "source_addresses[0][0]" at mac7.v(102)
Info (10041): Inferred latch for "source_addresses[0][1]" at mac7.v(102)
Info (10041): Inferred latch for "source_addresses[0][2]" at mac7.v(102)
Info (10041): Inferred latch for "source_addresses[0][3]" at mac7.v(102)
Info (10041): Inferred latch for "source_addresses[0][4]" at mac7.v(102)
Info (10041): Inferred latch for "source_addresses[0][5]" at mac7.v(102)
Info (10041): Inferred latch for "source_addresses[0][6]" at mac7.v(102)
Info (10041): Inferred latch for "source_addresses[0][7]" at mac7.v(102)
Info (10041): Inferred latch for "source_addresses[0][8]" at mac7.v(102)
Info (10041): Inferred latch for "source_addresses[0][9]" at mac7.v(102)
Info (10041): Inferred latch for "source_addresses[0][10]" at mac7.v(102)
Info (10041): Inferred latch for "source_addresses[0][11]" at mac7.v(102)
Info (10041): Inferred latch for "incomingspikes[0]" at mac7.v(102)
Info (10041): Inferred latch for "incomingspikes[1]" at mac7.v(102)
Info (10041): Inferred latch for "incomingspikes[2]" at mac7.v(102)
Info (10041): Inferred latch for "incomingspikes[3]" at mac7.v(102)
Info (10041): Inferred latch for "incomingspikes[4]" at mac7.v(102)
Info (12128): Elaborating entity "potential_adder_8" for hierarchy "potential_adder_8:inst32"
Warning (10240): Verilog HDL Always Construct warning at potential_adder_8.v(130): inferring latch(es) for variable "u", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_adder_8.v(130): inferring latch(es) for variable "v_threshold", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_adder_8.v(130): inferring latch(es) for variable "model", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_adder_8.v(130): inferring latch(es) for variable "a", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_adder_8.v(130): inferring latch(es) for variable "b", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_adder_8.v(130): inferring latch(es) for variable "c", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_adder_8.v(130): inferring latch(es) for variable "d", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_adder_8.v(130): inferring latch(es) for variable "final_potentialAdder8", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "final_potentialAdder8[0]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "final_potentialAdder8[1]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "final_potentialAdder8[2]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "final_potentialAdder8[3]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "final_potentialAdder8[4]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "final_potentialAdder8[5]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "final_potentialAdder8[6]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "final_potentialAdder8[7]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "final_potentialAdder8[8]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "final_potentialAdder8[9]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "final_potentialAdder8[10]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "final_potentialAdder8[11]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "final_potentialAdder8[12]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "final_potentialAdder8[13]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "final_potentialAdder8[14]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "final_potentialAdder8[15]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "final_potentialAdder8[16]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "final_potentialAdder8[17]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "final_potentialAdder8[18]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "final_potentialAdder8[19]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "final_potentialAdder8[20]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "final_potentialAdder8[21]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "final_potentialAdder8[22]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "final_potentialAdder8[23]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "final_potentialAdder8[24]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "final_potentialAdder8[25]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "final_potentialAdder8[26]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "final_potentialAdder8[27]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "final_potentialAdder8[28]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "final_potentialAdder8[29]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "final_potentialAdder8[30]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "final_potentialAdder8[31]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "d[0]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "d[1]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "d[2]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "d[3]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "d[4]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "d[5]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "d[6]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "d[7]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "d[8]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "d[9]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "d[10]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "d[11]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "d[12]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "d[13]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "d[14]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "d[15]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "d[16]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "d[17]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "d[18]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "d[19]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "d[20]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "d[21]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "d[22]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "d[23]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "d[24]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "d[25]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "d[26]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "d[27]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "d[28]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "d[29]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "d[30]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "d[31]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "c[0]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "c[1]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "c[2]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "c[3]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "c[4]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "c[5]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "c[6]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "c[7]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "c[8]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "c[9]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "c[10]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "c[11]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "c[12]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "c[13]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "c[14]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "c[15]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "c[16]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "c[17]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "c[18]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "c[19]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "c[20]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "c[21]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "c[22]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "c[23]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "c[24]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "c[25]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "c[26]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "c[27]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "c[28]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "c[29]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "c[30]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "c[31]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "b[0]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "b[1]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "b[2]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "b[3]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "b[4]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "b[5]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "b[6]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "b[7]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "b[8]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "b[9]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "b[10]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "b[11]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "b[12]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "b[13]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "b[14]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "b[15]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "b[16]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "b[17]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "b[18]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "b[19]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "b[20]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "b[21]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "b[22]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "b[23]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "b[24]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "b[25]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "b[26]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "b[27]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "b[28]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "b[29]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "b[30]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "b[31]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "a[0]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "a[1]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "a[2]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "a[3]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "a[4]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "a[5]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "a[6]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "a[7]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "a[8]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "a[9]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "a[10]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "a[11]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "a[12]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "a[13]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "a[14]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "a[15]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "a[16]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "a[17]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "a[18]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "a[19]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "a[20]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "a[21]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "a[22]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "a[23]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "a[24]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "a[25]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "a[26]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "a[27]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "a[28]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "a[29]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "a[30]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "a[31]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "model.10" at potential_adder_8.v(134)
Info (10041): Inferred latch for "model.01" at potential_adder_8.v(134)
Info (10041): Inferred latch for "model.00" at potential_adder_8.v(134)
Info (10041): Inferred latch for "v_threshold[0]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "v_threshold[1]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "v_threshold[2]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "v_threshold[3]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "v_threshold[4]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "v_threshold[5]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "v_threshold[6]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "v_threshold[7]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "v_threshold[8]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "v_threshold[9]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "v_threshold[10]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "v_threshold[11]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "v_threshold[12]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "v_threshold[13]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "v_threshold[14]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "v_threshold[15]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "v_threshold[16]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "v_threshold[17]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "v_threshold[18]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "v_threshold[19]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "v_threshold[20]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "v_threshold[21]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "v_threshold[22]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "v_threshold[23]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "v_threshold[24]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "v_threshold[25]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "v_threshold[26]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "v_threshold[27]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "v_threshold[28]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "v_threshold[29]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "v_threshold[30]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "v_threshold[31]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "u[0]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "u[1]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "u[2]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "u[3]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "u[4]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "u[5]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "u[6]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "u[7]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "u[8]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "u[9]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "u[10]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "u[11]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "u[12]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "u[13]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "u[14]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "u[15]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "u[16]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "u[17]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "u[18]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "u[19]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "u[20]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "u[21]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "u[22]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "u[23]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "u[24]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "u[25]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "u[26]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "u[27]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "u[28]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "u[29]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "u[30]" at potential_adder_8.v(134)
Info (10041): Inferred latch for "u[31]" at potential_adder_8.v(134)
Info (12128): Elaborating entity "potential_decay_8" for hierarchy "potential_decay_8:inst31"
Warning (10036): Verilog HDL or VHDL warning at potential_decay_8.v(43): object "neuron_address" assigned a value but never read
Warning (10858): Verilog HDL warning at potential_decay_8.v(45): object output_potential_decay8_izhi used but never assigned
Warning (10235): Verilog HDL Always Construct warning at potential_decay_8.v(76): variable "set" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at potential_decay_8.v(74): inferring latch(es) for variable "decay_rate", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_8.v(74): inferring latch(es) for variable "model", which holds its previous value in one or more paths through the always construct
Warning (10235): Verilog HDL Always Construct warning at potential_decay_8.v(135): variable "membrane_potential" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at potential_decay_8.v(136): variable "membrane_potential" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at potential_decay_8.v(137): variable "membrane_potential" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at potential_decay_8.v(139): variable "decay_rate" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at potential_decay_8.v(143): truncated value with size 33 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at potential_decay_8.v(158): truncated value with size 33 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at potential_decay_8.v(163): truncated value with size 33 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at potential_decay_8.v(168): truncated value with size 33 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at potential_decay_8.v(174): truncated value with size 33 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at potential_decay_8.v(175): truncated value with size 33 to match size of target (32)
Warning (10235): Verilog HDL Always Construct warning at potential_decay_8.v(176): variable "result_divide_by_2_plus_4" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at potential_decay_8.v(181): truncated value with size 33 to match size of target (32)
Warning (10240): Verilog HDL Always Construct warning at potential_decay_8.v(110): inferring latch(es) for variable "sign", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_8.v(110): inferring latch(es) for variable "exponent", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_8.v(110): inferring latch(es) for variable "mantissa", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_8.v(110): inferring latch(es) for variable "adjusted_exponent", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_8.v(110): inferring latch(es) for variable "output_potential_decay8_LIF", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_8.v(110): inferring latch(es) for variable "exponent_divided_by_2", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_8.v(110): inferring latch(es) for variable "exponent_divided_by_4", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_8.v(110): inferring latch(es) for variable "number_divided_by_2", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_8.v(110): inferring latch(es) for variable "number_divided_by_4", which holds its previous value in one or more paths through the always construct
Warning (10235): Verilog HDL Always Construct warning at potential_decay_8.v(191): variable "model" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10030): Net "output_potential_decay8_izhi" at potential_decay_8.v(45) has no driver or initial value, using a default initial value '0'
Info (10041): Inferred latch for "number_divided_by_4[0]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "number_divided_by_4[1]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "number_divided_by_4[2]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "number_divided_by_4[3]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "number_divided_by_4[4]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "number_divided_by_4[5]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "number_divided_by_4[6]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "number_divided_by_4[7]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "number_divided_by_4[8]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "number_divided_by_4[9]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "number_divided_by_4[10]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "number_divided_by_4[11]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "number_divided_by_4[12]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "number_divided_by_4[13]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "number_divided_by_4[14]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "number_divided_by_4[15]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "number_divided_by_4[16]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "number_divided_by_4[17]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "number_divided_by_4[18]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "number_divided_by_4[19]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "number_divided_by_4[20]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "number_divided_by_4[21]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "number_divided_by_4[22]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "number_divided_by_4[23]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "number_divided_by_4[24]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "number_divided_by_4[25]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "number_divided_by_4[26]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "number_divided_by_4[27]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "number_divided_by_4[28]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "number_divided_by_4[29]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "number_divided_by_4[30]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "number_divided_by_4[31]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "number_divided_by_2[0]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "number_divided_by_2[1]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "number_divided_by_2[2]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "number_divided_by_2[3]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "number_divided_by_2[4]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "number_divided_by_2[5]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "number_divided_by_2[6]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "number_divided_by_2[7]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "number_divided_by_2[8]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "number_divided_by_2[9]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "number_divided_by_2[10]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "number_divided_by_2[11]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "number_divided_by_2[12]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "number_divided_by_2[13]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "number_divided_by_2[14]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "number_divided_by_2[15]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "number_divided_by_2[16]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "number_divided_by_2[17]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "number_divided_by_2[18]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "number_divided_by_2[19]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "number_divided_by_2[20]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "number_divided_by_2[21]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "number_divided_by_2[22]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "number_divided_by_2[23]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "number_divided_by_2[24]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "number_divided_by_2[25]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "number_divided_by_2[26]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "number_divided_by_2[27]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "number_divided_by_2[28]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "number_divided_by_2[29]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "number_divided_by_2[30]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "number_divided_by_2[31]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "output_potential_decay8_LIF[0]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "output_potential_decay8_LIF[1]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "output_potential_decay8_LIF[2]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "output_potential_decay8_LIF[3]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "output_potential_decay8_LIF[4]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "output_potential_decay8_LIF[5]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "output_potential_decay8_LIF[6]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "output_potential_decay8_LIF[7]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "output_potential_decay8_LIF[8]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "output_potential_decay8_LIF[9]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "output_potential_decay8_LIF[10]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "output_potential_decay8_LIF[11]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "output_potential_decay8_LIF[12]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "output_potential_decay8_LIF[13]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "output_potential_decay8_LIF[14]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "output_potential_decay8_LIF[15]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "output_potential_decay8_LIF[16]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "output_potential_decay8_LIF[17]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "output_potential_decay8_LIF[18]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "output_potential_decay8_LIF[19]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "output_potential_decay8_LIF[20]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "output_potential_decay8_LIF[21]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "output_potential_decay8_LIF[22]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "output_potential_decay8_LIF[23]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "output_potential_decay8_LIF[24]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "output_potential_decay8_LIF[25]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "output_potential_decay8_LIF[26]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "output_potential_decay8_LIF[27]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "output_potential_decay8_LIF[28]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "output_potential_decay8_LIF[29]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "output_potential_decay8_LIF[30]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "output_potential_decay8_LIF[31]" at potential_decay_8.v(123)
Info (10041): Inferred latch for "model.10" at potential_decay_8.v(82)
Info (10041): Inferred latch for "model.01" at potential_decay_8.v(82)
Info (10041): Inferred latch for "model.00" at potential_decay_8.v(82)
Info (10041): Inferred latch for "decay_rate.1000" at potential_decay_8.v(82)
Info (10041): Inferred latch for "decay_rate.0100" at potential_decay_8.v(82)
Info (10041): Inferred latch for "decay_rate.0011" at potential_decay_8.v(82)
Info (10041): Inferred latch for "decay_rate.0010" at potential_decay_8.v(82)
Info (10041): Inferred latch for "decay_rate.0001" at potential_decay_8.v(82)
Info (12128): Elaborating entity "mac8" for hierarchy "mac8:inst30"
Warning (10036): Verilog HDL or VHDL warning at mac8.v(36): object "weights" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mac8.v(38): object "break" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mac8.v(39): object "accumulated_weight" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mac8.v(40): object "considered_weight" assigned a value but never read
Warning (10235): Verilog HDL Always Construct warning at mac8.v(102): variable "clear" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at mac8.v(104): variable "incomingspikes" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at mac8.v(105): variable "incomingspikes" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at mac8.v(106): variable "incomingspikes" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at mac8.v(107): variable "incomingspikes" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at mac8.v(108): variable "incomingspikes" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at mac8.v(168): variable "clear" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at mac8.v(67): inferring latch(es) for variable "flip_clear", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac8.v(67): inferring latch(es) for variable "incomingspikes", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac8.v(67): inferring latch(es) for variable "spikes", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac8.v(67): inferring latch(es) for variable "mac8mult_output", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac8.v(67): inferring latch(es) for variable "mac8output0", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac8.v(67): inferring latch(es) for variable "mac8output1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac8.v(67): inferring latch(es) for variable "mac8output2", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac8.v(67): inferring latch(es) for variable "mac8output3", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac8.v(67): inferring latch(es) for variable "mac8output4", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac8.v(67): inferring latch(es) for variable "mac8output5", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac8.v(67): inferring latch(es) for variable "mac8output6", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac8.v(67): inferring latch(es) for variable "mac8output7", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac8.v(67): inferring latch(es) for variable "mac8output8", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac8.v(67): inferring latch(es) for variable "mac8output9", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "mac8output9" at mac8.v(102)
Info (10041): Inferred latch for "mac8output8" at mac8.v(102)
Info (10041): Inferred latch for "mac8output7" at mac8.v(102)
Info (10041): Inferred latch for "mac8output6" at mac8.v(102)
Info (10041): Inferred latch for "mac8output5" at mac8.v(102)
Info (10041): Inferred latch for "mac8output4" at mac8.v(102)
Info (10041): Inferred latch for "mac8output3" at mac8.v(102)
Info (10041): Inferred latch for "mac8output2" at mac8.v(102)
Info (10041): Inferred latch for "mac8output1" at mac8.v(102)
Info (10041): Inferred latch for "mac8output0" at mac8.v(102)
Info (10041): Inferred latch for "mac8mult_output[0]" at mac8.v(102)
Info (10041): Inferred latch for "mac8mult_output[1]" at mac8.v(102)
Info (10041): Inferred latch for "mac8mult_output[2]" at mac8.v(102)
Info (10041): Inferred latch for "mac8mult_output[3]" at mac8.v(102)
Info (10041): Inferred latch for "mac8mult_output[4]" at mac8.v(102)
Info (10041): Inferred latch for "mac8mult_output[5]" at mac8.v(102)
Info (10041): Inferred latch for "mac8mult_output[6]" at mac8.v(102)
Info (10041): Inferred latch for "mac8mult_output[7]" at mac8.v(102)
Info (10041): Inferred latch for "mac8mult_output[8]" at mac8.v(102)
Info (10041): Inferred latch for "mac8mult_output[9]" at mac8.v(102)
Info (10041): Inferred latch for "mac8mult_output[10]" at mac8.v(102)
Info (10041): Inferred latch for "mac8mult_output[11]" at mac8.v(102)
Info (10041): Inferred latch for "mac8mult_output[12]" at mac8.v(102)
Info (10041): Inferred latch for "mac8mult_output[13]" at mac8.v(102)
Info (10041): Inferred latch for "mac8mult_output[14]" at mac8.v(102)
Info (10041): Inferred latch for "mac8mult_output[15]" at mac8.v(102)
Info (10041): Inferred latch for "mac8mult_output[16]" at mac8.v(102)
Info (10041): Inferred latch for "mac8mult_output[17]" at mac8.v(102)
Info (10041): Inferred latch for "mac8mult_output[18]" at mac8.v(102)
Info (10041): Inferred latch for "mac8mult_output[19]" at mac8.v(102)
Info (10041): Inferred latch for "mac8mult_output[20]" at mac8.v(102)
Info (10041): Inferred latch for "mac8mult_output[21]" at mac8.v(102)
Info (10041): Inferred latch for "mac8mult_output[22]" at mac8.v(102)
Info (10041): Inferred latch for "mac8mult_output[23]" at mac8.v(102)
Info (10041): Inferred latch for "mac8mult_output[24]" at mac8.v(102)
Info (10041): Inferred latch for "mac8mult_output[25]" at mac8.v(102)
Info (10041): Inferred latch for "mac8mult_output[26]" at mac8.v(102)
Info (10041): Inferred latch for "mac8mult_output[27]" at mac8.v(102)
Info (10041): Inferred latch for "mac8mult_output[28]" at mac8.v(102)
Info (10041): Inferred latch for "mac8mult_output[29]" at mac8.v(102)
Info (10041): Inferred latch for "mac8mult_output[30]" at mac8.v(102)
Info (10041): Inferred latch for "mac8mult_output[31]" at mac8.v(102)
Info (10041): Inferred latch for "source_addresses[4][0]" at mac8.v(102)
Info (10041): Inferred latch for "source_addresses[4][1]" at mac8.v(102)
Info (10041): Inferred latch for "source_addresses[4][2]" at mac8.v(102)
Info (10041): Inferred latch for "source_addresses[4][3]" at mac8.v(102)
Info (10041): Inferred latch for "source_addresses[4][4]" at mac8.v(102)
Info (10041): Inferred latch for "source_addresses[4][5]" at mac8.v(102)
Info (10041): Inferred latch for "source_addresses[4][6]" at mac8.v(102)
Info (10041): Inferred latch for "source_addresses[4][7]" at mac8.v(102)
Info (10041): Inferred latch for "source_addresses[4][8]" at mac8.v(102)
Info (10041): Inferred latch for "source_addresses[4][9]" at mac8.v(102)
Info (10041): Inferred latch for "source_addresses[4][10]" at mac8.v(102)
Info (10041): Inferred latch for "source_addresses[4][11]" at mac8.v(102)
Info (10041): Inferred latch for "source_addresses[3][0]" at mac8.v(102)
Info (10041): Inferred latch for "source_addresses[3][1]" at mac8.v(102)
Info (10041): Inferred latch for "source_addresses[3][2]" at mac8.v(102)
Info (10041): Inferred latch for "source_addresses[3][3]" at mac8.v(102)
Info (10041): Inferred latch for "source_addresses[3][4]" at mac8.v(102)
Info (10041): Inferred latch for "source_addresses[3][5]" at mac8.v(102)
Info (10041): Inferred latch for "source_addresses[3][6]" at mac8.v(102)
Info (10041): Inferred latch for "source_addresses[3][7]" at mac8.v(102)
Info (10041): Inferred latch for "source_addresses[3][8]" at mac8.v(102)
Info (10041): Inferred latch for "source_addresses[3][9]" at mac8.v(102)
Info (10041): Inferred latch for "source_addresses[3][10]" at mac8.v(102)
Info (10041): Inferred latch for "source_addresses[3][11]" at mac8.v(102)
Info (10041): Inferred latch for "source_addresses[2][0]" at mac8.v(102)
Info (10041): Inferred latch for "source_addresses[2][1]" at mac8.v(102)
Info (10041): Inferred latch for "source_addresses[2][2]" at mac8.v(102)
Info (10041): Inferred latch for "source_addresses[2][3]" at mac8.v(102)
Info (10041): Inferred latch for "source_addresses[2][4]" at mac8.v(102)
Info (10041): Inferred latch for "source_addresses[2][5]" at mac8.v(102)
Info (10041): Inferred latch for "source_addresses[2][6]" at mac8.v(102)
Info (10041): Inferred latch for "source_addresses[2][7]" at mac8.v(102)
Info (10041): Inferred latch for "source_addresses[2][8]" at mac8.v(102)
Info (10041): Inferred latch for "source_addresses[2][9]" at mac8.v(102)
Info (10041): Inferred latch for "source_addresses[2][10]" at mac8.v(102)
Info (10041): Inferred latch for "source_addresses[2][11]" at mac8.v(102)
Info (10041): Inferred latch for "source_addresses[1][0]" at mac8.v(102)
Info (10041): Inferred latch for "source_addresses[1][1]" at mac8.v(102)
Info (10041): Inferred latch for "source_addresses[1][2]" at mac8.v(102)
Info (10041): Inferred latch for "source_addresses[1][3]" at mac8.v(102)
Info (10041): Inferred latch for "source_addresses[1][4]" at mac8.v(102)
Info (10041): Inferred latch for "source_addresses[1][5]" at mac8.v(102)
Info (10041): Inferred latch for "source_addresses[1][6]" at mac8.v(102)
Info (10041): Inferred latch for "source_addresses[1][7]" at mac8.v(102)
Info (10041): Inferred latch for "source_addresses[1][8]" at mac8.v(102)
Info (10041): Inferred latch for "source_addresses[1][9]" at mac8.v(102)
Info (10041): Inferred latch for "source_addresses[1][10]" at mac8.v(102)
Info (10041): Inferred latch for "source_addresses[1][11]" at mac8.v(102)
Info (10041): Inferred latch for "source_addresses[0][0]" at mac8.v(102)
Info (10041): Inferred latch for "source_addresses[0][1]" at mac8.v(102)
Info (10041): Inferred latch for "source_addresses[0][2]" at mac8.v(102)
Info (10041): Inferred latch for "source_addresses[0][3]" at mac8.v(102)
Info (10041): Inferred latch for "source_addresses[0][4]" at mac8.v(102)
Info (10041): Inferred latch for "source_addresses[0][5]" at mac8.v(102)
Info (10041): Inferred latch for "source_addresses[0][6]" at mac8.v(102)
Info (10041): Inferred latch for "source_addresses[0][7]" at mac8.v(102)
Info (10041): Inferred latch for "source_addresses[0][8]" at mac8.v(102)
Info (10041): Inferred latch for "source_addresses[0][9]" at mac8.v(102)
Info (10041): Inferred latch for "source_addresses[0][10]" at mac8.v(102)
Info (10041): Inferred latch for "source_addresses[0][11]" at mac8.v(102)
Info (10041): Inferred latch for "incomingspikes[0]" at mac8.v(102)
Info (10041): Inferred latch for "incomingspikes[1]" at mac8.v(102)
Info (10041): Inferred latch for "incomingspikes[2]" at mac8.v(102)
Info (10041): Inferred latch for "incomingspikes[3]" at mac8.v(102)
Info (10041): Inferred latch for "incomingspikes[4]" at mac8.v(102)
Info (12128): Elaborating entity "potential_adder_9" for hierarchy "potential_adder_9:inst35"
Warning (10240): Verilog HDL Always Construct warning at potential_adder_9.v(130): inferring latch(es) for variable "u", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_adder_9.v(130): inferring latch(es) for variable "v_threshold", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_adder_9.v(130): inferring latch(es) for variable "model", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_adder_9.v(130): inferring latch(es) for variable "a", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_adder_9.v(130): inferring latch(es) for variable "b", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_adder_9.v(130): inferring latch(es) for variable "c", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_adder_9.v(130): inferring latch(es) for variable "d", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_adder_9.v(130): inferring latch(es) for variable "final_potentialAdder9", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "final_potentialAdder9[0]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "final_potentialAdder9[1]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "final_potentialAdder9[2]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "final_potentialAdder9[3]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "final_potentialAdder9[4]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "final_potentialAdder9[5]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "final_potentialAdder9[6]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "final_potentialAdder9[7]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "final_potentialAdder9[8]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "final_potentialAdder9[9]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "final_potentialAdder9[10]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "final_potentialAdder9[11]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "final_potentialAdder9[12]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "final_potentialAdder9[13]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "final_potentialAdder9[14]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "final_potentialAdder9[15]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "final_potentialAdder9[16]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "final_potentialAdder9[17]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "final_potentialAdder9[18]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "final_potentialAdder9[19]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "final_potentialAdder9[20]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "final_potentialAdder9[21]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "final_potentialAdder9[22]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "final_potentialAdder9[23]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "final_potentialAdder9[24]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "final_potentialAdder9[25]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "final_potentialAdder9[26]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "final_potentialAdder9[27]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "final_potentialAdder9[28]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "final_potentialAdder9[29]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "final_potentialAdder9[30]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "final_potentialAdder9[31]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "d[0]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "d[1]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "d[2]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "d[3]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "d[4]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "d[5]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "d[6]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "d[7]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "d[8]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "d[9]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "d[10]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "d[11]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "d[12]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "d[13]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "d[14]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "d[15]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "d[16]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "d[17]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "d[18]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "d[19]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "d[20]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "d[21]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "d[22]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "d[23]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "d[24]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "d[25]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "d[26]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "d[27]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "d[28]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "d[29]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "d[30]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "d[31]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "c[0]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "c[1]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "c[2]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "c[3]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "c[4]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "c[5]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "c[6]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "c[7]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "c[8]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "c[9]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "c[10]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "c[11]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "c[12]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "c[13]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "c[14]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "c[15]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "c[16]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "c[17]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "c[18]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "c[19]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "c[20]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "c[21]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "c[22]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "c[23]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "c[24]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "c[25]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "c[26]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "c[27]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "c[28]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "c[29]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "c[30]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "c[31]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "b[0]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "b[1]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "b[2]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "b[3]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "b[4]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "b[5]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "b[6]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "b[7]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "b[8]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "b[9]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "b[10]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "b[11]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "b[12]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "b[13]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "b[14]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "b[15]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "b[16]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "b[17]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "b[18]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "b[19]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "b[20]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "b[21]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "b[22]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "b[23]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "b[24]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "b[25]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "b[26]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "b[27]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "b[28]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "b[29]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "b[30]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "b[31]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "a[0]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "a[1]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "a[2]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "a[3]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "a[4]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "a[5]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "a[6]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "a[7]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "a[8]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "a[9]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "a[10]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "a[11]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "a[12]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "a[13]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "a[14]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "a[15]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "a[16]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "a[17]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "a[18]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "a[19]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "a[20]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "a[21]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "a[22]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "a[23]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "a[24]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "a[25]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "a[26]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "a[27]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "a[28]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "a[29]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "a[30]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "a[31]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "model.10" at potential_adder_9.v(134)
Info (10041): Inferred latch for "model.01" at potential_adder_9.v(134)
Info (10041): Inferred latch for "model.00" at potential_adder_9.v(134)
Info (10041): Inferred latch for "v_threshold[0]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "v_threshold[1]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "v_threshold[2]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "v_threshold[3]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "v_threshold[4]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "v_threshold[5]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "v_threshold[6]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "v_threshold[7]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "v_threshold[8]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "v_threshold[9]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "v_threshold[10]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "v_threshold[11]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "v_threshold[12]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "v_threshold[13]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "v_threshold[14]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "v_threshold[15]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "v_threshold[16]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "v_threshold[17]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "v_threshold[18]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "v_threshold[19]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "v_threshold[20]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "v_threshold[21]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "v_threshold[22]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "v_threshold[23]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "v_threshold[24]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "v_threshold[25]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "v_threshold[26]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "v_threshold[27]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "v_threshold[28]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "v_threshold[29]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "v_threshold[30]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "v_threshold[31]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "u[0]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "u[1]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "u[2]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "u[3]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "u[4]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "u[5]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "u[6]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "u[7]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "u[8]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "u[9]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "u[10]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "u[11]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "u[12]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "u[13]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "u[14]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "u[15]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "u[16]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "u[17]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "u[18]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "u[19]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "u[20]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "u[21]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "u[22]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "u[23]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "u[24]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "u[25]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "u[26]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "u[27]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "u[28]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "u[29]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "u[30]" at potential_adder_9.v(134)
Info (10041): Inferred latch for "u[31]" at potential_adder_9.v(134)
Info (12128): Elaborating entity "potential_decay_9" for hierarchy "potential_decay_9:inst34"
Warning (10036): Verilog HDL or VHDL warning at potential_decay_9.v(43): object "neuron_address" assigned a value but never read
Warning (10858): Verilog HDL warning at potential_decay_9.v(45): object output_potential_decay9_izhi used but never assigned
Warning (10235): Verilog HDL Always Construct warning at potential_decay_9.v(76): variable "set" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at potential_decay_9.v(74): inferring latch(es) for variable "decay_rate", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_9.v(74): inferring latch(es) for variable "model", which holds its previous value in one or more paths through the always construct
Warning (10235): Verilog HDL Always Construct warning at potential_decay_9.v(135): variable "membrane_potential" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at potential_decay_9.v(136): variable "membrane_potential" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at potential_decay_9.v(137): variable "membrane_potential" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at potential_decay_9.v(139): variable "decay_rate" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at potential_decay_9.v(143): truncated value with size 33 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at potential_decay_9.v(158): truncated value with size 33 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at potential_decay_9.v(163): truncated value with size 33 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at potential_decay_9.v(168): truncated value with size 33 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at potential_decay_9.v(174): truncated value with size 33 to match size of target (32)
Warning (10230): Verilog HDL assignment warning at potential_decay_9.v(175): truncated value with size 33 to match size of target (32)
Warning (10235): Verilog HDL Always Construct warning at potential_decay_9.v(176): variable "result_divide_by_2_plus_4" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10230): Verilog HDL assignment warning at potential_decay_9.v(181): truncated value with size 33 to match size of target (32)
Warning (10240): Verilog HDL Always Construct warning at potential_decay_9.v(110): inferring latch(es) for variable "sign", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_9.v(110): inferring latch(es) for variable "exponent", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_9.v(110): inferring latch(es) for variable "mantissa", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_9.v(110): inferring latch(es) for variable "adjusted_exponent", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_9.v(110): inferring latch(es) for variable "output_potential_decay9_LIF", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_9.v(110): inferring latch(es) for variable "exponent_divided_by_2", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_9.v(110): inferring latch(es) for variable "exponent_divided_by_4", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_9.v(110): inferring latch(es) for variable "number_divided_by_2", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at potential_decay_9.v(110): inferring latch(es) for variable "number_divided_by_4", which holds its previous value in one or more paths through the always construct
Warning (10235): Verilog HDL Always Construct warning at potential_decay_9.v(191): variable "model" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10030): Net "output_potential_decay9_izhi" at potential_decay_9.v(45) has no driver or initial value, using a default initial value '0'
Info (10041): Inferred latch for "number_divided_by_4[0]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "number_divided_by_4[1]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "number_divided_by_4[2]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "number_divided_by_4[3]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "number_divided_by_4[4]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "number_divided_by_4[5]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "number_divided_by_4[6]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "number_divided_by_4[7]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "number_divided_by_4[8]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "number_divided_by_4[9]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "number_divided_by_4[10]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "number_divided_by_4[11]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "number_divided_by_4[12]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "number_divided_by_4[13]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "number_divided_by_4[14]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "number_divided_by_4[15]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "number_divided_by_4[16]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "number_divided_by_4[17]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "number_divided_by_4[18]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "number_divided_by_4[19]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "number_divided_by_4[20]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "number_divided_by_4[21]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "number_divided_by_4[22]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "number_divided_by_4[23]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "number_divided_by_4[24]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "number_divided_by_4[25]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "number_divided_by_4[26]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "number_divided_by_4[27]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "number_divided_by_4[28]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "number_divided_by_4[29]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "number_divided_by_4[30]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "number_divided_by_4[31]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "number_divided_by_2[0]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "number_divided_by_2[1]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "number_divided_by_2[2]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "number_divided_by_2[3]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "number_divided_by_2[4]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "number_divided_by_2[5]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "number_divided_by_2[6]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "number_divided_by_2[7]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "number_divided_by_2[8]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "number_divided_by_2[9]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "number_divided_by_2[10]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "number_divided_by_2[11]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "number_divided_by_2[12]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "number_divided_by_2[13]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "number_divided_by_2[14]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "number_divided_by_2[15]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "number_divided_by_2[16]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "number_divided_by_2[17]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "number_divided_by_2[18]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "number_divided_by_2[19]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "number_divided_by_2[20]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "number_divided_by_2[21]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "number_divided_by_2[22]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "number_divided_by_2[23]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "number_divided_by_2[24]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "number_divided_by_2[25]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "number_divided_by_2[26]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "number_divided_by_2[27]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "number_divided_by_2[28]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "number_divided_by_2[29]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "number_divided_by_2[30]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "number_divided_by_2[31]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "output_potential_decay9_LIF[0]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "output_potential_decay9_LIF[1]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "output_potential_decay9_LIF[2]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "output_potential_decay9_LIF[3]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "output_potential_decay9_LIF[4]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "output_potential_decay9_LIF[5]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "output_potential_decay9_LIF[6]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "output_potential_decay9_LIF[7]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "output_potential_decay9_LIF[8]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "output_potential_decay9_LIF[9]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "output_potential_decay9_LIF[10]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "output_potential_decay9_LIF[11]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "output_potential_decay9_LIF[12]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "output_potential_decay9_LIF[13]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "output_potential_decay9_LIF[14]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "output_potential_decay9_LIF[15]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "output_potential_decay9_LIF[16]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "output_potential_decay9_LIF[17]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "output_potential_decay9_LIF[18]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "output_potential_decay9_LIF[19]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "output_potential_decay9_LIF[20]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "output_potential_decay9_LIF[21]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "output_potential_decay9_LIF[22]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "output_potential_decay9_LIF[23]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "output_potential_decay9_LIF[24]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "output_potential_decay9_LIF[25]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "output_potential_decay9_LIF[26]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "output_potential_decay9_LIF[27]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "output_potential_decay9_LIF[28]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "output_potential_decay9_LIF[29]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "output_potential_decay9_LIF[30]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "output_potential_decay9_LIF[31]" at potential_decay_9.v(123)
Info (10041): Inferred latch for "model.10" at potential_decay_9.v(82)
Info (10041): Inferred latch for "model.01" at potential_decay_9.v(82)
Info (10041): Inferred latch for "model.00" at potential_decay_9.v(82)
Info (10041): Inferred latch for "decay_rate.1000" at potential_decay_9.v(82)
Info (10041): Inferred latch for "decay_rate.0100" at potential_decay_9.v(82)
Info (10041): Inferred latch for "decay_rate.0011" at potential_decay_9.v(82)
Info (10041): Inferred latch for "decay_rate.0010" at potential_decay_9.v(82)
Info (10041): Inferred latch for "decay_rate.0001" at potential_decay_9.v(82)
Info (12128): Elaborating entity "mac9" for hierarchy "mac9:inst33"
Warning (10036): Verilog HDL or VHDL warning at mac9.v(36): object "weights" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mac9.v(38): object "break" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mac9.v(39): object "accumulated_weight" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at mac9.v(40): object "considered_weight" assigned a value but never read
Warning (10235): Verilog HDL Always Construct warning at mac9.v(102): variable "clear" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at mac9.v(104): variable "incomingspikes" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at mac9.v(105): variable "incomingspikes" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at mac9.v(106): variable "incomingspikes" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at mac9.v(107): variable "incomingspikes" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at mac9.v(108): variable "incomingspikes" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10235): Verilog HDL Always Construct warning at mac9.v(168): variable "clear" is read inside the Always Construct but isn't in the Always Construct's Event Control
Warning (10240): Verilog HDL Always Construct warning at mac9.v(67): inferring latch(es) for variable "flip_clear", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac9.v(67): inferring latch(es) for variable "incomingspikes", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac9.v(67): inferring latch(es) for variable "spikes", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac9.v(67): inferring latch(es) for variable "mac9mult_output", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac9.v(67): inferring latch(es) for variable "mac9output0", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac9.v(67): inferring latch(es) for variable "mac9output1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac9.v(67): inferring latch(es) for variable "mac9output2", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac9.v(67): inferring latch(es) for variable "mac9output3", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac9.v(67): inferring latch(es) for variable "mac9output4", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac9.v(67): inferring latch(es) for variable "mac9output5", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac9.v(67): inferring latch(es) for variable "mac9output6", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac9.v(67): inferring latch(es) for variable "mac9output7", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac9.v(67): inferring latch(es) for variable "mac9output8", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at mac9.v(67): inferring latch(es) for variable "mac9output9", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "mac9output9" at mac9.v(102)
Info (10041): Inferred latch for "mac9output8" at mac9.v(102)
Info (10041): Inferred latch for "mac9output7" at mac9.v(102)
Info (10041): Inferred latch for "mac9output6" at mac9.v(102)
Info (10041): Inferred latch for "mac9output5" at mac9.v(102)
Info (10041): Inferred latch for "mac9output4" at mac9.v(102)
Info (10041): Inferred latch for "mac9output3" at mac9.v(102)
Info (10041): Inferred latch for "mac9output2" at mac9.v(102)
Info (10041): Inferred latch for "mac9output1" at mac9.v(102)
Info (10041): Inferred latch for "mac9output0" at mac9.v(102)
Info (10041): Inferred latch for "mac9mult_output[0]" at mac9.v(102)
Info (10041): Inferred latch for "mac9mult_output[1]" at mac9.v(102)
Info (10041): Inferred latch for "mac9mult_output[2]" at mac9.v(102)
Info (10041): Inferred latch for "mac9mult_output[3]" at mac9.v(102)
Info (10041): Inferred latch for "mac9mult_output[4]" at mac9.v(102)
Info (10041): Inferred latch for "mac9mult_output[5]" at mac9.v(102)
Info (10041): Inferred latch for "mac9mult_output[6]" at mac9.v(102)
Info (10041): Inferred latch for "mac9mult_output[7]" at mac9.v(102)
Info (10041): Inferred latch for "mac9mult_output[8]" at mac9.v(102)
Info (10041): Inferred latch for "mac9mult_output[9]" at mac9.v(102)
Info (10041): Inferred latch for "mac9mult_output[10]" at mac9.v(102)
Info (10041): Inferred latch for "mac9mult_output[11]" at mac9.v(102)
Info (10041): Inferred latch for "mac9mult_output[12]" at mac9.v(102)
Info (10041): Inferred latch for "mac9mult_output[13]" at mac9.v(102)
Info (10041): Inferred latch for "mac9mult_output[14]" at mac9.v(102)
Info (10041): Inferred latch for "mac9mult_output[15]" at mac9.v(102)
Info (10041): Inferred latch for "mac9mult_output[16]" at mac9.v(102)
Info (10041): Inferred latch for "mac9mult_output[17]" at mac9.v(102)
Info (10041): Inferred latch for "mac9mult_output[18]" at mac9.v(102)
Info (10041): Inferred latch for "mac9mult_output[19]" at mac9.v(102)
Info (10041): Inferred latch for "mac9mult_output[20]" at mac9.v(102)
Info (10041): Inferred latch for "mac9mult_output[21]" at mac9.v(102)
Info (10041): Inferred latch for "mac9mult_output[22]" at mac9.v(102)
Info (10041): Inferred latch for "mac9mult_output[23]" at mac9.v(102)
Info (10041): Inferred latch for "mac9mult_output[24]" at mac9.v(102)
Info (10041): Inferred latch for "mac9mult_output[25]" at mac9.v(102)
Info (10041): Inferred latch for "mac9mult_output[26]" at mac9.v(102)
Info (10041): Inferred latch for "mac9mult_output[27]" at mac9.v(102)
Info (10041): Inferred latch for "mac9mult_output[28]" at mac9.v(102)
Info (10041): Inferred latch for "mac9mult_output[29]" at mac9.v(102)
Info (10041): Inferred latch for "mac9mult_output[30]" at mac9.v(102)
Info (10041): Inferred latch for "mac9mult_output[31]" at mac9.v(102)
Info (10041): Inferred latch for "source_addresses[4][0]" at mac9.v(102)
Info (10041): Inferred latch for "source_addresses[4][1]" at mac9.v(102)
Info (10041): Inferred latch for "source_addresses[4][2]" at mac9.v(102)
Info (10041): Inferred latch for "source_addresses[4][3]" at mac9.v(102)
Info (10041): Inferred latch for "source_addresses[4][4]" at mac9.v(102)
Info (10041): Inferred latch for "source_addresses[4][5]" at mac9.v(102)
Info (10041): Inferred latch for "source_addresses[4][6]" at mac9.v(102)
Info (10041): Inferred latch for "source_addresses[4][7]" at mac9.v(102)
Info (10041): Inferred latch for "source_addresses[4][8]" at mac9.v(102)
Info (10041): Inferred latch for "source_addresses[4][9]" at mac9.v(102)
Info (10041): Inferred latch for "source_addresses[4][10]" at mac9.v(102)
Info (10041): Inferred latch for "source_addresses[4][11]" at mac9.v(102)
Info (10041): Inferred latch for "source_addresses[3][0]" at mac9.v(102)
Info (10041): Inferred latch for "source_addresses[3][1]" at mac9.v(102)
Info (10041): Inferred latch for "source_addresses[3][2]" at mac9.v(102)
Info (10041): Inferred latch for "source_addresses[3][3]" at mac9.v(102)
Info (10041): Inferred latch for "source_addresses[3][4]" at mac9.v(102)
Info (10041): Inferred latch for "source_addresses[3][5]" at mac9.v(102)
Info (10041): Inferred latch for "source_addresses[3][6]" at mac9.v(102)
Info (10041): Inferred latch for "source_addresses[3][7]" at mac9.v(102)
Info (10041): Inferred latch for "source_addresses[3][8]" at mac9.v(102)
Info (10041): Inferred latch for "source_addresses[3][9]" at mac9.v(102)
Info (10041): Inferred latch for "source_addresses[3][10]" at mac9.v(102)
Info (10041): Inferred latch for "source_addresses[3][11]" at mac9.v(102)
Info (10041): Inferred latch for "source_addresses[2][0]" at mac9.v(102)
Info (10041): Inferred latch for "source_addresses[2][1]" at mac9.v(102)
Info (10041): Inferred latch for "source_addresses[2][2]" at mac9.v(102)
Info (10041): Inferred latch for "source_addresses[2][3]" at mac9.v(102)
Info (10041): Inferred latch for "source_addresses[2][4]" at mac9.v(102)
Info (10041): Inferred latch for "source_addresses[2][5]" at mac9.v(102)
Info (10041): Inferred latch for "source_addresses[2][6]" at mac9.v(102)
Info (10041): Inferred latch for "source_addresses[2][7]" at mac9.v(102)
Info (10041): Inferred latch for "source_addresses[2][8]" at mac9.v(102)
Info (10041): Inferred latch for "source_addresses[2][9]" at mac9.v(102)
Info (10041): Inferred latch for "source_addresses[2][10]" at mac9.v(102)
Info (10041): Inferred latch for "source_addresses[2][11]" at mac9.v(102)
Info (10041): Inferred latch for "source_addresses[1][0]" at mac9.v(102)
Info (10041): Inferred latch for "source_addresses[1][1]" at mac9.v(102)
Info (10041): Inferred latch for "source_addresses[1][2]" at mac9.v(102)
Info (10041): Inferred latch for "source_addresses[1][3]" at mac9.v(102)
Info (10041): Inferred latch for "source_addresses[1][4]" at mac9.v(102)
Info (10041): Inferred latch for "source_addresses[1][5]" at mac9.v(102)
Info (10041): Inferred latch for "source_addresses[1][6]" at mac9.v(102)
Info (10041): Inferred latch for "source_addresses[1][7]" at mac9.v(102)
Info (10041): Inferred latch for "source_addresses[1][8]" at mac9.v(102)
Info (10041): Inferred latch for "source_addresses[1][9]" at mac9.v(102)
Info (10041): Inferred latch for "source_addresses[1][10]" at mac9.v(102)
Info (10041): Inferred latch for "source_addresses[1][11]" at mac9.v(102)
Info (10041): Inferred latch for "source_addresses[0][0]" at mac9.v(102)
Info (10041): Inferred latch for "source_addresses[0][1]" at mac9.v(102)
Info (10041): Inferred latch for "source_addresses[0][2]" at mac9.v(102)
Info (10041): Inferred latch for "source_addresses[0][3]" at mac9.v(102)
Info (10041): Inferred latch for "source_addresses[0][4]" at mac9.v(102)
Info (10041): Inferred latch for "source_addresses[0][5]" at mac9.v(102)
Info (10041): Inferred latch for "source_addresses[0][6]" at mac9.v(102)
Info (10041): Inferred latch for "source_addresses[0][7]" at mac9.v(102)
Info (10041): Inferred latch for "source_addresses[0][8]" at mac9.v(102)
Info (10041): Inferred latch for "source_addresses[0][9]" at mac9.v(102)
Info (10041): Inferred latch for "source_addresses[0][10]" at mac9.v(102)
Info (10041): Inferred latch for "source_addresses[0][11]" at mac9.v(102)
Info (10041): Inferred latch for "incomingspikes[0]" at mac9.v(102)
Info (10041): Inferred latch for "incomingspikes[1]" at mac9.v(102)
Info (10041): Inferred latch for "incomingspikes[2]" at mac9.v(102)
Info (10041): Inferred latch for "incomingspikes[3]" at mac9.v(102)
Info (10041): Inferred latch for "incomingspikes[4]" at mac9.v(102)
Info (276014): Found 3 instances of uninferred RAM logic
    Info (276007): RAM logic "mac0:inst|Ram0" is uninferred due to asynchronous read logic
    Info (276007): RAM logic "mac1:inst4|Ram0" is uninferred due to asynchronous read logic
    Info (276007): RAM logic "mac2:inst3|Ram0" is uninferred due to asynchronous read logic
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "mac0:inst|mac0mult_output[4]" merged with LATCH primitive "mac0:inst|mac0mult_output[25]"
    Info (13026): Duplicate LATCH primitive "mac0:inst|mac0mult_output[9]" merged with LATCH primitive "mac0:inst|mac0mult_output[25]"
    Info (13026): Duplicate LATCH primitive "mac0:inst|mac0mult_output[15]" merged with LATCH primitive "mac0:inst|mac0mult_output[25]"
    Info (13026): Duplicate LATCH primitive "mac0:inst|mac0mult_output[0]" merged with LATCH primitive "mac0:inst|mac0mult_output[30]"
    Info (13026): Duplicate LATCH primitive "mac0:inst|mac0mult_output[5]" merged with LATCH primitive "mac0:inst|mac0mult_output[30]"
    Info (13026): Duplicate LATCH primitive "mac0:inst|mac0mult_output[20]" merged with LATCH primitive "mac0:inst|mac0mult_output[30]"
    Info (13026): Duplicate LATCH primitive "mac0:inst|mac0mult_output[23]" merged with LATCH primitive "mac0:inst|mac0mult_output[30]"
    Info (13026): Duplicate LATCH primitive "mac0:inst|mac0mult_output[10]" merged with LATCH primitive "mac0:inst|mac0mult_output[24]"
    Info (13026): Duplicate LATCH primitive "mac0:inst|mac0mult_output[14]" merged with LATCH primitive "mac0:inst|mac0mult_output[24]"
    Info (13026): Duplicate LATCH primitive "mac0:inst|mac0mult_output[16]" merged with LATCH primitive "mac0:inst|mac0mult_output[24]"
    Info (13026): Duplicate LATCH primitive "mac0:inst|mac0mult_output[2]" merged with LATCH primitive "mac0:inst|mac0mult_output[21]"
    Info (13026): Duplicate LATCH primitive "mac0:inst|mac0mult_output[3]" merged with LATCH primitive "mac0:inst|mac0mult_output[18]"
    Info (13026): Duplicate LATCH primitive "mac0:inst|mac0mult_output[11]" merged with LATCH primitive "mac0:inst|mac0mult_output[18]"
    Info (13026): Duplicate LATCH primitive "mac0:inst|mac0mult_output[17]" merged with LATCH primitive "mac0:inst|mac0mult_output[18]"
    Info (13026): Duplicate LATCH primitive "mac0:inst|mac0mult_output[1]" merged with LATCH primitive "mac0:inst|mac0mult_output[13]"
    Info (13026): Duplicate LATCH primitive "mac0:inst|mac0mult_output[8]" merged with LATCH primitive "mac0:inst|mac0mult_output[13]"
    Info (13026): Duplicate LATCH primitive "mac1:inst4|mac1mult_output[4]" merged with LATCH primitive "mac1:inst4|mac1mult_output[25]"
    Info (13026): Duplicate LATCH primitive "mac1:inst4|mac1mult_output[9]" merged with LATCH primitive "mac1:inst4|mac1mult_output[25]"
    Info (13026): Duplicate LATCH primitive "mac1:inst4|mac1mult_output[15]" merged with LATCH primitive "mac1:inst4|mac1mult_output[25]"
    Info (13026): Duplicate LATCH primitive "mac1:inst4|mac1mult_output[0]" merged with LATCH primitive "mac1:inst4|mac1mult_output[30]"
    Info (13026): Duplicate LATCH primitive "mac1:inst4|mac1mult_output[5]" merged with LATCH primitive "mac1:inst4|mac1mult_output[30]"
    Info (13026): Duplicate LATCH primitive "mac1:inst4|mac1mult_output[20]" merged with LATCH primitive "mac1:inst4|mac1mult_output[30]"
    Info (13026): Duplicate LATCH primitive "mac1:inst4|mac1mult_output[23]" merged with LATCH primitive "mac1:inst4|mac1mult_output[30]"
    Info (13026): Duplicate LATCH primitive "mac1:inst4|mac1mult_output[10]" merged with LATCH primitive "mac1:inst4|mac1mult_output[24]"
    Info (13026): Duplicate LATCH primitive "mac1:inst4|mac1mult_output[14]" merged with LATCH primitive "mac1:inst4|mac1mult_output[24]"
    Info (13026): Duplicate LATCH primitive "mac1:inst4|mac1mult_output[16]" merged with LATCH primitive "mac1:inst4|mac1mult_output[24]"
    Info (13026): Duplicate LATCH primitive "mac1:inst4|mac1mult_output[2]" merged with LATCH primitive "mac1:inst4|mac1mult_output[21]"
    Info (13026): Duplicate LATCH primitive "mac1:inst4|mac1mult_output[3]" merged with LATCH primitive "mac1:inst4|mac1mult_output[18]"
    Info (13026): Duplicate LATCH primitive "mac1:inst4|mac1mult_output[11]" merged with LATCH primitive "mac1:inst4|mac1mult_output[18]"
    Info (13026): Duplicate LATCH primitive "mac1:inst4|mac1mult_output[17]" merged with LATCH primitive "mac1:inst4|mac1mult_output[18]"
    Info (13026): Duplicate LATCH primitive "mac1:inst4|mac1mult_output[1]" merged with LATCH primitive "mac1:inst4|mac1mult_output[13]"
    Info (13026): Duplicate LATCH primitive "mac1:inst4|mac1mult_output[8]" merged with LATCH primitive "mac1:inst4|mac1mult_output[13]"
    Info (13026): Duplicate LATCH primitive "mac2:inst3|mac2mult_output[4]" merged with LATCH primitive "mac2:inst3|mac2mult_output[25]"
    Info (13026): Duplicate LATCH primitive "mac2:inst3|mac2mult_output[9]" merged with LATCH primitive "mac2:inst3|mac2mult_output[25]"
    Info (13026): Duplicate LATCH primitive "mac2:inst3|mac2mult_output[15]" merged with LATCH primitive "mac2:inst3|mac2mult_output[25]"
    Info (13026): Duplicate LATCH primitive "mac2:inst3|mac2mult_output[0]" merged with LATCH primitive "mac2:inst3|mac2mult_output[30]"
    Info (13026): Duplicate LATCH primitive "mac2:inst3|mac2mult_output[5]" merged with LATCH primitive "mac2:inst3|mac2mult_output[30]"
    Info (13026): Duplicate LATCH primitive "mac2:inst3|mac2mult_output[20]" merged with LATCH primitive "mac2:inst3|mac2mult_output[30]"
    Info (13026): Duplicate LATCH primitive "mac2:inst3|mac2mult_output[23]" merged with LATCH primitive "mac2:inst3|mac2mult_output[30]"
    Info (13026): Duplicate LATCH primitive "mac2:inst3|mac2mult_output[10]" merged with LATCH primitive "mac2:inst3|mac2mult_output[24]"
    Info (13026): Duplicate LATCH primitive "mac2:inst3|mac2mult_output[14]" merged with LATCH primitive "mac2:inst3|mac2mult_output[24]"
    Info (13026): Duplicate LATCH primitive "mac2:inst3|mac2mult_output[16]" merged with LATCH primitive "mac2:inst3|mac2mult_output[24]"
    Info (13026): Duplicate LATCH primitive "mac2:inst3|mac2mult_output[2]" merged with LATCH primitive "mac2:inst3|mac2mult_output[21]"
    Info (13026): Duplicate LATCH primitive "mac2:inst3|mac2mult_output[3]" merged with LATCH primitive "mac2:inst3|mac2mult_output[18]"
    Info (13026): Duplicate LATCH primitive "mac2:inst3|mac2mult_output[11]" merged with LATCH primitive "mac2:inst3|mac2mult_output[18]"
    Info (13026): Duplicate LATCH primitive "mac2:inst3|mac2mult_output[17]" merged with LATCH primitive "mac2:inst3|mac2mult_output[18]"
    Info (13026): Duplicate LATCH primitive "mac2:inst3|mac2mult_output[1]" merged with LATCH primitive "mac2:inst3|mac2mult_output[13]"
    Info (13026): Duplicate LATCH primitive "mac2:inst3|mac2mult_output[8]" merged with LATCH primitive "mac2:inst3|mac2mult_output[13]"
    Info (13026): Duplicate LATCH primitive "mac2:inst3|incomingspikes[0]" merged with LATCH primitive "mac0:inst|incomingspikes[0]"
    Info (13026): Duplicate LATCH primitive "mac1:inst4|incomingspikes[0]" merged with LATCH primitive "mac0:inst|incomingspikes[0]"
    Info (13026): Duplicate LATCH primitive "mac2:inst3|incomingspikes[1]" merged with LATCH primitive "mac0:inst|incomingspikes[1]"
    Info (13026): Duplicate LATCH primitive "mac1:inst4|incomingspikes[1]" merged with LATCH primitive "mac0:inst|incomingspikes[1]"
    Info (13026): Duplicate LATCH primitive "mac2:inst3|mac2mult_output[25]" merged with LATCH primitive "mac0:inst|mac0mult_output[25]"
    Info (13026): Duplicate LATCH primitive "mac1:inst4|mac1mult_output[25]" merged with LATCH primitive "mac0:inst|mac0mult_output[25]"
    Info (13026): Duplicate LATCH primitive "mac2:inst3|mac2mult_output[18]" merged with LATCH primitive "mac0:inst|mac0mult_output[18]"
    Info (13026): Duplicate LATCH primitive "mac1:inst4|mac1mult_output[18]" merged with LATCH primitive "mac0:inst|mac0mult_output[18]"
Warning (13012): Latch network_interface_test:inst20|network_interface_new:my_status[0].ni|spike_out_source_array[4][0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mac0:inst|set
Warning (13012): Latch network_interface_test:inst20|network_interface_new:my_status[0].ni|spike_out_source_array[4][1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mac0:inst|set
Warning (13012): Latch mac0:inst|incomingspikes[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mac0:inst|source_address[3]
Warning (13012): Latch mac0:inst|incomingspikes[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal mac0:inst|source_address[3]
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "mac2:inst3|mac2mult_output[30]" merged with LATCH primitive "mac0:inst|mac0mult_output[30]"
    Info (13026): Duplicate LATCH primitive "mac1:inst4|mac1mult_output[30]" merged with LATCH primitive "mac0:inst|mac0mult_output[30]"
    Info (13026): Duplicate LATCH primitive "mac2:inst3|mac2mult_output[24]" merged with LATCH primitive "mac0:inst|mac0mult_output[24]"
    Info (13026): Duplicate LATCH primitive "mac1:inst4|mac1mult_output[24]" merged with LATCH primitive "mac0:inst|mac0mult_output[24]"
    Info (13026): Duplicate LATCH primitive "mac2:inst3|mac2mult_output[21]" merged with LATCH primitive "mac0:inst|mac0mult_output[21]"
    Info (13026): Duplicate LATCH primitive "mac1:inst4|mac1mult_output[21]" merged with LATCH primitive "mac0:inst|mac0mult_output[21]"
    Info (13026): Duplicate LATCH primitive "mac2:inst3|mac2mult_output[13]" merged with LATCH primitive "mac0:inst|mac0mult_output[13]"
    Info (13026): Duplicate LATCH primitive "mac1:inst4|mac1mult_output[13]" merged with LATCH primitive "mac0:inst|mac0mult_output[13]"
    Info (13026): Duplicate LATCH primitive "mac2:inst3|mac2mult_output[12]" merged with LATCH primitive "mac0:inst|mac0mult_output[12]"
    Info (13026): Duplicate LATCH primitive "mac1:inst4|mac1mult_output[12]" merged with LATCH primitive "mac0:inst|mac0mult_output[12]"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "decay2" is stuck at GND
    Warning (13410): Pin "decay3" is stuck at GND
    Warning (13410): Pin "decay4" is stuck at GND
    Warning (13410): Pin "decay5" is stuck at GND
    Warning (13410): Pin "decay6" is stuck at GND
    Warning (13410): Pin "decay7" is stuck at GND
    Warning (13410): Pin "decay8" is stuck at GND
    Warning (13410): Pin "decay9" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 33 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/synth/output_files/accelerator_toplevel.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4587 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 21 output pins
    Info (21061): Implemented 4565 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 670 warnings
    Info: Peak virtual memory: 4801 megabytes
    Info: Processing ended: Fri Jan 10 14:16:24 2025
    Info: Elapsed time: 00:00:41
    Info: Total CPU time (on all processors): 00:00:37


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/Education/Academic/Projects/fyp/Codes/FYP-FPGA/accelerator_10_neurons/synth/output_files/accelerator_toplevel.map.smsg.


