

================================================================
== Vivado HLS Report for 'dct'
================================================================
* Date:           Wed Apr 26 22:11:37 2017

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        dct.prj
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.68|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1851|  1851|  1852|  1852|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +-------------------+--------+------+------+------+------+---------+
        |                   |        |   Latency   |   Interval  | Pipeline|
        |      Instance     | Module |  min |  max |  min |  max |   Type  |
        +-------------------+--------+------+------+------+------+---------+
        |grp_dct_2d_fu_182  |dct_2d  |  1718|  1718|  1718|  1718|   none  |
        +-------------------+--------+------+------+------+------+---------+

        * Loop: 
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- RD_Loop_Row_RD_Loop_Col  |   64|   64|         2|          1|          1|    64|    yes   |
        |- WR_Loop_Row_WR_Loop_Col  |   64|   64|         2|          1|          1|    64|    yes   |
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     84|
|FIFO             |        -|      -|       -|      -|
|Instance         |        3|      1|     195|    319|
|Memory           |        2|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     54|
|Register         |        -|      -|      61|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        5|      1|     256|    457|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------+--------+---------+-------+-----+-----+
    |      Instance     | Module | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------+--------+---------+-------+-----+-----+
    |grp_dct_2d_fu_182  |dct_2d  |        3|      1|  195|  319|
    +-------------------+--------+---------+-------+-----+-----+
    |Total              |        |        3|      1|  195|  319|
    +-------------------+--------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +--------------+-------------------+---------+---+----+------+-----+------+-------------+
    |    Memory    |       Module      | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------+-------------------+---------+---+----+------+-----+------+-------------+
    |buf_2d_in_U   |dct_2d_row_outbuf  |        1|  0|   0|    64|   16|     1|         1024|
    |buf_2d_out_U  |dct_2d_row_outbuf  |        1|  0|   0|    64|   16|     1|         1024|
    +--------------+-------------------+---------+---+----+------+-----+------+-------------+
    |Total         |                   |        2|  0|   0|   128|   32|     2|         2048|
    +--------------+-------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |c_1_fu_377_p2                   |     +    |      0|  0|   4|           1|           4|
    |c_fu_257_p2                     |     +    |      0|  0|   4|           1|           4|
    |indvar_flatten_next2_fu_294_p2  |     +    |      0|  0|   7|           7|           1|
    |indvar_flatten_next_fu_196_p2   |     +    |      0|  0|   7|           7|           1|
    |r_1_fu_300_p2                   |     +    |      0|  0|   4|           1|           4|
    |r_fu_202_p2                     |     +    |      0|  0|   4|           1|           4|
    |sum3_i_fu_371_p2                |     +    |      0|  0|   6|           6|           6|
    |sum_i_fu_246_p2                 |     +    |      0|  0|   6|           6|           6|
    |tmp_20_fu_360_p2                |     +    |      0|  0|   8|           8|           8|
    |tmp_s_fu_277_p2                 |     +    |      0|  0|   8|           8|           8|
    |exitcond_flatten2_fu_288_p2     |   icmp   |      0|  0|   3|           7|           8|
    |exitcond_flatten_fu_190_p2      |   icmp   |      0|  0|   3|           7|           8|
    |exitcond_i1_fu_306_p2           |   icmp   |      0|  0|   2|           4|           5|
    |exitcond_i_fu_208_p2            |   icmp   |      0|  0|   2|           4|           5|
    |c_i5_mid2_fu_312_p3             |  select  |      0|  0|   4|           1|           1|
    |c_i_mid2_fu_214_p3              |  select  |      0|  0|   4|           1|           1|
    |r_i2_cast4_mid2_v_fu_320_p3     |  select  |      0|  0|   4|           1|           4|
    |r_i_cast8_mid2_v_fu_222_p3      |  select  |      0|  0|   4|           1|           4|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0|  84|          72|          82|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |   1|          7|    1|          7|
    |buf_2d_in_address0       |   6|          3|    6|         18|
    |buf_2d_in_ce0            |   1|          3|    1|          3|
    |buf_2d_out_address0      |   6|          3|    6|         18|
    |buf_2d_out_ce0           |   1|          3|    1|          3|
    |buf_2d_out_we0           |   1|          2|    1|          2|
    |c_i5_reg_171             |   4|          2|    4|          8|
    |c_i_reg_138              |   4|          2|    4|          8|
    |indvar_flatten2_reg_149  |   7|          2|    7|         14|
    |indvar_flatten_reg_116   |   7|          2|    7|         14|
    |r_i2_phi_fu_164_p4       |   4|          2|    4|          8|
    |r_i2_reg_160             |   4|          2|    4|          8|
    |r_i_phi_fu_131_p4        |   4|          2|    4|          8|
    |r_i_reg_127              |   4|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         37|   54|        127|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+---+----+-----+-----------+
    |                Name               | FF| LUT| Bits| Const Bits|
    +-----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                          |  6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0            |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |  1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0            |  1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1            |  1|   0|    1|          0|
    |ap_reg_grp_dct_2d_fu_182_ap_start  |  1|   0|    1|          0|
    |c_i5_reg_171                       |  4|   0|    4|          0|
    |c_i_mid2_reg_396                   |  4|   0|    4|          0|
    |c_i_reg_138                        |  4|   0|    4|          0|
    |exitcond_flatten2_reg_417          |  1|   0|    1|          0|
    |exitcond_flatten_reg_387           |  1|   0|    1|          0|
    |indvar_flatten2_reg_149            |  7|   0|    7|          0|
    |indvar_flatten_reg_116             |  7|   0|    7|          0|
    |r_i2_cast4_mid2_v_reg_426          |  4|   0|    4|          0|
    |r_i2_reg_160                       |  4|   0|    4|          0|
    |r_i_cast8_mid2_v_reg_401           |  4|   0|    4|          0|
    |r_i_reg_127                        |  4|   0|    4|          0|
    |sum3_i_reg_436                     |  6|   0|    6|          0|
    +-----------------------------------+---+----+-----+-----------+
    |Total                              | 61|   0|   61|          0|
    +-----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_done            | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |      dct     | return value |
|input_r_address0   | out |    6|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   16|  ap_memory |    input_r   |     array    |
|output_r_address0  | out |    6|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   16|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

