// Seed: 1440231555
module module_0 #(
    parameter id_3 = 32'd55
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    module_0,
    id_21
);
  inout wire id_21;
  inout wire id_20;
  input wire id_19;
  inout wire id_18;
  inout wire id_17;
  inout wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire _id_3;
  inout wire id_2;
  input wire id_1;
  wire [1 : -1  ^  id_3] id_22;
  assign id_8  = -id_17;
  assign id_16 = id_2;
endmodule
module module_1 #(
    parameter id_11 = 32'd6,
    parameter id_20 = 32'd1,
    parameter id_22 = 32'd13,
    parameter id_22 = 32'd72,
    parameter id_38 = 32'd21,
    parameter id_45 = 32'd55
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    _id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  inout logic [7:0] id_19;
  output uwire id_18;
  output wire id_17;
  output wire id_16;
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire _id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_17 = id_6;
  wire _id_20;
  wire [id_20 : -1 'b0] id_21;
  assign id_19 = id_13;
  assign id_19[-1] = -1;
  parameter id_22 = 1 ^ -1'b0;
  wire [-1 : id_22  -  1] id_23;
  wire id_24;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_22,
      id_21,
      id_9,
      id_21,
      id_24,
      id_13,
      id_21,
      id_13,
      id_9,
      id_8,
      id_24,
      id_5,
      id_8,
      id_24,
      id_24,
      id_8,
      id_13,
      id_9,
      id_8
  );
  wire id_25;
  wire id_26;
  assign id_18 = id_21 || -1 || -1;
  logic ["" : -1] id_27;
  assign id_18 = -1'b0 ? id_26 == -1'b0 : 1 / id_20 ? id_21 : id_13;
  logic [7:0]
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37,
      _id_38,
      id_39,
      id_40,
      id_41,
      id_42,
      id_43,
      id_44,
      _id_45,
      id_46,
      id_47,
      id_48,
      id_49,
      id_50,
      id_51,
      id_52,
      id_53,
      id_54,
      id_55,
      id_56,
      id_57,
      id_58,
      id_59,
      id_60,
      id_61,
      id_62,
      id_63,
      id_64,
      id_65,
      id_66,
      id_67,
      id_68,
      id_69,
      id_70,
      id_71,
      id_72,
      id_73,
      id_74,
      id_75,
      id_76,
      id_77;
  assign id_73[1'b0] = id_51[id_38];
  wire id_78;
  logic [-1 : id_45] id_79[-1 : id_11] = id_38;
  wire id_80;
  wire id_81;
  defparam id_22.id_22 = 1'b0 + 1;
endmodule
