vendor_name = ModelSim
source_file = 1, C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RISC_UNI.vhd
source_file = 1, C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/ULA_RV.vhd
source_file = 1, C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/RV_PKG.vhd
source_file = 1, C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/XREGS.vhd
source_file = 1, C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/GEN_IMM32.vhd
source_file = 1, C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/MEM_INST.qip
source_file = 1, C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/MEM_INST.vhd
source_file = 1, C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/MEM_DATA.qip
source_file = 1, C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/MEM_DATA.vhd
source_file = 1, C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/MEM_DATA.mif
source_file = 1, C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/MEM_INST.mif
source_file = 1, C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/CNTRL.vhd
source_file = 1, C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/CNTRL_ULA.vhd
source_file = 1, C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/db/RISC_UNI.cbx.xml
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/db/altsyncram_rrc1.tdf
source_file = 1, mem_inst.
source_file = 1, C:/Users/Danilo/Documents/OAC Projects/RISCV_Uniciclo/RISCV_UNI/db/altsyncram_nqc1.tdf
source_file = 1, mem_data.
design_name = RISC_UNI
instance = comp, \out1~I\, out1, RISC_UNI, 1
