# Sequential Circuits

## Latch Functionality
![image](https://github.com/user-attachments/assets/d2ce31d7-5b2f-4195-8c99-f13cacd35d78)

## Master-Slave Flip-Flop (FF) Functionality
![image](https://github.com/user-attachments/assets/9f05fc21-4d04-4abf-86ef-b49133333c19)

## Combinational vs Sequential Logic
![image](https://github.com/user-attachments/assets/cf660895-1fad-4cc4-9c25-10ba0835a516)

## Pipelined Architecture
![image](https://github.com/user-attachments/assets/4235c2bb-493b-451e-99af-cb30ed0fcb22)

## Timing Metrics Of Sequential Elements: Example: Rising Edge FF
![image](https://github.com/user-attachments/assets/8dcc0e9a-17ba-4faf-b022-47017789cd07)

![image](https://github.com/user-attachments/assets/ed164c7d-8199-4a4f-989b-ee90b206377e)

![image](https://github.com/user-attachments/assets/f15545ff-d130-4a65-93b8-205cea5f93da)

![image](https://github.com/user-attachments/assets/a943197a-a50c-429b-b7bd-68aedb8614bd)

![image](https://github.com/user-attachments/assets/c8783ad7-f4b0-45fb-9ca4-f65a2407d06f)

## Flip-Flop Timing: Setup Time Constraint
![image](https://github.com/user-attachments/assets/a52753ae-9e51-460c-938c-c7e2c8172dea)

![image](https://github.com/user-attachments/assets/be857c13-5e84-4b90-8dd7-e905fbab284e)

![image](https://github.com/user-attachments/assets/45169788-3740-416a-952a-6ec087c55585)

## Flip-Flop Timing: Setup Time Constrains In The Presence Of CLK Skew
![image](https://github.com/user-attachments/assets/194c6bb6-59d8-4734-91c1-304a98aff588)

![image](https://github.com/user-attachments/assets/9d047cd6-37a5-4b7e-97fe-3cafa2c0aa1b)

## Contamination Delay
![image](https://github.com/user-attachments/assets/48727d51-c21a-4f34-9662-65081b8318be)

## Flip-Flop Timing: Hold Time Constraint
![image](https://github.com/user-attachments/assets/37e7fd8f-5d7c-48d4-a3d4-cb034c77dd74)

![image](https://github.com/user-attachments/assets/0f3ed99e-20f1-4cbe-8eb3-178375d35af5)

## Tranmission Gate Based Positive Non-Inverting Latch

