Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Jun 14 01:17:00 2018
| Host         : DESKTOP-0KG3I12 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file edge_detector_filter_timing_summary_routed.rpt -pb edge_detector_filter_timing_summary_routed.pb -rpx edge_detector_filter_timing_summary_routed.rpx -warn_on_violation
| Design       : edge_detector_filter
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 703 register/latch pins with no clock driven by root clock pin: hdmi_rx_clk_p (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: ema/curr_reg_reg[filling][0]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: ema/curr_reg_reg[filling][1]/Q (HIGH)

 There are 258 register/latch pins with no clock driven by root clock pin: ema/curr_reg_reg[state][0]/Q (HIGH)

 There are 258 register/latch pins with no clock driven by root clock pin: ema/curr_reg_reg[state][1]/Q (HIGH)

 There are 258 register/latch pins with no clock driven by root clock pin: ema/curr_reg_reg[state][2]/Q (HIGH)

 There are 258 register/latch pins with no clock driven by root clock pin: ema/curr_reg_reg[state][3]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: ema/curr_reg_reg[x][0]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: ema/curr_reg_reg[x][10]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: ema/curr_reg_reg[x][1]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: ema/curr_reg_reg[x][2]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: ema/curr_reg_reg[x][3]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: ema/curr_reg_reg[x][4]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: ema/curr_reg_reg[x][5]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: ema/curr_reg_reg[x][6]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: ema/curr_reg_reg[x][7]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: ema/curr_reg_reg[x][8]/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: ema/curr_reg_reg[x][9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ema/curr_reg_reg[y][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ema/curr_reg_reg[y][10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ema/curr_reg_reg[y][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ema/curr_reg_reg[y][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ema/curr_reg_reg[y][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ema/curr_reg_reg[y][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ema/curr_reg_reg[y][5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ema/curr_reg_reg[y][6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ema/curr_reg_reg[y][7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ema/curr_reg_reg[y][8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ema/curr_reg_reg[y][9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ema/xcomp_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ema/xcomp_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ema/xcomp_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ema/xcomp_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ema/xcomp_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ema/xcomp_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ema/xcomp_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ema/xcomp_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ema/xcomp_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ema/xcomp_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ema/xcomp_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ema/xcomp_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ema/xcomp_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ema/xcomp_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ema/xcomp_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ema/xcomp_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ema/xcomp_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ema/xcomp_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ema/xcomp_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ema/xcomp_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ema/xcomp_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ema/xcomp_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ema/xcomp_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ema/xcomp_reg[9]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ema/ycomp_reg[10]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ema/ycomp_reg[11]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ema/ycomp_reg[12]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ema/ycomp_reg[13]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ema/ycomp_reg[14]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ema/ycomp_reg[15]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ema/ycomp_reg[16]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ema/ycomp_reg[17]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ema/ycomp_reg[18]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ema/ycomp_reg[19]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ema/ycomp_reg[20]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ema/ycomp_reg[21]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ema/ycomp_reg[22]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ema/ycomp_reg[23]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ema/ycomp_reg[24]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ema/ycomp_reg[25]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ema/ycomp_reg[26]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ema/ycomp_reg[27]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ema/ycomp_reg[28]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ema/ycomp_reg[29]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ema/ycomp_reg[30]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ema/ycomp_reg[3]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ema/ycomp_reg[4]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ema/ycomp_reg[5]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ema/ycomp_reg[6]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ema/ycomp_reg[7]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ema/ycomp_reg[8]/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: ema/ycomp_reg[9]/Q (HIGH)

 There are 53 register/latch pins with no clock driven by root clock pin: hdmiin/GenerateBUFG.ResyncToBUFG_X/poHSync_reg/Q (HIGH)

 There are 514 register/latch pins with no clock driven by root clock pin: hdmiin/GenerateBUFG.ResyncToBUFG_X/poVDE_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: hdmiin/GenerateBUFG.ResyncToBUFG_X/poVSync_reg/Q (HIGH)

 There are 324 register/latch pins with no clock driven by root clock pin: merger/FSM_sequential_curr_reg_reg[state][0]/Q (HIGH)

 There are 324 register/latch pins with no clock driven by root clock pin: merger/FSM_sequential_curr_reg_reg[state][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: merger/curr_reg_reg[buff_index][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: merger/curr_reg_reg[buff_index][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: merger/curr_reg_reg[buff_index][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: merger/curr_reg_reg[buff_index][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: merger/curr_reg_reg[buff_index][4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: merger/curr_reg_reg[buff_index][5]/Q (HIGH)

 There are 279 register/latch pins with no clock driven by root clock pin: merger/curr_reg_reg[buff_index][6]/Q (HIGH)

 There are 256 register/latch pins with no clock driven by root clock pin: merger/curr_reg_reg[loading][0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1958 pins that are not constrained for maximum delay. (HIGH)

 There are 6 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 311 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 31 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.898        0.000                      0                  380        0.042        0.000                      0                  380        0.264        0.000                       0                   320  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
sys_clk_pin              {0.000 4.000}        8.000           125.000         
  MemClk_clk_wiz_0_1     {0.000 10.000}       20.000          50.000          
  RefClk200_clk_wiz_0_1  {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0_1   {0.000 4.000}        8.000           125.000         
sysclk                   {0.000 4.000}        8.000           125.000         
  MemClk_clk_wiz_0       {0.000 10.000}       20.000          50.000          
  RefClk200_clk_wiz_0    {0.000 2.500}        5.000           200.000         
  clkfbout_clk_wiz_0     {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                2.000        0.000                       0                     1  
  MemClk_clk_wiz_0_1          16.456        0.000                      0                   18        0.122        0.000                      0                   18        9.500        0.000                       0                   141  
  RefClk200_clk_wiz_0_1        0.899        0.000                      0                  359        0.117        0.000                      0                  359        0.264        0.000                       0                   175  
  clkfbout_clk_wiz_0_1                                                                                                                                                     5.845        0.000                       0                     3  
sysclk                                                                                                                                                                     2.000        0.000                       0                     1  
  MemClk_clk_wiz_0            16.455        0.000                      0                   18        0.122        0.000                      0                   18        9.500        0.000                       0                   141  
  RefClk200_clk_wiz_0          0.898        0.000                      0                  359        0.117        0.000                      0                  359        0.264        0.000                       0                   175  
  clkfbout_clk_wiz_0                                                                                                                                                       5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
MemClk_clk_wiz_0       MemClk_clk_wiz_0_1          16.455        0.000                      0                   18        0.042        0.000                      0                   18  
RefClk200_clk_wiz_0    RefClk200_clk_wiz_0_1        0.898        0.000                      0                  359        0.052        0.000                      0                  359  
MemClk_clk_wiz_0_1     MemClk_clk_wiz_0            16.455        0.000                      0                   18        0.042        0.000                      0                   18  
RefClk200_clk_wiz_0_1  RefClk200_clk_wiz_0          0.898        0.000                      0                  359        0.052        0.000                      0                  359  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group             From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             ----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**      RefClk200_clk_wiz_0    RefClk200_clk_wiz_0          3.405        0.000                      0                    3        0.437        0.000                      0                    3  
**async_default**      RefClk200_clk_wiz_0_1  RefClk200_clk_wiz_0          3.405        0.000                      0                    3        0.372        0.000                      0                    3  
**async_default**      RefClk200_clk_wiz_0    RefClk200_clk_wiz_0_1        3.405        0.000                      0                    3        0.372        0.000                      0                    3  
**async_default**      RefClk200_clk_wiz_0_1  RefClk200_clk_wiz_0_1        3.406        0.000                      0                    3        0.437        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  MemClk_clk_wiz_0_1
  To Clock:  MemClk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       16.456ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.456ns  (required time - arrival time)
  Source:                 cw_ref/inst/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cw_ref/inst/clkout2_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MemClk_clk_wiz_0_1 rise@20.000ns - MemClk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.906ns  (logic 0.456ns (15.689%)  route 2.450ns (84.311%))
  Logic Levels:           0  
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.778ns = ( 16.222 - 20.000 ) 
    Source Clock Delay      (SCD):    -4.133ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.430    -5.095    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.132    -4.963 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.830    -4.133    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDCE (Prop_fdce_C_Q)         0.456    -3.677 r  cw_ref/inst/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           2.450    -1.227    cw_ref/inst/seq_reg2[7]
    BUFGCTRL_X0Y18       BUFGCTRL                                     r  cw_ref/inst/clkout2_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    14.215 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    16.222    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL                                     r  cw_ref/inst/clkout2_buf/I0
                         clock pessimism             -0.740    15.482    
                         clock uncertainty           -0.079    15.403    
    BUFGCTRL_X0Y18       BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.174    15.229    cw_ref/inst/clkout2_buf
  -------------------------------------------------------------------
                         required time                         15.229    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                 16.456    

Slack (MET) :             18.284ns  (required time - arrival time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MemClk_clk_wiz_0_1 rise@20.000ns - MemClk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.557ns  (logic 0.518ns (33.270%)  route 1.039ns (66.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.198ns = ( 17.802 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.564ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.660    -2.564    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X42Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.518    -2.046 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=4, routed)           1.039    -1.007    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X43Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    14.215 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    16.222    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.313 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.488    17.802    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X43Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__1/C
                         clock pessimism             -0.388    17.414    
                         clock uncertainty           -0.079    17.335    
    SLICE_X43Y33         FDRE (Setup_fdre_C_D)       -0.058    17.277    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         17.277    
                         arrival time                           1.007    
  -------------------------------------------------------------------
                         slack                                 18.284    

Slack (MET) :             18.470ns  (required time - arrival time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MemClk_clk_wiz_0_1 rise@20.000ns - MemClk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.368ns  (logic 0.518ns (37.874%)  route 0.850ns (62.126%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.198ns = ( 17.802 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.564ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.660    -2.564    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X42Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.518    -2.046 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=4, routed)           0.850    -1.197    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X43Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    14.215 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    16.222    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.313 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.488    17.802    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X43Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__0/C
                         clock pessimism             -0.388    17.414    
                         clock uncertainty           -0.079    17.335    
    SLICE_X43Y33         FDRE (Setup_fdre_C_D)       -0.061    17.274    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         17.274    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                 18.470    

Slack (MET) :             18.516ns  (required time - arrival time)
  Source:                 cw_ref/inst/seq_reg2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cw_ref/inst/seq_reg2_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MemClk_clk_wiz_0_1 rise@20.000ns - MemClk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.419ns (36.775%)  route 0.720ns (63.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.642ns = ( 16.358 - 20.000 ) 
    Source Clock Delay      (SCD):    -4.133ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.430    -5.095    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.132    -4.963 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.830    -4.133    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDCE (Prop_fdce_C_Q)         0.419    -3.714 r  cw_ref/inst/seq_reg2_reg[4]/Q
                         net (fo=1, routed)           0.720    -2.994    cw_ref/inst/seq_reg2[4]
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    14.215 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.291    15.506    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.081    15.587 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.771    16.358    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[5]/C
                         clock pessimism             -0.491    15.867    
                         clock uncertainty           -0.079    15.788    
    SLICE_X49Y100        FDCE (Setup_fdce_C_D)       -0.266    15.522    cw_ref/inst/seq_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                         15.522    
                         arrival time                           2.994    
  -------------------------------------------------------------------
                         slack                                 18.516    

Slack (MET) :             18.626ns  (required time - arrival time)
  Source:                 cw_ref/inst/seq_reg2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cw_ref/inst/seq_reg2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MemClk_clk_wiz_0_1 rise@20.000ns - MemClk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.419ns (40.692%)  route 0.611ns (59.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.642ns = ( 16.358 - 20.000 ) 
    Source Clock Delay      (SCD):    -4.133ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.430    -5.095    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.132    -4.963 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.830    -4.133    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDCE (Prop_fdce_C_Q)         0.419    -3.714 r  cw_ref/inst/seq_reg2_reg[2]/Q
                         net (fo=1, routed)           0.611    -3.104    cw_ref/inst/seq_reg2[2]
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    14.215 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.291    15.506    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.081    15.587 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.771    16.358    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[3]/C
                         clock pessimism             -0.491    15.867    
                         clock uncertainty           -0.079    15.788    
    SLICE_X49Y100        FDCE (Setup_fdce_C_D)       -0.265    15.523    cw_ref/inst/seq_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         15.523    
                         arrival time                           3.104    
  -------------------------------------------------------------------
                         slack                                 18.626    

Slack (MET) :             18.640ns  (required time - arrival time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep/D
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MemClk_clk_wiz_0_1 rise@20.000ns - MemClk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.178ns  (logic 0.518ns (43.958%)  route 0.660ns (56.042%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.198ns = ( 17.802 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.564ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.660    -2.564    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X42Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.518    -2.046 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=4, routed)           0.660    -1.386    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X43Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    14.215 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    16.222    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.313 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.488    17.802    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X43Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep/C
                         clock pessimism             -0.388    17.414    
                         clock uncertainty           -0.079    17.335    
    SLICE_X43Y33         FDRE (Setup_fdre_C_D)       -0.081    17.254    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         17.254    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                 18.640    

Slack (MET) :             18.648ns  (required time - arrival time)
  Source:                 cw_ref/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cw_ref/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MemClk_clk_wiz_0_1 rise@20.000ns - MemClk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.419ns (40.458%)  route 0.617ns (59.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.642ns = ( 16.358 - 20.000 ) 
    Source Clock Delay      (SCD):    -4.133ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.430    -5.095    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.132    -4.963 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.830    -4.133    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDCE (Prop_fdce_C_Q)         0.419    -3.714 r  cw_ref/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.617    -3.098    cw_ref/inst/seq_reg2[1]
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    14.215 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.291    15.506    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.081    15.587 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.771    16.358    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[2]/C
                         clock pessimism             -0.491    15.867    
                         clock uncertainty           -0.079    15.788    
    SLICE_X49Y100        FDCE (Setup_fdce_C_D)       -0.237    15.551    cw_ref/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         15.551    
                         arrival time                           3.098    
  -------------------------------------------------------------------
                         slack                                 18.648    

Slack (MET) :             18.752ns  (required time - arrival time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MemClk_clk_wiz_0_1 rise@20.000ns - MemClk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.456ns (41.381%)  route 0.646ns (58.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.198ns = ( 17.802 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.564ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.660    -2.564    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X41Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456    -2.108 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=4, routed)           0.646    -1.462    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X41Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    14.215 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    16.222    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.313 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.488    17.802    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X41Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism             -0.366    17.436    
                         clock uncertainty           -0.079    17.357    
    SLICE_X41Y33         FDRE (Setup_fdre_C_D)       -0.067    17.290    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         17.290    
                         arrival time                           1.462    
  -------------------------------------------------------------------
                         slack                                 18.752    

Slack (MET) :             18.776ns  (required time - arrival time)
  Source:                 cw_ref/inst/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cw_ref/inst/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MemClk_clk_wiz_0_1 rise@20.000ns - MemClk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.456ns (41.380%)  route 0.646ns (58.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.642ns = ( 16.358 - 20.000 ) 
    Source Clock Delay      (SCD):    -4.133ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.430    -5.095    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.132    -4.963 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.830    -4.133    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDCE (Prop_fdce_C_Q)         0.456    -3.677 r  cw_ref/inst/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           0.646    -3.031    cw_ref/inst/seq_reg2[3]
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    14.215 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.291    15.506    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.081    15.587 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.771    16.358    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[4]/C
                         clock pessimism             -0.491    15.867    
                         clock uncertainty           -0.079    15.788    
    SLICE_X49Y100        FDCE (Setup_fdce_C_D)       -0.043    15.745    cw_ref/inst/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         15.745    
                         arrival time                           3.031    
  -------------------------------------------------------------------
                         slack                                 18.776    

Slack (MET) :             18.792ns  (required time - arrival time)
  Source:                 cw_ref/inst/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cw_ref/inst/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MemClk_clk_wiz_0_1 rise@20.000ns - MemClk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.456ns (41.873%)  route 0.633ns (58.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.642ns = ( 16.358 - 20.000 ) 
    Source Clock Delay      (SCD):    -4.133ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.430    -5.095    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.132    -4.963 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.830    -4.133    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDCE (Prop_fdce_C_Q)         0.456    -3.677 r  cw_ref/inst/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.633    -3.044    cw_ref/inst/seq_reg2[5]
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    14.215 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.291    15.506    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.081    15.587 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.771    16.358    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[6]/C
                         clock pessimism             -0.491    15.867    
                         clock uncertainty           -0.079    15.788    
    SLICE_X49Y100        FDCE (Setup_fdce_C_D)       -0.040    15.748    cw_ref/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                         15.748    
                         arrival time                           3.044    
  -------------------------------------------------------------------
                         slack                                 18.792    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 cw_ref/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cw_ref/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MemClk_clk_wiz_0_1 rise@0.000ns - MemClk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.008ns
    Source Clock Delay      (SCD):    -1.203ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.424    -1.493    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.020    -1.473 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.270    -1.203    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDCE (Prop_fdce_C_Q)         0.141    -1.062 r  cw_ref/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056    -1.006    cw_ref/inst/seq_reg2[0]
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.470    -1.546    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.043    -1.503 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.495    -1.008    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[1]/C
                         clock pessimism             -0.195    -1.203    
    SLICE_X49Y100        FDCE (Hold_fdce_C_D)         0.075    -1.128    cw_ref/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          1.128    
                         arrival time                          -1.006    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 cw_ref/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cw_ref/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MemClk_clk_wiz_0_1 rise@0.000ns - MemClk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.008ns
    Source Clock Delay      (SCD):    -1.203ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.424    -1.493    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.020    -1.473 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.270    -1.203    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDCE (Prop_fdce_C_Q)         0.128    -1.075 r  cw_ref/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055    -1.019    cw_ref/inst/seq_reg2[6]
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.470    -1.546    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.043    -1.503 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.495    -1.008    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[7]/C
                         clock pessimism             -0.195    -1.203    
    SLICE_X49Y100        FDCE (Hold_fdce_C_D)        -0.006    -1.209    cw_ref/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          1.209    
                         arrival time                          -1.019    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MemClk_clk_wiz_0_1 rise@0.000ns - MemClk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.659%)  route 0.132ns (48.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.397ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.557    -0.623    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X41Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=4, routed)           0.132    -0.350    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X42Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.822    -0.397    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X42Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__1/C
                         clock pessimism             -0.212    -0.609    
    SLICE_X42Y33         FDRE (Hold_fdre_C_D)         0.063    -0.546    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MemClk_clk_wiz_0_1 rise@0.000ns - MemClk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.395ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.558    -0.622    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X36Y35         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.116    -0.341    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X36Y35         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.824    -0.395    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X36Y35         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism             -0.227    -0.622    
    SLICE_X36Y35         FDRE (Hold_fdre_C_D)         0.059    -0.563    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MemClk_clk_wiz_0_1 rise@0.000ns - MemClk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.395ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.558    -0.622    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X36Y35         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=1, routed)           0.112    -0.346    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X36Y35         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.824    -0.395    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X36Y35         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism             -0.227    -0.622    
    SLICE_X36Y35         FDRE (Hold_fdre_C_D)         0.052    -0.570    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MemClk_clk_wiz_0_1 rise@0.000ns - MemClk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.051%)  route 0.145ns (46.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.397ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.557    -0.623    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X42Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=4, routed)           0.145    -0.313    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X43Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.822    -0.397    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X43Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.213    -0.610    
    SLICE_X43Y33         FDRE (Hold_fdre_C_D)         0.070    -0.540    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MemClk_clk_wiz_0_1 rise@0.000ns - MemClk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.315%)  route 0.192ns (57.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.397ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.557    -0.623    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X41Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=4, routed)           0.192    -0.289    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X42Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.822    -0.397    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X42Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep/C
                         clock pessimism             -0.212    -0.609    
    SLICE_X42Y33         FDRE (Hold_fdre_C_D)         0.059    -0.550    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MemClk_clk_wiz_0_1 rise@0.000ns - MemClk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.315%)  route 0.192ns (57.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.397ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.557    -0.623    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X41Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=4, routed)           0.192    -0.289    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X42Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.822    -0.397    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X42Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__0/C
                         clock pessimism             -0.212    -0.609    
    SLICE_X42Y33         FDRE (Hold_fdre_C_D)         0.052    -0.557    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep/D
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MemClk_clk_wiz_0_1 rise@0.000ns - MemClk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.164ns (44.395%)  route 0.205ns (55.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.397ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.557    -0.623    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X42Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=4, routed)           0.205    -0.253    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X43Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.822    -0.397    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X43Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep/C
                         clock pessimism             -0.213    -0.610    
    SLICE_X43Y33         FDRE (Hold_fdre_C_D)         0.066    -0.544    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 cw_ref/inst/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cw_ref/inst/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MemClk_clk_wiz_0_1 rise@0.000ns - MemClk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.004%)  route 0.230ns (61.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.008ns
    Source Clock Delay      (SCD):    -1.203ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.424    -1.493    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.020    -1.473 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.270    -1.203    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDCE (Prop_fdce_C_Q)         0.141    -1.062 r  cw_ref/inst/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.230    -0.832    cw_ref/inst/seq_reg2[5]
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.470    -1.546    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.043    -1.503 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.495    -1.008    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[6]/C
                         clock pessimism             -0.195    -1.203    
    SLICE_X49Y100        FDCE (Hold_fdce_C_D)         0.078    -1.125    cw_ref/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                          1.125    
                         arrival time                          -0.832    
  -------------------------------------------------------------------
                         slack                                  0.293    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MemClk_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { cw_ref/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y6     edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y6     edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y2     edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y2     edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X5Y0     edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X5Y0     edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y7     edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y7     edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y6     edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y6     edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y35    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y35    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y35    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y35    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y100   cw_ref/inst/seq_reg2_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y100   cw_ref/inst/seq_reg2_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y100   cw_ref/inst/seq_reg2_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y100   cw_ref/inst/seq_reg2_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y100   cw_ref/inst/seq_reg2_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y100   cw_ref/inst/seq_reg2_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y100   cw_ref/inst/seq_reg2_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y100   cw_ref/inst/seq_reg2_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y100   cw_ref/inst/seq_reg2_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y100   cw_ref/inst/seq_reg2_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y100   cw_ref/inst/seq_reg2_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y100   cw_ref/inst/seq_reg2_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y100   cw_ref/inst/seq_reg2_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y100   cw_ref/inst/seq_reg2_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y35    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y35    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  RefClk200_clk_wiz_0_1
  To Clock:  RefClk200_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.899ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.899ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 1.240ns (30.603%)  route 2.812ns (69.397%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.096ns = ( 2.904 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.765    -2.459    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X93Y73         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y73         FDRE (Prop_fdre_C_Q)         0.419    -2.040 f  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/Q
                         net (fo=3, routed)           0.995    -1.046    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sI2C_DataIn[5]
    SLICE_X91Y73         LUT4 (Prop_lut4_I0_O)        0.299    -0.747 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=1, routed)           0.453    -0.293    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_1
    SLICE_X92Y73         LUT4 (Prop_lut4_I0_O)        0.124    -0.169 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_3/O
                         net (fo=3, routed)           0.608     0.438    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_3_n_1
    SLICE_X97Y73         LUT6 (Prop_lut6_I0_O)        0.124     0.562 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_3/O
                         net (fo=1, routed)           0.151     0.714    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_3_n_1
    SLICE_X97Y73         LUT6 (Prop_lut6_I1_O)        0.124     0.838 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_2/O
                         net (fo=1, routed)           0.605     1.443    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/nstate__0[1]
    SLICE_X97Y75         LUT3 (Prop_lut3_I0_O)        0.150     1.593 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.593    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1_n_1
    SLICE_X97Y75         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.591     2.904    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X97Y75         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                         clock pessimism             -0.423     2.481    
                         clock uncertainty           -0.065     2.416    
    SLICE_X97Y75         FDRE (Setup_fdre_C_D)        0.075     2.491    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                          2.491    
                         arrival time                          -1.593    
  -------------------------------------------------------------------
                         slack                                  0.899    

Slack (MET) :             1.001ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.905ns  (logic 1.521ns (38.952%)  route 2.384ns (61.048%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.096ns = ( 2.904 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.460ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.764    -2.460    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X96Y74         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y74         FDRE (Prop_fdre_C_Q)         0.478    -1.982 f  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[0]/Q
                         net (fo=6, routed)           1.141    -0.842    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg_n_1_[0]
    SLICE_X96Y74         LUT5 (Prop_lut5_I2_O)        0.323    -0.519 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_i_5/O
                         net (fo=4, routed)           0.386    -0.132    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_i_5_n_1
    SLICE_X97Y74         LUT6 (Prop_lut6_I5_O)        0.348     0.216 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_13/O
                         net (fo=1, routed)           0.154     0.370    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_13_n_1
    SLICE_X97Y74         LUT6 (Prop_lut6_I5_O)        0.124     0.494 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9/O
                         net (fo=1, routed)           0.263     0.757    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9_n_1
    SLICE_X97Y74         LUT6 (Prop_lut6_I3_O)        0.124     0.881 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5/O
                         net (fo=3, routed)           0.440     1.320    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5_n_1
    SLICE_X97Y75         LUT3 (Prop_lut3_I1_O)        0.124     1.444 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.444    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1_n_1
    SLICE_X97Y75         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.591     2.904    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X97Y75         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/C
                         clock pessimism             -0.423     2.481    
                         clock uncertainty           -0.065     2.416    
    SLICE_X97Y75         FDRE (Setup_fdre_C_D)        0.029     2.445    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]
  -------------------------------------------------------------------
                         required time                          2.445    
                         arrival time                          -1.444    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.020ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.691ns  (logic 0.952ns (25.795%)  route 2.739ns (74.205%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.153ns = ( 2.847 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.521ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.703    -2.521    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X61Y68         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDRE (Prop_fdre_C_Q)         0.456    -2.065 f  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/Q
                         net (fo=2, routed)           0.665    -1.400    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[19]
    SLICE_X62Y69         LUT4 (Prop_lut4_I1_O)        0.124    -1.276 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.446    -0.830    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_1
    SLICE_X62Y66         LUT5 (Prop_lut5_I4_O)        0.124    -0.706 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.566    -0.140    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_1
    SLICE_X62Y67         LUT6 (Prop_lut6_I5_O)        0.124    -0.016 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.322     0.306    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf_n_3
    SLICE_X62Y68         LUT6 (Prop_lut6_I5_O)        0.124     0.430 r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.739     1.169    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_1
    SLICE_X61Y65         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.534     2.847    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X61Y65         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[4]/C
                         clock pessimism             -0.388     2.459    
                         clock uncertainty           -0.065     2.394    
    SLICE_X61Y65         FDRE (Setup_fdre_C_CE)      -0.205     2.189    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[4]
  -------------------------------------------------------------------
                         required time                          2.189    
                         arrival time                          -1.169    
  -------------------------------------------------------------------
                         slack                                  1.020    

Slack (MET) :             1.020ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.691ns  (logic 0.952ns (25.795%)  route 2.739ns (74.205%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.153ns = ( 2.847 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.521ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.703    -2.521    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X61Y68         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDRE (Prop_fdre_C_Q)         0.456    -2.065 f  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/Q
                         net (fo=2, routed)           0.665    -1.400    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[19]
    SLICE_X62Y69         LUT4 (Prop_lut4_I1_O)        0.124    -1.276 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.446    -0.830    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_1
    SLICE_X62Y66         LUT5 (Prop_lut5_I4_O)        0.124    -0.706 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.566    -0.140    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_1
    SLICE_X62Y67         LUT6 (Prop_lut6_I5_O)        0.124    -0.016 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.322     0.306    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf_n_3
    SLICE_X62Y68         LUT6 (Prop_lut6_I5_O)        0.124     0.430 r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.739     1.169    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_1
    SLICE_X61Y65         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.534     2.847    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X61Y65         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]/C
                         clock pessimism             -0.388     2.459    
                         clock uncertainty           -0.065     2.394    
    SLICE_X61Y65         FDRE (Setup_fdre_C_CE)      -0.205     2.189    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]
  -------------------------------------------------------------------
                         required time                          2.189    
                         arrival time                          -1.169    
  -------------------------------------------------------------------
                         slack                                  1.020    

Slack (MET) :             1.020ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.691ns  (logic 0.952ns (25.795%)  route 2.739ns (74.205%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.153ns = ( 2.847 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.521ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.703    -2.521    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X61Y68         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDRE (Prop_fdre_C_Q)         0.456    -2.065 f  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/Q
                         net (fo=2, routed)           0.665    -1.400    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[19]
    SLICE_X62Y69         LUT4 (Prop_lut4_I1_O)        0.124    -1.276 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.446    -0.830    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_1
    SLICE_X62Y66         LUT5 (Prop_lut5_I4_O)        0.124    -0.706 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.566    -0.140    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_1
    SLICE_X62Y67         LUT6 (Prop_lut6_I5_O)        0.124    -0.016 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.322     0.306    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf_n_3
    SLICE_X62Y68         LUT6 (Prop_lut6_I5_O)        0.124     0.430 r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.739     1.169    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_1
    SLICE_X61Y65         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.534     2.847    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X61Y65         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[6]/C
                         clock pessimism             -0.388     2.459    
                         clock uncertainty           -0.065     2.394    
    SLICE_X61Y65         FDRE (Setup_fdre_C_CE)      -0.205     2.189    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[6]
  -------------------------------------------------------------------
                         required time                          2.189    
                         arrival time                          -1.169    
  -------------------------------------------------------------------
                         slack                                  1.020    

Slack (MET) :             1.020ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.691ns  (logic 0.952ns (25.795%)  route 2.739ns (74.205%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.153ns = ( 2.847 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.521ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.703    -2.521    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X61Y68         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDRE (Prop_fdre_C_Q)         0.456    -2.065 f  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/Q
                         net (fo=2, routed)           0.665    -1.400    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[19]
    SLICE_X62Y69         LUT4 (Prop_lut4_I1_O)        0.124    -1.276 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.446    -0.830    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_1
    SLICE_X62Y66         LUT5 (Prop_lut5_I4_O)        0.124    -0.706 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.566    -0.140    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_1
    SLICE_X62Y67         LUT6 (Prop_lut6_I5_O)        0.124    -0.016 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.322     0.306    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf_n_3
    SLICE_X62Y68         LUT6 (Prop_lut6_I5_O)        0.124     0.430 r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.739     1.169    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_1
    SLICE_X61Y65         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.534     2.847    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X61Y65         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[7]/C
                         clock pessimism             -0.388     2.459    
                         clock uncertainty           -0.065     2.394    
    SLICE_X61Y65         FDRE (Setup_fdre_C_CE)      -0.205     2.189    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[7]
  -------------------------------------------------------------------
                         required time                          2.189    
                         arrival time                          -1.169    
  -------------------------------------------------------------------
                         slack                                  1.020    

Slack (MET) :             1.022ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.688ns  (logic 0.952ns (25.817%)  route 2.736ns (74.183%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.154ns = ( 2.846 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.521ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.703    -2.521    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X61Y68         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDRE (Prop_fdre_C_Q)         0.456    -2.065 f  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/Q
                         net (fo=2, routed)           0.665    -1.400    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[19]
    SLICE_X62Y69         LUT4 (Prop_lut4_I1_O)        0.124    -1.276 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.446    -0.830    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_1
    SLICE_X62Y66         LUT5 (Prop_lut5_I4_O)        0.124    -0.706 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.566    -0.140    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_1
    SLICE_X62Y67         LUT6 (Prop_lut6_I5_O)        0.124    -0.016 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.322     0.306    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf_n_3
    SLICE_X62Y68         LUT6 (Prop_lut6_I5_O)        0.124     0.430 r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.736     1.166    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_1
    SLICE_X61Y66         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.533     2.846    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X61Y66         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/C
                         clock pessimism             -0.388     2.458    
                         clock uncertainty           -0.065     2.393    
    SLICE_X61Y66         FDRE (Setup_fdre_C_CE)      -0.205     2.188    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]
  -------------------------------------------------------------------
                         required time                          2.188    
                         arrival time                          -1.166    
  -------------------------------------------------------------------
                         slack                                  1.022    

Slack (MET) :             1.022ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.688ns  (logic 0.952ns (25.817%)  route 2.736ns (74.183%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.154ns = ( 2.846 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.521ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.703    -2.521    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X61Y68         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDRE (Prop_fdre_C_Q)         0.456    -2.065 f  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/Q
                         net (fo=2, routed)           0.665    -1.400    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[19]
    SLICE_X62Y69         LUT4 (Prop_lut4_I1_O)        0.124    -1.276 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.446    -0.830    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_1
    SLICE_X62Y66         LUT5 (Prop_lut5_I4_O)        0.124    -0.706 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.566    -0.140    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_1
    SLICE_X62Y67         LUT6 (Prop_lut6_I5_O)        0.124    -0.016 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.322     0.306    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf_n_3
    SLICE_X62Y68         LUT6 (Prop_lut6_I5_O)        0.124     0.430 r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.736     1.166    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_1
    SLICE_X61Y66         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.533     2.846    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X61Y66         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[11]/C
                         clock pessimism             -0.388     2.458    
                         clock uncertainty           -0.065     2.393    
    SLICE_X61Y66         FDRE (Setup_fdre_C_CE)      -0.205     2.188    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[11]
  -------------------------------------------------------------------
                         required time                          2.188    
                         arrival time                          -1.166    
  -------------------------------------------------------------------
                         slack                                  1.022    

Slack (MET) :             1.022ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.688ns  (logic 0.952ns (25.817%)  route 2.736ns (74.183%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.154ns = ( 2.846 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.521ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.703    -2.521    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X61Y68         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDRE (Prop_fdre_C_Q)         0.456    -2.065 f  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/Q
                         net (fo=2, routed)           0.665    -1.400    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[19]
    SLICE_X62Y69         LUT4 (Prop_lut4_I1_O)        0.124    -1.276 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.446    -0.830    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_1
    SLICE_X62Y66         LUT5 (Prop_lut5_I4_O)        0.124    -0.706 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.566    -0.140    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_1
    SLICE_X62Y67         LUT6 (Prop_lut6_I5_O)        0.124    -0.016 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.322     0.306    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf_n_3
    SLICE_X62Y68         LUT6 (Prop_lut6_I5_O)        0.124     0.430 r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.736     1.166    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_1
    SLICE_X61Y66         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.533     2.846    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X61Y66         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[8]/C
                         clock pessimism             -0.388     2.458    
                         clock uncertainty           -0.065     2.393    
    SLICE_X61Y66         FDRE (Setup_fdre_C_CE)      -0.205     2.188    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[8]
  -------------------------------------------------------------------
                         required time                          2.188    
                         arrival time                          -1.166    
  -------------------------------------------------------------------
                         slack                                  1.022    

Slack (MET) :             1.022ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.688ns  (logic 0.952ns (25.817%)  route 2.736ns (74.183%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.154ns = ( 2.846 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.521ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.703    -2.521    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X61Y68         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDRE (Prop_fdre_C_Q)         0.456    -2.065 f  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/Q
                         net (fo=2, routed)           0.665    -1.400    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[19]
    SLICE_X62Y69         LUT4 (Prop_lut4_I1_O)        0.124    -1.276 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.446    -0.830    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_1
    SLICE_X62Y66         LUT5 (Prop_lut5_I4_O)        0.124    -0.706 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.566    -0.140    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_1
    SLICE_X62Y67         LUT6 (Prop_lut6_I5_O)        0.124    -0.016 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.322     0.306    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf_n_3
    SLICE_X62Y68         LUT6 (Prop_lut6_I5_O)        0.124     0.430 r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.736     1.166    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_1
    SLICE_X61Y66         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.533     2.846    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X61Y66         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[9]/C
                         clock pessimism             -0.388     2.458    
                         clock uncertainty           -0.065     2.393    
    SLICE_X61Y66         FDRE (Setup_fdre_C_CE)      -0.205     2.188    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[9]
  -------------------------------------------------------------------
                         required time                          2.188    
                         arrival time                          -1.166    
  -------------------------------------------------------------------
                         slack                                  1.022    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[2]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.103%)  route 0.065ns (25.897%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.358ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.594    -0.585    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X93Y73         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/Q
                         net (fo=3, routed)           0.065    -0.379    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sI2C_DataIn[2]
    SLICE_X92Y73         LUT5 (Prop_lut5_I4_O)        0.045    -0.334 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sAddr_rep[2]_i_1/O
                         net (fo=2, routed)           0.000    -0.334    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController_n_9
    SLICE_X92Y73         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.861    -0.358    hdmiin/GenerateDDC.DDC_EEPROM/CLK
    SLICE_X92Y73         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[2]/C
                         clock pessimism             -0.215    -0.572    
    SLICE_X92Y73         FDRE (Hold_fdre_C_D)         0.121    -0.451    hdmiin/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[2]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 cw_ref/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cw_ref/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.008ns
    Source Clock Delay      (SCD):    -1.203ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.424    -1.493    cw_ref/inst/RefClk200_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.473 r  cw_ref/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.270    -1.203    cw_ref/inst/RefClk200_clk_wiz_0_en_clk
    SLICE_X48Y100        FDCE                                         r  cw_ref/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDCE (Prop_fdce_C_Q)         0.141    -1.062 r  cw_ref/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.996    cw_ref/inst/seq_reg1[0]
    SLICE_X48Y100        FDCE                                         r  cw_ref/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.470    -1.546    cw_ref/inst/RefClk200_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.503 r  cw_ref/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.495    -1.008    cw_ref/inst/RefClk200_clk_wiz_0_en_clk
    SLICE_X48Y100        FDCE                                         r  cw_ref/inst/seq_reg1_reg[1]/C
                         clock pessimism             -0.195    -1.203    
    SLICE_X48Y100        FDCE (Hold_fdce_C_D)         0.075    -1.128    cw_ref/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          1.128    
                         arrival time                          -0.996    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.624    -0.555    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/CLK
    SLICE_X110Y76        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.349    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages[0]
    SLICE_X110Y76        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.893    -0.326    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/CLK
    SLICE_X110Y76        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.555    
    SLICE_X110Y76        FDRE (Hold_fdre_C_D)         0.075    -0.480    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.624    -0.555    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X110Y73        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y73        FDPE (Prop_fdpe_C_Q)         0.141    -0.414 r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.349    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X110Y73        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.893    -0.326    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X110Y73        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.555    
    SLICE_X110Y73        FDPE (Hold_fdpe_C_D)         0.075    -0.480    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.629    -0.550    hdmiin/TMDS_ClockingX/MMCM_LockSync/CLK
    SLICE_X112Y68        FDRE                                         r  hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y68        FDRE (Prop_fdre_C_Q)         0.164    -0.386 r  hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.331    hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X112Y68        FDRE                                         r  hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.899    -0.320    hdmiin/TMDS_ClockingX/MMCM_LockSync/CLK
    SLICE_X112Y68        FDRE                                         r  hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.231    -0.550    
    SLICE_X112Y68        FDRE (Hold_fdre_C_D)         0.060    -0.490    hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.373ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.577    -0.602    hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X62Y61         FDPE                                         r  hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDPE (Prop_fdpe_C_Q)         0.164    -0.438 r  hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.383    hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X62Y61         FDPE                                         r  hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.846    -0.373    hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X62Y61         FDPE                                         r  hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.602    
    SLICE_X62Y61         FDPE (Hold_fdpe_C_D)         0.060    -0.542    hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.383    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.382ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.570    -0.609    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X62Y70         FDPE                                         r  hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y70         FDPE (Prop_fdpe_C_Q)         0.164    -0.445 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.390    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X62Y70         FDPE                                         r  hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.837    -0.382    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X62Y70         FDPE                                         r  hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.228    -0.609    
    SLICE_X62Y70         FDPE (Hold_fdpe_C_D)         0.060    -0.549    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.626    -0.553    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y71        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y71        FDPE (Prop_fdpe_C_Q)         0.164    -0.389 r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.334    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y71        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.896    -0.323    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y71        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.231    -0.553    
    SLICE_X112Y71        FDPE (Hold_fdpe_C_D)         0.060    -0.493    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.354ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.598    -0.581    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/CLK
    SLICE_X102Y77        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y77        FDRE (Prop_fdre_C_Q)         0.164    -0.417 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.362    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages[0]
    SLICE_X102Y77        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.865    -0.354    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/CLK
    SLICE_X102Y77        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                         clock pessimism             -0.228    -0.581    
    SLICE_X102Y77        FDRE (Hold_fdre_C_D)         0.060    -0.521    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/aLocked_reg/D
                            (rising edge-triggered cell FDCE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.626    -0.553    hdmiin/TMDS_ClockingX/CLK
    SLICE_X111Y71        FDRE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y71        FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  hdmiin/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/Q
                         net (fo=1, routed)           0.112    -0.300    hdmiin/TMDS_ClockingX/rMMCM_Locked_q_reg_n_1_[0]
    SLICE_X111Y72        FDCE                                         r  hdmiin/TMDS_ClockingX/aLocked_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.895    -0.324    hdmiin/TMDS_ClockingX/CLK
    SLICE_X111Y72        FDCE                                         r  hdmiin/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.217    -0.540    
    SLICE_X111Y72        FDCE (Hold_fdce_C_D)         0.070    -0.470    hdmiin/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RefClk200_clk_wiz_0_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { cw_ref/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  hdmiin/TMDS_ClockingX/IDelayCtrlX/REFCLK
Min Period        n/a     BUFGCTRL/I0        n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16   cw_ref/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I             n/a            2.155         5.000       2.845      BUFHCE_X0Y24     cw_ref/inst/clkout1_buf_en/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   cw_ref/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X48Y100    cw_ref/inst/seq_reg1_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X48Y100    cw_ref/inst/seq_reg1_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X48Y100    cw_ref/inst/seq_reg1_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X48Y100    cw_ref/inst/seq_reg1_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X48Y100    cw_ref/inst/seq_reg1_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X48Y100    cw_ref/inst/seq_reg1_reg[5]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  hdmiin/TMDS_ClockingX/IDelayCtrlX/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   cw_ref/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X59Y58     hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X59Y58     hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X59Y59     hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X59Y59     hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X59Y59     hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[14]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X59Y59     hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X59Y57     hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X59Y57     hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X59Y57     hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[6]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X59Y57     hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X112Y68    hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X112Y68    hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X48Y100    cw_ref/inst/seq_reg1_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X48Y100    cw_ref/inst/seq_reg1_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X48Y100    cw_ref/inst/seq_reg1_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X48Y100    cw_ref/inst/seq_reg1_reg[3]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X48Y100    cw_ref/inst/seq_reg1_reg[4]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X48Y100    cw_ref/inst/seq_reg1_reg[5]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X48Y100    cw_ref/inst/seq_reg1_reg[6]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X48Y100    cw_ref/inst/seq_reg1_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { cw_ref/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y19  cw_ref/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  MemClk_clk_wiz_0
  To Clock:  MemClk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.455ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.455ns  (required time - arrival time)
  Source:                 cw_ref/inst/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cw_ref/inst/clkout2_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MemClk_clk_wiz_0 rise@20.000ns - MemClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.906ns  (logic 0.456ns (15.689%)  route 2.450ns (84.311%))
  Logic Levels:           0  
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.778ns = ( 16.222 - 20.000 ) 
    Source Clock Delay      (SCD):    -4.133ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.430    -5.095    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.132    -4.963 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.830    -4.133    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDCE (Prop_fdce_C_Q)         0.456    -3.677 r  cw_ref/inst/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           2.450    -1.227    cw_ref/inst/seq_reg2[7]
    BUFGCTRL_X0Y18       BUFGCTRL                                     r  cw_ref/inst/clkout2_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    14.215 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    16.222    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL                                     r  cw_ref/inst/clkout2_buf/I0
                         clock pessimism             -0.740    15.482    
                         clock uncertainty           -0.080    15.402    
    BUFGCTRL_X0Y18       BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.174    15.228    cw_ref/inst/clkout2_buf
  -------------------------------------------------------------------
                         required time                         15.228    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                 16.455    

Slack (MET) :             18.283ns  (required time - arrival time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MemClk_clk_wiz_0 rise@20.000ns - MemClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.557ns  (logic 0.518ns (33.270%)  route 1.039ns (66.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.198ns = ( 17.802 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.564ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.660    -2.564    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X42Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.518    -2.046 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=4, routed)           1.039    -1.007    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X43Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    14.215 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    16.222    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.313 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.488    17.802    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X43Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__1/C
                         clock pessimism             -0.388    17.414    
                         clock uncertainty           -0.080    17.334    
    SLICE_X43Y33         FDRE (Setup_fdre_C_D)       -0.058    17.276    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         17.276    
                         arrival time                           1.007    
  -------------------------------------------------------------------
                         slack                                 18.283    

Slack (MET) :             18.469ns  (required time - arrival time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MemClk_clk_wiz_0 rise@20.000ns - MemClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.368ns  (logic 0.518ns (37.874%)  route 0.850ns (62.126%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.198ns = ( 17.802 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.564ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.660    -2.564    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X42Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.518    -2.046 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=4, routed)           0.850    -1.197    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X43Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    14.215 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    16.222    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.313 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.488    17.802    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X43Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__0/C
                         clock pessimism             -0.388    17.414    
                         clock uncertainty           -0.080    17.334    
    SLICE_X43Y33         FDRE (Setup_fdre_C_D)       -0.061    17.273    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         17.273    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                 18.469    

Slack (MET) :             18.515ns  (required time - arrival time)
  Source:                 cw_ref/inst/seq_reg2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cw_ref/inst/seq_reg2_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MemClk_clk_wiz_0 rise@20.000ns - MemClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.419ns (36.775%)  route 0.720ns (63.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.642ns = ( 16.358 - 20.000 ) 
    Source Clock Delay      (SCD):    -4.133ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.430    -5.095    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.132    -4.963 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.830    -4.133    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDCE (Prop_fdce_C_Q)         0.419    -3.714 r  cw_ref/inst/seq_reg2_reg[4]/Q
                         net (fo=1, routed)           0.720    -2.994    cw_ref/inst/seq_reg2[4]
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    14.215 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.291    15.506    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.081    15.587 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.771    16.358    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[5]/C
                         clock pessimism             -0.491    15.867    
                         clock uncertainty           -0.080    15.787    
    SLICE_X49Y100        FDCE (Setup_fdce_C_D)       -0.266    15.521    cw_ref/inst/seq_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                         15.521    
                         arrival time                           2.994    
  -------------------------------------------------------------------
                         slack                                 18.515    

Slack (MET) :             18.625ns  (required time - arrival time)
  Source:                 cw_ref/inst/seq_reg2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cw_ref/inst/seq_reg2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MemClk_clk_wiz_0 rise@20.000ns - MemClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.419ns (40.692%)  route 0.611ns (59.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.642ns = ( 16.358 - 20.000 ) 
    Source Clock Delay      (SCD):    -4.133ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.430    -5.095    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.132    -4.963 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.830    -4.133    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDCE (Prop_fdce_C_Q)         0.419    -3.714 r  cw_ref/inst/seq_reg2_reg[2]/Q
                         net (fo=1, routed)           0.611    -3.104    cw_ref/inst/seq_reg2[2]
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    14.215 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.291    15.506    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.081    15.587 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.771    16.358    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[3]/C
                         clock pessimism             -0.491    15.867    
                         clock uncertainty           -0.080    15.787    
    SLICE_X49Y100        FDCE (Setup_fdce_C_D)       -0.265    15.522    cw_ref/inst/seq_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         15.522    
                         arrival time                           3.104    
  -------------------------------------------------------------------
                         slack                                 18.625    

Slack (MET) :             18.639ns  (required time - arrival time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep/D
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MemClk_clk_wiz_0 rise@20.000ns - MemClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.178ns  (logic 0.518ns (43.958%)  route 0.660ns (56.042%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.198ns = ( 17.802 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.564ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.660    -2.564    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X42Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.518    -2.046 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=4, routed)           0.660    -1.386    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X43Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    14.215 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    16.222    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.313 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.488    17.802    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X43Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep/C
                         clock pessimism             -0.388    17.414    
                         clock uncertainty           -0.080    17.334    
    SLICE_X43Y33         FDRE (Setup_fdre_C_D)       -0.081    17.253    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         17.253    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                 18.639    

Slack (MET) :             18.647ns  (required time - arrival time)
  Source:                 cw_ref/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cw_ref/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MemClk_clk_wiz_0 rise@20.000ns - MemClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.419ns (40.458%)  route 0.617ns (59.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.642ns = ( 16.358 - 20.000 ) 
    Source Clock Delay      (SCD):    -4.133ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.430    -5.095    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.132    -4.963 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.830    -4.133    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDCE (Prop_fdce_C_Q)         0.419    -3.714 r  cw_ref/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.617    -3.098    cw_ref/inst/seq_reg2[1]
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    14.215 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.291    15.506    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.081    15.587 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.771    16.358    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[2]/C
                         clock pessimism             -0.491    15.867    
                         clock uncertainty           -0.080    15.787    
    SLICE_X49Y100        FDCE (Setup_fdce_C_D)       -0.237    15.550    cw_ref/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         15.550    
                         arrival time                           3.098    
  -------------------------------------------------------------------
                         slack                                 18.647    

Slack (MET) :             18.751ns  (required time - arrival time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MemClk_clk_wiz_0 rise@20.000ns - MemClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.456ns (41.381%)  route 0.646ns (58.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.198ns = ( 17.802 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.564ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.660    -2.564    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X41Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456    -2.108 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=4, routed)           0.646    -1.462    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X41Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    14.215 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    16.222    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.313 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.488    17.802    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X41Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism             -0.366    17.436    
                         clock uncertainty           -0.080    17.356    
    SLICE_X41Y33         FDRE (Setup_fdre_C_D)       -0.067    17.289    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         17.289    
                         arrival time                           1.462    
  -------------------------------------------------------------------
                         slack                                 18.751    

Slack (MET) :             18.775ns  (required time - arrival time)
  Source:                 cw_ref/inst/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cw_ref/inst/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MemClk_clk_wiz_0 rise@20.000ns - MemClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.456ns (41.380%)  route 0.646ns (58.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.642ns = ( 16.358 - 20.000 ) 
    Source Clock Delay      (SCD):    -4.133ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.430    -5.095    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.132    -4.963 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.830    -4.133    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDCE (Prop_fdce_C_Q)         0.456    -3.677 r  cw_ref/inst/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           0.646    -3.031    cw_ref/inst/seq_reg2[3]
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    14.215 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.291    15.506    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.081    15.587 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.771    16.358    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[4]/C
                         clock pessimism             -0.491    15.867    
                         clock uncertainty           -0.080    15.787    
    SLICE_X49Y100        FDCE (Setup_fdce_C_D)       -0.043    15.744    cw_ref/inst/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         15.744    
                         arrival time                           3.031    
  -------------------------------------------------------------------
                         slack                                 18.775    

Slack (MET) :             18.791ns  (required time - arrival time)
  Source:                 cw_ref/inst/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cw_ref/inst/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MemClk_clk_wiz_0 rise@20.000ns - MemClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.456ns (41.873%)  route 0.633ns (58.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.642ns = ( 16.358 - 20.000 ) 
    Source Clock Delay      (SCD):    -4.133ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.430    -5.095    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.132    -4.963 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.830    -4.133    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDCE (Prop_fdce_C_Q)         0.456    -3.677 r  cw_ref/inst/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.633    -3.044    cw_ref/inst/seq_reg2[5]
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    14.215 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.291    15.506    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.081    15.587 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.771    16.358    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[6]/C
                         clock pessimism             -0.491    15.867    
                         clock uncertainty           -0.080    15.787    
    SLICE_X49Y100        FDCE (Setup_fdce_C_D)       -0.040    15.747    cw_ref/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                         15.747    
                         arrival time                           3.044    
  -------------------------------------------------------------------
                         slack                                 18.791    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 cw_ref/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cw_ref/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MemClk_clk_wiz_0 rise@0.000ns - MemClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.008ns
    Source Clock Delay      (SCD):    -1.203ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.424    -1.493    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.020    -1.473 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.270    -1.203    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDCE (Prop_fdce_C_Q)         0.141    -1.062 r  cw_ref/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056    -1.006    cw_ref/inst/seq_reg2[0]
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.470    -1.546    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.043    -1.503 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.495    -1.008    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[1]/C
                         clock pessimism             -0.195    -1.203    
    SLICE_X49Y100        FDCE (Hold_fdce_C_D)         0.075    -1.128    cw_ref/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          1.128    
                         arrival time                          -1.006    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 cw_ref/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cw_ref/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MemClk_clk_wiz_0 rise@0.000ns - MemClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.008ns
    Source Clock Delay      (SCD):    -1.203ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.424    -1.493    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.020    -1.473 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.270    -1.203    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDCE (Prop_fdce_C_Q)         0.128    -1.075 r  cw_ref/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055    -1.019    cw_ref/inst/seq_reg2[6]
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.470    -1.546    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.043    -1.503 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.495    -1.008    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[7]/C
                         clock pessimism             -0.195    -1.203    
    SLICE_X49Y100        FDCE (Hold_fdce_C_D)        -0.006    -1.209    cw_ref/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          1.209    
                         arrival time                          -1.019    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MemClk_clk_wiz_0 rise@0.000ns - MemClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.659%)  route 0.132ns (48.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.397ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.557    -0.623    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X41Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=4, routed)           0.132    -0.350    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X42Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.822    -0.397    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X42Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__1/C
                         clock pessimism             -0.212    -0.609    
    SLICE_X42Y33         FDRE (Hold_fdre_C_D)         0.063    -0.546    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                          0.546    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MemClk_clk_wiz_0 rise@0.000ns - MemClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.395ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.558    -0.622    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X36Y35         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.116    -0.341    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X36Y35         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.824    -0.395    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X36Y35         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism             -0.227    -0.622    
    SLICE_X36Y35         FDRE (Hold_fdre_C_D)         0.059    -0.563    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MemClk_clk_wiz_0 rise@0.000ns - MemClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.395ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.558    -0.622    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X36Y35         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=1, routed)           0.112    -0.346    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X36Y35         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.824    -0.395    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X36Y35         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism             -0.227    -0.622    
    SLICE_X36Y35         FDRE (Hold_fdre_C_D)         0.052    -0.570    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MemClk_clk_wiz_0 rise@0.000ns - MemClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.051%)  route 0.145ns (46.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.397ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.557    -0.623    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X42Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=4, routed)           0.145    -0.313    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X43Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.822    -0.397    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X43Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.213    -0.610    
    SLICE_X43Y33         FDRE (Hold_fdre_C_D)         0.070    -0.540    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.540    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MemClk_clk_wiz_0 rise@0.000ns - MemClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.315%)  route 0.192ns (57.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.397ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.557    -0.623    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X41Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=4, routed)           0.192    -0.289    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X42Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.822    -0.397    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X42Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep/C
                         clock pessimism             -0.212    -0.609    
    SLICE_X42Y33         FDRE (Hold_fdre_C_D)         0.059    -0.550    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MemClk_clk_wiz_0 rise@0.000ns - MemClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.315%)  route 0.192ns (57.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.397ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.212ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.557    -0.623    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X41Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=4, routed)           0.192    -0.289    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X42Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.822    -0.397    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X42Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__0/C
                         clock pessimism             -0.212    -0.609    
    SLICE_X42Y33         FDRE (Hold_fdre_C_D)         0.052    -0.557    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep/D
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MemClk_clk_wiz_0 rise@0.000ns - MemClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.164ns (44.395%)  route 0.205ns (55.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.397ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.213ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.557    -0.623    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X42Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=4, routed)           0.205    -0.253    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X43Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.822    -0.397    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X43Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep/C
                         clock pessimism             -0.213    -0.610    
    SLICE_X43Y33         FDRE (Hold_fdre_C_D)         0.066    -0.544    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 cw_ref/inst/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cw_ref/inst/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MemClk_clk_wiz_0 rise@0.000ns - MemClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.004%)  route 0.230ns (61.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.008ns
    Source Clock Delay      (SCD):    -1.203ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.424    -1.493    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.020    -1.473 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.270    -1.203    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDCE (Prop_fdce_C_Q)         0.141    -1.062 r  cw_ref/inst/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.230    -0.832    cw_ref/inst/seq_reg2[5]
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.470    -1.546    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.043    -1.503 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.495    -1.008    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[6]/C
                         clock pessimism             -0.195    -1.203    
    SLICE_X49Y100        FDCE (Hold_fdce_C_D)         0.078    -1.125    cw_ref/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                          1.125    
                         arrival time                          -0.832    
  -------------------------------------------------------------------
                         slack                                  0.293    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MemClk_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { cw_ref/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y6     edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y6     edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y2     edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y2     edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X5Y0     edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X5Y0     edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y7     edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y7     edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y6     edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y6     edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y35    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y35    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y35    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y35    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y100   cw_ref/inst/seq_reg2_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y100   cw_ref/inst/seq_reg2_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y100   cw_ref/inst/seq_reg2_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y100   cw_ref/inst/seq_reg2_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y100   cw_ref/inst/seq_reg2_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y100   cw_ref/inst/seq_reg2_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y100   cw_ref/inst/seq_reg2_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y100   cw_ref/inst/seq_reg2_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y100   cw_ref/inst/seq_reg2_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y100   cw_ref/inst/seq_reg2_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y100   cw_ref/inst/seq_reg2_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y100   cw_ref/inst/seq_reg2_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y100   cw_ref/inst/seq_reg2_reg[6]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X49Y100   cw_ref/inst/seq_reg2_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y35    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y35    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  RefClk200_clk_wiz_0
  To Clock:  RefClk200_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.898ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.898ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 1.240ns (30.603%)  route 2.812ns (69.397%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.096ns = ( 2.904 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.765    -2.459    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X93Y73         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y73         FDRE (Prop_fdre_C_Q)         0.419    -2.040 f  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/Q
                         net (fo=3, routed)           0.995    -1.046    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sI2C_DataIn[5]
    SLICE_X91Y73         LUT4 (Prop_lut4_I0_O)        0.299    -0.747 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=1, routed)           0.453    -0.293    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_1
    SLICE_X92Y73         LUT4 (Prop_lut4_I0_O)        0.124    -0.169 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_3/O
                         net (fo=3, routed)           0.608     0.438    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_3_n_1
    SLICE_X97Y73         LUT6 (Prop_lut6_I0_O)        0.124     0.562 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_3/O
                         net (fo=1, routed)           0.151     0.714    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_3_n_1
    SLICE_X97Y73         LUT6 (Prop_lut6_I1_O)        0.124     0.838 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_2/O
                         net (fo=1, routed)           0.605     1.443    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/nstate__0[1]
    SLICE_X97Y75         LUT3 (Prop_lut3_I0_O)        0.150     1.593 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.593    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1_n_1
    SLICE_X97Y75         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.591     2.904    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X97Y75         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                         clock pessimism             -0.423     2.481    
                         clock uncertainty           -0.065     2.416    
    SLICE_X97Y75         FDRE (Setup_fdre_C_D)        0.075     2.491    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                          2.491    
                         arrival time                          -1.593    
  -------------------------------------------------------------------
                         slack                                  0.898    

Slack (MET) :             1.000ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.905ns  (logic 1.521ns (38.952%)  route 2.384ns (61.048%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.096ns = ( 2.904 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.460ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.764    -2.460    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X96Y74         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y74         FDRE (Prop_fdre_C_Q)         0.478    -1.982 f  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[0]/Q
                         net (fo=6, routed)           1.141    -0.842    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg_n_1_[0]
    SLICE_X96Y74         LUT5 (Prop_lut5_I2_O)        0.323    -0.519 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_i_5/O
                         net (fo=4, routed)           0.386    -0.132    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_i_5_n_1
    SLICE_X97Y74         LUT6 (Prop_lut6_I5_O)        0.348     0.216 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_13/O
                         net (fo=1, routed)           0.154     0.370    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_13_n_1
    SLICE_X97Y74         LUT6 (Prop_lut6_I5_O)        0.124     0.494 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9/O
                         net (fo=1, routed)           0.263     0.757    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9_n_1
    SLICE_X97Y74         LUT6 (Prop_lut6_I3_O)        0.124     0.881 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5/O
                         net (fo=3, routed)           0.440     1.320    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5_n_1
    SLICE_X97Y75         LUT3 (Prop_lut3_I1_O)        0.124     1.444 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.444    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1_n_1
    SLICE_X97Y75         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.591     2.904    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X97Y75         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/C
                         clock pessimism             -0.423     2.481    
                         clock uncertainty           -0.065     2.416    
    SLICE_X97Y75         FDRE (Setup_fdre_C_D)        0.029     2.445    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]
  -------------------------------------------------------------------
                         required time                          2.445    
                         arrival time                          -1.444    
  -------------------------------------------------------------------
                         slack                                  1.000    

Slack (MET) :             1.019ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.691ns  (logic 0.952ns (25.795%)  route 2.739ns (74.205%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.153ns = ( 2.847 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.521ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.703    -2.521    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X61Y68         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDRE (Prop_fdre_C_Q)         0.456    -2.065 f  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/Q
                         net (fo=2, routed)           0.665    -1.400    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[19]
    SLICE_X62Y69         LUT4 (Prop_lut4_I1_O)        0.124    -1.276 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.446    -0.830    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_1
    SLICE_X62Y66         LUT5 (Prop_lut5_I4_O)        0.124    -0.706 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.566    -0.140    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_1
    SLICE_X62Y67         LUT6 (Prop_lut6_I5_O)        0.124    -0.016 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.322     0.306    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf_n_3
    SLICE_X62Y68         LUT6 (Prop_lut6_I5_O)        0.124     0.430 r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.739     1.169    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_1
    SLICE_X61Y65         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.534     2.847    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X61Y65         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[4]/C
                         clock pessimism             -0.388     2.459    
                         clock uncertainty           -0.065     2.394    
    SLICE_X61Y65         FDRE (Setup_fdre_C_CE)      -0.205     2.189    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[4]
  -------------------------------------------------------------------
                         required time                          2.189    
                         arrival time                          -1.169    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.019ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.691ns  (logic 0.952ns (25.795%)  route 2.739ns (74.205%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.153ns = ( 2.847 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.521ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.703    -2.521    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X61Y68         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDRE (Prop_fdre_C_Q)         0.456    -2.065 f  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/Q
                         net (fo=2, routed)           0.665    -1.400    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[19]
    SLICE_X62Y69         LUT4 (Prop_lut4_I1_O)        0.124    -1.276 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.446    -0.830    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_1
    SLICE_X62Y66         LUT5 (Prop_lut5_I4_O)        0.124    -0.706 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.566    -0.140    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_1
    SLICE_X62Y67         LUT6 (Prop_lut6_I5_O)        0.124    -0.016 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.322     0.306    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf_n_3
    SLICE_X62Y68         LUT6 (Prop_lut6_I5_O)        0.124     0.430 r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.739     1.169    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_1
    SLICE_X61Y65         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.534     2.847    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X61Y65         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]/C
                         clock pessimism             -0.388     2.459    
                         clock uncertainty           -0.065     2.394    
    SLICE_X61Y65         FDRE (Setup_fdre_C_CE)      -0.205     2.189    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]
  -------------------------------------------------------------------
                         required time                          2.189    
                         arrival time                          -1.169    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.019ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.691ns  (logic 0.952ns (25.795%)  route 2.739ns (74.205%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.153ns = ( 2.847 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.521ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.703    -2.521    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X61Y68         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDRE (Prop_fdre_C_Q)         0.456    -2.065 f  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/Q
                         net (fo=2, routed)           0.665    -1.400    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[19]
    SLICE_X62Y69         LUT4 (Prop_lut4_I1_O)        0.124    -1.276 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.446    -0.830    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_1
    SLICE_X62Y66         LUT5 (Prop_lut5_I4_O)        0.124    -0.706 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.566    -0.140    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_1
    SLICE_X62Y67         LUT6 (Prop_lut6_I5_O)        0.124    -0.016 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.322     0.306    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf_n_3
    SLICE_X62Y68         LUT6 (Prop_lut6_I5_O)        0.124     0.430 r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.739     1.169    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_1
    SLICE_X61Y65         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.534     2.847    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X61Y65         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[6]/C
                         clock pessimism             -0.388     2.459    
                         clock uncertainty           -0.065     2.394    
    SLICE_X61Y65         FDRE (Setup_fdre_C_CE)      -0.205     2.189    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[6]
  -------------------------------------------------------------------
                         required time                          2.189    
                         arrival time                          -1.169    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.019ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.691ns  (logic 0.952ns (25.795%)  route 2.739ns (74.205%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.153ns = ( 2.847 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.521ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.703    -2.521    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X61Y68         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDRE (Prop_fdre_C_Q)         0.456    -2.065 f  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/Q
                         net (fo=2, routed)           0.665    -1.400    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[19]
    SLICE_X62Y69         LUT4 (Prop_lut4_I1_O)        0.124    -1.276 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.446    -0.830    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_1
    SLICE_X62Y66         LUT5 (Prop_lut5_I4_O)        0.124    -0.706 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.566    -0.140    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_1
    SLICE_X62Y67         LUT6 (Prop_lut6_I5_O)        0.124    -0.016 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.322     0.306    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf_n_3
    SLICE_X62Y68         LUT6 (Prop_lut6_I5_O)        0.124     0.430 r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.739     1.169    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_1
    SLICE_X61Y65         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.534     2.847    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X61Y65         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[7]/C
                         clock pessimism             -0.388     2.459    
                         clock uncertainty           -0.065     2.394    
    SLICE_X61Y65         FDRE (Setup_fdre_C_CE)      -0.205     2.189    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[7]
  -------------------------------------------------------------------
                         required time                          2.189    
                         arrival time                          -1.169    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.021ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.688ns  (logic 0.952ns (25.817%)  route 2.736ns (74.183%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.154ns = ( 2.846 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.521ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.703    -2.521    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X61Y68         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDRE (Prop_fdre_C_Q)         0.456    -2.065 f  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/Q
                         net (fo=2, routed)           0.665    -1.400    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[19]
    SLICE_X62Y69         LUT4 (Prop_lut4_I1_O)        0.124    -1.276 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.446    -0.830    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_1
    SLICE_X62Y66         LUT5 (Prop_lut5_I4_O)        0.124    -0.706 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.566    -0.140    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_1
    SLICE_X62Y67         LUT6 (Prop_lut6_I5_O)        0.124    -0.016 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.322     0.306    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf_n_3
    SLICE_X62Y68         LUT6 (Prop_lut6_I5_O)        0.124     0.430 r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.736     1.166    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_1
    SLICE_X61Y66         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.533     2.846    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X61Y66         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/C
                         clock pessimism             -0.388     2.458    
                         clock uncertainty           -0.065     2.393    
    SLICE_X61Y66         FDRE (Setup_fdre_C_CE)      -0.205     2.188    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]
  -------------------------------------------------------------------
                         required time                          2.188    
                         arrival time                          -1.166    
  -------------------------------------------------------------------
                         slack                                  1.021    

Slack (MET) :             1.021ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.688ns  (logic 0.952ns (25.817%)  route 2.736ns (74.183%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.154ns = ( 2.846 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.521ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.703    -2.521    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X61Y68         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDRE (Prop_fdre_C_Q)         0.456    -2.065 f  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/Q
                         net (fo=2, routed)           0.665    -1.400    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[19]
    SLICE_X62Y69         LUT4 (Prop_lut4_I1_O)        0.124    -1.276 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.446    -0.830    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_1
    SLICE_X62Y66         LUT5 (Prop_lut5_I4_O)        0.124    -0.706 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.566    -0.140    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_1
    SLICE_X62Y67         LUT6 (Prop_lut6_I5_O)        0.124    -0.016 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.322     0.306    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf_n_3
    SLICE_X62Y68         LUT6 (Prop_lut6_I5_O)        0.124     0.430 r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.736     1.166    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_1
    SLICE_X61Y66         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.533     2.846    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X61Y66         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[11]/C
                         clock pessimism             -0.388     2.458    
                         clock uncertainty           -0.065     2.393    
    SLICE_X61Y66         FDRE (Setup_fdre_C_CE)      -0.205     2.188    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[11]
  -------------------------------------------------------------------
                         required time                          2.188    
                         arrival time                          -1.166    
  -------------------------------------------------------------------
                         slack                                  1.021    

Slack (MET) :             1.021ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.688ns  (logic 0.952ns (25.817%)  route 2.736ns (74.183%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.154ns = ( 2.846 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.521ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.703    -2.521    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X61Y68         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDRE (Prop_fdre_C_Q)         0.456    -2.065 f  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/Q
                         net (fo=2, routed)           0.665    -1.400    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[19]
    SLICE_X62Y69         LUT4 (Prop_lut4_I1_O)        0.124    -1.276 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.446    -0.830    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_1
    SLICE_X62Y66         LUT5 (Prop_lut5_I4_O)        0.124    -0.706 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.566    -0.140    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_1
    SLICE_X62Y67         LUT6 (Prop_lut6_I5_O)        0.124    -0.016 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.322     0.306    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf_n_3
    SLICE_X62Y68         LUT6 (Prop_lut6_I5_O)        0.124     0.430 r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.736     1.166    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_1
    SLICE_X61Y66         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.533     2.846    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X61Y66         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[8]/C
                         clock pessimism             -0.388     2.458    
                         clock uncertainty           -0.065     2.393    
    SLICE_X61Y66         FDRE (Setup_fdre_C_CE)      -0.205     2.188    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[8]
  -------------------------------------------------------------------
                         required time                          2.188    
                         arrival time                          -1.166    
  -------------------------------------------------------------------
                         slack                                  1.021    

Slack (MET) :             1.021ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.688ns  (logic 0.952ns (25.817%)  route 2.736ns (74.183%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.154ns = ( 2.846 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.521ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.703    -2.521    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X61Y68         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDRE (Prop_fdre_C_Q)         0.456    -2.065 f  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/Q
                         net (fo=2, routed)           0.665    -1.400    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[19]
    SLICE_X62Y69         LUT4 (Prop_lut4_I1_O)        0.124    -1.276 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.446    -0.830    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_1
    SLICE_X62Y66         LUT5 (Prop_lut5_I4_O)        0.124    -0.706 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.566    -0.140    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_1
    SLICE_X62Y67         LUT6 (Prop_lut6_I5_O)        0.124    -0.016 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.322     0.306    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf_n_3
    SLICE_X62Y68         LUT6 (Prop_lut6_I5_O)        0.124     0.430 r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.736     1.166    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_1
    SLICE_X61Y66         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.533     2.846    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X61Y66         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[9]/C
                         clock pessimism             -0.388     2.458    
                         clock uncertainty           -0.065     2.393    
    SLICE_X61Y66         FDRE (Setup_fdre_C_CE)      -0.205     2.188    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[9]
  -------------------------------------------------------------------
                         required time                          2.188    
                         arrival time                          -1.166    
  -------------------------------------------------------------------
                         slack                                  1.021    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[2]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.103%)  route 0.065ns (25.897%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.358ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.594    -0.585    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X93Y73         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/Q
                         net (fo=3, routed)           0.065    -0.379    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sI2C_DataIn[2]
    SLICE_X92Y73         LUT5 (Prop_lut5_I4_O)        0.045    -0.334 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sAddr_rep[2]_i_1/O
                         net (fo=2, routed)           0.000    -0.334    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController_n_9
    SLICE_X92Y73         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.861    -0.358    hdmiin/GenerateDDC.DDC_EEPROM/CLK
    SLICE_X92Y73         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[2]/C
                         clock pessimism             -0.215    -0.572    
    SLICE_X92Y73         FDRE (Hold_fdre_C_D)         0.121    -0.451    hdmiin/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[2]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 cw_ref/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cw_ref/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.008ns
    Source Clock Delay      (SCD):    -1.203ns
    Clock Pessimism Removal (CPR):    0.195ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.424    -1.493    cw_ref/inst/RefClk200_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.473 r  cw_ref/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.270    -1.203    cw_ref/inst/RefClk200_clk_wiz_0_en_clk
    SLICE_X48Y100        FDCE                                         r  cw_ref/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDCE (Prop_fdce_C_Q)         0.141    -1.062 r  cw_ref/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.996    cw_ref/inst/seq_reg1[0]
    SLICE_X48Y100        FDCE                                         r  cw_ref/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.470    -1.546    cw_ref/inst/RefClk200_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.503 r  cw_ref/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.495    -1.008    cw_ref/inst/RefClk200_clk_wiz_0_en_clk
    SLICE_X48Y100        FDCE                                         r  cw_ref/inst/seq_reg1_reg[1]/C
                         clock pessimism             -0.195    -1.203    
    SLICE_X48Y100        FDCE (Hold_fdce_C_D)         0.075    -1.128    cw_ref/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          1.128    
                         arrival time                          -0.996    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.624    -0.555    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/CLK
    SLICE_X110Y76        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.349    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages[0]
    SLICE_X110Y76        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.893    -0.326    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/CLK
    SLICE_X110Y76        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.555    
    SLICE_X110Y76        FDRE (Hold_fdre_C_D)         0.075    -0.480    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.624    -0.555    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X110Y73        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y73        FDPE (Prop_fdpe_C_Q)         0.141    -0.414 r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.349    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X110Y73        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.893    -0.326    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X110Y73        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.555    
    SLICE_X110Y73        FDPE (Hold_fdpe_C_D)         0.075    -0.480    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.629    -0.550    hdmiin/TMDS_ClockingX/MMCM_LockSync/CLK
    SLICE_X112Y68        FDRE                                         r  hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y68        FDRE (Prop_fdre_C_Q)         0.164    -0.386 r  hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.331    hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X112Y68        FDRE                                         r  hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.899    -0.320    hdmiin/TMDS_ClockingX/MMCM_LockSync/CLK
    SLICE_X112Y68        FDRE                                         r  hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.231    -0.550    
    SLICE_X112Y68        FDRE (Hold_fdre_C_D)         0.060    -0.490    hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.373ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.577    -0.602    hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X62Y61         FDPE                                         r  hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDPE (Prop_fdpe_C_Q)         0.164    -0.438 r  hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.383    hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X62Y61         FDPE                                         r  hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.846    -0.373    hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X62Y61         FDPE                                         r  hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.602    
    SLICE_X62Y61         FDPE (Hold_fdpe_C_D)         0.060    -0.542    hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.383    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.382ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.570    -0.609    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X62Y70         FDPE                                         r  hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y70         FDPE (Prop_fdpe_C_Q)         0.164    -0.445 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.390    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X62Y70         FDPE                                         r  hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.837    -0.382    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X62Y70         FDPE                                         r  hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.228    -0.609    
    SLICE_X62Y70         FDPE (Hold_fdpe_C_D)         0.060    -0.549    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.626    -0.553    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y71        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y71        FDPE (Prop_fdpe_C_Q)         0.164    -0.389 r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.334    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y71        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.896    -0.323    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y71        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.231    -0.553    
    SLICE_X112Y71        FDPE (Hold_fdpe_C_D)         0.060    -0.493    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.354ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.598    -0.581    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/CLK
    SLICE_X102Y77        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y77        FDRE (Prop_fdre_C_Q)         0.164    -0.417 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.362    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages[0]
    SLICE_X102Y77        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.865    -0.354    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/CLK
    SLICE_X102Y77        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                         clock pessimism             -0.228    -0.581    
    SLICE_X102Y77        FDRE (Hold_fdre_C_D)         0.060    -0.521    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.521    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/aLocked_reg/D
                            (rising edge-triggered cell FDCE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.626    -0.553    hdmiin/TMDS_ClockingX/CLK
    SLICE_X111Y71        FDRE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y71        FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  hdmiin/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/Q
                         net (fo=1, routed)           0.112    -0.300    hdmiin/TMDS_ClockingX/rMMCM_Locked_q_reg_n_1_[0]
    SLICE_X111Y72        FDCE                                         r  hdmiin/TMDS_ClockingX/aLocked_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.895    -0.324    hdmiin/TMDS_ClockingX/CLK
    SLICE_X111Y72        FDCE                                         r  hdmiin/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.217    -0.540    
    SLICE_X111Y72        FDCE (Hold_fdce_C_D)         0.070    -0.470    hdmiin/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RefClk200_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { cw_ref/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y1  hdmiin/TMDS_ClockingX/IDelayCtrlX/REFCLK
Min Period        n/a     BUFGCTRL/I0        n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16   cw_ref/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I             n/a            2.155         5.000       2.845      BUFHCE_X0Y24     cw_ref/inst/clkout1_buf_en/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2   cw_ref/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X48Y100    cw_ref/inst/seq_reg1_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X48Y100    cw_ref/inst/seq_reg1_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X48Y100    cw_ref/inst/seq_reg1_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X48Y100    cw_ref/inst/seq_reg1_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X48Y100    cw_ref/inst/seq_reg1_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         5.000       4.000      SLICE_X48Y100    cw_ref/inst/seq_reg1_reg[5]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  hdmiin/TMDS_ClockingX/IDelayCtrlX/REFCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y2   cw_ref/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X59Y58     hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X59Y58     hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X59Y59     hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X59Y59     hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X59Y59     hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[14]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X59Y59     hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[15]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X59Y57     hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[4]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X59Y57     hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[5]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X59Y57     hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[6]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X59Y57     hdmiin/DataDecoders[0].DecoderX/rTimeoutCnt_reg[7]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X112Y68    hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X112Y68    hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X48Y100    cw_ref/inst/seq_reg1_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X48Y100    cw_ref/inst/seq_reg1_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X48Y100    cw_ref/inst/seq_reg1_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X48Y100    cw_ref/inst/seq_reg1_reg[3]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X48Y100    cw_ref/inst/seq_reg1_reg[4]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X48Y100    cw_ref/inst/seq_reg1_reg[5]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X48Y100    cw_ref/inst/seq_reg1_reg[6]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         2.500       2.000      SLICE_X48Y100    cw_ref/inst/seq_reg1_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { cw_ref/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y19  cw_ref/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y2  cw_ref/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  MemClk_clk_wiz_0
  To Clock:  MemClk_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       16.455ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.455ns  (required time - arrival time)
  Source:                 cw_ref/inst/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cw_ref/inst/clkout2_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MemClk_clk_wiz_0_1 rise@20.000ns - MemClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.906ns  (logic 0.456ns (15.689%)  route 2.450ns (84.311%))
  Logic Levels:           0  
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.778ns = ( 16.222 - 20.000 ) 
    Source Clock Delay      (SCD):    -4.133ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.430    -5.095    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.132    -4.963 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.830    -4.133    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDCE (Prop_fdce_C_Q)         0.456    -3.677 r  cw_ref/inst/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           2.450    -1.227    cw_ref/inst/seq_reg2[7]
    BUFGCTRL_X0Y18       BUFGCTRL                                     r  cw_ref/inst/clkout2_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    14.215 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    16.222    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL                                     r  cw_ref/inst/clkout2_buf/I0
                         clock pessimism             -0.740    15.482    
                         clock uncertainty           -0.080    15.402    
    BUFGCTRL_X0Y18       BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.174    15.228    cw_ref/inst/clkout2_buf
  -------------------------------------------------------------------
                         required time                         15.228    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                 16.455    

Slack (MET) :             18.283ns  (required time - arrival time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MemClk_clk_wiz_0_1 rise@20.000ns - MemClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.557ns  (logic 0.518ns (33.270%)  route 1.039ns (66.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.198ns = ( 17.802 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.564ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.660    -2.564    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X42Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.518    -2.046 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=4, routed)           1.039    -1.007    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X43Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    14.215 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    16.222    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.313 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.488    17.802    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X43Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__1/C
                         clock pessimism             -0.388    17.414    
                         clock uncertainty           -0.080    17.334    
    SLICE_X43Y33         FDRE (Setup_fdre_C_D)       -0.058    17.276    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         17.276    
                         arrival time                           1.007    
  -------------------------------------------------------------------
                         slack                                 18.283    

Slack (MET) :             18.469ns  (required time - arrival time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MemClk_clk_wiz_0_1 rise@20.000ns - MemClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.368ns  (logic 0.518ns (37.874%)  route 0.850ns (62.126%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.198ns = ( 17.802 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.564ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.660    -2.564    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X42Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.518    -2.046 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=4, routed)           0.850    -1.197    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X43Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    14.215 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    16.222    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.313 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.488    17.802    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X43Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__0/C
                         clock pessimism             -0.388    17.414    
                         clock uncertainty           -0.080    17.334    
    SLICE_X43Y33         FDRE (Setup_fdre_C_D)       -0.061    17.273    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         17.273    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                 18.469    

Slack (MET) :             18.515ns  (required time - arrival time)
  Source:                 cw_ref/inst/seq_reg2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cw_ref/inst/seq_reg2_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MemClk_clk_wiz_0_1 rise@20.000ns - MemClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.419ns (36.775%)  route 0.720ns (63.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.642ns = ( 16.358 - 20.000 ) 
    Source Clock Delay      (SCD):    -4.133ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.430    -5.095    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.132    -4.963 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.830    -4.133    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDCE (Prop_fdce_C_Q)         0.419    -3.714 r  cw_ref/inst/seq_reg2_reg[4]/Q
                         net (fo=1, routed)           0.720    -2.994    cw_ref/inst/seq_reg2[4]
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    14.215 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.291    15.506    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.081    15.587 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.771    16.358    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[5]/C
                         clock pessimism             -0.491    15.867    
                         clock uncertainty           -0.080    15.787    
    SLICE_X49Y100        FDCE (Setup_fdce_C_D)       -0.266    15.521    cw_ref/inst/seq_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                         15.521    
                         arrival time                           2.994    
  -------------------------------------------------------------------
                         slack                                 18.515    

Slack (MET) :             18.625ns  (required time - arrival time)
  Source:                 cw_ref/inst/seq_reg2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cw_ref/inst/seq_reg2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MemClk_clk_wiz_0_1 rise@20.000ns - MemClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.419ns (40.692%)  route 0.611ns (59.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.642ns = ( 16.358 - 20.000 ) 
    Source Clock Delay      (SCD):    -4.133ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.430    -5.095    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.132    -4.963 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.830    -4.133    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDCE (Prop_fdce_C_Q)         0.419    -3.714 r  cw_ref/inst/seq_reg2_reg[2]/Q
                         net (fo=1, routed)           0.611    -3.104    cw_ref/inst/seq_reg2[2]
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    14.215 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.291    15.506    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.081    15.587 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.771    16.358    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[3]/C
                         clock pessimism             -0.491    15.867    
                         clock uncertainty           -0.080    15.787    
    SLICE_X49Y100        FDCE (Setup_fdce_C_D)       -0.265    15.522    cw_ref/inst/seq_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         15.522    
                         arrival time                           3.104    
  -------------------------------------------------------------------
                         slack                                 18.625    

Slack (MET) :             18.639ns  (required time - arrival time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep/D
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MemClk_clk_wiz_0_1 rise@20.000ns - MemClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.178ns  (logic 0.518ns (43.958%)  route 0.660ns (56.042%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.198ns = ( 17.802 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.564ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.660    -2.564    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X42Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.518    -2.046 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=4, routed)           0.660    -1.386    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X43Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    14.215 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    16.222    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.313 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.488    17.802    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X43Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep/C
                         clock pessimism             -0.388    17.414    
                         clock uncertainty           -0.080    17.334    
    SLICE_X43Y33         FDRE (Setup_fdre_C_D)       -0.081    17.253    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         17.253    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                 18.639    

Slack (MET) :             18.647ns  (required time - arrival time)
  Source:                 cw_ref/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cw_ref/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MemClk_clk_wiz_0_1 rise@20.000ns - MemClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.419ns (40.458%)  route 0.617ns (59.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.642ns = ( 16.358 - 20.000 ) 
    Source Clock Delay      (SCD):    -4.133ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.430    -5.095    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.132    -4.963 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.830    -4.133    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDCE (Prop_fdce_C_Q)         0.419    -3.714 r  cw_ref/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.617    -3.098    cw_ref/inst/seq_reg2[1]
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    14.215 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.291    15.506    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.081    15.587 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.771    16.358    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[2]/C
                         clock pessimism             -0.491    15.867    
                         clock uncertainty           -0.080    15.787    
    SLICE_X49Y100        FDCE (Setup_fdce_C_D)       -0.237    15.550    cw_ref/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         15.550    
                         arrival time                           3.098    
  -------------------------------------------------------------------
                         slack                                 18.647    

Slack (MET) :             18.751ns  (required time - arrival time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MemClk_clk_wiz_0_1 rise@20.000ns - MemClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.456ns (41.381%)  route 0.646ns (58.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.198ns = ( 17.802 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.564ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.660    -2.564    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X41Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456    -2.108 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=4, routed)           0.646    -1.462    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X41Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    14.215 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    16.222    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.313 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.488    17.802    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X41Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism             -0.366    17.436    
                         clock uncertainty           -0.080    17.356    
    SLICE_X41Y33         FDRE (Setup_fdre_C_D)       -0.067    17.289    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         17.289    
                         arrival time                           1.462    
  -------------------------------------------------------------------
                         slack                                 18.751    

Slack (MET) :             18.775ns  (required time - arrival time)
  Source:                 cw_ref/inst/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cw_ref/inst/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MemClk_clk_wiz_0_1 rise@20.000ns - MemClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.456ns (41.380%)  route 0.646ns (58.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.642ns = ( 16.358 - 20.000 ) 
    Source Clock Delay      (SCD):    -4.133ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.430    -5.095    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.132    -4.963 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.830    -4.133    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDCE (Prop_fdce_C_Q)         0.456    -3.677 r  cw_ref/inst/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           0.646    -3.031    cw_ref/inst/seq_reg2[3]
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    14.215 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.291    15.506    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.081    15.587 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.771    16.358    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[4]/C
                         clock pessimism             -0.491    15.867    
                         clock uncertainty           -0.080    15.787    
    SLICE_X49Y100        FDCE (Setup_fdce_C_D)       -0.043    15.744    cw_ref/inst/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         15.744    
                         arrival time                           3.031    
  -------------------------------------------------------------------
                         slack                                 18.775    

Slack (MET) :             18.791ns  (required time - arrival time)
  Source:                 cw_ref/inst/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cw_ref/inst/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MemClk_clk_wiz_0_1 rise@20.000ns - MemClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.456ns (41.873%)  route 0.633ns (58.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.642ns = ( 16.358 - 20.000 ) 
    Source Clock Delay      (SCD):    -4.133ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.430    -5.095    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.132    -4.963 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.830    -4.133    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDCE (Prop_fdce_C_Q)         0.456    -3.677 r  cw_ref/inst/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.633    -3.044    cw_ref/inst/seq_reg2[5]
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    14.215 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.291    15.506    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.081    15.587 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.771    16.358    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[6]/C
                         clock pessimism             -0.491    15.867    
                         clock uncertainty           -0.080    15.787    
    SLICE_X49Y100        FDCE (Setup_fdce_C_D)       -0.040    15.747    cw_ref/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                         15.747    
                         arrival time                           3.044    
  -------------------------------------------------------------------
                         slack                                 18.791    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 cw_ref/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cw_ref/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MemClk_clk_wiz_0_1 rise@0.000ns - MemClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.008ns
    Source Clock Delay      (SCD):    -1.203ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.424    -1.493    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.020    -1.473 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.270    -1.203    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDCE (Prop_fdce_C_Q)         0.141    -1.062 r  cw_ref/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056    -1.006    cw_ref/inst/seq_reg2[0]
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.470    -1.546    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.043    -1.503 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.495    -1.008    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[1]/C
                         clock pessimism             -0.195    -1.203    
                         clock uncertainty            0.080    -1.123    
    SLICE_X49Y100        FDCE (Hold_fdce_C_D)         0.075    -1.048    cw_ref/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          1.048    
                         arrival time                          -1.006    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 cw_ref/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cw_ref/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MemClk_clk_wiz_0_1 rise@0.000ns - MemClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.008ns
    Source Clock Delay      (SCD):    -1.203ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.424    -1.493    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.020    -1.473 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.270    -1.203    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDCE (Prop_fdce_C_Q)         0.128    -1.075 r  cw_ref/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055    -1.019    cw_ref/inst/seq_reg2[6]
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.470    -1.546    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.043    -1.503 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.495    -1.008    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[7]/C
                         clock pessimism             -0.195    -1.203    
                         clock uncertainty            0.080    -1.123    
    SLICE_X49Y100        FDCE (Hold_fdce_C_D)        -0.006    -1.129    cw_ref/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          1.129    
                         arrival time                          -1.019    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MemClk_clk_wiz_0_1 rise@0.000ns - MemClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.659%)  route 0.132ns (48.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.397ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.557    -0.623    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X41Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=4, routed)           0.132    -0.350    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X42Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.822    -0.397    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X42Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__1/C
                         clock pessimism             -0.212    -0.609    
                         clock uncertainty            0.080    -0.528    
    SLICE_X42Y33         FDRE (Hold_fdre_C_D)         0.063    -0.465    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MemClk_clk_wiz_0_1 rise@0.000ns - MemClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.395ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.558    -0.622    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X36Y35         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.116    -0.341    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X36Y35         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.824    -0.395    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X36Y35         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism             -0.227    -0.622    
                         clock uncertainty            0.080    -0.541    
    SLICE_X36Y35         FDRE (Hold_fdre_C_D)         0.059    -0.482    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MemClk_clk_wiz_0_1 rise@0.000ns - MemClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.395ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.558    -0.622    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X36Y35         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=1, routed)           0.112    -0.346    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X36Y35         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.824    -0.395    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X36Y35         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism             -0.227    -0.622    
                         clock uncertainty            0.080    -0.541    
    SLICE_X36Y35         FDRE (Hold_fdre_C_D)         0.052    -0.489    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MemClk_clk_wiz_0_1 rise@0.000ns - MemClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.051%)  route 0.145ns (46.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.397ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.557    -0.623    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X42Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=4, routed)           0.145    -0.313    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X43Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.822    -0.397    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X43Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.213    -0.610    
                         clock uncertainty            0.080    -0.529    
    SLICE_X43Y33         FDRE (Hold_fdre_C_D)         0.070    -0.459    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MemClk_clk_wiz_0_1 rise@0.000ns - MemClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.315%)  route 0.192ns (57.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.397ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.557    -0.623    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X41Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=4, routed)           0.192    -0.289    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X42Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.822    -0.397    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X42Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep/C
                         clock pessimism             -0.212    -0.609    
                         clock uncertainty            0.080    -0.528    
    SLICE_X42Y33         FDRE (Hold_fdre_C_D)         0.059    -0.469    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MemClk_clk_wiz_0_1 rise@0.000ns - MemClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.315%)  route 0.192ns (57.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.397ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.557    -0.623    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X41Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=4, routed)           0.192    -0.289    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X42Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.822    -0.397    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X42Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__0/C
                         clock pessimism             -0.212    -0.609    
                         clock uncertainty            0.080    -0.528    
    SLICE_X42Y33         FDRE (Hold_fdre_C_D)         0.052    -0.476    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep/D
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MemClk_clk_wiz_0_1 rise@0.000ns - MemClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.164ns (44.395%)  route 0.205ns (55.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.397ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.557    -0.623    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X42Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=4, routed)           0.205    -0.253    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X43Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.822    -0.397    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X43Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep/C
                         clock pessimism             -0.213    -0.610    
                         clock uncertainty            0.080    -0.529    
    SLICE_X43Y33         FDRE (Hold_fdre_C_D)         0.066    -0.463    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 cw_ref/inst/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cw_ref/inst/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MemClk_clk_wiz_0_1 rise@0.000ns - MemClk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.004%)  route 0.230ns (61.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.008ns
    Source Clock Delay      (SCD):    -1.203ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.424    -1.493    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.020    -1.473 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.270    -1.203    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDCE (Prop_fdce_C_Q)         0.141    -1.062 r  cw_ref/inst/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.230    -0.832    cw_ref/inst/seq_reg2[5]
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.470    -1.546    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.043    -1.503 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.495    -1.008    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[6]/C
                         clock pessimism             -0.195    -1.203    
                         clock uncertainty            0.080    -1.123    
    SLICE_X49Y100        FDCE (Hold_fdce_C_D)         0.078    -1.045    cw_ref/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                          1.045    
                         arrival time                          -0.832    
  -------------------------------------------------------------------
                         slack                                  0.213    





---------------------------------------------------------------------------------------------------
From Clock:  RefClk200_clk_wiz_0
  To Clock:  RefClk200_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.898ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.898ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 1.240ns (30.603%)  route 2.812ns (69.397%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.096ns = ( 2.904 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.765    -2.459    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X93Y73         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y73         FDRE (Prop_fdre_C_Q)         0.419    -2.040 f  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/Q
                         net (fo=3, routed)           0.995    -1.046    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sI2C_DataIn[5]
    SLICE_X91Y73         LUT4 (Prop_lut4_I0_O)        0.299    -0.747 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=1, routed)           0.453    -0.293    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_1
    SLICE_X92Y73         LUT4 (Prop_lut4_I0_O)        0.124    -0.169 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_3/O
                         net (fo=3, routed)           0.608     0.438    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_3_n_1
    SLICE_X97Y73         LUT6 (Prop_lut6_I0_O)        0.124     0.562 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_3/O
                         net (fo=1, routed)           0.151     0.714    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_3_n_1
    SLICE_X97Y73         LUT6 (Prop_lut6_I1_O)        0.124     0.838 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_2/O
                         net (fo=1, routed)           0.605     1.443    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/nstate__0[1]
    SLICE_X97Y75         LUT3 (Prop_lut3_I0_O)        0.150     1.593 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.593    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1_n_1
    SLICE_X97Y75         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.591     2.904    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X97Y75         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                         clock pessimism             -0.423     2.481    
                         clock uncertainty           -0.065     2.416    
    SLICE_X97Y75         FDRE (Setup_fdre_C_D)        0.075     2.491    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                          2.491    
                         arrival time                          -1.593    
  -------------------------------------------------------------------
                         slack                                  0.898    

Slack (MET) :             1.000ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.905ns  (logic 1.521ns (38.952%)  route 2.384ns (61.048%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.096ns = ( 2.904 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.460ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.764    -2.460    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X96Y74         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y74         FDRE (Prop_fdre_C_Q)         0.478    -1.982 f  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[0]/Q
                         net (fo=6, routed)           1.141    -0.842    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg_n_1_[0]
    SLICE_X96Y74         LUT5 (Prop_lut5_I2_O)        0.323    -0.519 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_i_5/O
                         net (fo=4, routed)           0.386    -0.132    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_i_5_n_1
    SLICE_X97Y74         LUT6 (Prop_lut6_I5_O)        0.348     0.216 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_13/O
                         net (fo=1, routed)           0.154     0.370    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_13_n_1
    SLICE_X97Y74         LUT6 (Prop_lut6_I5_O)        0.124     0.494 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9/O
                         net (fo=1, routed)           0.263     0.757    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9_n_1
    SLICE_X97Y74         LUT6 (Prop_lut6_I3_O)        0.124     0.881 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5/O
                         net (fo=3, routed)           0.440     1.320    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5_n_1
    SLICE_X97Y75         LUT3 (Prop_lut3_I1_O)        0.124     1.444 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.444    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1_n_1
    SLICE_X97Y75         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.591     2.904    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X97Y75         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/C
                         clock pessimism             -0.423     2.481    
                         clock uncertainty           -0.065     2.416    
    SLICE_X97Y75         FDRE (Setup_fdre_C_D)        0.029     2.445    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]
  -------------------------------------------------------------------
                         required time                          2.445    
                         arrival time                          -1.444    
  -------------------------------------------------------------------
                         slack                                  1.000    

Slack (MET) :             1.019ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.691ns  (logic 0.952ns (25.795%)  route 2.739ns (74.205%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.153ns = ( 2.847 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.521ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.703    -2.521    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X61Y68         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDRE (Prop_fdre_C_Q)         0.456    -2.065 f  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/Q
                         net (fo=2, routed)           0.665    -1.400    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[19]
    SLICE_X62Y69         LUT4 (Prop_lut4_I1_O)        0.124    -1.276 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.446    -0.830    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_1
    SLICE_X62Y66         LUT5 (Prop_lut5_I4_O)        0.124    -0.706 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.566    -0.140    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_1
    SLICE_X62Y67         LUT6 (Prop_lut6_I5_O)        0.124    -0.016 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.322     0.306    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf_n_3
    SLICE_X62Y68         LUT6 (Prop_lut6_I5_O)        0.124     0.430 r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.739     1.169    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_1
    SLICE_X61Y65         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.534     2.847    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X61Y65         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[4]/C
                         clock pessimism             -0.388     2.459    
                         clock uncertainty           -0.065     2.394    
    SLICE_X61Y65         FDRE (Setup_fdre_C_CE)      -0.205     2.189    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[4]
  -------------------------------------------------------------------
                         required time                          2.189    
                         arrival time                          -1.169    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.019ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.691ns  (logic 0.952ns (25.795%)  route 2.739ns (74.205%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.153ns = ( 2.847 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.521ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.703    -2.521    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X61Y68         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDRE (Prop_fdre_C_Q)         0.456    -2.065 f  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/Q
                         net (fo=2, routed)           0.665    -1.400    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[19]
    SLICE_X62Y69         LUT4 (Prop_lut4_I1_O)        0.124    -1.276 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.446    -0.830    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_1
    SLICE_X62Y66         LUT5 (Prop_lut5_I4_O)        0.124    -0.706 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.566    -0.140    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_1
    SLICE_X62Y67         LUT6 (Prop_lut6_I5_O)        0.124    -0.016 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.322     0.306    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf_n_3
    SLICE_X62Y68         LUT6 (Prop_lut6_I5_O)        0.124     0.430 r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.739     1.169    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_1
    SLICE_X61Y65         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.534     2.847    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X61Y65         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]/C
                         clock pessimism             -0.388     2.459    
                         clock uncertainty           -0.065     2.394    
    SLICE_X61Y65         FDRE (Setup_fdre_C_CE)      -0.205     2.189    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]
  -------------------------------------------------------------------
                         required time                          2.189    
                         arrival time                          -1.169    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.019ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.691ns  (logic 0.952ns (25.795%)  route 2.739ns (74.205%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.153ns = ( 2.847 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.521ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.703    -2.521    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X61Y68         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDRE (Prop_fdre_C_Q)         0.456    -2.065 f  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/Q
                         net (fo=2, routed)           0.665    -1.400    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[19]
    SLICE_X62Y69         LUT4 (Prop_lut4_I1_O)        0.124    -1.276 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.446    -0.830    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_1
    SLICE_X62Y66         LUT5 (Prop_lut5_I4_O)        0.124    -0.706 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.566    -0.140    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_1
    SLICE_X62Y67         LUT6 (Prop_lut6_I5_O)        0.124    -0.016 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.322     0.306    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf_n_3
    SLICE_X62Y68         LUT6 (Prop_lut6_I5_O)        0.124     0.430 r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.739     1.169    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_1
    SLICE_X61Y65         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.534     2.847    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X61Y65         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[6]/C
                         clock pessimism             -0.388     2.459    
                         clock uncertainty           -0.065     2.394    
    SLICE_X61Y65         FDRE (Setup_fdre_C_CE)      -0.205     2.189    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[6]
  -------------------------------------------------------------------
                         required time                          2.189    
                         arrival time                          -1.169    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.019ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.691ns  (logic 0.952ns (25.795%)  route 2.739ns (74.205%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.153ns = ( 2.847 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.521ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.703    -2.521    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X61Y68         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDRE (Prop_fdre_C_Q)         0.456    -2.065 f  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/Q
                         net (fo=2, routed)           0.665    -1.400    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[19]
    SLICE_X62Y69         LUT4 (Prop_lut4_I1_O)        0.124    -1.276 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.446    -0.830    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_1
    SLICE_X62Y66         LUT5 (Prop_lut5_I4_O)        0.124    -0.706 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.566    -0.140    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_1
    SLICE_X62Y67         LUT6 (Prop_lut6_I5_O)        0.124    -0.016 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.322     0.306    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf_n_3
    SLICE_X62Y68         LUT6 (Prop_lut6_I5_O)        0.124     0.430 r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.739     1.169    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_1
    SLICE_X61Y65         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.534     2.847    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X61Y65         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[7]/C
                         clock pessimism             -0.388     2.459    
                         clock uncertainty           -0.065     2.394    
    SLICE_X61Y65         FDRE (Setup_fdre_C_CE)      -0.205     2.189    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[7]
  -------------------------------------------------------------------
                         required time                          2.189    
                         arrival time                          -1.169    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.021ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.688ns  (logic 0.952ns (25.817%)  route 2.736ns (74.183%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.154ns = ( 2.846 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.521ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.703    -2.521    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X61Y68         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDRE (Prop_fdre_C_Q)         0.456    -2.065 f  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/Q
                         net (fo=2, routed)           0.665    -1.400    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[19]
    SLICE_X62Y69         LUT4 (Prop_lut4_I1_O)        0.124    -1.276 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.446    -0.830    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_1
    SLICE_X62Y66         LUT5 (Prop_lut5_I4_O)        0.124    -0.706 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.566    -0.140    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_1
    SLICE_X62Y67         LUT6 (Prop_lut6_I5_O)        0.124    -0.016 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.322     0.306    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf_n_3
    SLICE_X62Y68         LUT6 (Prop_lut6_I5_O)        0.124     0.430 r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.736     1.166    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_1
    SLICE_X61Y66         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.533     2.846    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X61Y66         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/C
                         clock pessimism             -0.388     2.458    
                         clock uncertainty           -0.065     2.393    
    SLICE_X61Y66         FDRE (Setup_fdre_C_CE)      -0.205     2.188    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]
  -------------------------------------------------------------------
                         required time                          2.188    
                         arrival time                          -1.166    
  -------------------------------------------------------------------
                         slack                                  1.021    

Slack (MET) :             1.021ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.688ns  (logic 0.952ns (25.817%)  route 2.736ns (74.183%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.154ns = ( 2.846 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.521ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.703    -2.521    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X61Y68         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDRE (Prop_fdre_C_Q)         0.456    -2.065 f  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/Q
                         net (fo=2, routed)           0.665    -1.400    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[19]
    SLICE_X62Y69         LUT4 (Prop_lut4_I1_O)        0.124    -1.276 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.446    -0.830    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_1
    SLICE_X62Y66         LUT5 (Prop_lut5_I4_O)        0.124    -0.706 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.566    -0.140    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_1
    SLICE_X62Y67         LUT6 (Prop_lut6_I5_O)        0.124    -0.016 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.322     0.306    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf_n_3
    SLICE_X62Y68         LUT6 (Prop_lut6_I5_O)        0.124     0.430 r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.736     1.166    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_1
    SLICE_X61Y66         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.533     2.846    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X61Y66         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[11]/C
                         clock pessimism             -0.388     2.458    
                         clock uncertainty           -0.065     2.393    
    SLICE_X61Y66         FDRE (Setup_fdre_C_CE)      -0.205     2.188    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[11]
  -------------------------------------------------------------------
                         required time                          2.188    
                         arrival time                          -1.166    
  -------------------------------------------------------------------
                         slack                                  1.021    

Slack (MET) :             1.021ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.688ns  (logic 0.952ns (25.817%)  route 2.736ns (74.183%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.154ns = ( 2.846 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.521ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.703    -2.521    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X61Y68         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDRE (Prop_fdre_C_Q)         0.456    -2.065 f  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/Q
                         net (fo=2, routed)           0.665    -1.400    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[19]
    SLICE_X62Y69         LUT4 (Prop_lut4_I1_O)        0.124    -1.276 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.446    -0.830    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_1
    SLICE_X62Y66         LUT5 (Prop_lut5_I4_O)        0.124    -0.706 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.566    -0.140    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_1
    SLICE_X62Y67         LUT6 (Prop_lut6_I5_O)        0.124    -0.016 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.322     0.306    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf_n_3
    SLICE_X62Y68         LUT6 (Prop_lut6_I5_O)        0.124     0.430 r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.736     1.166    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_1
    SLICE_X61Y66         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.533     2.846    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X61Y66         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[8]/C
                         clock pessimism             -0.388     2.458    
                         clock uncertainty           -0.065     2.393    
    SLICE_X61Y66         FDRE (Setup_fdre_C_CE)      -0.205     2.188    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[8]
  -------------------------------------------------------------------
                         required time                          2.188    
                         arrival time                          -1.166    
  -------------------------------------------------------------------
                         slack                                  1.021    

Slack (MET) :             1.021ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.688ns  (logic 0.952ns (25.817%)  route 2.736ns (74.183%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.154ns = ( 2.846 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.521ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.703    -2.521    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X61Y68         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDRE (Prop_fdre_C_Q)         0.456    -2.065 f  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/Q
                         net (fo=2, routed)           0.665    -1.400    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[19]
    SLICE_X62Y69         LUT4 (Prop_lut4_I1_O)        0.124    -1.276 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.446    -0.830    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_1
    SLICE_X62Y66         LUT5 (Prop_lut5_I4_O)        0.124    -0.706 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.566    -0.140    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_1
    SLICE_X62Y67         LUT6 (Prop_lut6_I5_O)        0.124    -0.016 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.322     0.306    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf_n_3
    SLICE_X62Y68         LUT6 (Prop_lut6_I5_O)        0.124     0.430 r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.736     1.166    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_1
    SLICE_X61Y66         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.533     2.846    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X61Y66         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[9]/C
                         clock pessimism             -0.388     2.458    
                         clock uncertainty           -0.065     2.393    
    SLICE_X61Y66         FDRE (Setup_fdre_C_CE)      -0.205     2.188    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[9]
  -------------------------------------------------------------------
                         required time                          2.188    
                         arrival time                          -1.166    
  -------------------------------------------------------------------
                         slack                                  1.021    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[2]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.103%)  route 0.065ns (25.897%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.358ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.594    -0.585    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X93Y73         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/Q
                         net (fo=3, routed)           0.065    -0.379    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sI2C_DataIn[2]
    SLICE_X92Y73         LUT5 (Prop_lut5_I4_O)        0.045    -0.334 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sAddr_rep[2]_i_1/O
                         net (fo=2, routed)           0.000    -0.334    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController_n_9
    SLICE_X92Y73         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.861    -0.358    hdmiin/GenerateDDC.DDC_EEPROM/CLK
    SLICE_X92Y73         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[2]/C
                         clock pessimism             -0.215    -0.572    
                         clock uncertainty            0.065    -0.507    
    SLICE_X92Y73         FDRE (Hold_fdre_C_D)         0.121    -0.386    hdmiin/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[2]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 cw_ref/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cw_ref/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.008ns
    Source Clock Delay      (SCD):    -1.203ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.424    -1.493    cw_ref/inst/RefClk200_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.473 r  cw_ref/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.270    -1.203    cw_ref/inst/RefClk200_clk_wiz_0_en_clk
    SLICE_X48Y100        FDCE                                         r  cw_ref/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDCE (Prop_fdce_C_Q)         0.141    -1.062 r  cw_ref/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.996    cw_ref/inst/seq_reg1[0]
    SLICE_X48Y100        FDCE                                         r  cw_ref/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.470    -1.546    cw_ref/inst/RefClk200_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.503 r  cw_ref/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.495    -1.008    cw_ref/inst/RefClk200_clk_wiz_0_en_clk
    SLICE_X48Y100        FDCE                                         r  cw_ref/inst/seq_reg1_reg[1]/C
                         clock pessimism             -0.195    -1.203    
                         clock uncertainty            0.065    -1.138    
    SLICE_X48Y100        FDCE (Hold_fdce_C_D)         0.075    -1.063    cw_ref/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          1.063    
                         arrival time                          -0.996    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.624    -0.555    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/CLK
    SLICE_X110Y76        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.349    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages[0]
    SLICE_X110Y76        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.893    -0.326    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/CLK
    SLICE_X110Y76        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.555    
                         clock uncertainty            0.065    -0.490    
    SLICE_X110Y76        FDRE (Hold_fdre_C_D)         0.075    -0.415    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.624    -0.555    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X110Y73        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y73        FDPE (Prop_fdpe_C_Q)         0.141    -0.414 r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.349    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X110Y73        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.893    -0.326    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X110Y73        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.555    
                         clock uncertainty            0.065    -0.490    
    SLICE_X110Y73        FDPE (Hold_fdpe_C_D)         0.075    -0.415    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.629    -0.550    hdmiin/TMDS_ClockingX/MMCM_LockSync/CLK
    SLICE_X112Y68        FDRE                                         r  hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y68        FDRE (Prop_fdre_C_Q)         0.164    -0.386 r  hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.331    hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X112Y68        FDRE                                         r  hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.899    -0.320    hdmiin/TMDS_ClockingX/MMCM_LockSync/CLK
    SLICE_X112Y68        FDRE                                         r  hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.231    -0.550    
                         clock uncertainty            0.065    -0.485    
    SLICE_X112Y68        FDRE (Hold_fdre_C_D)         0.060    -0.425    hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.626    -0.553    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y71        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y71        FDPE (Prop_fdpe_C_Q)         0.164    -0.389 r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.334    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y71        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.896    -0.323    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y71        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.231    -0.553    
                         clock uncertainty            0.065    -0.488    
    SLICE_X112Y71        FDPE (Hold_fdpe_C_D)         0.060    -0.428    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.373ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.577    -0.602    hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X62Y61         FDPE                                         r  hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDPE (Prop_fdpe_C_Q)         0.164    -0.438 r  hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.383    hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X62Y61         FDPE                                         r  hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.846    -0.373    hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X62Y61         FDPE                                         r  hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.602    
                         clock uncertainty            0.065    -0.537    
    SLICE_X62Y61         FDPE (Hold_fdpe_C_D)         0.060    -0.477    hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.383    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.382ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.570    -0.609    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X62Y70         FDPE                                         r  hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y70         FDPE (Prop_fdpe_C_Q)         0.164    -0.445 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.390    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X62Y70         FDPE                                         r  hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.837    -0.382    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X62Y70         FDPE                                         r  hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.228    -0.609    
                         clock uncertainty            0.065    -0.544    
    SLICE_X62Y70         FDPE (Hold_fdpe_C_D)         0.060    -0.484    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.354ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.598    -0.581    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/CLK
    SLICE_X102Y77        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y77        FDRE (Prop_fdre_C_Q)         0.164    -0.417 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.362    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages[0]
    SLICE_X102Y77        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.865    -0.354    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/CLK
    SLICE_X102Y77        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                         clock pessimism             -0.228    -0.581    
                         clock uncertainty            0.065    -0.516    
    SLICE_X102Y77        FDRE (Hold_fdre_C_D)         0.060    -0.456    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/aLocked_reg/D
                            (rising edge-triggered cell FDCE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.626    -0.553    hdmiin/TMDS_ClockingX/CLK
    SLICE_X111Y71        FDRE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y71        FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  hdmiin/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/Q
                         net (fo=1, routed)           0.112    -0.300    hdmiin/TMDS_ClockingX/rMMCM_Locked_q_reg_n_1_[0]
    SLICE_X111Y72        FDCE                                         r  hdmiin/TMDS_ClockingX/aLocked_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.895    -0.324    hdmiin/TMDS_ClockingX/CLK
    SLICE_X111Y72        FDCE                                         r  hdmiin/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.217    -0.540    
                         clock uncertainty            0.065    -0.475    
    SLICE_X111Y72        FDCE (Hold_fdce_C_D)         0.070    -0.405    hdmiin/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.105    





---------------------------------------------------------------------------------------------------
From Clock:  MemClk_clk_wiz_0_1
  To Clock:  MemClk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       16.455ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.455ns  (required time - arrival time)
  Source:                 cw_ref/inst/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cw_ref/inst/clkout2_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MemClk_clk_wiz_0 rise@20.000ns - MemClk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.906ns  (logic 0.456ns (15.689%)  route 2.450ns (84.311%))
  Logic Levels:           0  
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.778ns = ( 16.222 - 20.000 ) 
    Source Clock Delay      (SCD):    -4.133ns
    Clock Pessimism Removal (CPR):    -0.740ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.430    -5.095    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.132    -4.963 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.830    -4.133    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDCE (Prop_fdce_C_Q)         0.456    -3.677 r  cw_ref/inst/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           2.450    -1.227    cw_ref/inst/seq_reg2[7]
    BUFGCTRL_X0Y18       BUFGCTRL                                     r  cw_ref/inst/clkout2_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    14.215 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    16.222    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL                                     r  cw_ref/inst/clkout2_buf/I0
                         clock pessimism             -0.740    15.482    
                         clock uncertainty           -0.080    15.402    
    BUFGCTRL_X0Y18       BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.174    15.228    cw_ref/inst/clkout2_buf
  -------------------------------------------------------------------
                         required time                         15.228    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                 16.455    

Slack (MET) :             18.283ns  (required time - arrival time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MemClk_clk_wiz_0 rise@20.000ns - MemClk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.557ns  (logic 0.518ns (33.270%)  route 1.039ns (66.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.198ns = ( 17.802 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.564ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.660    -2.564    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X42Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.518    -2.046 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=4, routed)           1.039    -1.007    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X43Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    14.215 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    16.222    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.313 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.488    17.802    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X43Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__1/C
                         clock pessimism             -0.388    17.414    
                         clock uncertainty           -0.080    17.334    
    SLICE_X43Y33         FDRE (Setup_fdre_C_D)       -0.058    17.276    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                         17.276    
                         arrival time                           1.007    
  -------------------------------------------------------------------
                         slack                                 18.283    

Slack (MET) :             18.469ns  (required time - arrival time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MemClk_clk_wiz_0 rise@20.000ns - MemClk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.368ns  (logic 0.518ns (37.874%)  route 0.850ns (62.126%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.198ns = ( 17.802 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.564ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.660    -2.564    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X42Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.518    -2.046 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=4, routed)           0.850    -1.197    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X43Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    14.215 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    16.222    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.313 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.488    17.802    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X43Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__0/C
                         clock pessimism             -0.388    17.414    
                         clock uncertainty           -0.080    17.334    
    SLICE_X43Y33         FDRE (Setup_fdre_C_D)       -0.061    17.273    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         17.273    
                         arrival time                           1.197    
  -------------------------------------------------------------------
                         slack                                 18.469    

Slack (MET) :             18.515ns  (required time - arrival time)
  Source:                 cw_ref/inst/seq_reg2_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cw_ref/inst/seq_reg2_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MemClk_clk_wiz_0 rise@20.000ns - MemClk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.419ns (36.775%)  route 0.720ns (63.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.642ns = ( 16.358 - 20.000 ) 
    Source Clock Delay      (SCD):    -4.133ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.430    -5.095    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.132    -4.963 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.830    -4.133    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDCE (Prop_fdce_C_Q)         0.419    -3.714 r  cw_ref/inst/seq_reg2_reg[4]/Q
                         net (fo=1, routed)           0.720    -2.994    cw_ref/inst/seq_reg2[4]
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    14.215 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.291    15.506    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.081    15.587 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.771    16.358    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[5]/C
                         clock pessimism             -0.491    15.867    
                         clock uncertainty           -0.080    15.787    
    SLICE_X49Y100        FDCE (Setup_fdce_C_D)       -0.266    15.521    cw_ref/inst/seq_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                         15.521    
                         arrival time                           2.994    
  -------------------------------------------------------------------
                         slack                                 18.515    

Slack (MET) :             18.625ns  (required time - arrival time)
  Source:                 cw_ref/inst/seq_reg2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cw_ref/inst/seq_reg2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MemClk_clk_wiz_0 rise@20.000ns - MemClk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.030ns  (logic 0.419ns (40.692%)  route 0.611ns (59.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.642ns = ( 16.358 - 20.000 ) 
    Source Clock Delay      (SCD):    -4.133ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.430    -5.095    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.132    -4.963 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.830    -4.133    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDCE (Prop_fdce_C_Q)         0.419    -3.714 r  cw_ref/inst/seq_reg2_reg[2]/Q
                         net (fo=1, routed)           0.611    -3.104    cw_ref/inst/seq_reg2[2]
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    14.215 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.291    15.506    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.081    15.587 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.771    16.358    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[3]/C
                         clock pessimism             -0.491    15.867    
                         clock uncertainty           -0.080    15.787    
    SLICE_X49Y100        FDCE (Setup_fdce_C_D)       -0.265    15.522    cw_ref/inst/seq_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         15.522    
                         arrival time                           3.104    
  -------------------------------------------------------------------
                         slack                                 18.625    

Slack (MET) :             18.639ns  (required time - arrival time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep/D
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MemClk_clk_wiz_0 rise@20.000ns - MemClk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.178ns  (logic 0.518ns (43.958%)  route 0.660ns (56.042%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.198ns = ( 17.802 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.564ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.660    -2.564    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X42Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.518    -2.046 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=4, routed)           0.660    -1.386    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X43Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    14.215 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    16.222    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.313 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.488    17.802    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X43Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep/C
                         clock pessimism             -0.388    17.414    
                         clock uncertainty           -0.080    17.334    
    SLICE_X43Y33         FDRE (Setup_fdre_C_D)       -0.081    17.253    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         17.253    
                         arrival time                           1.386    
  -------------------------------------------------------------------
                         slack                                 18.639    

Slack (MET) :             18.647ns  (required time - arrival time)
  Source:                 cw_ref/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cw_ref/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MemClk_clk_wiz_0 rise@20.000ns - MemClk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.419ns (40.458%)  route 0.617ns (59.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.642ns = ( 16.358 - 20.000 ) 
    Source Clock Delay      (SCD):    -4.133ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.430    -5.095    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.132    -4.963 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.830    -4.133    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDCE (Prop_fdce_C_Q)         0.419    -3.714 r  cw_ref/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.617    -3.098    cw_ref/inst/seq_reg2[1]
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    14.215 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.291    15.506    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.081    15.587 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.771    16.358    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[2]/C
                         clock pessimism             -0.491    15.867    
                         clock uncertainty           -0.080    15.787    
    SLICE_X49Y100        FDCE (Setup_fdce_C_D)       -0.237    15.550    cw_ref/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         15.550    
                         arrival time                           3.098    
  -------------------------------------------------------------------
                         slack                                 18.647    

Slack (MET) :             18.751ns  (required time - arrival time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MemClk_clk_wiz_0 rise@20.000ns - MemClk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.456ns (41.381%)  route 0.646ns (58.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.198ns = ( 17.802 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.564ns
    Clock Pessimism Removal (CPR):    -0.366ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.660    -2.564    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X41Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456    -2.108 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=4, routed)           0.646    -1.462    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X41Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    14.215 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           2.007    16.222    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    16.313 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         1.488    17.802    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X41Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism             -0.366    17.436    
                         clock uncertainty           -0.080    17.356    
    SLICE_X41Y33         FDRE (Setup_fdre_C_D)       -0.067    17.289    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         17.289    
                         arrival time                           1.462    
  -------------------------------------------------------------------
                         slack                                 18.751    

Slack (MET) :             18.775ns  (required time - arrival time)
  Source:                 cw_ref/inst/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cw_ref/inst/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MemClk_clk_wiz_0 rise@20.000ns - MemClk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.102ns  (logic 0.456ns (41.380%)  route 0.646ns (58.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.642ns = ( 16.358 - 20.000 ) 
    Source Clock Delay      (SCD):    -4.133ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.430    -5.095    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.132    -4.963 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.830    -4.133    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDCE (Prop_fdce_C_Q)         0.456    -3.677 r  cw_ref/inst/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           0.646    -3.031    cw_ref/inst/seq_reg2[3]
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    14.215 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.291    15.506    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.081    15.587 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.771    16.358    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[4]/C
                         clock pessimism             -0.491    15.867    
                         clock uncertainty           -0.080    15.787    
    SLICE_X49Y100        FDCE (Setup_fdce_C_D)       -0.043    15.744    cw_ref/inst/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         15.744    
                         arrival time                           3.031    
  -------------------------------------------------------------------
                         slack                                 18.775    

Slack (MET) :             18.791ns  (required time - arrival time)
  Source:                 cw_ref/inst/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cw_ref/inst/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MemClk_clk_wiz_0 rise@20.000ns - MemClk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.456ns (41.873%)  route 0.633ns (58.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.642ns = ( 16.358 - 20.000 ) 
    Source Clock Delay      (SCD):    -4.133ns
    Clock Pessimism Removal (CPR):    -0.491ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.430    -5.095    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.132    -4.963 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.830    -4.133    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDCE (Prop_fdce_C_Q)         0.456    -3.677 r  cw_ref/inst/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.633    -3.044    cw_ref/inst/seq_reg2[5]
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sysclk (IN)
                         net (fo=0)                   0.000    20.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.346    14.215 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.291    15.506    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.081    15.587 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.771    16.358    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[6]/C
                         clock pessimism             -0.491    15.867    
                         clock uncertainty           -0.080    15.787    
    SLICE_X49Y100        FDCE (Setup_fdce_C_D)       -0.040    15.747    cw_ref/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                         15.747    
                         arrival time                           3.044    
  -------------------------------------------------------------------
                         slack                                 18.791    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 cw_ref/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cw_ref/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MemClk_clk_wiz_0 rise@0.000ns - MemClk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.008ns
    Source Clock Delay      (SCD):    -1.203ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.424    -1.493    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.020    -1.473 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.270    -1.203    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDCE (Prop_fdce_C_Q)         0.141    -1.062 r  cw_ref/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056    -1.006    cw_ref/inst/seq_reg2[0]
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.470    -1.546    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.043    -1.503 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.495    -1.008    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[1]/C
                         clock pessimism             -0.195    -1.203    
                         clock uncertainty            0.080    -1.123    
    SLICE_X49Y100        FDCE (Hold_fdce_C_D)         0.075    -1.048    cw_ref/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          1.048    
                         arrival time                          -1.006    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 cw_ref/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cw_ref/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MemClk_clk_wiz_0 rise@0.000ns - MemClk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.008ns
    Source Clock Delay      (SCD):    -1.203ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.424    -1.493    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.020    -1.473 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.270    -1.203    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDCE (Prop_fdce_C_Q)         0.128    -1.075 r  cw_ref/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055    -1.019    cw_ref/inst/seq_reg2[6]
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.470    -1.546    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.043    -1.503 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.495    -1.008    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[7]/C
                         clock pessimism             -0.195    -1.203    
                         clock uncertainty            0.080    -1.123    
    SLICE_X49Y100        FDCE (Hold_fdce_C_D)        -0.006    -1.129    cw_ref/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          1.129    
                         arrival time                          -1.019    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MemClk_clk_wiz_0 rise@0.000ns - MemClk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.659%)  route 0.132ns (48.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.397ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.557    -0.623    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X41Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=4, routed)           0.132    -0.350    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X42Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.822    -0.397    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X42Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__1/C
                         clock pessimism             -0.212    -0.609    
                         clock uncertainty            0.080    -0.528    
    SLICE_X42Y33         FDRE (Hold_fdre_C_D)         0.063    -0.465    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MemClk_clk_wiz_0 rise@0.000ns - MemClk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.395ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.558    -0.622    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X36Y35         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.116    -0.341    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X36Y35         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.824    -0.395    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X36Y35         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism             -0.227    -0.622    
                         clock uncertainty            0.080    -0.541    
    SLICE_X36Y35         FDRE (Hold_fdre_C_D)         0.059    -0.482    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MemClk_clk_wiz_0 rise@0.000ns - MemClk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.395ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    0.227ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.558    -0.622    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X36Y35         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=1, routed)           0.112    -0.346    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X36Y35         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.824    -0.395    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X36Y35         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism             -0.227    -0.622    
                         clock uncertainty            0.080    -0.541    
    SLICE_X36Y35         FDRE (Hold_fdre_C_D)         0.052    -0.489    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.346    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MemClk_clk_wiz_0 rise@0.000ns - MemClk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.164ns (53.051%)  route 0.145ns (46.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.397ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.557    -0.623    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X42Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=4, routed)           0.145    -0.313    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X43Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.822    -0.397    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X43Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.213    -0.610    
                         clock uncertainty            0.080    -0.529    
    SLICE_X43Y33         FDRE (Hold_fdre_C_D)         0.070    -0.459    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MemClk_clk_wiz_0 rise@0.000ns - MemClk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.315%)  route 0.192ns (57.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.397ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.557    -0.623    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X41Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=4, routed)           0.192    -0.289    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X42Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.822    -0.397    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X42Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep/C
                         clock pessimism             -0.212    -0.609    
                         clock uncertainty            0.080    -0.528    
    SLICE_X42Y33         FDRE (Hold_fdre_C_D)         0.059    -0.469    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MemClk_clk_wiz_0 rise@0.000ns - MemClk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.315%)  route 0.192ns (57.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.397ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.212ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.557    -0.623    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X41Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=4, routed)           0.192    -0.289    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X42Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.822    -0.397    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X42Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__0/C
                         clock pessimism             -0.212    -0.609    
                         clock uncertainty            0.080    -0.528    
    SLICE_X42Y33         FDRE (Hold_fdre_C_D)         0.052    -0.476    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep/D
                            (rising edge-triggered cell FDRE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MemClk_clk_wiz_0 rise@0.000ns - MemClk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.164ns (44.395%)  route 0.205ns (55.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.397ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.557    -0.623    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X42Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=4, routed)           0.205    -0.253    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X43Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/MemClk_clk_wiz_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout2_buf/O
                         net (fo=130, routed)         0.822    -0.397    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clka
    SLICE_X43Y33         FDRE                                         r  edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep/C
                         clock pessimism             -0.213    -0.610    
                         clock uncertainty            0.080    -0.529    
    SLICE_X43Y33         FDRE (Hold_fdre_C_D)         0.066    -0.463    edges_matrix/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 cw_ref/inst/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cw_ref/inst/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by MemClk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MemClk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MemClk_clk_wiz_0 rise@0.000ns - MemClk_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.004%)  route 0.230ns (61.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.008ns
    Source Clock Delay      (SCD):    -1.203ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MemClk_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.424    -1.493    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.020    -1.473 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.270    -1.203    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y100        FDCE (Prop_fdce_C_Q)         0.141    -1.062 r  cw_ref/inst/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.230    -0.832    cw_ref/inst/seq_reg2[5]
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MemClk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.470    -1.546    cw_ref/inst/MemClk_clk_wiz_0
    BUFHCE_X0Y25         BUFH (Prop_bufh_I_O)         0.043    -1.503 r  cw_ref/inst/clkout2_buf_en/O
                         net (fo=8, routed)           0.495    -1.008    cw_ref/inst/MemClk_clk_wiz_0_en_clk
    SLICE_X49Y100        FDCE                                         r  cw_ref/inst/seq_reg2_reg[6]/C
                         clock pessimism             -0.195    -1.203    
                         clock uncertainty            0.080    -1.123    
    SLICE_X49Y100        FDCE (Hold_fdce_C_D)         0.078    -1.045    cw_ref/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                          1.045    
                         arrival time                          -0.832    
  -------------------------------------------------------------------
                         slack                                  0.213    





---------------------------------------------------------------------------------------------------
From Clock:  RefClk200_clk_wiz_0_1
  To Clock:  RefClk200_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.898ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.898ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.052ns  (logic 1.240ns (30.603%)  route 2.812ns (69.397%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.096ns = ( 2.904 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.459ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.765    -2.459    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X93Y73         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y73         FDRE (Prop_fdre_C_Q)         0.419    -2.040 f  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[5]/Q
                         net (fo=3, routed)           0.995    -1.046    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sI2C_DataIn[5]
    SLICE_X91Y73         LUT4 (Prop_lut4_I0_O)        0.299    -0.747 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7/O
                         net (fo=1, routed)           0.453    -0.293    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_7_n_1
    SLICE_X92Y73         LUT4 (Prop_lut4_I0_O)        0.124    -0.169 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_3/O
                         net (fo=3, routed)           0.608     0.438    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_3_n_1
    SLICE_X97Y73         LUT6 (Prop_lut6_I0_O)        0.124     0.562 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_3/O
                         net (fo=1, routed)           0.151     0.714    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_3_n_1
    SLICE_X97Y73         LUT6 (Prop_lut6_I1_O)        0.124     0.838 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_2/O
                         net (fo=1, routed)           0.605     1.443    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/nstate__0[1]
    SLICE_X97Y75         LUT3 (Prop_lut3_I0_O)        0.150     1.593 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.593    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[1]_i_1_n_1
    SLICE_X97Y75         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.591     2.904    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X97Y75         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]/C
                         clock pessimism             -0.423     2.481    
                         clock uncertainty           -0.065     2.416    
    SLICE_X97Y75         FDRE (Setup_fdre_C_D)        0.075     2.491    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[1]
  -------------------------------------------------------------------
                         required time                          2.491    
                         arrival time                          -1.593    
  -------------------------------------------------------------------
                         slack                                  0.898    

Slack (MET) :             1.000ns  (required time - arrival time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.905ns  (logic 1.521ns (38.952%)  route 2.384ns (61.048%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.096ns = ( 2.904 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.460ns
    Clock Pessimism Removal (CPR):    -0.423ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.764    -2.460    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X96Y74         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y74         FDRE (Prop_fdre_C_Q)         0.478    -1.982 f  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg[0]/Q
                         net (fo=6, routed)           1.141    -0.842    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/bitCount_reg_n_1_[0]
    SLICE_X96Y74         LUT5 (Prop_lut5_I2_O)        0.323    -0.519 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_i_5/O
                         net (fo=4, routed)           0.386    -0.132    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/DONE_O_i_5_n_1
    SLICE_X97Y74         LUT6 (Prop_lut6_I5_O)        0.348     0.216 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_13/O
                         net (fo=1, routed)           0.154     0.370    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_13_n_1
    SLICE_X97Y74         LUT6 (Prop_lut6_I5_O)        0.124     0.494 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9/O
                         net (fo=1, routed)           0.263     0.757    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_9_n_1
    SLICE_X97Y74         LUT6 (Prop_lut6_I3_O)        0.124     0.881 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5/O
                         net (fo=3, routed)           0.440     1.320    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[2]_i_5_n_1
    SLICE_X97Y75         LUT3 (Prop_lut3_I1_O)        0.124     1.444 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.444    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state[0]_i_1_n_1
    SLICE_X97Y75         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.591     2.904    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X97Y75         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]/C
                         clock pessimism             -0.423     2.481    
                         clock uncertainty           -0.065     2.416    
    SLICE_X97Y75         FDRE (Setup_fdre_C_D)        0.029     2.445    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/FSM_gray_state_reg[0]
  -------------------------------------------------------------------
                         required time                          2.445    
                         arrival time                          -1.444    
  -------------------------------------------------------------------
                         slack                                  1.000    

Slack (MET) :             1.019ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.691ns  (logic 0.952ns (25.795%)  route 2.739ns (74.205%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.153ns = ( 2.847 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.521ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.703    -2.521    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X61Y68         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDRE (Prop_fdre_C_Q)         0.456    -2.065 f  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/Q
                         net (fo=2, routed)           0.665    -1.400    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[19]
    SLICE_X62Y69         LUT4 (Prop_lut4_I1_O)        0.124    -1.276 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.446    -0.830    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_1
    SLICE_X62Y66         LUT5 (Prop_lut5_I4_O)        0.124    -0.706 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.566    -0.140    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_1
    SLICE_X62Y67         LUT6 (Prop_lut6_I5_O)        0.124    -0.016 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.322     0.306    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf_n_3
    SLICE_X62Y68         LUT6 (Prop_lut6_I5_O)        0.124     0.430 r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.739     1.169    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_1
    SLICE_X61Y65         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.534     2.847    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X61Y65         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[4]/C
                         clock pessimism             -0.388     2.459    
                         clock uncertainty           -0.065     2.394    
    SLICE_X61Y65         FDRE (Setup_fdre_C_CE)      -0.205     2.189    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[4]
  -------------------------------------------------------------------
                         required time                          2.189    
                         arrival time                          -1.169    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.019ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.691ns  (logic 0.952ns (25.795%)  route 2.739ns (74.205%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.153ns = ( 2.847 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.521ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.703    -2.521    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X61Y68         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDRE (Prop_fdre_C_Q)         0.456    -2.065 f  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/Q
                         net (fo=2, routed)           0.665    -1.400    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[19]
    SLICE_X62Y69         LUT4 (Prop_lut4_I1_O)        0.124    -1.276 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.446    -0.830    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_1
    SLICE_X62Y66         LUT5 (Prop_lut5_I4_O)        0.124    -0.706 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.566    -0.140    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_1
    SLICE_X62Y67         LUT6 (Prop_lut6_I5_O)        0.124    -0.016 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.322     0.306    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf_n_3
    SLICE_X62Y68         LUT6 (Prop_lut6_I5_O)        0.124     0.430 r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.739     1.169    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_1
    SLICE_X61Y65         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.534     2.847    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X61Y65         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]/C
                         clock pessimism             -0.388     2.459    
                         clock uncertainty           -0.065     2.394    
    SLICE_X61Y65         FDRE (Setup_fdre_C_CE)      -0.205     2.189    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[5]
  -------------------------------------------------------------------
                         required time                          2.189    
                         arrival time                          -1.169    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.019ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.691ns  (logic 0.952ns (25.795%)  route 2.739ns (74.205%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.153ns = ( 2.847 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.521ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.703    -2.521    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X61Y68         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDRE (Prop_fdre_C_Q)         0.456    -2.065 f  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/Q
                         net (fo=2, routed)           0.665    -1.400    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[19]
    SLICE_X62Y69         LUT4 (Prop_lut4_I1_O)        0.124    -1.276 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.446    -0.830    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_1
    SLICE_X62Y66         LUT5 (Prop_lut5_I4_O)        0.124    -0.706 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.566    -0.140    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_1
    SLICE_X62Y67         LUT6 (Prop_lut6_I5_O)        0.124    -0.016 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.322     0.306    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf_n_3
    SLICE_X62Y68         LUT6 (Prop_lut6_I5_O)        0.124     0.430 r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.739     1.169    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_1
    SLICE_X61Y65         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.534     2.847    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X61Y65         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[6]/C
                         clock pessimism             -0.388     2.459    
                         clock uncertainty           -0.065     2.394    
    SLICE_X61Y65         FDRE (Setup_fdre_C_CE)      -0.205     2.189    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[6]
  -------------------------------------------------------------------
                         required time                          2.189    
                         arrival time                          -1.169    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.019ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.691ns  (logic 0.952ns (25.795%)  route 2.739ns (74.205%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.153ns = ( 2.847 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.521ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.703    -2.521    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X61Y68         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDRE (Prop_fdre_C_Q)         0.456    -2.065 f  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/Q
                         net (fo=2, routed)           0.665    -1.400    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[19]
    SLICE_X62Y69         LUT4 (Prop_lut4_I1_O)        0.124    -1.276 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.446    -0.830    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_1
    SLICE_X62Y66         LUT5 (Prop_lut5_I4_O)        0.124    -0.706 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.566    -0.140    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_1
    SLICE_X62Y67         LUT6 (Prop_lut6_I5_O)        0.124    -0.016 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.322     0.306    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf_n_3
    SLICE_X62Y68         LUT6 (Prop_lut6_I5_O)        0.124     0.430 r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.739     1.169    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_1
    SLICE_X61Y65         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.534     2.847    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X61Y65         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[7]/C
                         clock pessimism             -0.388     2.459    
                         clock uncertainty           -0.065     2.394    
    SLICE_X61Y65         FDRE (Setup_fdre_C_CE)      -0.205     2.189    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[7]
  -------------------------------------------------------------------
                         required time                          2.189    
                         arrival time                          -1.169    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.021ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.688ns  (logic 0.952ns (25.817%)  route 2.736ns (74.183%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.154ns = ( 2.846 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.521ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.703    -2.521    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X61Y68         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDRE (Prop_fdre_C_Q)         0.456    -2.065 f  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/Q
                         net (fo=2, routed)           0.665    -1.400    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[19]
    SLICE_X62Y69         LUT4 (Prop_lut4_I1_O)        0.124    -1.276 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.446    -0.830    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_1
    SLICE_X62Y66         LUT5 (Prop_lut5_I4_O)        0.124    -0.706 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.566    -0.140    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_1
    SLICE_X62Y67         LUT6 (Prop_lut6_I5_O)        0.124    -0.016 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.322     0.306    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf_n_3
    SLICE_X62Y68         LUT6 (Prop_lut6_I5_O)        0.124     0.430 r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.736     1.166    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_1
    SLICE_X61Y66         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.533     2.846    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X61Y66         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]/C
                         clock pessimism             -0.388     2.458    
                         clock uncertainty           -0.065     2.393    
    SLICE_X61Y66         FDRE (Setup_fdre_C_CE)      -0.205     2.188    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[10]
  -------------------------------------------------------------------
                         required time                          2.188    
                         arrival time                          -1.166    
  -------------------------------------------------------------------
                         slack                                  1.021    

Slack (MET) :             1.021ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.688ns  (logic 0.952ns (25.817%)  route 2.736ns (74.183%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.154ns = ( 2.846 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.521ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.703    -2.521    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X61Y68         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDRE (Prop_fdre_C_Q)         0.456    -2.065 f  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/Q
                         net (fo=2, routed)           0.665    -1.400    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[19]
    SLICE_X62Y69         LUT4 (Prop_lut4_I1_O)        0.124    -1.276 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.446    -0.830    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_1
    SLICE_X62Y66         LUT5 (Prop_lut5_I4_O)        0.124    -0.706 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.566    -0.140    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_1
    SLICE_X62Y67         LUT6 (Prop_lut6_I5_O)        0.124    -0.016 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.322     0.306    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf_n_3
    SLICE_X62Y68         LUT6 (Prop_lut6_I5_O)        0.124     0.430 r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.736     1.166    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_1
    SLICE_X61Y66         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.533     2.846    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X61Y66         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[11]/C
                         clock pessimism             -0.388     2.458    
                         clock uncertainty           -0.065     2.393    
    SLICE_X61Y66         FDRE (Setup_fdre_C_CE)      -0.205     2.188    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[11]
  -------------------------------------------------------------------
                         required time                          2.188    
                         arrival time                          -1.166    
  -------------------------------------------------------------------
                         slack                                  1.021    

Slack (MET) :             1.021ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.688ns  (logic 0.952ns (25.817%)  route 2.736ns (74.183%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.154ns = ( 2.846 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.521ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.703    -2.521    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X61Y68         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDRE (Prop_fdre_C_Q)         0.456    -2.065 f  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/Q
                         net (fo=2, routed)           0.665    -1.400    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[19]
    SLICE_X62Y69         LUT4 (Prop_lut4_I1_O)        0.124    -1.276 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.446    -0.830    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_1
    SLICE_X62Y66         LUT5 (Prop_lut5_I4_O)        0.124    -0.706 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.566    -0.140    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_1
    SLICE_X62Y67         LUT6 (Prop_lut6_I5_O)        0.124    -0.016 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.322     0.306    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf_n_3
    SLICE_X62Y68         LUT6 (Prop_lut6_I5_O)        0.124     0.430 r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.736     1.166    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_1
    SLICE_X61Y66         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.533     2.846    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X61Y66         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[8]/C
                         clock pessimism             -0.388     2.458    
                         clock uncertainty           -0.065     2.393    
    SLICE_X61Y66         FDRE (Setup_fdre_C_CE)      -0.205     2.188    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[8]
  -------------------------------------------------------------------
                         required time                          2.188    
                         arrival time                          -1.166    
  -------------------------------------------------------------------
                         slack                                  1.021    

Slack (MET) :             1.021ns  (required time - arrival time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.688ns  (logic 0.952ns (25.817%)  route 2.736ns (74.183%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.154ns = ( 2.846 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.521ns
    Clock Pessimism Removal (CPR):    -0.388ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.703    -2.521    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X61Y68         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y68         FDRE (Prop_fdre_C_Q)         0.456    -2.065 f  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[19]/Q
                         net (fo=2, routed)           0.665    -1.400    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/rTimeoutCnt_reg[19]
    SLICE_X62Y69         LUT4 (Prop_lut4_I1_O)        0.124    -1.276 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6/O
                         net (fo=1, routed)           0.446    -0.830    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_6_n_1
    SLICE_X62Y66         LUT5 (Prop_lut5_I4_O)        0.124    -0.706 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5/O
                         net (fo=1, routed)           0.566    -0.140    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_5_n_1
    SLICE_X62Y67         LUT6 (Prop_lut6_I5_O)        0.124    -0.016 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf/iIn_q_i_3__2/O
                         net (fo=2, routed)           0.322     0.306    hdmiin/DataDecoders[2].DecoderX/SyncBaseOvf_n_3
    SLICE_X62Y68         LUT6 (Prop_lut6_I5_O)        0.124     0.430 r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1/O
                         net (fo=24, routed)          0.736     1.166    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt[0]_i_1_n_1
    SLICE_X61Y66         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.533     2.846    hdmiin/DataDecoders[2].DecoderX/bbstub_RefClk200
    SLICE_X61Y66         FDRE                                         r  hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[9]/C
                         clock pessimism             -0.388     2.458    
                         clock uncertainty           -0.065     2.393    
    SLICE_X61Y66         FDRE (Setup_fdre_C_CE)      -0.205     2.188    hdmiin/DataDecoders[2].DecoderX/rTimeoutCnt_reg[9]
  -------------------------------------------------------------------
                         required time                          2.188    
                         arrival time                          -1.166    
  -------------------------------------------------------------------
                         slack                                  1.021    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[2]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.103%)  route 0.065ns (25.897%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.358ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.594    -0.585    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/CLK
    SLICE_X93Y73         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y73         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/dataByte_reg[2]/Q
                         net (fo=3, routed)           0.065    -0.379    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sI2C_DataIn[2]
    SLICE_X92Y73         LUT5 (Prop_lut5_I4_O)        0.045    -0.334 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/sAddr_rep[2]_i_1/O
                         net (fo=2, routed)           0.000    -0.334    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController_n_9
    SLICE_X92Y73         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.861    -0.358    hdmiin/GenerateDDC.DDC_EEPROM/CLK
    SLICE_X92Y73         FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[2]/C
                         clock pessimism             -0.215    -0.572    
                         clock uncertainty            0.065    -0.507    
    SLICE_X92Y73         FDRE (Hold_fdre_C_D)         0.121    -0.386    hdmiin/GenerateDDC.DDC_EEPROM/sAddr_reg_rep[2]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 cw_ref/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cw_ref/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.008ns
    Source Clock Delay      (SCD):    -1.203ns
    Clock Pessimism Removal (CPR):    0.195ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.424    -1.493    cw_ref/inst/RefClk200_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.020    -1.473 r  cw_ref/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.270    -1.203    cw_ref/inst/RefClk200_clk_wiz_0_en_clk
    SLICE_X48Y100        FDCE                                         r  cw_ref/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDCE (Prop_fdce_C_Q)         0.141    -1.062 r  cw_ref/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.996    cw_ref/inst/seq_reg1[0]
    SLICE_X48Y100        FDCE                                         r  cw_ref/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.470    -1.546    cw_ref/inst/RefClk200_clk_wiz_0
    BUFHCE_X0Y24         BUFH (Prop_bufh_I_O)         0.043    -1.503 r  cw_ref/inst/clkout1_buf_en/O
                         net (fo=8, routed)           0.495    -1.008    cw_ref/inst/RefClk200_clk_wiz_0_en_clk
    SLICE_X48Y100        FDCE                                         r  cw_ref/inst/seq_reg1_reg[1]/C
                         clock pessimism             -0.195    -1.203    
                         clock uncertainty            0.065    -1.138    
    SLICE_X48Y100        FDCE (Hold_fdce_C_D)         0.075    -1.063    cw_ref/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          1.063    
                         arrival time                          -0.996    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.624    -0.555    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/CLK
    SLICE_X110Y76        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y76        FDRE (Prop_fdre_C_Q)         0.141    -0.414 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.349    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages[0]
    SLICE_X110Y76        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.893    -0.326    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/CLK
    SLICE_X110Y76        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.555    
                         clock uncertainty            0.065    -0.490    
    SLICE_X110Y76        FDRE (Hold_fdre_C_D)         0.075    -0.415    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.326ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.624    -0.555    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X110Y73        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y73        FDPE (Prop_fdpe_C_Q)         0.141    -0.414 r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.349    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X110Y73        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.893    -0.326    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X110Y73        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.555    
                         clock uncertainty            0.065    -0.490    
    SLICE_X110Y73        FDPE (Hold_fdpe_C_D)         0.075    -0.415    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.629    -0.550    hdmiin/TMDS_ClockingX/MMCM_LockSync/CLK
    SLICE_X112Y68        FDRE                                         r  hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y68        FDRE (Prop_fdre_C_Q)         0.164    -0.386 r  hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.331    hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages[0]
    SLICE_X112Y68        FDRE                                         r  hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.899    -0.320    hdmiin/TMDS_ClockingX/MMCM_LockSync/CLK
    SLICE_X112Y68        FDRE                                         r  hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]/C
                         clock pessimism             -0.231    -0.550    
                         clock uncertainty            0.065    -0.485    
    SLICE_X112Y68        FDRE (Hold_fdre_C_D)         0.060    -0.425    hdmiin/TMDS_ClockingX/MMCM_LockSync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.323ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.626    -0.553    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y71        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y71        FDPE (Prop_fdpe_C_Q)         0.164    -0.389 r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.334    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X112Y71        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.896    -0.323    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y71        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.231    -0.553    
                         clock uncertainty            0.065    -0.488    
    SLICE_X112Y71        FDPE (Hold_fdpe_C_D)         0.060    -0.428    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.373ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.577    -0.602    hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X62Y61         FDPE                                         r  hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y61         FDPE (Prop_fdpe_C_Q)         0.164    -0.438 r  hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.383    hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X62Y61         FDPE                                         r  hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.846    -0.373    hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X62Y61         FDPE                                         r  hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.230    -0.602    
                         clock uncertainty            0.065    -0.537    
    SLICE_X62Y61         FDPE (Hold_fdpe_C_D)         0.060    -0.477    hdmiin/DataDecoders[0].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.383    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.382ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.570    -0.609    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X62Y70         FDPE                                         r  hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y70         FDPE (Prop_fdpe_C_Q)         0.164    -0.445 r  hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.390    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages[0]
    SLICE_X62Y70         FDPE                                         r  hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.837    -0.382    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/bbstub_RefClk200
    SLICE_X62Y70         FDPE                                         r  hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.228    -0.609    
                         clock uncertainty            0.065    -0.544    
    SLICE_X62Y70         FDPE (Hold_fdpe_C_D)         0.060    -0.484    hdmiin/DataDecoders[2].DecoderX/SyncBaseRst/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.354ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.598    -0.581    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/CLK
    SLICE_X102Y77        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y77        FDRE (Prop_fdre_C_Q)         0.164    -0.417 r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.362    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages[0]
    SLICE_X102Y77        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.865    -0.354    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/CLK
    SLICE_X102Y77        FDRE                                         r  hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
                         clock pessimism             -0.228    -0.581    
                         clock uncertainty            0.065    -0.516    
    SLICE_X102Y77        FDRE (Hold_fdre_C_D)         0.060    -0.456    hdmiin/GenerateDDC.DDC_EEPROM/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/aLocked_reg/D
                            (rising edge-triggered cell FDCE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             RefClk200_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.626    -0.553    hdmiin/TMDS_ClockingX/CLK
    SLICE_X111Y71        FDRE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y71        FDRE (Prop_fdre_C_Q)         0.141    -0.412 r  hdmiin/TMDS_ClockingX/rMMCM_Locked_q_reg[0]/Q
                         net (fo=1, routed)           0.112    -0.300    hdmiin/TMDS_ClockingX/rMMCM_Locked_q_reg_n_1_[0]
    SLICE_X111Y72        FDCE                                         r  hdmiin/TMDS_ClockingX/aLocked_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.895    -0.324    hdmiin/TMDS_ClockingX/CLK
    SLICE_X111Y72        FDCE                                         r  hdmiin/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.217    -0.540    
                         clock uncertainty            0.065    -0.475    
    SLICE_X111Y72        FDCE (Hold_fdce_C_D)         0.070    -0.405    hdmiin/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.105    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  RefClk200_clk_wiz_0
  To Clock:  RefClk200_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.405ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.437ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.405ns  (required time - arrival time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.478ns (48.889%)  route 0.500ns (51.111%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.012ns = ( 2.988 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.373ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.851    -2.373    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y71        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y71        FDPE (Prop_fdpe_C_Q)         0.478    -1.895 f  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.500    -1.396    hdmiin/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y70        FDPE                                         f  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.675     2.988    hdmiin/TMDS_ClockingX/CLK
    SLICE_X113Y70        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.383     2.605    
                         clock uncertainty           -0.065     2.540    
    SLICE_X113Y70        FDPE (Recov_fdpe_C_PRE)     -0.530     2.010    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          2.010    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                  3.405    

Slack (MET) :             3.405ns  (required time - arrival time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.478ns (48.889%)  route 0.500ns (51.111%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.012ns = ( 2.988 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.373ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.851    -2.373    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y71        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y71        FDPE (Prop_fdpe_C_Q)         0.478    -1.895 f  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.500    -1.396    hdmiin/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y70        FDPE                                         f  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.675     2.988    hdmiin/TMDS_ClockingX/CLK
    SLICE_X113Y70        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.383     2.605    
                         clock uncertainty           -0.065     2.540    
    SLICE_X113Y70        FDPE (Recov_fdpe_C_PRE)     -0.530     2.010    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.010    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                  3.405    

Slack (MET) :             3.431ns  (required time - arrival time)
  Source:                 hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.419ns (46.385%)  route 0.484ns (53.615%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 2.985 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.847    -2.377    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X110Y73        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y73        FDPE (Prop_fdpe_C_Q)         0.419    -1.958 f  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.484    -1.474    hdmiin/TMDS_ClockingX/rRdyRst
    SLICE_X111Y72        FDCE                                         f  hdmiin/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.672     2.985    hdmiin/TMDS_ClockingX/CLK
    SLICE_X111Y72        FDCE                                         r  hdmiin/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.383     2.602    
                         clock uncertainty           -0.065     2.537    
    SLICE_X111Y72        FDCE (Recov_fdce_C_CLR)     -0.580     1.957    hdmiin/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          1.957    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  3.431    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.788%)  route 0.178ns (58.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.624    -0.555    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X110Y73        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y73        FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.178    -0.249    hdmiin/TMDS_ClockingX/rRdyRst
    SLICE_X111Y72        FDCE                                         f  hdmiin/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.895    -0.324    hdmiin/TMDS_ClockingX/CLK
    SLICE_X111Y72        FDCE                                         r  hdmiin/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.217    -0.540    
    SLICE_X111Y72        FDCE (Remov_fdce_C_CLR)     -0.146    -0.686    hdmiin/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.686    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.148ns (43.310%)  route 0.194ns (56.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.626    -0.553    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y71        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y71        FDPE (Prop_fdpe_C_Q)         0.148    -0.405 f  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.194    -0.212    hdmiin/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y70        FDPE                                         f  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.897    -0.322    hdmiin/TMDS_ClockingX/CLK
    SLICE_X113Y70        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.217    -0.538    
    SLICE_X113Y70        FDPE (Remov_fdpe_C_PRE)     -0.148    -0.686    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.686    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.148ns (43.310%)  route 0.194ns (56.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.626    -0.553    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y71        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y71        FDPE (Prop_fdpe_C_Q)         0.148    -0.405 f  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.194    -0.212    hdmiin/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y70        FDPE                                         f  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.897    -0.322    hdmiin/TMDS_ClockingX/CLK
    SLICE_X113Y70        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.217    -0.538    
    SLICE_X113Y70        FDPE (Remov_fdpe_C_PRE)     -0.148    -0.686    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.686    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.475    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  RefClk200_clk_wiz_0_1
  To Clock:  RefClk200_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.405ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.372ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.405ns  (required time - arrival time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.478ns (48.889%)  route 0.500ns (51.111%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.012ns = ( 2.988 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.373ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.851    -2.373    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y71        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y71        FDPE (Prop_fdpe_C_Q)         0.478    -1.895 f  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.500    -1.396    hdmiin/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y70        FDPE                                         f  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.675     2.988    hdmiin/TMDS_ClockingX/CLK
    SLICE_X113Y70        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.383     2.605    
                         clock uncertainty           -0.065     2.540    
    SLICE_X113Y70        FDPE (Recov_fdpe_C_PRE)     -0.530     2.010    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          2.010    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                  3.405    

Slack (MET) :             3.405ns  (required time - arrival time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.478ns (48.889%)  route 0.500ns (51.111%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.012ns = ( 2.988 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.373ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.851    -2.373    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y71        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y71        FDPE (Prop_fdpe_C_Q)         0.478    -1.895 f  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.500    -1.396    hdmiin/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y70        FDPE                                         f  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.675     2.988    hdmiin/TMDS_ClockingX/CLK
    SLICE_X113Y70        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.383     2.605    
                         clock uncertainty           -0.065     2.540    
    SLICE_X113Y70        FDPE (Recov_fdpe_C_PRE)     -0.530     2.010    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.010    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                  3.405    

Slack (MET) :             3.431ns  (required time - arrival time)
  Source:                 hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.419ns (46.385%)  route 0.484ns (53.615%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 2.985 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.847    -2.377    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X110Y73        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y73        FDPE (Prop_fdpe_C_Q)         0.419    -1.958 f  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.484    -1.474    hdmiin/TMDS_ClockingX/rRdyRst
    SLICE_X111Y72        FDCE                                         f  hdmiin/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.672     2.985    hdmiin/TMDS_ClockingX/CLK
    SLICE_X111Y72        FDCE                                         r  hdmiin/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.383     2.602    
                         clock uncertainty           -0.065     2.537    
    SLICE_X111Y72        FDCE (Recov_fdce_C_CLR)     -0.580     1.957    hdmiin/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          1.957    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  3.431    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.788%)  route 0.178ns (58.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.624    -0.555    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X110Y73        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y73        FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.178    -0.249    hdmiin/TMDS_ClockingX/rRdyRst
    SLICE_X111Y72        FDCE                                         f  hdmiin/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.895    -0.324    hdmiin/TMDS_ClockingX/CLK
    SLICE_X111Y72        FDCE                                         r  hdmiin/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.217    -0.540    
                         clock uncertainty            0.065    -0.475    
    SLICE_X111Y72        FDCE (Remov_fdce_C_CLR)     -0.146    -0.621    hdmiin/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.621    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.148ns (43.310%)  route 0.194ns (56.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.626    -0.553    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y71        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y71        FDPE (Prop_fdpe_C_Q)         0.148    -0.405 f  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.194    -0.212    hdmiin/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y70        FDPE                                         f  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.897    -0.322    hdmiin/TMDS_ClockingX/CLK
    SLICE_X113Y70        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.217    -0.538    
                         clock uncertainty            0.065    -0.473    
    SLICE_X113Y70        FDPE (Remov_fdpe_C_PRE)     -0.148    -0.621    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.621    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.148ns (43.310%)  route 0.194ns (56.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.626    -0.553    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y71        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y71        FDPE (Prop_fdpe_C_Q)         0.148    -0.405 f  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.194    -0.212    hdmiin/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y70        FDPE                                         f  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.897    -0.322    hdmiin/TMDS_ClockingX/CLK
    SLICE_X113Y70        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.217    -0.538    
                         clock uncertainty            0.065    -0.473    
    SLICE_X113Y70        FDPE (Remov_fdpe_C_PRE)     -0.148    -0.621    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.621    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.410    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  RefClk200_clk_wiz_0
  To Clock:  RefClk200_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.405ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.372ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.405ns  (required time - arrival time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.478ns (48.889%)  route 0.500ns (51.111%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.012ns = ( 2.988 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.373ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.851    -2.373    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y71        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y71        FDPE (Prop_fdpe_C_Q)         0.478    -1.895 f  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.500    -1.396    hdmiin/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y70        FDPE                                         f  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.675     2.988    hdmiin/TMDS_ClockingX/CLK
    SLICE_X113Y70        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.383     2.605    
                         clock uncertainty           -0.065     2.540    
    SLICE_X113Y70        FDPE (Recov_fdpe_C_PRE)     -0.530     2.010    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          2.010    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                  3.405    

Slack (MET) :             3.405ns  (required time - arrival time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.478ns (48.889%)  route 0.500ns (51.111%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.012ns = ( 2.988 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.373ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.851    -2.373    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y71        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y71        FDPE (Prop_fdpe_C_Q)         0.478    -1.895 f  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.500    -1.396    hdmiin/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y70        FDPE                                         f  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.675     2.988    hdmiin/TMDS_ClockingX/CLK
    SLICE_X113Y70        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.383     2.605    
                         clock uncertainty           -0.065     2.540    
    SLICE_X113Y70        FDPE (Recov_fdpe_C_PRE)     -0.530     2.010    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.010    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                  3.405    

Slack (MET) :             3.431ns  (required time - arrival time)
  Source:                 hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.419ns (46.385%)  route 0.484ns (53.615%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 2.985 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.847    -2.377    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X110Y73        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y73        FDPE (Prop_fdpe_C_Q)         0.419    -1.958 f  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.484    -1.474    hdmiin/TMDS_ClockingX/rRdyRst
    SLICE_X111Y72        FDCE                                         f  hdmiin/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.672     2.985    hdmiin/TMDS_ClockingX/CLK
    SLICE_X111Y72        FDCE                                         r  hdmiin/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.383     2.602    
                         clock uncertainty           -0.065     2.537    
    SLICE_X111Y72        FDCE (Recov_fdce_C_CLR)     -0.580     1.957    hdmiin/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          1.957    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  3.431    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.788%)  route 0.178ns (58.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.624    -0.555    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X110Y73        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y73        FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.178    -0.249    hdmiin/TMDS_ClockingX/rRdyRst
    SLICE_X111Y72        FDCE                                         f  hdmiin/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.895    -0.324    hdmiin/TMDS_ClockingX/CLK
    SLICE_X111Y72        FDCE                                         r  hdmiin/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.217    -0.540    
                         clock uncertainty            0.065    -0.475    
    SLICE_X111Y72        FDCE (Remov_fdce_C_CLR)     -0.146    -0.621    hdmiin/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.621    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.148ns (43.310%)  route 0.194ns (56.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.626    -0.553    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y71        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y71        FDPE (Prop_fdpe_C_Q)         0.148    -0.405 f  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.194    -0.212    hdmiin/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y70        FDPE                                         f  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.897    -0.322    hdmiin/TMDS_ClockingX/CLK
    SLICE_X113Y70        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.217    -0.538    
                         clock uncertainty            0.065    -0.473    
    SLICE_X113Y70        FDPE (Remov_fdpe_C_PRE)     -0.148    -0.621    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.621    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.148ns (43.310%)  route 0.194ns (56.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.626    -0.553    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y71        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y71        FDPE (Prop_fdpe_C_Q)         0.148    -0.405 f  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.194    -0.212    hdmiin/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y70        FDPE                                         f  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.897    -0.322    hdmiin/TMDS_ClockingX/CLK
    SLICE_X113Y70        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.217    -0.538    
                         clock uncertainty            0.065    -0.473    
    SLICE_X113Y70        FDPE (Remov_fdpe_C_PRE)     -0.148    -0.621    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.621    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.410    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  RefClk200_clk_wiz_0_1
  To Clock:  RefClk200_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.406ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.437ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.406ns  (required time - arrival time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (recovery check against rising-edge clock RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.478ns (48.889%)  route 0.500ns (51.111%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.012ns = ( 2.988 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.373ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.851    -2.373    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y71        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y71        FDPE (Prop_fdpe_C_Q)         0.478    -1.895 f  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.500    -1.396    hdmiin/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y70        FDPE                                         f  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.675     2.988    hdmiin/TMDS_ClockingX/CLK
    SLICE_X113Y70        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.383     2.605    
                         clock uncertainty           -0.065     2.540    
    SLICE_X113Y70        FDPE (Recov_fdpe_C_PRE)     -0.530     2.010    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          2.010    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                  3.406    

Slack (MET) :             3.406ns  (required time - arrival time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (recovery check against rising-edge clock RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.478ns (48.889%)  route 0.500ns (51.111%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.012ns = ( 2.988 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.373ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.851    -2.373    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y71        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y71        FDPE (Prop_fdpe_C_Q)         0.478    -1.895 f  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.500    -1.396    hdmiin/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y70        FDPE                                         f  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.675     2.988    hdmiin/TMDS_ClockingX/CLK
    SLICE_X113Y70        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.383     2.605    
                         clock uncertainty           -0.065     2.540    
    SLICE_X113Y70        FDPE (Recov_fdpe_C_PRE)     -0.530     2.010    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          2.010    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                  3.406    

Slack (MET) :             3.431ns  (required time - arrival time)
  Source:                 hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/aLocked_reg/CLR
                            (recovery check against rising-edge clock RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (RefClk200_clk_wiz_0_1 rise@5.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.419ns (46.385%)  route 0.484ns (53.615%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.015ns = ( 2.985 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.377ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.757    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -6.525 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.200    -4.325    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    -4.224 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.847    -2.377    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X110Y73        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y73        FDPE (Prop_fdpe_C_Q)         0.419    -1.958 f  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.484    -1.474    hdmiin/TMDS_ClockingX/rRdyRst
    SLICE_X111Y72        FDCE                                         f  hdmiin/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    H16                                               0.000     5.000 r  sysclk (IN)
                         net (fo=0)                   0.000     5.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     6.380 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.561    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    -0.785 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.007     1.222    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     1.313 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         1.672     2.985    hdmiin/TMDS_ClockingX/CLK
    SLICE_X111Y72        FDCE                                         r  hdmiin/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.383     2.602    
                         clock uncertainty           -0.065     2.537    
    SLICE_X111Y72        FDCE (Recov_fdce_C_CLR)     -0.580     1.957    hdmiin/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          1.957    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  3.431    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/aLocked_reg/CLR
                            (removal check against rising-edge clock RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.788%)  route 0.178ns (58.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.324ns
    Source Clock Delay      (SCD):    -0.555ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.624    -0.555    hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/CLK
    SLICE_X110Y73        FDPE                                         r  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y73        FDPE (Prop_fdpe_C_Q)         0.128    -0.427 f  hdmiin/TMDS_ClockingX/RdyLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=1, routed)           0.178    -0.249    hdmiin/TMDS_ClockingX/rRdyRst
    SLICE_X111Y72        FDCE                                         f  hdmiin/TMDS_ClockingX/aLocked_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.895    -0.324    hdmiin/TMDS_ClockingX/CLK
    SLICE_X111Y72        FDCE                                         r  hdmiin/TMDS_ClockingX/aLocked_reg/C
                         clock pessimism             -0.217    -0.540    
    SLICE_X111Y72        FDCE (Remov_fdce_C_CLR)     -0.146    -0.686    hdmiin/TMDS_ClockingX/aLocked_reg
  -------------------------------------------------------------------
                         required time                          0.686    
                         arrival time                          -0.249    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
                            (removal check against rising-edge clock RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.148ns (43.310%)  route 0.194ns (56.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.626    -0.553    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y71        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y71        FDPE (Prop_fdpe_C_Q)         0.148    -0.405 f  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.194    -0.212    hdmiin/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y70        FDPE                                         f  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.897    -0.322    hdmiin/TMDS_ClockingX/CLK
    SLICE_X113Y70        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]/C
                         clock pessimism             -0.217    -0.538    
    SLICE_X113Y70        FDPE (Remov_fdpe_C_PRE)     -0.148    -0.686    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.686    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
                            (removal check against rising-edge clock RefClk200_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RefClk200_clk_wiz_0_1 rise@0.000ns - RefClk200_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.148ns (43.310%)  route 0.194ns (56.690%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.322ns
    Source Clock Delay      (SCD):    -0.553ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.917 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.711    -1.205    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.179 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.626    -0.553    hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/CLK
    SLICE_X112Y71        FDPE                                         r  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y71        FDPE (Prop_fdpe_C_Q)         0.148    -0.405 f  hdmiin/TMDS_ClockingX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           0.194    -0.212    hdmiin/TMDS_ClockingX/rLockLostRst
    SLICE_X113Y70        FDPE                                         f  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock RefClk200_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    cw_ref/inst/sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  cw_ref/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.887    cw_ref/inst/sysclk_clk_wiz_0
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.016 r  cw_ref/inst/plle2_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.768    -1.248    cw_ref/inst/RefClk200_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.219 r  cw_ref/inst/clkout1_buf/O
                         net (fo=164, routed)         0.897    -0.322    hdmiin/TMDS_ClockingX/CLK
    SLICE_X113Y70        FDPE                                         r  hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]/C
                         clock pessimism             -0.217    -0.538    
    SLICE_X113Y70        FDPE (Remov_fdpe_C_PRE)     -0.148    -0.686    hdmiin/TMDS_ClockingX/rMMCM_Reset_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.686    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.475    





