{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1746581069192 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746581069199 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 07 13:24:29 2025 " "Processing started: Wed May 07 13:24:29 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746581069199 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746581069199 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off floppy_burt -c floppy_burt_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off floppy_burt -c floppy_burt_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746581069199 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "clock_25Mhz.qip " "Tcl Script File clock_25Mhz.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE clock_25Mhz.qip " "set_global_assignment -name QIP_FILE clock_25Mhz.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1746581069420 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1746581069420 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "clock_25Mhz.sip " "Tcl Script File clock_25Mhz.sip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name SIP_FILE clock_25Mhz.sip " "set_global_assignment -name SIP_FILE clock_25Mhz.sip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1746581069436 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1746581069436 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1746581069862 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1746581069862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chris/downloads/classes/305/floppy-burt/vhdl/display/vga_controller/vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/chris/downloads/classes/305/floppy-burt/vhdl/display/vga_controller/vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-a " "Found design unit 1: VGA_SYNC-a" {  } { { "../VHDL/display/VGA_controller/vga_sync.vhd" "" { Text "C:/Users/chris/Downloads/classes/305/floppy-burt/VHDL/display/VGA_controller/vga_sync.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746581083787 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "../VHDL/display/VGA_controller/vga_sync.vhd" "" { Text "C:/Users/chris/Downloads/classes/305/floppy-burt/VHDL/display/VGA_controller/vga_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746581083787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746581083787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chris/downloads/classes/305/floppy-burt/vhdl/display/vga_controller/ball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/chris/downloads/classes/305/floppy-burt/vhdl/display/vga_controller/ball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ball-behavior " "Found design unit 1: ball-behavior" {  } { { "../VHDL/display/VGA_controller/ball.vhd" "" { Text "C:/Users/chris/Downloads/classes/305/floppy-burt/VHDL/display/VGA_controller/ball.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746581083796 ""} { "Info" "ISGN_ENTITY_NAME" "1 ball " "Found entity 1: ball" {  } { { "../VHDL/display/VGA_controller/ball.vhd" "" { Text "C:/Users/chris/Downloads/classes/305/floppy-burt/VHDL/display/VGA_controller/ball.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746581083796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746581083796 ""}
{ "Error" "EVRFX_VHDL_ERROR_MISMATCH_ON_LABEL" "pll25MHz floppy_burt_top.vhd(40) " "VHDL syntax error at floppy_burt_top.vhd(40): name used in construct must match previously specified name \"pll25MHz\"" {  } { { "../VHDL/floppy_burt_top.vhd" "" { Text "C:/Users/chris/Downloads/classes/305/floppy-burt/VHDL/floppy_burt_top.vhd" 40 0 0 } }  } 0 10396 "VHDL syntax error at %2!s!: name used in construct must match previously specified name \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746581083812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/chris/downloads/classes/305/floppy-burt/vhdl/floppy_burt_top.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /users/chris/downloads/classes/305/floppy-burt/vhdl/floppy_burt_top.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746581083820 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4841 " "Peak virtual memory: 4841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746581084033 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 07 13:24:44 2025 " "Processing ended: Wed May 07 13:24:44 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746581084033 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746581084033 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746581084033 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1746581084033 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1746581084701 ""}
