<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>F:\schoolwork\chipdesign\IDE\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\ipcore\Integer_Division\data\integer_division_wrap.v<br>
F:\schoolwork\chipdesign\IDE\Gowin\Gowin_V1.9.9Beta-4_Education\IDE\ipcore\Integer_Division\data\integer_division.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-4 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Jan 18 19:59:30 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>Integer_Division_Top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.109s, Elapsed time = 0h 0m 0.185s, Peak memory usage = 24.859MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.004s, Peak memory usage = 24.859MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 24.859MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.001s, Peak memory usage = 24.859MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.002s, Peak memory usage = 24.859MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.001s, Peak memory usage = 24.859MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0s, Peak memory usage = 24.859MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 24.859MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.004s, Peak memory usage = 24.859MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.003s, Peak memory usage = 24.859MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 24.859MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 24.859MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 0.109s, Elapsed time = 0h 0m 0.155s, Peak memory usage = 38.313MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.003s, Peak memory usage = 38.313MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.032s, Peak memory usage = 38.313MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 0.248s, Elapsed time = 0h 0m 0.392s, Peak memory usage = 38.313MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>34</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>34</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>18</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>16</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>32</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>32</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>38</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>29</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>7</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>71</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>71</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>7</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>7</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>116(45 LUT, 71 ALU) / 20736</td>
<td><1%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>32 / 16173</td>
<td><1%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 16173</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>32 / 16173</td>
<td><1%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>0 / 46</td>
<td>0%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>100.0(MHz)</td>
<td>71.5(MHz)</td>
<td>25</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.993</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.821</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.828</td>
</tr>
<tr>
<td class="label">From</td>
<td>integer_division_inst/integer_division_has_rem_inst/reg_divisor_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>integer_division_inst/integer_division_has_rem_inst/remainder_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/reg_divisor_0_s0/CLK</td>
</tr>
<tr>
<td>1.095</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>integer_division_inst/integer_division_has_rem_inst/reg_divisor_0_s0/Q</td>
</tr>
<tr>
<td>1.332</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n24_s8/I1</td>
</tr>
<tr>
<td>1.887</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n24_s8/F</td>
</tr>
<tr>
<td>2.124</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n27_s5/I1</td>
</tr>
<tr>
<td>2.679</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n27_s5/F</td>
</tr>
<tr>
<td>2.916</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][5]_s/I0</td>
</tr>
<tr>
<td>3.465</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][5]_s/COUT</td>
</tr>
<tr>
<td>3.465</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][6]_s/CIN</td>
</tr>
<tr>
<td>3.500</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][6]_s/COUT</td>
</tr>
<tr>
<td>3.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][7]_s/CIN</td>
</tr>
<tr>
<td>3.535</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][7]_s/COUT</td>
</tr>
<tr>
<td>3.535</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/sign[1]_s/CIN</td>
</tr>
<tr>
<td>4.005</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/sign[1]_s/SUM</td>
</tr>
<tr>
<td>4.242</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][0]_s/I3</td>
</tr>
<tr>
<td>4.613</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][0]_s/COUT</td>
</tr>
<tr>
<td>4.613</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][1]_s/CIN</td>
</tr>
<tr>
<td>4.648</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][1]_s/COUT</td>
</tr>
<tr>
<td>4.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][2]_s/CIN</td>
</tr>
<tr>
<td>4.683</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][2]_s/COUT</td>
</tr>
<tr>
<td>4.683</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][3]_s/CIN</td>
</tr>
<tr>
<td>4.719</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][3]_s/COUT</td>
</tr>
<tr>
<td>4.719</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][4]_s/CIN</td>
</tr>
<tr>
<td>4.754</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][4]_s/COUT</td>
</tr>
<tr>
<td>4.754</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][5]_s/CIN</td>
</tr>
<tr>
<td>4.789</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][5]_s/COUT</td>
</tr>
<tr>
<td>4.789</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][6]_s/CIN</td>
</tr>
<tr>
<td>4.824</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][6]_s/COUT</td>
</tr>
<tr>
<td>4.824</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][7]_s/CIN</td>
</tr>
<tr>
<td>4.859</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][7]_s/COUT</td>
</tr>
<tr>
<td>4.859</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/sign[2]_s/CIN</td>
</tr>
<tr>
<td>5.329</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/sign[2]_s/SUM</td>
</tr>
<tr>
<td>5.566</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][0]_s/I3</td>
</tr>
<tr>
<td>5.937</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][0]_s/COUT</td>
</tr>
<tr>
<td>5.937</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][1]_s/CIN</td>
</tr>
<tr>
<td>5.973</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][1]_s/COUT</td>
</tr>
<tr>
<td>5.973</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][2]_s/CIN</td>
</tr>
<tr>
<td>6.008</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][2]_s/COUT</td>
</tr>
<tr>
<td>6.008</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][3]_s/CIN</td>
</tr>
<tr>
<td>6.043</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][3]_s/COUT</td>
</tr>
<tr>
<td>6.043</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][4]_s/CIN</td>
</tr>
<tr>
<td>6.078</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][4]_s/COUT</td>
</tr>
<tr>
<td>6.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][5]_s/CIN</td>
</tr>
<tr>
<td>6.113</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][5]_s/COUT</td>
</tr>
<tr>
<td>6.113</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][6]_s/CIN</td>
</tr>
<tr>
<td>6.149</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][6]_s/COUT</td>
</tr>
<tr>
<td>6.149</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][7]_s/CIN</td>
</tr>
<tr>
<td>6.184</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][7]_s/COUT</td>
</tr>
<tr>
<td>6.184</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/sign[3]_s/CIN</td>
</tr>
<tr>
<td>6.654</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/sign[3]_s/SUM</td>
</tr>
<tr>
<td>6.891</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][0]_s/I3</td>
</tr>
<tr>
<td>7.262</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][0]_s/COUT</td>
</tr>
<tr>
<td>7.262</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][1]_s/CIN</td>
</tr>
<tr>
<td>7.297</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][1]_s/COUT</td>
</tr>
<tr>
<td>7.297</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][2]_s/CIN</td>
</tr>
<tr>
<td>7.332</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][2]_s/COUT</td>
</tr>
<tr>
<td>7.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][3]_s/CIN</td>
</tr>
<tr>
<td>7.367</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][3]_s/COUT</td>
</tr>
<tr>
<td>7.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][4]_s/CIN</td>
</tr>
<tr>
<td>7.403</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][4]_s/COUT</td>
</tr>
<tr>
<td>7.403</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][5]_s/CIN</td>
</tr>
<tr>
<td>7.438</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][5]_s/COUT</td>
</tr>
<tr>
<td>7.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][6]_s/CIN</td>
</tr>
<tr>
<td>7.473</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][6]_s/COUT</td>
</tr>
<tr>
<td>7.473</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][7]_s/CIN</td>
</tr>
<tr>
<td>7.508</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][7]_s/COUT</td>
</tr>
<tr>
<td>7.508</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/sign[4]_s/CIN</td>
</tr>
<tr>
<td>7.978</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/sign[4]_s/SUM</td>
</tr>
<tr>
<td>8.215</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][0]_s/I3</td>
</tr>
<tr>
<td>8.586</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][0]_s/COUT</td>
</tr>
<tr>
<td>8.586</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][1]_s/CIN</td>
</tr>
<tr>
<td>8.621</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][1]_s/COUT</td>
</tr>
<tr>
<td>8.621</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][2]_s/CIN</td>
</tr>
<tr>
<td>8.657</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][2]_s/COUT</td>
</tr>
<tr>
<td>8.657</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][3]_s/CIN</td>
</tr>
<tr>
<td>8.692</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][3]_s/COUT</td>
</tr>
<tr>
<td>8.692</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][4]_s/CIN</td>
</tr>
<tr>
<td>8.727</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][4]_s/COUT</td>
</tr>
<tr>
<td>8.727</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][5]_s/CIN</td>
</tr>
<tr>
<td>8.762</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][5]_s/COUT</td>
</tr>
<tr>
<td>8.762</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][6]_s/CIN</td>
</tr>
<tr>
<td>8.797</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][6]_s/COUT</td>
</tr>
<tr>
<td>8.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][7]_s/CIN</td>
</tr>
<tr>
<td>8.833</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][7]_s/COUT</td>
</tr>
<tr>
<td>8.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/sign[5]_s/CIN</td>
</tr>
<tr>
<td>9.303</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/sign[5]_s/SUM</td>
</tr>
<tr>
<td>9.540</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][0]_s/I3</td>
</tr>
<tr>
<td>9.911</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][0]_s/COUT</td>
</tr>
<tr>
<td>9.911</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][1]_s/CIN</td>
</tr>
<tr>
<td>9.946</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][1]_s/COUT</td>
</tr>
<tr>
<td>9.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][2]_s/CIN</td>
</tr>
<tr>
<td>9.981</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][2]_s/COUT</td>
</tr>
<tr>
<td>9.981</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][3]_s/CIN</td>
</tr>
<tr>
<td>10.016</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][3]_s/COUT</td>
</tr>
<tr>
<td>10.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][4]_s/CIN</td>
</tr>
<tr>
<td>10.051</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][4]_s/COUT</td>
</tr>
<tr>
<td>10.051</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][5]_s/CIN</td>
</tr>
<tr>
<td>10.087</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][5]_s/COUT</td>
</tr>
<tr>
<td>10.087</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][6]_s/CIN</td>
</tr>
<tr>
<td>10.122</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][6]_s/COUT</td>
</tr>
<tr>
<td>10.122</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][7]_s/CIN</td>
</tr>
<tr>
<td>10.157</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][7]_s/COUT</td>
</tr>
<tr>
<td>10.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/sign[6]_s/CIN</td>
</tr>
<tr>
<td>10.627</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/sign[6]_s/SUM</td>
</tr>
<tr>
<td>10.864</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][0]_s/I3</td>
</tr>
<tr>
<td>11.235</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][0]_s/COUT</td>
</tr>
<tr>
<td>11.235</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][1]_s/CIN</td>
</tr>
<tr>
<td>11.270</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][1]_s/COUT</td>
</tr>
<tr>
<td>11.270</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][2]_s/CIN</td>
</tr>
<tr>
<td>11.305</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][2]_s/COUT</td>
</tr>
<tr>
<td>11.305</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][3]_s/CIN</td>
</tr>
<tr>
<td>11.341</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][3]_s/COUT</td>
</tr>
<tr>
<td>11.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][4]_s/CIN</td>
</tr>
<tr>
<td>11.376</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][4]_s/COUT</td>
</tr>
<tr>
<td>11.376</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][5]_s/CIN</td>
</tr>
<tr>
<td>11.846</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][5]_s/SUM</td>
</tr>
<tr>
<td>12.083</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/n244_s/I0</td>
</tr>
<tr>
<td>12.632</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n244_s/COUT</td>
</tr>
<tr>
<td>12.632</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/n243_s/CIN</td>
</tr>
<tr>
<td>13.102</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n243_s/SUM</td>
</tr>
<tr>
<td>13.339</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n289_s3/I1</td>
</tr>
<tr>
<td>13.894</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n289_s3/F</td>
</tr>
<tr>
<td>14.131</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n289_s2/I2</td>
</tr>
<tr>
<td>14.584</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n289_s2/F</td>
</tr>
<tr>
<td>14.821</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/remainder_6_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/remainder_6_s0/CLK</td>
</tr>
<tr>
<td>10.828</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/remainder_6_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>25</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 10.645, 76.265%; route: 3.081, 22.073%; tC2Q: 0.232, 1.662%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.990</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.818</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.828</td>
</tr>
<tr>
<td class="label">From</td>
<td>integer_division_inst/integer_division_has_rem_inst/reg_divisor_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>integer_division_inst/integer_division_has_rem_inst/remainder_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/reg_divisor_0_s0/CLK</td>
</tr>
<tr>
<td>1.095</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>integer_division_inst/integer_division_has_rem_inst/reg_divisor_0_s0/Q</td>
</tr>
<tr>
<td>1.332</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n24_s8/I1</td>
</tr>
<tr>
<td>1.887</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n24_s8/F</td>
</tr>
<tr>
<td>2.124</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n27_s5/I1</td>
</tr>
<tr>
<td>2.679</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n27_s5/F</td>
</tr>
<tr>
<td>2.916</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][5]_s/I0</td>
</tr>
<tr>
<td>3.465</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][5]_s/COUT</td>
</tr>
<tr>
<td>3.465</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][6]_s/CIN</td>
</tr>
<tr>
<td>3.500</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][6]_s/COUT</td>
</tr>
<tr>
<td>3.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][7]_s/CIN</td>
</tr>
<tr>
<td>3.535</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][7]_s/COUT</td>
</tr>
<tr>
<td>3.535</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/sign[1]_s/CIN</td>
</tr>
<tr>
<td>4.005</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/sign[1]_s/SUM</td>
</tr>
<tr>
<td>4.242</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][0]_s/I3</td>
</tr>
<tr>
<td>4.613</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][0]_s/COUT</td>
</tr>
<tr>
<td>4.613</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][1]_s/CIN</td>
</tr>
<tr>
<td>4.648</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][1]_s/COUT</td>
</tr>
<tr>
<td>4.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][2]_s/CIN</td>
</tr>
<tr>
<td>4.683</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][2]_s/COUT</td>
</tr>
<tr>
<td>4.683</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][3]_s/CIN</td>
</tr>
<tr>
<td>4.719</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][3]_s/COUT</td>
</tr>
<tr>
<td>4.719</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][4]_s/CIN</td>
</tr>
<tr>
<td>4.754</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][4]_s/COUT</td>
</tr>
<tr>
<td>4.754</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][5]_s/CIN</td>
</tr>
<tr>
<td>4.789</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][5]_s/COUT</td>
</tr>
<tr>
<td>4.789</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][6]_s/CIN</td>
</tr>
<tr>
<td>4.824</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][6]_s/COUT</td>
</tr>
<tr>
<td>4.824</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][7]_s/CIN</td>
</tr>
<tr>
<td>4.859</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][7]_s/COUT</td>
</tr>
<tr>
<td>4.859</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/sign[2]_s/CIN</td>
</tr>
<tr>
<td>5.329</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/sign[2]_s/SUM</td>
</tr>
<tr>
<td>5.566</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][0]_s/I3</td>
</tr>
<tr>
<td>5.937</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][0]_s/COUT</td>
</tr>
<tr>
<td>5.937</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][1]_s/CIN</td>
</tr>
<tr>
<td>5.973</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][1]_s/COUT</td>
</tr>
<tr>
<td>5.973</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][2]_s/CIN</td>
</tr>
<tr>
<td>6.008</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][2]_s/COUT</td>
</tr>
<tr>
<td>6.008</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][3]_s/CIN</td>
</tr>
<tr>
<td>6.043</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][3]_s/COUT</td>
</tr>
<tr>
<td>6.043</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][4]_s/CIN</td>
</tr>
<tr>
<td>6.078</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][4]_s/COUT</td>
</tr>
<tr>
<td>6.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][5]_s/CIN</td>
</tr>
<tr>
<td>6.113</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][5]_s/COUT</td>
</tr>
<tr>
<td>6.113</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][6]_s/CIN</td>
</tr>
<tr>
<td>6.149</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][6]_s/COUT</td>
</tr>
<tr>
<td>6.149</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][7]_s/CIN</td>
</tr>
<tr>
<td>6.184</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][7]_s/COUT</td>
</tr>
<tr>
<td>6.184</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/sign[3]_s/CIN</td>
</tr>
<tr>
<td>6.654</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/sign[3]_s/SUM</td>
</tr>
<tr>
<td>6.891</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][0]_s/I3</td>
</tr>
<tr>
<td>7.262</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][0]_s/COUT</td>
</tr>
<tr>
<td>7.262</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][1]_s/CIN</td>
</tr>
<tr>
<td>7.297</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][1]_s/COUT</td>
</tr>
<tr>
<td>7.297</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][2]_s/CIN</td>
</tr>
<tr>
<td>7.332</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][2]_s/COUT</td>
</tr>
<tr>
<td>7.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][3]_s/CIN</td>
</tr>
<tr>
<td>7.367</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][3]_s/COUT</td>
</tr>
<tr>
<td>7.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][4]_s/CIN</td>
</tr>
<tr>
<td>7.403</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][4]_s/COUT</td>
</tr>
<tr>
<td>7.403</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][5]_s/CIN</td>
</tr>
<tr>
<td>7.438</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][5]_s/COUT</td>
</tr>
<tr>
<td>7.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][6]_s/CIN</td>
</tr>
<tr>
<td>7.473</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][6]_s/COUT</td>
</tr>
<tr>
<td>7.473</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][7]_s/CIN</td>
</tr>
<tr>
<td>7.508</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][7]_s/COUT</td>
</tr>
<tr>
<td>7.508</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/sign[4]_s/CIN</td>
</tr>
<tr>
<td>7.978</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/sign[4]_s/SUM</td>
</tr>
<tr>
<td>8.215</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][0]_s/I3</td>
</tr>
<tr>
<td>8.586</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][0]_s/COUT</td>
</tr>
<tr>
<td>8.586</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][1]_s/CIN</td>
</tr>
<tr>
<td>8.621</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][1]_s/COUT</td>
</tr>
<tr>
<td>8.621</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][2]_s/CIN</td>
</tr>
<tr>
<td>8.657</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][2]_s/COUT</td>
</tr>
<tr>
<td>8.657</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][3]_s/CIN</td>
</tr>
<tr>
<td>8.692</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][3]_s/COUT</td>
</tr>
<tr>
<td>8.692</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][4]_s/CIN</td>
</tr>
<tr>
<td>8.727</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][4]_s/COUT</td>
</tr>
<tr>
<td>8.727</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][5]_s/CIN</td>
</tr>
<tr>
<td>8.762</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][5]_s/COUT</td>
</tr>
<tr>
<td>8.762</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][6]_s/CIN</td>
</tr>
<tr>
<td>8.797</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][6]_s/COUT</td>
</tr>
<tr>
<td>8.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][7]_s/CIN</td>
</tr>
<tr>
<td>8.833</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][7]_s/COUT</td>
</tr>
<tr>
<td>8.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/sign[5]_s/CIN</td>
</tr>
<tr>
<td>9.303</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/sign[5]_s/SUM</td>
</tr>
<tr>
<td>9.540</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][0]_s/I3</td>
</tr>
<tr>
<td>9.911</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][0]_s/COUT</td>
</tr>
<tr>
<td>9.911</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][1]_s/CIN</td>
</tr>
<tr>
<td>9.946</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][1]_s/COUT</td>
</tr>
<tr>
<td>9.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][2]_s/CIN</td>
</tr>
<tr>
<td>9.981</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][2]_s/COUT</td>
</tr>
<tr>
<td>9.981</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][3]_s/CIN</td>
</tr>
<tr>
<td>10.016</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][3]_s/COUT</td>
</tr>
<tr>
<td>10.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][4]_s/CIN</td>
</tr>
<tr>
<td>10.051</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][4]_s/COUT</td>
</tr>
<tr>
<td>10.051</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][5]_s/CIN</td>
</tr>
<tr>
<td>10.087</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][5]_s/COUT</td>
</tr>
<tr>
<td>10.087</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][6]_s/CIN</td>
</tr>
<tr>
<td>10.122</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][6]_s/COUT</td>
</tr>
<tr>
<td>10.122</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][7]_s/CIN</td>
</tr>
<tr>
<td>10.157</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][7]_s/COUT</td>
</tr>
<tr>
<td>10.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/sign[6]_s/CIN</td>
</tr>
<tr>
<td>10.627</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/sign[6]_s/SUM</td>
</tr>
<tr>
<td>10.864</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][0]_s/I3</td>
</tr>
<tr>
<td>11.235</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][0]_s/COUT</td>
</tr>
<tr>
<td>11.235</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][1]_s/CIN</td>
</tr>
<tr>
<td>11.270</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][1]_s/COUT</td>
</tr>
<tr>
<td>11.270</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][2]_s/CIN</td>
</tr>
<tr>
<td>11.305</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][2]_s/COUT</td>
</tr>
<tr>
<td>11.305</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][3]_s/CIN</td>
</tr>
<tr>
<td>11.341</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][3]_s/COUT</td>
</tr>
<tr>
<td>11.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][4]_s/CIN</td>
</tr>
<tr>
<td>11.376</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][4]_s/COUT</td>
</tr>
<tr>
<td>11.376</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][5]_s/CIN</td>
</tr>
<tr>
<td>11.411</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][5]_s/COUT</td>
</tr>
<tr>
<td>11.411</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][6]_s/CIN</td>
</tr>
<tr>
<td>11.881</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][6]_s/SUM</td>
</tr>
<tr>
<td>12.118</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/n243_s/I0</td>
</tr>
<tr>
<td>12.667</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n243_s/COUT</td>
</tr>
<tr>
<td>12.667</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n242_s/CIN</td>
</tr>
<tr>
<td>13.137</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n242_s/SUM</td>
</tr>
<tr>
<td>13.374</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n288_s3/I0</td>
</tr>
<tr>
<td>13.891</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n288_s3/F</td>
</tr>
<tr>
<td>14.128</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n288_s2/I2</td>
</tr>
<tr>
<td>14.581</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n288_s2/F</td>
</tr>
<tr>
<td>14.818</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/remainder_7_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/remainder_7_s0/CLK</td>
</tr>
<tr>
<td>10.828</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/remainder_7_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>25</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 10.642, 76.261%; route: 3.081, 22.077%; tC2Q: 0.232, 1.662%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.958</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.786</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.828</td>
</tr>
<tr>
<td class="label">From</td>
<td>integer_division_inst/integer_division_has_rem_inst/reg_divisor_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>integer_division_inst/integer_division_has_rem_inst/remainder_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/reg_divisor_0_s0/CLK</td>
</tr>
<tr>
<td>1.095</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>integer_division_inst/integer_division_has_rem_inst/reg_divisor_0_s0/Q</td>
</tr>
<tr>
<td>1.332</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n24_s8/I1</td>
</tr>
<tr>
<td>1.887</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n24_s8/F</td>
</tr>
<tr>
<td>2.124</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n27_s5/I1</td>
</tr>
<tr>
<td>2.679</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n27_s5/F</td>
</tr>
<tr>
<td>2.916</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][5]_s/I0</td>
</tr>
<tr>
<td>3.465</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][5]_s/COUT</td>
</tr>
<tr>
<td>3.465</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][6]_s/CIN</td>
</tr>
<tr>
<td>3.500</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][6]_s/COUT</td>
</tr>
<tr>
<td>3.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][7]_s/CIN</td>
</tr>
<tr>
<td>3.535</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][7]_s/COUT</td>
</tr>
<tr>
<td>3.535</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/sign[1]_s/CIN</td>
</tr>
<tr>
<td>4.005</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/sign[1]_s/SUM</td>
</tr>
<tr>
<td>4.242</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][0]_s/I3</td>
</tr>
<tr>
<td>4.613</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][0]_s/COUT</td>
</tr>
<tr>
<td>4.613</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][1]_s/CIN</td>
</tr>
<tr>
<td>4.648</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][1]_s/COUT</td>
</tr>
<tr>
<td>4.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][2]_s/CIN</td>
</tr>
<tr>
<td>4.683</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][2]_s/COUT</td>
</tr>
<tr>
<td>4.683</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][3]_s/CIN</td>
</tr>
<tr>
<td>4.719</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][3]_s/COUT</td>
</tr>
<tr>
<td>4.719</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][4]_s/CIN</td>
</tr>
<tr>
<td>4.754</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][4]_s/COUT</td>
</tr>
<tr>
<td>4.754</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][5]_s/CIN</td>
</tr>
<tr>
<td>4.789</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][5]_s/COUT</td>
</tr>
<tr>
<td>4.789</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][6]_s/CIN</td>
</tr>
<tr>
<td>4.824</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][6]_s/COUT</td>
</tr>
<tr>
<td>4.824</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][7]_s/CIN</td>
</tr>
<tr>
<td>4.859</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][7]_s/COUT</td>
</tr>
<tr>
<td>4.859</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/sign[2]_s/CIN</td>
</tr>
<tr>
<td>5.329</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/sign[2]_s/SUM</td>
</tr>
<tr>
<td>5.566</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][0]_s/I3</td>
</tr>
<tr>
<td>5.937</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][0]_s/COUT</td>
</tr>
<tr>
<td>5.937</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][1]_s/CIN</td>
</tr>
<tr>
<td>5.973</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][1]_s/COUT</td>
</tr>
<tr>
<td>5.973</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][2]_s/CIN</td>
</tr>
<tr>
<td>6.008</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][2]_s/COUT</td>
</tr>
<tr>
<td>6.008</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][3]_s/CIN</td>
</tr>
<tr>
<td>6.043</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][3]_s/COUT</td>
</tr>
<tr>
<td>6.043</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][4]_s/CIN</td>
</tr>
<tr>
<td>6.078</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][4]_s/COUT</td>
</tr>
<tr>
<td>6.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][5]_s/CIN</td>
</tr>
<tr>
<td>6.113</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][5]_s/COUT</td>
</tr>
<tr>
<td>6.113</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][6]_s/CIN</td>
</tr>
<tr>
<td>6.149</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][6]_s/COUT</td>
</tr>
<tr>
<td>6.149</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][7]_s/CIN</td>
</tr>
<tr>
<td>6.184</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][7]_s/COUT</td>
</tr>
<tr>
<td>6.184</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/sign[3]_s/CIN</td>
</tr>
<tr>
<td>6.654</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/sign[3]_s/SUM</td>
</tr>
<tr>
<td>6.891</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][0]_s/I3</td>
</tr>
<tr>
<td>7.262</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][0]_s/COUT</td>
</tr>
<tr>
<td>7.262</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][1]_s/CIN</td>
</tr>
<tr>
<td>7.297</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][1]_s/COUT</td>
</tr>
<tr>
<td>7.297</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][2]_s/CIN</td>
</tr>
<tr>
<td>7.332</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][2]_s/COUT</td>
</tr>
<tr>
<td>7.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][3]_s/CIN</td>
</tr>
<tr>
<td>7.367</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][3]_s/COUT</td>
</tr>
<tr>
<td>7.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][4]_s/CIN</td>
</tr>
<tr>
<td>7.403</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][4]_s/COUT</td>
</tr>
<tr>
<td>7.403</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][5]_s/CIN</td>
</tr>
<tr>
<td>7.438</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][5]_s/COUT</td>
</tr>
<tr>
<td>7.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][6]_s/CIN</td>
</tr>
<tr>
<td>7.473</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][6]_s/COUT</td>
</tr>
<tr>
<td>7.473</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][7]_s/CIN</td>
</tr>
<tr>
<td>7.508</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][7]_s/COUT</td>
</tr>
<tr>
<td>7.508</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/sign[4]_s/CIN</td>
</tr>
<tr>
<td>7.978</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/sign[4]_s/SUM</td>
</tr>
<tr>
<td>8.215</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][0]_s/I3</td>
</tr>
<tr>
<td>8.586</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][0]_s/COUT</td>
</tr>
<tr>
<td>8.586</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][1]_s/CIN</td>
</tr>
<tr>
<td>8.621</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][1]_s/COUT</td>
</tr>
<tr>
<td>8.621</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][2]_s/CIN</td>
</tr>
<tr>
<td>8.657</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][2]_s/COUT</td>
</tr>
<tr>
<td>8.657</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][3]_s/CIN</td>
</tr>
<tr>
<td>8.692</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][3]_s/COUT</td>
</tr>
<tr>
<td>8.692</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][4]_s/CIN</td>
</tr>
<tr>
<td>8.727</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][4]_s/COUT</td>
</tr>
<tr>
<td>8.727</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][5]_s/CIN</td>
</tr>
<tr>
<td>8.762</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][5]_s/COUT</td>
</tr>
<tr>
<td>8.762</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][6]_s/CIN</td>
</tr>
<tr>
<td>8.797</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][6]_s/COUT</td>
</tr>
<tr>
<td>8.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][7]_s/CIN</td>
</tr>
<tr>
<td>8.833</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][7]_s/COUT</td>
</tr>
<tr>
<td>8.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/sign[5]_s/CIN</td>
</tr>
<tr>
<td>9.303</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/sign[5]_s/SUM</td>
</tr>
<tr>
<td>9.540</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][0]_s/I3</td>
</tr>
<tr>
<td>9.911</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][0]_s/COUT</td>
</tr>
<tr>
<td>9.911</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][1]_s/CIN</td>
</tr>
<tr>
<td>9.946</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][1]_s/COUT</td>
</tr>
<tr>
<td>9.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][2]_s/CIN</td>
</tr>
<tr>
<td>9.981</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][2]_s/COUT</td>
</tr>
<tr>
<td>9.981</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][3]_s/CIN</td>
</tr>
<tr>
<td>10.016</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][3]_s/COUT</td>
</tr>
<tr>
<td>10.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][4]_s/CIN</td>
</tr>
<tr>
<td>10.051</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][4]_s/COUT</td>
</tr>
<tr>
<td>10.051</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][5]_s/CIN</td>
</tr>
<tr>
<td>10.087</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][5]_s/COUT</td>
</tr>
<tr>
<td>10.087</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][6]_s/CIN</td>
</tr>
<tr>
<td>10.122</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][6]_s/COUT</td>
</tr>
<tr>
<td>10.122</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][7]_s/CIN</td>
</tr>
<tr>
<td>10.157</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][7]_s/COUT</td>
</tr>
<tr>
<td>10.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/sign[6]_s/CIN</td>
</tr>
<tr>
<td>10.627</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/sign[6]_s/SUM</td>
</tr>
<tr>
<td>10.864</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][0]_s/I3</td>
</tr>
<tr>
<td>11.235</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][0]_s/COUT</td>
</tr>
<tr>
<td>11.235</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][1]_s/CIN</td>
</tr>
<tr>
<td>11.270</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][1]_s/COUT</td>
</tr>
<tr>
<td>11.270</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][2]_s/CIN</td>
</tr>
<tr>
<td>11.305</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][2]_s/COUT</td>
</tr>
<tr>
<td>11.305</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][3]_s/CIN</td>
</tr>
<tr>
<td>11.341</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][3]_s/COUT</td>
</tr>
<tr>
<td>11.341</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][4]_s/CIN</td>
</tr>
<tr>
<td>11.811</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][4]_s/SUM</td>
</tr>
<tr>
<td>12.048</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/n245_s/I0</td>
</tr>
<tr>
<td>12.597</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n245_s/COUT</td>
</tr>
<tr>
<td>12.597</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/n244_s/CIN</td>
</tr>
<tr>
<td>13.067</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n244_s/SUM</td>
</tr>
<tr>
<td>13.304</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n290_s3/I1</td>
</tr>
<tr>
<td>13.859</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n290_s3/F</td>
</tr>
<tr>
<td>14.096</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n290_s2/I2</td>
</tr>
<tr>
<td>14.549</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n290_s2/F</td>
</tr>
<tr>
<td>14.786</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/remainder_5_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/remainder_5_s0/CLK</td>
</tr>
<tr>
<td>10.828</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/remainder_5_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>25</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 10.610, 76.205%; route: 3.081, 22.129%; tC2Q: 0.232, 1.666%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.923</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.828</td>
</tr>
<tr>
<td class="label">From</td>
<td>integer_division_inst/integer_division_has_rem_inst/reg_divisor_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>integer_division_inst/integer_division_has_rem_inst/remainder_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/reg_divisor_0_s0/CLK</td>
</tr>
<tr>
<td>1.095</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>integer_division_inst/integer_division_has_rem_inst/reg_divisor_0_s0/Q</td>
</tr>
<tr>
<td>1.332</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n24_s8/I1</td>
</tr>
<tr>
<td>1.887</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n24_s8/F</td>
</tr>
<tr>
<td>2.124</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n27_s5/I1</td>
</tr>
<tr>
<td>2.679</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n27_s5/F</td>
</tr>
<tr>
<td>2.916</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][5]_s/I0</td>
</tr>
<tr>
<td>3.465</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][5]_s/COUT</td>
</tr>
<tr>
<td>3.465</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][6]_s/CIN</td>
</tr>
<tr>
<td>3.500</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][6]_s/COUT</td>
</tr>
<tr>
<td>3.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][7]_s/CIN</td>
</tr>
<tr>
<td>3.535</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][7]_s/COUT</td>
</tr>
<tr>
<td>3.535</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/sign[1]_s/CIN</td>
</tr>
<tr>
<td>4.005</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/sign[1]_s/SUM</td>
</tr>
<tr>
<td>4.242</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][0]_s/I3</td>
</tr>
<tr>
<td>4.613</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][0]_s/COUT</td>
</tr>
<tr>
<td>4.613</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][1]_s/CIN</td>
</tr>
<tr>
<td>4.648</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][1]_s/COUT</td>
</tr>
<tr>
<td>4.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][2]_s/CIN</td>
</tr>
<tr>
<td>4.683</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][2]_s/COUT</td>
</tr>
<tr>
<td>4.683</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][3]_s/CIN</td>
</tr>
<tr>
<td>4.719</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][3]_s/COUT</td>
</tr>
<tr>
<td>4.719</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][4]_s/CIN</td>
</tr>
<tr>
<td>4.754</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][4]_s/COUT</td>
</tr>
<tr>
<td>4.754</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][5]_s/CIN</td>
</tr>
<tr>
<td>4.789</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][5]_s/COUT</td>
</tr>
<tr>
<td>4.789</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][6]_s/CIN</td>
</tr>
<tr>
<td>4.824</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][6]_s/COUT</td>
</tr>
<tr>
<td>4.824</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][7]_s/CIN</td>
</tr>
<tr>
<td>4.859</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][7]_s/COUT</td>
</tr>
<tr>
<td>4.859</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/sign[2]_s/CIN</td>
</tr>
<tr>
<td>5.329</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/sign[2]_s/SUM</td>
</tr>
<tr>
<td>5.566</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][0]_s/I3</td>
</tr>
<tr>
<td>5.937</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][0]_s/COUT</td>
</tr>
<tr>
<td>5.937</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][1]_s/CIN</td>
</tr>
<tr>
<td>5.973</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][1]_s/COUT</td>
</tr>
<tr>
<td>5.973</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][2]_s/CIN</td>
</tr>
<tr>
<td>6.008</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][2]_s/COUT</td>
</tr>
<tr>
<td>6.008</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][3]_s/CIN</td>
</tr>
<tr>
<td>6.043</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][3]_s/COUT</td>
</tr>
<tr>
<td>6.043</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][4]_s/CIN</td>
</tr>
<tr>
<td>6.078</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][4]_s/COUT</td>
</tr>
<tr>
<td>6.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][5]_s/CIN</td>
</tr>
<tr>
<td>6.113</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][5]_s/COUT</td>
</tr>
<tr>
<td>6.113</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][6]_s/CIN</td>
</tr>
<tr>
<td>6.149</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][6]_s/COUT</td>
</tr>
<tr>
<td>6.149</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][7]_s/CIN</td>
</tr>
<tr>
<td>6.184</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][7]_s/COUT</td>
</tr>
<tr>
<td>6.184</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/sign[3]_s/CIN</td>
</tr>
<tr>
<td>6.654</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/sign[3]_s/SUM</td>
</tr>
<tr>
<td>6.891</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][0]_s/I3</td>
</tr>
<tr>
<td>7.262</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][0]_s/COUT</td>
</tr>
<tr>
<td>7.262</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][1]_s/CIN</td>
</tr>
<tr>
<td>7.297</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][1]_s/COUT</td>
</tr>
<tr>
<td>7.297</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][2]_s/CIN</td>
</tr>
<tr>
<td>7.332</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][2]_s/COUT</td>
</tr>
<tr>
<td>7.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][3]_s/CIN</td>
</tr>
<tr>
<td>7.367</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][3]_s/COUT</td>
</tr>
<tr>
<td>7.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][4]_s/CIN</td>
</tr>
<tr>
<td>7.403</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][4]_s/COUT</td>
</tr>
<tr>
<td>7.403</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][5]_s/CIN</td>
</tr>
<tr>
<td>7.438</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][5]_s/COUT</td>
</tr>
<tr>
<td>7.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][6]_s/CIN</td>
</tr>
<tr>
<td>7.473</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][6]_s/COUT</td>
</tr>
<tr>
<td>7.473</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][7]_s/CIN</td>
</tr>
<tr>
<td>7.508</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][7]_s/COUT</td>
</tr>
<tr>
<td>7.508</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/sign[4]_s/CIN</td>
</tr>
<tr>
<td>7.978</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/sign[4]_s/SUM</td>
</tr>
<tr>
<td>8.215</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][0]_s/I3</td>
</tr>
<tr>
<td>8.586</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][0]_s/COUT</td>
</tr>
<tr>
<td>8.586</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][1]_s/CIN</td>
</tr>
<tr>
<td>8.621</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][1]_s/COUT</td>
</tr>
<tr>
<td>8.621</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][2]_s/CIN</td>
</tr>
<tr>
<td>8.657</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][2]_s/COUT</td>
</tr>
<tr>
<td>8.657</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][3]_s/CIN</td>
</tr>
<tr>
<td>8.692</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][3]_s/COUT</td>
</tr>
<tr>
<td>8.692</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][4]_s/CIN</td>
</tr>
<tr>
<td>8.727</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][4]_s/COUT</td>
</tr>
<tr>
<td>8.727</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][5]_s/CIN</td>
</tr>
<tr>
<td>8.762</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][5]_s/COUT</td>
</tr>
<tr>
<td>8.762</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][6]_s/CIN</td>
</tr>
<tr>
<td>8.797</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][6]_s/COUT</td>
</tr>
<tr>
<td>8.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][7]_s/CIN</td>
</tr>
<tr>
<td>8.833</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][7]_s/COUT</td>
</tr>
<tr>
<td>8.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/sign[5]_s/CIN</td>
</tr>
<tr>
<td>9.303</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/sign[5]_s/SUM</td>
</tr>
<tr>
<td>9.540</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][0]_s/I3</td>
</tr>
<tr>
<td>9.911</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][0]_s/COUT</td>
</tr>
<tr>
<td>9.911</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][1]_s/CIN</td>
</tr>
<tr>
<td>9.946</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][1]_s/COUT</td>
</tr>
<tr>
<td>9.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][2]_s/CIN</td>
</tr>
<tr>
<td>9.981</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][2]_s/COUT</td>
</tr>
<tr>
<td>9.981</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][3]_s/CIN</td>
</tr>
<tr>
<td>10.016</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][3]_s/COUT</td>
</tr>
<tr>
<td>10.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][4]_s/CIN</td>
</tr>
<tr>
<td>10.051</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][4]_s/COUT</td>
</tr>
<tr>
<td>10.051</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][5]_s/CIN</td>
</tr>
<tr>
<td>10.087</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][5]_s/COUT</td>
</tr>
<tr>
<td>10.087</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][6]_s/CIN</td>
</tr>
<tr>
<td>10.122</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][6]_s/COUT</td>
</tr>
<tr>
<td>10.122</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][7]_s/CIN</td>
</tr>
<tr>
<td>10.157</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][7]_s/COUT</td>
</tr>
<tr>
<td>10.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/sign[6]_s/CIN</td>
</tr>
<tr>
<td>10.627</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/sign[6]_s/SUM</td>
</tr>
<tr>
<td>10.864</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][0]_s/I3</td>
</tr>
<tr>
<td>11.235</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][0]_s/COUT</td>
</tr>
<tr>
<td>11.235</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][1]_s/CIN</td>
</tr>
<tr>
<td>11.270</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][1]_s/COUT</td>
</tr>
<tr>
<td>11.270</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][2]_s/CIN</td>
</tr>
<tr>
<td>11.305</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][2]_s/COUT</td>
</tr>
<tr>
<td>11.305</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][3]_s/CIN</td>
</tr>
<tr>
<td>11.775</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][3]_s/SUM</td>
</tr>
<tr>
<td>12.012</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/n246_s/I0</td>
</tr>
<tr>
<td>12.561</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n246_s/COUT</td>
</tr>
<tr>
<td>12.561</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/n245_s/CIN</td>
</tr>
<tr>
<td>13.031</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n245_s/SUM</td>
</tr>
<tr>
<td>13.268</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n291_s3/I1</td>
</tr>
<tr>
<td>13.823</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n291_s3/F</td>
</tr>
<tr>
<td>14.060</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n291_s2/I2</td>
</tr>
<tr>
<td>14.513</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n291_s2/F</td>
</tr>
<tr>
<td>14.750</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/remainder_4_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/remainder_4_s0/CLK</td>
</tr>
<tr>
<td>10.828</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/remainder_4_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>25</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 10.575, 76.144%; route: 3.081, 22.185%; tC2Q: 0.232, 1.671%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.888</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.715</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.828</td>
</tr>
<tr>
<td class="label">From</td>
<td>integer_division_inst/integer_division_has_rem_inst/reg_divisor_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>integer_division_inst/integer_division_has_rem_inst/remainder_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/reg_divisor_0_s0/CLK</td>
</tr>
<tr>
<td>1.095</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>integer_division_inst/integer_division_has_rem_inst/reg_divisor_0_s0/Q</td>
</tr>
<tr>
<td>1.332</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n24_s8/I1</td>
</tr>
<tr>
<td>1.887</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n24_s8/F</td>
</tr>
<tr>
<td>2.124</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n27_s5/I1</td>
</tr>
<tr>
<td>2.679</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[0].non_restoring_division_inst/n27_s5/F</td>
</tr>
<tr>
<td>2.916</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][5]_s/I0</td>
</tr>
<tr>
<td>3.465</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][5]_s/COUT</td>
</tr>
<tr>
<td>3.465</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][6]_s/CIN</td>
</tr>
<tr>
<td>3.500</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][6]_s/COUT</td>
</tr>
<tr>
<td>3.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][7]_s/CIN</td>
</tr>
<tr>
<td>3.535</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/reg_sub_add[1][7]_s/COUT</td>
</tr>
<tr>
<td>3.535</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/sign[1]_s/CIN</td>
</tr>
<tr>
<td>4.005</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[1].non_restoring_division_inst/sign[1]_s/SUM</td>
</tr>
<tr>
<td>4.242</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][0]_s/I3</td>
</tr>
<tr>
<td>4.613</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][0]_s/COUT</td>
</tr>
<tr>
<td>4.613</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][1]_s/CIN</td>
</tr>
<tr>
<td>4.648</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][1]_s/COUT</td>
</tr>
<tr>
<td>4.648</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][2]_s/CIN</td>
</tr>
<tr>
<td>4.683</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][2]_s/COUT</td>
</tr>
<tr>
<td>4.683</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][3]_s/CIN</td>
</tr>
<tr>
<td>4.719</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][3]_s/COUT</td>
</tr>
<tr>
<td>4.719</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][4]_s/CIN</td>
</tr>
<tr>
<td>4.754</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][4]_s/COUT</td>
</tr>
<tr>
<td>4.754</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][5]_s/CIN</td>
</tr>
<tr>
<td>4.789</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][5]_s/COUT</td>
</tr>
<tr>
<td>4.789</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][6]_s/CIN</td>
</tr>
<tr>
<td>4.824</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][6]_s/COUT</td>
</tr>
<tr>
<td>4.824</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][7]_s/CIN</td>
</tr>
<tr>
<td>4.859</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/reg_sub_add[2][7]_s/COUT</td>
</tr>
<tr>
<td>4.859</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/sign[2]_s/CIN</td>
</tr>
<tr>
<td>5.329</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[2].non_restoring_division_inst/sign[2]_s/SUM</td>
</tr>
<tr>
<td>5.566</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][0]_s/I3</td>
</tr>
<tr>
<td>5.937</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][0]_s/COUT</td>
</tr>
<tr>
<td>5.937</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][1]_s/CIN</td>
</tr>
<tr>
<td>5.973</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][1]_s/COUT</td>
</tr>
<tr>
<td>5.973</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][2]_s/CIN</td>
</tr>
<tr>
<td>6.008</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][2]_s/COUT</td>
</tr>
<tr>
<td>6.008</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][3]_s/CIN</td>
</tr>
<tr>
<td>6.043</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][3]_s/COUT</td>
</tr>
<tr>
<td>6.043</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][4]_s/CIN</td>
</tr>
<tr>
<td>6.078</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][4]_s/COUT</td>
</tr>
<tr>
<td>6.078</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][5]_s/CIN</td>
</tr>
<tr>
<td>6.113</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][5]_s/COUT</td>
</tr>
<tr>
<td>6.113</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][6]_s/CIN</td>
</tr>
<tr>
<td>6.149</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][6]_s/COUT</td>
</tr>
<tr>
<td>6.149</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][7]_s/CIN</td>
</tr>
<tr>
<td>6.184</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/reg_sub_add[3][7]_s/COUT</td>
</tr>
<tr>
<td>6.184</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/sign[3]_s/CIN</td>
</tr>
<tr>
<td>6.654</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[3].non_restoring_division_inst/sign[3]_s/SUM</td>
</tr>
<tr>
<td>6.891</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][0]_s/I3</td>
</tr>
<tr>
<td>7.262</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][0]_s/COUT</td>
</tr>
<tr>
<td>7.262</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][1]_s/CIN</td>
</tr>
<tr>
<td>7.297</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][1]_s/COUT</td>
</tr>
<tr>
<td>7.297</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][2]_s/CIN</td>
</tr>
<tr>
<td>7.332</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][2]_s/COUT</td>
</tr>
<tr>
<td>7.332</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][3]_s/CIN</td>
</tr>
<tr>
<td>7.367</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][3]_s/COUT</td>
</tr>
<tr>
<td>7.367</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][4]_s/CIN</td>
</tr>
<tr>
<td>7.403</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][4]_s/COUT</td>
</tr>
<tr>
<td>7.403</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][5]_s/CIN</td>
</tr>
<tr>
<td>7.438</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][5]_s/COUT</td>
</tr>
<tr>
<td>7.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][6]_s/CIN</td>
</tr>
<tr>
<td>7.473</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][6]_s/COUT</td>
</tr>
<tr>
<td>7.473</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][7]_s/CIN</td>
</tr>
<tr>
<td>7.508</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/reg_sub_add[4][7]_s/COUT</td>
</tr>
<tr>
<td>7.508</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/sign[4]_s/CIN</td>
</tr>
<tr>
<td>7.978</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[4].non_restoring_division_inst/sign[4]_s/SUM</td>
</tr>
<tr>
<td>8.215</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][0]_s/I3</td>
</tr>
<tr>
<td>8.586</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][0]_s/COUT</td>
</tr>
<tr>
<td>8.586</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][1]_s/CIN</td>
</tr>
<tr>
<td>8.621</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][1]_s/COUT</td>
</tr>
<tr>
<td>8.621</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][2]_s/CIN</td>
</tr>
<tr>
<td>8.657</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][2]_s/COUT</td>
</tr>
<tr>
<td>8.657</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][3]_s/CIN</td>
</tr>
<tr>
<td>8.692</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][3]_s/COUT</td>
</tr>
<tr>
<td>8.692</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][4]_s/CIN</td>
</tr>
<tr>
<td>8.727</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][4]_s/COUT</td>
</tr>
<tr>
<td>8.727</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][5]_s/CIN</td>
</tr>
<tr>
<td>8.762</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][5]_s/COUT</td>
</tr>
<tr>
<td>8.762</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][6]_s/CIN</td>
</tr>
<tr>
<td>8.797</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][6]_s/COUT</td>
</tr>
<tr>
<td>8.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][7]_s/CIN</td>
</tr>
<tr>
<td>8.833</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/reg_sub_add[5][7]_s/COUT</td>
</tr>
<tr>
<td>8.833</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/sign[5]_s/CIN</td>
</tr>
<tr>
<td>9.303</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[5].non_restoring_division_inst/sign[5]_s/SUM</td>
</tr>
<tr>
<td>9.540</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][0]_s/I3</td>
</tr>
<tr>
<td>9.911</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][0]_s/COUT</td>
</tr>
<tr>
<td>9.911</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][1]_s/CIN</td>
</tr>
<tr>
<td>9.946</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][1]_s/COUT</td>
</tr>
<tr>
<td>9.946</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][2]_s/CIN</td>
</tr>
<tr>
<td>9.981</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][2]_s/COUT</td>
</tr>
<tr>
<td>9.981</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][3]_s/CIN</td>
</tr>
<tr>
<td>10.016</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][3]_s/COUT</td>
</tr>
<tr>
<td>10.016</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][4]_s/CIN</td>
</tr>
<tr>
<td>10.051</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][4]_s/COUT</td>
</tr>
<tr>
<td>10.051</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][5]_s/CIN</td>
</tr>
<tr>
<td>10.087</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][5]_s/COUT</td>
</tr>
<tr>
<td>10.087</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][6]_s/CIN</td>
</tr>
<tr>
<td>10.122</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][6]_s/COUT</td>
</tr>
<tr>
<td>10.122</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][7]_s/CIN</td>
</tr>
<tr>
<td>10.157</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/reg_sub_add[6][7]_s/COUT</td>
</tr>
<tr>
<td>10.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/sign[6]_s/CIN</td>
</tr>
<tr>
<td>10.627</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[6].non_restoring_division_inst/sign[6]_s/SUM</td>
</tr>
<tr>
<td>10.864</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][0]_s/I3</td>
</tr>
<tr>
<td>11.235</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][0]_s/COUT</td>
</tr>
<tr>
<td>11.235</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][1]_s/CIN</td>
</tr>
<tr>
<td>11.270</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][1]_s/COUT</td>
</tr>
<tr>
<td>11.270</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][2]_s/CIN</td>
</tr>
<tr>
<td>11.740</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/gen_non_restoring[7].non_restoring_division_inst/reg_sub_add[7][2]_s/SUM</td>
</tr>
<tr>
<td>11.977</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/n247_s/I0</td>
</tr>
<tr>
<td>12.526</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n247_s/COUT</td>
</tr>
<tr>
<td>12.526</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>integer_division_inst/integer_division_has_rem_inst/n246_s/CIN</td>
</tr>
<tr>
<td>12.996</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n246_s/SUM</td>
</tr>
<tr>
<td>13.233</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n292_s3/I1</td>
</tr>
<tr>
<td>13.788</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n292_s3/F</td>
</tr>
<tr>
<td>14.025</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n292_s2/I2</td>
</tr>
<tr>
<td>14.478</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/n292_s2/F</td>
</tr>
<tr>
<td>14.715</td>
<td>0.237</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/remainder_3_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.863</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/remainder_3_s0/CLK</td>
</tr>
<tr>
<td>10.828</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>integer_division_inst/integer_division_has_rem_inst/remainder_3_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>25</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 10.540, 76.084%; route: 3.081, 22.241%; tC2Q: 0.232, 1.675%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 79.130%; route: 0.180, 20.870%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
