# A RISC-V 5-stage Pipelined CPU

## Includes Hazard Detection and Data Forwarding



