#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x2217650 .scope module, "TestBench" "TestBench" 2 5;
 .timescale 0 0;
v0x22e2760_0 .var "Clk", 0 0;
v0x22e27e0_0 .var "Reset", 0 0;
v0x22e28f0_0 .var "Start", 0 0;
v0x22e2970_0 .var "address", 26 0;
v0x22e29f0_0 .var/i "counter", 31 0;
v0x22e2a70_0 .net "cpu_mem_addr", 31 0, L_0x22e5f50; 1 drivers
v0x22e2af0_0 .net "cpu_mem_data", 255 0, L_0x22e6080; 1 drivers
v0x22e2b70_0 .net "cpu_mem_enable", 0 0, v0x22d40e0_0; 1 drivers
v0x22e2c40_0 .net "cpu_mem_write", 0 0, v0x22d4230_0; 1 drivers
v0x22e2cc0_0 .var "flag", 0 0;
v0x22e2d40_0 .var/i "i", 31 0;
v0x22e2dc0_0 .var "index", 4 0;
v0x22e2e40_0 .net "mem_cpu_ack", 0 0, L_0x22e6200; 1 drivers
v0x22e2ec0_0 .net "mem_cpu_data", 255 0, v0x22d1a40_0; 1 drivers
v0x22e2fc0_0 .var/i "outfile", 31 0;
v0x22e3040_0 .var/i "outfile2", 31 0;
v0x22e2f40_0 .var "tag", 23 0;
S_0x22d2040 .scope module, "CPU" "CPU" 2 25, 3 27, S_0x2217650;
 .timescale 0 0;
L_0x22dc830 .functor NOT 1, v0x22d7190_0, C4<0>, C4<0>, C4<0>;
v0x22dea70_0 .net "EX_aluCtrl", 3 0, v0x22db1f0_0; 1 drivers
v0x22deb40_0 .net "EX_aluOp", 1 0, v0x22d9780_0; 1 drivers
v0x22dec10_0 .net "EX_aluResult", 31 0, v0x22dbe30_0; 1 drivers
v0x22dece0_0 .net "EX_aluSrc", 0 0, v0x22d98a0_0; 1 drivers
v0x22dedb0_0 .net "EX_aluSrc1", 31 0, v0x22dd500_0; 1 drivers
v0x22dee80_0 .net "EX_aluSrc2", 31 0, v0x22dde30_0; 1 drivers
v0x22def50_0 .net "EX_forwardingA", 1 0, v0x22d7510_0; 1 drivers
v0x22df020_0 .net "EX_forwardingB", 1 0, v0x22d75b0_0; 1 drivers
v0x22df140_0 .net "EX_funct", 9 0, v0x22d9ad0_0; 1 drivers
v0x22df210_0 .net "EX_immExtended", 31 0, v0x22d9c90_0; 1 drivers
v0x22df290_0 .net "EX_memRead", 0 0, v0x22d9dd0_0; 1 drivers
v0x22df310_0 .net "EX_memToReg", 0 0, v0x22d9ef0_0; 1 drivers
v0x22df3e0_0 .net "EX_memWrite", 0 0, v0x22da070_0; 1 drivers
v0x22df4b0_0 .net "EX_rdAddr", 4 0, v0x22d9ff0_0; 1 drivers
v0x22df5b0_0 .net "EX_regWrite", 0 0, v0x22da340_0; 1 drivers
v0x22df680_0 .net "EX_rsAddr", 4 0, v0x22da2a0_0; 1 drivers
v0x22df530_0 .net "EX_rsData", 31 0, v0x22da630_0; 1 drivers
v0x22df830_0 .net "EX_rtAddr", 4 0, v0x22da570_0; 1 drivers
v0x22df950_0 .net "EX_rtData", 31 0, v0x22da730_0; 1 drivers
v0x22dfa20_0 .net "EX_rtForward", 31 0, v0x22dcfe0_0; 1 drivers
v0x22df8b0_0 .net "EX_wbAddr", 4 0, v0x22dab50_0; 1 drivers
v0x22dfb50_0 .net "ID_IFFlush", 0 0, v0x22db7d0_0; 1 drivers
v0x22dfc90_0 .net "ID_aluOp", 1 0, v0x22db4f0_0; 1 drivers
v0x22dfd10_0 .net "ID_aluOpMux", 1 0, v0x22dc200_0; 1 drivers
v0x22dfe60_0 .net "ID_aluSrc", 0 0, v0x22db5b0_0; 1 drivers
v0x22dfee0_0 .net "ID_aluSrcMux", 0 0, v0x22dc360_0; 1 drivers
v0x22dfde0_0 .net "ID_branch", 0 0, v0x22db650_0; 1 drivers
v0x22e0090_0 .net "ID_equal", 0 0, v0x22d7a30_0; 1 drivers
v0x22dffb0_0 .net "ID_funct", 9 0, L_0x22e3320; 1 drivers
v0x22e0200_0 .net "ID_hazardDetected", 0 0, v0x22d7190_0; 1 drivers
v0x22e0110_0 .net "ID_immExtended", 31 0, v0x22d8030_0; 1 drivers
v0x22e0380_0 .net "ID_immShifted", 31 0, v0x22d7e30_0; 1 drivers
v0x22e0280_0 .net "ID_instr", 31 0, v0x22dafd0_0; 1 drivers
v0x22e0510_0 .net "ID_instrAddr", 31 0, v0x22daed0_0; 1 drivers
v0x22e0450_0 .net "ID_memRead", 0 0, v0x22db880_0; 1 drivers
v0x22e0700_0 .net "ID_memReadMux", 0 0, v0x22dc580_0; 1 drivers
v0x22e05e0_0 .net "ID_memToReg", 0 0, v0x22db900_0; 1 drivers
v0x22e08b0_0 .net "ID_memToRegMux", 0 0, v0x22dc700_0; 1 drivers
v0x22e07d0_0 .net "ID_memWrite", 0 0, v0x22db980_0; 1 drivers
v0x22e0a70_0 .net "ID_memWriteMux", 0 0, v0x22dc8c0_0; 1 drivers
v0x22e0980_0 .net "ID_pcBranch", 31 0, v0x22de6f0_0; 1 drivers
v0x22e0c40_0 .net "ID_regWrite", 0 0, v0x22dbaf0_0; 1 drivers
v0x22e0b40_0 .net "ID_regWriteMux", 0 0, v0x22dca20_0; 1 drivers
v0x22e0e20_0 .net "ID_rsData", 31 0, L_0x22e43d0; 1 drivers
v0x22e0cc0_0 .net "ID_rtData", 31 0, L_0x22e4c10; 1 drivers
v0x22e0d40_0 .net "ID_wbAddr", 4 0, v0x22dda80_0; 1 drivers
v0x22e1020_0 .net "ID_wbDst", 0 0, v0x22dbb90_0; 1 drivers
v0x22e10f0_0 .net "IF_instr", 31 0, L_0x22e3d30; 1 drivers
v0x22e0ef0_0 .net "IF_instrAddr", 31 0, v0x22d6ba0_0; 1 drivers
v0x22e1300_0 .net "IF_pc", 31 0, v0x22de1e0_0; 1 drivers
v0x22e1170_0 .net "IF_pcNext", 31 0, v0x22de9c0_0; 1 drivers
v0x22e1240_0 .net "MEM_aluResult", 31 0, v0x22d8c40_0; 1 drivers
v0x22e1530_0 .net "MEM_memData", 31 0, v0x22d4410_0; 1 drivers
v0x22e1600_0 .net "MEM_memRead", 0 0, v0x22d8e10_0; 1 drivers
v0x22e13d0_0 .net "MEM_memToReg", 0 0, v0x22d8f10_0; 1 drivers
v0x22e14a0_0 .net "MEM_memWrite", 0 0, v0x22d9060_0; 1 drivers
v0x22e18a0_0 .net "MEM_regWrite", 0 0, v0x22d9190_0; 1 drivers
v0x22e1920_0 .net "MEM_rtData", 31 0, v0x22d9300_0; 1 drivers
v0x22e16d0_0 .net "MEM_stall", 0 0, L_0x22dd260; 1 drivers
v0x22e1750_0 .net "MEM_wbAddr", 4 0, v0x22d9530_0; 1 drivers
v0x22e17d0_0 .net "WB_aluResult", 31 0, v0x22d83e0_0; 1 drivers
v0x22e1be0_0 .net "WB_memData", 31 0, v0x22d85c0_0; 1 drivers
v0x22e19f0_0 .net "WB_memToReg", 0 0, v0x22d86c0_0; 1 drivers
v0x22e1ac0_0 .net "WB_regWrite", 0 0, v0x22d8830_0; 1 drivers
v0x22e1e70_0 .net "WB_wbAddr", 4 0, v0x22d8a00_0; 1 drivers
v0x22e1ef0_0 .net "WB_wbData", 31 0, v0x22dd8b0_0; 1 drivers
v0x22e1cf0_0 .net *"_s1", 6 0, L_0x22e3150; 1 drivers
v0x22e1d70_0 .net *"_s3", 2 0, L_0x22e31f0; 1 drivers
v0x22e1df0_0 .net "clk_i", 0 0, v0x22e2760_0; 1 drivers
v0x22e21a0_0 .alias "mem_ack_i", 0 0, v0x22e2e40_0;
v0x22e1f70_0 .alias "mem_addr_o", 31 0, v0x22e2a70_0;
v0x22e1ff0_0 .alias "mem_data_i", 255 0, v0x22e2ec0_0;
v0x22e20c0_0 .alias "mem_data_o", 255 0, v0x22e2af0_0;
v0x22e2470_0 .alias "mem_enable_o", 0 0, v0x22e2b70_0;
v0x22e2270_0 .alias "mem_write_o", 0 0, v0x22e2c40_0;
v0x22e2340_0 .net "rst_i", 0 0, v0x22e27e0_0; 1 drivers
v0x22e23c0_0 .net "start_i", 0 0, v0x22e28f0_0; 1 drivers
L_0x22e3150 .part v0x22dafd0_0, 25, 7;
L_0x22e31f0 .part v0x22dafd0_0, 12, 3;
L_0x22e3320 .concat [ 3 7 0 0], L_0x22e31f0, L_0x22e3150;
L_0x22e3410 .part v0x22dafd0_0, 20, 5;
L_0x22e34b0 .part v0x22dafd0_0, 7, 5;
L_0x22e3550 .part v0x22dafd0_0, 0, 7;
L_0x22e35f0 .part v0x22dafd0_0, 15, 5;
L_0x22e37a0 .part v0x22dafd0_0, 20, 5;
L_0x22e3840 .part v0x22dafd0_0, 7, 5;
L_0x22e38e0 .part v0x22dafd0_0, 15, 5;
L_0x22e3980 .part v0x22dafd0_0, 20, 5;
L_0x22e4df0 .part v0x22dafd0_0, 15, 5;
L_0x22e4e90 .part v0x22dafd0_0, 20, 5;
S_0x22de7a0 .scope module, "PC_Adder" "Adder" 3 150, 4 1, S_0x22d2040;
 .timescale 0 0;
v0x22de8c0_0 .alias "operand1_i", 31 0, v0x22e0ef0_0;
v0x22de940_0 .net "operand2_i", 31 0, C4<00000000000000000000000000000100>; 1 drivers
v0x22de9c0_0 .var "result_o", 31 0;
E_0x22de890 .event edge, v0x22d6710_0, v0x22de940_0;
S_0x22de470 .scope module, "Branch_Adder" "Adder" 3 156, 4 1, S_0x22d2040;
 .timescale 0 0;
v0x22de590_0 .alias "operand1_i", 31 0, v0x22e0380_0;
v0x22de640_0 .alias "operand2_i", 31 0, v0x22e0510_0;
v0x22de6f0_0 .var "result_o", 31 0;
E_0x22de560 .event edge, v0x22d7e30_0, v0x22daed0_0;
S_0x22de0c0 .scope module, "PC_Dst_MUX" "MUX32" 3 164, 5 1, S_0x22d2040;
 .timescale 0 0;
v0x22de1e0_0 .var "output_o", 31 0;
v0x22de290_0 .alias "signal_i", 0 0, v0x22dfde0_0;
v0x22de340_0 .alias "source1_i", 31 0, v0x22e1170_0;
v0x22de3c0_0 .alias "source2_i", 31 0, v0x22e0980_0;
E_0x22de1b0 .event edge, v0x22db650_0, v0x22de3c0_0, v0x22de340_0;
S_0x22ddd10 .scope module, "RT_IMM_MUX" "MUX32" 3 171, 5 1, S_0x22d2040;
 .timescale 0 0;
v0x22dde30_0 .var "output_o", 31 0;
v0x22ddee0_0 .alias "signal_i", 0 0, v0x22dece0_0;
v0x22ddf90_0 .alias "source1_i", 31 0, v0x22dfa20_0;
v0x22de010_0 .alias "source2_i", 31 0, v0x22df210_0;
E_0x22dde00 .event edge, v0x22d98a0_0, v0x22d9c90_0, v0x22d9210_0;
S_0x22dd960 .scope module, "WB_Addr_MUX" "MUX5" 3 178, 6 1, S_0x22d2040;
 .timescale 0 0;
v0x22dda80_0 .var "output_o", 4 0;
v0x22ddb30_0 .alias "signal_i", 0 0, v0x22e1020_0;
v0x22ddbe0_0 .net "source1_i", 4 0, L_0x22e3410; 1 drivers
v0x22ddc60_0 .net "source2_i", 4 0, L_0x22e34b0; 1 drivers
E_0x22dda50 .event edge, v0x22dbb90_0, v0x22ddc60_0, v0x22ddbe0_0;
S_0x22dd580 .scope module, "MUX_MemToReg" "MUX_MemToReg" 3 186, 7 1, S_0x22d2040;
 .timescale 0 0;
v0x22dd6a0_0 .alias "aluResult_i", 31 0, v0x22e17d0_0;
v0x22dd750_0 .alias "memData_i", 31 0, v0x22e1be0_0;
v0x22dd800_0 .alias "memToReg_i", 0 0, v0x22e19f0_0;
v0x22dd8b0_0 .var "wbData_o", 31 0;
E_0x22dd670 .event edge, v0x22d86c0_0, v0x22d85c0_0, v0x22d83e0_0;
S_0x22dd090 .scope module, "MUX_AluSrc1" "MUX_AluSrc" 3 193, 8 1, S_0x22d2040;
 .timescale 0 0;
v0x22dd1e0_0 .alias "aluForward_i", 31 0, v0x22e1240_0;
v0x22dd2f0_0 .alias "currentData_i", 31 0, v0x22df530_0;
v0x22dd3a0_0 .alias "forwarSignal_i", 1 0, v0x22def50_0;
v0x22dd450_0 .alias "memForward_i", 31 0, v0x22e1ef0_0;
v0x22dd500_0 .var "output_o", 31 0;
E_0x22dd180 .event edge, v0x22d7510_0, v0x22d4500_0, v0x22d52f0_0, v0x22da630_0;
S_0x22dcbd0 .scope module, "MUX_AluSrc2" "MUX_AluSrc" 3 201, 8 1, S_0x22d2040;
 .timescale 0 0;
v0x22dcd20_0 .alias "aluForward_i", 31 0, v0x22e1240_0;
v0x22dcda0_0 .alias "currentData_i", 31 0, v0x22df950_0;
v0x22dce50_0 .alias "forwarSignal_i", 1 0, v0x22df020_0;
v0x22dcf00_0 .alias "memForward_i", 31 0, v0x22e1ef0_0;
v0x22dcfe0_0 .var "output_o", 31 0;
E_0x22dccc0 .event edge, v0x22d75b0_0, v0x22d4500_0, v0x22d52f0_0, v0x22da730_0;
S_0x22dc010 .scope module, "MUX_Stall" "MUX_Stall" 3 209, 9 1, S_0x22d2040;
 .timescale 0 0;
v0x22dc130_0 .alias "aluOp_i", 1 0, v0x22dfc90_0;
v0x22dc200_0 .var "aluOp_o", 1 0;
v0x22dc2b0_0 .alias "aluSrc_i", 0 0, v0x22dfe60_0;
v0x22dc360_0 .var "aluSrc_o", 0 0;
v0x22dc440_0 .alias "hazardDetected_i", 0 0, v0x22e0200_0;
v0x22dc4c0_0 .alias "memRead_i", 0 0, v0x22e0450_0;
v0x22dc580_0 .var "memRead_o", 0 0;
v0x22dc600_0 .alias "memToReg_i", 0 0, v0x22e05e0_0;
v0x22dc700_0 .var "memToReg_o", 0 0;
v0x22dc7b0_0 .alias "memWrite_i", 0 0, v0x22e07d0_0;
v0x22dc8c0_0 .var "memWrite_o", 0 0;
v0x22dc970_0 .alias "regWrite_i", 0 0, v0x22e0c40_0;
v0x22dca20_0 .var "regWrite_o", 0 0;
v0x22dcad0_0 .net "zero_i", 0 0, C4<0>; 1 drivers
E_0x22dc100/0 .event edge, v0x22d7190_0, v0x22db4f0_0, v0x22db5b0_0, v0x22db880_0;
E_0x22dc100/1 .event edge, v0x22db980_0, v0x22db900_0, v0x22dbaf0_0;
E_0x22dc100 .event/or E_0x22dc100/0, E_0x22dc100/1;
S_0x22dbc30 .scope module, "ALU" "ALU" 3 229, 10 1, S_0x22d2040;
 .timescale 0 0;
v0x22dbd60_0 .alias "aluCtrl_i", 3 0, v0x22dea70_0;
v0x22dbe30_0 .var "aluResult_o", 31 0;
v0x22dbee0_0 .alias "aluSrc1_i", 31 0, v0x22dedb0_0;
v0x22dbf60_0 .alias "aluSrc2_i", 31 0, v0x22dee80_0;
E_0x22db770 .event edge, v0x22db1f0_0, v0x22dbee0_0, v0x22dbf60_0;
S_0x22db3d0 .scope module, "Control" "Control" 3 238, 11 1, S_0x22d2040;
 .timescale 0 0;
v0x22db4f0_0 .var "aluOp_o", 1 0;
v0x22db5b0_0 .var "aluSrc_o", 0 0;
v0x22db650_0 .var "branch_o", 0 0;
v0x22db6f0_0 .alias "equal_i", 0 0, v0x22e0090_0;
v0x22db7d0_0 .var "flush_o", 0 0;
v0x22db880_0 .var "memRead_o", 0 0;
v0x22db900_0 .var "memToReg_o", 0 0;
v0x22db980_0 .var "memWrite_o", 0 0;
v0x22dba50_0 .net "opCode_i", 6 0, L_0x22e3550; 1 drivers
v0x22dbaf0_0 .var "regWrite_o", 0 0;
v0x22dbb90_0 .var "wbDst_o", 0 0;
E_0x22db4c0 .event edge, v0x22dba50_0, v0x22d7a30_0;
S_0x22db0d0 .scope module, "ALU_Control" "ALU_Control" 3 253, 12 1, S_0x22d2040;
 .timescale 0 0;
v0x22db1f0_0 .var "aluCtrl_o", 3 0;
v0x22db270_0 .alias "aluOp_i", 1 0, v0x22deb40_0;
v0x22db320_0 .alias "funct_i", 9 0, v0x22df140_0;
E_0x22db1c0 .event edge, v0x22d9ad0_0, v0x22d9780_0;
S_0x22da9e0 .scope module, "Register_IF_ID" "Register_IF_ID" 3 261, 13 1, S_0x22d2040;
 .timescale 0 0;
v0x22dacd0_0 .alias "IFFlush_i", 0 0, v0x22dfb50_0;
v0x22dad50_0 .alias "clk_i", 0 0, v0x22e1df0_0;
v0x22dadd0_0 .alias "hazardDetected_i", 0 0, v0x22e0200_0;
v0x22dae50_0 .alias "instrAddr_i", 31 0, v0x22e0ef0_0;
v0x22daed0_0 .var "instrAddr_o", 31 0;
v0x22daf50_0 .alias "instr_i", 31 0, v0x22e10f0_0;
v0x22dafd0_0 .var "instr_o", 31 0;
v0x22db050_0 .alias "stall_i", 0 0, v0x22e16d0_0;
S_0x22d9690 .scope module, "Register_ID_EX" "Register_ID_EX" 3 273, 14 1, S_0x22d2040;
 .timescale 0 0;
v0x22d9400_0 .alias "aluOp_i", 1 0, v0x22dfd10_0;
v0x22d9780_0 .var "aluOp_o", 1 0;
v0x22d9800_0 .alias "aluSrc_i", 0 0, v0x22dfee0_0;
v0x22d98a0_0 .var "aluSrc_o", 0 0;
v0x22d9920_0 .alias "clk_i", 0 0, v0x22e1df0_0;
v0x22d6110_0 .alias "funct_i", 9 0, v0x22dffb0_0;
v0x22d9ad0_0 .var "funct_o", 9 0;
v0x22d9b70_0 .alias "immExtended_i", 31 0, v0x22e0110_0;
v0x22d9c90_0 .var "immExtended_o", 31 0;
v0x22d9d30_0 .alias "memRead_i", 0 0, v0x22e0700_0;
v0x22d9dd0_0 .var "memRead_o", 0 0;
v0x22d9e50_0 .alias "memToReg_i", 0 0, v0x22e08b0_0;
v0x22d9ef0_0 .var "memToReg_o", 0 0;
v0x22d9f70_0 .alias "memWrite_i", 0 0, v0x22e0a70_0;
v0x22da070_0 .var "memWrite_o", 0 0;
v0x22da0f0_0 .net "rdAddr_i", 4 0, L_0x22e3840; 1 drivers
v0x22d9ff0_0 .var "rdAddr_o", 4 0;
v0x22da220_0 .alias "regWrite_i", 0 0, v0x22e0b40_0;
v0x22da340_0 .var "regWrite_o", 0 0;
v0x22da3c0_0 .net "rsAddr_i", 4 0, L_0x22e35f0; 1 drivers
v0x22da2a0_0 .var "rsAddr_o", 4 0;
v0x22da4f0_0 .alias "rsData_i", 31 0, v0x22e0e20_0;
v0x22da630_0 .var "rsData_o", 31 0;
v0x22da6b0_0 .net "rtAddr_i", 4 0, L_0x22e37a0; 1 drivers
v0x22da570_0 .var "rtAddr_o", 4 0;
v0x22da800_0 .alias "rtData_i", 31 0, v0x22e0cc0_0;
v0x22da730_0 .var "rtData_o", 31 0;
v0x22da960_0 .alias "stall_i", 0 0, v0x22e16d0_0;
v0x22daad0_0 .alias "wbAddr_i", 4 0, v0x22e0d40_0;
v0x22dab50_0 .var "wbAddr_o", 4 0;
S_0x22d8ad0 .scope module, "Register_EX_MEM" "Register_EX_MEM" 3 308, 15 1, S_0x22d2040;
 .timescale 0 0;
v0x22d8bc0_0 .alias "aluResult_i", 31 0, v0x22dec10_0;
v0x22d8c40_0 .var "aluResult_o", 31 0;
v0x22d8d10_0 .alias "clk_i", 0 0, v0x22e1df0_0;
v0x22d8d90_0 .alias "memRead_i", 0 0, v0x22df290_0;
v0x22d8e10_0 .var "memRead_o", 0 0;
v0x22d8e90_0 .alias "memToReg_i", 0 0, v0x22df310_0;
v0x22d8f10_0 .var "memToReg_o", 0 0;
v0x22d8f90_0 .alias "memWrite_i", 0 0, v0x22df3e0_0;
v0x22d9060_0 .var "memWrite_o", 0 0;
v0x22d9110_0 .alias "regWrite_i", 0 0, v0x22df5b0_0;
v0x22d9190_0 .var "regWrite_o", 0 0;
v0x22d9210_0 .alias "rtData_i", 31 0, v0x22dfa20_0;
v0x22d9300_0 .var "rtData_o", 31 0;
v0x22d9380_0 .alias "stall_i", 0 0, v0x22e16d0_0;
v0x22d9480_0 .alias "wbAddr_i", 4 0, v0x22df8b0_0;
v0x22d9530_0 .var "wbAddr_o", 4 0;
S_0x22d8220 .scope module, "Register_MEM_WB" "Register_MEM_WB" 3 329, 16 1, S_0x22d2040;
 .timescale 0 0;
v0x22d8310_0 .alias "aluResult_i", 31 0, v0x22e1240_0;
v0x22d83e0_0 .var "aluResult_o", 31 0;
v0x22d8460_0 .alias "clk_i", 0 0, v0x22e1df0_0;
v0x22d84e0_0 .alias "memData_i", 31 0, v0x22e1530_0;
v0x22d85c0_0 .var "memData_o", 31 0;
v0x22d8640_0 .alias "memToReg_i", 0 0, v0x22e13d0_0;
v0x22d86c0_0 .var "memToReg_o", 0 0;
v0x22d8760_0 .alias "regWrite_i", 0 0, v0x22e18a0_0;
v0x22d8830_0 .var "regWrite_o", 0 0;
v0x22d8900_0 .alias "stall_i", 0 0, v0x22e16d0_0;
v0x22d8980_0 .alias "wbAddr_i", 4 0, v0x22e1750_0;
v0x22d8a00_0 .var "wbAddr_o", 4 0;
S_0x22d7ed0 .scope module, "Sign_Extend" "Sign_Extend" 3 349, 17 1, S_0x22d2040;
 .timescale 0 0;
v0x22d8030_0 .var "immExtended_o", 31 0;
v0x22d8100_0 .alias "instr_i", 31 0, v0x22e0280_0;
v0x22d8180_0 .var "tmp", 11 0;
E_0x22d7fc0 .event edge, v0x22d8100_0;
S_0x22d7c50 .scope module, "Shift" "Shift" 3 354, 18 1, S_0x22d2040;
 .timescale 0 0;
v0x22d7d70_0 .alias "immExtended_i", 31 0, v0x22e0110_0;
v0x22d7e30_0 .var "immShifted_o", 31 0;
E_0x22d7d40 .event edge, v0x22d7d70_0;
S_0x22d7910 .scope module, "Branch_Equal" "Branch_Equal" 3 359, 19 1, S_0x22d2040;
 .timescale 0 0;
v0x22d7a30_0 .var "equal_o", 0 0;
v0x22d7af0_0 .alias "rsData_i", 31 0, v0x22e0e20_0;
v0x22d7ba0_0 .alias "rtData_i", 31 0, v0x22e0cc0_0;
E_0x22d7a00 .event edge, v0x22d5410_0, v0x22d5560_0;
S_0x22d7230 .scope module, "Forwarding_Unit" "Forwarding_Unit" 3 365, 20 1, S_0x22d2040;
 .timescale 0 0;
v0x22d73b0_0 .alias "EX_rsAddr_i", 4 0, v0x22df680_0;
v0x22d7470_0 .alias "EX_rtAddr_i", 4 0, v0x22df830_0;
v0x22d7510_0 .var "Forward_A_o", 1 0;
v0x22d75b0_0 .var "Forward_B_o", 1 0;
v0x22d7660_0 .alias "MEM_regWrite_i", 0 0, v0x22e18a0_0;
v0x22d7700_0 .alias "MEM_wbAddr_i", 4 0, v0x22e1750_0;
v0x22d77e0_0 .alias "WB_regWrite_i", 0 0, v0x22e1ac0_0;
v0x22d7860_0 .alias "WB_wbAddr_i", 4 0, v0x22e1e70_0;
E_0x22d7320/0 .event edge, v0x22d7660_0, v0x22d7700_0, v0x22d73b0_0, v0x22d5600_0;
E_0x22d7320/1 .event edge, v0x22d4e90_0, v0x22d7470_0;
E_0x22d7320 .event/or E_0x22d7320/0, E_0x22d7320/1;
S_0x22d6de0 .scope module, "Hazard_Detection_Unit" "Hazard_Detection_Unit" 3 377, 21 1, S_0x22d2040;
 .timescale 0 0;
v0x22d6f00_0 .alias "EX_memRead_i", 0 0, v0x22df290_0;
v0x22d6fa0_0 .alias "EX_wbAddr_i", 4 0, v0x22df8b0_0;
v0x22d7040_0 .net "ID_rsAddr_i", 4 0, L_0x22e38e0; 1 drivers
v0x22d70e0_0 .net "ID_rtAddr_i", 4 0, L_0x22e3980; 1 drivers
v0x22d7190_0 .var "hazardDetected_o", 0 0;
E_0x22d44d0 .event edge, v0x22d6f00_0, v0x22d6fa0_0, v0x22d7040_0, v0x22d70e0_0;
S_0x22d68d0 .scope module, "PC" "PC" 3 388, 22 1, S_0x22d2040;
 .timescale 0 0;
v0x22d69c0_0 .net "PCWrite_i", 0 0, L_0x22dc830; 1 drivers
v0x22d6a80_0 .alias "clk_i", 0 0, v0x22e1df0_0;
v0x22d6b00_0 .alias "pc_i", 31 0, v0x22e1300_0;
v0x22d6ba0_0 .var "pc_o", 31 0;
v0x22d6c20_0 .alias "rst_i", 0 0, v0x22e2340_0;
v0x22d6ca0_0 .alias "stall_i", 0 0, v0x22e16d0_0;
v0x22d6d60_0 .alias "start_i", 0 0, v0x22e23c0_0;
S_0x22d63a0 .scope module, "Instruction_Memory" "Instruction_Memory" 3 399, 23 1, S_0x22d2040;
 .timescale 0 0;
L_0x22e3d30 .functor BUFZ 32, L_0x22e3ab0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x22d6490_0 .net *"_s0", 31 0, L_0x22e3ab0; 1 drivers
v0x22d6530_0 .net *"_s2", 31 0, L_0x22e3bf0; 1 drivers
v0x22d65d0_0 .net *"_s4", 29 0, L_0x22e3b50; 1 drivers
v0x22d6670_0 .net *"_s6", 1 0, C4<00>; 1 drivers
v0x22d6710_0 .alias "addr_i", 31 0, v0x22e0ef0_0;
v0x22d67b0_0 .alias "instr_o", 31 0, v0x22e10f0_0;
v0x22d6850 .array "memory", 255 0, 31 0;
L_0x22e3ab0 .array/port v0x22d6850, L_0x22e3bf0;
L_0x22e3b50 .part v0x22d6ba0_0, 2, 30;
L_0x22e3bf0 .concat [ 30 2 0 0], L_0x22e3b50, C4<00>;
S_0x22d5200 .scope module, "Registers" "Registers" 3 404, 24 1, S_0x22d2040;
 .timescale 0 0;
L_0x22e3f10 .functor AND 1, L_0x22e3de0, v0x22d8830_0, C4<1>, C4<1>;
L_0x22e41e0 .functor AND 1, L_0x22e3f10, L_0x22e40a0, C4<1>, C4<1>;
L_0x22e4630 .functor AND 1, L_0x22e4550, v0x22d8830_0, C4<1>, C4<1>;
L_0x22e4a20 .functor AND 1, L_0x22e4630, L_0x22e4890, C4<1>, C4<1>;
v0x22d4e90_0 .alias "RDaddr_i", 4 0, v0x22e1e70_0;
v0x22d52f0_0 .alias "RDdata_i", 31 0, v0x22e1ef0_0;
v0x22d5370_0 .net "RS1addr_i", 4 0, L_0x22e4df0; 1 drivers
v0x22d5410_0 .alias "RS1data_o", 31 0, v0x22e0e20_0;
v0x22d54c0_0 .net "RS2addr_i", 4 0, L_0x22e4e90; 1 drivers
v0x22d5560_0 .alias "RS2data_o", 31 0, v0x22e0cc0_0;
v0x22d5600_0 .alias "RegWrite_i", 0 0, v0x22e1ac0_0;
v0x22d56a0_0 .net *"_s0", 0 0, L_0x22e3de0; 1 drivers
v0x22d5790_0 .net *"_s10", 0 0, L_0x22e40a0; 1 drivers
v0x22d5830_0 .net *"_s12", 0 0, L_0x22e41e0; 1 drivers
v0x22d58d0_0 .net *"_s14", 31 0, L_0x22e42e0; 1 drivers
v0x22d5970_0 .net *"_s18", 0 0, L_0x22e4550; 1 drivers
v0x22d5a10_0 .net *"_s2", 0 0, L_0x22e3f10; 1 drivers
v0x22d5ab0_0 .net *"_s20", 0 0, L_0x22e4630; 1 drivers
v0x22d5bd0_0 .net *"_s22", 5 0, L_0x22e46e0; 1 drivers
v0x22d5c70_0 .net *"_s25", 0 0, C4<0>; 1 drivers
v0x22d5b30_0 .net *"_s26", 5 0, C4<000000>; 1 drivers
v0x22d5dc0_0 .net *"_s28", 0 0, L_0x22e4890; 1 drivers
v0x22d5ee0_0 .net *"_s30", 0 0, L_0x22e4a20; 1 drivers
v0x22d5f60_0 .net *"_s32", 31 0, L_0x22e4b20; 1 drivers
v0x22d5e40_0 .net *"_s4", 5 0, L_0x22e4000; 1 drivers
v0x22d6090_0 .net *"_s7", 0 0, C4<0>; 1 drivers
v0x22d5fe0_0 .net *"_s8", 5 0, C4<000000>; 1 drivers
v0x22d61d0_0 .alias "clk_i", 0 0, v0x22e1df0_0;
v0x22d6320 .array "register", 31 0, 31 0;
L_0x22e3de0 .cmp/eq 5, L_0x22e4df0, v0x22d8a00_0;
L_0x22e4000 .concat [ 5 1 0 0], v0x22d8a00_0, C4<0>;
L_0x22e40a0 .cmp/ne 6, L_0x22e4000, C4<000000>;
L_0x22e42e0 .array/port v0x22d6320, L_0x22e4df0;
L_0x22e43d0 .functor MUXZ 32, L_0x22e42e0, v0x22dd8b0_0, L_0x22e41e0, C4<>;
L_0x22e4550 .cmp/eq 5, L_0x22e4e90, v0x22d8a00_0;
L_0x22e46e0 .concat [ 5 1 0 0], v0x22d8a00_0, C4<0>;
L_0x22e4890 .cmp/ne 6, L_0x22e46e0, C4<000000>;
L_0x22e4b20 .array/port v0x22d6320, L_0x22e4e90;
L_0x22e4c10 .functor MUXZ 32, L_0x22e4b20, v0x22dd8b0_0, L_0x22e4a20, C4<>;
S_0x22d2130 .scope module, "dcache" "dcache_top" 3 416, 25 2, S_0x22d2040;
 .timescale 0 0;
P_0x22d2228 .param/l "STATE_IDLE" 25 69, C4<000>;
P_0x22d2250 .param/l "STATE_MISS" 25 73, C4<100>;
P_0x22d2278 .param/l "STATE_READMISS" 25 70, C4<001>;
P_0x22d22a0 .param/l "STATE_READMISSOK" 25 71, C4<010>;
P_0x22d22c8 .param/l "STATE_WRITEBACK" 25 72, C4<011>;
L_0x22e3290 .functor OR 1, v0x22d8e10_0, v0x22d9060_0, C4<0>, C4<0>;
L_0x22da490 .functor NOT 1, L_0x22e6670, C4<0>, C4<0>, C4<0>;
L_0x22dd260 .functor AND 1, L_0x22da490, L_0x22e3290, C4<1>, C4<1>;
L_0x22e55e0 .functor BUFZ 5, L_0x22e4fd0, C4<00000>, C4<00000>, C4<00000>;
L_0x22e5640 .functor BUFZ 1, L_0x22e3290, C4<0>, C4<0>, C4<0>;
L_0x22e56e0 .functor OR 1, v0x22d3a70_0, L_0x22e6260, C4<0>, C4<0>;
L_0x22e6080 .functor BUFZ 256, L_0x22e6dd0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x22e6260 .functor AND 1, L_0x22e6670, v0x22d9060_0, C4<1>, C4<1>;
L_0x22e6350 .functor BUFZ 1, L_0x22e6260, C4<0>, C4<0>, C4<0>;
L_0x22e5ef0 .functor AND 1, L_0x22e6420, L_0x22e5320, C4<1>, C4<1>;
L_0x22e5d60 .functor BUFZ 256, L_0x22e6dd0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x22d31d0_0 .net *"_s26", 0 0, C4<1>; 1 drivers
v0x22d3250_0 .net *"_s34", 4 0, C4<00000>; 1 drivers
v0x22d32f0_0 .net *"_s36", 31 0, L_0x22e5c70; 1 drivers
v0x22d3390_0 .net *"_s38", 4 0, C4<00000>; 1 drivers
v0x22d3440_0 .net *"_s40", 31 0, L_0x22e5dc0; 1 drivers
v0x22d34e0_0 .net *"_s52", 0 0, L_0x22e6420; 1 drivers
v0x22d3580_0 .net *"_s54", 0 0, L_0x22e5ef0; 1 drivers
v0x22d3620_0 .net *"_s56", 0 0, C4<1>; 1 drivers
v0x22d3710_0 .net *"_s58", 0 0, C4<0>; 1 drivers
v0x22d37b0_0 .net *"_s8", 0 0, L_0x22da490; 1 drivers
v0x22d3850_0 .net "cache_dirty", 0 0, L_0x22e6350; 1 drivers
v0x22d38f0_0 .net "cache_sram_data", 255 0, L_0x22e5960; 1 drivers
v0x22d3970_0 .net "cache_sram_enable", 0 0, L_0x22e5640; 1 drivers
v0x22d39f0_0 .net "cache_sram_index", 4 0, L_0x22e55e0; 1 drivers
v0x22d3b40_0 .net "cache_sram_tag", 23 0, L_0x22e57d0; 1 drivers
v0x22d3bc0_0 .net "cache_sram_write", 0 0, L_0x22e56e0; 1 drivers
v0x22d3a70_0 .var "cache_we", 0 0;
v0x22d3d20_0 .alias "clk_i", 0 0, v0x22e1df0_0;
v0x22d3c40_0 .net "hit", 0 0, L_0x22e6670; 1 drivers
v0x22d3e40_0 .alias "mem_ack_i", 0 0, v0x22e2e40_0;
v0x22d3da0_0 .alias "mem_addr_o", 31 0, v0x22e2a70_0;
v0x22d3f70_0 .alias "mem_data_i", 255 0, v0x22e2ec0_0;
v0x22d3ef0_0 .alias "mem_data_o", 255 0, v0x22e2af0_0;
v0x22d40e0_0 .var "mem_enable", 0 0;
v0x22d3ff0_0 .alias "mem_enable_o", 0 0, v0x22e2b70_0;
v0x22d4230_0 .var "mem_write", 0 0;
v0x22d4160_0 .alias "mem_write_o", 0 0, v0x22e2c40_0;
v0x22d4390_0 .alias "p1_MemRead_i", 0 0, v0x22e1600_0;
v0x22d42b0_0 .alias "p1_MemWrite_i", 0 0, v0x22e14a0_0;
v0x22d4500_0 .alias "p1_addr_i", 31 0, v0x22e1240_0;
v0x22d4410_0 .var "p1_data", 31 0;
v0x22d4680_0 .alias "p1_data_i", 31 0, v0x22e1920_0;
v0x22d4580_0 .alias "p1_data_o", 31 0, v0x22e1530_0;
v0x22d4600_0 .net "p1_index", 4 0, L_0x22e4fd0; 1 drivers
v0x22d4820_0 .net "p1_offset", 4 0, L_0x22e4f30; 1 drivers
v0x22d48a0_0 .net "p1_req", 0 0, L_0x22e3290; 1 drivers
v0x22d4700_0 .alias "p1_stall_o", 0 0, v0x22e16d0_0;
v0x22d47a0_0 .net "p1_tag", 21 0, L_0x22e5070; 1 drivers
v0x22d4a60_0 .net "r_hit_data", 255 0, L_0x22e5d60; 1 drivers
v0x22d4ae0_0 .alias "rst_i", 0 0, v0x22e2340_0;
v0x22d4920_0 .net "sram_cache_data", 255 0, L_0x22e6dd0; 1 drivers
v0x22d49d0_0 .net "sram_cache_tag", 23 0, L_0x22e6a30; 1 drivers
v0x22d4cf0_0 .net "sram_dirty", 0 0, L_0x22e5410; 1 drivers
v0x22d4d70_0 .net "sram_tag", 21 0, L_0x22e54b0; 1 drivers
v0x22d4b60_0 .net "sram_valid", 0 0, L_0x22e5320; 1 drivers
v0x22d4be0_0 .var "state", 2 0;
v0x22d4f70_0 .var "w_hit_data", 255 0;
v0x22d4ff0_0 .var "write_back", 0 0;
v0x22d4df0_0 .net "write_hit", 0 0, L_0x22e6260; 1 drivers
E_0x22d1bc0 .event edge, v0x22d4680_0, v0x22d4a60_0, v0x22d4820_0;
E_0x22d11f0 .event edge, v0x22d4a60_0, v0x22d4820_0;
L_0x22e4f30 .part v0x22d8c40_0, 0, 5;
L_0x22e4fd0 .part v0x22d8c40_0, 5, 5;
L_0x22e5070 .part v0x22d8c40_0, 10, 22;
L_0x22e5320 .part L_0x22e6a30, 23, 1;
L_0x22e5410 .part L_0x22e6a30, 22, 1;
L_0x22e54b0 .part L_0x22e6a30, 0, 22;
L_0x22e57d0 .concat [ 22 1 1 0], L_0x22e5070, L_0x22e6350, C4<1>;
L_0x22e5960 .functor MUXZ 256, v0x22d1a40_0, v0x22d4f70_0, L_0x22e6670, C4<>;
L_0x22e5c70 .concat [ 5 5 22 0], C4<00000>, L_0x22e4fd0, L_0x22e54b0;
L_0x22e5dc0 .concat [ 5 5 22 0], C4<00000>, L_0x22e4fd0, L_0x22e5070;
L_0x22e5f50 .functor MUXZ 32, L_0x22e5dc0, L_0x22e5c70, v0x22d4ff0_0, C4<>;
L_0x22e6420 .cmp/eq 22, L_0x22e54b0, L_0x22e5070;
L_0x22e6670 .functor MUXZ 1, C4<0>, C4<1>, L_0x22e5ef0, C4<>;
S_0x22d2b30 .scope module, "dcache_tag_sram" "dcache_tag_sram" 25 226, 26 1, S_0x22d2130;
 .timescale 0 0;
v0x22d2c20_0 .net *"_s0", 23 0, L_0x22e68c0; 1 drivers
v0x22d2ce0_0 .net *"_s2", 23 0, C4<000000000000000000000000>; 1 drivers
v0x22d2d80_0 .alias "addr_i", 4 0, v0x22d39f0_0;
v0x22d2e00_0 .alias "clk_i", 0 0, v0x22e1df0_0;
v0x22d2f00_0 .alias "data_i", 23 0, v0x22d3b40_0;
v0x22d2f80_0 .alias "data_o", 23 0, v0x22d49d0_0;
v0x22d3000_0 .alias "enable_i", 0 0, v0x22d3970_0;
v0x22d3080 .array "memory", 31 0, 23 0;
v0x22d3150_0 .alias "write_i", 0 0, v0x22d3bc0_0;
L_0x22e68c0 .array/port v0x22d3080, L_0x22e55e0;
L_0x22e6a30 .functor MUXZ 24, C4<000000000000000000000000>, L_0x22e68c0, L_0x22e5640, C4<>;
S_0x22d2460 .scope module, "dcache_data_sram" "dcache_data_sram" 25 239, 27 1, S_0x22d2130;
 .timescale 0 0;
v0x22d2550_0 .net *"_s0", 255 0, L_0x22e6b60; 1 drivers
v0x22d2610_0 .net *"_s2", 255 0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>; 1 drivers
v0x22d26b0_0 .alias "addr_i", 4 0, v0x22d39f0_0;
v0x22d2750_0 .alias "clk_i", 0 0, v0x22e1df0_0;
v0x22d2830_0 .alias "data_i", 255 0, v0x22d38f0_0;
v0x22d28b0_0 .alias "data_o", 255 0, v0x22d4920_0;
v0x22d2970_0 .alias "enable_i", 0 0, v0x22d3970_0;
v0x22d2a10 .array "memory", 31 0, 255 0;
v0x22d2a90_0 .alias "write_i", 0 0, v0x22d3bc0_0;
L_0x22e6b60 .array/port v0x22d2a10, L_0x22e55e0;
L_0x22e6dd0 .functor MUXZ 256, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, L_0x22e6b60, L_0x22e5640, C4<>;
S_0x229b370 .scope module, "Data_Memory" "Data_Memory" 2 38, 28 1, S_0x2217650;
 .timescale 0 0;
P_0x2281998 .param/l "STATE_IDLE" 28 31, C4<0>;
P_0x22819c0 .param/l "STATE_WAIT" 28 32, C4<1>;
L_0x22e6200 .functor AND 1, L_0x22e7150, L_0x22e72d0, C4<1>, C4<1>;
v0x22347b0_0 .net *"_s0", 2 0, L_0x22e6f50; 1 drivers
v0x22d1030_0 .net *"_s10", 0 0, L_0x22e72d0; 1 drivers
v0x22d10d0_0 .net *"_s14", 31 0, L_0x22e7620; 1 drivers
v0x22d1170_0 .net *"_s16", 26 0, L_0x22e74a0; 1 drivers
v0x22d1220_0 .net *"_s18", 4 0, C4<00000>; 1 drivers
v0x22d12c0_0 .net *"_s3", 0 0, C4<0>; 1 drivers
v0x22d13a0_0 .net *"_s4", 2 0, C4<001>; 1 drivers
v0x22d1440_0 .net *"_s6", 0 0, L_0x22e7150; 1 drivers
v0x22d1530_0 .net *"_s8", 3 0, C4<1001>; 1 drivers
v0x22d15d0_0 .alias "ack_o", 0 0, v0x22e2e40_0;
v0x22d16d0_0 .net "addr", 26 0, L_0x22e7710; 1 drivers
v0x22d1770_0 .alias "addr_i", 31 0, v0x22e2a70_0;
v0x22d1880_0 .alias "clk_i", 0 0, v0x22e1df0_0;
v0x22d1920_0 .var "count", 3 0;
v0x22d1a40_0 .var "data", 255 0;
v0x22d1ae0_0 .alias "data_i", 255 0, v0x22e2af0_0;
v0x22d19a0_0 .alias "data_o", 255 0, v0x22e2ec0_0;
v0x22d1c30_0 .alias "enable_i", 0 0, v0x22e2b70_0;
v0x22d1d50 .array "memory", 511 0, 255 0;
v0x22d1dd0_0 .alias "rst_i", 0 0, v0x22e2340_0;
v0x22d1cb0_0 .var "state", 1 0;
v0x22d1f00_0 .alias "write_i", 0 0, v0x22e2c40_0;
E_0x228afa0 .event posedge, v0x22d1880_0;
E_0x228f210/0 .event negedge, v0x22d1dd0_0;
E_0x228f210/1 .event posedge, v0x22d1880_0;
E_0x228f210 .event/or E_0x228f210/0, E_0x228f210/1;
L_0x22e6f50 .concat [ 2 1 0 0], v0x22d1cb0_0, C4<0>;
L_0x22e7150 .cmp/eq 3, L_0x22e6f50, C4<001>;
L_0x22e72d0 .cmp/eq 4, v0x22d1920_0, C4<1001>;
L_0x22e74a0 .part L_0x22e5f50, 5, 27;
L_0x22e7620 .concat [ 27 5 0 0], L_0x22e74a0, C4<00000>;
L_0x22e7710 .part L_0x22e7620, 0, 27;
    .scope S_0x22de7a0;
T_0 ;
    %set/v v0x22de9c0_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x22de7a0;
T_1 ;
    %wait E_0x22de890;
    %load/v 8, v0x22de8c0_0, 32;
    %load/v 40, v0x22de940_0, 32;
    %add 8, 40, 32;
    %set/v v0x22de9c0_0, 8, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x22de470;
T_2 ;
    %set/v v0x22de6f0_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0x22de470;
T_3 ;
    %wait E_0x22de560;
    %load/v 8, v0x22de590_0, 32;
    %load/v 40, v0x22de640_0, 32;
    %add 8, 40, 32;
    %set/v v0x22de6f0_0, 8, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x22de0c0;
T_4 ;
    %set/v v0x22de1e0_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_0x22de0c0;
T_5 ;
    %wait E_0x22de1b0;
    %load/v 8, v0x22de290_0, 1;
    %jmp/0  T_5.0, 8;
    %load/v 9, v0x22de3c0_0, 32;
    %jmp/1  T_5.2, 8;
T_5.0 ; End of true expr.
    %load/v 41, v0x22de340_0, 32;
    %jmp/0  T_5.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_5.2;
T_5.1 ;
    %mov 9, 41, 32; Return false value
T_5.2 ;
    %set/v v0x22de1e0_0, 9, 32;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x22ddd10;
T_6 ;
    %set/v v0x22dde30_0, 0, 32;
    %end;
    .thread T_6;
    .scope S_0x22ddd10;
T_7 ;
    %wait E_0x22dde00;
    %load/v 8, v0x22ddee0_0, 1;
    %jmp/0  T_7.0, 8;
    %load/v 9, v0x22de010_0, 32;
    %jmp/1  T_7.2, 8;
T_7.0 ; End of true expr.
    %load/v 41, v0x22ddf90_0, 32;
    %jmp/0  T_7.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_7.2;
T_7.1 ;
    %mov 9, 41, 32; Return false value
T_7.2 ;
    %set/v v0x22dde30_0, 9, 32;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x22dd960;
T_8 ;
    %set/v v0x22dda80_0, 0, 5;
    %end;
    .thread T_8;
    .scope S_0x22dd960;
T_9 ;
    %wait E_0x22dda50;
    %load/v 8, v0x22ddb30_0, 1;
    %jmp/0  T_9.0, 8;
    %load/v 9, v0x22ddc60_0, 5;
    %jmp/1  T_9.2, 8;
T_9.0 ; End of true expr.
    %load/v 14, v0x22ddbe0_0, 5;
    %jmp/0  T_9.1, 8;
 ; End of false expr.
    %blend  9, 14, 5; Condition unknown.
    %jmp  T_9.2;
T_9.1 ;
    %mov 9, 14, 5; Return false value
T_9.2 ;
    %set/v v0x22dda80_0, 9, 5;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x22dd580;
T_10 ;
    %set/v v0x22dd8b0_0, 0, 32;
    %end;
    .thread T_10;
    .scope S_0x22dd580;
T_11 ;
    %wait E_0x22dd670;
    %load/v 8, v0x22dd800_0, 1;
    %jmp/0  T_11.0, 8;
    %load/v 9, v0x22dd750_0, 32;
    %jmp/1  T_11.2, 8;
T_11.0 ; End of true expr.
    %load/v 41, v0x22dd6a0_0, 32;
    %jmp/0  T_11.1, 8;
 ; End of false expr.
    %blend  9, 41, 32; Condition unknown.
    %jmp  T_11.2;
T_11.1 ;
    %mov 9, 41, 32; Return false value
T_11.2 ;
    %set/v v0x22dd8b0_0, 9, 32;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x22dd090;
T_12 ;
    %set/v v0x22dd500_0, 0, 32;
    %end;
    .thread T_12;
    .scope S_0x22dd090;
T_13 ;
    %wait E_0x22dd180;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_13.3, 4;
    %load/x1p 8, v0x22dd3a0_0, 1;
    %jmp T_13.4;
T_13.3 ;
    %mov 8, 2, 1;
T_13.4 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0  T_13.0, 8;
    %load/v 9, v0x22dd1e0_0, 32;
    %jmp/1  T_13.2, 8;
T_13.0 ; End of true expr.
    %load/v 41, v0x22dd3a0_0, 1; Only need 1 of 2 bits
; Save base=41 wid=1 in lookaside.
    %jmp/0  T_13.5, 41;
    %load/v 42, v0x22dd450_0, 32;
    %jmp/1  T_13.7, 41;
T_13.5 ; End of true expr.
    %load/v 74, v0x22dd2f0_0, 32;
    %jmp/0  T_13.6, 41;
 ; End of false expr.
    %blend  42, 74, 32; Condition unknown.
    %jmp  T_13.7;
T_13.6 ;
    %mov 42, 74, 32; Return false value
T_13.7 ;
    %jmp/0  T_13.1, 8;
 ; End of false expr.
    %blend  9, 42, 32; Condition unknown.
    %jmp  T_13.2;
T_13.1 ;
    %mov 9, 42, 32; Return false value
T_13.2 ;
    %set/v v0x22dd500_0, 9, 32;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x22dcbd0;
T_14 ;
    %set/v v0x22dcfe0_0, 0, 32;
    %end;
    .thread T_14;
    .scope S_0x22dcbd0;
T_15 ;
    %wait E_0x22dccc0;
    %ix/load 1, 1, 0;
    %mov 4, 0, 1;
    %jmp/1 T_15.3, 4;
    %load/x1p 8, v0x22dce50_0, 1;
    %jmp T_15.4;
T_15.3 ;
    %mov 8, 2, 1;
T_15.4 ;
; Save base=8 wid=1 in lookaside.
    %jmp/0  T_15.0, 8;
    %load/v 9, v0x22dcd20_0, 32;
    %jmp/1  T_15.2, 8;
T_15.0 ; End of true expr.
    %load/v 41, v0x22dce50_0, 1; Only need 1 of 2 bits
; Save base=41 wid=1 in lookaside.
    %jmp/0  T_15.5, 41;
    %load/v 42, v0x22dcf00_0, 32;
    %jmp/1  T_15.7, 41;
T_15.5 ; End of true expr.
    %load/v 74, v0x22dcda0_0, 32;
    %jmp/0  T_15.6, 41;
 ; End of false expr.
    %blend  42, 74, 32; Condition unknown.
    %jmp  T_15.7;
T_15.6 ;
    %mov 42, 74, 32; Return false value
T_15.7 ;
    %jmp/0  T_15.1, 8;
 ; End of false expr.
    %blend  9, 42, 32; Condition unknown.
    %jmp  T_15.2;
T_15.1 ;
    %mov 9, 42, 32; Return false value
T_15.2 ;
    %set/v v0x22dcfe0_0, 9, 32;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x22dc010;
T_16 ;
    %set/v v0x22dc200_0, 0, 2;
    %end;
    .thread T_16;
    .scope S_0x22dc010;
T_17 ;
    %set/v v0x22dc360_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_0x22dc010;
T_18 ;
    %set/v v0x22dc580_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x22dc010;
T_19 ;
    %set/v v0x22dc8c0_0, 0, 1;
    %end;
    .thread T_19;
    .scope S_0x22dc010;
T_20 ;
    %set/v v0x22dc700_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0x22dc010;
T_21 ;
    %set/v v0x22dca20_0, 0, 1;
    %end;
    .thread T_21;
    .scope S_0x22dc010;
T_22 ;
    %wait E_0x22dc100;
    %load/v 8, v0x22dc440_0, 1;
    %jmp/0  T_22.0, 8;
    %mov 9, 0, 2;
    %jmp/1  T_22.2, 8;
T_22.0 ; End of true expr.
    %load/v 11, v0x22dc130_0, 2;
    %jmp/0  T_22.1, 8;
 ; End of false expr.
    %blend  9, 11, 2; Condition unknown.
    %jmp  T_22.2;
T_22.1 ;
    %mov 9, 11, 2; Return false value
T_22.2 ;
    %set/v v0x22dc200_0, 9, 2;
    %load/v 8, v0x22dc440_0, 1;
    %jmp/0  T_22.3, 8;
    %mov 9, 0, 1;
    %jmp/1  T_22.5, 8;
T_22.3 ; End of true expr.
    %load/v 10, v0x22dc2b0_0, 1;
    %jmp/0  T_22.4, 8;
 ; End of false expr.
    %blend  9, 10, 1; Condition unknown.
    %jmp  T_22.5;
T_22.4 ;
    %mov 9, 10, 1; Return false value
T_22.5 ;
    %set/v v0x22dc360_0, 9, 1;
    %load/v 8, v0x22dc440_0, 1;
    %jmp/0  T_22.6, 8;
    %mov 9, 0, 1;
    %jmp/1  T_22.8, 8;
T_22.6 ; End of true expr.
    %load/v 10, v0x22dc4c0_0, 1;
    %jmp/0  T_22.7, 8;
 ; End of false expr.
    %blend  9, 10, 1; Condition unknown.
    %jmp  T_22.8;
T_22.7 ;
    %mov 9, 10, 1; Return false value
T_22.8 ;
    %set/v v0x22dc580_0, 9, 1;
    %load/v 8, v0x22dc440_0, 1;
    %jmp/0  T_22.9, 8;
    %mov 9, 0, 1;
    %jmp/1  T_22.11, 8;
T_22.9 ; End of true expr.
    %load/v 10, v0x22dc7b0_0, 1;
    %jmp/0  T_22.10, 8;
 ; End of false expr.
    %blend  9, 10, 1; Condition unknown.
    %jmp  T_22.11;
T_22.10 ;
    %mov 9, 10, 1; Return false value
T_22.11 ;
    %set/v v0x22dc8c0_0, 9, 1;
    %load/v 8, v0x22dc440_0, 1;
    %jmp/0  T_22.12, 8;
    %mov 9, 0, 1;
    %jmp/1  T_22.14, 8;
T_22.12 ; End of true expr.
    %load/v 10, v0x22dc600_0, 1;
    %jmp/0  T_22.13, 8;
 ; End of false expr.
    %blend  9, 10, 1; Condition unknown.
    %jmp  T_22.14;
T_22.13 ;
    %mov 9, 10, 1; Return false value
T_22.14 ;
    %set/v v0x22dc700_0, 9, 1;
    %load/v 8, v0x22dc440_0, 1;
    %jmp/0  T_22.15, 8;
    %mov 9, 0, 1;
    %jmp/1  T_22.17, 8;
T_22.15 ; End of true expr.
    %load/v 10, v0x22dc970_0, 1;
    %jmp/0  T_22.16, 8;
 ; End of false expr.
    %blend  9, 10, 1; Condition unknown.
    %jmp  T_22.17;
T_22.16 ;
    %mov 9, 10, 1; Return false value
T_22.17 ;
    %set/v v0x22dca20_0, 9, 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x22dbc30;
T_23 ;
    %set/v v0x22dbe30_0, 0, 32;
    %end;
    .thread T_23;
    .scope S_0x22dbc30;
T_24 ;
    %wait E_0x22db770;
    %load/v 8, v0x22dbd60_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_24.0, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_24.1, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_24.2, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_24.3, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_24.4, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_24.5, 6;
    %jmp T_24.6;
T_24.0 ;
    %load/v 8, v0x22dbee0_0, 32;
    %load/v 40, v0x22dbf60_0, 32;
    %and 8, 40, 32;
    %set/v v0x22dbe30_0, 8, 32;
    %jmp T_24.6;
T_24.1 ;
    %load/v 8, v0x22dbee0_0, 32;
    %load/v 40, v0x22dbf60_0, 32;
    %or 8, 40, 32;
    %set/v v0x22dbe30_0, 8, 32;
    %jmp T_24.6;
T_24.2 ;
    %load/v 8, v0x22dbee0_0, 32;
    %load/v 40, v0x22dbf60_0, 32;
    %add 8, 40, 32;
    %set/v v0x22dbe30_0, 8, 32;
    %jmp T_24.6;
T_24.3 ;
    %load/v 8, v0x22dbee0_0, 32;
    %load/v 40, v0x22dbf60_0, 32;
    %sub 8, 40, 32;
    %set/v v0x22dbe30_0, 8, 32;
    %jmp T_24.6;
T_24.4 ;
    %load/v 8, v0x22dbee0_0, 32;
    %load/v 40, v0x22dbf60_0, 32;
    %mul 8, 40, 32;
    %set/v v0x22dbe30_0, 8, 32;
    %jmp T_24.6;
T_24.5 ;
    %load/v 8, v0x22dbee0_0, 32;
    %load/v 40, v0x22dbf60_0, 32;
    %sub 8, 40, 32;
    %set/v v0x22dbe30_0, 8, 32;
    %jmp T_24.6;
T_24.6 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x22db3d0;
T_25 ;
    %set/v v0x22db650_0, 0, 1;
    %end;
    .thread T_25;
    .scope S_0x22db3d0;
T_26 ;
    %set/v v0x22db4f0_0, 0, 2;
    %end;
    .thread T_26;
    .scope S_0x22db3d0;
T_27 ;
    %set/v v0x22db5b0_0, 0, 1;
    %end;
    .thread T_27;
    .scope S_0x22db3d0;
T_28 ;
    %set/v v0x22dbb90_0, 0, 1;
    %end;
    .thread T_28;
    .scope S_0x22db3d0;
T_29 ;
    %set/v v0x22db880_0, 0, 1;
    %end;
    .thread T_29;
    .scope S_0x22db3d0;
T_30 ;
    %set/v v0x22db980_0, 0, 1;
    %end;
    .thread T_30;
    .scope S_0x22db3d0;
T_31 ;
    %set/v v0x22db900_0, 0, 1;
    %end;
    .thread T_31;
    .scope S_0x22db3d0;
T_32 ;
    %set/v v0x22dbaf0_0, 0, 1;
    %end;
    .thread T_32;
    .scope S_0x22db3d0;
T_33 ;
    %set/v v0x22db7d0_0, 0, 1;
    %end;
    .thread T_33;
    .scope S_0x22db3d0;
T_34 ;
    %wait E_0x22db4c0;
    %load/v 8, v0x22dba50_0, 7;
    %cmpi/u 8, 99, 7;
    %mov 8, 4, 1;
    %load/v 9, v0x22db6f0_0, 1;
    %and 8, 9, 1;
    %jmp/0  T_34.0, 8;
    %mov 9, 1, 1;
    %jmp/1  T_34.2, 8;
T_34.0 ; End of true expr.
    %jmp/0  T_34.1, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_34.2;
T_34.1 ;
    %mov 9, 0, 1; Return false value
T_34.2 ;
    %set/v v0x22db650_0, 9, 1;
    %load/v 8, v0x22dba50_0, 7;
    %cmpi/u 8, 99, 7;
    %mov 8, 4, 1;
    %load/v 9, v0x22db6f0_0, 1;
    %and 8, 9, 1;
    %jmp/0  T_34.3, 8;
    %mov 9, 1, 1;
    %jmp/1  T_34.5, 8;
T_34.3 ; End of true expr.
    %jmp/0  T_34.4, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_34.5;
T_34.4 ;
    %mov 9, 0, 1; Return false value
T_34.5 ;
    %set/v v0x22db7d0_0, 9, 1;
    %load/v 8, v0x22dba50_0, 7;
    %cmpi/u 8, 51, 7;
    %mov 8, 4, 1;
    %jmp/0  T_34.6, 8;
    %movi 9, 2, 2;
    %jmp/1  T_34.8, 8;
T_34.6 ; End of true expr.
    %load/v 11, v0x22dba50_0, 7;
    %cmpi/u 11, 19, 7;
    %mov 11, 4, 1;
    %jmp/0  T_34.9, 11;
    %movi 12, 1, 2;
    %jmp/1  T_34.11, 11;
T_34.9 ; End of true expr.
    %jmp/0  T_34.10, 11;
 ; End of false expr.
    %blend  12, 0, 2; Condition unknown.
    %jmp  T_34.11;
T_34.10 ;
    %mov 12, 0, 2; Return false value
T_34.11 ;
    %jmp/0  T_34.7, 8;
 ; End of false expr.
    %blend  9, 12, 2; Condition unknown.
    %jmp  T_34.8;
T_34.7 ;
    %mov 9, 12, 2; Return false value
T_34.8 ;
    %set/v v0x22db4f0_0, 9, 2;
    %load/v 8, v0x22dba50_0, 7;
    %cmpi/u 8, 51, 7;
    %mov 8, 4, 1;
    %jmp/0  T_34.12, 8;
    %mov 9, 0, 1;
    %jmp/1  T_34.14, 8;
T_34.12 ; End of true expr.
    %jmp/0  T_34.13, 8;
 ; End of false expr.
    %blend  9, 1, 1; Condition unknown.
    %jmp  T_34.14;
T_34.13 ;
    %mov 9, 1, 1; Return false value
T_34.14 ;
    %set/v v0x22db5b0_0, 9, 1;
    %load/v 8, v0x22dba50_0, 7;
    %cmpi/u 8, 35, 7;
    %mov 8, 4, 1;
    %jmp/0  T_34.15, 8;
    %mov 9, 0, 1;
    %jmp/1  T_34.17, 8;
T_34.15 ; End of true expr.
    %jmp/0  T_34.16, 8;
 ; End of false expr.
    %blend  9, 1, 1; Condition unknown.
    %jmp  T_34.17;
T_34.16 ;
    %mov 9, 1, 1; Return false value
T_34.17 ;
    %set/v v0x22dbb90_0, 9, 1;
    %load/v 8, v0x22dba50_0, 7;
    %cmpi/u 8, 3, 7;
    %mov 8, 4, 1;
    %jmp/0  T_34.18, 8;
    %mov 9, 1, 1;
    %jmp/1  T_34.20, 8;
T_34.18 ; End of true expr.
    %jmp/0  T_34.19, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_34.20;
T_34.19 ;
    %mov 9, 0, 1; Return false value
T_34.20 ;
    %set/v v0x22db880_0, 9, 1;
    %load/v 8, v0x22dba50_0, 7;
    %cmpi/u 8, 35, 7;
    %mov 8, 4, 1;
    %jmp/0  T_34.21, 8;
    %mov 9, 1, 1;
    %jmp/1  T_34.23, 8;
T_34.21 ; End of true expr.
    %jmp/0  T_34.22, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_34.23;
T_34.22 ;
    %mov 9, 0, 1; Return false value
T_34.23 ;
    %set/v v0x22db980_0, 9, 1;
    %load/v 8, v0x22dba50_0, 7;
    %cmpi/u 8, 3, 7;
    %mov 8, 4, 1;
    %jmp/0  T_34.24, 8;
    %mov 9, 1, 1;
    %jmp/1  T_34.26, 8;
T_34.24 ; End of true expr.
    %jmp/0  T_34.25, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_34.26;
T_34.25 ;
    %mov 9, 0, 1; Return false value
T_34.26 ;
    %set/v v0x22db900_0, 9, 1;
    %load/v 8, v0x22dba50_0, 7;
    %cmpi/u 8, 35, 7;
    %mov 8, 4, 1;
    %load/v 9, v0x22dba50_0, 7;
    %cmpi/u 9, 99, 7;
    %or 8, 4, 1;
    %jmp/0  T_34.27, 8;
    %mov 9, 0, 1;
    %jmp/1  T_34.29, 8;
T_34.27 ; End of true expr.
    %jmp/0  T_34.28, 8;
 ; End of false expr.
    %blend  9, 1, 1; Condition unknown.
    %jmp  T_34.29;
T_34.28 ;
    %mov 9, 1, 1; Return false value
T_34.29 ;
    %set/v v0x22dbaf0_0, 9, 1;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x22db0d0;
T_35 ;
    %set/v v0x22db1f0_0, 0, 4;
    %end;
    .thread T_35;
    .scope S_0x22db0d0;
T_36 ;
    %wait E_0x22db1c0;
    %load/v 8, v0x22db320_0, 10;
    %cmpi/u 8, 7, 10;
    %jmp/1 T_36.0, 6;
    %cmpi/u 8, 6, 10;
    %jmp/1 T_36.1, 6;
    %cmpi/u 8, 0, 10;
    %jmp/1 T_36.2, 6;
    %cmpi/u 8, 256, 10;
    %jmp/1 T_36.3, 6;
    %cmpi/u 8, 8, 10;
    %jmp/1 T_36.4, 6;
    %jmp T_36.5;
T_36.0 ;
    %set/v v0x22db1f0_0, 0, 4;
    %jmp T_36.5;
T_36.1 ;
    %movi 8, 1, 4;
    %set/v v0x22db1f0_0, 8, 4;
    %jmp T_36.5;
T_36.2 ;
    %movi 8, 2, 4;
    %set/v v0x22db1f0_0, 8, 4;
    %jmp T_36.5;
T_36.3 ;
    %movi 8, 6, 4;
    %set/v v0x22db1f0_0, 8, 4;
    %jmp T_36.5;
T_36.4 ;
    %movi 8, 3, 4;
    %set/v v0x22db1f0_0, 8, 4;
    %jmp T_36.5;
T_36.5 ;
    %load/v 8, v0x22db320_0, 3; Only need 3 of 10 bits
; Save base=8 wid=3 in lookaside.
    %cmpi/u 8, 2, 3;
    %jmp/0xz  T_36.6, 4;
    %movi 8, 2, 4;
    %set/v v0x22db1f0_0, 8, 4;
T_36.6 ;
    %load/v 8, v0x22db270_0, 2;
    %cmpi/u 8, 1, 2;
    %jmp/0xz  T_36.8, 4;
    %movi 8, 2, 4;
    %set/v v0x22db1f0_0, 8, 4;
T_36.8 ;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x22da9e0;
T_37 ;
    %set/v v0x22dafd0_0, 0, 32;
    %end;
    .thread T_37;
    .scope S_0x22da9e0;
T_38 ;
    %set/v v0x22daed0_0, 0, 32;
    %end;
    .thread T_38;
    .scope S_0x22da9e0;
T_39 ;
    %wait E_0x228afa0;
    %load/v 8, v0x22dad50_0, 1;
    %load/v 9, v0x22db050_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_39.0, 8;
    %load/v 8, v0x22daf50_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x22dafd0_0, 0, 8;
    %load/v 8, v0x22dae50_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x22daed0_0, 0, 8;
T_39.0 ;
    %load/v 8, v0x22dacd0_0, 1;
    %load/v 9, v0x22db050_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_39.2, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x22dafd0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v0x22daed0_0, 0, 0;
    %jmp T_39.3;
T_39.2 ;
    %load/v 8, v0x22dadd0_0, 1;
    %inv 8, 1;
    %load/v 9, v0x22db050_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_39.4, 8;
    %load/v 8, v0x22daf50_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x22dafd0_0, 0, 8;
    %load/v 8, v0x22dae50_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x22daed0_0, 0, 8;
T_39.4 ;
T_39.3 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x22d9690;
T_40 ;
    %set/v v0x22d9780_0, 0, 2;
    %end;
    .thread T_40;
    .scope S_0x22d9690;
T_41 ;
    %set/v v0x22d98a0_0, 0, 1;
    %end;
    .thread T_41;
    .scope S_0x22d9690;
T_42 ;
    %set/v v0x22d9dd0_0, 0, 1;
    %end;
    .thread T_42;
    .scope S_0x22d9690;
T_43 ;
    %set/v v0x22da070_0, 0, 1;
    %end;
    .thread T_43;
    .scope S_0x22d9690;
T_44 ;
    %set/v v0x22d9ef0_0, 0, 1;
    %end;
    .thread T_44;
    .scope S_0x22d9690;
T_45 ;
    %set/v v0x22da340_0, 0, 1;
    %end;
    .thread T_45;
    .scope S_0x22d9690;
T_46 ;
    %set/v v0x22da630_0, 0, 32;
    %end;
    .thread T_46;
    .scope S_0x22d9690;
T_47 ;
    %set/v v0x22da730_0, 0, 32;
    %end;
    .thread T_47;
    .scope S_0x22d9690;
T_48 ;
    %set/v v0x22d9c90_0, 0, 32;
    %end;
    .thread T_48;
    .scope S_0x22d9690;
T_49 ;
    %set/v v0x22da2a0_0, 0, 5;
    %end;
    .thread T_49;
    .scope S_0x22d9690;
T_50 ;
    %set/v v0x22da570_0, 0, 5;
    %end;
    .thread T_50;
    .scope S_0x22d9690;
T_51 ;
    %set/v v0x22d9ff0_0, 0, 5;
    %end;
    .thread T_51;
    .scope S_0x22d9690;
T_52 ;
    %set/v v0x22dab50_0, 0, 5;
    %end;
    .thread T_52;
    .scope S_0x22d9690;
T_53 ;
    %set/v v0x22d9ad0_0, 0, 10;
    %end;
    .thread T_53;
    .scope S_0x22d9690;
T_54 ;
    %wait E_0x228afa0;
    %load/v 8, v0x22d9920_0, 1;
    %load/v 9, v0x22da960_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_54.0, 8;
    %load/v 8, v0x22d9400_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x22d9780_0, 0, 8;
    %load/v 8, v0x22d9800_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x22d98a0_0, 0, 8;
    %load/v 8, v0x22d9d30_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x22d9dd0_0, 0, 8;
    %load/v 8, v0x22d9f70_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x22da070_0, 0, 8;
    %load/v 8, v0x22d9e50_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x22d9ef0_0, 0, 8;
    %load/v 8, v0x22da220_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x22da340_0, 0, 8;
    %load/v 8, v0x22da4f0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x22da630_0, 0, 8;
    %load/v 8, v0x22da800_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x22da730_0, 0, 8;
    %load/v 8, v0x22d9b70_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x22d9c90_0, 0, 8;
    %load/v 8, v0x22da3c0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x22da2a0_0, 0, 8;
    %load/v 8, v0x22da6b0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x22da570_0, 0, 8;
    %load/v 8, v0x22da0f0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x22d9ff0_0, 0, 8;
    %load/v 8, v0x22daad0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x22dab50_0, 0, 8;
    %load/v 8, v0x22d6110_0, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v0x22d9ad0_0, 0, 8;
T_54.0 ;
    %jmp T_54;
    .thread T_54;
    .scope S_0x22d8ad0;
T_55 ;
    %set/v v0x22d8e10_0, 0, 1;
    %end;
    .thread T_55;
    .scope S_0x22d8ad0;
T_56 ;
    %set/v v0x22d9060_0, 0, 1;
    %end;
    .thread T_56;
    .scope S_0x22d8ad0;
T_57 ;
    %set/v v0x22d8f10_0, 0, 1;
    %end;
    .thread T_57;
    .scope S_0x22d8ad0;
T_58 ;
    %set/v v0x22d9190_0, 0, 1;
    %end;
    .thread T_58;
    .scope S_0x22d8ad0;
T_59 ;
    %set/v v0x22d8c40_0, 0, 32;
    %end;
    .thread T_59;
    .scope S_0x22d8ad0;
T_60 ;
    %set/v v0x22d9300_0, 0, 32;
    %end;
    .thread T_60;
    .scope S_0x22d8ad0;
T_61 ;
    %set/v v0x22d9530_0, 0, 5;
    %end;
    .thread T_61;
    .scope S_0x22d8ad0;
T_62 ;
    %wait E_0x228afa0;
    %load/v 8, v0x22d8d10_0, 1;
    %load/v 9, v0x22d9380_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_62.0, 8;
    %load/v 8, v0x22d8d90_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x22d8e10_0, 0, 8;
    %load/v 8, v0x22d8f90_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x22d9060_0, 0, 8;
    %load/v 8, v0x22d8e90_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x22d8f10_0, 0, 8;
    %load/v 8, v0x22d9110_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x22d9190_0, 0, 8;
    %load/v 8, v0x22d8bc0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x22d8c40_0, 0, 8;
    %load/v 8, v0x22d9210_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x22d9300_0, 0, 8;
    %load/v 8, v0x22d9480_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x22d9530_0, 0, 8;
T_62.0 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x22d8220;
T_63 ;
    %set/v v0x22d86c0_0, 0, 1;
    %end;
    .thread T_63;
    .scope S_0x22d8220;
T_64 ;
    %set/v v0x22d8830_0, 0, 1;
    %end;
    .thread T_64;
    .scope S_0x22d8220;
T_65 ;
    %set/v v0x22d85c0_0, 0, 32;
    %end;
    .thread T_65;
    .scope S_0x22d8220;
T_66 ;
    %set/v v0x22d83e0_0, 0, 32;
    %end;
    .thread T_66;
    .scope S_0x22d8220;
T_67 ;
    %set/v v0x22d8a00_0, 0, 5;
    %end;
    .thread T_67;
    .scope S_0x22d8220;
T_68 ;
    %wait E_0x228afa0;
    %load/v 8, v0x22d8460_0, 1;
    %load/v 9, v0x22d8900_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_68.0, 8;
    %load/v 8, v0x22d8640_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x22d86c0_0, 0, 8;
    %load/v 8, v0x22d8760_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x22d8830_0, 0, 8;
    %load/v 8, v0x22d84e0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x22d85c0_0, 0, 8;
    %load/v 8, v0x22d8310_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x22d83e0_0, 0, 8;
    %load/v 8, v0x22d8980_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x22d8a00_0, 0, 8;
T_68.0 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x22d7ed0;
T_69 ;
    %set/v v0x22d8030_0, 0, 32;
    %end;
    .thread T_69;
    .scope S_0x22d7ed0;
T_70 ;
    %set/v v0x22d8180_0, 0, 12;
    %end;
    .thread T_70;
    .scope S_0x22d7ed0;
T_71 ;
    %wait E_0x22d7fc0;
    %load/v 8, v0x22d8100_0, 7; Only need 7 of 32 bits
; Save base=8 wid=7 in lookaside.
    %cmpi/u 8, 19, 7;
    %mov 8, 4, 1;
    %load/v 9, v0x22d8100_0, 7; Only need 7 of 32 bits
; Save base=9 wid=7 in lookaside.
    %cmpi/u 9, 3, 7;
    %or 8, 4, 1;
    %jmp/0xz  T_71.0, 8;
    %ix/load 1, 20, 0;
    %mov 4, 0, 1;
    %jmp/1 T_71.2, 4;
    %load/x1p 8, v0x22d8100_0, 12;
    %jmp T_71.3;
T_71.2 ;
    %mov 8, 2, 12;
T_71.3 ;
; Save base=8 wid=12 in lookaside.
    %set/v v0x22d8180_0, 8, 12;
    %jmp T_71.1;
T_71.0 ;
    %load/v 8, v0x22d8100_0, 7; Only need 7 of 32 bits
; Save base=8 wid=7 in lookaside.
    %cmpi/u 8, 35, 7;
    %jmp/0xz  T_71.4, 4;
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_71.6, 4;
    %load/x1p 8, v0x22d8100_0, 5;
    %jmp T_71.7;
T_71.6 ;
    %mov 8, 2, 5;
T_71.7 ;
; Save base=8 wid=5 in lookaside.
    %ix/load 0, 0, 0;
    %set/x0 v0x22d8180_0, 8, 5;
    %ix/load 1, 25, 0;
    %mov 4, 0, 1;
    %jmp/1 T_71.8, 4;
    %load/x1p 8, v0x22d8100_0, 7;
    %jmp T_71.9;
T_71.8 ;
    %mov 8, 2, 7;
T_71.9 ;
; Save base=8 wid=7 in lookaside.
    %ix/load 0, 5, 0;
    %set/x0 v0x22d8180_0, 8, 7;
    %jmp T_71.5;
T_71.4 ;
    %load/v 8, v0x22d8100_0, 7; Only need 7 of 32 bits
; Save base=8 wid=7 in lookaside.
    %cmpi/u 8, 99, 7;
    %jmp/0xz  T_71.10, 4;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_71.12, 4;
    %load/x1p 8, v0x22d8100_0, 4;
    %jmp T_71.13;
T_71.12 ;
    %mov 8, 2, 4;
T_71.13 ;
; Save base=8 wid=4 in lookaside.
    %ix/load 0, 0, 0;
    %set/x0 v0x22d8180_0, 8, 4;
    %ix/load 1, 25, 0;
    %mov 4, 0, 1;
    %jmp/1 T_71.14, 4;
    %load/x1p 8, v0x22d8100_0, 6;
    %jmp T_71.15;
T_71.14 ;
    %mov 8, 2, 6;
T_71.15 ;
; Save base=8 wid=6 in lookaside.
    %ix/load 0, 4, 0;
    %set/x0 v0x22d8180_0, 8, 6;
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_71.16, 4;
    %load/x1p 8, v0x22d8100_0, 1;
    %jmp T_71.17;
T_71.16 ;
    %mov 8, 2, 1;
T_71.17 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 10, 0;
    %set/x0 v0x22d8180_0, 8, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_71.18, 4;
    %load/x1p 8, v0x22d8100_0, 1;
    %jmp T_71.19;
T_71.18 ;
    %mov 8, 2, 1;
T_71.19 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 11, 0;
    %set/x0 v0x22d8180_0, 8, 1;
T_71.10 ;
T_71.5 ;
T_71.1 ;
    %load/v 8, v0x22d8180_0, 12;
    %ix/load 1, 11, 0;
    %mov 4, 0, 1;
    %jmp/1 T_71.20, 4;
    %load/x1p 60, v0x22d8180_0, 1;
    %jmp T_71.21;
T_71.20 ;
    %mov 60, 2, 1;
T_71.21 ;
    %mov 40, 60, 1; Move signal select into place
    %mov 59, 40, 1; Repetition 20
    %mov 58, 40, 1; Repetition 19
    %mov 57, 40, 1; Repetition 18
    %mov 56, 40, 1; Repetition 17
    %mov 55, 40, 1; Repetition 16
    %mov 54, 40, 1; Repetition 15
    %mov 53, 40, 1; Repetition 14
    %mov 52, 40, 1; Repetition 13
    %mov 51, 40, 1; Repetition 12
    %mov 50, 40, 1; Repetition 11
    %mov 49, 40, 1; Repetition 10
    %mov 48, 40, 1; Repetition 9
    %mov 47, 40, 1; Repetition 8
    %mov 46, 40, 1; Repetition 7
    %mov 45, 40, 1; Repetition 6
    %mov 44, 40, 1; Repetition 5
    %mov 43, 40, 1; Repetition 4
    %mov 42, 40, 1; Repetition 3
    %mov 41, 40, 1; Repetition 2
    %mov 20, 40, 20;
    %set/v v0x22d8030_0, 8, 32;
    %jmp T_71;
    .thread T_71, $push;
    .scope S_0x22d7c50;
T_72 ;
    %set/v v0x22d7e30_0, 0, 32;
    %end;
    .thread T_72;
    .scope S_0x22d7c50;
T_73 ;
    %wait E_0x22d7d40;
    %load/v 8, v0x22d7d70_0, 32;
    %ix/load 0, 1, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 32;
    %set/v v0x22d7e30_0, 8, 32;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x22d7910;
T_74 ;
    %set/v v0x22d7a30_0, 0, 1;
    %end;
    .thread T_74;
    .scope S_0x22d7910;
T_75 ;
    %wait E_0x22d7a00;
    %load/v 8, v0x22d7af0_0, 32;
    %load/v 40, v0x22d7ba0_0, 32;
    %cmp/u 8, 40, 32;
    %mov 8, 4, 1;
    %jmp/0  T_75.0, 8;
    %mov 9, 1, 1;
    %jmp/1  T_75.2, 8;
T_75.0 ; End of true expr.
    %jmp/0  T_75.1, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_75.2;
T_75.1 ;
    %mov 9, 0, 1; Return false value
T_75.2 ;
    %set/v v0x22d7a30_0, 9, 1;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x22d7230;
T_76 ;
    %set/v v0x22d7510_0, 0, 2;
    %end;
    .thread T_76;
    .scope S_0x22d7230;
T_77 ;
    %set/v v0x22d75b0_0, 0, 2;
    %end;
    .thread T_77;
    .scope S_0x22d7230;
T_78 ;
    %wait E_0x22d7320;
    %load/v 8, v0x22d7660_0, 1;
    %load/v 9, v0x22d7700_0, 5;
    %cmpi/u 9, 0, 5;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x22d7700_0, 5;
    %load/v 14, v0x22d73b0_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_78.0, 8;
    %movi 8, 2, 2;
    %set/v v0x22d7510_0, 8, 2;
    %jmp T_78.1;
T_78.0 ;
    %load/v 8, v0x22d77e0_0, 1;
    %load/v 9, v0x22d7860_0, 5;
    %cmpi/u 9, 0, 5;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x22d7860_0, 5;
    %load/v 14, v0x22d73b0_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_78.2, 8;
    %movi 8, 1, 2;
    %set/v v0x22d7510_0, 8, 2;
    %jmp T_78.3;
T_78.2 ;
    %set/v v0x22d7510_0, 0, 2;
T_78.3 ;
T_78.1 ;
    %load/v 8, v0x22d7660_0, 1;
    %load/v 9, v0x22d7700_0, 5;
    %cmpi/u 9, 0, 5;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x22d7700_0, 5;
    %load/v 14, v0x22d7470_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_78.4, 8;
    %movi 8, 2, 2;
    %set/v v0x22d75b0_0, 8, 2;
    %jmp T_78.5;
T_78.4 ;
    %load/v 8, v0x22d77e0_0, 1;
    %load/v 9, v0x22d7860_0, 5;
    %cmpi/u 9, 0, 5;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x22d7860_0, 5;
    %load/v 14, v0x22d7470_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_78.6, 8;
    %movi 8, 1, 2;
    %set/v v0x22d75b0_0, 8, 2;
    %jmp T_78.7;
T_78.6 ;
    %set/v v0x22d75b0_0, 0, 2;
T_78.7 ;
T_78.5 ;
    %jmp T_78;
    .thread T_78, $push;
    .scope S_0x22d6de0;
T_79 ;
    %set/v v0x22d7190_0, 0, 1;
    %end;
    .thread T_79;
    .scope S_0x22d6de0;
T_80 ;
    %wait E_0x22d44d0;
    %load/v 8, v0x22d6f00_0, 1;
    %load/v 9, v0x22d6fa0_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 0, 6;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %load/v 9, v0x22d7040_0, 5;
    %load/v 14, v0x22d6fa0_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %load/v 10, v0x22d70e0_0, 5;
    %load/v 15, v0x22d6fa0_0, 5;
    %cmp/u 10, 15, 5;
    %or 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0  T_80.0, 8;
    %mov 9, 1, 1;
    %jmp/1  T_80.2, 8;
T_80.0 ; End of true expr.
    %jmp/0  T_80.1, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_80.2;
T_80.1 ;
    %mov 9, 0, 1; Return false value
T_80.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x22d7190_0, 0, 9;
    %jmp T_80;
    .thread T_80, $push;
    .scope S_0x22d68d0;
T_81 ;
    %wait E_0x228f210;
    %load/v 8, v0x22d6c20_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_81.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x22d6ba0_0, 0, 0;
    %jmp T_81.1;
T_81.0 ;
    %load/v 8, v0x22d6ca0_0, 1;
    %jmp/0xz  T_81.2, 8;
    %jmp T_81.3;
T_81.2 ;
    %load/v 8, v0x22d69c0_0, 1;
    %jmp/0xz  T_81.4, 8;
    %load/v 8, v0x22d6d60_0, 1;
    %jmp/0xz  T_81.6, 8;
    %load/v 8, v0x22d6b00_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x22d6ba0_0, 0, 8;
T_81.6 ;
    %jmp T_81.5;
T_81.4 ;
    %ix/load 0, 32, 0;
    %assign/v0 v0x22d6ba0_0, 0, 0;
T_81.5 ;
T_81.3 ;
T_81.1 ;
    %jmp T_81;
    .thread T_81;
    .scope S_0x22d5200;
T_82 ;
    %wait E_0x228afa0;
    %load/v 8, v0x22d5600_0, 1;
    %load/v 9, v0x22d4e90_0, 5;
    %mov 14, 0, 1;
    %cmpi/u 9, 0, 6;
    %inv 4, 1;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_82.0, 8;
    %load/v 8, v0x22d52f0_0, 32;
    %ix/getv 3, v0x22d4e90_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x22d6320, 0, 8;
t_0 ;
T_82.0 ;
    %jmp T_82;
    .thread T_82;
    .scope S_0x22d2b30;
T_83 ;
    %wait E_0x228afa0;
    %load/v 8, v0x22d3000_0, 1;
    %load/v 9, v0x22d3150_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_83.0, 8;
    %load/v 8, v0x22d2f00_0, 24;
    %ix/getv 3, v0x22d2d80_0;
    %jmp/1 t_1, 4;
    %ix/load 0, 24, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x22d3080, 0, 8;
t_1 ;
T_83.0 ;
    %jmp T_83;
    .thread T_83;
    .scope S_0x22d2460;
T_84 ;
    %wait E_0x228afa0;
    %load/v 8, v0x22d2970_0, 1;
    %load/v 9, v0x22d2a90_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_84.0, 8;
    %load/v 8, v0x22d2830_0, 256;
    %ix/getv 3, v0x22d26b0_0;
    %jmp/1 t_2, 4;
    %ix/load 0, 256, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x22d2a10, 0, 8;
t_2 ;
T_84.0 ;
    %jmp T_84;
    .thread T_84;
    .scope S_0x22d2130;
T_85 ;
    %wait E_0x22d11f0;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_85.0, 4;
    %load/x1p 8, v0x22d4820_0, 3;
    %jmp T_85.1;
T_85.0 ;
    %mov 8, 2, 3;
T_85.1 ;
; Save base=8 wid=3 in lookaside.
    %cmpi/u 8, 0, 3;
    %jmp/0xz  T_85.2, 4;
    %load/v 8, v0x22d4a60_0, 32; Only need 32 of 256 bits
; Save base=8 wid=32 in lookaside.
    %set/v v0x22d4410_0, 8, 32;
T_85.2 ;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_85.4, 4;
    %load/x1p 8, v0x22d4820_0, 3;
    %jmp T_85.5;
T_85.4 ;
    %mov 8, 2, 3;
T_85.5 ;
; Save base=8 wid=3 in lookaside.
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_85.6, 4;
    %ix/load 1, 32, 0;
    %mov 4, 0, 1;
    %jmp/1 T_85.8, 4;
    %load/x1p 8, v0x22d4a60_0, 32;
    %jmp T_85.9;
T_85.8 ;
    %mov 8, 2, 32;
T_85.9 ;
; Save base=8 wid=32 in lookaside.
    %set/v v0x22d4410_0, 8, 32;
T_85.6 ;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_85.10, 4;
    %load/x1p 8, v0x22d4820_0, 3;
    %jmp T_85.11;
T_85.10 ;
    %mov 8, 2, 3;
T_85.11 ;
; Save base=8 wid=3 in lookaside.
    %cmpi/u 8, 2, 3;
    %jmp/0xz  T_85.12, 4;
    %ix/load 1, 64, 0;
    %mov 4, 0, 1;
    %jmp/1 T_85.14, 4;
    %load/x1p 8, v0x22d4a60_0, 32;
    %jmp T_85.15;
T_85.14 ;
    %mov 8, 2, 32;
T_85.15 ;
; Save base=8 wid=32 in lookaside.
    %set/v v0x22d4410_0, 8, 32;
T_85.12 ;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_85.16, 4;
    %load/x1p 8, v0x22d4820_0, 3;
    %jmp T_85.17;
T_85.16 ;
    %mov 8, 2, 3;
T_85.17 ;
; Save base=8 wid=3 in lookaside.
    %cmpi/u 8, 3, 3;
    %jmp/0xz  T_85.18, 4;
    %ix/load 1, 96, 0;
    %mov 4, 0, 1;
    %jmp/1 T_85.20, 4;
    %load/x1p 8, v0x22d4a60_0, 32;
    %jmp T_85.21;
T_85.20 ;
    %mov 8, 2, 32;
T_85.21 ;
; Save base=8 wid=32 in lookaside.
    %set/v v0x22d4410_0, 8, 32;
T_85.18 ;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_85.22, 4;
    %load/x1p 8, v0x22d4820_0, 3;
    %jmp T_85.23;
T_85.22 ;
    %mov 8, 2, 3;
T_85.23 ;
; Save base=8 wid=3 in lookaside.
    %cmpi/u 8, 4, 3;
    %jmp/0xz  T_85.24, 4;
    %ix/load 1, 128, 0;
    %mov 4, 0, 1;
    %jmp/1 T_85.26, 4;
    %load/x1p 8, v0x22d4a60_0, 32;
    %jmp T_85.27;
T_85.26 ;
    %mov 8, 2, 32;
T_85.27 ;
; Save base=8 wid=32 in lookaside.
    %set/v v0x22d4410_0, 8, 32;
T_85.24 ;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_85.28, 4;
    %load/x1p 8, v0x22d4820_0, 3;
    %jmp T_85.29;
T_85.28 ;
    %mov 8, 2, 3;
T_85.29 ;
; Save base=8 wid=3 in lookaside.
    %cmpi/u 8, 5, 3;
    %jmp/0xz  T_85.30, 4;
    %ix/load 1, 160, 0;
    %mov 4, 0, 1;
    %jmp/1 T_85.32, 4;
    %load/x1p 8, v0x22d4a60_0, 32;
    %jmp T_85.33;
T_85.32 ;
    %mov 8, 2, 32;
T_85.33 ;
; Save base=8 wid=32 in lookaside.
    %set/v v0x22d4410_0, 8, 32;
T_85.30 ;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_85.34, 4;
    %load/x1p 8, v0x22d4820_0, 3;
    %jmp T_85.35;
T_85.34 ;
    %mov 8, 2, 3;
T_85.35 ;
; Save base=8 wid=3 in lookaside.
    %cmpi/u 8, 6, 3;
    %jmp/0xz  T_85.36, 4;
    %ix/load 1, 192, 0;
    %mov 4, 0, 1;
    %jmp/1 T_85.38, 4;
    %load/x1p 8, v0x22d4a60_0, 32;
    %jmp T_85.39;
T_85.38 ;
    %mov 8, 2, 32;
T_85.39 ;
; Save base=8 wid=32 in lookaside.
    %set/v v0x22d4410_0, 8, 32;
T_85.36 ;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_85.40, 4;
    %load/x1p 8, v0x22d4820_0, 3;
    %jmp T_85.41;
T_85.40 ;
    %mov 8, 2, 3;
T_85.41 ;
; Save base=8 wid=3 in lookaside.
    %cmpi/u 8, 7, 3;
    %jmp/0xz  T_85.42, 4;
    %ix/load 1, 224, 0;
    %mov 4, 0, 1;
    %jmp/1 T_85.44, 4;
    %load/x1p 8, v0x22d4a60_0, 32;
    %jmp T_85.45;
T_85.44 ;
    %mov 8, 2, 32;
T_85.45 ;
; Save base=8 wid=32 in lookaside.
    %set/v v0x22d4410_0, 8, 32;
T_85.42 ;
    %jmp T_85;
    .thread T_85, $push;
    .scope S_0x22d2130;
T_86 ;
    %wait E_0x22d1bc0;
    %load/v 8, v0x22d4df0_0, 1;
    %jmp/0xz  T_86.0, 8;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_86.2, 4;
    %load/x1p 8, v0x22d4820_0, 3;
    %jmp T_86.3;
T_86.2 ;
    %mov 8, 2, 3;
T_86.3 ;
; Save base=8 wid=3 in lookaside.
    %cmpi/u 8, 0, 3;
    %jmp/0xz  T_86.4, 4;
    %load/v 8, v0x22d4680_0, 32;
    %ix/load 0, 0, 0;
    %set/x0 v0x22d4f70_0, 8, 32;
T_86.4 ;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_86.6, 4;
    %load/x1p 8, v0x22d4820_0, 3;
    %jmp T_86.7;
T_86.6 ;
    %mov 8, 2, 3;
T_86.7 ;
; Save base=8 wid=3 in lookaside.
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_86.8, 4;
    %load/v 8, v0x22d4680_0, 32;
    %ix/load 0, 32, 0;
    %set/x0 v0x22d4f70_0, 8, 32;
T_86.8 ;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_86.10, 4;
    %load/x1p 8, v0x22d4820_0, 3;
    %jmp T_86.11;
T_86.10 ;
    %mov 8, 2, 3;
T_86.11 ;
; Save base=8 wid=3 in lookaside.
    %cmpi/u 8, 2, 3;
    %jmp/0xz  T_86.12, 4;
    %load/v 8, v0x22d4680_0, 32;
    %ix/load 0, 64, 0;
    %set/x0 v0x22d4f70_0, 8, 32;
T_86.12 ;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_86.14, 4;
    %load/x1p 8, v0x22d4820_0, 3;
    %jmp T_86.15;
T_86.14 ;
    %mov 8, 2, 3;
T_86.15 ;
; Save base=8 wid=3 in lookaside.
    %cmpi/u 8, 3, 3;
    %jmp/0xz  T_86.16, 4;
    %load/v 8, v0x22d4680_0, 32;
    %ix/load 0, 96, 0;
    %set/x0 v0x22d4f70_0, 8, 32;
T_86.16 ;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_86.18, 4;
    %load/x1p 8, v0x22d4820_0, 3;
    %jmp T_86.19;
T_86.18 ;
    %mov 8, 2, 3;
T_86.19 ;
; Save base=8 wid=3 in lookaside.
    %cmpi/u 8, 4, 3;
    %jmp/0xz  T_86.20, 4;
    %load/v 8, v0x22d4680_0, 32;
    %ix/load 0, 128, 0;
    %set/x0 v0x22d4f70_0, 8, 32;
T_86.20 ;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_86.22, 4;
    %load/x1p 8, v0x22d4820_0, 3;
    %jmp T_86.23;
T_86.22 ;
    %mov 8, 2, 3;
T_86.23 ;
; Save base=8 wid=3 in lookaside.
    %cmpi/u 8, 5, 3;
    %jmp/0xz  T_86.24, 4;
    %load/v 8, v0x22d4680_0, 32;
    %ix/load 0, 160, 0;
    %set/x0 v0x22d4f70_0, 8, 32;
T_86.24 ;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_86.26, 4;
    %load/x1p 8, v0x22d4820_0, 3;
    %jmp T_86.27;
T_86.26 ;
    %mov 8, 2, 3;
T_86.27 ;
; Save base=8 wid=3 in lookaside.
    %cmpi/u 8, 6, 3;
    %jmp/0xz  T_86.28, 4;
    %load/v 8, v0x22d4680_0, 32;
    %ix/load 0, 192, 0;
    %set/x0 v0x22d4f70_0, 8, 32;
T_86.28 ;
    %ix/load 1, 2, 0;
    %mov 4, 0, 1;
    %jmp/1 T_86.30, 4;
    %load/x1p 8, v0x22d4820_0, 3;
    %jmp T_86.31;
T_86.30 ;
    %mov 8, 2, 3;
T_86.31 ;
; Save base=8 wid=3 in lookaside.
    %cmpi/u 8, 7, 3;
    %jmp/0xz  T_86.32, 4;
    %load/v 8, v0x22d4680_0, 32;
    %ix/load 0, 224, 0;
    %set/x0 v0x22d4f70_0, 8, 32;
T_86.32 ;
T_86.0 ;
    %jmp T_86;
    .thread T_86, $push;
    .scope S_0x22d2130;
T_87 ;
    %wait E_0x228f210;
    %load/v 8, v0x22d4ae0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_87.0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v0x22d4be0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x22d40e0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x22d4230_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x22d3a70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x22d4ff0_0, 0, 0;
    %jmp T_87.1;
T_87.0 ;
    %load/v 8, v0x22d4be0_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_87.2, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_87.3, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_87.4, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_87.5, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_87.6, 6;
    %jmp T_87.7;
T_87.2 ;
    %load/v 8, v0x22d48a0_0, 1;
    %load/v 9, v0x22d3c40_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_87.8, 8;
    %movi 8, 4, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x22d4be0_0, 0, 8;
    %jmp T_87.9;
T_87.8 ;
    %ix/load 0, 3, 0;
    %assign/v0 v0x22d4be0_0, 0, 0;
T_87.9 ;
    %jmp T_87.7;
T_87.3 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x22d40e0_0, 0, 1;
    %load/v 8, v0x22d4cf0_0, 1;
    %jmp/0xz  T_87.10, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x22d4230_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x22d4ff0_0, 0, 1;
    %movi 8, 3, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x22d4be0_0, 0, 8;
    %jmp T_87.11;
T_87.10 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x22d4230_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x22d4ff0_0, 0, 0;
    %movi 8, 1, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x22d4be0_0, 0, 8;
T_87.11 ;
    %jmp T_87.7;
T_87.4 ;
    %load/v 8, v0x22d3e40_0, 1;
    %jmp/0xz  T_87.12, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x22d3a70_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x22d40e0_0, 0, 0;
    %movi 8, 2, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x22d4be0_0, 0, 8;
    %jmp T_87.13;
T_87.12 ;
    %movi 8, 1, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x22d4be0_0, 0, 8;
T_87.13 ;
    %jmp T_87.7;
T_87.5 ;
    %ix/load 0, 1, 0;
    %assign/v0 v0x22d3a70_0, 0, 1;
    %ix/load 0, 3, 0;
    %assign/v0 v0x22d4be0_0, 0, 0;
    %jmp T_87.7;
T_87.6 ;
    %load/v 8, v0x22d3e40_0, 1;
    %jmp/0xz  T_87.14, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v0x22d4ff0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v0x22d4230_0, 0, 0;
    %movi 8, 1, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x22d4be0_0, 0, 8;
    %jmp T_87.15;
T_87.14 ;
    %movi 8, 3, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x22d4be0_0, 0, 8;
T_87.15 ;
    %jmp T_87.7;
T_87.7 ;
T_87.1 ;
    %jmp T_87;
    .thread T_87;
    .scope S_0x229b370;
T_88 ;
    %wait E_0x228f210;
    %load/v 8, v0x22d1dd0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_88.0, 8;
    %ix/load 0, 2, 0;
    %assign/v0 v0x22d1cb0_0, 0, 0;
    %ix/load 0, 4, 0;
    %assign/v0 v0x22d1920_0, 0, 0;
    %jmp T_88.1;
T_88.0 ;
    %load/v 8, v0x22d1cb0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_88.2, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_88.3, 6;
    %jmp T_88.4;
T_88.2 ;
    %load/v 8, v0x22d1c30_0, 1;
    %jmp/0xz  T_88.5, 8;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x22d1cb0_0, 0, 8;
    %load/v 8, v0x22d1920_0, 4;
    %mov 12, 0, 28;
    %addi 8, 1, 32;
    %ix/load 0, 4, 0;
    %assign/v0 v0x22d1920_0, 0, 8;
T_88.5 ;
    %jmp T_88.4;
T_88.3 ;
    %load/v 8, v0x22d1920_0, 4;
    %cmpi/u 8, 9, 4;
    %jmp/0xz  T_88.7, 4;
    %ix/load 0, 2, 0;
    %assign/v0 v0x22d1cb0_0, 0, 0;
    %ix/load 0, 4, 0;
    %assign/v0 v0x22d1920_0, 0, 0;
    %jmp T_88.8;
T_88.7 ;
    %load/v 8, v0x22d1920_0, 4;
    %mov 12, 0, 28;
    %addi 8, 1, 32;
    %ix/load 0, 4, 0;
    %assign/v0 v0x22d1920_0, 0, 8;
T_88.8 ;
    %jmp T_88.4;
T_88.4 ;
T_88.1 ;
    %jmp T_88;
    .thread T_88;
    .scope S_0x229b370;
T_89 ;
    %wait E_0x228afa0;
    %load/v 8, v0x22d15d0_0, 1;
    %jmp/0xz  T_89.0, 8;
    %load/v 8, v0x22d1f00_0, 1;
    %jmp/0xz  T_89.2, 8;
    %load/v 8, v0x22d1ae0_0, 256;
    %ix/getv 3, v0x22d16d0_0;
    %jmp/1 t_3, 4;
    %ix/load 0, 256, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x22d1d50, 0, 8;
t_3 ;
    %load/v 8, v0x22d1ae0_0, 256;
    %ix/load 0, 256, 0;
    %assign/v0 v0x22d1a40_0, 0, 8;
    %jmp T_89.3;
T_89.2 ;
    %ix/getv 3, v0x22d16d0_0;
    %load/av 8, v0x22d1d50, 256;
    %set/v v0x22d1a40_0, 8, 256;
T_89.3 ;
T_89.0 ;
    %jmp T_89;
    .thread T_89;
    .scope S_0x2217650;
T_90 ;
    %delay 25, 0;
    %load/v 8, v0x22e2760_0, 1;
    %inv 8, 1;
    %set/v v0x22e2760_0, 8, 1;
    %jmp T_90;
    .thread T_90;
    .scope S_0x2217650;
T_91 ;
    %set/v v0x22e29f0_0, 0, 32;
    %set/v v0x22e2d40_0, 0, 32;
T_91.0 ;
    %load/v 8, v0x22e2d40_0, 32;
   %cmpi/s 8, 255, 32;
    %jmp/0xz T_91.1, 5;
    %ix/getv/s 3, v0x22e2d40_0;
   %jmp/1 t_4, 4;
   %ix/load 1, 0, 0;
   %set/av v0x22d6850, 0, 32;
t_4 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x22e2d40_0, 32;
    %set/v v0x22e2d40_0, 8, 32;
    %jmp T_91.0;
T_91.1 ;
    %set/v v0x22e2d40_0, 0, 32;
T_91.2 ;
    %load/v 8, v0x22e2d40_0, 32;
   %cmpi/s 8, 512, 32;
    %jmp/0xz T_91.3, 5;
    %ix/getv/s 3, v0x22e2d40_0;
   %jmp/1 t_5, 4;
   %ix/load 1, 0, 0;
   %set/av v0x22d1d50, 0, 256;
t_5 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x22e2d40_0, 32;
    %set/v v0x22e2d40_0, 8, 32;
    %jmp T_91.2;
T_91.3 ;
    %set/v v0x22e2d40_0, 0, 32;
T_91.4 ;
    %load/v 8, v0x22e2d40_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_91.5, 5;
    %ix/getv/s 3, v0x22e2d40_0;
   %jmp/1 t_6, 4;
   %ix/load 1, 0, 0;
   %set/av v0x22d3080, 0, 24;
t_6 ;
    %ix/getv/s 3, v0x22e2d40_0;
   %jmp/1 t_7, 4;
   %ix/load 1, 0, 0;
   %set/av v0x22d2a10, 0, 256;
t_7 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x22e2d40_0, 32;
    %set/v v0x22e2d40_0, 8, 32;
    %jmp T_91.4;
T_91.5 ;
    %set/v v0x22e2d40_0, 0, 32;
T_91.6 ;
    %load/v 8, v0x22e2d40_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_91.7, 5;
    %ix/getv/s 3, v0x22e2d40_0;
   %jmp/1 t_8, 4;
   %ix/load 1, 0, 0;
   %set/av v0x22d6320, 0, 32;
t_8 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x22e2d40_0, 32;
    %set/v v0x22e2d40_0, 8, 32;
    %jmp T_91.6;
T_91.7 ;
    %vpi_call 2 75 "$readmemb", "../testdata/instruction.txt", v0x22d6850;
    %vpi_func 2 78 "$fopen", 8, 32, "../testdata/output.txt";
    %movi 40, 1, 32;
    %or 8, 40, 32;
    %set/v v0x22e2fc0_0, 8, 32;
    %vpi_func 2 79 "$fopen", 8, 32, "../testdata/cache.txt";
    %movi 40, 1, 32;
    %or 8, 40, 32;
    %set/v v0x22e3040_0, 8, 32;
    %movi 8, 5, 256;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0x22d1d50, 8, 256;
    %set/v v0x22e2760_0, 0, 1;
    %set/v v0x22e27e0_0, 0, 1;
    %set/v v0x22e28f0_0, 0, 1;
    %delay 12, 0;
    %set/v v0x22e27e0_0, 1, 1;
    %set/v v0x22e28f0_0, 1, 1;
    %end;
    .thread T_91;
    .scope S_0x2217650;
T_92 ;
    %wait E_0x228afa0;
    %load/v 8, v0x22e29f0_0, 32;
    %cmpi/u 8, 150, 32;
    %jmp/0xz  T_92.0, 4;
    %vpi_call 2 98 "$fdisplay", v0x22e2fc0_0, "Flush Cache! \012";
    %set/v v0x22e2d40_0, 0, 32;
T_92.2 ;
    %load/v 8, v0x22e2d40_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_92.3, 5;
    %ix/getv/s 3, v0x22e2d40_0;
    %load/av 8, v0x22d3080, 24;
    %set/v v0x22e2f40_0, 8, 24;
    %load/v 8, v0x22e2d40_0, 32;
    %set/v v0x22e2dc0_0, 8, 5;
    %load/v 8, v0x22e2dc0_0, 5;
    %load/v 13, v0x22e2f40_0, 22; Select 22 out of 24 bits
    %set/v v0x22e2970_0, 8, 27;
    %ix/getv/s 3, v0x22e2d40_0;
    %load/av 8, v0x22d2a10, 256;
    %ix/getv 3, v0x22e2970_0;
   %jmp/1 t_9, 4;
   %ix/load 1, 0, 0;
   %set/av v0x22d1d50, 8, 256;
t_9 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x22e2d40_0, 32;
    %set/v v0x22e2d40_0, 8, 32;
    %jmp T_92.2;
T_92.3 ;
T_92.0 ;
    %movi 8, 150, 32;
    %load/v 40, v0x22e29f0_0, 32;
    %cmp/s 8, 40, 32;
    %jmp/0xz  T_92.4, 5;
    %vpi_call 2 107 "$finish";
T_92.4 ;
    %vpi_call 2 111 "$fdisplay", v0x22e2fc0_0, "cycle = %0d, Start = %b\012PC = %d", v0x22e29f0_0, v0x22e28f0_0, v0x22d6ba0_0;
    %vpi_call 2 114 "$fdisplay", v0x22e2fc0_0, "Registers";
    %vpi_call 2 115 "$fdisplay", v0x22e2fc0_0, "x0 = %h, x8  = %h, x16 = %h, x24 = %h", &A<v0x22d6320, 0>, &A<v0x22d6320, 8>, &A<v0x22d6320, 16>, &A<v0x22d6320, 24>;
    %vpi_call 2 116 "$fdisplay", v0x22e2fc0_0, "x1 = %h, x9  = %h, x17 = %h, x25 = %h", &A<v0x22d6320, 1>, &A<v0x22d6320, 9>, &A<v0x22d6320, 17>, &A<v0x22d6320, 25>;
    %vpi_call 2 117 "$fdisplay", v0x22e2fc0_0, "x2 = %h, x10 = %h, x18 = %h, x26 = %h", &A<v0x22d6320, 2>, &A<v0x22d6320, 10>, &A<v0x22d6320, 18>, &A<v0x22d6320, 26>;
    %vpi_call 2 118 "$fdisplay", v0x22e2fc0_0, "x3 = %h, x11 = %h, x19 = %h, x27 = %h", &A<v0x22d6320, 3>, &A<v0x22d6320, 11>, &A<v0x22d6320, 19>, &A<v0x22d6320, 27>;
    %vpi_call 2 119 "$fdisplay", v0x22e2fc0_0, "x4 = %h, x12 = %h, x20 = %h, x28 = %h", &A<v0x22d6320, 4>, &A<v0x22d6320, 12>, &A<v0x22d6320, 20>, &A<v0x22d6320, 28>;
    %vpi_call 2 120 "$fdisplay", v0x22e2fc0_0, "x5 = %h, x13 = %h, x21 = %h, x29 = %h", &A<v0x22d6320, 5>, &A<v0x22d6320, 13>, &A<v0x22d6320, 21>, &A<v0x22d6320, 29>;
    %vpi_call 2 121 "$fdisplay", v0x22e2fc0_0, "x6 = %h, x14 = %h, x22 = %h, x30 = %h", &A<v0x22d6320, 6>, &A<v0x22d6320, 14>, &A<v0x22d6320, 22>, &A<v0x22d6320, 30>;
    %vpi_call 2 122 "$fdisplay", v0x22e2fc0_0, "x7 = %h, x15 = %h, x23 = %h, x31 = %h", &A<v0x22d6320, 7>, &A<v0x22d6320, 15>, &A<v0x22d6320, 23>, &A<v0x22d6320, 31>;
    %vpi_call 2 125 "$fdisplay", v0x22e2fc0_0, "Data Memory: 0x0000 = %h", &A<v0x22d1d50, 0>;
    %vpi_call 2 126 "$fdisplay", v0x22e2fc0_0, "Data Memory: 0x0020 = %h", &A<v0x22d1d50, 1>;
    %vpi_call 2 127 "$fdisplay", v0x22e2fc0_0, "Data Memory: 0x0040 = %h", &A<v0x22d1d50, 2>;
    %vpi_call 2 128 "$fdisplay", v0x22e2fc0_0, "Data Memory: 0x0060 = %h", &A<v0x22d1d50, 3>;
    %vpi_call 2 129 "$fdisplay", v0x22e2fc0_0, "Data Memory: 0x0080 = %h", &A<v0x22d1d50, 4>;
    %vpi_call 2 130 "$fdisplay", v0x22e2fc0_0, "Data Memory: 0x00A0 = %h", &A<v0x22d1d50, 5>;
    %vpi_call 2 131 "$fdisplay", v0x22e2fc0_0, "Data Memory: 0x00C0 = %h", &A<v0x22d1d50, 6>;
    %vpi_call 2 132 "$fdisplay", v0x22e2fc0_0, "Data Memory: 0x00E0 = %h", &A<v0x22d1d50, 7>;
    %vpi_call 2 133 "$fdisplay", v0x22e2fc0_0, "Data Memory: 0x0400 = %h", &A<v0x22d1d50, 32>;
    %vpi_call 2 135 "$fdisplay", v0x22e2fc0_0, "\012";
    %load/v 8, v0x22d4700_0, 1;
    %load/v 9, v0x22d4be0_0, 3;
    %mov 12, 0, 1;
    %cmpi/u 9, 0, 4;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_92.6, 8;
    %load/v 8, v0x22d4cf0_0, 1;
    %jmp/0xz  T_92.8, 8;
    %load/v 8, v0x22d42b0_0, 1;
    %jmp/0xz  T_92.10, 8;
    %vpi_call 2 141 "$fdisplay", v0x22e3040_0, "Cycle: %d, Write Miss, Address: %h, Write Data: %h (Write Back!)", v0x22e29f0_0, v0x22d4500_0, v0x22d4680_0;
    %jmp T_92.11;
T_92.10 ;
    %load/v 8, v0x22d4390_0, 1;
    %jmp/0xz  T_92.12, 8;
    %vpi_call 2 143 "$fdisplay", v0x22e3040_0, "Cycle: %d, Read Miss , Address: %h, Read Data : %h (Write Back!)", v0x22e29f0_0, v0x22d4500_0, v0x22d4580_0;
T_92.12 ;
T_92.11 ;
    %jmp T_92.9;
T_92.8 ;
    %load/v 8, v0x22d42b0_0, 1;
    %jmp/0xz  T_92.14, 8;
    %vpi_call 2 147 "$fdisplay", v0x22e3040_0, "Cycle: %d, Write Miss, Address: %h, Write Data: %h", v0x22e29f0_0, v0x22d4500_0, v0x22d4680_0;
    %jmp T_92.15;
T_92.14 ;
    %load/v 8, v0x22d4390_0, 1;
    %jmp/0xz  T_92.16, 8;
    %vpi_call 2 149 "$fdisplay", v0x22e3040_0, "Cycle: %d, Read Miss , Address: %h, Read Data : %h", v0x22e29f0_0, v0x22d4500_0, v0x22d4580_0;
T_92.16 ;
T_92.15 ;
T_92.9 ;
    %set/v v0x22e2cc0_0, 1, 1;
    %jmp T_92.7;
T_92.6 ;
    %load/v 8, v0x22d4700_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_92.18, 8;
    %load/v 8, v0x22e2cc0_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_92.20, 8;
    %load/v 8, v0x22d42b0_0, 1;
    %jmp/0xz  T_92.22, 8;
    %vpi_call 2 156 "$fdisplay", v0x22e3040_0, "Cycle: %d, Write Hit , Address: %h, Write Data: %h", v0x22e29f0_0, v0x22d4500_0, v0x22d4680_0;
    %jmp T_92.23;
T_92.22 ;
    %load/v 8, v0x22d4390_0, 1;
    %jmp/0xz  T_92.24, 8;
    %vpi_call 2 158 "$fdisplay", v0x22e3040_0, "Cycle: %d, Read Hit  , Address: %h, Read Data : %h", v0x22e29f0_0, v0x22d4500_0, v0x22d4580_0;
T_92.24 ;
T_92.23 ;
T_92.20 ;
    %set/v v0x22e2cc0_0, 0, 1;
T_92.18 ;
T_92.7 ;
    %load/v 8, v0x22e29f0_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v0x22e29f0_0, 8, 32;
    %jmp T_92;
    .thread T_92;
# The file index is used to find the file name in the following table.
:file_names 29;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./CPU.v";
    "./Adder.v";
    "./MUX32.v";
    "./MUX5.v";
    "./MUX_MemToReg.v";
    "./MUX_AluSrc.v";
    "./MUX_Stall.v";
    "./ALU.v";
    "./Control.v";
    "./ALU_Control.v";
    "./Register_IF_ID.v";
    "./Register_ID_EX.v";
    "./Register_EX_MEM.v";
    "./Register_MEM_WB.v";
    "./Sign_Extend.v";
    "./Shift.v";
    "./Branch_Equal.v";
    "./Forwarding_Unit.v";
    "./Hazard_Detection_Unit.v";
    "./PC.v";
    "./Instruction_Memory.v";
    "./Registers.v";
    "./dcache_top.v";
    "./dcache_tag_sram.v";
    "./dcache_data_sram.v";
    "./Data_Memory.v";
