{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Web Edition " "Info: Version 11.0 Build 157 04/27/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 14 04:05:56 2011 " "Info: Processing started: Mon Nov 14 04:05:56 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Keyboard_velocity -c Keyboard_velocity " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Keyboard_velocity -c Keyboard_velocity" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Main " "Info: Found entity 1: Main" {  } { { "Main.bdf" "" { Schematic "M:/!!!!!Projects/synth/CPLD design/Main.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keybuffers.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file keybuffers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyBuffers-keyBuffers_arch " "Info: Found design unit 1: keyBuffers-keyBuffers_arch" {  } { { "KeyBuffers.vhd" "" { Text "M:/!!!!!Projects/synth/CPLD design/KeyBuffers.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 keyBuffers " "Info: Found entity 1: keyBuffers" {  } { { "KeyBuffers.vhd" "" { Text "M:/!!!!!Projects/synth/CPLD design/KeyBuffers.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clockdivider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clockDivider-clockDivider_arch " "Info: Found design unit 1: clockDivider-clockDivider_arch" {  } { { "clockDivider.vhd" "" { Text "M:/!!!!!Projects/synth/CPLD design/clockDivider.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 clockDivider " "Info: Found entity 1: clockDivider" {  } { { "clockDivider.vhd" "" { Text "M:/!!!!!Projects/synth/CPLD design/clockDivider.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "midi_uart.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file midi_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 midi_uart-midi_uart_arch " "Info: Found design unit 1: midi_uart-midi_uart_arch" {  } { { "MIDI_UART.vhd" "" { Text "M:/!!!!!Projects/synth/CPLD design/MIDI_UART.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 midi_uart " "Info: Found entity 1: midi_uart" {  } { { "MIDI_UART.vhd" "" { Text "M:/!!!!!Projects/synth/CPLD design/MIDI_UART.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartbaudrategenerator.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file uartbaudrategenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uartBaudRateGenerator-uartBaudRateGenerator_arch " "Info: Found design unit 1: uartBaudRateGenerator-uartBaudRateGenerator_arch" {  } { { "uartBaudRateGenerator.vhd" "" { Text "M:/!!!!!Projects/synth/CPLD design/uartBaudRateGenerator.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 uartBaudRateGenerator " "Info: Found entity 1: uartBaudRateGenerator" {  } { { "uartBaudRateGenerator.vhd" "" { Text "M:/!!!!!Projects/synth/CPLD design/uartBaudRateGenerator.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegmentdriver.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sevensegmentdriver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenSegmentDriver-sevenSegmentDriver_arch " "Info: Found design unit 1: sevenSegmentDriver-sevenSegmentDriver_arch" {  } { { "sevenSegmentDriver.vhd" "" { Text "M:/!!!!!Projects/synth/CPLD design/sevenSegmentDriver.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sevenSegmentDriver " "Info: Found entity 1: sevenSegmentDriver" {  } { { "sevenSegmentDriver.vhd" "" { Text "M:/!!!!!Projects/synth/CPLD design/sevenSegmentDriver.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debugto7segment5digits.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file debugto7segment5digits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debugTo7segment5digits-debugTo7segment5digits_arch " "Info: Found design unit 1: debugTo7segment5digits-debugTo7segment5digits_arch" {  } { { "debugTo7segment5digits.vhd" "" { Text "M:/!!!!!Projects/synth/CPLD design/debugTo7segment5digits.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 debugTo7segment5digits " "Info: Found entity 1: debugTo7segment5digits" {  } { { "debugTo7segment5digits.vhd" "" { Text "M:/!!!!!Projects/synth/CPLD design/debugTo7segment5digits.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegmenthexdeccharactergenerator.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sevensegmenthexdeccharactergenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenSegmentHexDecCharacterGenerator-sevenSegmentHexDecCharacterGenerator_arch " "Info: Found design unit 1: sevenSegmentHexDecCharacterGenerator-sevenSegmentHexDecCharacterGenerator_arch" {  } { { "sevenSegmentHexDecCharacterGenerator.vhd" "" { Text "M:/!!!!!Projects/synth/CPLD design/sevenSegmentHexDecCharacterGenerator.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sevenSegmentHexDecCharacterGenerator " "Info: Found entity 1: sevenSegmentHexDecCharacterGenerator" {  } { { "sevenSegmentHexDecCharacterGenerator.vhd" "" { Text "M:/!!!!!Projects/synth/CPLD design/sevenSegmentHexDecCharacterGenerator.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Main " "Info: Elaborating entity \"Main\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyBuffers keyBuffers:inst4 " "Info: Elaborating entity \"keyBuffers\" for hierarchy \"keyBuffers:inst4\"" {  } { { "Main.bdf" "inst4" { Schematic "M:/!!!!!Projects/synth/CPLD design/Main.bdf" { { 96 424 720 224 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "extFifoReset KeyBuffers.vhd(14) " "Warning (10541): VHDL Signal Declaration warning at KeyBuffers.vhd(14): used implicit default value for signal \"extFifoReset\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "KeyBuffers.vhd" "" { Text "M:/!!!!!Projects/synth/CPLD design/KeyBuffers.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockDivider clockDivider:inst1 " "Info: Elaborating entity \"clockDivider\" for hierarchy \"clockDivider:inst1\"" {  } { { "Main.bdf" "inst1" { Schematic "M:/!!!!!Projects/synth/CPLD design/Main.bdf" { { 16 272 400 112 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "midi_uart midi_uart:inst3 " "Info: Elaborating entity \"midi_uart\" for hierarchy \"midi_uart:inst3\"" {  } { { "Main.bdf" "inst3" { Schematic "M:/!!!!!Projects/synth/CPLD design/Main.bdf" { { 312 432 728 440 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "extFifoRdOut MIDI_UART.vhd(44) " "Warning (10492): VHDL Process Statement warning at MIDI_UART.vhd(44): signal \"extFifoRdOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MIDI_UART.vhd" "" { Text "M:/!!!!!Projects/synth/CPLD design/MIDI_UART.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "uartSending MIDI_UART.vhd(44) " "Warning (10492): VHDL Process Statement warning at MIDI_UART.vhd(44): signal \"uartSending\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MIDI_UART.vhd" "" { Text "M:/!!!!!Projects/synth/CPLD design/MIDI_UART.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "extFifoRdOut MIDI_UART.vhd(46) " "Warning (10492): VHDL Process Statement warning at MIDI_UART.vhd(46): signal \"extFifoRdOut\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MIDI_UART.vhd" "" { Text "M:/!!!!!Projects/synth/CPLD design/MIDI_UART.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "uartSending MIDI_UART.vhd(46) " "Warning (10492): VHDL Process Statement warning at MIDI_UART.vhd(46): signal \"uartSending\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MIDI_UART.vhd" "" { Text "M:/!!!!!Projects/synth/CPLD design/MIDI_UART.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "uartSending MIDI_UART.vhd(71) " "Warning (10492): VHDL Process Statement warning at MIDI_UART.vhd(71): signal \"uartSending\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MIDI_UART.vhd" "" { Text "M:/!!!!!Projects/synth/CPLD design/MIDI_UART.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "uartSending MIDI_UART.vhd(106) " "Warning (10492): VHDL Process Statement warning at MIDI_UART.vhd(106): signal \"uartSending\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MIDI_UART.vhd" "" { Text "M:/!!!!!Projects/synth/CPLD design/MIDI_UART.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uartBaudRateGenerator uartBaudRateGenerator:inst " "Info: Elaborating entity \"uartBaudRateGenerator\" for hierarchy \"uartBaudRateGenerator:inst\"" {  } { { "Main.bdf" "inst" { Schematic "M:/!!!!!Projects/synth/CPLD design/Main.bdf" { { 248 272 400 344 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSegmentDriver sevenSegmentDriver:inst5 " "Info: Elaborating entity \"sevenSegmentDriver\" for hierarchy \"sevenSegmentDriver:inst5\"" {  } { { "Main.bdf" "inst5" { Schematic "M:/!!!!!Projects/synth/CPLD design/Main.bdf" { { 480 416 728 672 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digitIndex sevenSegmentDriver.vhd(71) " "Warning (10492): VHDL Process Statement warning at sevenSegmentDriver.vhd(71): signal \"digitIndex\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sevenSegmentDriver.vhd" "" { Text "M:/!!!!!Projects/synth/CPLD design/sevenSegmentDriver.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digit1data sevenSegmentDriver.vhd(72) " "Warning (10492): VHDL Process Statement warning at sevenSegmentDriver.vhd(72): signal \"digit1data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sevenSegmentDriver.vhd" "" { Text "M:/!!!!!Projects/synth/CPLD design/sevenSegmentDriver.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digitIndex sevenSegmentDriver.vhd(74) " "Warning (10492): VHDL Process Statement warning at sevenSegmentDriver.vhd(74): signal \"digitIndex\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sevenSegmentDriver.vhd" "" { Text "M:/!!!!!Projects/synth/CPLD design/sevenSegmentDriver.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digit2data sevenSegmentDriver.vhd(75) " "Warning (10492): VHDL Process Statement warning at sevenSegmentDriver.vhd(75): signal \"digit2data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sevenSegmentDriver.vhd" "" { Text "M:/!!!!!Projects/synth/CPLD design/sevenSegmentDriver.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digitIndex sevenSegmentDriver.vhd(77) " "Warning (10492): VHDL Process Statement warning at sevenSegmentDriver.vhd(77): signal \"digitIndex\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sevenSegmentDriver.vhd" "" { Text "M:/!!!!!Projects/synth/CPLD design/sevenSegmentDriver.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digit3data sevenSegmentDriver.vhd(78) " "Warning (10492): VHDL Process Statement warning at sevenSegmentDriver.vhd(78): signal \"digit3data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sevenSegmentDriver.vhd" "" { Text "M:/!!!!!Projects/synth/CPLD design/sevenSegmentDriver.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digitIndex sevenSegmentDriver.vhd(80) " "Warning (10492): VHDL Process Statement warning at sevenSegmentDriver.vhd(80): signal \"digitIndex\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sevenSegmentDriver.vhd" "" { Text "M:/!!!!!Projects/synth/CPLD design/sevenSegmentDriver.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digit4data sevenSegmentDriver.vhd(81) " "Warning (10492): VHDL Process Statement warning at sevenSegmentDriver.vhd(81): signal \"digit4data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sevenSegmentDriver.vhd" "" { Text "M:/!!!!!Projects/synth/CPLD design/sevenSegmentDriver.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digitIndex sevenSegmentDriver.vhd(83) " "Warning (10492): VHDL Process Statement warning at sevenSegmentDriver.vhd(83): signal \"digitIndex\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sevenSegmentDriver.vhd" "" { Text "M:/!!!!!Projects/synth/CPLD design/sevenSegmentDriver.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "digit5data sevenSegmentDriver.vhd(84) " "Warning (10492): VHDL Process Statement warning at sevenSegmentDriver.vhd(84): signal \"digit5data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sevenSegmentDriver.vhd" "" { Text "M:/!!!!!Projects/synth/CPLD design/sevenSegmentDriver.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "invSegmentOutput sevenSegmentDriver.vhd(47) " "Warning (10631): VHDL Process Statement warning at sevenSegmentDriver.vhd(47): inferring latch(es) for signal or variable \"invSegmentOutput\", which holds its previous value in one or more paths through the process" {  } { { "sevenSegmentDriver.vhd" "" { Text "M:/!!!!!Projects/synth/CPLD design/sevenSegmentDriver.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "currentDigitData sevenSegmentDriver.vhd(47) " "Warning (10631): VHDL Process Statement warning at sevenSegmentDriver.vhd(47): inferring latch(es) for signal or variable \"currentDigitData\", which holds its previous value in one or more paths through the process" {  } { { "sevenSegmentDriver.vhd" "" { Text "M:/!!!!!Projects/synth/CPLD design/sevenSegmentDriver.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentDigitData\[0\] sevenSegmentDriver.vhd(47) " "Info (10041): Inferred latch for \"currentDigitData\[0\]\" at sevenSegmentDriver.vhd(47)" {  } { { "sevenSegmentDriver.vhd" "" { Text "M:/!!!!!Projects/synth/CPLD design/sevenSegmentDriver.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentDigitData\[1\] sevenSegmentDriver.vhd(47) " "Info (10041): Inferred latch for \"currentDigitData\[1\]\" at sevenSegmentDriver.vhd(47)" {  } { { "sevenSegmentDriver.vhd" "" { Text "M:/!!!!!Projects/synth/CPLD design/sevenSegmentDriver.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentDigitData\[2\] sevenSegmentDriver.vhd(47) " "Info (10041): Inferred latch for \"currentDigitData\[2\]\" at sevenSegmentDriver.vhd(47)" {  } { { "sevenSegmentDriver.vhd" "" { Text "M:/!!!!!Projects/synth/CPLD design/sevenSegmentDriver.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "currentDigitData\[3\] sevenSegmentDriver.vhd(47) " "Info (10041): Inferred latch for \"currentDigitData\[3\]\" at sevenSegmentDriver.vhd(47)" {  } { { "sevenSegmentDriver.vhd" "" { Text "M:/!!!!!Projects/synth/CPLD design/sevenSegmentDriver.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "invSegmentOutput sevenSegmentDriver.vhd(47) " "Info (10041): Inferred latch for \"invSegmentOutput\" at sevenSegmentDriver.vhd(47)" {  } { { "sevenSegmentDriver.vhd" "" { Text "M:/!!!!!Projects/synth/CPLD design/sevenSegmentDriver.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSegmentHexDecCharacterGenerator sevenSegmentDriver:inst5\|sevenSegmentHexDecCharacterGenerator:dig1gen " "Info: Elaborating entity \"sevenSegmentHexDecCharacterGenerator\" for hierarchy \"sevenSegmentDriver:inst5\|sevenSegmentHexDecCharacterGenerator:dig1gen\"" {  } { { "sevenSegmentDriver.vhd" "dig1gen" { Text "M:/!!!!!Projects/synth/CPLD design/sevenSegmentDriver.vhd" 90 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "segmentData sevenSegmentHexDecCharacterGenerator.vhd(56) " "Warning (10492): VHDL Process Statement warning at sevenSegmentHexDecCharacterGenerator.vhd(56): signal \"segmentData\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sevenSegmentHexDecCharacterGenerator.vhd" "" { Text "M:/!!!!!Projects/synth/CPLD design/sevenSegmentHexDecCharacterGenerator.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debugTo7segment5digits debugTo7segment5digits:inst7 " "Info: Elaborating entity \"debugTo7segment5digits\" for hierarchy \"debugTo7segment5digits:inst7\"" {  } { { "Main.bdf" "inst7" { Schematic "M:/!!!!!Projects/synth/CPLD design/Main.bdf" { { 512 80 384 640 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "keyBuffers:inst4\|timerValue_rtl_0 " "Info: Inferred altshift_taps megafunction from the following design logic: \"keyBuffers:inst4\|timerValue_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Info: Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 88 " "Info: Parameter TAP_DISTANCE set to 88" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 7 " "Info: Parameter WIDTH set to 7" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "keyBuffers:inst4\|altshift_taps:timerValue_rtl_0 " "Info: Elaborated megafunction instantiation \"keyBuffers:inst4\|altshift_taps:timerValue_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "keyBuffers:inst4\|altshift_taps:timerValue_rtl_0 " "Info: Instantiated megafunction \"keyBuffers:inst4\|altshift_taps:timerValue_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Info: Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 88 " "Info: Parameter \"TAP_DISTANCE\" = \"88\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 7 " "Info: Parameter \"WIDTH\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_m1n.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/shift_taps_m1n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_m1n " "Info: Found entity 1: shift_taps_m1n" {  } { { "db/shift_taps_m1n.tdf" "" { Text "M:/!!!!!Projects/synth/CPLD design/db/shift_taps_m1n.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eua1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_eua1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eua1 " "Info: Found entity 1: altsyncram_eua1" {  } { { "db/altsyncram_eua1.tdf" "" { Text "M:/!!!!!Projects/synth/CPLD design/db/altsyncram_eua1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kmf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_kmf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kmf " "Info: Found entity 1: cntr_kmf" {  } { { "db/cntr_kmf.tdf" "" { Text "M:/!!!!!Projects/synth/CPLD design/db/cntr_kmf.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_bcc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_bcc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_bcc " "Info: Found entity 1: cmpr_bcc" {  } { { "db/cmpr_bcc.tdf" "" { Text "M:/!!!!!Projects/synth/CPLD design/db/cmpr_bcc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_a6h.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_a6h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_a6h " "Info: Found entity 1: cntr_a6h" {  } { { "db/cntr_a6h.tdf" "" { Text "M:/!!!!!Projects/synth/CPLD design/db/cntr_a6h.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegmentDriver:inst5\|currentDigitData\[0\] " "Warning: Latch sevenSegmentDriver:inst5\|currentDigitData\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sevenSegmentDriver:inst5\|digitIndex\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal sevenSegmentDriver:inst5\|digitIndex\[2\]" {  } { { "sevenSegmentDriver.vhd" "" { Text "M:/!!!!!Projects/synth/CPLD design/sevenSegmentDriver.vhd" 49 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sevenSegmentDriver.vhd" "" { Text "M:/!!!!!Projects/synth/CPLD design/sevenSegmentDriver.vhd" 47 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegmentDriver:inst5\|currentDigitData\[1\] " "Warning: Latch sevenSegmentDriver:inst5\|currentDigitData\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sevenSegmentDriver:inst5\|digitIndex\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal sevenSegmentDriver:inst5\|digitIndex\[2\]" {  } { { "sevenSegmentDriver.vhd" "" { Text "M:/!!!!!Projects/synth/CPLD design/sevenSegmentDriver.vhd" 49 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sevenSegmentDriver.vhd" "" { Text "M:/!!!!!Projects/synth/CPLD design/sevenSegmentDriver.vhd" 47 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegmentDriver:inst5\|currentDigitData\[2\] " "Warning: Latch sevenSegmentDriver:inst5\|currentDigitData\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sevenSegmentDriver:inst5\|digitIndex\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal sevenSegmentDriver:inst5\|digitIndex\[2\]" {  } { { "sevenSegmentDriver.vhd" "" { Text "M:/!!!!!Projects/synth/CPLD design/sevenSegmentDriver.vhd" 49 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sevenSegmentDriver.vhd" "" { Text "M:/!!!!!Projects/synth/CPLD design/sevenSegmentDriver.vhd" 47 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sevenSegmentDriver:inst5\|currentDigitData\[3\] " "Warning: Latch sevenSegmentDriver:inst5\|currentDigitData\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sevenSegmentDriver:inst5\|digitIndex\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal sevenSegmentDriver:inst5\|digitIndex\[2\]" {  } { { "sevenSegmentDriver.vhd" "" { Text "M:/!!!!!Projects/synth/CPLD design/sevenSegmentDriver.vhd" 49 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "sevenSegmentDriver.vhd" "" { Text "M:/!!!!!Projects/synth/CPLD design/sevenSegmentDriver.vhd" 47 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "KeyBuffers.vhd" "" { Text "M:/!!!!!Projects/synth/CPLD design/KeyBuffers.vhd" 8 -1 0 } } { "KeyBuffers.vhd" "" { Text "M:/!!!!!Projects/synth/CPLD design/KeyBuffers.vhd" 16 -1 0 } } { "MIDI_UART.vhd" "" { Text "M:/!!!!!Projects/synth/CPLD design/MIDI_UART.vhd" 13 -1 0 } } { "MIDI_UART.vhd" "" { Text "M:/!!!!!Projects/synth/CPLD design/MIDI_UART.vhd" 16 -1 0 } } { "KeyBuffers.vhd" "" { Text "M:/!!!!!Projects/synth/CPLD design/KeyBuffers.vhd" 44 -1 0 } } { "KeyBuffers.vhd" "" { Text "M:/!!!!!Projects/synth/CPLD design/KeyBuffers.vhd" 32 -1 0 } } { "sevenSegmentDriver.vhd" "" { Text "M:/!!!!!Projects/synth/CPLD design/sevenSegmentDriver.vhd" 49 -1 0 } } { "db/shift_taps_m1n.tdf" "" { Text "M:/!!!!!Projects/synth/CPLD design/db/shift_taps_m1n.tdf" 39 2 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "extFifoReset GND " "Warning (13410): Pin \"extFifoReset\" is stuck at GND" {  } { { "Main.bdf" "" { Schematic "M:/!!!!!Projects/synth/CPLD design/Main.bdf" { { 152 776 952 168 "extFifoReset" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "InputStage.bdf " "Warning: Ignored assignments for entity \"InputStage.bdf\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL ViewDraw -entity InputStage.bdf " "Warning: Assignment for entity set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL ViewDraw -entity InputStage.bdf was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_GND_NAME GND -entity InputStage.bdf -section_id eda_design_synthesis " "Warning: Assignment for entity set_global_assignment -name EDA_INPUT_GND_NAME GND -entity InputStage.bdf -section_id eda_design_synthesis was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_VCC_NAME VDD -entity InputStage.bdf -section_id eda_design_synthesis " "Warning: Assignment for entity set_global_assignment -name EDA_INPUT_VCC_NAME VDD -entity InputStage.bdf -section_id eda_design_synthesis was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_DATA_FORMAT EDIF -entity InputStage.bdf -section_id eda_design_synthesis " "Warning: Assignment for entity set_global_assignment -name EDA_INPUT_DATA_FORMAT EDIF -entity InputStage.bdf -section_id eda_design_synthesis was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_LMF_FILE vwl_bas.lmf -entity InputStage.bdf -section_id eda_design_synthesis " "Warning: Assignment for entity set_global_assignment -name EDA_LMF_FILE vwl_bas.lmf -entity InputStage.bdf -section_id eda_design_synthesis was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity InputStage.bdf -section_id eda_design_synthesis " "Warning: Assignment for entity set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity InputStage.bdf -section_id eda_design_synthesis was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity InputStage.bdf -section_id eda_design_synthesis " "Warning: Assignment for entity set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity InputStage.bdf -section_id eda_design_synthesis was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "extFifoFullIn " "Warning (15610): No output dependent on input pin \"extFifoFullIn\"" {  } { { "Main.bdf" "" { Schematic "M:/!!!!!Projects/synth/CPLD design/Main.bdf" { { 184 88 256 200 "extFifoFullIn" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "293 " "Info: Implemented 293 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Info: Implemented 25 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Info: Implemented 38 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "223 " "Info: Implemented 223 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "7 " "Info: Implemented 7 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "254 " "Info: Peak virtual memory: 254 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 14 04:05:59 2011 " "Info: Processing ended: Mon Nov 14 04:05:59 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Web Edition " "Info: Version 11.0 Build 157 04/27/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 14 04:06:00 2011 " "Info: Processing started: Mon Nov 14 04:06:00 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Keyboard_velocity -c Keyboard_velocity " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Keyboard_velocity -c Keyboard_velocity" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "Keyboard_velocity EP2C8Q208C8 " "Info: Selected device EP2C8Q208C8 for design \"Keyboard_velocity\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C8 " "Info: Device EP2C5Q208C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Info: Device EP2C5Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Info: Device EP2C8Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "f:/!program files/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/!program files/altera/11.0/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "f:/!program files/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/!program files/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/!!!!!Projects/synth/CPLD design/" { { 0 { 0 ""} 0 688 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "f:/!program files/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/!program files/altera/11.0/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "f:/!program files/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/!program files/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/!!!!!Projects/synth/CPLD design/" { { 0 { 0 ""} 0 689 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ 108 " "Info: Pin ~LVDS54p/nCEO~ is reserved at location 108" {  } { { "f:/!program files/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/!program files/altera/11.0/quartus/bin/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "f:/!program files/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/!program files/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/!!!!!Projects/synth/CPLD design/" { { 0 { 0 ""} 0 690 5573 6591 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|currentDigitData\[0\]\|combout " "Warning: Node \"inst5\|currentDigitData\[0\]\|combout\" is a latch" {  } { { "sevenSegmentDriver.vhd" "" { Text "M:/!!!!!Projects/synth/CPLD design/sevenSegmentDriver.vhd" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|currentDigitData\[1\]\|combout " "Warning: Node \"inst5\|currentDigitData\[1\]\|combout\" is a latch" {  } { { "sevenSegmentDriver.vhd" "" { Text "M:/!!!!!Projects/synth/CPLD design/sevenSegmentDriver.vhd" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|currentDigitData\[2\]\|combout " "Warning: Node \"inst5\|currentDigitData\[2\]\|combout\" is a latch" {  } { { "sevenSegmentDriver.vhd" "" { Text "M:/!!!!!Projects/synth/CPLD design/sevenSegmentDriver.vhd" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|currentDigitData\[3\]\|combout " "Warning: Node \"inst5\|currentDigitData\[3\]\|combout\" is a latch" {  } { { "sevenSegmentDriver.vhd" "" { Text "M:/!!!!!Projects/synth/CPLD design/sevenSegmentDriver.vhd" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|invSegmentOutput\|combout " "Warning: Node \"inst5\|invSegmentOutput\|combout\" is a latch" {  } { { "sevenSegmentDriver.vhd" "" { Text "M:/!!!!!Projects/synth/CPLD design/sevenSegmentDriver.vhd" 43 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Keyboard_velocity.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'Keyboard_velocity.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "master_clock (placed in PIN 23 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node master_clock (placed in PIN 23 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "f:/!program files/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/!program files/altera/11.0/quartus/bin/pin_planner.ppl" { master_clock } } } { "f:/!program files/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/!program files/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "master_clock" } } } } { "Main.bdf" "" { Schematic "M:/!!!!!Projects/synth/CPLD design/Main.bdf" { { 40 88 256 56 "master_clock" "" } } } } { "f:/!program files/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/!program files/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { master_clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/!!!!!Projects/synth/CPLD design/" { { 0 { 0 ""} 0 57 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clockDivider:inst1\|clkOut  " "Info: Automatically promoted node clockDivider:inst1\|clkOut " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sevenSegmentDriver:inst5\|digitIndex\[2\] " "Info: Destination node sevenSegmentDriver:inst5\|digitIndex\[2\]" {  } { { "sevenSegmentDriver.vhd" "" { Text "M:/!!!!!Projects/synth/CPLD design/sevenSegmentDriver.vhd" 49 -1 0 } } { "f:/!program files/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/!program files/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sevenSegmentDriver:inst5|digitIndex[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/!!!!!Projects/synth/CPLD design/" { { 0 { 0 ""} 0 107 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sevenSegmentDriver:inst5\|digitIndex\[1\] " "Info: Destination node sevenSegmentDriver:inst5\|digitIndex\[1\]" {  } { { "sevenSegmentDriver.vhd" "" { Text "M:/!!!!!Projects/synth/CPLD design/sevenSegmentDriver.vhd" 49 -1 0 } } { "f:/!program files/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/!program files/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sevenSegmentDriver:inst5|digitIndex[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/!!!!!Projects/synth/CPLD design/" { { 0 { 0 ""} 0 108 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clockDivider:inst1\|clkOut~0 " "Info: Destination node clockDivider:inst1\|clkOut~0" {  } { { "clockDivider.vhd" "" { Text "M:/!!!!!Projects/synth/CPLD design/clockDivider.vhd" 8 -1 0 } } { "f:/!program files/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/!program files/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clockDivider:inst1|clkOut~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/!!!!!Projects/synth/CPLD design/" { { 0 { 0 ""} 0 371 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "keyBuffersClock " "Info: Destination node keyBuffersClock" {  } { { "f:/!program files/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/!program files/altera/11.0/quartus/bin/pin_planner.ppl" { keyBuffersClock } } } { "f:/!program files/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/!program files/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "keyBuffersClock" } } } } { "Main.bdf" "" { Schematic "M:/!!!!!Projects/synth/CPLD design/Main.bdf" { { 40 456 636 56 "keyBuffersClock" "" } } } } { "f:/!program files/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/!program files/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyBuffersClock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/!!!!!Projects/synth/CPLD design/" { { 0 { 0 ""} 0 69 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "clockDivider.vhd" "" { Text "M:/!!!!!Projects/synth/CPLD design/clockDivider.vhd" 8 -1 0 } } { "f:/!program files/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/!program files/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clockDivider:inst1|clkOut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/!!!!!Projects/synth/CPLD design/" { { 0 { 0 ""} 0 212 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "uartBaudRateGenerator:inst\|clkOut  " "Info: Automatically promoted node uartBaudRateGenerator:inst\|clkOut " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uartBaudRateGenerator:inst\|clkOut~0 " "Info: Destination node uartBaudRateGenerator:inst\|clkOut~0" {  } { { "uartBaudRateGenerator.vhd" "" { Text "M:/!!!!!Projects/synth/CPLD design/uartBaudRateGenerator.vhd" 8 -1 0 } } { "f:/!program files/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/!program files/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { uartBaudRateGenerator:inst|clkOut~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/!!!!!Projects/synth/CPLD design/" { { 0 { 0 ""} 0 363 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "uartClock " "Info: Destination node uartClock" {  } { { "f:/!program files/altera/11.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "f:/!program files/altera/11.0/quartus/bin/pin_planner.ppl" { uartClock } } } { "f:/!program files/altera/11.0/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/!program files/altera/11.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "uartClock" } } } } { "Main.bdf" "" { Schematic "M:/!!!!!Projects/synth/CPLD design/Main.bdf" { { 272 440 616 288 "uartClock" "" } } } } { "f:/!program files/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/!program files/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { uartClock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/!!!!!Projects/synth/CPLD design/" { { 0 { 0 ""} 0 67 5573 6591 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "uartBaudRateGenerator.vhd" "" { Text "M:/!!!!!Projects/synth/CPLD design/uartBaudRateGenerator.vhd" 8 -1 0 } } { "f:/!program files/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/!program files/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { uartBaudRateGenerator:inst|clkOut } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/!!!!!Projects/synth/CPLD design/" { { 0 { 0 ""} 0 145 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sevenSegmentDriver:inst5\|currentDigitData\[1\]~3  " "Info: Automatically promoted node sevenSegmentDriver:inst5\|currentDigitData\[1\]~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "sevenSegmentDriver.vhd" "" { Text "M:/!!!!!Projects/synth/CPLD design/sevenSegmentDriver.vhd" 47 -1 0 } } { "f:/!program files/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/!program files/altera/11.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { sevenSegmentDriver:inst5|currentDigitData[1]~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "M:/!!!!!Projects/synth/CPLD design/" { { 0 { 0 ""} 0 389 5573 6591 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y10 X10_Y19 " "Info: Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y10 to location X10_Y19" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "38 " "Warning: Found 38 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "par2serLatchOut 0 " "Info: Pin \"par2serLatchOut\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "par2serClkOut 0 " "Info: Pin \"par2serClkOut\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extFifoReset 0 " "Info: Pin \"extFifoReset\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extFifoWR_ 0 " "Info: Pin \"extFifoWR_\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extFifoRD_ 0 " "Info: Pin \"extFifoRD_\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uartClock 0 " "Info: Pin \"uartClock\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uartSending 0 " "Info: Pin \"uartSending\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "keyBuffersClock 0 " "Info: Pin \"keyBuffersClock\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "midiUartTx 0 " "Info: Pin \"midiUartTx\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uartTx 0 " "Info: Pin \"uartTx\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digit1strobe 0 " "Info: Pin \"digit1strobe\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digit2strobe 0 " "Info: Pin \"digit2strobe\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digit3strobe 0 " "Info: Pin \"digit3strobe\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digit4strobe 0 " "Info: Pin \"digit4strobe\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digit5strobe 0 " "Info: Pin \"digit5strobe\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digitData\[7\] 0 " "Info: Pin \"digitData\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digitData\[6\] 0 " "Info: Pin \"digitData\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digitData\[5\] 0 " "Info: Pin \"digitData\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digitData\[4\] 0 " "Info: Pin \"digitData\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digitData\[3\] 0 " "Info: Pin \"digitData\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digitData\[2\] 0 " "Info: Pin \"digitData\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digitData\[1\] 0 " "Info: Pin \"digitData\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digitData\[0\] 0 " "Info: Pin \"digitData\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extFifoDataOut\[14\] 0 " "Info: Pin \"extFifoDataOut\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extFifoDataOut\[13\] 0 " "Info: Pin \"extFifoDataOut\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extFifoDataOut\[12\] 0 " "Info: Pin \"extFifoDataOut\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extFifoDataOut\[11\] 0 " "Info: Pin \"extFifoDataOut\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extFifoDataOut\[10\] 0 " "Info: Pin \"extFifoDataOut\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extFifoDataOut\[9\] 0 " "Info: Pin \"extFifoDataOut\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extFifoDataOut\[8\] 0 " "Info: Pin \"extFifoDataOut\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extFifoDataOut\[7\] 0 " "Info: Pin \"extFifoDataOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extFifoDataOut\[6\] 0 " "Info: Pin \"extFifoDataOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extFifoDataOut\[5\] 0 " "Info: Pin \"extFifoDataOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extFifoDataOut\[4\] 0 " "Info: Pin \"extFifoDataOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extFifoDataOut\[3\] 0 " "Info: Pin \"extFifoDataOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extFifoDataOut\[2\] 0 " "Info: Pin \"extFifoDataOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extFifoDataOut\[1\] 0 " "Info: Pin \"extFifoDataOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extFifoDataOut\[0\] 0 " "Info: Pin \"extFifoDataOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "265 " "Info: Peak virtual memory: 265 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 14 04:06:03 2011 " "Info: Processing ended: Mon Nov 14 04:06:03 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Web Edition " "Info: Version 11.0 Build 157 04/27/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 14 04:06:04 2011 " "Info: Processing started: Mon Nov 14 04:06:04 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Keyboard_velocity -c Keyboard_velocity " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off Keyboard_velocity -c Keyboard_velocity" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Web Edition " "Info: Version 11.0 Build 157 04/27/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 14 04:06:04 2011 " "Info: Processing started: Mon Nov 14 04:06:04 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Keyboard_velocity -c Keyboard_velocity " "Info: Command: quartus_sta Keyboard_velocity -c Keyboard_velocity" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "InputStage.bdf " "Warning: Ignored assignments for entity \"InputStage.bdf\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL ViewDraw -entity InputStage.bdf " "Warning: Assignment for entity set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL ViewDraw -entity InputStage.bdf was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_GND_NAME GND -entity InputStage.bdf -section_id eda_design_synthesis " "Warning: Assignment for entity set_global_assignment -name EDA_INPUT_GND_NAME GND -entity InputStage.bdf -section_id eda_design_synthesis was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_VCC_NAME VDD -entity InputStage.bdf -section_id eda_design_synthesis " "Warning: Assignment for entity set_global_assignment -name EDA_INPUT_VCC_NAME VDD -entity InputStage.bdf -section_id eda_design_synthesis was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_DATA_FORMAT EDIF -entity InputStage.bdf -section_id eda_design_synthesis " "Warning: Assignment for entity set_global_assignment -name EDA_INPUT_DATA_FORMAT EDIF -entity InputStage.bdf -section_id eda_design_synthesis was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_LMF_FILE vwl_bas.lmf -entity InputStage.bdf -section_id eda_design_synthesis " "Warning: Assignment for entity set_global_assignment -name EDA_LMF_FILE vwl_bas.lmf -entity InputStage.bdf -section_id eda_design_synthesis was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity InputStage.bdf -section_id eda_design_synthesis " "Warning: Assignment for entity set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity InputStage.bdf -section_id eda_design_synthesis was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity InputStage.bdf -section_id eda_design_synthesis " "Warning: Assignment for entity set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity InputStage.bdf -section_id eda_design_synthesis was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|currentDigitData\[3\]\|combout " "Warning: Node \"inst5\|currentDigitData\[3\]\|combout\" is a latch" {  } { { "sevenSegmentDriver.vhd" "" { Text "M:/!!!!!Projects/synth/CPLD design/sevenSegmentDriver.vhd" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|currentDigitData\[1\]\|combout " "Warning: Node \"inst5\|currentDigitData\[1\]\|combout\" is a latch" {  } { { "sevenSegmentDriver.vhd" "" { Text "M:/!!!!!Projects/synth/CPLD design/sevenSegmentDriver.vhd" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|currentDigitData\[2\]\|combout " "Warning: Node \"inst5\|currentDigitData\[2\]\|combout\" is a latch" {  } { { "sevenSegmentDriver.vhd" "" { Text "M:/!!!!!Projects/synth/CPLD design/sevenSegmentDriver.vhd" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|currentDigitData\[0\]\|combout " "Warning: Node \"inst5\|currentDigitData\[0\]\|combout\" is a latch" {  } { { "sevenSegmentDriver.vhd" "" { Text "M:/!!!!!Projects/synth/CPLD design/sevenSegmentDriver.vhd" 47 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst5\|invSegmentOutput\|combout " "Warning: Node \"inst5\|invSegmentOutput\|combout\" is a latch" {  } { { "sevenSegmentDriver.vhd" "" { Text "M:/!!!!!Projects/synth/CPLD design/sevenSegmentDriver.vhd" 43 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Keyboard_velocity.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'Keyboard_velocity.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clockDivider:inst1\|clkOut clockDivider:inst1\|clkOut " "Info: create_clock -period 1.000 -name clockDivider:inst1\|clkOut clockDivider:inst1\|clkOut" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name master_clock master_clock " "Info: create_clock -period 1.000 -name master_clock master_clock" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name uartBaudRateGenerator:inst\|clkOut uartBaudRateGenerator:inst\|clkOut " "Info: create_clock -period 1.000 -name uartBaudRateGenerator:inst\|clkOut uartBaudRateGenerator:inst\|clkOut" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sevenSegmentDriver:inst5\|digitIndex\[0\] sevenSegmentDriver:inst5\|digitIndex\[0\] " "Info: create_clock -period 1.000 -name sevenSegmentDriver:inst5\|digitIndex\[0\] sevenSegmentDriver:inst5\|digitIndex\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.193 " "Info: Worst-case setup slack is -4.193" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.193      -135.357 uartBaudRateGenerator:inst\|clkOut  " "Info:    -4.193      -135.357 uartBaudRateGenerator:inst\|clkOut " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.266      -210.102 clockDivider:inst1\|clkOut  " "Info:    -3.266      -210.102 clockDivider:inst1\|clkOut " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.534       -38.751 master_clock  " "Info:    -2.534       -38.751 master_clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.306        -8.436 sevenSegmentDriver:inst5\|digitIndex\[0\]  " "Info:    -2.306        -8.436 sevenSegmentDriver:inst5\|digitIndex\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.659 " "Info: Worst-case hold slack is -3.659" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.659        -3.851 clockDivider:inst1\|clkOut  " "Info:    -3.659        -3.851 clockDivider:inst1\|clkOut " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.848        -7.655 sevenSegmentDriver:inst5\|digitIndex\[0\]  " "Info:    -2.848        -7.655 sevenSegmentDriver:inst5\|digitIndex\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.684        -5.332 master_clock  " "Info:    -2.684        -5.332 master_clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 uartBaudRateGenerator:inst\|clkOut  " "Info:     0.499         0.000 uartBaudRateGenerator:inst\|clkOut " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.403 " "Info: Worst-case recovery slack is -2.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.403       -45.256 clockDivider:inst1\|clkOut  " "Info:    -2.403       -45.256 clockDivider:inst1\|clkOut " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.855 " "Info: Worst-case removal slack is 1.855" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.855         0.000 clockDivider:inst1\|clkOut  " "Info:     1.855         0.000 clockDivider:inst1\|clkOut " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.567 " "Info: Worst-case minimum pulse width slack is -2.567" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.567      -258.342 clockDivider:inst1\|clkOut  " "Info:    -2.567      -258.342 clockDivider:inst1\|clkOut " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.941       -36.073 master_clock  " "Info:    -1.941       -36.073 master_clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742       -59.360 uartBaudRateGenerator:inst\|clkOut  " "Info:    -0.742       -59.360 uartBaudRateGenerator:inst\|clkOut " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 sevenSegmentDriver:inst5\|digitIndex\[0\]  " "Info:     0.500         0.000 sevenSegmentDriver:inst5\|digitIndex\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info: The selected device family is not supported by the report_metastability command." {  } {  } 0 0 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "38 " "Warning: Found 38 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "par2serLatchOut 0 " "Info: Pin \"par2serLatchOut\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "par2serClkOut 0 " "Info: Pin \"par2serClkOut\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extFifoReset 0 " "Info: Pin \"extFifoReset\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extFifoWR_ 0 " "Info: Pin \"extFifoWR_\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extFifoRD_ 0 " "Info: Pin \"extFifoRD_\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uartClock 0 " "Info: Pin \"uartClock\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uartSending 0 " "Info: Pin \"uartSending\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "keyBuffersClock 0 " "Info: Pin \"keyBuffersClock\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "midiUartTx 0 " "Info: Pin \"midiUartTx\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "uartTx 0 " "Info: Pin \"uartTx\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digit1strobe 0 " "Info: Pin \"digit1strobe\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digit2strobe 0 " "Info: Pin \"digit2strobe\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digit3strobe 0 " "Info: Pin \"digit3strobe\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digit4strobe 0 " "Info: Pin \"digit4strobe\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digit5strobe 0 " "Info: Pin \"digit5strobe\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digitData\[7\] 0 " "Info: Pin \"digitData\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digitData\[6\] 0 " "Info: Pin \"digitData\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digitData\[5\] 0 " "Info: Pin \"digitData\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digitData\[4\] 0 " "Info: Pin \"digitData\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digitData\[3\] 0 " "Info: Pin \"digitData\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digitData\[2\] 0 " "Info: Pin \"digitData\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digitData\[1\] 0 " "Info: Pin \"digitData\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "digitData\[0\] 0 " "Info: Pin \"digitData\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extFifoDataOut\[14\] 0 " "Info: Pin \"extFifoDataOut\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extFifoDataOut\[13\] 0 " "Info: Pin \"extFifoDataOut\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extFifoDataOut\[12\] 0 " "Info: Pin \"extFifoDataOut\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extFifoDataOut\[11\] 0 " "Info: Pin \"extFifoDataOut\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extFifoDataOut\[10\] 0 " "Info: Pin \"extFifoDataOut\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extFifoDataOut\[9\] 0 " "Info: Pin \"extFifoDataOut\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extFifoDataOut\[8\] 0 " "Info: Pin \"extFifoDataOut\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extFifoDataOut\[7\] 0 " "Info: Pin \"extFifoDataOut\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extFifoDataOut\[6\] 0 " "Info: Pin \"extFifoDataOut\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extFifoDataOut\[5\] 0 " "Info: Pin \"extFifoDataOut\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extFifoDataOut\[4\] 0 " "Info: Pin \"extFifoDataOut\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extFifoDataOut\[3\] 0 " "Info: Pin \"extFifoDataOut\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extFifoDataOut\[2\] 0 " "Info: Pin \"extFifoDataOut\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extFifoDataOut\[1\] 0 " "Info: Pin \"extFifoDataOut\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "extFifoDataOut\[0\] 0 " "Info: Pin \"extFifoDataOut\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "213 " "Info: Peak virtual memory: 213 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 14 04:06:06 2011 " "Info: Processing ended: Mon Nov 14 04:06:06 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.460 " "Info: Worst-case setup slack is -1.460" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.460       -41.746 clockDivider:inst1\|clkOut  " "Info:    -1.460       -41.746 clockDivider:inst1\|clkOut " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.737       -18.661 uartBaudRateGenerator:inst\|clkOut  " "Info:    -0.737       -18.661 uartBaudRateGenerator:inst\|clkOut " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.501        -1.759 sevenSegmentDriver:inst5\|digitIndex\[0\]  " "Info:    -0.501        -1.759 sevenSegmentDriver:inst5\|digitIndex\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.199        -0.858 master_clock  " "Info:    -0.199        -0.858 master_clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.642 " "Info: Worst-case hold slack is -1.642" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.642        -2.055 clockDivider:inst1\|clkOut  " "Info:    -1.642        -2.055 clockDivider:inst1\|clkOut " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.457        -2.884 master_clock  " "Info:    -1.457        -2.884 master_clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.272        -3.908 sevenSegmentDriver:inst5\|digitIndex\[0\]  " "Info:    -1.272        -3.908 sevenSegmentDriver:inst5\|digitIndex\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 uartBaudRateGenerator:inst\|clkOut  " "Info:     0.215         0.000 uartBaudRateGenerator:inst\|clkOut " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.412 " "Info: Worst-case recovery slack is -0.412" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.412        -8.098 clockDivider:inst1\|clkOut  " "Info:    -0.412        -8.098 clockDivider:inst1\|clkOut " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.792 " "Info: Worst-case removal slack is 0.792" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.792         0.000 clockDivider:inst1\|clkOut  " "Info:     0.792         0.000 clockDivider:inst1\|clkOut " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.627 " "Info: Worst-case minimum pulse width slack is -1.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.627      -166.890 clockDivider:inst1\|clkOut  " "Info:    -1.627      -166.890 clockDivider:inst1\|clkOut " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -24.380 master_clock  " "Info:    -1.380       -24.380 master_clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -40.000 uartBaudRateGenerator:inst\|clkOut  " "Info:    -0.500       -40.000 uartBaudRateGenerator:inst\|clkOut " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 sevenSegmentDriver:inst5\|digitIndex\[0\]  " "Info:     0.500         0.000 sevenSegmentDriver:inst5\|digitIndex\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info: The selected device family is not supported by the report_metastability command." {  } {  } 0 0 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 19 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "201 " "Info: Peak virtual memory: 201 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 14 04:06:06 2011 " "Info: Processing ended: Mon Nov 14 04:06:06 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Warning" "WFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Warning: Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 0 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 72 s " "Info: Quartus II Full Compilation was successful. 0 errors, 72 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II " "Info: Running Quartus II Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 157 04/27/2011 SJ Web Edition " "Info: Version 11.0 Build 157 04/27/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 14 04:06:14 2011 " "Info: Processing started: Mon Nov 14 04:06:14 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp Keyboard_velocity -c Keyboard_velocity --netlist_type=sgate " "Info: Command: quartus_rpp Keyboard_velocity -c Keyboard_velocity --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II " "Info: Quartus II Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "138 " "Info: Peak virtual memory: 138 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 14 04:06:14 2011 " "Info: Processing ended: Mon Nov 14 04:06:14 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
