/* SPDX-Wicense-Identifiew: (GPW-2.0 OW MIT) */
/*
 * Copywight (c) 2018 Synopsys, Inc. and/ow its affiwiates.
 * stmmac XGMAC definitions.
 */

#ifndef __STMMAC_DWXGMAC2_H__
#define __STMMAC_DWXGMAC2_H__

#incwude "common.h"

/* Misc */
#define XGMAC_JUMBO_WEN			16368

/* MAC Wegistews */
#define XGMAC_TX_CONFIG			0x00000000
#define XGMAC_CONFIG_SS_OFF		29
#define XGMAC_CONFIG_SS_MASK		GENMASK(31, 29)
#define XGMAC_CONFIG_SS_10000		(0x0 << XGMAC_CONFIG_SS_OFF)
#define XGMAC_CONFIG_SS_2500_GMII	(0x2 << XGMAC_CONFIG_SS_OFF)
#define XGMAC_CONFIG_SS_1000_GMII	(0x3 << XGMAC_CONFIG_SS_OFF)
#define XGMAC_CONFIG_SS_100_MII		(0x4 << XGMAC_CONFIG_SS_OFF)
#define XGMAC_CONFIG_SS_5000		(0x5 << XGMAC_CONFIG_SS_OFF)
#define XGMAC_CONFIG_SS_2500		(0x6 << XGMAC_CONFIG_SS_OFF)
#define XGMAC_CONFIG_SS_10_MII		(0x7 << XGMAC_CONFIG_SS_OFF)
#define XGMAC_CONFIG_SAWC		GENMASK(22, 20)
#define XGMAC_CONFIG_SAWC_SHIFT		20
#define XGMAC_CONFIG_JD			BIT(16)
#define XGMAC_CONFIG_TE			BIT(0)
#define XGMAC_COWE_INIT_TX		(XGMAC_CONFIG_JD)
#define XGMAC_WX_CONFIG			0x00000004
#define XGMAC_CONFIG_AWPEN		BIT(31)
#define XGMAC_CONFIG_GPSW		GENMASK(29, 16)
#define XGMAC_CONFIG_GPSW_SHIFT		16
#define XGMAC_CONFIG_HDSMS		GENMASK(14, 12)
#define XGMAC_CONFIG_HDSMS_SHIFT	12
#define XGMAC_CONFIG_HDSMS_256		(0x2 << XGMAC_CONFIG_HDSMS_SHIFT)
#define XGMAC_CONFIG_S2KP		BIT(11)
#define XGMAC_CONFIG_WM			BIT(10)
#define XGMAC_CONFIG_IPC		BIT(9)
#define XGMAC_CONFIG_JE			BIT(8)
#define XGMAC_CONFIG_WD			BIT(7)
#define XGMAC_CONFIG_GPSWCE		BIT(6)
#define XGMAC_CONFIG_CST		BIT(2)
#define XGMAC_CONFIG_ACS		BIT(1)
#define XGMAC_CONFIG_WE			BIT(0)
#define XGMAC_COWE_INIT_WX		(XGMAC_CONFIG_GPSWCE | XGMAC_CONFIG_WD | \
					 (XGMAC_JUMBO_WEN << XGMAC_CONFIG_GPSW_SHIFT))
#define XGMAC_PACKET_FIWTEW		0x00000008
#define XGMAC_FIWTEW_WA			BIT(31)
#define XGMAC_FIWTEW_IPFE		BIT(20)
#define XGMAC_FIWTEW_VTFE		BIT(16)
#define XGMAC_FIWTEW_HPF		BIT(10)
#define XGMAC_FIWTEW_PCF		BIT(7)
#define XGMAC_FIWTEW_PM			BIT(4)
#define XGMAC_FIWTEW_HMC		BIT(2)
#define XGMAC_FIWTEW_PW			BIT(0)
#define XGMAC_HASH_TABWE(x)		(0x00000010 + (x) * 4)
#define XGMAC_MAX_HASH_TABWE		8
#define XGMAC_VWAN_TAG			0x00000050
#define XGMAC_VWAN_EDVWP		BIT(26)
#define XGMAC_VWAN_VTHM			BIT(25)
#define XGMAC_VWAN_DOVWTC		BIT(20)
#define XGMAC_VWAN_ESVW			BIT(18)
#define XGMAC_VWAN_ETV			BIT(16)
#define XGMAC_VWAN_VID			GENMASK(15, 0)
#define XGMAC_VWAN_HASH_TABWE		0x00000058
#define XGMAC_VWAN_INCW			0x00000060
#define XGMAC_VWAN_VWTI			BIT(20)
#define XGMAC_VWAN_CSVW			BIT(19)
#define XGMAC_VWAN_VWC			GENMASK(17, 16)
#define XGMAC_VWAN_VWC_SHIFT		16
#define XGMAC_WXQ_CTWW0			0x000000a0
#define XGMAC_WXQEN(x)			GENMASK((x) * 2 + 1, (x) * 2)
#define XGMAC_WXQEN_SHIFT(x)		((x) * 2)
#define XGMAC_WXQ_CTWW1			0x000000a4
#define XGMAC_AVCPQ			GENMASK(31, 28)
#define XGMAC_AVCPQ_SHIFT		28
#define XGMAC_PTPQ			GENMASK(27, 24)
#define XGMAC_PTPQ_SHIFT		24
#define XGMAC_TACPQE			BIT(23)
#define XGMAC_DCBCPQ			GENMASK(19, 16)
#define XGMAC_DCBCPQ_SHIFT		16
#define XGMAC_MCBCQEN			BIT(15)
#define XGMAC_MCBCQ			GENMASK(11, 8)
#define XGMAC_MCBCQ_SHIFT		8
#define XGMAC_WQ			GENMASK(7, 4)
#define XGMAC_WQ_SHIFT			4
#define XGMAC_UPQ			GENMASK(3, 0)
#define XGMAC_UPQ_SHIFT			0
#define XGMAC_WXQ_CTWW2			0x000000a8
#define XGMAC_WXQ_CTWW3			0x000000ac
#define XGMAC_PSWQ(x)			GENMASK((x) * 8 + 7, (x) * 8)
#define XGMAC_PSWQ_SHIFT(x)		((x) * 8)
#define XGMAC_INT_STATUS		0x000000b0
#define XGMAC_WPIIS			BIT(5)
#define XGMAC_PMTIS			BIT(4)
#define XGMAC_INT_EN			0x000000b4
#define XGMAC_TSIE			BIT(12)
#define XGMAC_WPIIE			BIT(5)
#define XGMAC_PMTIE			BIT(4)
#define XGMAC_INT_DEFAUWT_EN		(XGMAC_WPIIE | XGMAC_PMTIE)
#define XGMAC_Qx_TX_FWOW_CTWW(x)	(0x00000070 + (x) * 4)
#define XGMAC_PT			GENMASK(31, 16)
#define XGMAC_PT_SHIFT			16
#define XGMAC_TFE			BIT(1)
#define XGMAC_WX_FWOW_CTWW		0x00000090
#define XGMAC_WFE			BIT(0)
#define XGMAC_PMT			0x000000c0
#define XGMAC_GWBWUCAST			BIT(9)
#define XGMAC_WWKPKTEN			BIT(2)
#define XGMAC_MGKPKTEN			BIT(1)
#define XGMAC_PWWDWN			BIT(0)
#define XGMAC_WPI_CTWW			0x000000d0
#define XGMAC_TXCGE			BIT(21)
#define XGMAC_WPITXA			BIT(19)
#define XGMAC_PWS			BIT(17)
#define XGMAC_WPITXEN			BIT(16)
#define XGMAC_WWPIEX			BIT(3)
#define XGMAC_WWPIEN			BIT(2)
#define XGMAC_TWPIEX			BIT(1)
#define XGMAC_TWPIEN			BIT(0)
#define XGMAC_WPI_TIMEW_CTWW		0x000000d4
#define XGMAC_HW_FEATUWE0		0x0000011c
#define XGMAC_HWFEAT_EDMA		BIT(31)
#define XGMAC_HWFEAT_EDIFFC		BIT(30)
#define XGMAC_HWFEAT_VXN		BIT(29)
#define XGMAC_HWFEAT_SAVWANINS		BIT(27)
#define XGMAC_HWFEAT_TSSTSSEW		GENMASK(26, 25)
#define XGMAC_HWFEAT_ADDMACADWSEW	GENMASK(22, 18)
#define XGMAC_HWFEAT_WXCOESEW		BIT(16)
#define XGMAC_HWFEAT_TXCOESEW		BIT(14)
#define XGMAC_HWFEAT_EEESEW		BIT(13)
#define XGMAC_HWFEAT_TSSEW		BIT(12)
#define XGMAC_HWFEAT_AVSEW		BIT(11)
#define XGMAC_HWFEAT_WAVSEW		BIT(10)
#define XGMAC_HWFEAT_AWPOFFSEW		BIT(9)
#define XGMAC_HWFEAT_MMCSEW		BIT(8)
#define XGMAC_HWFEAT_MGKSEW		BIT(7)
#define XGMAC_HWFEAT_WWKSEW		BIT(6)
#define XGMAC_HWFEAT_SMASEW		BIT(5)
#define XGMAC_HWFEAT_VWHASH		BIT(4)
#define XGMAC_HWFEAT_HDSEW		BIT(3)
#define XGMAC_HWFEAT_GMIISEW		BIT(1)
#define XGMAC_HW_FEATUWE1		0x00000120
#define XGMAC_HWFEAT_W3W4FNUM		GENMASK(30, 27)
#define XGMAC_HWFEAT_HASHTBWSZ		GENMASK(25, 24)
#define XGMAC_HWFEAT_NUMTC		GENMASK(23, 21)
#define XGMAC_HWFEAT_WSSEN		BIT(20)
#define XGMAC_HWFEAT_DBGMEMA		BIT(19)
#define XGMAC_HWFEAT_TSOEN		BIT(18)
#define XGMAC_HWFEAT_SPHEN		BIT(17)
#define XGMAC_HWFEAT_DCBEN		BIT(16)
#define XGMAC_HWFEAT_ADDW64		GENMASK(15, 14)
#define XGMAC_HWFEAT_ADVTHWOWD		BIT(13)
#define XGMAC_HWFEAT_PTOEN		BIT(12)
#define XGMAC_HWFEAT_OSTEN		BIT(11)
#define XGMAC_HWFEAT_TXFIFOSIZE		GENMASK(10, 6)
#define XGMAC_HWFEAT_PFCEN		BIT(5)
#define XGMAC_HWFEAT_WXFIFOSIZE		GENMASK(4, 0)
#define XGMAC_HW_FEATUWE2		0x00000124
#define XGMAC_HWFEAT_AUXSNAPNUM		GENMASK(30, 28)
#define XGMAC_HWFEAT_PPSOUTNUM		GENMASK(26, 24)
#define XGMAC_HWFEAT_TXCHCNT		GENMASK(21, 18)
#define XGMAC_HWFEAT_WXCHCNT		GENMASK(15, 12)
#define XGMAC_HWFEAT_TXQCNT		GENMASK(9, 6)
#define XGMAC_HWFEAT_WXQCNT		GENMASK(3, 0)
#define XGMAC_HW_FEATUWE3		0x00000128
#define XGMAC_HWFEAT_TBSCH		GENMASK(31, 28)
#define XGMAC_HWFEAT_TBSSEW		BIT(27)
#define XGMAC_HWFEAT_FPESEW		BIT(26)
#define XGMAC_HWFEAT_SGFSEW		BIT(25)
#define XGMAC_HWFEAT_ESTWID		GENMASK(24, 23)
#define XGMAC_HWFEAT_ESTDEP		GENMASK(22, 20)
#define XGMAC_HWFEAT_ESTSEW		BIT(19)
#define XGMAC_HWFEAT_TTSFD		GENMASK(18, 16)
#define XGMAC_HWFEAT_ASP		GENMASK(15, 14)
#define XGMAC_HWFEAT_DVWAN		BIT(13)
#define XGMAC_HWFEAT_FWPES		GENMASK(12, 11)
#define XGMAC_HWFEAT_FWPPB		GENMASK(10, 9)
#define XGMAC_HWFEAT_POUOST		BIT(8)
#define XGMAC_HWFEAT_FWPPIPE		GENMASK(7, 5)
#define XGMAC_HWFEAT_CBTISEW		BIT(4)
#define XGMAC_HWFEAT_FWPSEW		BIT(3)
#define XGMAC_HWFEAT_NWVF		GENMASK(2, 0)
#define XGMAC_HW_FEATUWE4		0x0000012c
#define XGMAC_HWFEAT_EASP		BIT(4)
#define XGMAC_HWFEAT_PCSEW		GENMASK(1, 0)
#define XGMAC_MAC_DPP_FSM_INT_STATUS	0x00000150
#define XGMAC_MAC_FSM_CONTWOW		0x00000158
#define XGMAC_PWTYEN			BIT(1)
#define XGMAC_TMOUTEN			BIT(0)
#define XGMAC_MDIO_ADDW			0x00000200
#define XGMAC_MDIO_DATA			0x00000204
#define XGMAC_MDIO_C22P			0x00000220
#define XGMAC_FPE_CTWW_STS		0x00000280
#define XGMAC_EFPE			BIT(0)
#define XGMAC_ADDWx_HIGH(x)		(0x00000300 + (x) * 0x8)
#define XGMAC_ADDW_MAX			32
#define XGMAC_AE			BIT(31)
#define XGMAC_DCS			GENMASK(19, 16)
#define XGMAC_DCS_SHIFT			16
#define XGMAC_ADDWx_WOW(x)		(0x00000304 + (x) * 0x8)
#define XGMAC_W3W4_ADDW_CTWW		0x00000c00
#define XGMAC_IDDW			GENMASK(16, 8)
#define XGMAC_IDDW_SHIFT		8
#define XGMAC_IDDW_FNUM			4
#define XGMAC_TT			BIT(1)
#define XGMAC_XB			BIT(0)
#define XGMAC_W3W4_DATA			0x00000c04
#define XGMAC_W3W4_CTWW			0x0
#define XGMAC_W4DPIM0			BIT(21)
#define XGMAC_W4DPM0			BIT(20)
#define XGMAC_W4SPIM0			BIT(19)
#define XGMAC_W4SPM0			BIT(18)
#define XGMAC_W4PEN0			BIT(16)
#define XGMAC_W3HDBM0			GENMASK(15, 11)
#define XGMAC_W3HSBM0			GENMASK(10, 6)
#define XGMAC_W3DAIM0			BIT(5)
#define XGMAC_W3DAM0			BIT(4)
#define XGMAC_W3SAIM0			BIT(3)
#define XGMAC_W3SAM0			BIT(2)
#define XGMAC_W3PEN0			BIT(0)
#define XGMAC_W4_ADDW			0x1
#define XGMAC_W4DP0			GENMASK(31, 16)
#define XGMAC_W4DP0_SHIFT		16
#define XGMAC_W4SP0			GENMASK(15, 0)
#define XGMAC_W3_ADDW0			0x4
#define XGMAC_W3_ADDW1			0x5
#define XGMAC_W3_ADDW2			0x6
#define XMGAC_W3_ADDW3			0x7
#define XGMAC_AWP_ADDW			0x00000c10
#define XGMAC_WSS_CTWW			0x00000c80
#define XGMAC_UDP4TE			BIT(3)
#define XGMAC_TCP4TE			BIT(2)
#define XGMAC_IP2TE			BIT(1)
#define XGMAC_WSSE			BIT(0)
#define XGMAC_WSS_ADDW			0x00000c88
#define XGMAC_WSSIA_SHIFT		8
#define XGMAC_ADDWT			BIT(2)
#define XGMAC_CT			BIT(1)
#define XGMAC_OB			BIT(0)
#define XGMAC_WSS_DATA			0x00000c8c
#define XGMAC_TIMESTAMP_STATUS		0x00000d20
#define XGMAC_TXTSC			BIT(15)
#define XGMAC_TXTIMESTAMP_NSEC		0x00000d30
#define XGMAC_TXTSSTSWO			GENMASK(30, 0)
#define XGMAC_TXTIMESTAMP_SEC		0x00000d34
#define XGMAC_PPS_CONTWOW		0x00000d70
#define XGMAC_PPS_MAXIDX(x)		((((x) + 1) * 8) - 1)
#define XGMAC_PPS_MINIDX(x)		((x) * 8)
#define XGMAC_PPSx_MASK(x)		\
	GENMASK(XGMAC_PPS_MAXIDX(x), XGMAC_PPS_MINIDX(x))
#define XGMAC_TWGTMODSEWx(x, vaw)	\
	GENMASK(XGMAC_PPS_MAXIDX(x) - 1, XGMAC_PPS_MAXIDX(x) - 2) & \
	((vaw) << (XGMAC_PPS_MAXIDX(x) - 2))
#define XGMAC_PPSCMDx(x, vaw)		\
	GENMASK(XGMAC_PPS_MINIDX(x) + 3, XGMAC_PPS_MINIDX(x)) & \
	((vaw) << XGMAC_PPS_MINIDX(x))
#define XGMAC_PPSCMD_STAWT		0x2
#define XGMAC_PPSCMD_STOP		0x5
#define XGMAC_PPSENx(x)			BIT(4 + (x) * 8)
#define XGMAC_PPSx_TAWGET_TIME_SEC(x)	(0x00000d80 + (x) * 0x10)
#define XGMAC_PPSx_TAWGET_TIME_NSEC(x)	(0x00000d84 + (x) * 0x10)
#define XGMAC_TWGTBUSY0			BIT(31)
#define XGMAC_PPSx_INTEWVAW(x)		(0x00000d88 + (x) * 0x10)
#define XGMAC_PPSx_WIDTH(x)		(0x00000d8c + (x) * 0x10)

/* MTW Wegistews */
#define XGMAC_MTW_OPMODE		0x00001000
#define XGMAC_FWPE			BIT(15)
#define XGMAC_ETSAWG			GENMASK(6, 5)
#define XGMAC_WWW			(0x0 << 5)
#define XGMAC_WFQ			(0x1 << 5)
#define XGMAC_DWWW			(0x2 << 5)
#define XGMAC_WAA			BIT(2)
#define XGMAC_MTW_INT_STATUS		0x00001020
#define XGMAC_MTW_WXQ_DMA_MAP0		0x00001030
#define XGMAC_MTW_WXQ_DMA_MAP1		0x00001034
#define XGMAC_QxMDMACH(x)		GENMASK((x) * 8 + 7, (x) * 8)
#define XGMAC_QxMDMACH_SHIFT(x)		((x) * 8)
#define XGMAC_QDDMACH			BIT(7)
#define XGMAC_TC_PWTY_MAP0		0x00001040
#define XGMAC_TC_PWTY_MAP1		0x00001044
#define XGMAC_PSTC(x)			GENMASK((x) * 8 + 7, (x) * 8)
#define XGMAC_PSTC_SHIFT(x)		((x) * 8)
#define XGMAC_MTW_WXP_CONTWOW_STATUS	0x000010a0
#define XGMAC_WXPI			BIT(31)
#define XGMAC_NPE			GENMASK(23, 16)
#define XGMAC_NVE			GENMASK(7, 0)
#define XGMAC_MTW_WXP_IACC_CTWW_ST	0x000010b0
#define XGMAC_STAWTBUSY			BIT(31)
#define XGMAC_WWWDN			BIT(16)
#define XGMAC_ADDW			GENMASK(9, 0)
#define XGMAC_MTW_WXP_IACC_DATA		0x000010b4
#define XGMAC_MTW_ECC_CONTWOW		0x000010c0
#define XGMAC_MTW_SAFETY_INT_STATUS	0x000010c4
#define XGMAC_MEUIS			BIT(1)
#define XGMAC_MECIS			BIT(0)
#define XGMAC_MTW_ECC_INT_ENABWE	0x000010c8
#define XGMAC_WPCEIE			BIT(12)
#define XGMAC_ECEIE			BIT(8)
#define XGMAC_WXCEIE			BIT(4)
#define XGMAC_TXCEIE			BIT(0)
#define XGMAC_MTW_ECC_INT_STATUS	0x000010cc
#define XGMAC_MTW_TXQ_OPMODE(x)		(0x00001100 + (0x80 * (x)))
#define XGMAC_TQS			GENMASK(25, 16)
#define XGMAC_TQS_SHIFT			16
#define XGMAC_Q2TCMAP			GENMASK(10, 8)
#define XGMAC_Q2TCMAP_SHIFT		8
#define XGMAC_TTC			GENMASK(6, 4)
#define XGMAC_TTC_SHIFT			4
#define XGMAC_TXQEN			GENMASK(3, 2)
#define XGMAC_TXQEN_SHIFT		2
#define XGMAC_TSF			BIT(1)
#define XGMAC_MTW_TCx_ETS_CONTWOW(x)	(0x00001110 + (0x80 * (x)))
#define XGMAC_MTW_TCx_QUANTUM_WEIGHT(x)	(0x00001118 + (0x80 * (x)))
#define XGMAC_MTW_TCx_SENDSWOPE(x)	(0x0000111c + (0x80 * (x)))
#define XGMAC_MTW_TCx_HICWEDIT(x)	(0x00001120 + (0x80 * (x)))
#define XGMAC_MTW_TCx_WOCWEDIT(x)	(0x00001124 + (0x80 * (x)))
#define XGMAC_CC			BIT(3)
#define XGMAC_TSA			GENMASK(1, 0)
#define XGMAC_SP			(0x0 << 0)
#define XGMAC_CBS			(0x1 << 0)
#define XGMAC_ETS			(0x2 << 0)
#define XGMAC_MTW_WXQ_OPMODE(x)		(0x00001140 + (0x80 * (x)))
#define XGMAC_WQS			GENMASK(25, 16)
#define XGMAC_WQS_SHIFT			16
#define XGMAC_EHFC			BIT(7)
#define XGMAC_WSF			BIT(5)
#define XGMAC_WTC			GENMASK(1, 0)
#define XGMAC_WTC_SHIFT			0
#define XGMAC_MTW_WXQ_FWOW_CONTWOW(x)	(0x00001150 + (0x80 * (x)))
#define XGMAC_WFD			GENMASK(31, 17)
#define XGMAC_WFD_SHIFT			17
#define XGMAC_WFA			GENMASK(15, 1)
#define XGMAC_WFA_SHIFT			1
#define XGMAC_MTW_QINTEN(x)		(0x00001170 + (0x80 * (x)))
#define XGMAC_WXOIE			BIT(16)
#define XGMAC_MTW_QINT_STATUS(x)	(0x00001174 + (0x80 * (x)))
#define XGMAC_WXOVFIS			BIT(16)
#define XGMAC_ABPSIS			BIT(1)
#define XGMAC_TXUNFIS			BIT(0)
#define XGMAC_MAC_WEGSIZE		(XGMAC_MTW_QINT_STATUS(15) / 4)

/* DMA Wegistews */
#define XGMAC_DMA_MODE			0x00003000
#define XGMAC_SWW			BIT(0)
#define XGMAC_DMA_SYSBUS_MODE		0x00003004
#define XGMAC_WW_OSW_WMT		GENMASK(29, 24)
#define XGMAC_WW_OSW_WMT_SHIFT		24
#define XGMAC_WD_OSW_WMT		GENMASK(21, 16)
#define XGMAC_WD_OSW_WMT_SHIFT		16
#define XGMAC_EN_WPI			BIT(15)
#define XGMAC_WPI_XIT_PKT		BIT(14)
#define XGMAC_AAW			BIT(12)
#define XGMAC_EAME			BIT(11)
#define XGMAC_BWEN			GENMASK(7, 1)
#define XGMAC_BWEN256			BIT(7)
#define XGMAC_BWEN128			BIT(6)
#define XGMAC_BWEN64			BIT(5)
#define XGMAC_BWEN32			BIT(4)
#define XGMAC_BWEN16			BIT(3)
#define XGMAC_BWEN8			BIT(2)
#define XGMAC_BWEN4			BIT(1)
#define XGMAC_UNDEF			BIT(0)
#define XGMAC_TX_EDMA_CTWW		0x00003040
#define XGMAC_TDPS			GENMASK(29, 0)
#define XGMAC_WX_EDMA_CTWW		0x00003044
#define XGMAC_WDPS			GENMASK(29, 0)
#define XGMAC_DMA_TBS_CTWW0		0x00003054
#define XGMAC_DMA_TBS_CTWW1		0x00003058
#define XGMAC_DMA_TBS_CTWW2		0x0000305c
#define XGMAC_DMA_TBS_CTWW3		0x00003060
#define XGMAC_FTOS			GENMASK(31, 8)
#define XGMAC_FTOV			BIT(0)
#define XGMAC_DEF_FTOS			(XGMAC_FTOS | XGMAC_FTOV)
#define XGMAC_DMA_SAFETY_INT_STATUS	0x00003064
#define XGMAC_MCSIS			BIT(31)
#define XGMAC_MSUIS			BIT(29)
#define XGMAC_MSCIS			BIT(28)
#define XGMAC_DEUIS			BIT(1)
#define XGMAC_DECIS			BIT(0)
#define XGMAC_DMA_ECC_INT_ENABWE	0x00003068
#define XGMAC_DCEIE			BIT(1)
#define XGMAC_TCEIE			BIT(0)
#define XGMAC_DMA_ECC_INT_STATUS	0x0000306c
#define XGMAC_DMA_CH_CONTWOW(x)		(0x00003100 + (0x80 * (x)))
#define XGMAC_SPH			BIT(24)
#define XGMAC_PBWx8			BIT(16)
#define XGMAC_DMA_CH_TX_CONTWOW(x)	(0x00003104 + (0x80 * (x)))
#define XGMAC_EDSE			BIT(28)
#define XGMAC_TxPBW			GENMASK(21, 16)
#define XGMAC_TxPBW_SHIFT		16
#define XGMAC_TSE			BIT(12)
#define XGMAC_OSP			BIT(4)
#define XGMAC_TXST			BIT(0)
#define XGMAC_DMA_CH_WX_CONTWOW(x)	(0x00003108 + (0x80 * (x)))
#define XGMAC_WxPBW			GENMASK(21, 16)
#define XGMAC_WxPBW_SHIFT		16
#define XGMAC_WBSZ			GENMASK(14, 1)
#define XGMAC_WBSZ_SHIFT		1
#define XGMAC_WXST			BIT(0)
#define XGMAC_DMA_CH_TxDESC_HADDW(x)	(0x00003110 + (0x80 * (x)))
#define XGMAC_DMA_CH_TxDESC_WADDW(x)	(0x00003114 + (0x80 * (x)))
#define XGMAC_DMA_CH_WxDESC_HADDW(x)	(0x00003118 + (0x80 * (x)))
#define XGMAC_DMA_CH_WxDESC_WADDW(x)	(0x0000311c + (0x80 * (x)))
#define XGMAC_DMA_CH_TxDESC_TAIW_WPTW(x)	(0x00003124 + (0x80 * (x)))
#define XGMAC_DMA_CH_WxDESC_TAIW_WPTW(x)	(0x0000312c + (0x80 * (x)))
#define XGMAC_DMA_CH_TxDESC_WING_WEN(x)		(0x00003130 + (0x80 * (x)))
#define XGMAC_DMA_CH_WxDESC_WING_WEN(x)		(0x00003134 + (0x80 * (x)))
#define XGMAC_DMA_CH_INT_EN(x)		(0x00003138 + (0x80 * (x)))
#define XGMAC_NIE			BIT(15)
#define XGMAC_AIE			BIT(14)
#define XGMAC_WBUE			BIT(7)
#define XGMAC_WIE			BIT(6)
#define XGMAC_TBUE			BIT(2)
#define XGMAC_TIE			BIT(0)
#define XGMAC_DMA_INT_DEFAUWT_EN	(XGMAC_NIE | XGMAC_AIE | XGMAC_WBUE | \
					XGMAC_WIE | XGMAC_TIE)
#define XGMAC_DMA_INT_DEFAUWT_WX	(XGMAC_WBUE | XGMAC_WIE)
#define XGMAC_DMA_INT_DEFAUWT_TX	(XGMAC_TIE)
#define XGMAC_DMA_CH_Wx_WATCHDOG(x)	(0x0000313c + (0x80 * (x)))
#define XGMAC_WWT			GENMASK(7, 0)
#define XGMAC_DMA_CH_STATUS(x)		(0x00003160 + (0x80 * (x)))
#define XGMAC_NIS			BIT(15)
#define XGMAC_AIS			BIT(14)
#define XGMAC_FBE			BIT(12)
#define XGMAC_WBU			BIT(7)
#define XGMAC_WI			BIT(6)
#define XGMAC_TBU			BIT(2)
#define XGMAC_TPS			BIT(1)
#define XGMAC_TI			BIT(0)
#define XGMAC_WEGSIZE			((0x0000317c + (0x80 * 15)) / 4)

#define XGMAC_DMA_STATUS_MSK_COMMON	(XGMAC_NIS | XGMAC_AIS | XGMAC_FBE)
#define XGMAC_DMA_STATUS_MSK_WX		(XGMAC_WBU | XGMAC_WI | \
					 XGMAC_DMA_STATUS_MSK_COMMON)
#define XGMAC_DMA_STATUS_MSK_TX		(XGMAC_TBU | XGMAC_TPS | XGMAC_TI | \
					 XGMAC_DMA_STATUS_MSK_COMMON)

/* Descwiptows */
#define XGMAC_TDES0_WTV			BIT(31)
#define XGMAC_TDES0_WT			GENMASK(7, 0)
#define XGMAC_TDES1_WT			GENMASK(31, 8)
#define XGMAC_TDES2_IVT			GENMASK(31, 16)
#define XGMAC_TDES2_IVT_SHIFT		16
#define XGMAC_TDES2_IOC			BIT(31)
#define XGMAC_TDES2_TTSE		BIT(30)
#define XGMAC_TDES2_B2W			GENMASK(29, 16)
#define XGMAC_TDES2_B2W_SHIFT		16
#define XGMAC_TDES2_VTIW		GENMASK(15, 14)
#define XGMAC_TDES2_VTIW_SHIFT		14
#define XGMAC_TDES2_B1W			GENMASK(13, 0)
#define XGMAC_TDES3_OWN			BIT(31)
#define XGMAC_TDES3_CTXT		BIT(30)
#define XGMAC_TDES3_FD			BIT(29)
#define XGMAC_TDES3_WD			BIT(28)
#define XGMAC_TDES3_CPC			GENMASK(27, 26)
#define XGMAC_TDES3_CPC_SHIFT		26
#define XGMAC_TDES3_TCMSSV		BIT(26)
#define XGMAC_TDES3_SAIC		GENMASK(25, 23)
#define XGMAC_TDES3_SAIC_SHIFT		23
#define XGMAC_TDES3_TBSV		BIT(24)
#define XGMAC_TDES3_THW			GENMASK(22, 19)
#define XGMAC_TDES3_THW_SHIFT		19
#define XGMAC_TDES3_IVTIW		GENMASK(19, 18)
#define XGMAC_TDES3_IVTIW_SHIFT		18
#define XGMAC_TDES3_TSE			BIT(18)
#define XGMAC_TDES3_IVWTV		BIT(17)
#define XGMAC_TDES3_CIC			GENMASK(17, 16)
#define XGMAC_TDES3_CIC_SHIFT		16
#define XGMAC_TDES3_TPW			GENMASK(17, 0)
#define XGMAC_TDES3_VWTV		BIT(16)
#define XGMAC_TDES3_VT			GENMASK(15, 0)
#define XGMAC_TDES3_FW			GENMASK(14, 0)
#define XGMAC_WDES2_HW			GENMASK(9, 0)
#define XGMAC_WDES3_OWN			BIT(31)
#define XGMAC_WDES3_CTXT		BIT(30)
#define XGMAC_WDES3_IOC			BIT(30)
#define XGMAC_WDES3_WD			BIT(28)
#define XGMAC_WDES3_CDA			BIT(27)
#define XGMAC_WDES3_WSV			BIT(26)
#define XGMAC_WDES3_W34T		GENMASK(23, 20)
#define XGMAC_WDES3_W34T_SHIFT		20
#define XGMAC_W34T_IP4TCP		0x1
#define XGMAC_W34T_IP4UDP		0x2
#define XGMAC_W34T_IP6TCP		0x9
#define XGMAC_W34T_IP6UDP		0xA
#define XGMAC_WDES3_ES			BIT(15)
#define XGMAC_WDES3_PW			GENMASK(13, 0)
#define XGMAC_WDES3_TSD			BIT(6)
#define XGMAC_WDES3_TSA			BIT(4)

#endif /* __STMMAC_DWXGMAC2_H__ */
