#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000011560e68500 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v0000011560eaed90_0 .net "PC", 31 0, v0000011560ea8b80_0;  1 drivers
v0000011560ead210_0 .var "clk", 0 0;
v0000011560ead2b0_0 .net "clkout", 0 0, L_0000011560ee2f10;  1 drivers
v0000011560ead490_0 .net "cycles_consumed", 31 0, v0000011560ead670_0;  1 drivers
v0000011560eacef0_0 .var "rst", 0 0;
S_0000011560e13560 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_0000011560e68500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000011560e82680 .param/l "RType" 0 4 2, C4<000000>;
P_0000011560e826b8 .param/l "add" 0 4 5, C4<100000>;
P_0000011560e826f0 .param/l "addi" 0 4 8, C4<001000>;
P_0000011560e82728 .param/l "addu" 0 4 5, C4<100001>;
P_0000011560e82760 .param/l "and_" 0 4 5, C4<100100>;
P_0000011560e82798 .param/l "andi" 0 4 8, C4<001100>;
P_0000011560e827d0 .param/l "beq" 0 4 10, C4<000100>;
P_0000011560e82808 .param/l "bne" 0 4 10, C4<000101>;
P_0000011560e82840 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000011560e82878 .param/l "j" 0 4 12, C4<000010>;
P_0000011560e828b0 .param/l "jal" 0 4 12, C4<000011>;
P_0000011560e828e8 .param/l "jr" 0 4 6, C4<001000>;
P_0000011560e82920 .param/l "lw" 0 4 8, C4<100011>;
P_0000011560e82958 .param/l "nor_" 0 4 5, C4<100111>;
P_0000011560e82990 .param/l "or_" 0 4 5, C4<100101>;
P_0000011560e829c8 .param/l "ori" 0 4 8, C4<001101>;
P_0000011560e82a00 .param/l "sgt" 0 4 6, C4<101011>;
P_0000011560e82a38 .param/l "sll" 0 4 6, C4<000000>;
P_0000011560e82a70 .param/l "slt" 0 4 5, C4<101010>;
P_0000011560e82aa8 .param/l "slti" 0 4 8, C4<101010>;
P_0000011560e82ae0 .param/l "srl" 0 4 6, C4<000010>;
P_0000011560e82b18 .param/l "sub" 0 4 5, C4<100010>;
P_0000011560e82b50 .param/l "subu" 0 4 5, C4<100011>;
P_0000011560e82b88 .param/l "sw" 0 4 8, C4<101011>;
P_0000011560e82bc0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000011560e82bf8 .param/l "xori" 0 4 8, C4<001110>;
L_0000011560ee2b20 .functor NOT 1, v0000011560eacef0_0, C4<0>, C4<0>, C4<0>;
L_0000011560ee2dc0 .functor NOT 1, v0000011560eacef0_0, C4<0>, C4<0>, C4<0>;
L_0000011560ee2f80 .functor NOT 1, v0000011560eacef0_0, C4<0>, C4<0>, C4<0>;
L_0000011560ee3220 .functor NOT 1, v0000011560eacef0_0, C4<0>, C4<0>, C4<0>;
L_0000011560ee3450 .functor NOT 1, v0000011560eacef0_0, C4<0>, C4<0>, C4<0>;
L_0000011560ee3140 .functor NOT 1, v0000011560eacef0_0, C4<0>, C4<0>, C4<0>;
L_0000011560ee34c0 .functor NOT 1, v0000011560eacef0_0, C4<0>, C4<0>, C4<0>;
L_0000011560ee2ab0 .functor NOT 1, v0000011560eacef0_0, C4<0>, C4<0>, C4<0>;
L_0000011560ee2f10 .functor OR 1, v0000011560ead210_0, v0000011560e72680_0, C4<0>, C4<0>;
L_0000011560ee2c70 .functor OR 1, L_0000011560f313f0, L_0000011560f30d10, C4<0>, C4<0>;
L_0000011560ee28f0 .functor AND 1, L_0000011560f310d0, L_0000011560f31210, C4<1>, C4<1>;
L_0000011560ee27a0 .functor NOT 1, v0000011560eacef0_0, C4<0>, C4<0>, C4<0>;
L_0000011560ee2ff0 .functor OR 1, L_0000011560f30c70, L_0000011560f303b0, C4<0>, C4<0>;
L_0000011560ee3680 .functor OR 1, L_0000011560ee2ff0, L_0000011560f30450, C4<0>, C4<0>;
L_0000011560ee2b90 .functor OR 1, L_0000011560f2f910, L_0000011560f42830, C4<0>, C4<0>;
L_0000011560ee2ea0 .functor AND 1, L_0000011560f31350, L_0000011560ee2b90, C4<1>, C4<1>;
L_0000011560ee2810 .functor OR 1, L_0000011560f42a10, L_0000011560f434b0, C4<0>, C4<0>;
L_0000011560ee2c00 .functor AND 1, L_0000011560f432d0, L_0000011560ee2810, C4<1>, C4<1>;
L_0000011560ee2d50 .functor NOT 1, L_0000011560ee2f10, C4<0>, C4<0>, C4<0>;
v0000011560ea8c20_0 .net "ALUOp", 3 0, v0000011560e727c0_0;  1 drivers
v0000011560ea8680_0 .net "ALUResult", 31 0, v0000011560ea75a0_0;  1 drivers
v0000011560ea8720_0 .net "ALUSrc", 0 0, v0000011560e72220_0;  1 drivers
v0000011560ea9f10_0 .net "ALUin2", 31 0, L_0000011560f43550;  1 drivers
v0000011560eaaa50_0 .net "MemReadEn", 0 0, v0000011560e72fe0_0;  1 drivers
v0000011560eaa370_0 .net "MemWriteEn", 0 0, v0000011560e72f40_0;  1 drivers
v0000011560ea95b0_0 .net "MemtoReg", 0 0, v0000011560e71640_0;  1 drivers
v0000011560ea9510_0 .net "PC", 31 0, v0000011560ea8b80_0;  alias, 1 drivers
v0000011560ea9650_0 .net "PCPlus1", 31 0, L_0000011560f30e50;  1 drivers
v0000011560ea9790_0 .net "PCsrc", 0 0, v0000011560ea7780_0;  1 drivers
v0000011560ea9d30_0 .net "RegDst", 0 0, v0000011560e716e0_0;  1 drivers
v0000011560eaa730_0 .net "RegWriteEn", 0 0, v0000011560e71820_0;  1 drivers
v0000011560ea9290_0 .net "WriteRegister", 4 0, L_0000011560f30810;  1 drivers
v0000011560ea9a10_0 .net *"_ivl_0", 0 0, L_0000011560ee2b20;  1 drivers
L_0000011560ee37b0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000011560eaa2d0_0 .net/2u *"_ivl_10", 4 0, L_0000011560ee37b0;  1 drivers
L_0000011560ee3ba0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000011560ea9bf0_0 .net *"_ivl_101", 15 0, L_0000011560ee3ba0;  1 drivers
v0000011560ea9ab0_0 .net *"_ivl_102", 31 0, L_0000011560f2fa50;  1 drivers
L_0000011560ee3be8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000011560ea9010_0 .net *"_ivl_105", 25 0, L_0000011560ee3be8;  1 drivers
L_0000011560ee3c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000011560eaa550_0 .net/2u *"_ivl_106", 31 0, L_0000011560ee3c30;  1 drivers
v0000011560eaa7d0_0 .net *"_ivl_108", 0 0, L_0000011560f310d0;  1 drivers
L_0000011560ee3c78 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000011560ea8f70_0 .net/2u *"_ivl_110", 5 0, L_0000011560ee3c78;  1 drivers
v0000011560eaa410_0 .net *"_ivl_112", 0 0, L_0000011560f31210;  1 drivers
v0000011560ea9b50_0 .net *"_ivl_115", 0 0, L_0000011560ee28f0;  1 drivers
v0000011560eaa0f0_0 .net *"_ivl_116", 47 0, L_0000011560f30f90;  1 drivers
L_0000011560ee3cc0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000011560eaa870_0 .net *"_ivl_119", 15 0, L_0000011560ee3cc0;  1 drivers
L_0000011560ee37f8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000011560ea9c90_0 .net/2u *"_ivl_12", 5 0, L_0000011560ee37f8;  1 drivers
v0000011560ea9fb0_0 .net *"_ivl_120", 47 0, L_0000011560f2fc30;  1 drivers
L_0000011560ee3d08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000011560eaa5f0_0 .net *"_ivl_123", 15 0, L_0000011560ee3d08;  1 drivers
v0000011560eaa690_0 .net *"_ivl_125", 0 0, L_0000011560f2fcd0;  1 drivers
v0000011560ea9dd0_0 .net *"_ivl_126", 31 0, L_0000011560f30090;  1 drivers
v0000011560ea96f0_0 .net *"_ivl_128", 47 0, L_0000011560f2fff0;  1 drivers
v0000011560ea98d0_0 .net *"_ivl_130", 47 0, L_0000011560f2f9b0;  1 drivers
v0000011560eaa190_0 .net *"_ivl_132", 47 0, L_0000011560f2f7d0;  1 drivers
v0000011560eaaaf0_0 .net *"_ivl_134", 47 0, L_0000011560f30630;  1 drivers
v0000011560eaa230_0 .net *"_ivl_14", 0 0, L_0000011560eadf30;  1 drivers
v0000011560ea9830_0 .net *"_ivl_140", 0 0, L_0000011560ee27a0;  1 drivers
L_0000011560ee3d98 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000011560ea9e70_0 .net/2u *"_ivl_142", 31 0, L_0000011560ee3d98;  1 drivers
L_0000011560ee3e70 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000011560ea9970_0 .net/2u *"_ivl_146", 5 0, L_0000011560ee3e70;  1 drivers
v0000011560eaacd0_0 .net *"_ivl_148", 0 0, L_0000011560f30c70;  1 drivers
L_0000011560ee3eb8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000011560eaa050_0 .net/2u *"_ivl_150", 5 0, L_0000011560ee3eb8;  1 drivers
v0000011560eaa4b0_0 .net *"_ivl_152", 0 0, L_0000011560f303b0;  1 drivers
v0000011560eaa9b0_0 .net *"_ivl_155", 0 0, L_0000011560ee2ff0;  1 drivers
L_0000011560ee3f00 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000011560eaa910_0 .net/2u *"_ivl_156", 5 0, L_0000011560ee3f00;  1 drivers
v0000011560eaab90_0 .net *"_ivl_158", 0 0, L_0000011560f30450;  1 drivers
L_0000011560ee3840 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000011560eaac30_0 .net/2u *"_ivl_16", 4 0, L_0000011560ee3840;  1 drivers
v0000011560eaad70_0 .net *"_ivl_161", 0 0, L_0000011560ee3680;  1 drivers
L_0000011560ee3f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000011560ea9330_0 .net/2u *"_ivl_162", 15 0, L_0000011560ee3f48;  1 drivers
v0000011560ea8ed0_0 .net *"_ivl_164", 31 0, L_0000011560f31170;  1 drivers
v0000011560ea91f0_0 .net *"_ivl_167", 0 0, L_0000011560f304f0;  1 drivers
v0000011560ea90b0_0 .net *"_ivl_168", 15 0, L_0000011560f30590;  1 drivers
v0000011560ea9150_0 .net *"_ivl_170", 31 0, L_0000011560f30950;  1 drivers
v0000011560ea93d0_0 .net *"_ivl_174", 31 0, L_0000011560f30bd0;  1 drivers
L_0000011560ee3f90 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000011560ea9470_0 .net *"_ivl_177", 25 0, L_0000011560ee3f90;  1 drivers
L_0000011560ee3fd8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000011560eabb60_0 .net/2u *"_ivl_178", 31 0, L_0000011560ee3fd8;  1 drivers
v0000011560eab340_0 .net *"_ivl_180", 0 0, L_0000011560f31350;  1 drivers
L_0000011560ee4020 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000011560eab3e0_0 .net/2u *"_ivl_182", 5 0, L_0000011560ee4020;  1 drivers
v0000011560eab480_0 .net *"_ivl_184", 0 0, L_0000011560f2f910;  1 drivers
L_0000011560ee4068 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000011560eab980_0 .net/2u *"_ivl_186", 5 0, L_0000011560ee4068;  1 drivers
v0000011560eacb00_0 .net *"_ivl_188", 0 0, L_0000011560f42830;  1 drivers
v0000011560eab520_0 .net *"_ivl_19", 4 0, L_0000011560eae610;  1 drivers
v0000011560eac1a0_0 .net *"_ivl_191", 0 0, L_0000011560ee2b90;  1 drivers
v0000011560eac380_0 .net *"_ivl_193", 0 0, L_0000011560ee2ea0;  1 drivers
L_0000011560ee40b0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000011560eab8e0_0 .net/2u *"_ivl_194", 5 0, L_0000011560ee40b0;  1 drivers
v0000011560eac100_0 .net *"_ivl_196", 0 0, L_0000011560f42d30;  1 drivers
L_0000011560ee40f8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000011560eabde0_0 .net/2u *"_ivl_198", 31 0, L_0000011560ee40f8;  1 drivers
L_0000011560ee3768 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000011560eabd40_0 .net/2u *"_ivl_2", 5 0, L_0000011560ee3768;  1 drivers
v0000011560eac560_0 .net *"_ivl_20", 4 0, L_0000011560eae6b0;  1 drivers
v0000011560eac420_0 .net *"_ivl_200", 31 0, L_0000011560f43230;  1 drivers
v0000011560eacba0_0 .net *"_ivl_204", 31 0, L_0000011560f41f70;  1 drivers
L_0000011560ee4140 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000011560eabc00_0 .net *"_ivl_207", 25 0, L_0000011560ee4140;  1 drivers
L_0000011560ee4188 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000011560eab200_0 .net/2u *"_ivl_208", 31 0, L_0000011560ee4188;  1 drivers
v0000011560eab660_0 .net *"_ivl_210", 0 0, L_0000011560f432d0;  1 drivers
L_0000011560ee41d0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000011560eabe80_0 .net/2u *"_ivl_212", 5 0, L_0000011560ee41d0;  1 drivers
v0000011560eabac0_0 .net *"_ivl_214", 0 0, L_0000011560f42a10;  1 drivers
L_0000011560ee4218 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000011560eacd80_0 .net/2u *"_ivl_216", 5 0, L_0000011560ee4218;  1 drivers
v0000011560eab160_0 .net *"_ivl_218", 0 0, L_0000011560f434b0;  1 drivers
v0000011560eaba20_0 .net *"_ivl_221", 0 0, L_0000011560ee2810;  1 drivers
v0000011560eab2a0_0 .net *"_ivl_223", 0 0, L_0000011560ee2c00;  1 drivers
L_0000011560ee4260 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000011560eab5c0_0 .net/2u *"_ivl_224", 5 0, L_0000011560ee4260;  1 drivers
v0000011560eabca0_0 .net *"_ivl_226", 0 0, L_0000011560f42010;  1 drivers
v0000011560eac740_0 .net *"_ivl_228", 31 0, L_0000011560f421f0;  1 drivers
v0000011560eac4c0_0 .net *"_ivl_24", 0 0, L_0000011560ee2f80;  1 drivers
L_0000011560ee3888 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000011560eac600_0 .net/2u *"_ivl_26", 4 0, L_0000011560ee3888;  1 drivers
v0000011560eac6a0_0 .net *"_ivl_29", 4 0, L_0000011560eae9d0;  1 drivers
v0000011560eab700_0 .net *"_ivl_32", 0 0, L_0000011560ee3220;  1 drivers
L_0000011560ee38d0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000011560eab7a0_0 .net/2u *"_ivl_34", 4 0, L_0000011560ee38d0;  1 drivers
v0000011560eabf20_0 .net *"_ivl_37", 4 0, L_0000011560eaebb0;  1 drivers
v0000011560eab840_0 .net *"_ivl_40", 0 0, L_0000011560ee3450;  1 drivers
L_0000011560ee3918 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000011560eabfc0_0 .net/2u *"_ivl_42", 15 0, L_0000011560ee3918;  1 drivers
v0000011560eac060_0 .net *"_ivl_45", 15 0, L_0000011560f2faf0;  1 drivers
v0000011560eac240_0 .net *"_ivl_48", 0 0, L_0000011560ee3140;  1 drivers
v0000011560eac7e0_0 .net *"_ivl_5", 5 0, L_0000011560eadcb0;  1 drivers
L_0000011560ee3960 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000011560eac2e0_0 .net/2u *"_ivl_50", 36 0, L_0000011560ee3960;  1 drivers
L_0000011560ee39a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000011560eacc40_0 .net/2u *"_ivl_52", 31 0, L_0000011560ee39a8;  1 drivers
v0000011560eac880_0 .net *"_ivl_55", 4 0, L_0000011560f308b0;  1 drivers
v0000011560eaca60_0 .net *"_ivl_56", 36 0, L_0000011560f30130;  1 drivers
v0000011560eac920_0 .net *"_ivl_58", 36 0, L_0000011560f30310;  1 drivers
v0000011560eacce0_0 .net *"_ivl_62", 0 0, L_0000011560ee34c0;  1 drivers
L_0000011560ee39f0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000011560eaaee0_0 .net/2u *"_ivl_64", 5 0, L_0000011560ee39f0;  1 drivers
v0000011560eaaf80_0 .net *"_ivl_67", 5 0, L_0000011560f2fd70;  1 drivers
v0000011560eab0c0_0 .net *"_ivl_70", 0 0, L_0000011560ee2ab0;  1 drivers
L_0000011560ee3a38 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000011560eab020_0 .net/2u *"_ivl_72", 57 0, L_0000011560ee3a38;  1 drivers
L_0000011560ee3a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000011560eac9c0_0 .net/2u *"_ivl_74", 31 0, L_0000011560ee3a80;  1 drivers
v0000011560ead0d0_0 .net *"_ivl_77", 25 0, L_0000011560f2fb90;  1 drivers
v0000011560eada30_0 .net *"_ivl_78", 57 0, L_0000011560f30270;  1 drivers
v0000011560ead7b0_0 .net *"_ivl_8", 0 0, L_0000011560ee2dc0;  1 drivers
v0000011560eaecf0_0 .net *"_ivl_80", 57 0, L_0000011560f2fe10;  1 drivers
L_0000011560ee3ac8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000011560eae250_0 .net/2u *"_ivl_84", 31 0, L_0000011560ee3ac8;  1 drivers
L_0000011560ee3b10 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000011560eadfd0_0 .net/2u *"_ivl_88", 5 0, L_0000011560ee3b10;  1 drivers
v0000011560ead850_0 .net *"_ivl_90", 0 0, L_0000011560f313f0;  1 drivers
L_0000011560ee3b58 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000011560eae070_0 .net/2u *"_ivl_92", 5 0, L_0000011560ee3b58;  1 drivers
v0000011560eadc10_0 .net *"_ivl_94", 0 0, L_0000011560f30d10;  1 drivers
v0000011560eaec50_0 .net *"_ivl_97", 0 0, L_0000011560ee2c70;  1 drivers
v0000011560eae890_0 .net *"_ivl_98", 47 0, L_0000011560f315d0;  1 drivers
v0000011560eae1b0_0 .net "adderResult", 31 0, L_0000011560f31490;  1 drivers
v0000011560eae110_0 .net "address", 31 0, L_0000011560f31530;  1 drivers
v0000011560eae390_0 .net "clk", 0 0, L_0000011560ee2f10;  alias, 1 drivers
v0000011560ead670_0 .var "cycles_consumed", 31 0;
v0000011560eae2f0_0 .net "extImm", 31 0, L_0000011560f309f0;  1 drivers
v0000011560eae930_0 .net "funct", 5 0, L_0000011560f30a90;  1 drivers
v0000011560ead8f0_0 .net "hlt", 0 0, v0000011560e72680_0;  1 drivers
v0000011560ead5d0_0 .net "imm", 15 0, L_0000011560f2ff50;  1 drivers
v0000011560eadd50_0 .net "immediate", 31 0, L_0000011560f43690;  1 drivers
v0000011560ead350_0 .net "input_clk", 0 0, v0000011560ead210_0;  1 drivers
v0000011560ead710_0 .net "instruction", 31 0, L_0000011560f30b30;  1 drivers
v0000011560ead990_0 .net "memoryReadData", 31 0, v0000011560ea8180_0;  1 drivers
v0000011560eaeb10_0 .net "nextPC", 31 0, L_0000011560f30db0;  1 drivers
v0000011560ead530_0 .net "opcode", 5 0, L_0000011560eade90;  1 drivers
v0000011560eadad0_0 .net "rd", 4 0, L_0000011560eae4d0;  1 drivers
v0000011560eadb70_0 .net "readData1", 31 0, L_0000011560ee3610;  1 drivers
v0000011560eae430_0 .net "readData1_w", 31 0, L_0000011560f417f0;  1 drivers
v0000011560eacf90_0 .net "readData2", 31 0, L_0000011560ee31b0;  1 drivers
v0000011560eaddf0_0 .net "rs", 4 0, L_0000011560eaea70;  1 drivers
v0000011560eae570_0 .net "rst", 0 0, v0000011560eacef0_0;  1 drivers
v0000011560ead3f0_0 .net "rt", 4 0, L_0000011560f31670;  1 drivers
v0000011560ead030_0 .net "shamt", 31 0, L_0000011560f30770;  1 drivers
v0000011560eae7f0_0 .net "wire_instruction", 31 0, L_0000011560ee2ce0;  1 drivers
v0000011560eae750_0 .net "writeData", 31 0, L_0000011560f42bf0;  1 drivers
v0000011560ead170_0 .net "zero", 0 0, L_0000011560f426f0;  1 drivers
L_0000011560eadcb0 .part L_0000011560f30b30, 26, 6;
L_0000011560eade90 .functor MUXZ 6, L_0000011560eadcb0, L_0000011560ee3768, L_0000011560ee2b20, C4<>;
L_0000011560eadf30 .cmp/eq 6, L_0000011560eade90, L_0000011560ee37f8;
L_0000011560eae610 .part L_0000011560f30b30, 11, 5;
L_0000011560eae6b0 .functor MUXZ 5, L_0000011560eae610, L_0000011560ee3840, L_0000011560eadf30, C4<>;
L_0000011560eae4d0 .functor MUXZ 5, L_0000011560eae6b0, L_0000011560ee37b0, L_0000011560ee2dc0, C4<>;
L_0000011560eae9d0 .part L_0000011560f30b30, 21, 5;
L_0000011560eaea70 .functor MUXZ 5, L_0000011560eae9d0, L_0000011560ee3888, L_0000011560ee2f80, C4<>;
L_0000011560eaebb0 .part L_0000011560f30b30, 16, 5;
L_0000011560f31670 .functor MUXZ 5, L_0000011560eaebb0, L_0000011560ee38d0, L_0000011560ee3220, C4<>;
L_0000011560f2faf0 .part L_0000011560f30b30, 0, 16;
L_0000011560f2ff50 .functor MUXZ 16, L_0000011560f2faf0, L_0000011560ee3918, L_0000011560ee3450, C4<>;
L_0000011560f308b0 .part L_0000011560f30b30, 6, 5;
L_0000011560f30130 .concat [ 5 32 0 0], L_0000011560f308b0, L_0000011560ee39a8;
L_0000011560f30310 .functor MUXZ 37, L_0000011560f30130, L_0000011560ee3960, L_0000011560ee3140, C4<>;
L_0000011560f30770 .part L_0000011560f30310, 0, 32;
L_0000011560f2fd70 .part L_0000011560f30b30, 0, 6;
L_0000011560f30a90 .functor MUXZ 6, L_0000011560f2fd70, L_0000011560ee39f0, L_0000011560ee34c0, C4<>;
L_0000011560f2fb90 .part L_0000011560f30b30, 0, 26;
L_0000011560f30270 .concat [ 26 32 0 0], L_0000011560f2fb90, L_0000011560ee3a80;
L_0000011560f2fe10 .functor MUXZ 58, L_0000011560f30270, L_0000011560ee3a38, L_0000011560ee2ab0, C4<>;
L_0000011560f31530 .part L_0000011560f2fe10, 0, 32;
L_0000011560f30e50 .arith/sum 32, v0000011560ea8b80_0, L_0000011560ee3ac8;
L_0000011560f313f0 .cmp/eq 6, L_0000011560eade90, L_0000011560ee3b10;
L_0000011560f30d10 .cmp/eq 6, L_0000011560eade90, L_0000011560ee3b58;
L_0000011560f315d0 .concat [ 32 16 0 0], L_0000011560f31530, L_0000011560ee3ba0;
L_0000011560f2fa50 .concat [ 6 26 0 0], L_0000011560eade90, L_0000011560ee3be8;
L_0000011560f310d0 .cmp/eq 32, L_0000011560f2fa50, L_0000011560ee3c30;
L_0000011560f31210 .cmp/eq 6, L_0000011560f30a90, L_0000011560ee3c78;
L_0000011560f30f90 .concat [ 32 16 0 0], L_0000011560ee3610, L_0000011560ee3cc0;
L_0000011560f2fc30 .concat [ 32 16 0 0], v0000011560ea8b80_0, L_0000011560ee3d08;
L_0000011560f2fcd0 .part L_0000011560f2ff50, 15, 1;
LS_0000011560f30090_0_0 .concat [ 1 1 1 1], L_0000011560f2fcd0, L_0000011560f2fcd0, L_0000011560f2fcd0, L_0000011560f2fcd0;
LS_0000011560f30090_0_4 .concat [ 1 1 1 1], L_0000011560f2fcd0, L_0000011560f2fcd0, L_0000011560f2fcd0, L_0000011560f2fcd0;
LS_0000011560f30090_0_8 .concat [ 1 1 1 1], L_0000011560f2fcd0, L_0000011560f2fcd0, L_0000011560f2fcd0, L_0000011560f2fcd0;
LS_0000011560f30090_0_12 .concat [ 1 1 1 1], L_0000011560f2fcd0, L_0000011560f2fcd0, L_0000011560f2fcd0, L_0000011560f2fcd0;
LS_0000011560f30090_0_16 .concat [ 1 1 1 1], L_0000011560f2fcd0, L_0000011560f2fcd0, L_0000011560f2fcd0, L_0000011560f2fcd0;
LS_0000011560f30090_0_20 .concat [ 1 1 1 1], L_0000011560f2fcd0, L_0000011560f2fcd0, L_0000011560f2fcd0, L_0000011560f2fcd0;
LS_0000011560f30090_0_24 .concat [ 1 1 1 1], L_0000011560f2fcd0, L_0000011560f2fcd0, L_0000011560f2fcd0, L_0000011560f2fcd0;
LS_0000011560f30090_0_28 .concat [ 1 1 1 1], L_0000011560f2fcd0, L_0000011560f2fcd0, L_0000011560f2fcd0, L_0000011560f2fcd0;
LS_0000011560f30090_1_0 .concat [ 4 4 4 4], LS_0000011560f30090_0_0, LS_0000011560f30090_0_4, LS_0000011560f30090_0_8, LS_0000011560f30090_0_12;
LS_0000011560f30090_1_4 .concat [ 4 4 4 4], LS_0000011560f30090_0_16, LS_0000011560f30090_0_20, LS_0000011560f30090_0_24, LS_0000011560f30090_0_28;
L_0000011560f30090 .concat [ 16 16 0 0], LS_0000011560f30090_1_0, LS_0000011560f30090_1_4;
L_0000011560f2fff0 .concat [ 16 32 0 0], L_0000011560f2ff50, L_0000011560f30090;
L_0000011560f2f9b0 .arith/sum 48, L_0000011560f2fc30, L_0000011560f2fff0;
L_0000011560f2f7d0 .functor MUXZ 48, L_0000011560f2f9b0, L_0000011560f30f90, L_0000011560ee28f0, C4<>;
L_0000011560f30630 .functor MUXZ 48, L_0000011560f2f7d0, L_0000011560f315d0, L_0000011560ee2c70, C4<>;
L_0000011560f31490 .part L_0000011560f30630, 0, 32;
L_0000011560f30db0 .functor MUXZ 32, L_0000011560f30e50, L_0000011560f31490, v0000011560ea7780_0, C4<>;
L_0000011560f30b30 .functor MUXZ 32, L_0000011560ee2ce0, L_0000011560ee3d98, L_0000011560ee27a0, C4<>;
L_0000011560f30c70 .cmp/eq 6, L_0000011560eade90, L_0000011560ee3e70;
L_0000011560f303b0 .cmp/eq 6, L_0000011560eade90, L_0000011560ee3eb8;
L_0000011560f30450 .cmp/eq 6, L_0000011560eade90, L_0000011560ee3f00;
L_0000011560f31170 .concat [ 16 16 0 0], L_0000011560f2ff50, L_0000011560ee3f48;
L_0000011560f304f0 .part L_0000011560f2ff50, 15, 1;
LS_0000011560f30590_0_0 .concat [ 1 1 1 1], L_0000011560f304f0, L_0000011560f304f0, L_0000011560f304f0, L_0000011560f304f0;
LS_0000011560f30590_0_4 .concat [ 1 1 1 1], L_0000011560f304f0, L_0000011560f304f0, L_0000011560f304f0, L_0000011560f304f0;
LS_0000011560f30590_0_8 .concat [ 1 1 1 1], L_0000011560f304f0, L_0000011560f304f0, L_0000011560f304f0, L_0000011560f304f0;
LS_0000011560f30590_0_12 .concat [ 1 1 1 1], L_0000011560f304f0, L_0000011560f304f0, L_0000011560f304f0, L_0000011560f304f0;
L_0000011560f30590 .concat [ 4 4 4 4], LS_0000011560f30590_0_0, LS_0000011560f30590_0_4, LS_0000011560f30590_0_8, LS_0000011560f30590_0_12;
L_0000011560f30950 .concat [ 16 16 0 0], L_0000011560f2ff50, L_0000011560f30590;
L_0000011560f309f0 .functor MUXZ 32, L_0000011560f30950, L_0000011560f31170, L_0000011560ee3680, C4<>;
L_0000011560f30bd0 .concat [ 6 26 0 0], L_0000011560eade90, L_0000011560ee3f90;
L_0000011560f31350 .cmp/eq 32, L_0000011560f30bd0, L_0000011560ee3fd8;
L_0000011560f2f910 .cmp/eq 6, L_0000011560f30a90, L_0000011560ee4020;
L_0000011560f42830 .cmp/eq 6, L_0000011560f30a90, L_0000011560ee4068;
L_0000011560f42d30 .cmp/eq 6, L_0000011560eade90, L_0000011560ee40b0;
L_0000011560f43230 .functor MUXZ 32, L_0000011560f309f0, L_0000011560ee40f8, L_0000011560f42d30, C4<>;
L_0000011560f43690 .functor MUXZ 32, L_0000011560f43230, L_0000011560f30770, L_0000011560ee2ea0, C4<>;
L_0000011560f41f70 .concat [ 6 26 0 0], L_0000011560eade90, L_0000011560ee4140;
L_0000011560f432d0 .cmp/eq 32, L_0000011560f41f70, L_0000011560ee4188;
L_0000011560f42a10 .cmp/eq 6, L_0000011560f30a90, L_0000011560ee41d0;
L_0000011560f434b0 .cmp/eq 6, L_0000011560f30a90, L_0000011560ee4218;
L_0000011560f42010 .cmp/eq 6, L_0000011560eade90, L_0000011560ee4260;
L_0000011560f421f0 .functor MUXZ 32, L_0000011560ee3610, v0000011560ea8b80_0, L_0000011560f42010, C4<>;
L_0000011560f417f0 .functor MUXZ 32, L_0000011560f421f0, L_0000011560ee31b0, L_0000011560ee2c00, C4<>;
S_0000011560e136f0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_0000011560e13560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000011560e7c7b0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000011560ee3530 .functor NOT 1, v0000011560e72220_0, C4<0>, C4<0>, C4<0>;
v0000011560e734e0_0 .net *"_ivl_0", 0 0, L_0000011560ee3530;  1 drivers
v0000011560e73300_0 .net "in1", 31 0, L_0000011560ee31b0;  alias, 1 drivers
v0000011560e72ea0_0 .net "in2", 31 0, L_0000011560f43690;  alias, 1 drivers
v0000011560e720e0_0 .net "out", 31 0, L_0000011560f43550;  alias, 1 drivers
v0000011560e73440_0 .net "s", 0 0, v0000011560e72220_0;  alias, 1 drivers
L_0000011560f43550 .functor MUXZ 32, L_0000011560f43690, L_0000011560ee31b0, L_0000011560ee3530, C4<>;
S_0000011560da69c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_0000011560e13560;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000011560ee0090 .param/l "RType" 0 4 2, C4<000000>;
P_0000011560ee00c8 .param/l "add" 0 4 5, C4<100000>;
P_0000011560ee0100 .param/l "addi" 0 4 8, C4<001000>;
P_0000011560ee0138 .param/l "addu" 0 4 5, C4<100001>;
P_0000011560ee0170 .param/l "and_" 0 4 5, C4<100100>;
P_0000011560ee01a8 .param/l "andi" 0 4 8, C4<001100>;
P_0000011560ee01e0 .param/l "beq" 0 4 10, C4<000100>;
P_0000011560ee0218 .param/l "bne" 0 4 10, C4<000101>;
P_0000011560ee0250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000011560ee0288 .param/l "j" 0 4 12, C4<000010>;
P_0000011560ee02c0 .param/l "jal" 0 4 12, C4<000011>;
P_0000011560ee02f8 .param/l "jr" 0 4 6, C4<001000>;
P_0000011560ee0330 .param/l "lw" 0 4 8, C4<100011>;
P_0000011560ee0368 .param/l "nor_" 0 4 5, C4<100111>;
P_0000011560ee03a0 .param/l "or_" 0 4 5, C4<100101>;
P_0000011560ee03d8 .param/l "ori" 0 4 8, C4<001101>;
P_0000011560ee0410 .param/l "sgt" 0 4 6, C4<101011>;
P_0000011560ee0448 .param/l "sll" 0 4 6, C4<000000>;
P_0000011560ee0480 .param/l "slt" 0 4 5, C4<101010>;
P_0000011560ee04b8 .param/l "slti" 0 4 8, C4<101010>;
P_0000011560ee04f0 .param/l "srl" 0 4 6, C4<000010>;
P_0000011560ee0528 .param/l "sub" 0 4 5, C4<100010>;
P_0000011560ee0560 .param/l "subu" 0 4 5, C4<100011>;
P_0000011560ee0598 .param/l "sw" 0 4 8, C4<101011>;
P_0000011560ee05d0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000011560ee0608 .param/l "xori" 0 4 8, C4<001110>;
v0000011560e727c0_0 .var "ALUOp", 3 0;
v0000011560e72220_0 .var "ALUSrc", 0 0;
v0000011560e72fe0_0 .var "MemReadEn", 0 0;
v0000011560e72f40_0 .var "MemWriteEn", 0 0;
v0000011560e71640_0 .var "MemtoReg", 0 0;
v0000011560e716e0_0 .var "RegDst", 0 0;
v0000011560e71820_0 .var "RegWriteEn", 0 0;
v0000011560e718c0_0 .net "funct", 5 0, L_0000011560f30a90;  alias, 1 drivers
v0000011560e72680_0 .var "hlt", 0 0;
v0000011560e71960_0 .net "opcode", 5 0, L_0000011560eade90;  alias, 1 drivers
v0000011560e72040_0 .net "rst", 0 0, v0000011560eacef0_0;  alias, 1 drivers
E_0000011560e7ccb0 .event anyedge, v0000011560e72040_0, v0000011560e71960_0, v0000011560e718c0_0;
S_0000011560ea6ce0 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_0000011560e13560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000011560e7d4f0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000011560ee2ce0 .functor BUFZ 32, L_0000011560f30ef0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000011560e71c80_0 .net "Data_Out", 31 0, L_0000011560ee2ce0;  alias, 1 drivers
v0000011560e725e0 .array "InstMem", 0 1023, 31 0;
v0000011560e71d20_0 .net *"_ivl_0", 31 0, L_0000011560f30ef0;  1 drivers
v0000011560e71e60_0 .net *"_ivl_3", 9 0, L_0000011560f31030;  1 drivers
v0000011560e71f00_0 .net *"_ivl_4", 11 0, L_0000011560f306d0;  1 drivers
L_0000011560ee3d50 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000011560e722c0_0 .net *"_ivl_7", 1 0, L_0000011560ee3d50;  1 drivers
v0000011560e71fa0_0 .net "addr", 31 0, v0000011560ea8b80_0;  alias, 1 drivers
v0000011560e72360_0 .var/i "i", 31 0;
L_0000011560f30ef0 .array/port v0000011560e725e0, L_0000011560f306d0;
L_0000011560f31030 .part v0000011560ea8b80_0, 0, 10;
L_0000011560f306d0 .concat [ 10 2 0 0], L_0000011560f31030, L_0000011560ee3d50;
S_0000011560da6b50 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_0000011560e13560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000011560ee3610 .functor BUFZ 32, L_0000011560f312b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000011560ee31b0 .functor BUFZ 32, L_0000011560f2f870, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000011560e72540_0 .net *"_ivl_0", 31 0, L_0000011560f312b0;  1 drivers
v0000011560e72720_0 .net *"_ivl_10", 6 0, L_0000011560f2feb0;  1 drivers
L_0000011560ee3e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000011560e550f0_0 .net *"_ivl_13", 1 0, L_0000011560ee3e28;  1 drivers
v0000011560e537f0_0 .net *"_ivl_2", 6 0, L_0000011560f301d0;  1 drivers
L_0000011560ee3de0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000011560ea8400_0 .net *"_ivl_5", 1 0, L_0000011560ee3de0;  1 drivers
v0000011560ea7a00_0 .net *"_ivl_8", 31 0, L_0000011560f2f870;  1 drivers
v0000011560ea71e0_0 .net "clk", 0 0, L_0000011560ee2f10;  alias, 1 drivers
v0000011560ea7d20_0 .var/i "i", 31 0;
v0000011560ea73c0_0 .net "readData1", 31 0, L_0000011560ee3610;  alias, 1 drivers
v0000011560ea6ec0_0 .net "readData2", 31 0, L_0000011560ee31b0;  alias, 1 drivers
v0000011560ea7f00_0 .net "readRegister1", 4 0, L_0000011560eaea70;  alias, 1 drivers
v0000011560ea70a0_0 .net "readRegister2", 4 0, L_0000011560f31670;  alias, 1 drivers
v0000011560ea7140 .array "registers", 31 0, 31 0;
v0000011560ea8d60_0 .net "rst", 0 0, v0000011560eacef0_0;  alias, 1 drivers
v0000011560ea7320_0 .net "we", 0 0, v0000011560e71820_0;  alias, 1 drivers
v0000011560ea7fa0_0 .net "writeData", 31 0, L_0000011560f42bf0;  alias, 1 drivers
v0000011560ea7b40_0 .net "writeRegister", 4 0, L_0000011560f30810;  alias, 1 drivers
E_0000011560e7ccf0/0 .event negedge, v0000011560e72040_0;
E_0000011560e7ccf0/1 .event posedge, v0000011560ea71e0_0;
E_0000011560e7ccf0 .event/or E_0000011560e7ccf0/0, E_0000011560e7ccf0/1;
L_0000011560f312b0 .array/port v0000011560ea7140, L_0000011560f301d0;
L_0000011560f301d0 .concat [ 5 2 0 0], L_0000011560eaea70, L_0000011560ee3de0;
L_0000011560f2f870 .array/port v0000011560ea7140, L_0000011560f2feb0;
L_0000011560f2feb0 .concat [ 5 2 0 0], L_0000011560f31670, L_0000011560ee3e28;
S_0000011560e11390 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000011560da6b50;
 .timescale 0 0;
v0000011560e72860_0 .var/i "i", 31 0;
S_0000011560e11520 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_0000011560e13560;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000011560e7cdb0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000011560ee2960 .functor NOT 1, v0000011560e716e0_0, C4<0>, C4<0>, C4<0>;
v0000011560ea7820_0 .net *"_ivl_0", 0 0, L_0000011560ee2960;  1 drivers
v0000011560ea87c0_0 .net "in1", 4 0, L_0000011560f31670;  alias, 1 drivers
v0000011560ea7aa0_0 .net "in2", 4 0, L_0000011560eae4d0;  alias, 1 drivers
v0000011560ea8360_0 .net "out", 4 0, L_0000011560f30810;  alias, 1 drivers
v0000011560ea7c80_0 .net "s", 0 0, v0000011560e716e0_0;  alias, 1 drivers
L_0000011560f30810 .functor MUXZ 5, L_0000011560eae4d0, L_0000011560f31670, L_0000011560ee2960, C4<>;
S_0000011560dfb120 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_0000011560e13560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000011560e7d1b0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000011560ee33e0 .functor NOT 1, v0000011560e71640_0, C4<0>, C4<0>, C4<0>;
v0000011560ea7000_0 .net *"_ivl_0", 0 0, L_0000011560ee33e0;  1 drivers
v0000011560ea89a0_0 .net "in1", 31 0, v0000011560ea75a0_0;  alias, 1 drivers
v0000011560ea7280_0 .net "in2", 31 0, v0000011560ea8180_0;  alias, 1 drivers
v0000011560ea7be0_0 .net "out", 31 0, L_0000011560f42bf0;  alias, 1 drivers
v0000011560ea7460_0 .net "s", 0 0, v0000011560e71640_0;  alias, 1 drivers
L_0000011560f42bf0 .functor MUXZ 32, v0000011560ea8180_0, v0000011560ea75a0_0, L_0000011560ee33e0, C4<>;
S_0000011560dfb2b0 .scope module, "alu" "ALU" 3 81, 9 1 0, S_0000011560e13560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000011560e3e950 .param/l "ADD" 0 9 12, C4<0000>;
P_0000011560e3e988 .param/l "AND" 0 9 12, C4<0010>;
P_0000011560e3e9c0 .param/l "NOR" 0 9 12, C4<0101>;
P_0000011560e3e9f8 .param/l "OR" 0 9 12, C4<0011>;
P_0000011560e3ea30 .param/l "SGT" 0 9 12, C4<0111>;
P_0000011560e3ea68 .param/l "SLL" 0 9 12, C4<1000>;
P_0000011560e3eaa0 .param/l "SLT" 0 9 12, C4<0110>;
P_0000011560e3ead8 .param/l "SRL" 0 9 12, C4<1001>;
P_0000011560e3eb10 .param/l "SUB" 0 9 12, C4<0001>;
P_0000011560e3eb48 .param/l "XOR" 0 9 12, C4<0100>;
P_0000011560e3eb80 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000011560e3ebb8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000011560ee42a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000011560ea7500_0 .net/2u *"_ivl_0", 31 0, L_0000011560ee42a8;  1 drivers
v0000011560ea7640_0 .net "opSel", 3 0, v0000011560e727c0_0;  alias, 1 drivers
v0000011560ea78c0_0 .net "operand1", 31 0, L_0000011560f417f0;  alias, 1 drivers
v0000011560ea8040_0 .net "operand2", 31 0, L_0000011560f43550;  alias, 1 drivers
v0000011560ea75a0_0 .var "result", 31 0;
v0000011560ea76e0_0 .net "zero", 0 0, L_0000011560f426f0;  alias, 1 drivers
E_0000011560e7cd30 .event anyedge, v0000011560e727c0_0, v0000011560ea78c0_0, v0000011560e720e0_0;
L_0000011560f426f0 .cmp/eq 32, v0000011560ea75a0_0, L_0000011560ee42a8;
S_0000011560e3ec00 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_0000011560e13560;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000011560ee1660 .param/l "RType" 0 4 2, C4<000000>;
P_0000011560ee1698 .param/l "add" 0 4 5, C4<100000>;
P_0000011560ee16d0 .param/l "addi" 0 4 8, C4<001000>;
P_0000011560ee1708 .param/l "addu" 0 4 5, C4<100001>;
P_0000011560ee1740 .param/l "and_" 0 4 5, C4<100100>;
P_0000011560ee1778 .param/l "andi" 0 4 8, C4<001100>;
P_0000011560ee17b0 .param/l "beq" 0 4 10, C4<000100>;
P_0000011560ee17e8 .param/l "bne" 0 4 10, C4<000101>;
P_0000011560ee1820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000011560ee1858 .param/l "j" 0 4 12, C4<000010>;
P_0000011560ee1890 .param/l "jal" 0 4 12, C4<000011>;
P_0000011560ee18c8 .param/l "jr" 0 4 6, C4<001000>;
P_0000011560ee1900 .param/l "lw" 0 4 8, C4<100011>;
P_0000011560ee1938 .param/l "nor_" 0 4 5, C4<100111>;
P_0000011560ee1970 .param/l "or_" 0 4 5, C4<100101>;
P_0000011560ee19a8 .param/l "ori" 0 4 8, C4<001101>;
P_0000011560ee19e0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000011560ee1a18 .param/l "sll" 0 4 6, C4<000000>;
P_0000011560ee1a50 .param/l "slt" 0 4 5, C4<101010>;
P_0000011560ee1a88 .param/l "slti" 0 4 8, C4<101010>;
P_0000011560ee1ac0 .param/l "srl" 0 4 6, C4<000010>;
P_0000011560ee1af8 .param/l "sub" 0 4 5, C4<100010>;
P_0000011560ee1b30 .param/l "subu" 0 4 5, C4<100011>;
P_0000011560ee1b68 .param/l "sw" 0 4 8, C4<101011>;
P_0000011560ee1ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000011560ee1bd8 .param/l "xori" 0 4 8, C4<001110>;
v0000011560ea7780_0 .var "PCsrc", 0 0;
v0000011560ea6f60_0 .net "funct", 5 0, L_0000011560f30a90;  alias, 1 drivers
v0000011560ea8900_0 .net "opcode", 5 0, L_0000011560eade90;  alias, 1 drivers
v0000011560ea8cc0_0 .net "operand1", 31 0, L_0000011560ee3610;  alias, 1 drivers
v0000011560ea82c0_0 .net "operand2", 31 0, L_0000011560f43550;  alias, 1 drivers
v0000011560ea7960_0 .net "rst", 0 0, v0000011560eacef0_0;  alias, 1 drivers
E_0000011560e7d630/0 .event anyedge, v0000011560e72040_0, v0000011560e71960_0, v0000011560ea73c0_0, v0000011560e720e0_0;
E_0000011560e7d630/1 .event anyedge, v0000011560e718c0_0;
E_0000011560e7d630 .event/or E_0000011560e7d630/0, E_0000011560e7d630/1;
S_0000011560ee1c20 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_0000011560e13560;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000011560ea8a40 .array "DataMem", 0 1023, 31 0;
v0000011560ea7dc0_0 .net "address", 31 0, v0000011560ea75a0_0;  alias, 1 drivers
v0000011560ea7e60_0 .net "clock", 0 0, L_0000011560ee2d50;  1 drivers
v0000011560ea8220_0 .net "data", 31 0, L_0000011560ee31b0;  alias, 1 drivers
v0000011560ea80e0_0 .var/i "i", 31 0;
v0000011560ea8180_0 .var "q", 31 0;
v0000011560ea8860_0 .net "rden", 0 0, v0000011560e72fe0_0;  alias, 1 drivers
v0000011560ea84a0_0 .net "wren", 0 0, v0000011560e72f40_0;  alias, 1 drivers
E_0000011560e7cbf0 .event posedge, v0000011560ea7e60_0;
S_0000011560ee1db0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_0000011560e13560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000011560e7c9f0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000011560ea8ae0_0 .net "PCin", 31 0, L_0000011560f30db0;  alias, 1 drivers
v0000011560ea8b80_0 .var "PCout", 31 0;
v0000011560ea8540_0 .net "clk", 0 0, L_0000011560ee2f10;  alias, 1 drivers
v0000011560ea85e0_0 .net "rst", 0 0, v0000011560eacef0_0;  alias, 1 drivers
    .scope S_0000011560e3ec00;
T_0 ;
    %wait E_0000011560e7d630;
    %load/vec4 v0000011560ea7960_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000011560ea7780_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000011560ea8900_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0000011560ea8cc0_0;
    %load/vec4 v0000011560ea82c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v0000011560ea8900_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v0000011560ea8cc0_0;
    %load/vec4 v0000011560ea82c0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0000011560ea8900_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v0000011560ea8900_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0000011560ea8900_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0000011560ea6f60_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v0000011560ea7780_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000011560ee1db0;
T_1 ;
    %wait E_0000011560e7ccf0;
    %load/vec4 v0000011560ea85e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000011560ea8b80_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000011560ea8ae0_0;
    %assign/vec4 v0000011560ea8b80_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000011560ea6ce0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000011560e72360_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000011560e72360_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000011560e72360_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011560e725e0, 0, 4;
    %load/vec4 v0000011560e72360_0;
    %addi 1, 0, 32;
    %store/vec4 v0000011560e72360_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011560e725e0, 0, 4;
    %pushi/vec4 872546315, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011560e725e0, 0, 4;
    %pushi/vec4 939720716, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011560e725e0, 0, 4;
    %pushi/vec4 2236448, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011560e725e0, 0, 4;
    %pushi/vec4 8595490, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011560e725e0, 0, 4;
    %pushi/vec4 2306084, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011560e725e0, 0, 4;
    %pushi/vec4 4405285, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011560e725e0, 0, 4;
    %pushi/vec4 4407335, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011560e725e0, 0, 4;
    %pushi/vec4 2246694, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011560e725e0, 0, 4;
    %pushi/vec4 2248746, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011560e725e0, 0, 4;
    %pushi/vec4 6379563, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011560e725e0, 0, 4;
    %pushi/vec4 90240, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011560e725e0, 0, 4;
    %pushi/vec4 157762, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011560e725e0, 0, 4;
    %pushi/vec4 2349727744, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011560e725e0, 0, 4;
    %pushi/vec4 2885943296, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011560e725e0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011560e725e0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011560e725e0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011560e725e0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011560e725e0, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000011560da69c0;
T_3 ;
    %wait E_0000011560e7ccb0;
    %load/vec4 v0000011560e72040_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000011560e72680_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000011560e727c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000011560e72220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000011560e71820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000011560e72f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000011560e71640_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000011560e72fe0_0, 0;
    %assign/vec4 v0000011560e716e0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000011560e72680_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000011560e727c0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000011560e72220_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000011560e71820_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000011560e72f40_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000011560e71640_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000011560e72fe0_0, 0, 1;
    %store/vec4 v0000011560e716e0_0, 0, 1;
    %load/vec4 v0000011560e71960_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011560e72680_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011560e716e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011560e71820_0, 0;
    %load/vec4 v0000011560e718c0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000011560e727c0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000011560e727c0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000011560e727c0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000011560e727c0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000011560e727c0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000011560e727c0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000011560e727c0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000011560e727c0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000011560e727c0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000011560e727c0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011560e72220_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000011560e727c0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011560e72220_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000011560e727c0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000011560e727c0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011560e71820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011560e716e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011560e72220_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011560e71820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000011560e716e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011560e72220_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000011560e727c0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011560e71820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011560e72220_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000011560e727c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011560e71820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011560e72220_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000011560e727c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011560e71820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011560e72220_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000011560e727c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011560e71820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011560e72220_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011560e72fe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011560e71820_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011560e72220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011560e71640_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011560e72f40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011560e72220_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000011560e727c0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000011560e727c0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000011560da6b50;
T_4 ;
    %wait E_0000011560e7ccf0;
    %fork t_1, S_0000011560e11390;
    %jmp t_0;
    .scope S_0000011560e11390;
t_1 ;
    %load/vec4 v0000011560ea8d60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000011560e72860_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000011560e72860_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000011560e72860_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011560ea7140, 0, 4;
    %load/vec4 v0000011560e72860_0;
    %addi 1, 0, 32;
    %store/vec4 v0000011560e72860_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000011560ea7320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000011560ea7fa0_0;
    %load/vec4 v0000011560ea7b40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011560ea7140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011560ea7140, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000011560da6b50;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000011560da6b50;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000011560ea7d20_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000011560ea7d20_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000011560ea7d20_0;
    %ix/getv/s 4, v0000011560ea7d20_0;
    %load/vec4a v0000011560ea7140, 4;
    %ix/getv/s 4, v0000011560ea7d20_0;
    %load/vec4a v0000011560ea7140, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000011560ea7d20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000011560ea7d20_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000011560dfb2b0;
T_6 ;
    %wait E_0000011560e7cd30;
    %load/vec4 v0000011560ea7640_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000011560ea75a0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000011560ea78c0_0;
    %load/vec4 v0000011560ea8040_0;
    %add;
    %assign/vec4 v0000011560ea75a0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000011560ea78c0_0;
    %load/vec4 v0000011560ea8040_0;
    %sub;
    %assign/vec4 v0000011560ea75a0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000011560ea78c0_0;
    %load/vec4 v0000011560ea8040_0;
    %and;
    %assign/vec4 v0000011560ea75a0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000011560ea78c0_0;
    %load/vec4 v0000011560ea8040_0;
    %or;
    %assign/vec4 v0000011560ea75a0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000011560ea78c0_0;
    %load/vec4 v0000011560ea8040_0;
    %xor;
    %assign/vec4 v0000011560ea75a0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000011560ea78c0_0;
    %load/vec4 v0000011560ea8040_0;
    %or;
    %inv;
    %assign/vec4 v0000011560ea75a0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000011560ea78c0_0;
    %load/vec4 v0000011560ea8040_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000011560ea75a0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000011560ea8040_0;
    %load/vec4 v0000011560ea78c0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000011560ea75a0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000011560ea78c0_0;
    %ix/getv 4, v0000011560ea8040_0;
    %shiftl 4;
    %assign/vec4 v0000011560ea75a0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000011560ea78c0_0;
    %ix/getv 4, v0000011560ea8040_0;
    %shiftr 4;
    %assign/vec4 v0000011560ea75a0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000011560ee1c20;
T_7 ;
    %wait E_0000011560e7cbf0;
    %load/vec4 v0000011560ea8860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000011560ea7dc0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000011560ea8a40, 4;
    %assign/vec4 v0000011560ea8180_0, 0;
T_7.0 ;
    %load/vec4 v0000011560ea84a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000011560ea8220_0;
    %ix/getv 3, v0000011560ea7dc0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011560ea8a40, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000011560ee1c20;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000011560ea80e0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000011560ea80e0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000011560ea80e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011560ea8a40, 0, 4;
    %load/vec4 v0000011560ea80e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000011560ea80e0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011560ea8a40, 0, 4;
    %end;
    .thread T_8;
    .scope S_0000011560ee1c20;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000011560ea80e0_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000011560ea80e0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000011560ea80e0_0;
    %load/vec4a v0000011560ea8a40, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v0000011560ea80e0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000011560ea80e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000011560ea80e0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000011560e13560;
T_10 ;
    %wait E_0000011560e7ccf0;
    %load/vec4 v0000011560eae570_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000011560ead670_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000011560ead670_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000011560ead670_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000011560e68500;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000011560ead210_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000011560eacef0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000011560e68500;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000011560ead210_0;
    %inv;
    %assign/vec4 v0000011560ead210_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000011560e68500;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./DataManipulation/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011560eacef0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000011560eacef0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v0000011560ead490_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
