<profile>
    <ReportVersion>
        <Version>2022.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcu50-fsvh2104-2-e</Part>
        <TopModelName>mmult</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>0</BRAM_18K>
            <DSP>777</DSP>
            <FF>44645</FF>
            <LUT>36646</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>2688</BRAM_18K>
            <DSP>5952</DSP>
            <FF>1743360</FF>
            <LUT>871680</LUT>
            <URAM>640</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>mmult</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>mmult</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>mmult</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WSTRB</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WSTRB</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WSTRB</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>mmult</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_mmult_Pipeline_init_fu_5882</InstName>
                    <ModuleName>mmult_Pipeline_init</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5882</ID>
                    <BindInstances>add_ln62_fu_698_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_mmult_Pipeline_readA_fu_5934</InstName>
                    <ModuleName>mmult_Pipeline_readA</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5934</ID>
                    <BindInstances>add_ln74_fu_408_p2 add_ln78_fu_453_p2 j_6_fu_434_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_mmult_Pipeline_readB_fu_5960</InstName>
                    <ModuleName>mmult_Pipeline_readB</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5960</ID>
                    <BindInstances>add_ln93_fu_408_p2 add_ln97_fu_430_p2 j_3_fu_476_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_mmult_Pipeline_systolic1_fu_5986</InstName>
                    <ModuleName>mmult_Pipeline_systolic1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>5986</ID>
                    <BindInstances>add_ln112_fu_14878_p2 mul_32s_32s_32_1_1_U123 add_ln150_fu_17034_p2 mul_32s_32s_32_1_1_U124 add_ln150_1_fu_17046_p2 mul_32s_32s_32_1_1_U125 add_ln150_2_fu_17058_p2 mul_32s_32s_32_1_1_U126 add_ln150_3_fu_17070_p2 mul_32s_32s_32_1_1_U127 add_ln150_4_fu_17082_p2 mul_32s_32s_32_1_1_U128 add_ln150_5_fu_17094_p2 mul_32s_32s_32_1_1_U129 add_ln150_6_fu_17106_p2 mul_32s_32s_32_1_1_U130 add_ln150_7_fu_17118_p2 mul_32s_32s_32_1_1_U131 add_ln150_8_fu_17130_p2 mul_32s_32s_32_1_1_U132 add_ln150_9_fu_17142_p2 mul_32s_32s_32_1_1_U133 add_ln150_10_fu_17154_p2 mul_32s_32s_32_1_1_U134 add_ln150_11_fu_17166_p2 mul_32s_32s_32_1_1_U135 add_ln150_12_fu_17178_p2 mul_32s_32s_32_1_1_U136 add_ln150_13_fu_17190_p2 mul_32s_32s_32_1_1_U137 add_ln150_14_fu_17202_p2 mul_32s_32s_32_1_1_U138 add_ln150_15_fu_17214_p2 mul_32s_32s_32_1_1_U139 add_ln150_16_fu_17226_p2 mul_32s_32s_32_1_1_U140 add_ln150_17_fu_17238_p2 mul_32s_32s_32_1_1_U141 add_ln150_18_fu_17250_p2 mul_32s_32s_32_1_1_U142 add_ln150_19_fu_17262_p2 mul_32s_32s_32_1_1_U143 add_ln150_20_fu_17274_p2 mul_32s_32s_32_1_1_U144 add_ln150_21_fu_17286_p2 mul_32s_32s_32_1_1_U145 add_ln150_22_fu_17298_p2 mul_32s_32s_32_1_1_U146 add_ln150_23_fu_17310_p2 mul_32s_32s_32_1_1_U147 add_ln150_24_fu_17322_p2 mul_32s_32s_32_1_1_U148 add_ln150_25_fu_17334_p2 mul_32s_32s_32_1_1_U149 add_ln150_26_fu_17346_p2 mul_32s_32s_32_1_1_U150 add_ln150_27_fu_17358_p2 mul_32s_32s_32_1_1_U151 add_ln150_28_fu_17370_p2 mul_32s_32s_32_1_1_U152 add_ln150_29_fu_17382_p2 mul_32s_32s_32_1_1_U153 add_ln150_30_fu_17394_p2 mul_32s_32s_32_1_1_U154 add_ln150_31_fu_17406_p2 mul_32s_32s_32_1_1_U155 add_ln150_32_fu_17418_p2 mul_32s_32s_32_1_1_U156 add_ln150_33_fu_17430_p2 mul_32s_32s_32_1_1_U157 add_ln150_34_fu_17442_p2 mul_32s_32s_32_1_1_U158 add_ln150_35_fu_17454_p2 mul_32s_32s_32_1_1_U159 add_ln150_36_fu_17466_p2 mul_32s_32s_32_1_1_U160 add_ln150_37_fu_17478_p2 mul_32s_32s_32_1_1_U161 add_ln150_38_fu_17490_p2 mul_32s_32s_32_1_1_U162 add_ln150_39_fu_17502_p2 mul_32s_32s_32_1_1_U163 add_ln150_40_fu_17514_p2 mul_32s_32s_32_1_1_U164 add_ln150_41_fu_17526_p2 mul_32s_32s_32_1_1_U165 add_ln150_42_fu_17538_p2 mul_32s_32s_32_1_1_U166 add_ln150_43_fu_17550_p2 mul_32s_32s_32_1_1_U167 add_ln150_44_fu_17562_p2 mul_32s_32s_32_1_1_U168 add_ln150_45_fu_17574_p2 mul_32s_32s_32_1_1_U169 add_ln150_46_fu_17586_p2 mul_32s_32s_32_1_1_U170 add_ln150_47_fu_17598_p2 mul_32s_32s_32_1_1_U171 add_ln150_48_fu_17610_p2 mul_32s_32s_32_1_1_U172 add_ln150_49_fu_17622_p2 mul_32s_32s_32_1_1_U173 add_ln150_50_fu_17634_p2 mul_32s_32s_32_1_1_U174 add_ln150_51_fu_17646_p2 mul_32s_32s_32_1_1_U175 add_ln150_52_fu_17658_p2 mul_32s_32s_32_1_1_U176 add_ln150_53_fu_17670_p2 mul_32s_32s_32_1_1_U177 add_ln150_54_fu_17682_p2 mul_32s_32s_32_1_1_U178 add_ln150_55_fu_17694_p2 mul_32s_32s_32_1_1_U179 add_ln150_56_fu_17706_p2 mul_32s_32s_32_1_1_U180 add_ln150_57_fu_17718_p2 mul_32s_32s_32_1_1_U181 add_ln150_58_fu_17730_p2 mul_32s_32s_32_1_1_U182 add_ln150_59_fu_17742_p2 mul_32s_32s_32_1_1_U183 add_ln150_60_fu_17754_p2 mul_32s_32s_32_1_1_U184 add_ln150_61_fu_17766_p2 mul_32s_32s_32_1_1_U185 add_ln150_62_fu_17778_p2 mul_32s_32s_32_1_1_U186 add_ln150_63_fu_17790_p2 mul_32s_32s_32_1_1_U187 add_ln150_64_fu_17802_p2 mul_32s_32s_32_1_1_U188 add_ln150_65_fu_17814_p2 mul_32s_32s_32_1_1_U189 add_ln150_66_fu_17826_p2 mul_32s_32s_32_1_1_U190 add_ln150_67_fu_17838_p2 mul_32s_32s_32_1_1_U191 add_ln150_68_fu_17850_p2 mul_32s_32s_32_1_1_U192 add_ln150_69_fu_17862_p2 mul_32s_32s_32_1_1_U193 add_ln150_70_fu_17874_p2 mul_32s_32s_32_1_1_U194 add_ln150_71_fu_17886_p2 mul_32s_32s_32_1_1_U195 add_ln150_72_fu_17898_p2 mul_32s_32s_32_1_1_U196 add_ln150_73_fu_17910_p2 mul_32s_32s_32_1_1_U197 add_ln150_74_fu_17922_p2 mul_32s_32s_32_1_1_U198 add_ln150_75_fu_17934_p2 mul_32s_32s_32_1_1_U199 add_ln150_76_fu_17946_p2 mul_32s_32s_32_1_1_U200 add_ln150_77_fu_17958_p2 mul_32s_32s_32_1_1_U201 add_ln150_78_fu_17970_p2 mul_32s_32s_32_1_1_U202 add_ln150_79_fu_17982_p2 mul_32s_32s_32_1_1_U203 add_ln150_80_fu_17994_p2 mul_32s_32s_32_1_1_U204 add_ln150_81_fu_18006_p2 mul_32s_32s_32_1_1_U205 add_ln150_82_fu_18018_p2 mul_32s_32s_32_1_1_U206 add_ln150_83_fu_18030_p2 mul_32s_32s_32_1_1_U207 add_ln150_84_fu_18042_p2 mul_32s_32s_32_1_1_U208 add_ln150_85_fu_18054_p2 mul_32s_32s_32_1_1_U209 add_ln150_86_fu_18066_p2 mul_32s_32s_32_1_1_U210 add_ln150_87_fu_18078_p2 mul_32s_32s_32_1_1_U211 add_ln150_88_fu_18090_p2 mul_32s_32s_32_1_1_U212 add_ln150_89_fu_18102_p2 mul_32s_32s_32_1_1_U213 add_ln150_90_fu_18114_p2 mul_32s_32s_32_1_1_U214 add_ln150_91_fu_18126_p2 mul_32s_32s_32_1_1_U215 add_ln150_92_fu_18138_p2 mul_32s_32s_32_1_1_U216 add_ln150_93_fu_18150_p2 mul_32s_32s_32_1_1_U217 add_ln150_94_fu_18162_p2 mul_32s_32s_32_1_1_U218 add_ln150_95_fu_18174_p2 mul_32s_32s_32_1_1_U219 add_ln150_96_fu_18186_p2 mul_32s_32s_32_1_1_U220 add_ln150_97_fu_18198_p2 mul_32s_32s_32_1_1_U221 add_ln150_98_fu_18210_p2 mul_32s_32s_32_1_1_U222 add_ln150_99_fu_18222_p2 mul_32s_32s_32_1_1_U223 add_ln150_100_fu_18234_p2 mul_32s_32s_32_1_1_U224 add_ln150_101_fu_18246_p2 mul_32s_32s_32_1_1_U225 add_ln150_102_fu_18258_p2 mul_32s_32s_32_1_1_U226 add_ln150_103_fu_18270_p2 mul_32s_32s_32_1_1_U227 add_ln150_104_fu_18282_p2 mul_32s_32s_32_1_1_U228 add_ln150_105_fu_18294_p2 mul_32s_32s_32_1_1_U229 add_ln150_106_fu_18306_p2 mul_32s_32s_32_1_1_U230 add_ln150_107_fu_18318_p2 mul_32s_32s_32_1_1_U231 add_ln150_108_fu_18330_p2 mul_32s_32s_32_1_1_U232 add_ln150_109_fu_18342_p2 mul_32s_32s_32_1_1_U233 add_ln150_110_fu_18354_p2 mul_32s_32s_32_1_1_U234 add_ln150_111_fu_18366_p2 mul_32s_32s_32_1_1_U235 add_ln150_112_fu_18378_p2 mul_32s_32s_32_1_1_U236 add_ln150_113_fu_18390_p2 mul_32s_32s_32_1_1_U237 add_ln150_114_fu_18402_p2 mul_32s_32s_32_1_1_U238 add_ln150_115_fu_18414_p2 mul_32s_32s_32_1_1_U239 add_ln150_116_fu_18426_p2 mul_32s_32s_32_1_1_U240 add_ln150_117_fu_18438_p2 mul_32s_32s_32_1_1_U241 add_ln150_118_fu_18450_p2 mul_32s_32s_32_1_1_U242 add_ln150_119_fu_18462_p2 mul_32s_32s_32_1_1_U243 add_ln150_120_fu_18474_p2 mul_32s_32s_32_1_1_U244 add_ln150_121_fu_18486_p2 mul_32s_32s_32_1_1_U245 add_ln150_122_fu_18498_p2 mul_32s_32s_32_1_1_U246 add_ln150_123_fu_18510_p2 mul_32s_32s_32_1_1_U247 add_ln150_124_fu_18522_p2 mul_32s_32s_32_1_1_U248 add_ln150_125_fu_18534_p2 mul_32s_32s_32_1_1_U249 add_ln150_126_fu_18546_p2 mul_32s_32s_32_1_1_U250 add_ln150_127_fu_18558_p2 mul_32s_32s_32_1_1_U251 add_ln150_128_fu_18570_p2 mul_32s_32s_32_1_1_U252 add_ln150_129_fu_18582_p2 mul_32s_32s_32_1_1_U253 add_ln150_130_fu_18594_p2 mul_32s_32s_32_1_1_U254 add_ln150_131_fu_18606_p2 mul_32s_32s_32_1_1_U255 add_ln150_132_fu_18618_p2 mul_32s_32s_32_1_1_U256 add_ln150_133_fu_18630_p2 mul_32s_32s_32_1_1_U257 add_ln150_134_fu_18642_p2 mul_32s_32s_32_1_1_U258 add_ln150_135_fu_18654_p2 mul_32s_32s_32_1_1_U259 add_ln150_136_fu_18666_p2 mul_32s_32s_32_1_1_U260 add_ln150_137_fu_18678_p2 mul_32s_32s_32_1_1_U261 add_ln150_138_fu_18690_p2 mul_32s_32s_32_1_1_U262 add_ln150_139_fu_18702_p2 mul_32s_32s_32_1_1_U263 add_ln150_140_fu_18714_p2 mul_32s_32s_32_1_1_U264 add_ln150_141_fu_18726_p2 mul_32s_32s_32_1_1_U265 add_ln150_142_fu_18738_p2 mul_32s_32s_32_1_1_U266 add_ln150_143_fu_18750_p2 mul_32s_32s_32_1_1_U267 add_ln150_144_fu_18762_p2 mul_32s_32s_32_1_1_U268 add_ln150_145_fu_18774_p2 mul_32s_32s_32_1_1_U269 add_ln150_146_fu_18786_p2 mul_32s_32s_32_1_1_U270 add_ln150_147_fu_18798_p2 mul_32s_32s_32_1_1_U271 add_ln150_148_fu_18810_p2 mul_32s_32s_32_1_1_U272 add_ln150_149_fu_18822_p2 mul_32s_32s_32_1_1_U273 add_ln150_150_fu_18834_p2 mul_32s_32s_32_1_1_U274 add_ln150_151_fu_18846_p2 mul_32s_32s_32_1_1_U275 add_ln150_152_fu_18858_p2 mul_32s_32s_32_1_1_U276 add_ln150_153_fu_18870_p2 mul_32s_32s_32_1_1_U277 add_ln150_154_fu_18882_p2 mul_32s_32s_32_1_1_U278 add_ln150_155_fu_18894_p2 mul_32s_32s_32_1_1_U279 add_ln150_156_fu_18906_p2 mul_32s_32s_32_1_1_U280 add_ln150_157_fu_18918_p2 mul_32s_32s_32_1_1_U281 add_ln150_158_fu_18930_p2 mul_32s_32s_32_1_1_U282 add_ln150_159_fu_18942_p2 mul_32s_32s_32_1_1_U283 add_ln150_160_fu_18954_p2 mul_32s_32s_32_1_1_U284 add_ln150_161_fu_18966_p2 mul_32s_32s_32_1_1_U285 add_ln150_162_fu_18978_p2 mul_32s_32s_32_1_1_U286 add_ln150_163_fu_18990_p2 mul_32s_32s_32_1_1_U287 add_ln150_164_fu_19002_p2 mul_32s_32s_32_1_1_U288 add_ln150_165_fu_19014_p2 mul_32s_32s_32_1_1_U289 add_ln150_166_fu_19026_p2 mul_32s_32s_32_1_1_U290 add_ln150_167_fu_19038_p2 mul_32s_32s_32_1_1_U291 add_ln150_168_fu_19050_p2 mul_32s_32s_32_1_1_U292 add_ln150_169_fu_19062_p2 mul_32s_32s_32_1_1_U293 add_ln150_170_fu_19074_p2 mul_32s_32s_32_1_1_U294 add_ln150_171_fu_19086_p2 mul_32s_32s_32_1_1_U295 add_ln150_172_fu_19098_p2 mul_32s_32s_32_1_1_U296 add_ln150_173_fu_19110_p2 mul_32s_32s_32_1_1_U297 add_ln150_174_fu_19122_p2 mul_32s_32s_32_1_1_U298 add_ln150_175_fu_19134_p2 mul_32s_32s_32_1_1_U299 add_ln150_176_fu_19146_p2 mul_32s_32s_32_1_1_U300 add_ln150_177_fu_19158_p2 mul_32s_32s_32_1_1_U301 add_ln150_178_fu_19170_p2 mul_32s_32s_32_1_1_U302 add_ln150_179_fu_19182_p2 mul_32s_32s_32_1_1_U303 add_ln150_180_fu_19194_p2 mul_32s_32s_32_1_1_U304 add_ln150_181_fu_19206_p2 mul_32s_32s_32_1_1_U305 add_ln150_182_fu_19218_p2 mul_32s_32s_32_1_1_U306 add_ln150_183_fu_19230_p2 mul_32s_32s_32_1_1_U307 add_ln150_184_fu_19242_p2 mul_32s_32s_32_1_1_U308 add_ln150_185_fu_19254_p2 mul_32s_32s_32_1_1_U309 add_ln150_186_fu_19266_p2 mul_32s_32s_32_1_1_U310 add_ln150_187_fu_19278_p2 mul_32s_32s_32_1_1_U311 add_ln150_188_fu_19290_p2 mul_32s_32s_32_1_1_U312 add_ln150_189_fu_19302_p2 mul_32s_32s_32_1_1_U313 add_ln150_190_fu_19314_p2 mul_32s_32s_32_1_1_U314 add_ln150_191_fu_19326_p2 mul_32s_32s_32_1_1_U315 add_ln150_192_fu_19338_p2 mul_32s_32s_32_1_1_U316 add_ln150_193_fu_19350_p2 mul_32s_32s_32_1_1_U317 add_ln150_194_fu_19362_p2 mul_32s_32s_32_1_1_U318 add_ln150_195_fu_19374_p2 mul_32s_32s_32_1_1_U319 add_ln150_196_fu_19386_p2 mul_32s_32s_32_1_1_U320 add_ln150_197_fu_19398_p2 mul_32s_32s_32_1_1_U321 add_ln150_198_fu_19410_p2 mul_32s_32s_32_1_1_U322 add_ln150_199_fu_19422_p2 mul_32s_32s_32_1_1_U323 add_ln150_200_fu_19434_p2 mul_32s_32s_32_1_1_U324 add_ln150_201_fu_19446_p2 mul_32s_32s_32_1_1_U325 add_ln150_202_fu_19458_p2 mul_32s_32s_32_1_1_U326 add_ln150_203_fu_19470_p2 mul_32s_32s_32_1_1_U327 add_ln150_204_fu_19482_p2 mul_32s_32s_32_1_1_U328 add_ln150_205_fu_19494_p2 mul_32s_32s_32_1_1_U329 add_ln150_206_fu_19506_p2 mul_32s_32s_32_1_1_U330 add_ln150_207_fu_19518_p2 mul_32s_32s_32_1_1_U331 add_ln150_208_fu_19530_p2 mul_32s_32s_32_1_1_U332 add_ln150_209_fu_19542_p2 mul_32s_32s_32_1_1_U333 add_ln150_210_fu_19554_p2 mul_32s_32s_32_1_1_U334 add_ln150_211_fu_19566_p2 mul_32s_32s_32_1_1_U335 add_ln150_212_fu_19578_p2 mul_32s_32s_32_1_1_U336 add_ln150_213_fu_19590_p2 mul_32s_32s_32_1_1_U337 add_ln150_214_fu_19602_p2 mul_32s_32s_32_1_1_U338 add_ln150_215_fu_19614_p2 mul_32s_32s_32_1_1_U339 add_ln150_216_fu_19626_p2 mul_32s_32s_32_1_1_U340 add_ln150_217_fu_19638_p2 mul_32s_32s_32_1_1_U341 add_ln150_218_fu_19650_p2 mul_32s_32s_32_1_1_U342 add_ln150_219_fu_19662_p2 mul_32s_32s_32_1_1_U343 add_ln150_220_fu_19674_p2 mul_32s_32s_32_1_1_U344 add_ln150_221_fu_19686_p2 mul_32s_32s_32_1_1_U345 add_ln150_222_fu_19698_p2 mul_32s_32s_32_1_1_U346 add_ln150_223_fu_19710_p2 mul_32s_32s_32_1_1_U347 add_ln150_224_fu_19722_p2 mul_32s_32s_32_1_1_U348 add_ln150_225_fu_19734_p2 mul_32s_32s_32_1_1_U349 add_ln150_226_fu_19746_p2 mul_32s_32s_32_1_1_U350 add_ln150_227_fu_19758_p2 mul_32s_32s_32_1_1_U351 add_ln150_228_fu_19770_p2 mul_32s_32s_32_1_1_U352 add_ln150_229_fu_19782_p2 mul_32s_32s_32_1_1_U353 add_ln150_230_fu_19794_p2 mul_32s_32s_32_1_1_U354 add_ln150_231_fu_19806_p2 mul_32s_32s_32_1_1_U355 add_ln150_232_fu_19818_p2 mul_32s_32s_32_1_1_U356 add_ln150_233_fu_19830_p2 mul_32s_32s_32_1_1_U357 add_ln150_234_fu_19842_p2 mul_32s_32s_32_1_1_U358 add_ln150_235_fu_19854_p2 mul_32s_32s_32_1_1_U359 add_ln150_236_fu_19866_p2 mul_32s_32s_32_1_1_U360 add_ln150_237_fu_19878_p2 mul_32s_32s_32_1_1_U361 add_ln150_238_fu_19890_p2 mul_32s_32s_32_1_1_U362 add_ln150_239_fu_19902_p2 mul_32s_32s_32_1_1_U363 add_ln150_240_fu_19914_p2 mul_32s_32s_32_1_1_U364 add_ln150_241_fu_19926_p2 mul_32s_32s_32_1_1_U365 add_ln150_242_fu_19938_p2 mul_32s_32s_32_1_1_U366 add_ln150_243_fu_19950_p2 mul_32s_32s_32_1_1_U367 add_ln150_244_fu_19962_p2 mul_32s_32s_32_1_1_U368 add_ln150_245_fu_19974_p2 mul_32s_32s_32_1_1_U369 add_ln150_246_fu_19986_p2 mul_32s_32s_32_1_1_U370 add_ln150_247_fu_19998_p2 mul_32s_32s_32_1_1_U371 add_ln150_248_fu_20010_p2 mul_32s_32s_32_1_1_U372 add_ln150_249_fu_20022_p2 mul_32s_32s_32_1_1_U373 add_ln150_250_fu_20034_p2 mul_32s_32s_32_1_1_U374 add_ln150_251_fu_20046_p2 mul_32s_32s_32_1_1_U375 add_ln150_252_fu_20058_p2 mul_32s_32s_32_1_1_U376 add_ln150_253_fu_20070_p2 mul_32s_32s_32_1_1_U377 add_ln150_254_fu_20082_p2 mul_32s_32s_32_1_1_U378 add_ln150_255_fu_20094_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_mmult_Pipeline_writeC_fu_6870</InstName>
                    <ModuleName>mmult_Pipeline_writeC</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6870</ID>
                    <BindInstances>add_ln158_fu_2190_p2 add_ln161_fu_2207_p2 j_2_fu_2619_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>localA_U localA_1_U localA_2_U localA_3_U localA_4_U localA_5_U localA_6_U localA_7_U localA_8_U localA_9_U localA_10_U localA_11_U localA_12_U localA_13_U localA_14_U localA_15_U localB_U localB_1_U localB_2_U localB_3_U localB_4_U localB_5_U localB_6_U localB_7_U localB_8_U localB_9_U localB_10_U localB_11_U localB_12_U localB_13_U localB_14_U localB_15_U mul_32s_32s_32_1_1_U1477 mul_32s_32s_32_1_1_U1478 mul_32s_32s_32_1_1_U1479</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>mmult_Pipeline_init</Name>
            <Loops>
                <init/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.094</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <init>
                        <Name>init</Name>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </init>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>7</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>49</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="init" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_698_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:62" URAM="0" VARIABLE="add_ln62"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mmult_Pipeline_readA</Name>
            <Loops>
                <readA/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>265</Best-caseLatency>
                    <Average-caseLatency>265</Average-caseLatency>
                    <Worst-caseLatency>265</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.650 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.650 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.650 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>265</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <readA>
                        <Name>readA</Name>
                        <TripCount>256</TripCount>
                        <Latency>257</Latency>
                        <AbsoluteTimeLatency>2.570 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </readA>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>150</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>344</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="readA" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_fu_408_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:74" URAM="0" VARIABLE="add_ln74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="readA" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_fu_453_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:78" URAM="0" VARIABLE="add_ln78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="readA" OPTYPE="add" PRAGMA="" RTLNAME="j_6_fu_434_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:74" URAM="0" VARIABLE="j_6"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mmult_Pipeline_readB</Name>
            <Loops>
                <readB/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>265</Best-caseLatency>
                    <Average-caseLatency>265</Average-caseLatency>
                    <Worst-caseLatency>265</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.650 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.650 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.650 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>265</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <readB>
                        <Name>readB</Name>
                        <TripCount>256</TripCount>
                        <Latency>257</Latency>
                        <AbsoluteTimeLatency>2.570 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </readB>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>140</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>344</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="readB" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_fu_408_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:93" URAM="0" VARIABLE="add_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="readB" OPTYPE="add" PRAGMA="" RTLNAME="add_ln97_fu_430_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:97" URAM="0" VARIABLE="add_ln97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="readB" OPTYPE="add" PRAGMA="" RTLNAME="j_3_fu_476_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:93" URAM="0" VARIABLE="j_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mmult_Pipeline_systolic1</Name>
            <Loops>
                <systolic1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.442</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>48</Best-caseLatency>
                    <Average-caseLatency>48</Average-caseLatency>
                    <Worst-caseLatency>48</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.480 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.480 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.480 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>48</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <systolic1>
                        <Name>systolic1</Name>
                        <TripCount>46</TripCount>
                        <Latency>46</Latency>
                        <AbsoluteTimeLatency>0.460 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </systolic1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>768</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>12</UTIL_DSP>
                    <FF>23561</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>25218</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln112_fu_14878_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:112" URAM="0" VARIABLE="add_ln112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U123" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_fu_17034_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U124" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_1_fu_17046_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U125" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_2_fu_17058_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U126" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_3_fu_17070_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U127" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_4_fu_17082_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U128" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_5_fu_17094_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U129" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_6_fu_17106_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U130" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_7_fu_17118_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U131" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_8_fu_17130_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U132" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_9_fu_17142_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U133" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_10_fu_17154_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U134" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_11_fu_17166_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U135" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_12_fu_17178_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U136" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_13_fu_17190_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U137" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_14_fu_17202_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U138" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_15_fu_17214_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U139" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_16_fu_17226_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U140" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_17_fu_17238_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U141" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_18_fu_17250_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U142" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_19_fu_17262_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U143" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_20_fu_17274_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U144" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_21_fu_17286_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U145" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_22_fu_17298_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U146" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_23_fu_17310_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U147" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_24_fu_17322_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U148" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_25_fu_17334_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U149" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_26_fu_17346_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U150" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_27_fu_17358_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U151" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_28_fu_17370_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U152" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_29_fu_17382_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U153" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_30_fu_17394_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U154" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_31_fu_17406_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U155" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_32_fu_17418_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U156" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_33_fu_17430_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U157" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_34_fu_17442_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U158" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_35_fu_17454_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U159" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_36_fu_17466_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U160" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_37_fu_17478_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U161" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_38_fu_17490_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U162" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_39_fu_17502_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U163" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_40_fu_17514_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U164" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_41_fu_17526_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U165" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_42_fu_17538_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U166" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_43_fu_17550_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U167" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_44_fu_17562_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U168" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_45_fu_17574_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U169" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_46_fu_17586_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U170" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_47_fu_17598_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U171" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_48_fu_17610_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U172" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_49_fu_17622_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U173" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_50_fu_17634_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U174" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_51_fu_17646_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U175" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_52_fu_17658_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U176" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_53_fu_17670_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U177" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_54_fu_17682_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U178" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_55_fu_17694_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U179" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_56_fu_17706_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U180" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_57_fu_17718_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U181" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_58_fu_17730_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U182" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_59_fu_17742_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U183" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_60_fu_17754_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U184" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_61_fu_17766_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U185" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_62_fu_17778_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U186" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_63_fu_17790_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U187" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_64_fu_17802_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U188" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_65_fu_17814_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U189" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_66_fu_17826_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U190" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_67_fu_17838_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U191" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_68_fu_17850_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U192" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_69_fu_17862_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U193" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_70_fu_17874_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U194" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_71_fu_17886_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U195" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_72_fu_17898_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U196" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_73_fu_17910_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U197" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_74_fu_17922_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U198" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_75_fu_17934_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U199" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_76_fu_17946_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U200" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_77_fu_17958_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U201" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_78_fu_17970_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U202" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_79_fu_17982_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U203" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_80_fu_17994_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U204" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_81_fu_18006_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U205" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_82_fu_18018_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U206" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_83_fu_18030_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U207" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_84_fu_18042_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U208" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_85_fu_18054_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U209" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_86_fu_18066_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U210" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_87_fu_18078_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U211" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_88_fu_18090_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U212" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_89_fu_18102_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U213" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_90_fu_18114_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U214" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_91_fu_18126_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U215" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_92_fu_18138_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U216" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_93_fu_18150_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U217" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_94_fu_18162_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U218" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_95_fu_18174_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U219" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_96_fu_18186_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U220" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_97_fu_18198_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U221" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_98_fu_18210_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U222" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_99_fu_18222_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U223" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_100_fu_18234_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U224" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_101_fu_18246_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U225" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_102_fu_18258_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U226" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_103_fu_18270_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U227" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_104_fu_18282_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U228" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_105_fu_18294_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U229" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_106_fu_18306_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U230" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_107_fu_18318_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U231" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_108_fu_18330_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U232" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_109_fu_18342_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U233" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_110_fu_18354_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U234" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_111_fu_18366_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U235" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_112_fu_18378_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U236" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_113_fu_18390_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U237" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_114_fu_18402_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U238" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_115_fu_18414_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U239" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_116_fu_18426_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U240" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_117_fu_18438_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U241" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_118_fu_18450_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U242" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_119_fu_18462_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U243" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_120_fu_18474_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U244" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_121_fu_18486_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U245" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_122_fu_18498_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U246" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_123_fu_18510_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U247" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_124_fu_18522_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U248" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_125_fu_18534_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U249" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_126_fu_18546_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U250" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_127_fu_18558_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U251" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_128_fu_18570_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U252" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_129_fu_18582_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U253" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_130_fu_18594_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U254" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_131_fu_18606_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U255" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_132_fu_18618_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U256" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_133_fu_18630_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U257" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_134_fu_18642_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U258" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_135_fu_18654_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U259" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_136_fu_18666_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U260" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_137_fu_18678_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U261" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_138_fu_18690_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U262" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_139_fu_18702_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U263" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_140_fu_18714_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U264" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_141_fu_18726_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U265" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_142_fu_18738_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U266" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_143_fu_18750_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U267" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_144_fu_18762_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U268" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_145_fu_18774_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U269" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_146_fu_18786_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U270" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_147_fu_18798_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U271" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_148_fu_18810_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U272" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_149_fu_18822_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U273" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_150_fu_18834_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U274" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_151_fu_18846_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U275" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_152_fu_18858_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U276" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_153_fu_18870_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U277" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_154_fu_18882_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U278" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_155_fu_18894_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U279" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_156_fu_18906_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U280" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_157_fu_18918_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U281" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_158_fu_18930_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U282" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_159_fu_18942_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U283" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_160_fu_18954_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U284" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_161_fu_18966_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U285" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_162_fu_18978_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U286" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_163_fu_18990_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U287" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_164_fu_19002_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U288" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_165_fu_19014_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U289" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_166_fu_19026_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U290" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_167_fu_19038_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U291" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_168_fu_19050_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U292" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_169_fu_19062_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U293" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_170_fu_19074_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U294" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_171_fu_19086_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U295" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_172_fu_19098_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U296" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_173_fu_19110_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U297" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_174_fu_19122_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U298" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_175_fu_19134_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U299" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_176_fu_19146_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U300" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_177_fu_19158_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U301" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_178_fu_19170_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U302" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_179_fu_19182_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U303" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_180_fu_19194_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U304" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_181_fu_19206_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U305" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_182_fu_19218_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U306" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_183_fu_19230_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U307" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_184_fu_19242_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U308" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_185_fu_19254_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U309" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_186_fu_19266_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U310" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_187_fu_19278_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U311" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_188_fu_19290_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U312" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_189_fu_19302_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U313" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_190_fu_19314_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U314" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_191_fu_19326_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U315" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_192_fu_19338_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U316" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_193_fu_19350_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U317" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_194_fu_19362_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U318" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_195_fu_19374_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U319" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_196_fu_19386_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U320" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_197_fu_19398_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U321" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_198"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_198_fu_19410_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_198"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U322" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_199"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_199_fu_19422_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_199"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U323" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_200_fu_19434_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U324" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_201"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_201_fu_19446_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_201"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U325" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_202"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_202_fu_19458_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_202"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U326" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_203"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_203_fu_19470_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_203"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U327" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_204_fu_19482_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U328" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_205_fu_19494_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U329" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_206"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_206_fu_19506_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_206"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U330" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_207"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_207_fu_19518_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_207"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U331" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_208"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_208_fu_19530_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_208"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U332" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_209"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_209_fu_19542_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_209"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U333" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_210"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_210_fu_19554_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_210"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U334" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_211"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_211_fu_19566_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_211"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U335" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_212"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_212_fu_19578_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_212"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U336" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_213"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_213_fu_19590_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_213"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U337" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_214"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_214_fu_19602_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_214"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U338" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_215"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_215_fu_19614_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_215"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U339" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_216"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_216_fu_19626_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_216"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U340" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_217"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_217_fu_19638_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_217"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U341" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_218"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_218_fu_19650_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_218"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U342" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_219"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_219_fu_19662_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_219"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U343" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_220"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_220_fu_19674_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_220"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U344" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_221"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_221_fu_19686_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_221"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U345" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_222"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_222_fu_19698_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_222"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U346" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_223"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_223_fu_19710_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_223"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U347" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_224"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_224_fu_19722_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_224"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U348" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_225"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_225_fu_19734_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_225"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U349" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_226"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_226_fu_19746_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_226"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U350" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_227"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_227_fu_19758_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_227"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U351" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_228"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_228_fu_19770_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_228"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U352" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_229"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_229_fu_19782_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_229"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U353" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_230"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_230_fu_19794_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_230"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U354" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_231"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_231_fu_19806_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_231"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U355" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_232"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_232_fu_19818_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_232"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U356" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_233"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_233_fu_19830_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_233"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U357" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_234"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_234_fu_19842_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_234"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U358" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_235"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_235_fu_19854_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_235"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U359" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_236"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_236_fu_19866_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_236"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U360" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_237"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_237_fu_19878_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_237"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U361" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_238"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_238_fu_19890_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_238"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U362" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_239"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_239_fu_19902_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_239"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U363" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_240"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_240_fu_19914_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_240"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U364" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_241"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_241_fu_19926_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_241"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U365" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_242"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_242_fu_19938_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_242"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U366" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_243"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_243_fu_19950_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_243"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U367" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_244"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_244_fu_19962_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_244"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U368" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_245"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_245_fu_19974_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_245"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U369" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_246"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_246_fu_19986_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_246"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U370" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_247"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_247_fu_19998_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_247"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U371" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_248"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_248_fu_20010_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_248"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U372" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_249_fu_20022_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U373" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_250"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_250_fu_20034_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_250"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U374" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_251"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_251_fu_20046_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_251"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U375" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_252"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_252_fu_20058_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_252"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U376" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_253"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_253_fu_20070_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_253"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U377" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_254"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_254_fu_20082_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_254"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="systolic1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U378" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="mul_ln150_255"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="systolic1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln150_255_fu_20094_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:150" URAM="0" VARIABLE="add_ln150_255"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mmult_Pipeline_writeC</Name>
            <Loops>
                <writeC/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <writeC>
                        <Name>writeC</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </writeC>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>137</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1443</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="writeC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln158_fu_2190_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:158" URAM="0" VARIABLE="add_ln158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="writeC" OPTYPE="add" PRAGMA="" RTLNAME="add_ln161_fu_2207_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:161" URAM="0" VARIABLE="add_ln161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="writeC" OPTYPE="add" PRAGMA="" RTLNAME="j_2_fu_2619_p2" SOURCE="SA_propagating/src/mmult_explicit.cpp:158" URAM="0" VARIABLE="j_2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mmult</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>2688</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>777</DSP>
                    <AVAIL_DSP>5952</AVAIL_DSP>
                    <UTIL_DSP>13</UTIL_DSP>
                    <FF>44645</FF>
                    <AVAIL_FF>1743360</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>36646</LUT>
                    <AVAIL_LUT>871680</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>640</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="localA_U" SOURCE="SA_propagating/src/mmult_explicit.cpp:44" URAM="0" VARIABLE="localA"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="localA_1_U" SOURCE="SA_propagating/src/mmult_explicit.cpp:44" URAM="0" VARIABLE="localA_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="localA_2_U" SOURCE="SA_propagating/src/mmult_explicit.cpp:44" URAM="0" VARIABLE="localA_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="localA_3_U" SOURCE="SA_propagating/src/mmult_explicit.cpp:44" URAM="0" VARIABLE="localA_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="localA_4_U" SOURCE="SA_propagating/src/mmult_explicit.cpp:44" URAM="0" VARIABLE="localA_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="localA_5_U" SOURCE="SA_propagating/src/mmult_explicit.cpp:44" URAM="0" VARIABLE="localA_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="localA_6_U" SOURCE="SA_propagating/src/mmult_explicit.cpp:44" URAM="0" VARIABLE="localA_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="localA_7_U" SOURCE="SA_propagating/src/mmult_explicit.cpp:44" URAM="0" VARIABLE="localA_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="localA_8_U" SOURCE="SA_propagating/src/mmult_explicit.cpp:44" URAM="0" VARIABLE="localA_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="localA_9_U" SOURCE="SA_propagating/src/mmult_explicit.cpp:44" URAM="0" VARIABLE="localA_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="localA_10_U" SOURCE="SA_propagating/src/mmult_explicit.cpp:44" URAM="0" VARIABLE="localA_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="localA_11_U" SOURCE="SA_propagating/src/mmult_explicit.cpp:44" URAM="0" VARIABLE="localA_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="localA_12_U" SOURCE="SA_propagating/src/mmult_explicit.cpp:44" URAM="0" VARIABLE="localA_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="localA_13_U" SOURCE="SA_propagating/src/mmult_explicit.cpp:44" URAM="0" VARIABLE="localA_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="localA_14_U" SOURCE="SA_propagating/src/mmult_explicit.cpp:44" URAM="0" VARIABLE="localA_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="localA_15_U" SOURCE="SA_propagating/src/mmult_explicit.cpp:44" URAM="0" VARIABLE="localA_15"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="localB_U" SOURCE="SA_propagating/src/mmult_explicit.cpp:47" URAM="0" VARIABLE="localB"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="localB_1_U" SOURCE="SA_propagating/src/mmult_explicit.cpp:47" URAM="0" VARIABLE="localB_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="localB_2_U" SOURCE="SA_propagating/src/mmult_explicit.cpp:47" URAM="0" VARIABLE="localB_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="localB_3_U" SOURCE="SA_propagating/src/mmult_explicit.cpp:47" URAM="0" VARIABLE="localB_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="localB_4_U" SOURCE="SA_propagating/src/mmult_explicit.cpp:47" URAM="0" VARIABLE="localB_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="localB_5_U" SOURCE="SA_propagating/src/mmult_explicit.cpp:47" URAM="0" VARIABLE="localB_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="localB_6_U" SOURCE="SA_propagating/src/mmult_explicit.cpp:47" URAM="0" VARIABLE="localB_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="localB_7_U" SOURCE="SA_propagating/src/mmult_explicit.cpp:47" URAM="0" VARIABLE="localB_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="localB_8_U" SOURCE="SA_propagating/src/mmult_explicit.cpp:47" URAM="0" VARIABLE="localB_8"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="localB_9_U" SOURCE="SA_propagating/src/mmult_explicit.cpp:47" URAM="0" VARIABLE="localB_9"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="localB_10_U" SOURCE="SA_propagating/src/mmult_explicit.cpp:47" URAM="0" VARIABLE="localB_10"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="localB_11_U" SOURCE="SA_propagating/src/mmult_explicit.cpp:47" URAM="0" VARIABLE="localB_11"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="localB_12_U" SOURCE="SA_propagating/src/mmult_explicit.cpp:47" URAM="0" VARIABLE="localB_12"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="localB_13_U" SOURCE="SA_propagating/src/mmult_explicit.cpp:47" URAM="0" VARIABLE="localB_13"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="localB_14_U" SOURCE="SA_propagating/src/mmult_explicit.cpp:47" URAM="0" VARIABLE="localB_14"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="localB_15_U" SOURCE="SA_propagating/src/mmult_explicit.cpp:47" URAM="0" VARIABLE="localB_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U1477" SOURCE="" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U1478" SOURCE="" URAM="0" VARIABLE="mul60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U1479" SOURCE="" URAM="0" VARIABLE="mul237"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_op>
            <ENTRY impl="all mul" latency="-1 mul" op="mul" precision="mul standard"/>
            <ENTRY impl="all add" latency="-1 add" op="add" precision="add standard"/>
            <ENTRY impl="all sub" latency="-1 sub" op="sub" precision="sub standard"/>
            <ENTRY impl="all fadd" latency="-1 fadd" op="fadd" precision="fadd standard"/>
            <ENTRY impl="all fsub" latency="-1 fsub" op="fsub" precision="fsub standard"/>
            <ENTRY impl="all fdiv" latency="-1 fdiv" op="fdiv" precision="fdiv standard"/>
            <ENTRY impl="all fexp" latency="-1 fexp" op="fexp" precision="fexp standard"/>
            <ENTRY impl="all flog" latency="-1 flog" op="flog" precision="flog standard"/>
            <ENTRY impl="all fmul" latency="-1 fmul" op="fmul" precision="fmul standard"/>
            <ENTRY impl="all frsqrt" latency="-1 frsqrt" op="frsqrt" precision="frsqrt standard"/>
            <ENTRY impl="all frecip" latency="-1 frecip" op="frecip" precision="frecip standard"/>
            <ENTRY impl="all fsqrt" latency="-1 fsqrt" op="fsqrt" precision="fsqrt standard"/>
            <ENTRY impl="all dadd" latency="-1 dadd" op="dadd" precision="dadd standard"/>
            <ENTRY impl="all dsub" latency="-1 dsub" op="dsub" precision="dsub standard"/>
            <ENTRY impl="all ddiv" latency="-1 ddiv" op="ddiv" precision="ddiv standard"/>
            <ENTRY impl="all dexp" latency="-1 dexp" op="dexp" precision="dexp standard"/>
            <ENTRY impl="all dlog" latency="-1 dlog" op="dlog" precision="dlog standard"/>
            <ENTRY impl="all dmul" latency="-1 dmul" op="dmul" precision="dmul standard"/>
            <ENTRY impl="all drsqrt" latency="-1 drsqrt" op="drsqrt" precision="drsqrt standard"/>
            <ENTRY impl="all drecip" latency="-1 drecip" op="drecip" precision="drecip standard"/>
            <ENTRY impl="all dsqrt" latency="-1 dsqrt" op="dsqrt" precision="dsqrt standard"/>
            <ENTRY impl="all hadd" latency="-1 hadd" op="hadd" precision="hadd standard"/>
            <ENTRY impl="all hsub" latency="-1 hsub" op="hsub" precision="hsub standard"/>
            <ENTRY impl="all hdiv" latency="-1 hdiv" op="hdiv" precision="hdiv standard"/>
            <ENTRY impl="all hmul" latency="-1 hmul" op="hmul" precision="hmul standard"/>
            <ENTRY impl="all hsqrt" latency="-1 hsqrt" op="hsqrt" precision="hsqrt standard"/>
            <ENTRY impl="all facc" latency="-1 facc" op="facc" precision="facc standard"/>
            <ENTRY impl="all fmacc" latency="-1 fmacc" op="fmacc" precision="fmacc standard"/>
            <ENTRY impl="all fmadd" latency="-1 fmadd" op="fmadd" precision="fmadd standard"/>
        </config_op>
        <config_storage>
            <ENTRY auto_srl_max_bits="1024 fifo" auto_srl_max_depth="2 fifo" impl="autosrl fifo" type="fifo"/>
        </config_storage>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="a" index="0" direction="in" srcType="*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="a_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="a_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="b" index="1" direction="in" srcType="*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="b_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="b_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="c" index="2" direction="out" srcType="*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem2" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="c_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="c_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="a_row" index="3" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="a_row" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="a_col" index="4" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="a_col" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="b_col" index="5" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="b_col" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="R" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="R" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="a_1" access="W" description="Data signal of a" range="32">
                    <fields>
                        <field offset="0" width="32" name="a" access="W" description="Bit 31 to 0 of a"/>
                    </fields>
                </register>
                <register offset="0x14" name="a_2" access="W" description="Data signal of a" range="32">
                    <fields>
                        <field offset="0" width="32" name="a" access="W" description="Bit 63 to 32 of a"/>
                    </fields>
                </register>
                <register offset="0x1c" name="b_1" access="W" description="Data signal of b" range="32">
                    <fields>
                        <field offset="0" width="32" name="b" access="W" description="Bit 31 to 0 of b"/>
                    </fields>
                </register>
                <register offset="0x20" name="b_2" access="W" description="Data signal of b" range="32">
                    <fields>
                        <field offset="0" width="32" name="b" access="W" description="Bit 63 to 32 of b"/>
                    </fields>
                </register>
                <register offset="0x28" name="c_1" access="W" description="Data signal of c" range="32">
                    <fields>
                        <field offset="0" width="32" name="c" access="W" description="Bit 31 to 0 of c"/>
                    </fields>
                </register>
                <register offset="0x2c" name="c_2" access="W" description="Data signal of c" range="32">
                    <fields>
                        <field offset="0" width="32" name="c" access="W" description="Bit 63 to 32 of c"/>
                    </fields>
                </register>
                <register offset="0x34" name="a_row" access="W" description="Data signal of a_row" range="32">
                    <fields>
                        <field offset="0" width="32" name="a_row" access="W" description="Bit 31 to 0 of a_row"/>
                    </fields>
                </register>
                <register offset="0x3c" name="a_col" access="W" description="Data signal of a_col" range="32">
                    <fields>
                        <field offset="0" width="32" name="a_col" access="W" description="Bit 31 to 0 of a_col"/>
                    </fields>
                </register>
                <register offset="0x44" name="b_col" access="W" description="Data signal of b_col" range="32">
                    <fields>
                        <field offset="0" width="32" name="b_col" access="W" description="Bit 31 to 0 of b_col"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="a"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="b"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="c"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="a_row"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="60" argName="a_col"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="68" argName="b_col"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem0:m_axi_gmem1:m_axi_gmem2</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem0" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem0_" paramPrefix="C_M_AXI_GMEM0_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem0_ARADDR</port>
                <port>m_axi_gmem0_ARBURST</port>
                <port>m_axi_gmem0_ARCACHE</port>
                <port>m_axi_gmem0_ARID</port>
                <port>m_axi_gmem0_ARLEN</port>
                <port>m_axi_gmem0_ARLOCK</port>
                <port>m_axi_gmem0_ARPROT</port>
                <port>m_axi_gmem0_ARQOS</port>
                <port>m_axi_gmem0_ARREADY</port>
                <port>m_axi_gmem0_ARREGION</port>
                <port>m_axi_gmem0_ARSIZE</port>
                <port>m_axi_gmem0_ARUSER</port>
                <port>m_axi_gmem0_ARVALID</port>
                <port>m_axi_gmem0_AWADDR</port>
                <port>m_axi_gmem0_AWBURST</port>
                <port>m_axi_gmem0_AWCACHE</port>
                <port>m_axi_gmem0_AWID</port>
                <port>m_axi_gmem0_AWLEN</port>
                <port>m_axi_gmem0_AWLOCK</port>
                <port>m_axi_gmem0_AWPROT</port>
                <port>m_axi_gmem0_AWQOS</port>
                <port>m_axi_gmem0_AWREADY</port>
                <port>m_axi_gmem0_AWREGION</port>
                <port>m_axi_gmem0_AWSIZE</port>
                <port>m_axi_gmem0_AWUSER</port>
                <port>m_axi_gmem0_AWVALID</port>
                <port>m_axi_gmem0_BID</port>
                <port>m_axi_gmem0_BREADY</port>
                <port>m_axi_gmem0_BRESP</port>
                <port>m_axi_gmem0_BUSER</port>
                <port>m_axi_gmem0_BVALID</port>
                <port>m_axi_gmem0_RDATA</port>
                <port>m_axi_gmem0_RID</port>
                <port>m_axi_gmem0_RLAST</port>
                <port>m_axi_gmem0_RREADY</port>
                <port>m_axi_gmem0_RRESP</port>
                <port>m_axi_gmem0_RUSER</port>
                <port>m_axi_gmem0_RVALID</port>
                <port>m_axi_gmem0_WDATA</port>
                <port>m_axi_gmem0_WID</port>
                <port>m_axi_gmem0_WLAST</port>
                <port>m_axi_gmem0_WREADY</port>
                <port>m_axi_gmem0_WSTRB</port>
                <port>m_axi_gmem0_WUSER</port>
                <port>m_axi_gmem0_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="a"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="a"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem1_" paramPrefix="C_M_AXI_GMEM1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem1_ARADDR</port>
                <port>m_axi_gmem1_ARBURST</port>
                <port>m_axi_gmem1_ARCACHE</port>
                <port>m_axi_gmem1_ARID</port>
                <port>m_axi_gmem1_ARLEN</port>
                <port>m_axi_gmem1_ARLOCK</port>
                <port>m_axi_gmem1_ARPROT</port>
                <port>m_axi_gmem1_ARQOS</port>
                <port>m_axi_gmem1_ARREADY</port>
                <port>m_axi_gmem1_ARREGION</port>
                <port>m_axi_gmem1_ARSIZE</port>
                <port>m_axi_gmem1_ARUSER</port>
                <port>m_axi_gmem1_ARVALID</port>
                <port>m_axi_gmem1_AWADDR</port>
                <port>m_axi_gmem1_AWBURST</port>
                <port>m_axi_gmem1_AWCACHE</port>
                <port>m_axi_gmem1_AWID</port>
                <port>m_axi_gmem1_AWLEN</port>
                <port>m_axi_gmem1_AWLOCK</port>
                <port>m_axi_gmem1_AWPROT</port>
                <port>m_axi_gmem1_AWQOS</port>
                <port>m_axi_gmem1_AWREADY</port>
                <port>m_axi_gmem1_AWREGION</port>
                <port>m_axi_gmem1_AWSIZE</port>
                <port>m_axi_gmem1_AWUSER</port>
                <port>m_axi_gmem1_AWVALID</port>
                <port>m_axi_gmem1_BID</port>
                <port>m_axi_gmem1_BREADY</port>
                <port>m_axi_gmem1_BRESP</port>
                <port>m_axi_gmem1_BUSER</port>
                <port>m_axi_gmem1_BVALID</port>
                <port>m_axi_gmem1_RDATA</port>
                <port>m_axi_gmem1_RID</port>
                <port>m_axi_gmem1_RLAST</port>
                <port>m_axi_gmem1_RREADY</port>
                <port>m_axi_gmem1_RRESP</port>
                <port>m_axi_gmem1_RUSER</port>
                <port>m_axi_gmem1_RVALID</port>
                <port>m_axi_gmem1_WDATA</port>
                <port>m_axi_gmem1_WID</port>
                <port>m_axi_gmem1_WLAST</port>
                <port>m_axi_gmem1_WREADY</port>
                <port>m_axi_gmem1_WSTRB</port>
                <port>m_axi_gmem1_WUSER</port>
                <port>m_axi_gmem1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="b"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="b"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem2" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem2_" paramPrefix="C_M_AXI_GMEM2_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">WRITE_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem2_ARADDR</port>
                <port>m_axi_gmem2_ARBURST</port>
                <port>m_axi_gmem2_ARCACHE</port>
                <port>m_axi_gmem2_ARID</port>
                <port>m_axi_gmem2_ARLEN</port>
                <port>m_axi_gmem2_ARLOCK</port>
                <port>m_axi_gmem2_ARPROT</port>
                <port>m_axi_gmem2_ARQOS</port>
                <port>m_axi_gmem2_ARREADY</port>
                <port>m_axi_gmem2_ARREGION</port>
                <port>m_axi_gmem2_ARSIZE</port>
                <port>m_axi_gmem2_ARUSER</port>
                <port>m_axi_gmem2_ARVALID</port>
                <port>m_axi_gmem2_AWADDR</port>
                <port>m_axi_gmem2_AWBURST</port>
                <port>m_axi_gmem2_AWCACHE</port>
                <port>m_axi_gmem2_AWID</port>
                <port>m_axi_gmem2_AWLEN</port>
                <port>m_axi_gmem2_AWLOCK</port>
                <port>m_axi_gmem2_AWPROT</port>
                <port>m_axi_gmem2_AWQOS</port>
                <port>m_axi_gmem2_AWREADY</port>
                <port>m_axi_gmem2_AWREGION</port>
                <port>m_axi_gmem2_AWSIZE</port>
                <port>m_axi_gmem2_AWUSER</port>
                <port>m_axi_gmem2_AWVALID</port>
                <port>m_axi_gmem2_BID</port>
                <port>m_axi_gmem2_BREADY</port>
                <port>m_axi_gmem2_BRESP</port>
                <port>m_axi_gmem2_BUSER</port>
                <port>m_axi_gmem2_BVALID</port>
                <port>m_axi_gmem2_RDATA</port>
                <port>m_axi_gmem2_RID</port>
                <port>m_axi_gmem2_RLAST</port>
                <port>m_axi_gmem2_RREADY</port>
                <port>m_axi_gmem2_RRESP</port>
                <port>m_axi_gmem2_RUSER</port>
                <port>m_axi_gmem2_RVALID</port>
                <port>m_axi_gmem2_WDATA</port>
                <port>m_axi_gmem2_WID</port>
                <port>m_axi_gmem2_WLAST</port>
                <port>m_axi_gmem2_WREADY</port>
                <port>m_axi_gmem2_WSTRB</port>
                <port>m_axi_gmem2_WUSER</port>
                <port>m_axi_gmem2_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="c"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="c"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table isCollapsed="0">
                    <keys size="11">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding</keys>
                    <column name="m_axi_gmem0">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, , , , </column>
                    <column name="m_axi_gmem1">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, , , , </column>
                    <column name="m_axi_gmem2">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 16, 0, , , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">a_1, 0x10, 32, W, Data signal of a, </column>
                    <column name="s_axi_control">a_2, 0x14, 32, W, Data signal of a, </column>
                    <column name="s_axi_control">b_1, 0x1c, 32, W, Data signal of b, </column>
                    <column name="s_axi_control">b_2, 0x20, 32, W, Data signal of b, </column>
                    <column name="s_axi_control">c_1, 0x28, 32, W, Data signal of c, </column>
                    <column name="s_axi_control">c_2, 0x2c, 32, W, Data signal of c, </column>
                    <column name="s_axi_control">a_row, 0x34, 32, W, Data signal of a_row, </column>
                    <column name="s_axi_control">a_col, 0x3c, 32, W, Data signal of a_col, </column>
                    <column name="s_axi_control">b_col, 0x44, 32, W, Data signal of b_col, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="interrupt">interrupt, interrupt, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, , </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="a">in, pointer</column>
                    <column name="b">in, pointer</column>
                    <column name="c">out, pointer</column>
                    <column name="a_row">in, int</column>
                    <column name="a_col">in, int</column>
                    <column name="b_col">in, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="a">m_axi_gmem0, interface, , </column>
                    <column name="a">s_axi_control, register, offset, name=a_1 offset=0x10 range=32</column>
                    <column name="a">s_axi_control, register, offset, name=a_2 offset=0x14 range=32</column>
                    <column name="b">m_axi_gmem1, interface, , </column>
                    <column name="b">s_axi_control, register, offset, name=b_1 offset=0x1c range=32</column>
                    <column name="b">s_axi_control, register, offset, name=b_2 offset=0x20 range=32</column>
                    <column name="c">m_axi_gmem2, interface, , </column>
                    <column name="c">s_axi_control, register, offset, name=c_1 offset=0x28 range=32</column>
                    <column name="c">s_axi_control, register, offset, name=c_2 offset=0x2c range=32</column>
                    <column name="a_row">s_axi_control, register, , name=a_row offset=0x34 range=32</column>
                    <column name="a_col">s_axi_control, register, , name=a_col offset=0x3c range=32</column>
                    <column name="b_col">s_axi_control, register, , name=b_col offset=0x44 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Bursts and Widening Missed">
                <table>
                    <keys size="5">HW Interface, Variable, Problem, Resolution, Location</keys>
                    <column name="m_axi_gmem0">a, Volatile or Atomic access cannot be transformed, 214-227, SA_propagating/src/mmult_explicit.cpp:81:24</column>
                    <column name="m_axi_gmem1">b, Volatile or Atomic access cannot be transformed, 214-227, SA_propagating/src/mmult_explicit.cpp:100:24</column>
                    <column name="m_axi_gmem2">c, Volatile or Atomic access cannot be transformed, 214-227, SA_propagating/src/mmult_explicit.cpp:164:16</column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="interface" location="SA_propagating/src/mmult_explicit.cpp:25" status="valid" parentFunction="mmult" variable="a" isDirective="0" options="m_axi port=a offset=slave bundle=gmem0 depth=256"/>
        <Pragma type="interface" location="SA_propagating/src/mmult_explicit.cpp:26" status="valid" parentFunction="mmult" variable="b" isDirective="0" options="m_axi port=b offset=slave bundle=gmem1 depth=256"/>
        <Pragma type="interface" location="SA_propagating/src/mmult_explicit.cpp:27" status="valid" parentFunction="mmult" variable="c" isDirective="0" options="m_axi port=c offset=slave bundle=gmem2 depth=256"/>
        <Pragma type="interface" location="SA_propagating/src/mmult_explicit.cpp:30" status="valid" parentFunction="mmult" variable="a" isDirective="0" options="s_axilite port=a bundle=control"/>
        <Pragma type="interface" location="SA_propagating/src/mmult_explicit.cpp:31" status="valid" parentFunction="mmult" variable="b" isDirective="0" options="s_axilite port=b bundle=control"/>
        <Pragma type="interface" location="SA_propagating/src/mmult_explicit.cpp:32" status="valid" parentFunction="mmult" variable="c" isDirective="0" options="s_axilite port=c bundle=control"/>
        <Pragma type="interface" location="SA_propagating/src/mmult_explicit.cpp:33" status="valid" parentFunction="mmult" variable="a_row" isDirective="0" options="s_axilite port=a_row bundle=control"/>
        <Pragma type="interface" location="SA_propagating/src/mmult_explicit.cpp:34" status="valid" parentFunction="mmult" variable="a_col" isDirective="0" options="s_axilite port=a_col bundle=control"/>
        <Pragma type="interface" location="SA_propagating/src/mmult_explicit.cpp:35" status="valid" parentFunction="mmult" variable="b_col" isDirective="0" options="s_axilite port=b_col bundle=control"/>
        <Pragma type="interface" location="SA_propagating/src/mmult_explicit.cpp:36" status="valid" parentFunction="mmult" variable="return" isDirective="0" options="s_axilite port=return bundle=control"/>
        <Pragma type="array_partition" location="SA_propagating/src/mmult_explicit.cpp:45" status="valid" parentFunction="mmult" variable="" isDirective="0" options="variable = localA dim = 2 complete"/>
        <Pragma type="array_partition" location="SA_propagating/src/mmult_explicit.cpp:48" status="valid" parentFunction="mmult" variable="" isDirective="0" options="variable = localB dim = 1 complete"/>
        <Pragma type="array_partition" location="SA_propagating/src/mmult_explicit.cpp:51" status="valid" parentFunction="mmult" variable="" isDirective="0" options="variable = localC dim = 0 complete"/>
        <Pragma type="array_partition" location="SA_propagating/src/mmult_explicit.cpp:55" status="valid" parentFunction="mmult" variable="" isDirective="0" options="variable = inA dim=0 complete"/>
        <Pragma type="array_partition" location="SA_propagating/src/mmult_explicit.cpp:58" status="valid" parentFunction="mmult" variable="" isDirective="0" options="variable = inB dim=0 complete"/>
        <Pragma type="pipeline" location="SA_propagating/src/mmult_explicit.cpp:63" status="valid" parentFunction="mmult" variable="" isDirective="0" options=""/>
        <Pragma type="loop_tripcount" location="SA_propagating/src/mmult_explicit.cpp:75" status="valid" parentFunction="mmult" variable="" isDirective="0" options="min = c_size* c_size max = c_size * c_size"/>
        <Pragma type="loop_tripcount" location="SA_propagating/src/mmult_explicit.cpp:94" status="valid" parentFunction="mmult" variable="" isDirective="0" options="min = c_size * c_size max = c_size * c_size"/>
        <Pragma type="pipeline" location="SA_propagating/src/mmult_explicit.cpp:113" status="valid" parentFunction="mmult" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

