library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
use IEEE.std_logic_unsigned.all;

--STEP

entity step is
port(A,B: in integer range 0 to 15;
UMBRAL: in integer range 0 to 31;
SAL: out std_logic);
end entity step;

architecture behavioral of step is
signal TH : integer range 0 to 31;
signal A1, B1: integer range 0 to 31;
begin
A1<=A;
B1<=B;
TH<=UMBRAL;
SAL<='1'when A1+B1>TH else '0';
end architecture behavioral;

