$date
	Sat Jun 29 22:02:47 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module CPU $end
$var wire 32 ! write_value [31:0] $end
$var wire 3 " write_reg [2:0] $end
$var wire 32 # regBvalue [31:0] $end
$var wire 32 $ reg1val [31:0] $end
$var wire 32 % pcPlusOne [31:0] $end
$var wire 32 & pcInput [31:0] $end
$var wire 32 ' pcCurrent [31:0] $end
$var wire 32 ( offsetExtended [31:0] $end
$var wire 32 ) memResult [31:0] $end
$var wire 32 * instruction [31:0] $end
$var wire 1 + clk $end
$var wire 32 , aluValB [31:0] $end
$var wire 32 - aluValA [31:0] $end
$var wire 32 . aluResult [31:0] $end
$var wire 1 / CONTROL_WRITE_REG $end
$var wire 1 0 CONTROL_WRITE_DATA $end
$var wire 2 1 CONTROL_OPERATION [1:0] $end
$var wire 1 2 CONTROL_MEM_ACCESS $end
$var wire 1 3 CONTROL_JALR $end
$var wire 1 4 CONTROL_HALT $end
$var wire 1 5 CONTROL_ENABLE_REG_WRITE $end
$var wire 1 6 CONTROL_ENABLE_MEM_WRITE $end
$var wire 1 7 CONTROL_BEQ $end
$var wire 1 8 CONTROL_ALUvalB $end
$var wire 1 9 CONTROL_ALU_DONE $end
$var reg 33 : curOpcode [32:0] $end
$scope module PC $end
$var wire 32 ; pcInput [31:0] $end
$var wire 1 + clk $end
$var wire 1 4 CONTROL_HALT $end
$var reg 32 < pcCurrent [31:0] $end
$var reg 32 = pcPlusOne [31:0] $end
$upscope $end
$scope module alu $end
$var wire 32 > aluValB [31:0] $end
$var wire 32 ? aluValA [31:0] $end
$var wire 2 @ CONTROL_OPERATION [1:0] $end
$var reg 1 7 CONTROL_BEQ $end
$var reg 32 A aluResult [31:0] $end
$upscope $end
$scope module cRom $end
$var wire 3 B opcode [2:0] $end
$var wire 32 C pcCurrent [31:0] $end
$var wire 32 D instruction [31:0] $end
$var parameter 3 E OP_ADD $end
$var parameter 3 F OP_BEQ $end
$var parameter 3 G OP_HALT $end
$var parameter 3 H OP_JALR $end
$var parameter 3 I OP_LW $end
$var parameter 3 J OP_NOOP $end
$var parameter 3 K OP_NOR $end
$var parameter 3 L OP_SW $end
$var reg 1 8 CONTROL_ALUvalB $end
$var reg 1 6 CONTROL_ENABLE_MEM_WRITE $end
$var reg 1 5 CONTROL_ENABLE_REG_WRITE $end
$var reg 1 4 CONTROL_HALT $end
$var reg 1 3 CONTROL_JALR $end
$var reg 1 2 CONTROL_MEM_ACCESS $end
$var reg 2 M CONTROL_OPERATION [1:0] $end
$var reg 1 0 CONTROL_WRITE_DATA $end
$var reg 1 / CONTROL_WRITE_REG $end
$upscope $end
$scope module clock $end
$var reg 1 + clk $end
$upscope $end
$scope module dataM $end
$var wire 1 6 CONTROL_ENABLE_MEM_WRITE $end
$var wire 1 2 CONTROL_MEM_ACCESS $end
$var wire 32 N aluResult [31:0] $end
$var wire 1 + clk $end
$var wire 32 O regBvalue [31:0] $end
$var wire 32 P memResult [31:0] $end
$var integer 32 Q ii [31:0] $end
$upscope $end
$scope module instrM $end
$var wire 32 R instr [31:0] $end
$var wire 32 S pcCurrent [31:0] $end
$upscope $end
$scope module pM $end
$var wire 1 7 CONTROL_BEQ $end
$var wire 1 3 CONTROL_JALR $end
$var wire 32 T offsetExtended [31:0] $end
$var wire 32 U pcCurrent [31:0] $end
$var wire 32 V pcPlusOne [31:0] $end
$var wire 32 W aluValA [31:0] $end
$var reg 32 X pcOutput [31:0] $end
$upscope $end
$scope module regM $end
$var wire 1 5 CONTROL_ENABLE_REG_WRITE $end
$var wire 3 Y read_regA [2:0] $end
$var wire 3 Z read_regB [2:0] $end
$var wire 32 [ write_value [31:0] $end
$var wire 3 \ write_reg [2:0] $end
$var wire 1 9 CONTROL_ALU_DONE $end
$var reg 32 ] aluValA [31:0] $end
$var reg 32 ^ reg1val [31:0] $end
$var reg 32 _ regBvalue [31:0] $end
$var integer 32 ` ii [31:0] $end
$upscope $end
$scope module vbMux $end
$var wire 1 8 CONTROL_ALUvalB $end
$var wire 32 a offsetExtended [31:0] $end
$var wire 32 b regBvalue [31:0] $end
$var wire 32 c aluValB [31:0] $end
$upscope $end
$scope module wdMux $end
$var wire 1 0 CONTROL_WRITE_DATA $end
$var wire 32 d aluResult [31:0] $end
$var wire 32 e memResult [31:0] $end
$var wire 32 f pcPlusOne [31:0] $end
$var reg 1 9 CONTROL_ALU_DONE $end
$var reg 32 g write_value [31:0] $end
$upscope $end
$scope module wrMux $end
$var wire 1 / CONTROL_WRITE_REG $end
$var wire 3 h destReg [2:0] $end
$var wire 3 i regB [2:0] $end
$var reg 3 j write_reg [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 L
b1 K
b111 J
b10 I
b101 H
b110 G
b100 F
b0 E
$end
#0
$dumpvars
b1 j
b1 i
b110 h
b10 g
b1 f
b10 e
b1110 d
b1110 c
b1 b
b1110 a
b1000 `
b1 _
b10 ^
b0 ]
b1 \
b10 [
b1 Z
b0 Y
b1 X
b0 W
b1 V
b0 U
b1110 T
b0 S
b100000010000000000001110 R
b1000000 Q
b10 P
b1 O
b1110 N
b0 M
b100000010000000000001110 D
b0 C
b10 B
b1110 A
b0 @
b0 ?
b1110 >
b1 =
b0 <
b1 ;
b100110001010111 :
09
08
07
06
15
04
03
12
b0 1
00
0/
b1110 .
b0 -
b1110 ,
1+
b100000010000000000001110 *
b10 )
b1110 (
b0 '
b1 &
b1 %
b10 $
b1 #
b1 "
b10 !
$end
#100
0+
#200
b101 !
b101 [
b101 g
b0 #
b0 O
b0 _
b0 b
b10 "
b10 \
b10 j
b101 )
b101 P
b101 e
b1101 .
b1101 A
b1101 N
b1101 d
b1101 ,
b1101 >
b1101 c
b10 Z
b1101 (
b1101 T
b1101 a
b101 h
b10 i
b10 &
b10 ;
b10 X
b10 %
b10 =
b10 V
b10 f
b100000100000000000001101 *
b100000100000000000001101 D
b100000100000000000001101 R
b1 '
b1 <
b1 C
b1 S
b1 U
1+
#300
0+
#400
b1 !
b1 [
b1 g
b11 "
b11 \
b11 j
b1 )
b1 P
b1 e
b1100 .
b1100 A
b1100 N
b1100 d
b1100 ,
b1100 >
b1100 c
b11 Z
b1100 (
b1100 T
b1100 a
b100 h
b11 i
b11 &
b11 ;
b11 X
b11 %
b11 =
b11 V
b11 f
b100000110000000000001100 *
b100000110000000000001100 D
b100000110000000000001100 R
b10 '
b10 <
b10 C
b10 S
b10 U
1+
#500
0+
#600
07
b0 !
b0 [
b0 g
02
b10 1
b10 @
b10 M
18
05
b101 #
b101 O
b101 _
b101 b
b10 -
b10 ?
b10 W
b10 ]
b10 "
b10 \
b10 j
b0 )
b0 P
b0 e
b10 .
b10 A
b10 N
b10 d
b10000100100010101010001 :
b101 ,
b101 >
b101 c
b100 B
b10 Z
b1 Y
b10 (
b10 T
b10 a
b10 h
b10 i
b100 &
b100 ;
b100 X
b100 %
b100 =
b100 V
b100 f
b1000010100000000000000010 *
b1000010100000000000000010 D
b1000010100000000000000010 R
b11 '
b11 <
b11 C
b11 S
b11 U
1+
#700
0+
#800
b11 $
b11 ^
19
b11 !
b11 [
b11 g
b11 .
b11 A
b11 N
b11 d
b1 ,
b1 >
b1 c
b0 1
b0 @
b0 M
10
1/
b1 #
b1 O
b1 _
b1 b
b1 "
b1 \
b1 j
b10000010100010001000100 :
b0 B
b11 Z
b1 (
b1 T
b1 a
b1 h
b11 i
b101 &
b101 ;
b101 X
b101 %
b101 =
b101 V
b101 f
b10110000000000000001 *
b10110000000000000001 D
b10110000000000000001 R
b100 '
b100 <
b100 C
b100 S
b100 U
1+
#900
0+
#1000
17
b0 ,
b0 >
b0 c
b0 #
b0 O
b0 _
b0 b
b0 -
b0 ?
b0 W
b0 ]
09
b0 !
b0 [
b0 g
b10 1
b10 @
b10 M
00
0/
b0 "
b0 \
b0 j
b10000100100010101010001 :
b100 B
b0 Z
b0 Y
b11111111111111111111111111111101 (
b11111111111111111111111111111101 T
b11111111111111111111111111111101 a
b101 h
b0 i
b11 &
b11 ;
b11 X
b110 %
b110 =
b110 V
b110 f
b1000000001111111111111101 *
b1000000001111111111111101 D
b1000000001111111111111101 R
b101 '
b101 <
b101 C
b101 S
b101 U
1+
#1100
0+
#1200
b101 ,
b101 >
b101 c
07
b101 #
b101 O
b101 _
b101 b
b11 -
b11 ?
b11 W
b11 ]
b10 "
b10 \
b10 j
b10 Z
b1 Y
b10 (
b10 T
b10 a
b10 h
b10 i
b100 &
b100 ;
b100 X
b100 %
b100 =
b100 V
b100 f
b1000010100000000000000010 *
b1000010100000000000000010 D
b1000010100000000000000010 R
b11 '
b11 <
b11 C
b11 S
b11 U
1+
#1300
0+
#1400
b100 $
b100 ^
19
b100 !
b100 [
b100 g
b100 .
b100 A
b100 N
b100 d
b1 ,
b1 >
b1 c
b0 1
b0 @
b0 M
10
1/
b1 #
b1 O
b1 _
b1 b
b1 "
b1 \
b1 j
b10000010100010001000100 :
b0 B
b11 Z
b1 (
b1 T
b1 a
b1 h
b11 i
b101 &
b101 ;
b101 X
b101 %
b101 =
b101 V
b101 f
b10110000000000000001 *
b10110000000000000001 D
b10110000000000000001 R
b100 '
b100 <
b100 C
b100 S
b100 U
1+
#1500
0+
#1600
17
b0 ,
b0 >
b0 c
b0 #
b0 O
b0 _
b0 b
b0 -
b0 ?
b0 W
b0 ]
09
b0 !
b0 [
b0 g
b10 1
b10 @
b10 M
00
0/
b0 "
b0 \
b0 j
b10000100100010101010001 :
b100 B
b0 Z
b0 Y
b11111111111111111111111111111101 (
b11111111111111111111111111111101 T
b11111111111111111111111111111101 a
b101 h
b0 i
b11 &
b11 ;
b11 X
b110 %
b110 =
b110 V
b110 f
b1000000001111111111111101 *
b1000000001111111111111101 D
b1000000001111111111111101 R
b101 '
b101 <
b101 C
b101 S
b101 U
1+
#1700
0+
#1800
b101 ,
b101 >
b101 c
07
b101 #
b101 O
b101 _
b101 b
b100 -
b100 ?
b100 W
b100 ]
b10 "
b10 \
b10 j
b10 Z
b1 Y
b10 (
b10 T
b10 a
b10 h
b10 i
b100 &
b100 ;
b100 X
b100 %
b100 =
b100 V
b100 f
b1000010100000000000000010 *
b1000010100000000000000010 D
b1000010100000000000000010 R
b11 '
b11 <
b11 C
b11 S
b11 U
1+
#1900
0+
#2000
b101 $
b101 ^
19
b101 !
b101 [
b101 g
b101 .
b101 A
b101 N
b101 d
b1 ,
b1 >
b1 c
b0 1
b0 @
b0 M
10
1/
b1 #
b1 O
b1 _
b1 b
b1 "
b1 \
b1 j
b10000010100010001000100 :
b0 B
b11 Z
b1 (
b1 T
b1 a
b1 h
b11 i
b101 &
b101 ;
b101 X
b101 %
b101 =
b101 V
b101 f
b10110000000000000001 *
b10110000000000000001 D
b10110000000000000001 R
b100 '
b100 <
b100 C
b100 S
b100 U
1+
#2100
0+
#2200
17
b0 ,
b0 >
b0 c
b0 #
b0 O
b0 _
b0 b
b0 -
b0 ?
b0 W
b0 ]
09
b0 !
b0 [
b0 g
b10 1
b10 @
b10 M
00
0/
b0 "
b0 \
b0 j
b10000100100010101010001 :
b100 B
b0 Z
b0 Y
b11111111111111111111111111111101 (
b11111111111111111111111111111101 T
b11111111111111111111111111111101 a
b101 h
b0 i
b11 &
b11 ;
b11 X
b110 %
b110 =
b110 V
b110 f
b1000000001111111111111101 *
b1000000001111111111111101 D
b1000000001111111111111101 R
b101 '
b101 <
b101 C
b101 S
b101 U
1+
#2300
0+
#2400
b101 ,
b101 >
b101 c
17
b101 #
b101 O
b101 _
b101 b
b101 -
b101 ?
b101 W
b101 ]
b10 "
b10 \
b10 j
b10 Z
b1 Y
b10 (
b10 T
b10 a
b10 h
b10 i
b110 &
b110 ;
b110 X
b100 %
b100 =
b100 V
b100 f
b1000010100000000000000010 *
b1000010100000000000000010 D
b1000010100000000000000010 R
b11 '
b11 <
b11 C
b11 S
b11 U
1+
#2500
0+
#2600
b0 .
b0 A
b0 N
b0 d
b0 ,
b0 >
b0 c
07
b0 1
b0 @
b0 M
08
b0 #
b0 O
b0 _
b0 b
b0 -
b0 ?
b0 W
b0 ]
b0 "
b0 \
b0 j
b1001110010011110100111101010000 :
b111 B
b0 Z
b0 Y
b0 (
b0 T
b0 a
b0 h
b0 i
b111 &
b111 ;
b111 X
b111 %
b111 =
b111 V
b111 f
b1110000000000000000000000 *
b1110000000000000000000000 D
b1110000000000000000000000 R
b110 '
b110 <
b110 C
b110 S
b110 U
1+
#2700
0+
#2800
19
b101 !
b101 [
b101 g
18
10
1/
b101 #
b101 O
b101 _
b101 b
b100 "
b100 \
b100 j
b101 .
b101 A
b101 N
b101 d
b10000010100010001000100 :
b101 ,
b101 >
b101 c
b0 B
b1 Z
b100 (
b100 T
b100 a
b100 h
b1 i
b1000 &
b1000 ;
b1000 X
b1000 %
b1000 =
b1000 V
b1000 f
b10000000000000100 *
b10000000000000100 D
b10000000000000100 R
b111 '
b111 <
b111 C
b111 S
b111 U
1+
#2900
0+
#3000
b111 $
b111 ^
09
b111 !
b111 [
b111 g
b111 )
b111 P
b111 e
b1111 .
b1111 A
b1111 N
b1111 d
b1111 ,
b1111 >
b1111 c
12
15
08
00
0/
b1 "
b1 \
b1 j
b100110001010111 :
b10 B
b1111 (
b1111 T
b1111 a
b111 h
b1001 &
b1001 ;
b1001 X
b1001 %
b1001 =
b1001 V
b1001 f
b100000010000000000001111 *
b100000010000000000001111 D
b100000010000000000001111 R
b1000 '
b1000 <
b1000 C
b1000 S
b1000 U
1+
#3100
0+
#3200
b101 !
b101 [
b101 g
b101 )
b101 P
b101 e
16
05
b100 "
b100 \
b100 j
b101001101010111 :
b11 B
b100 Z
b100 i
b1010 &
b1010 ;
b1010 X
b1010 %
b1010 =
b1010 V
b1010 f
b110001000000000000001111 *
b110001000000000000001111 D
b110001000000000000001111 R
b1001 '
b1001 <
b1001 C
b1001 S
b1001 U
1+
#3300
0+
#3400
b101 $
b101 ^
06
15
b111 #
b111 O
b111 _
b111 b
b1 "
b1 \
b1 j
b100110001010111 :
b10 B
b1 Z
b1 i
b1011 &
b1011 ;
b1011 X
b1011 %
b1011 =
b1011 V
b1011 f
b100000010000000000001111 *
b100000010000000000001111 D
b100000010000000000001111 R
b1010 '
b1010 <
b1010 C
b1010 S
b1010 U
1+
#3500
0+
#3600
b0 !
b0 [
b0 g
02
05
14
b0 #
b0 O
b0 _
b0 b
b0 "
b0 \
b0 j
b0 )
b0 P
b0 e
b0 .
b0 A
b0 N
b0 d
b1001000010000010100110001010100 :
b0 ,
b0 >
b0 c
b110 B
b0 Z
b0 (
b0 T
b0 a
b0 h
b0 i
b1100 &
b1100 ;
b1100 X
b1100 %
b1100 =
b1100 V
b1100 f
b1100000000000000000000000 *
b1100000000000000000000000 D
b1100000000000000000000000 R
b1011 '
b1011 <
b1011 C
b1011 S
b1011 U
1+
#3700
0+
#3800
1+
