Model {
  Name			  "test_ibob_data_mux_10_1"
  Version		  7.0
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.213"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "ibm-5348_P100-1997"
  SaveDefaultBlockParams  on
  SampleTimeColors	  off
  LibraryLinkDisplay	  "none"
  WideLines		  off
  ShowLineDimensions	  on
  ShowPortDataTypes	  on
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  Created		  "Mon Dec 17 16:35:31 2007"
  Creator		  "Jason Manley"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "Jason Manley"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Fri Mar 27 11:45:18 2009"
  RTWModifiedTimeStamp	  0
  ModelVersionFormat	  "1.%<AutoIncrement:213>"
  ConfigurationManager	  "None"
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.3.0"
      Array {
	Type			"Handle"
	Dimension		7
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.3.0"
	  StartTime		  "0.0"
	  StopTime		  "3000"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  Solver		  "ode45"
	  SolverName		  "ode45"
	  ZeroCrossControl	  "UseLocalSettings"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  RateTranMode		  "Deterministic"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.3.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveFormat		  "Array"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Array {
	    Type		    "Cell"
	    Dimension		    5
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "InitFltsAndDblsToZero"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    PropName		    "DisabledProps"
	  }
	  Version		  "1.3.0"
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnforceIntegerDowncast  on
	  ExpressionFolding	  on
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  on
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.3.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"none"
	  CheckSSInitialOutputMsg on
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "TryResolveAllWithWarning"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "warning"
	  MultiTaskCondExecSysMsg "none"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  ModelReferenceSimTargetVerbose off
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  StrictBusMsg		  "None"
	  LoggingUnavailableSignals "error"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.3.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.3.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  ModelReferenceNumInstancesAllowed "Multi"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  8
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "IncludeHyperlinkInReport"
	    PropName		    "DisabledProps"
	  }
	  Version		  "1.3.0"
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  on
	  GenerateTraceInfo	  off
	  RTWCompilerOptimization "Off"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      9
	      Array {
		Type			"Cell"
		Dimension		9
		Cell			"IgnoreCustomStorageClasses"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		PropName		"DisabledProps"
	      }
	      Version		      "1.3.0"
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      SimulinkBlockComments   on
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      10
	      Array {
		Type			"Cell"
		Dimension		12
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportNonFinite"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		PropName		"DisabledProps"
	      }
	      Version		      "1.3.0"
	      TargetFcnLib	      "ansi_tfl_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      GenFloatMathFcnCalls    "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      CompOptLevelCompliant   on
	      IncludeMdlTerminateFcn  on
	      CombineOutputUpdateFcns off
	      SuppressErrorStatus     off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      PortableWordSizes	      off
	      ModelStepFunctionPrototypeControlCompliant off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Solver"
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    1
  }
  BlockDefaults {
    Orientation		    "right"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
  }
  BlockParameterDefaults {
    Block {
      BlockType		      From
      IconDisplay	      "Tag"
    }
    Block {
      BlockType		      Goto
      IconDisplay	      "Tag"
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      DataType		      "auto"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchByCopyingInsideSignal off
      Interpolate	      on
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      DataType		      "auto"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      SignalType	      "auto"
      SamplingMode	      "auto"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      Scope
      ModelBased	      off
      TickLabels	      "OneTimeTick"
      ZoomMode		      "on"
      Grid		      "on"
      TimeRange		      "auto"
      YMin		      "-5"
      YMax		      "5"
      SaveToWorkspace	      off
      SaveName		      "ScopeData"
      LimitDataPoints	      on
      MaxDataPoints	      "5000"
      Decimation	      "1"
      SampleInput	      off
      SampleTime	      "-1"
    }
    Block {
      BlockType		      "S-Function"
      FunctionName	      "system"
      SFunctionModules	      "''"
      PortCounts	      "[]"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
    Block {
      BlockType		      Terminator
    }
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      SamplingMode	      "Sample based"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Inherit from 'Constant value'"
      OutDataType	      "fixdt(1,16,0)"
      ConRadixGroup	      "Use specified scaling"
      OutScaling	      "[]"
      SampleTime	      "inf"
      FramePeriod	      "inf"
    }
    Block {
      BlockType		      DiscretePulseGenerator
      PulseType		      "Sample based"
      TimeSource	      "Use simulation time"
      Amplitude		      "1"
      Period		      "2"
      PulseWidth	      "1"
      PhaseDelay	      "0"
      SampleTime	      "1"
      VectorParams1D	      on
    }
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  System {
    Name		    "test_ibob_data_mux_10_1"
    Location		    [2, 82, 1357, 772]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.196850, 0.196850, 0.196850, 0.196850]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    Block {
      BlockType		      Reference
      Name		      " System Generator"
      Tag		      "genX"
      Ports		      []
      Position		      [22, 20, 73, 70]
      ShowName		      off
      AttributesFormatString  "System\\nGenerator"
      UserDataPersistent      on
      UserData		      "DataTag0"
      SourceBlock	      "xbsIndex_r4/ System Generator"
      SourceType	      "Xilinx System Generator Block"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      infoedit		      " System Generator"
      xilinxfamily	      "Virtex2P"
      part		      "xc2vp50"
      speed		      "-7"
      package		      "ff1152"
      synthesis_tool	      "XST"
      clock_wrapper	      "Clock Enables"
      directory		      "./cn_i_128w_2k_x_rev3_astro_lib/sysgen"
      testbench		      off
      simulink_period	      "1"
      sysclk_period	      "5"
      dcm_input_clock_period  "100"
      incr_netlist	      off
      trim_vbits	      "Everywhere in SubSystem"
      dbl_ovrd		      "According to Block Masks"
      core_generation	      "According to Block Masks"
      run_coregen	      off
      deprecated_control      off
      eval_field	      "0"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "sysgen"
      block_version	      "10.1.3"
      sg_icon_stat	      "51,50,-1,-1,red,beige,0,07734,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 51 51 0 ],[0 0 50 50 ],[0.93 0.92 0.86]);\npatch([12 4 16 4 12 25 29 33 47 36 25 17 29 17 25 36 47 33 29 25 12 ],[5 13 25 37 45 45 41 45 45 34 45 37 25 13 5 16 5 5 9 5 5 ],[0.6 0.2 0.25]);\nplot([0 51 51 0 0 ],[0 0 50 50 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Constant"
      Ports		      [0, 1]
      Position		      [220, 247, 300, 263]
      ShowName		      off
      SourceBlock	      "xbsIndex_r4/Constant"
      SourceType	      "Xilinx Constant Block Block"
      arith_type	      "Unsigned"
      const		      "(2^64) -1"
      n_bits		      "64"
      bin_pt		      "0"
      explicit_period	      on
      period		      "1"
      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
      equ		      "P=C"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "constant"
      block_version	      "10.1.3"
      sg_icon_stat	      "80,16,0,1,white,blue,0,3c48d765,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 80 80 0 ],[0 0 16 16 ],[0.77 0.82 0.91]);\npatch([36 33 37 33 36 40 41 42 47 43 40 38 42 38 40 43 47 42 41 40 36 ],[2 5 9 13 16 16 15 16 16 12 15 13 9 5 3 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 80 80 0 0 ],[0 0 16 16 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'1.844674407370955e+019');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Constant1"
      Ports		      [0, 1]
      Position		      [215, 607, 295, 623]
      ShowName		      off
      SourceBlock	      "xbsIndex_r4/Constant"
      SourceType	      "Xilinx Constant Block Block"
      arith_type	      "Unsigned"
      const		      "(2^64) -1"
      n_bits		      "64"
      bin_pt		      "0"
      explicit_period	      on
      period		      "1"
      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
      equ		      "P=C"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "constant"
      block_version	      "10.1.3"
      sg_icon_stat	      "80,16,0,1,white,blue,0,3c48d765,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 80 80 0 ],[0 0 16 16 ],[0.77 0.82 0.91]);\npatch([36 33 37 33 36 40 41 42 47 43 40 38 42 38 40 43 47 42 41 40 36 ],[2 5 9 13 16 16 15 16 16 12 15 13 9 5 3 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 80 80 0 0 ],[0 0 16 16 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'1.844674407370955e+019');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Constant2"
      Ports		      [0, 1]
      Position		      [880, 235, 905, 255]
      ShowName		      off
      SourceBlock	      "xbsIndex_r4/Constant"
      SourceType	      "Xilinx Constant Block Block"
      arith_type	      "Boolean"
      const		      "0"
      n_bits		      "1"
      bin_pt		      "0"
      explicit_period	      on
      period		      "1"
      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
      equ		      "P=C"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "constant"
      block_version	      "10.1.3"
      sg_icon_stat	      "25,20,0,1,white,blue,0,72d575a1,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 ],[0 0 20 20 ],[0.77 0.82 0.91]);\npatch([7 4 9 4 7 12 13 14 20 16 12 9 14 9 12 16 20 14 13 12 7 ],[2 5 10 15 18 18 17 18 18 14 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 25 25 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Counter1"
      Ports		      [1, 1]
      Position		      [55, 125, 85, 145]
      SourceBlock	      "xbsIndex_r3/Counter"
      SourceType	      "Xilinx Counter Block"
      cnt_type		      "Count Limited"
      n_bits		      "64"
      bin_pt		      "0"
      arith_type	      "Unsigned"
      start_count	      "0"
      cnt_to		      "Inf"
      cnt_by_val	      "1"
      operation		      "Up"
      explicit_period	      off
      period		      "1"
      load_pin		      off
      rst		      on
      en		      off
      dbl_ovrd		      off
      show_param	      off
      use_rpm		      on
      gen_core		      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway In3"
      Ports		      [1, 1]
      Position		      [80, 204, 135, 226]
      ShowName		      off
      SourceBlock	      "xbsIndex_r4/Gateway In"
      SourceType	      "Xilinx Gateway In Block"
      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed point type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
      arith_type	      "Boolean"
      n_bits		      "1"
      bin_pt		      "0"
      quantization	      "Truncate"
      overflow		      "Wrap"
      period		      "1"
      dbl_ovrd		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayin"
      block_version	      "10.1.3"
      sg_icon_stat	      "55,22,1,1,white,yellow,0,bc55d28f,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 22 22 ],[0.95 0.93 0.65]);\npatch([22 18 23 18 22 28 30 32 38 33 28 25 31 25 28 33 38 32 30 28 22 ],[2 6 11 16 20 20 18 20 20 15 20 17 11 5 2 7 2 2 4 2 2 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway In4"
      Ports		      [1, 1]
      Position		      [80, 164, 135, 186]
      ShowName		      off
      SourceBlock	      "xbsIndex_r4/Gateway In"
      SourceType	      "Xilinx Gateway In Block"
      infoedit		      "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed point type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
      arith_type	      "Boolean"
      n_bits		      "1"
      bin_pt		      "0"
      quantization	      "Truncate"
      overflow		      "Wrap"
      period		      "1"
      dbl_ovrd		      off
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayin"
      block_version	      "10.1.3"
      sg_icon_stat	      "55,22,1,1,white,yellow,0,bc55d28f,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 22 22 ],[0.95 0.93 0.65]);\npatch([22 18 23 18 22 28 30 32 38 33 28 25 31 25 28 33 38 32 30 28 22 ],[2 6 11 16 20 20 18 20 20 15 20 17 11 5 2 7 2 2 4 2 2 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out"
      Ports		      [1, 1]
      Position		      [610, 324, 665, 346]
      ShowName		      off
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depending on how they are configured."
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      block_version	      "10.1.3"
      sg_icon_stat	      "55,22,1,1,white,yellow,0,38220381,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 22 22 ],[0.95 0.93 0.65]);\npatch([22 18 23 18 22 28 30 32 38 33 28 25 31 25 28 33 38 32 30 28 22 ],[2 6 11 16 20 20 18 20 20 15 20 17 11 5 2 7 2 2 4 2 2 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out1"
      Ports		      [1, 1]
      Position		      [610, 349, 665, 371]
      ShowName		      off
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depending on how they are configured."
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      block_version	      "10.1.3"
      sg_icon_stat	      "55,22,1,1,white,yellow,0,38220381,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 22 22 ],[0.95 0.93 0.65]);\npatch([22 18 23 18 22 28 30 32 38 33 28 25 31 25 28 33 38 32 30 28 22 ],[2 6 11 16 20 20 18 20 20 15 20 17 11 5 2 7 2 2 4 2 2 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out10"
      Ports		      [1, 1]
      Position		      [1145, 211, 1195, 219]
      ShowName		      off
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depending on how they are configured."
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,8,1,1,white,yellow,0,38220381,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 ],[0 0 8 8 ],[0.95 0.93 0.65]);\npatch([23 22 24 22 23 25 26 27 29 27 25 24 26 24 25 27 29 27 26 25 23 ],[1 2 4 6 7 7 6 7 7 5 7 6 4 2 1 3 1 1 2 1 1 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 0 8 8 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out11"
      Ports		      [1, 1]
      Position		      [1145, 231, 1195, 239]
      ShowName		      off
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depending on how they are configured."
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,8,1,1,white,yellow,0,38220381,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 ],[0 0 8 8 ],[0.95 0.93 0.65]);\npatch([23 22 24 22 23 25 26 27 29 27 25 24 26 24 25 27 29 27 26 25 23 ],[1 2 4 6 7 7 6 7 7 5 7 6 4 2 1 3 1 1 2 1 1 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 0 8 8 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out12"
      Ports		      [1, 1]
      Position		      [965, 74, 1020, 96]
      ShowName		      off
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depending on how they are configured."
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      block_version	      "10.1.3"
      sg_icon_stat	      "55,22,1,1,white,yellow,0,38220381,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 22 22 ],[0.95 0.93 0.65]);\npatch([22 18 23 18 22 28 30 32 38 33 28 25 31 25 28 33 38 32 30 28 22 ],[2 6 11 16 20 20 18 20 20 15 20 17 11 5 2 7 2 2 4 2 2 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out13"
      Ports		      [1, 1]
      Position		      [1145, 311, 1195, 319]
      ShowName		      off
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depending on how they are configured."
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,8,1,1,white,yellow,0,38220381,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 ],[0 0 8 8 ],[0.95 0.93 0.65]);\npatch([23 22 24 22 23 25 26 27 29 27 25 24 26 24 25 27 29 27 26 25 23 ],[1 2 4 6 7 7 6 7 7 5 7 6 4 2 1 3 1 1 2 1 1 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 0 8 8 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out14"
      Ports		      [1, 1]
      Position		      [1145, 331, 1195, 339]
      ShowName		      off
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depending on how they are configured."
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,8,1,1,white,yellow,0,38220381,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 ],[0 0 8 8 ],[0.95 0.93 0.65]);\npatch([23 22 24 22 23 25 26 27 29 27 25 24 26 24 25 27 29 27 26 25 23 ],[1 2 4 6 7 7 6 7 7 5 7 6 4 2 1 3 1 1 2 1 1 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 0 8 8 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out15"
      Ports		      [1, 1]
      Position		      [1145, 251, 1195, 259]
      ShowName		      off
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depending on how they are configured."
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,8,1,1,white,yellow,0,38220381,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 ],[0 0 8 8 ],[0.95 0.93 0.65]);\npatch([23 22 24 22 23 25 26 27 29 27 25 24 26 24 25 27 29 27 26 25 23 ],[1 2 4 6 7 7 6 7 7 5 7 6 4 2 1 3 1 1 2 1 1 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 0 8 8 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out16"
      Ports		      [1, 1]
      Position		      [1145, 271, 1195, 279]
      ShowName		      off
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depending on how they are configured."
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,8,1,1,white,yellow,0,38220381,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 ],[0 0 8 8 ],[0.95 0.93 0.65]);\npatch([23 22 24 22 23 25 26 27 29 27 25 24 26 24 25 27 29 27 26 25 23 ],[1 2 4 6 7 7 6 7 7 5 7 6 4 2 1 3 1 1 2 1 1 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 0 8 8 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out17"
      Ports		      [1, 1]
      Position		      [1145, 291, 1195, 299]
      ShowName		      off
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depending on how they are configured."
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,8,1,1,white,yellow,0,38220381,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 ],[0 0 8 8 ],[0.95 0.93 0.65]);\npatch([23 22 24 22 23 25 26 27 29 27 25 24 26 24 25 27 29 27 26 25 23 ],[1 2 4 6 7 7 6 7 7 5 7 6 4 2 1 3 1 1 2 1 1 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 0 8 8 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out18"
      Ports		      [1, 1]
      Position		      [365, 333, 420, 347]
      ShowName		      off
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depending on how they are configured."
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      block_version	      "10.1.3"
      sg_icon_stat	      "55,14,1,1,white,yellow,0,38220381,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 14 14 ],[0.95 0.93 0.65]);\npatch([23 21 24 21 23 27 28 29 33 30 27 25 28 25 27 30 33 29 28 27 23 ],[2 4 7 10 12 12 11 12 12 9 12 10 7 4 2 5 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 14 14 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out19"
      Ports		      [1, 1]
      Position		      [365, 363, 420, 377]
      ShowName		      off
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depending on how they are configured."
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      block_version	      "10.1.3"
      sg_icon_stat	      "55,14,1,1,white,yellow,0,38220381,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 14 14 ],[0.95 0.93 0.65]);\npatch([23 21 24 21 23 27 28 29 33 30 27 25 28 25 27 30 33 29 28 27 23 ],[2 4 7 10 12 12 11 12 12 9 12 10 7 4 2 5 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 14 14 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out2"
      Ports		      [1, 1]
      Position		      [365, 348, 420, 362]
      ShowName		      off
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depending on how they are configured."
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      block_version	      "10.1.3"
      sg_icon_stat	      "55,14,1,1,white,yellow,0,38220381,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 14 14 ],[0.95 0.93 0.65]);\npatch([23 21 24 21 23 27 28 29 33 30 27 25 28 25 27 30 33 29 28 27 23 ],[2 4 7 10 12 12 11 12 12 9 12 10 7 4 2 5 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 14 14 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out20"
      Ports		      [1, 1]
      Position		      [365, 378, 420, 392]
      ShowName		      off
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depending on how they are configured."
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      block_version	      "10.1.3"
      sg_icon_stat	      "55,14,1,1,white,yellow,0,38220381,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 14 14 ],[0.95 0.93 0.65]);\npatch([23 21 24 21 23 27 28 29 33 30 27 25 28 25 27 30 33 29 28 27 23 ],[2 4 7 10 12 12 11 12 12 9 12 10 7 4 2 5 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 14 14 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out21"
      Ports		      [1, 1]
      Position		      [185, 368, 240, 382]
      ShowName		      off
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depending on how they are configured."
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      block_version	      "10.1.3"
      sg_icon_stat	      "55,14,1,1,white,yellow,0,38220381,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 14 14 ],[0.95 0.93 0.65]);\npatch([23 21 24 21 23 27 28 29 33 30 27 25 28 25 27 30 33 29 28 27 23 ],[2 4 7 10 12 12 11 12 12 9 12 10 7 4 2 5 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 14 14 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out22"
      Ports		      [1, 1]
      Position		      [660, 504, 715, 526]
      ShowName		      off
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depending on how they are configured."
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      block_version	      "10.1.3"
      sg_icon_stat	      "55,22,1,1,white,yellow,0,38220381,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 22 22 ],[0.95 0.93 0.65]);\npatch([22 18 23 18 22 28 30 32 38 33 28 25 31 25 28 33 38 32 30 28 22 ],[2 6 11 16 20 20 18 20 20 15 20 17 11 5 2 7 2 2 4 2 2 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out23"
      Ports		      [1, 1]
      Position		      [660, 529, 715, 551]
      ShowName		      off
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depending on how they are configured."
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      block_version	      "10.1.3"
      sg_icon_stat	      "55,22,1,1,white,yellow,0,38220381,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 22 22 ],[0.95 0.93 0.65]);\npatch([22 18 23 18 22 28 30 32 38 33 28 25 31 25 28 33 38 32 30 28 22 ],[2 6 11 16 20 20 18 20 20 15 20 17 11 5 2 7 2 2 4 2 2 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out24"
      Ports		      [1, 1]
      Position		      [660, 554, 715, 576]
      ShowName		      off
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depending on how they are configured."
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      block_version	      "10.1.3"
      sg_icon_stat	      "55,22,1,1,white,yellow,0,38220381,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 22 22 ],[0.95 0.93 0.65]);\npatch([22 18 23 18 22 28 30 32 38 33 28 25 31 25 28 33 38 32 30 28 22 ],[2 6 11 16 20 20 18 20 20 15 20 17 11 5 2 7 2 2 4 2 2 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out25"
      Ports		      [1, 1]
      Position		      [365, 663, 420, 677]
      ShowName		      off
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depending on how they are configured."
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      block_version	      "10.1.3"
      sg_icon_stat	      "55,14,1,1,white,yellow,0,38220381,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 14 14 ],[0.95 0.93 0.65]);\npatch([23 21 24 21 23 27 28 29 33 30 27 25 28 25 27 30 33 29 28 27 23 ],[2 4 7 10 12 12 11 12 12 9 12 10 7 4 2 5 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 14 14 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out26"
      Ports		      [1, 1]
      Position		      [365, 693, 420, 707]
      ShowName		      off
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depending on how they are configured."
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      block_version	      "10.1.3"
      sg_icon_stat	      "55,14,1,1,white,yellow,0,38220381,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 14 14 ],[0.95 0.93 0.65]);\npatch([23 21 24 21 23 27 28 29 33 30 27 25 28 25 27 30 33 29 28 27 23 ],[2 4 7 10 12 12 11 12 12 9 12 10 7 4 2 5 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 14 14 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out27"
      Ports		      [1, 1]
      Position		      [185, 338, 240, 352]
      ShowName		      off
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depending on how they are configured."
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      block_version	      "10.1.3"
      sg_icon_stat	      "55,14,1,1,white,yellow,0,38220381,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 14 14 ],[0.95 0.93 0.65]);\npatch([23 21 24 21 23 27 28 29 33 30 27 25 28 25 27 30 33 29 28 27 23 ],[2 4 7 10 12 12 11 12 12 9 12 10 7 4 2 5 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 14 14 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out28"
      Ports		      [1, 1]
      Position		      [185, 353, 240, 367]
      ShowName		      off
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depending on how they are configured."
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      block_version	      "10.1.3"
      sg_icon_stat	      "55,14,1,1,white,yellow,0,38220381,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 14 14 ],[0.95 0.93 0.65]);\npatch([23 21 24 21 23 27 28 29 33 30 27 25 28 25 27 30 33 29 28 27 23 ],[2 4 7 10 12 12 11 12 12 9 12 10 7 4 2 5 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 14 14 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out29"
      Ports		      [1, 1]
      Position		      [365, 678, 420, 692]
      ShowName		      off
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depending on how they are configured."
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      block_version	      "10.1.3"
      sg_icon_stat	      "55,14,1,1,white,yellow,0,38220381,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 14 14 ],[0.95 0.93 0.65]);\npatch([23 21 24 21 23 27 28 29 33 30 27 25 28 25 27 30 33 29 28 27 23 ],[2 4 7 10 12 12 11 12 12 9 12 10 7 4 2 5 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 14 14 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out3"
      Ports		      [1, 1]
      Position		      [365, 318, 420, 332]
      ShowName		      off
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depending on how they are configured."
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      block_version	      "10.1.3"
      sg_icon_stat	      "55,14,1,1,white,yellow,0,38220381,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 14 14 ],[0.95 0.93 0.65]);\npatch([23 21 24 21 23 27 28 29 33 30 27 25 28 25 27 30 33 29 28 27 23 ],[2 4 7 10 12 12 11 12 12 9 12 10 7 4 2 5 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 14 14 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out30"
      Ports		      [1, 1]
      Position		      [365, 708, 420, 722]
      ShowName		      off
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depending on how they are configured."
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      block_version	      "10.1.3"
      sg_icon_stat	      "55,14,1,1,white,yellow,0,38220381,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 14 14 ],[0.95 0.93 0.65]);\npatch([23 21 24 21 23 27 28 29 33 30 27 25 28 25 27 30 33 29 28 27 23 ],[2 4 7 10 12 12 11 12 12 9 12 10 7 4 2 5 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 14 14 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out31"
      Ports		      [1, 1]
      Position		      [365, 648, 420, 662]
      ShowName		      off
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depending on how they are configured."
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      block_version	      "10.1.3"
      sg_icon_stat	      "55,14,1,1,white,yellow,0,38220381,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 14 14 ],[0.95 0.93 0.65]);\npatch([23 21 24 21 23 27 28 29 33 30 27 25 28 25 27 30 33 29 28 27 23 ],[2 4 7 10 12 12 11 12 12 9 12 10 7 4 2 5 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 14 14 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out4"
      Ports		      [1, 1]
      Position		      [965, 24, 1020, 46]
      ShowName		      off
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depending on how they are configured."
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      block_version	      "10.1.3"
      sg_icon_stat	      "55,22,1,1,white,yellow,0,38220381,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 22 22 ],[0.95 0.93 0.65]);\npatch([22 18 23 18 22 28 30 32 38 33 28 25 31 25 28 33 38 32 30 28 22 ],[2 6 11 16 20 20 18 20 20 15 20 17 11 5 2 7 2 2 4 2 2 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out5"
      Ports		      [1, 1]
      Position		      [965, 49, 1020, 71]
      ShowName		      off
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depending on how they are configured."
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      block_version	      "10.1.3"
      sg_icon_stat	      "55,22,1,1,white,yellow,0,38220381,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 22 22 ],[0.95 0.93 0.65]);\npatch([22 18 23 18 22 28 30 32 38 33 28 25 31 25 28 33 38 32 30 28 22 ],[2 6 11 16 20 20 18 20 20 15 20 17 11 5 2 7 2 2 4 2 2 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out6"
      Ports		      [1, 1]
      Position		      [610, 374, 665, 396]
      ShowName		      off
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depending on how they are configured."
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      block_version	      "10.1.3"
      sg_icon_stat	      "55,22,1,1,white,yellow,0,38220381,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 22 22 ],[0.95 0.93 0.65]);\npatch([22 18 23 18 22 28 30 32 38 33 28 25 31 25 28 33 38 32 30 28 22 ],[2 6 11 16 20 20 18 20 20 15 20 17 11 5 2 7 2 2 4 2 2 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out7"
      Ports		      [1, 1]
      Position		      [1145, 151, 1195, 159]
      ShowName		      off
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depending on how they are configured."
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,8,1,1,white,yellow,0,38220381,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 ],[0 0 8 8 ],[0.95 0.93 0.65]);\npatch([23 22 24 22 23 25 26 27 29 27 25 24 26 24 25 27 29 27 26 25 23 ],[1 2 4 6 7 7 6 7 7 5 7 6 4 2 1 3 1 1 2 1 1 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 0 8 8 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out8"
      Ports		      [1, 1]
      Position		      [1145, 171, 1195, 179]
      ShowName		      off
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depending on how they are configured."
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,8,1,1,white,yellow,0,38220381,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 ],[0 0 8 8 ],[0.95 0.93 0.65]);\npatch([23 22 24 22 23 25 26 27 29 27 25 24 26 24 25 27 29 27 26 25 23 ],[1 2 4 6 7 7 6 7 7 5 7 6 4 2 1 3 1 1 2 1 1 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 0 8 8 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Gateway Out9"
      Ports		      [1, 1]
      Position		      [1145, 191, 1195, 199]
      ShowName		      off
      SourceBlock	      "xbsIndex_r4/Gateway Out"
      SourceType	      "Xilinx Gateway Out Block"
      infoedit		      "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depending on how they are configured."
      hdl_port		      on
      timing_constraint	      "None"
      locs_specified	      off
      LOCs		      "{}"
      xl_use_area	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "gatewayout"
      block_version	      "10.1.3"
      sg_icon_stat	      "50,8,1,1,white,yellow,0,38220381,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 ],[0 0 8 8 ],[0.95 0.93 0.65]);\npatch([23 22 24 22 23 25 26 27 29 27 25 24 26 24 25 27 29 27 26 25 23 ],[1 2 4 6 7 7 6 7 7 5 7 6 4 2 1 3 1 1 2 1 1 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 0 8 8 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      DiscretePulseGenerator
      Name		      "Pulse\nGenerator3"
      Ports		      [0, 1]
      Position		      [15, 198, 60, 232]
      ShowName		      off
      Period		      "40960"
      PhaseDelay	      "128"
    }
    Block {
      BlockType		      DiscretePulseGenerator
      Name		      "Pulse\nGenerator4"
      Ports		      [0, 1]
      Position		      [15, 158, 60, 192]
      ShowName		      off
      Period		      "2048"
      PhaseDelay	      "150"
    }
    Block {
      BlockType		      Reference
      Name		      "Register"
      Ports		      [2, 1]
      Position		      [510, 138, 545, 167]
      ShowName		      off
      SourceBlock	      "xbsIndex_r4/Register"
      SourceType	      "Xilinx Register Block"
      init		      "0"
      rst		      off
      en		      on
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "register"
      block_version	      "10.1.3"
      sg_icon_stat	      "35,29,2,1,white,blue,0,cc3303a0,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 ],[0 0 29 29 ],[0.77 0.82 0.91]);\npatch([10 5 12 5 10 18 20 22 30 24 18 13 20 13 18 24 30 22 20 18 10 ],[3 8 15 22 27 27 25 27 27 21 27 22 15 8 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 35 35 0 0 ],[0 0 29 29 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Register1"
      Ports		      [2, 1]
      Position		      [510, 182, 545, 213]
      ShowName		      off
      SourceBlock	      "xbsIndex_r4/Register"
      SourceType	      "Xilinx Register Block"
      init		      "0"
      rst		      off
      en		      on
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "register"
      block_version	      "10.1.3"
      sg_icon_stat	      "35,31,2,1,white,blue,0,cc3303a0,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 ],[0 0 31 31 ],[0.77 0.82 0.91]);\npatch([9 4 11 4 9 17 19 21 30 23 16 11 18 11 16 23 30 21 19 17 9 ],[3 8 15 22 27 27 25 27 27 20 27 22 15 8 3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 35 35 0 0 ],[0 0 31 31 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Register2"
      Ports		      [1, 1]
      Position		      [510, 225, 545, 255]
      ShowName		      off
      SourceBlock	      "xbsIndex_r4/Register"
      SourceType	      "Xilinx Register Block"
      init		      "0"
      rst		      off
      en		      off
      dbl_ovrd		      off
      xl_use_area	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "register"
      block_version	      "10.1.3"
      sg_icon_stat	      "35,30,1,1,white,blue,0,ac6b57db,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 ],[0 0 30 30 ],[0.77 0.82 0.91]);\npatch([10 5 12 5 10 18 20 22 30 23 17 12 18 12 17 23 30 22 20 18 10 ],[3 8 15 22 27 27 25 27 27 20 26 21 15 9 4 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 35 35 0 0 ],[0 0 30 30 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Scope
      Name		      "Scope"
      Ports		      [3]
      Position		      [690, 325, 725, 395]
      Floating		      off
      Location		      [6, 49, 1286, 840]
      Open		      off
      NumInputPorts	      "3"
      ZoomMode		      "xonly"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
	axes2			"%<SignalLabel>"
	axes3			"%<SignalLabel>"
      }
      YMin		      "-1.67772e+007~0~-5"
      YMax		      "4.5e+023~1~5"
      DataFormat	      "StructureWithTime"
      LimitDataPoints	      off
      SampleTime	      "0"
    }
    Block {
      BlockType		      Scope
      Name		      "Scope1"
      Ports		      [5]
      Position		      [440, 315, 460, 395]
      Floating		      off
      Location		      [6, 49, 1278, 840]
      Open		      off
      NumInputPorts	      "5"
      ZoomMode		      "xonly"
      List {
	ListType		AxesTitles
	axes1			"data"
	axes2			"valid"
	axes3			"header"
	axes4			"eof"
	axes5			"sync"
      }
      YMin		      "0~0~0~-5~-5"
      YMax		      "1.9e+014~1~1~5~5"
      SaveToWorkspace	      on
      SaveName		      "packetizer_out"
      DataFormat	      "StructureWithTime"
      LimitDataPoints	      off
      SampleTime	      "0"
    }
    Block {
      BlockType		      Scope
      Name		      "Scope2"
      Ports		      [3]
      Position		      [1045, 25, 1080, 95]
      Floating		      off
      Location		      [6, 49, 1278, 840]
      Open		      off
      NumInputPorts	      "3"
      ZoomMode		      "yonly"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
	axes2			"%<SignalLabel>"
	axes3			"%<SignalLabel>"
      }
      YMin		      "0.95~-1~-1"
      YMax		      "1.05~1~1"
      SaveName		      "ScopeData5"
      DataFormat	      "StructureWithTime"
      LimitDataPoints	      off
      SampleTime	      "0"
    }
    Block {
      BlockType		      Scope
      Name		      "Scope3"
      Ports		      [10]
      Position		      [1225, 149, 1260, 341]
      Floating		      off
      Location		      [1, 45, 1376, 771]
      Open		      off
      NumInputPorts	      "10"
      ZoomMode		      "xonly"
      List {
	ListType		AxesTitles
	axes1			"data"
	axes2			"valid"
	axes3			"ip"
	axes4			"eof"
	axes5			"discard"
	axes6			"ant_levels"
	axes7			"ibob_sync"
	axes8			"linkdown"
	axes9			"mrst"
	axes10			"data%2048"
      }
      YMin		      "0~0~0~0~0~-5~-5~-5~-5~-5"
      YMax		      "1~5000~1~3~1~5~5~5~5~5"
      SaveName		      "ScopeData4"
      DataFormat	      "StructureWithTime"
      LimitDataPoints	      off
      SampleTime	      "0"
    }
    Block {
      BlockType		      Scope
      Name		      "Scope5"
      Ports		      [3]
      Position		      [265, 337, 280, 383]
      Floating		      off
      Location		      [-3, 41, 1380, 775]
      Open		      off
      NumInputPorts	      "3"
      ZoomMode		      "xonly"
      List {
	ListType		AxesTitles
	axes1			"data_in"
	axes2			"sync"
	axes3			"mrst"
      }
      YMin		      "0~0~0"
      YMax		      "1800~1~1"
      SaveName		      "ScopeData1"
      DataFormat	      "StructureWithTime"
      LimitDataPoints	      off
      SampleTime	      "0"
    }
    Block {
      BlockType		      Scope
      Name		      "Scope6"
      Ports		      [3]
      Position		      [740, 505, 775, 575]
      Floating		      off
      Location		      [6, 49, 1286, 840]
      Open		      off
      NumInputPorts	      "3"
      ZoomMode		      "xonly"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
	axes2			"%<SignalLabel>"
	axes3			"%<SignalLabel>"
      }
      YMin		      "-1.67772e+007~0~-5"
      YMax		      "4.5e+023~1~5"
      SaveName		      "ScopeData10"
      DataFormat	      "StructureWithTime"
      LimitDataPoints	      off
      SampleTime	      "0"
    }
    Block {
      BlockType		      Scope
      Name		      "Scope7"
      Ports		      [5]
      Position		      [440, 645, 460, 725]
      Floating		      off
      Location		      [-3, 41, 1380, 775]
      Open		      off
      NumInputPorts	      "5"
      ZoomMode		      "yonly"
      List {
	ListType		AxesTitles
	axes1			"data"
	axes2			"valid"
	axes3			"header"
	axes4			"eof"
	axes5			"sync"
      }
      YMin		      "0~0~0~-5~-5"
      YMax		      "1.9e+014~1~1~5~5"
      SaveToWorkspace	      on
      SaveName		      "packetizer_out1"
      DataFormat	      "StructureWithTime"
      LimitDataPoints	      off
      SampleTime	      "0"
    }
    Block {
      BlockType		      Reference
      Name		      "Slice11"
      Ports		      [1, 1]
      Position		      [1100, 327, 1125, 343]
      ShowName		      off
      SourceBlock	      "xbsIndex_r4/Slice"
      SourceType	      "Xilinx Bit Slice Extractor Block"
      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The output type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardware notes: In hardware this block costs nothing."
      nbits		      "11"
      boolean_output	      off
      mode		      "Lower Bit Location + Width"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "16"
      base0		      "LSB of Input"
      dbl_ovrd		      off
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "slice"
      block_version	      "10.1.3"
      sg_icon_stat	      "25,16,1,1,white,blue,0,b1026674,right"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 ],[0 0 16 16 ],[0.77 0.82 0.91]);\npatch([9 6 10 6 9 13 14 15 20 16 13 11 15 11 13 16 20 15 14 13 9 ],[2 5 9 13 16 16 15 16 16 12 15 13 9 5 3 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 25 25 0 0 ],[0 0 16 16 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "XSG core config"
      Tag		      "xps:xsg"
      Ports		      []
      Position		      [290, 14, 336, 57]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/XSG core config"
      SourceType	      "xsg core config"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      hw_sys		      "iBOB"
      ibob_linux	      off
      clk_src		      "sys_clk"
      iBOB_clk_src	      "sys_clk"
      BEE2_ctrl_clk_src	      "sys_clk"
      BEE2_usr_clk_src	      "sys_clk"
      ROACH_clk_src	      "arb_clk"
      CORR_clk_src	      "sys_clk"
      gpio_clk_io_group	      "iBOB:sma"
      gpio_clk_bit_index      "0"
      clk_rate		      "100"
      sample_period	      "1"
      synthesis_tool	      "XST"
      mpc_type		      "powerpc405"
    }
    Block {
      BlockType		      Reference
      Name		      "base_ant"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [795, 260, 895, 290]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/software register"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      io_dir		      "From Processor"
      arith_type	      "Unsigned"
      bitwidth		      "32"
      bin_pt		      "0"
      sample_period	      "1"
      gw_name		      "test_ibob_data_mux_base_ant_user_data_out"
    }
    Block {
      BlockType		      Constant
      Name		      "err_clear_sim1"
      Position		      [750, 260, 780, 290]
      ShowName		      off
      Value		      "0"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
    }
    Block {
      BlockType		      Constant
      Name		      "err_clear_sim3"
      Position		      [750, 310, 780, 340]
      ShowName		      off
      Value		      "0"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
    }
    Block {
      BlockType		      Reference
      Name		      "gbe_ip"
      Tag		      "xps:sw_reg"
      Ports		      [1, 1]
      Position		      [795, 310, 895, 340]
      BackgroundColor	      "[1.000000, 1.000000, 0.000000]"
      SourceBlock	      "xps_library/software register"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      io_dir		      "From Processor"
      arith_type	      "Unsigned"
      bitwidth		      "32"
      bin_pt		      "0"
      sample_period	      "1"
      gw_name		      "test_ibob_data_mux_gbe_ip_user_data_out"
    }
    Block {
      BlockType		      SubSystem
      Name		      "mux_adc_levels"
      Ports		      [7, 3]
      Position		      [375, 490, 465, 620]
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      MaskPromptString	      "Attempt to insert antenna levels how many clocks after sync?"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "wait_time=@1;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "2000"
      System {
	Name			"mux_adc_levels"
	Location		[2, 82, 1270, 817]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "data_in"
	  Position		  [60, 83, 90, 97]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "valid_in"
	  Position		  [60, 143, 90, 157]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "header"
	  Position		  [710, 443, 740, 457]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "eof"
	  Position		  [710, 353, 740, 367]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "sync"
	  Position		  [15, 398, 45, 412]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "mrst"
	  Position		  [585, 248, 615, 262]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "adc_power"
	  Position		  [60, 113, 90, 127]
	  Port			  "7"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat2"
	  Ports			  [6, 1]
	  Position		  [815, 204, 875, 471]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at zero."
	  num_inputs		  "6"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "concat"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "60,267,6,1,white,blue,0,36109ac2,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 267 267 ],[0.77 0.82 0.91]);\npatch([14 4 18 4 14 30 34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[110 120 134 148 158 158 154 158 158 145 158 149 134 119 110 123 110 110 114 110 110 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 267 267 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',6,'lo');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant1"
	  Ports			  [0, 1]
	  Position		  [725, 218, 740, 232]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Unsigned"
	  const			  "0"
	  n_bits		  "3"
	  bin_pt		  "0"
	  explicit_period	  on
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "constant"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "15,14,0,1,white,blue,0,72d575a1,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 15 15 0 ],[0 0 14 14 ],[0.77 0.82 0.91]);\npatch([3 1 4 1 3 7 8 9 13 10 7 5 8 5 7 10 13 9 8 7 3 ],[2 4 7 10 12 12 11 12 12 9 12 10 7 4 2 5 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 15 15 0 0 ],[0 0 14 14 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert1"
	  Ports			  [1, 1]
	  Position		  [220, 432, 235, 448]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "convert"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "15,16,1,1,white,blue,0,74901e60,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 15 15 0 ],[0 0 16 16 ],[0.77 0.82 0.91]);\npatch([3 1 5 1 3 7 8 9 13 10 7 5 9 5 7 10 13 9 8 7 3 ],[2 4 8 12 14 14 13 14 14 11 14 12 8 4 2 5 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 15 15 0 0 ],[0 0 16 16 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert2"
	  Ports			  [1, 1]
	  Position		  [420, 447, 440, 463]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "convert"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "20,16,1,1,white,blue,0,74901e60,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 ],[0 0 16 16 ],[0.77 0.82 0.91]);\npatch([6 3 7 3 6 10 11 12 17 13 10 8 12 8 10 13 17 12 11 10 6 ],[2 5 9 13 16 16 15 16 16 12 15 13 9 5 3 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 20 20 0 0 ],[0 0 16 16 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert3"
	  Ports			  [1, 1]
	  Position		  [600, 307, 625, 323]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "convert"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "25,16,1,1,white,blue,0,74901e60,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 ],[0 0 16 16 ],[0.77 0.82 0.91]);\npatch([9 6 10 6 9 13 14 15 20 16 13 11 15 11 13 16 20 15 14 13 9 ],[2 5 9 13 16 16 15 16 16 12 15 13 9 5 3 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 25 25 0 0 ],[0 0 16 16 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert4"
	  Ports			  [1, 1]
	  Position		  [770, 262, 790, 278]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "convert"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "20,16,1,1,white,blue,0,74901e60,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 ],[0 0 16 16 ],[0.77 0.82 0.91]);\npatch([6 3 7 3 6 10 11 12 17 13 10 8 12 8 10 13 17 12 11 10 6 ],[2 5 9 13 16 16 15 16 16 12 15 13 9 5 3 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 20 20 0 0 ],[0 0 16 16 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert5"
	  Ports			  [1, 1]
	  Position		  [765, 352, 785, 368]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "convert"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "20,16,1,1,white,blue,0,74901e60,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 ],[0 0 16 16 ],[0.77 0.82 0.91]);\npatch([6 3 7 3 6 10 11 12 17 13 10 8 12 8 10 13 17 12 11 10 6 ],[2 5 9 13 16 16 15 16 16 12 15 13 9 5 3 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 20 20 0 0 ],[0 0 16 16 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert6"
	  Ports			  [1, 1]
	  Position		  [865, 152, 880, 168]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "convert"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "15,16,1,1,white,blue,0,74901e60,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 15 15 0 ],[0 0 16 16 ],[0.77 0.82 0.91]);\npatch([3 1 5 1 3 7 8 9 13 10 7 5 9 5 7 10 13 9 8 7 3 ],[2 4 8 12 14 14 13 14 14 11 14 12 8 4 2 5 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 15 15 0 0 ],[0 0 16 16 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert7"
	  Ports			  [1, 1]
	  Position		  [765, 442, 785, 458]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "convert"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "20,16,1,1,white,blue,0,74901e60,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 ],[0 0 16 16 ],[0.77 0.82 0.91]);\npatch([6 3 7 3 6 10 11 12 17 13 10 8 12 8 10 13 17 12 11 10 6 ],[2 5 9 13 16 16 15 16 16 12 15 13 9 5 3 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 20 20 0 0 ],[0 0 16 16 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert8"
	  Ports			  [1, 1]
	  Position		  [550, 497, 570, 513]
	  Orientation		  "left"
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "convert"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "20,16,1,1,white,blue,0,74901e60,left"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 ],[0 0 16 16 ],[0.77 0.82 0.91]);\npatch([6 3 7 3 6 10 11 12 17 13 10 8 12 8 10 13 17 12 11 10 6 ],[2 5 9 13 16 16 15 16 16 12 15 13 9 5 3 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 20 20 0 0 ],[0 0 16 16 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert9"
	  Ports			  [1, 1]
	  Position		  [317, 465, 333, 485]
	  Orientation		  "up"
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Boolean"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "convert"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "16,20,1,1,white,blue,0,74901e60,up"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 16 16 0 ],[0 0 20 20 ],[0.77 0.82 0.91]);\npatch([4 1 5 1 4 8 9 10 15 11 8 6 10 6 8 11 15 10 9 8 4 ],[4 7 11 15 18 18 17 18 18 14 17 15 11 7 5 8 4 4 5 4 4 ],[0.98 0.96 0.92]);\nplot([0 16 16 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out"
	  Ports			  [1, 1]
	  Position		  [925, 14, 980, 36]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depending on how they are configured."
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "55,22,1,1,white,yellow,0,38220381,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 22 22 ],[0.95 0.93 0.65]);\npatch([22 18 23 18 22 28 30 32 38 33 28 25 31 25 28 33 38 32 30 28 22 ],[2 6 11 16 20 20 18 20 20 15 20 17 11 5 2 7 2 2 4 2 2 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out1"
	  Ports			  [1, 1]
	  Position		  [925, 39, 980, 61]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depending on how they are configured."
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "55,22,1,1,white,yellow,0,38220381,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 22 22 ],[0.95 0.93 0.65]);\npatch([22 18 23 18 22 28 30 32 38 33 28 25 31 25 28 33 38 32 30 28 22 ],[2 6 11 16 20 20 18 20 20 15 20 17 11 5 2 7 2 2 4 2 2 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out2"
	  Ports			  [1, 1]
	  Position		  [300, 219, 355, 241]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depending on how they are configured."
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "55,22,1,1,white,yellow,0,38220381,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 22 22 ],[0.95 0.93 0.65]);\npatch([22 18 23 18 22 28 30 32 38 33 28 25 31 25 28 33 38 32 30 28 22 ],[2 6 11 16 20 20 18 20 20 15 20 17 11 5 2 7 2 2 4 2 2 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out3"
	  Ports			  [1, 1]
	  Position		  [300, 244, 355, 266]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depending on how they are configured."
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "55,22,1,1,white,yellow,0,38220381,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 22 22 ],[0.95 0.93 0.65]);\npatch([22 18 23 18 22 28 30 32 38 33 28 25 31 25 28 33 38 32 30 28 22 ],[2 6 11 16 20 20 18 20 20 15 20 17 11 5 2 7 2 2 4 2 2 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out4"
	  Ports			  [1, 1]
	  Position		  [555, 344, 610, 366]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depending on how they are configured."
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "55,22,1,1,white,yellow,0,38220381,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 22 22 ],[0.95 0.93 0.65]);\npatch([22 18 23 18 22 28 30 32 38 33 28 25 31 25 28 33 38 32 30 28 22 ],[2 6 11 16 20 20 18 20 20 15 20 17 11 5 2 7 2 2 4 2 2 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out5"
	  Ports			  [1, 1]
	  Position		  [555, 369, 610, 391]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depending on how they are configured."
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "55,22,1,1,white,yellow,0,38220381,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 22 22 ],[0.95 0.93 0.65]);\npatch([22 18 23 18 22 28 30 32 38 33 28 25 31 25 28 33 38 32 30 28 22 ],[2 6 11 16 20 20 18 20 20 15 20 17 11 5 2 7 2 2 4 2 2 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out6"
	  Ports			  [1, 1]
	  Position		  [555, 394, 610, 416]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depending on how they are configured."
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "55,22,1,1,white,yellow,0,38220381,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 22 22 ],[0.95 0.93 0.65]);\npatch([22 18 23 18 22 28 30 32 38 33 28 25 31 25 28 33 38 32 30 28 22 ],[2 6 11 16 20 20 18 20 20 15 20 17 11 5 2 7 2 2 4 2 2 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter"
	  Ports			  [1, 1]
	  Position		  [410, 298, 430, 312]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Inverter"
	  SourceType		  "Xilinx Inverter Block"
	  infoedit		  "Bitwise logical negation (one's complement) operator."
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "inv"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "20,14,1,1,white,blue,0,1ab4a85f,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 ],[0 0 14 14 ],[0.77 0.82 0.91]);\npatch([6 4 7 4 6 10 11 12 16 13 10 8 11 8 10 13 16 12 11 10 6 ],[2 4 7 10 12 12 11 12 12 9 12 10 7 4 2 5 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 20 20 0 0 ],[0 0 14 14 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  Ports			  [2, 1]
	  Position		  [470, 297, 515, 328]
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  off
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,31,1,1,white,blue,0,087b5522,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 31 31 ],[0.77 0.82 0.91]);\npatch([14 9 16 9 14 22 24 26 35 28 21 16 23 16 21 28 35 26 24 22 14 ],[3 8 15 22 27 27 25 27 27 20 27 22 15 8 3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 31 31 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newlineand\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical1"
	  Ports			  [2, 1]
	  Position		  [790, 142, 825, 173]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "35,31,2,1,white,blue,0,f4a65842,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 ],[0 0 31 31 ],[0.77 0.82 0.91]);\npatch([9 4 11 4 9 17 19 21 30 23 16 11 18 11 16 23 30 21 19 17 9 ],[3 8 15 22 27 27 25 27 27 20 27 22 15 8 3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 35 35 0 0 ],[0 0 31 31 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newlineor\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical2"
	  Ports			  [2, 1]
	  Position		  [325, 298, 360, 327]
	  Orientation		  "left"
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  align_bp		  off
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "35,29,1,1,white,blue,0,087b5522,left"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 ],[0 0 29 29 ],[0.77 0.82 0.91]);\npatch([10 5 12 5 10 18 20 22 30 24 18 13 20 13 18 24 30 22 20 18 10 ],[3 8 15 22 27 27 25 27 27 21 27 22 15 8 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 35 35 0 0 ],[0 0 29 29 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newlineand\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical3"
	  Ports			  [2, 1]
	  Position		  [345, 483, 380, 512]
	  Orientation		  "left"
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  align_bp		  off
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "35,29,1,1,white,blue,0,087b5522,left"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 ],[0 0 29 29 ],[0.77 0.82 0.91]);\npatch([10 5 12 5 10 18 20 22 30 24 18 13 20 13 18 24 30 22 20 18 10 ],[3 8 15 22 27 27 25 27 27 21 27 22 15 8 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 35 35 0 0 ],[0 0 29 29 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newlineand\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical4"
	  Ports			  [2, 1]
	  Position		  [700, 173, 735, 202]
	  Orientation		  "left"
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  align_bp		  off
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "35,29,1,1,white,blue,0,087b5522,left"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 ],[0 0 29 29 ],[0.77 0.82 0.91]);\npatch([10 5 12 5 10 18 20 22 30 24 18 13 20 13 18 24 30 22 20 18 10 ],[3 8 15 22 27 27 25 27 27 21 27 22 15 8 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 35 35 0 0 ],[0 0 29 29 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newlineand\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux"
	  Ports			  [3, 1]
	  Position		  [790, 61, 815, 129]
	  SourceBlock		  "xbsIndex_r4/Mux"
	  SourceType		  "Xilinx Bus Multiplexer Block"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "mux"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "25,68,1,1,white,blue,3,613f58e1,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 ],[0 9.71429 58.2857 68 ],[0.77 0.82 0.91]);\npatch([6 2 8 2 6 13 15 17 24 18 13 9 14 9 13 18 24 17 15 13 6 ],[24 28 34 40 44 44 42 44 44 38 43 39 34 29 25 30 24 24 26 24 24 ],[0.98 0.96 0.92]);\nplot([0 25 25 0 0 ],[0 9.71429 58.2857 68 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');\ncolor('black');disp('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register1"
	  Ports			  [3, 1]
	  Position		  [345, 430, 390, 480]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  on
	  en			  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "register"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,50,3,1,white,blue,0,923c1847,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 50 50 ],[0.77 0.82 0.91]);\npatch([10 3 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[7 14 25 36 43 43 40 43 43 33 43 36 25 14 7 17 7 7 10 7 7 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 50 50 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black');port_label('input',2,'rst');\ncolor('black');port_label('input',3,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register2"
	  Ports			  [3, 1]
	  Position		  [325, 345, 370, 395]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  on
	  en			  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "register"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,50,3,1,white,blue,0,923c1847,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 50 50 ],[0.77 0.82 0.91]);\npatch([10 3 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[7 14 25 36 43 43 40 43 43 33 43 36 25 14 7 17 7 7 10 7 7 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 50 50 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black');port_label('input',2,'rst');\ncolor('black');port_label('input',3,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register3"
	  Ports			  [3, 1]
	  Position		  [695, 245, 740, 295]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  on
	  en			  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "register"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,50,3,1,white,blue,0,923c1847,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 50 50 ],[0.77 0.82 0.91]);\npatch([10 3 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[7 14 25 36 43 43 40 43 43 33 43 36 25 14 7 17 7 7 10 7 7 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 50 50 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black');port_label('input',2,'rst');\ncolor('black');port_label('input',3,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope"
	  Ports			  [2]
	  Position		  [1010, 21, 1040, 54]
	  Floating		  off
	  Location		  [-3, 41, 1277, 991]
	  Open			  off
	  NumInputPorts		  "2"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	    axes2		    "%<SignalLabel>"
	  }
	  YMin			  "0~-1e+022"
	  YMax			  "2~1.7e+023"
	  SaveName		  "ScopeData3"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	  SampleTime		  "0"
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope1"
	  Ports			  [2]
	  Position		  [385, 226, 415, 259]
	  Floating		  off
	  Location		  [5, 49, 1277, 991]
	  Open			  off
	  NumInputPorts		  "2"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	    axes2		    "%<SignalLabel>"
	  }
	  YMin			  "0~-1e+022"
	  YMax			  "2~1.7e+023"
	  SaveName		  "ScopeData2"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	  SampleTime		  "0"
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope2"
	  Ports			  [3]
	  Position		  [635, 345, 670, 415]
	  Floating		  off
	  Location		  [5, 49, 1285, 999]
	  Open			  off
	  NumInputPorts		  "3"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	    axes2		    "%<SignalLabel>"
	    axes3		    "%<SignalLabel>"
	  }
	  YMin			  "-1.67772e+007~0~-5"
	  YMax			  "4.5e+023~1~5"
	  SaveName		  "ScopeData11"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	  SampleTime		  "0"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "sync_delay1"
	  Ports			  [1, 1]
	  Position		  [135, 360, 185, 380]
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskType		  "sync_delay"
	  MaskDescription	  "Delay an infrequent boolean pulse by the specified number of clocks."
	  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\casper_library\\doc\\sync_delay_usage.html''])')"
	  MaskPromptString	  "Delay Length: "
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "DelayLen=@1;"
	  MaskInitialization	  "BitWidth = max(2, ceil(log2(DelayLen+1)));\nUseCounter = 1;\nif DelayLen == 0,\n	UseCounter = 0;\nend"
	  MaskDisplay		  "fprintf('Z^-%d', DelayLen)"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "wait_time"
	  System {
	    Name		    "sync_delay1"
	    Location		    [383, 134, 876, 622]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In"
	      Position		      [15, 203, 45, 217]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      Ports		      [0, 1]
	      Position		      [145, 157, 190, 183]
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      arith_type	      "Unsigned"
	      const		      "1"
	      n_bits		      "BitWidth"
	      bin_pt		      "0"
	      explicit_period	      on
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "constant"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,26,1,1,white,blue,0,06094819,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([15 11 17 11 15 22 24 26 33 27 21 17 23 17 21 27 33 26 24 22 15 ],[3 7 13 19 23 23 21 23 23 17 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 26 26 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant1"
	      Ports		      [0, 1]
	      Position		      [140, 267, 185, 293]
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      arith_type	      "Unsigned"
	      const		      "0"
	      n_bits		      "BitWidth"
	      bin_pt		      "0"
	      explicit_period	      on
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "constant"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,26,0,1,white,blue,0,72d575a1,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([15 11 17 11 15 22 24 26 33 27 21 17 23 17 21 27 33 26 24 22 15 ],[3 7 13 19 23 23 21 23 23 17 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 26 26 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant2"
	      Ports		      [0, 1]
	      Position		      [70, 217, 115, 243]
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      arith_type	      "Unsigned"
	      const		      "DelayLen"
	      n_bits		      "BitWidth"
	      bin_pt		      "0"
	      explicit_period	      on
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "constant"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,26,0,1,white,blue,0,e8ccd01a,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([15 11 17 11 15 22 24 26 33 27 21 17 23 17 21 27 33 26 24 22 15 ],[3 7 13 19 23 23 21 23 23 17 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 26 26 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'2000');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant3"
	      Ports		      [0, 1]
	      Position		      [235, 102, 280, 128]
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      arith_type	      "Unsigned"
	      const		      "UseCounter"
	      n_bits		      "1"
	      bin_pt		      "0"
	      explicit_period	      on
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "constant"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,26,1,1,white,blue,0,06094819,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([15 11 17 11 15 22 24 26 33 27 21 17 23 17 21 27 33 26 24 22 15 ],[3 7 13 19 23 23 21 23 23 17 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 26 26 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [3, 1]
	      Position		      [135, 203, 185, 257]
	      SourceBlock	      "xbsIndex_r4/Counter"
	      SourceType	      "Xilinx Counter Block"
	      infoedit		      "Hardware notes: Free running counters are the least expensive in hardware.  A count limited counter is implemented by combining a counter with a comparator."
	      cnt_type		      "Free Running"
	      cnt_to		      "Inf"
	      operation		      "Down"
	      start_count	      "0"
	      cnt_by_val	      "1"
	      arith_type	      "Unsigned"
	      n_bits		      "BitWidth"
	      bin_pt		      "0"
	      load_pin		      on
	      rst		      off
	      en		      on
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      off
	      use_behavioral_HDL      off
	      use_rpm		      on
	      implementation	      "Fabric"
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "counter"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "50,54,3,1,white,blue,0,904db1eb,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 ],[0 0 54 54 ],[0.77 0.82 0.91]);\npatch([11 3 15 3 11 24 28 32 46 35 24 16 28 16 24 35 46 32 28 24 11 ],[7 15 27 39 47 47 43 47 47 36 47 39 27 15 7 18 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 0 54 54 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'load');\ncolor('black');port_label('input',2,'din');\ncolor('black');port_label('input',3,'en');\ncolor('black');port_label('output',1,'out');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [2, 1]
	      Position		      [85, 257, 115, 288]
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "logical"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,31,2,1,white,blue,0,f4a65842,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 ],[0 0 31 31 ],[0.77 0.82 0.91]);\npatch([7 2 9 2 7 15 17 19 27 20 14 9 15 9 14 20 27 19 17 15 7 ],[4 9 16 23 28 28 26 28 28 21 27 22 16 10 5 11 4 4 6 4 4 ],[0.98 0.96 0.92]);\nplot([0 30 30 0 0 ],[0 0 31 31 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newlineor\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [3, 1]
	      Position		      [300, 112, 325, 178]
	      SourceBlock	      "xbsIndex_r4/Mux"
	      SourceType	      "Xilinx Bus Multiplexer Block"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mux"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "25,66,1,1,white,blue,3,613f58e1,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 ],[0 9.42857 56.5714 66 ],[0.77 0.82 0.91]);\npatch([6 2 8 2 6 13 15 17 24 18 13 9 14 9 13 18 24 17 15 13 6 ],[23 27 33 39 43 43 41 43 43 37 42 38 33 28 24 29 23 23 25 23 23 ],[0.98 0.96 0.92]);\nplot([0 25 25 0 0 ],[0 9.42857 56.5714 66 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');\ncolor('black');disp('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      Ports		      [2, 1]
	      Position		      [210, 158, 255, 202]
	      SourceBlock	      "xbsIndex_r4/Relational"
	      SourceType	      "Xilinx Arithmetic Relational Operator Block"
	      mode		      "a=b"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "relational"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,44,2,1,white,blue,0,1b68ef8e,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 44 44 ],[0.77 0.82 0.91]);\npatch([10 3 13 3 10 22 25 28 40 30 21 14 23 14 21 30 40 28 25 22 10 ],[5 12 22 32 39 39 36 39 39 29 38 31 22 13 6 15 5 5 8 5 5 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 44 44 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');disp('\\newline\\bf{a=b}\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational1"
	      Ports		      [2, 1]
	      Position		      [210, 218, 255, 262]
	      SourceBlock	      "xbsIndex_r4/Relational"
	      SourceType	      "Xilinx Arithmetic Relational Operator Block"
	      mode		      "a!=b"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "relational"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,44,2,1,white,blue,0,1d65505e,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 44 44 ],[0.77 0.82 0.91]);\npatch([10 3 13 3 10 22 25 28 40 30 21 14 23 14 21 30 40 28 25 22 10 ],[5 12 22 32 39 39 36 39 39 29 38 31 22 13 6 15 5 5 8 5 5 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 44 44 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');disp('\\newline\\bf{a!=b}\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "warn period Logical0"
	      Ports		      []
	      Position		      [102, 232, 128, 257]
	      ShowName		      off
	      SourceBlock	      "xbsReplacements_r4/Warning"
	      SourceType	      ""
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      period		      "1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "warn period Relational10"
	      Ports		      []
	      Position		      [242, 193, 268, 218]
	      ShowName		      off
	      SourceBlock	      "xbsReplacements_r4/Warning"
	      SourceType	      ""
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      period		      "1"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out"
	      Position		      [345, 138, 375, 152]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		DstBlock		"Relational1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Relational"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      Points		      [0, -30]
	      DstBlock		      "Relational1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant2"
	      SrcPort		      1
	      DstBlock		      "Counter"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "In"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		DstBlock		"Counter"
		DstPort			1
	      }
	      Branch {
		Points			[0, 55]
		DstBlock		"Logical"
		DstPort			1
	      }
	      Branch {
		Points			[0, -65]
		DstBlock		"Mux"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      DstBlock		      "Counter"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Relational1"
	      SrcPort		      1
	      Points		      [20, 0; 0, 75; -210, 0]
	      DstBlock		      "Logical"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      Points		      [10, 0; 0, -15]
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Constant3"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      DstBlock		      "Out"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "warn period Logical10"
	  Ports			  []
	  Position		  [812, 117, 838, 142]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r4/Warning"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  period		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "warn period Logical20"
	  Ports			  []
	  Position		  [347, 273, 373, 298]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r4/Warning"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  period		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "warn period Logical30"
	  Ports			  []
	  Position		  [367, 458, 393, 483]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r4/Warning"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  period		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "warn period Logical40"
	  Ports			  []
	  Position		  [722, 148, 748, 173]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r4/Warning"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  period		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "warn period Mux0"
	  Ports			  []
	  Position		  [802, 36, 828, 61]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r4/Warning"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  period		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "warn period Register10"
	  Ports			  []
	  Position		  [377, 405, 403, 430]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r4/Warning"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  period		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "warn period Register20"
	  Ports			  []
	  Position		  [357, 320, 383, 345]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r4/Warning"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  period		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "warn period Register30"
	  Ports			  []
	  Position		  [727, 220, 753, 245]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r4/Warning"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  period		  "1"
	}
	Block {
	  BlockType		  Outport
	  Name			  "data_out"
	  Position		  [900, 88, 930, 102]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "oob"
	  Position		  [905, 333, 935, 347]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "valid_out"
	  Position		  [900, 153, 930, 167]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "Concat2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "oob"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync"
	  SrcPort		  1
	  Points		  [0, 0; 55, 0]
	  Branch {
	    Points		    [0, -35]
	    DstBlock		    "sync_delay1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 35]
	    Branch {
	      Points		      [0, 30]
	      DstBlock		      "Register1"
	      DstPort		      3
	    }
	    Branch {
	      DstBlock		      "Convert1"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  Points		  [0, 0; 25, 0]
	  Branch {
	    DstBlock		    "data_out"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -45]
	    DstBlock		    "Gateway Out1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "data_in"
	  SrcPort		  1
	  Points		  [680, 0]
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "adc_power"
	  SrcPort		  1
	  Points		  [680, 0]
	  DstBlock		  "Mux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Logical1"
	  SrcPort		  1
	  Points		  [0, 0; 20, 0]
	  Branch {
	    Points		    [0, 20]
	    Branch {
	      DstBlock		      "Logical4"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 10; 140, 0; 0, 315]
	      DstBlock		      "Convert8"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "Convert6"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "valid_in"
	  SrcPort		  1
	  Points		  [190, 0]
	  Branch {
	    DstBlock		    "Logical1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 80]
	    Branch {
	      DstBlock		      "Gateway Out2"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 50; 95, 0; 0, 25]
	      Branch {
		DstBlock		"Logical2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Inverter"
		DstPort			1
	      }
	    }
	  }
	}
	Line {
	  SrcBlock		  "Register2"
	  SrcPort		  1
	  Points		  [0, -50]
	  Branch {
	    DstBlock		    "Logical2"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [45, 0]
	    Branch {
	      Points		      [0, 60]
	      DstBlock		      "Gateway Out5"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "Logical"
	      DstPort		      2
	    }
	  }
	}
	Line {
	  SrcBlock		  "sync_delay1"
	  SrcPort		  1
	  Points		  [70, 0]
	  Branch {
	    Points		    [20, 0]
	    Branch {
	      DstBlock		      "Register2"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "Register2"
	      DstPort		      3
	    }
	  }
	  Branch {
	    Points		    [0, -115]
	    DstBlock		    "Gateway Out3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Gateway Out"
	  SrcPort		  1
	  Points		  [0, 5]
	  DstBlock		  "Scope"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out1"
	  SrcPort		  1
	  Points		  [10, 0]
	  DstBlock		  "Scope"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  DstBlock		  "Concat2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "eof"
	  SrcPort		  1
	  DstBlock		  "Convert5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "header"
	  SrcPort		  1
	  DstBlock		  "Convert7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out2"
	  SrcPort		  1
	  Points		  [0, 5]
	  DstBlock		  "Scope1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out3"
	  SrcPort		  1
	  Points		  [10, 0]
	  DstBlock		  "Scope1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical2"
	  SrcPort		  1
	  Points		  [-25, 0; 0, 55]
	  DstBlock		  "Register2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out4"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out5"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out6"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    Points		    [0, 90]
	    DstBlock		    "Gateway Out6"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [10, 0]
	    Branch {
	      DstBlock		      "Convert3"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, -150]
	      DstBlock		      "Logical1"
	      DstPort		      2
	    }
	  }
	}
	Line {
	  SrcBlock		  "Convert3"
	  SrcPort		  1
	  Points		  [0, 0; 15, 0]
	  Branch {
	    DstBlock		    "Concat2"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, -240; 105, 0]
	    Branch {
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, -50]
	      DstBlock		      "Gateway Out"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "Inverter"
	  SrcPort		  1
	  Points		  [0, 0; 10, 0]
	  Branch {
	    Points		    [0, 50]
	    DstBlock		    "Gateway Out4"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Logical"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Register1"
	  SrcPort		  1
	  DstBlock		  "Convert2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register3"
	  SrcPort		  1
	  Points		  [0, 0; 5, 0]
	  Branch {
	    DstBlock		    "Logical4"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Convert4"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "mrst"
	  SrcPort		  1
	  Points		  [0, 0; 50, 0]
	  Branch {
	    DstBlock		    "Register3"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 30]
	    DstBlock		    "Register3"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "Logical3"
	  SrcPort		  1
	  DstBlock		  "Convert9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical4"
	  SrcPort		  1
	  Points		  [-20, 0; 0, 80]
	  DstBlock		  "Register3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Convert6"
	  SrcPort		  1
	  DstBlock		  "valid_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert4"
	  SrcPort		  1
	  DstBlock		  "Concat2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Convert5"
	  SrcPort		  1
	  DstBlock		  "Concat2"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Convert7"
	  SrcPort		  1
	  DstBlock		  "Concat2"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Convert2"
	  SrcPort		  1
	  Points		  [60, 0]
	  Branch {
	    Points		    [185, 0; 0, -50]
	    DstBlock		    "Concat2"
	    DstPort		    5
	  }
	  Branch {
	    Points		    [0, 35]
	    DstBlock		    "Logical3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Convert8"
	  SrcPort		  1
	  DstBlock		  "Logical3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Convert9"
	  SrcPort		  1
	  Points		  [0, -5]
	  DstBlock		  "Register1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Convert1"
	  SrcPort		  1
	  DstBlock		  "Register1"
	  DstPort		  1
	}
	Annotation {
	  Name			  "ant_levels"
	  Position		  [412, 365]
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "mux_adc_levels1"
      Ports		      [7, 3]
      Position		      [375, 130, 465, 260]
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      MaskPromptString	      "Attempt to insert antenna levels how many clocks after sync?"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "wait_time=@1;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "2000"
      System {
	Name			"mux_adc_levels1"
	Location		[-55, 102, 1316, 792]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.196850, 0.196850, 0.196850, 0.196850]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "data_in"
	  Position		  [15, 83, 45, 97]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "valid_in"
	  Position		  [15, 143, 45, 157]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "header"
	  Position		  [635, 443, 665, 457]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "eof"
	  Position		  [635, 353, 665, 367]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "sync"
	  Position		  [15, 398, 45, 412]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "mrst"
	  Position		  [485, 248, 515, 262]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "adc_power"
	  Position		  [15, 113, 45, 127]
	  Port			  "7"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat2"
	  Ports			  [6, 1]
	  Position		  [690, 204, 750, 471]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at zero."
	  num_inputs		  "6"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "concat"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "60,267,6,1,white,blue,0,36109ac2,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 60 60 0 ],[0 0 267 267 ],[0.77 0.82 0.91]);\npatch([14 4 18 4 14 30 34 38 55 42 29 20 35 20 29 42 55 38 34 30 14 ],[110 120 134 148 158 158 154 158 158 145 158 149 134 119 110 123 110 110 114 110 110 ],[0.98 0.96 0.92]);\nplot([0 60 60 0 0 ],[0 0 267 267 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',6,'lo');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant1"
	  Ports			  [0, 1]
	  Position		  [625, 218, 640, 232]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Unsigned"
	  const			  "0"
	  n_bits		  "3"
	  bin_pt		  "0"
	  explicit_period	  on
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "constant"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "15,14,0,1,white,blue,0,72d575a1,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 15 15 0 ],[0 0 14 14 ],[0.77 0.82 0.91]);\npatch([3 1 4 1 3 7 8 9 13 10 7 5 8 5 7 10 13 9 8 7 3 ],[2 4 7 10 12 12 11 12 12 9 12 10 7 4 2 5 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 15 15 0 0 ],[0 0 14 14 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert3"
	  Ports			  [1, 1]
	  Position		  [500, 307, 525, 323]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "convert"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "25,16,1,1,white,blue,0,74901e60,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 ],[0 0 16 16 ],[0.77 0.82 0.91]);\npatch([9 6 10 6 9 13 14 15 20 16 13 11 15 11 13 16 20 15 14 13 9 ],[2 5 9 13 16 16 15 16 16 12 15 13 9 5 3 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 25 25 0 0 ],[0 0 16 16 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out"
	  Ports			  [1, 1]
	  Position		  [825, 14, 880, 36]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depending on how they are configured."
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "55,22,1,1,white,yellow,0,38220381,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 22 22 ],[0.95 0.93 0.65]);\npatch([22 18 23 18 22 28 30 32 38 33 28 25 31 25 28 33 38 32 30 28 22 ],[2 6 11 16 20 20 18 20 20 15 20 17 11 5 2 7 2 2 4 2 2 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out1"
	  Ports			  [1, 1]
	  Position		  [825, 39, 880, 61]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depending on how they are configured."
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "55,22,1,1,white,yellow,0,38220381,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 22 22 ],[0.95 0.93 0.65]);\npatch([22 18 23 18 22 28 30 32 38 33 28 25 31 25 28 33 38 32 30 28 22 ],[2 6 11 16 20 20 18 20 20 15 20 17 11 5 2 7 2 2 4 2 2 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out2"
	  Ports			  [1, 1]
	  Position		  [200, 219, 255, 241]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depending on how they are configured."
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "55,22,1,1,white,yellow,0,38220381,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 22 22 ],[0.95 0.93 0.65]);\npatch([22 18 23 18 22 28 30 32 38 33 28 25 31 25 28 33 38 32 30 28 22 ],[2 6 11 16 20 20 18 20 20 15 20 17 11 5 2 7 2 2 4 2 2 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out3"
	  Ports			  [1, 1]
	  Position		  [200, 244, 255, 266]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depending on how they are configured."
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "55,22,1,1,white,yellow,0,38220381,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 22 22 ],[0.95 0.93 0.65]);\npatch([22 18 23 18 22 28 30 32 38 33 28 25 31 25 28 33 38 32 30 28 22 ],[2 6 11 16 20 20 18 20 20 15 20 17 11 5 2 7 2 2 4 2 2 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out4"
	  Ports			  [1, 1]
	  Position		  [455, 344, 510, 366]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depending on how they are configured."
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "55,22,1,1,white,yellow,0,38220381,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 22 22 ],[0.95 0.93 0.65]);\npatch([22 18 23 18 22 28 30 32 38 33 28 25 31 25 28 33 38 32 30 28 22 ],[2 6 11 16 20 20 18 20 20 15 20 17 11 5 2 7 2 2 4 2 2 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out5"
	  Ports			  [1, 1]
	  Position		  [455, 369, 510, 391]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depending on how they are configured."
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "55,22,1,1,white,yellow,0,38220381,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 22 22 ],[0.95 0.93 0.65]);\npatch([22 18 23 18 22 28 30 32 38 33 28 25 31 25 28 33 38 32 30 28 22 ],[2 6 11 16 20 20 18 20 20 15 20 17 11 5 2 7 2 2 4 2 2 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out6"
	  Ports			  [1, 1]
	  Position		  [455, 394, 510, 416]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depending on how they are configured."
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "55,22,1,1,white,yellow,0,38220381,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 22 22 ],[0.95 0.93 0.65]);\npatch([22 18 23 18 22 28 30 32 38 33 28 25 31 25 28 33 38 32 30 28 22 ],[2 6 11 16 20 20 18 20 20 15 20 17 11 5 2 7 2 2 4 2 2 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter"
	  Ports			  [1, 1]
	  Position		  [290, 298, 310, 312]
	  SourceBlock		  "xbsIndex_r4/Inverter"
	  SourceType		  "Xilinx Inverter Block"
	  infoedit		  "Bitwise logical negation (one's complement) operator."
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "inv"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "20,14,1,1,white,blue,0,1ab4a85f,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 ],[0 0 14 14 ],[0.77 0.82 0.91]);\npatch([6 4 7 4 6 10 11 12 16 13 10 8 11 8 10 13 16 12 11 10 6 ],[2 4 7 10 12 12 11 12 12 9 12 10 7 4 2 5 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 20 20 0 0 ],[0 0 14 14 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  Ports			  [2, 1]
	  Position		  [365, 289, 410, 336]
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  off
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,47,1,1,white,blue,0,087b5522,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 47 47 ],[0.77 0.82 0.91]);\npatch([10 3 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[6 13 24 35 42 42 39 42 42 32 42 35 24 13 6 16 6 6 9 6 6 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 47 47 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newlineand\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical1"
	  Ports			  [2, 1]
	  Position		  [690, 142, 725, 173]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "35,31,2,1,white,blue,0,f4a65842,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 ],[0 0 31 31 ],[0.77 0.82 0.91]);\npatch([9 4 11 4 9 17 19 21 30 23 16 11 18 11 16 23 30 21 19 17 9 ],[3 8 15 22 27 27 25 27 27 20 27 22 15 8 3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 35 35 0 0 ],[0 0 31 31 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newlineor\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical2"
	  Ports			  [2, 1]
	  Position		  [200, 298, 235, 327]
	  Orientation		  "left"
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  align_bp		  off
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "35,29,1,1,white,blue,0,087b5522,left"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 ],[0 0 29 29 ],[0.77 0.82 0.91]);\npatch([10 5 12 5 10 18 20 22 30 24 18 13 20 13 18 24 30 22 20 18 10 ],[3 8 15 22 27 27 25 27 27 21 27 22 15 8 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 35 35 0 0 ],[0 0 29 29 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newlineand\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux"
	  Ports			  [3, 1]
	  Position		  [690, 61, 715, 129]
	  SourceBlock		  "xbsIndex_r4/Mux"
	  SourceType		  "Xilinx Bus Multiplexer Block"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "mux"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "25,68,1,1,white,blue,3,613f58e1,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 ],[0 9.71429 58.2857 68 ],[0.77 0.82 0.91]);\npatch([6 2 8 2 6 13 15 17 24 18 13 9 14 9 13 18 24 17 15 13 6 ],[24 28 34 40 44 44 42 44 44 38 43 39 34 29 25 30 24 24 26 24 24 ],[0.98 0.96 0.92]);\nplot([0 25 25 0 0 ],[0 9.71429 58.2857 68 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');\ncolor('black');disp('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register2"
	  Ports			  [3, 1]
	  Position		  [200, 335, 245, 385]
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  on
	  en			  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "register"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,50,3,1,white,blue,0,923c1847,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 50 50 ],[0.77 0.82 0.91]);\npatch([10 3 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[7 14 25 36 43 43 40 43 43 33 43 36 25 14 7 17 7 7 10 7 7 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 50 50 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black');port_label('input',2,'rst');\ncolor('black');port_label('input',3,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register3"
	  Ports			  [3, 1]
	  Position		  [595, 245, 640, 295]
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  on
	  en			  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "register"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,50,3,1,white,blue,0,923c1847,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 50 50 ],[0.77 0.82 0.91]);\npatch([10 3 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[7 14 25 36 43 43 40 43 43 33 43 36 25 14 7 17 7 7 10 7 7 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 50 50 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black');port_label('input',2,'rst');\ncolor('black');port_label('input',3,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope"
	  Ports			  [2]
	  Position		  [910, 21, 940, 54]
	  Floating		  off
	  Location		  [-3, 41, 1277, 991]
	  Open			  off
	  NumInputPorts		  "2"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	    axes2		    "%<SignalLabel>"
	  }
	  YMin			  "0~-1e+022"
	  YMax			  "2~1.7e+023"
	  SaveName		  "ScopeData3"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	  SampleTime		  "0"
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope1"
	  Ports			  [2]
	  Position		  [285, 226, 315, 259]
	  Floating		  off
	  Location		  [5, 49, 1277, 991]
	  Open			  off
	  NumInputPorts		  "2"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	    axes2		    "%<SignalLabel>"
	  }
	  YMin			  "0~-1e+022"
	  YMax			  "2~1.7e+023"
	  SaveName		  "ScopeData2"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	  SampleTime		  "0"
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope2"
	  Ports			  [3]
	  Position		  [535, 345, 570, 415]
	  Floating		  off
	  Location		  [5, 49, 1285, 999]
	  Open			  off
	  NumInputPorts		  "3"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "%<SignalLabel>"
	    axes2		    "%<SignalLabel>"
	    axes3		    "%<SignalLabel>"
	  }
	  YMin			  "-1.67772e+007~0~-5"
	  YMax			  "4.5e+023~1~5"
	  SaveName		  "ScopeData11"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	  SampleTime		  "0"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "sync_delay1"
	  Ports			  [1, 1]
	  Position		  [100, 350, 150, 370]
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskType		  "sync_delay"
	  MaskDescription	  "Delay an infrequent boolean pulse by the specified number of clocks."
	  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\casper_library\\doc\\sync_delay_usage.html''])')"
	  MaskPromptString	  "Delay Length: "
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "DelayLen=@1;"
	  MaskInitialization	  "BitWidth = max(2, ceil(log2(DelayLen+1)));\nUseCounter = 1;\nif DelayLen == 0,\n	UseCounter = 0;\nend"
	  MaskDisplay		  "fprintf('Z^-%d', DelayLen)"
	  MaskSelfModifiable	  on
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "wait_time"
	  System {
	    Name		    "sync_delay1"
	    Location		    [383, 134, 876, 622]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.196850, 0.196850, 0.196850, 0.196850]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In"
	      Position		      [15, 203, 45, 217]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant"
	      Ports		      [0, 1]
	      Position		      [145, 157, 190, 183]
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      arith_type	      "Unsigned"
	      const		      "1"
	      n_bits		      "BitWidth"
	      bin_pt		      "0"
	      explicit_period	      on
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "constant"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,26,1,1,white,blue,0,06094819,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([15 11 17 11 15 22 24 26 33 27 21 17 23 17 21 27 33 26 24 22 15 ],[3 7 13 19 23 23 21 23 23 17 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 26 26 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant1"
	      Ports		      [0, 1]
	      Position		      [140, 267, 185, 293]
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      arith_type	      "Unsigned"
	      const		      "0"
	      n_bits		      "BitWidth"
	      bin_pt		      "0"
	      explicit_period	      on
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "constant"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,26,0,1,white,blue,0,72d575a1,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([15 11 17 11 15 22 24 26 33 27 21 17 23 17 21 27 33 26 24 22 15 ],[3 7 13 19 23 23 21 23 23 17 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 26 26 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant2"
	      Ports		      [0, 1]
	      Position		      [70, 217, 115, 243]
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      arith_type	      "Unsigned"
	      const		      "DelayLen"
	      n_bits		      "BitWidth"
	      bin_pt		      "0"
	      explicit_period	      on
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "constant"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,26,0,1,white,blue,0,e8ccd01a,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([15 11 17 11 15 22 24 26 33 27 21 17 23 17 21 27 33 26 24 22 15 ],[3 7 13 19 23 23 21 23 23 17 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 26 26 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'2000');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant3"
	      Ports		      [0, 1]
	      Position		      [235, 102, 280, 128]
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      arith_type	      "Unsigned"
	      const		      "UseCounter"
	      n_bits		      "1"
	      bin_pt		      "0"
	      explicit_period	      on
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "constant"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,26,1,1,white,blue,0,06094819,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 26 26 ],[0.77 0.82 0.91]);\npatch([15 11 17 11 15 22 24 26 33 27 21 17 23 17 21 27 33 26 24 22 15 ],[3 7 13 19 23 23 21 23 23 17 23 19 13 7 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 26 26 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'1');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [3, 1]
	      Position		      [135, 203, 185, 257]
	      SourceBlock	      "xbsIndex_r4/Counter"
	      SourceType	      "Xilinx Counter Block"
	      infoedit		      "Hardware notes: Free running counters are the least expensive in hardware.  A count limited counter is implemented by combining a counter with a comparator."
	      cnt_type		      "Free Running"
	      cnt_to		      "Inf"
	      operation		      "Down"
	      start_count	      "0"
	      cnt_by_val	      "1"
	      arith_type	      "Unsigned"
	      n_bits		      "BitWidth"
	      bin_pt		      "0"
	      load_pin		      on
	      rst		      off
	      en		      on
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      off
	      use_behavioral_HDL      off
	      use_rpm		      on
	      implementation	      "Fabric"
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "counter"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "50,54,3,1,white,blue,0,904db1eb,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 ],[0 0 54 54 ],[0.77 0.82 0.91]);\npatch([11 3 15 3 11 24 28 32 46 35 24 16 28 16 24 35 46 32 28 24 11 ],[7 15 27 39 47 47 43 47 47 36 47 39 27 15 7 18 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 0 54 54 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'load');\ncolor('black');port_label('input',2,'din');\ncolor('black');port_label('input',3,'en');\ncolor('black');port_label('output',1,'out');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical"
	      Ports		      [2, 1]
	      Position		      [85, 257, 115, 288]
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "OR"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "logical"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,31,2,1,white,blue,0,f4a65842,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 ],[0 0 31 31 ],[0.77 0.82 0.91]);\npatch([7 2 9 2 7 15 17 19 27 20 14 9 15 9 14 20 27 19 17 15 7 ],[4 9 16 23 28 28 26 28 28 21 27 22 16 10 5 11 4 4 6 4 4 ],[0.98 0.96 0.92]);\nplot([0 30 30 0 0 ],[0 0 31 31 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newlineor\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [3, 1]
	      Position		      [300, 112, 325, 178]
	      SourceBlock	      "xbsIndex_r4/Mux"
	      SourceType	      "Xilinx Bus Multiplexer Block"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "mux"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "25,66,1,1,white,blue,3,613f58e1,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 ],[0 9.42857 56.5714 66 ],[0.77 0.82 0.91]);\npatch([6 2 8 2 6 13 15 17 24 18 13 9 14 9 13 18 24 17 15 13 6 ],[23 27 33 39 43 43 41 43 43 37 42 38 33 28 24 29 23 23 25 23 23 ],[0.98 0.96 0.92]);\nplot([0 25 25 0 0 ],[0 9.42857 56.5714 66 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');\ncolor('black');disp('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational"
	      Ports		      [2, 1]
	      Position		      [210, 158, 255, 202]
	      SourceBlock	      "xbsIndex_r4/Relational"
	      SourceType	      "Xilinx Arithmetic Relational Operator Block"
	      mode		      "a=b"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "relational"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,44,2,1,white,blue,0,1b68ef8e,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 44 44 ],[0.77 0.82 0.91]);\npatch([10 3 13 3 10 22 25 28 40 30 21 14 23 14 21 30 40 28 25 22 10 ],[5 12 22 32 39 39 36 39 39 29 38 31 22 13 6 15 5 5 8 5 5 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 44 44 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');disp('\\newline\\bf{a=b}\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational1"
	      Ports		      [2, 1]
	      Position		      [210, 218, 255, 262]
	      SourceBlock	      "xbsIndex_r4/Relational"
	      SourceType	      "Xilinx Arithmetic Relational Operator Block"
	      mode		      "a!=b"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "relational"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,44,2,1,white,blue,0,1d65505e,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 44 44 ],[0.77 0.82 0.91]);\npatch([10 3 13 3 10 22 25 28 40 30 21 14 23 14 21 30 40 28 25 22 10 ],[5 12 22 32 39 39 36 39 39 29 38 31 22 13 6 15 5 5 8 5 5 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 44 44 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');disp('\\newline\\bf{a!=b}\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "warn period Logical0"
	      Ports		      []
	      Position		      [102, 232, 128, 257]
	      ShowName		      off
	      SourceBlock	      "xbsReplacements_r4/Warning"
	      SourceType	      ""
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      period		      "1"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "warn period Relational10"
	      Ports		      []
	      Position		      [242, 193, 268, 218]
	      ShowName		      off
	      SourceBlock	      "xbsReplacements_r4/Warning"
	      SourceType	      ""
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      period		      "1"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out"
	      Position		      [345, 138, 375, 152]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      Points		      [0, 0; 5, 0]
	      Branch {
		DstBlock		"Relational1"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Relational"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Constant1"
	      SrcPort		      1
	      Points		      [0, -30]
	      DstBlock		      "Relational1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      DstBlock		      "Relational"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant2"
	      SrcPort		      1
	      DstBlock		      "Counter"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "In"
	      SrcPort		      1
	      Points		      [15, 0]
	      Branch {
		DstBlock		"Counter"
		DstPort			1
	      }
	      Branch {
		Points			[0, 55]
		DstBlock		"Logical"
		DstPort			1
	      }
	      Branch {
		Points			[0, -65]
		DstBlock		"Mux"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Logical"
	      SrcPort		      1
	      DstBlock		      "Counter"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Relational1"
	      SrcPort		      1
	      Points		      [20, 0; 0, 75; -210, 0]
	      DstBlock		      "Logical"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Relational"
	      SrcPort		      1
	      Points		      [10, 0; 0, -15]
	      DstBlock		      "Mux"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Constant3"
	      SrcPort		      1
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Mux"
	      SrcPort		      1
	      DstBlock		      "Out"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "warn period Logical10"
	  Ports			  []
	  Position		  [712, 117, 738, 142]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r4/Warning"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  period		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "warn period Logical20"
	  Ports			  []
	  Position		  [222, 273, 248, 298]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r4/Warning"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  period		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "warn period Mux0"
	  Ports			  []
	  Position		  [702, 36, 728, 61]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r4/Warning"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  period		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "warn period Register20"
	  Ports			  []
	  Position		  [232, 310, 258, 335]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r4/Warning"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  period		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "warn period Register30"
	  Ports			  []
	  Position		  [627, 220, 653, 245]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r4/Warning"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  period		  "1"
	}
	Block {
	  BlockType		  Outport
	  Name			  "data_out"
	  Position		  [800, 88, 830, 102]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "oob"
	  Position		  [805, 333, 835, 347]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "valid_out"
	  Position		  [800, 153, 830, 167]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "Concat2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "oob"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync"
	  SrcPort		  1
	  Points		  [35, 0]
	  Branch {
	    DstBlock		    "sync_delay1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 50; 505, 0; 0, -50]
	    DstBlock		    "Concat2"
	    DstPort		    5
	  }
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  Points		  [0, 0; 25, 0]
	  Branch {
	    DstBlock		    "data_out"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -45]
	    DstBlock		    "Gateway Out1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "data_in"
	  SrcPort		  1
	  Points		  [625, 0]
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "adc_power"
	  SrcPort		  1
	  Points		  [625, 0]
	  DstBlock		  "Mux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Logical1"
	  SrcPort		  1
	  Points		  [0, 0; 20, 0]
	  Branch {
	    DstBlock		    "valid_out"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 30; 140, 0; 0, 325; -335, 0; 0, -245]
	    DstBlock		    "Register3"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "valid_in"
	  SrcPort		  1
	  Points		  [0, 0; 135, 0]
	  Branch {
	    DstBlock		    "Logical1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 80]
	    Branch {
	      DstBlock		      "Gateway Out2"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 50; 70, 0; 0, 25]
	      Branch {
		DstBlock		"Logical2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Inverter"
		DstPort			1
	      }
	    }
	  }
	}
	Line {
	  SrcBlock		  "Register2"
	  SrcPort		  1
	  Points		  [0, 0; 0, -40]
	  Branch {
	    DstBlock		    "Logical2"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [85, 0]
	    Branch {
	      Points		      [0, 60]
	      DstBlock		      "Gateway Out5"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [15, 0]
	      DstBlock		      "Logical"
	      DstPort		      2
	    }
	  }
	}
	Line {
	  SrcBlock		  "sync_delay1"
	  SrcPort		  1
	  Points		  [0, 0; 5, 0]
	  Branch {
	    Points		    [10, 0]
	    Branch {
	      DstBlock		      "Register2"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "Register2"
	      DstPort		      3
	    }
	  }
	  Branch {
	    Points		    [0, -105]
	    DstBlock		    "Gateway Out3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Gateway Out"
	  SrcPort		  1
	  Points		  [0, 5]
	  DstBlock		  "Scope"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out1"
	  SrcPort		  1
	  Points		  [10, 0]
	  DstBlock		  "Scope"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  DstBlock		  "Concat2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "eof"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Concat2"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "header"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Concat2"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "Gateway Out2"
	  SrcPort		  1
	  Points		  [0, 5]
	  DstBlock		  "Scope1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out3"
	  SrcPort		  1
	  Points		  [10, 0]
	  DstBlock		  "Scope1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical2"
	  SrcPort		  1
	  Points		  [-15, 0; 0, 45]
	  DstBlock		  "Register2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out4"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out5"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out6"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  Points		  [0, 0; 15, 0]
	  Branch {
	    Points		    [0, 90]
	    DstBlock		    "Gateway Out6"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [10, 0]
	    Branch {
	      DstBlock		      "Convert3"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, -150]
	      DstBlock		      "Logical1"
	      DstPort		      2
	    }
	  }
	}
	Line {
	  SrcBlock		  "Convert3"
	  SrcPort		  1
	  Points		  [0, 0; 15, 0]
	  Branch {
	    DstBlock		    "Concat2"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, -240; 105, 0]
	    Branch {
	      DstBlock		      "Mux"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, -50]
	      DstBlock		      "Gateway Out"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "Inverter"
	  SrcPort		  1
	  Points		  [30, 0]
	  Branch {
	    Points		    [0, 50]
	    DstBlock		    "Gateway Out4"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [5, 0]
	    DstBlock		    "Logical"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Register3"
	  SrcPort		  1
	  DstBlock		  "Concat2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "mrst"
	  SrcPort		  1
	  Points		  [50, 0]
	  Branch {
	    DstBlock		    "Register3"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 30]
	    DstBlock		    "Register3"
	    DstPort		    3
	  }
	}
	Annotation {
	  Name			  "ant_levels"
	  Position		  [302, 365]
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "pack_it0"
      Ports		      [6, 9]
      Position		      [950, 147, 1070, 323]
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      MaskDescription	      "Packetizes data coming in over a XAUI interface.  A packet consists of a 64 bit header (48 bits of \"mcnt\" and 16 bits of antenna), followed by 64 x \"payload\" bits of payload.  \"Mcnt\" (master count) is a counter which keeps track of how many packets have been transmitted since the last \"mrst\"."
      MaskPromptString	      "Payload Length (in 64 bit words)|Number of Antennas (2^?)|Number of X engines (2^?)|X engines per IP address (2^?)|Antennas per XAUI link (2^?)"
      MaskStyleString	      "edit,edit,edit,edit,edit"
      MaskTunableValueString  "on,on,on,on,on"
      MaskCallbackString      "||||"
      MaskEnableString	      "on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on"
      MaskVarAliasString      ",,,,"
      MaskVariables	      "payload_len=@1;ant_bits=@2;xeng_bits=@3;skip_xeng_bits=@4;skip_ant_bits=@5;"
      MaskInitialization      "packet_len = payload_len + 1;\npacket_bits = ceil(log2(packet_len));\npayload_bits = ceil(log2(payload_len));"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "32|3|3|1|1"
      MaskTabNameString	      ",,,,"
      System {
	Name			"pack_it0"
	Location		[2, 82, 1415, 773]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "din"
	  Position		  [20, 63, 50, 77]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "oob"
	  Position		  [250, 183, 280, 197]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "valid_in"
	  Position		  [20, 123, 50, 137]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "linkdown_in"
	  Position		  [20, 163, 50, 177]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "base_ant"
	  Position		  [60, 583, 90, 597]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "base_ip"
	  Position		  [55, 468, 85, 482]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat1"
	  Ports			  [3, 1]
	  Position		  [360, 549, 410, 631]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at zero."
	  num_inputs		  "3"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "concat"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,82,3,1,white,blue,0,97cf21e1,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 ],[0 0 82 82 ],[0.77 0.82 0.91]);\npatch([11 3 15 3 11 24 28 32 46 35 24 16 28 16 24 35 46 32 28 24 11 ],[21 29 41 53 61 61 57 61 61 50 61 53 41 29 21 32 21 21 25 21 21 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 0 82 82 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',3,'lo');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat6"
	  Ports			  [2, 1]
	  Position		  [380, 488, 410, 537]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at zero."
	  num_inputs		  "2"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "concat"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "30,49,1,1,white,blue,0,df1e5aba,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 ],[0 0 49 49 ],[0.77 0.82 0.91]);\npatch([7 2 9 2 7 15 17 19 27 20 14 9 15 9 14 20 27 19 17 15 7 ],[13 18 25 32 37 37 35 37 37 30 36 31 25 19 14 20 13 13 15 13 13 ],[0.98 0.96 0.92]);\nplot([0 30 30 0 0 ],[0 0 49 49 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant2"
	  Ports			  [0, 1]
	  Position		  [975, 366, 995, 384]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Unsigned"
	  const			  "packet_len-1"
	  n_bits		  "packet_bits+1"
	  bin_pt		  "0"
	  explicit_period	  on
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "constant"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "20,18,0,1,white,blue,0,d3a9ba59,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 ],[0 0 18 18 ],[0.77 0.82 0.91]);\npatch([5 2 6 2 5 10 11 12 17 13 9 6 10 6 9 13 17 12 11 10 5 ],[2 5 9 13 16 16 15 16 16 12 16 13 9 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 20 20 0 0 ],[0 0 18 18 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'32');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert"
	  Ports			  [1, 1]
	  Position		  [1070, 140, 1100, 150]
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "convert"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "30,10,1,1,white,blue,0,74901e60,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 ],[0 0 10 10 ],[0.77 0.82 0.91]);\npatch([13 11 13 11 13 16 17 18 21 19 17 15 17 15 17 19 21 18 17 16 13 ],[1 3 5 7 9 9 8 9 9 7 9 7 5 3 1 3 1 1 2 1 1 ],[0.98 0.96 0.92]);\nplot([0 30 30 0 0 ],[0 0 10 10 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay"
	  Ports			  [1, 1]
	  Position		  [1025, 180, 1065, 200]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "40,20,1,1,white,blue,0,fc531c0e,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 ],[0 0 20 20 ],[0.77 0.82 0.91]);\npatch([14 11 16 11 14 19 20 21 27 23 19 16 21 16 19 23 27 21 20 19 14 ],[2 5 10 15 18 18 17 18 18 14 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 40 40 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  Ports			  [1, 1]
	  Position		  [1025, 95, 1065, 115]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "40,20,1,1,white,blue,0,fc531c0e,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 ],[0 0 20 20 ],[0.77 0.82 0.91]);\npatch([14 11 16 11 14 19 20 21 27 23 19 16 21 16 19 23 27 21 20 19 14 ],[2 5 10 15 18 18 17 18 18 14 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 40 40 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay10"
	  Ports			  [1, 1]
	  Position		  [1195, 180, 1235, 200]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "40,20,1,1,white,blue,0,fc531c0e,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 ],[0 0 20 20 ],[0.77 0.82 0.91]);\npatch([14 11 16 11 14 19 20 21 27 23 19 16 21 16 19 23 27 21 20 19 14 ],[2 5 10 15 18 18 17 18 18 14 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 40 40 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay11"
	  Ports			  [1, 1]
	  Position		  [1195, 505, 1235, 525]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "40,20,1,1,white,blue,0,fc531c0e,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 ],[0 0 20 20 ],[0.77 0.82 0.91]);\npatch([14 11 16 11 14 19 20 21 27 23 19 16 21 16 19 23 27 21 20 19 14 ],[2 5 10 15 18 18 17 18 18 14 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 40 40 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay2"
	  Ports			  [1, 1]
	  Position		  [1025, 305, 1065, 325]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "40,20,1,1,white,blue,0,fc531c0e,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 ],[0 0 20 20 ],[0.77 0.82 0.91]);\npatch([14 11 16 11 14 19 20 21 27 23 19 16 21 16 19 23 27 21 20 19 14 ],[2 5 10 15 18 18 17 18 18 14 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 40 40 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay3"
	  Ports			  [1, 1]
	  Position		  [1025, 135, 1050, 155]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "25,20,1,1,white,blue,0,fc531c0e,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 ],[0 0 20 20 ],[0.77 0.82 0.91]);\npatch([7 4 9 4 7 12 13 14 20 16 12 9 14 9 12 16 20 14 13 12 7 ],[2 5 10 15 18 18 17 18 18 14 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 25 25 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay4"
	  Ports			  [1, 1]
	  Position		  [1025, 405, 1065, 425]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "40,20,1,1,white,blue,0,fc531c0e,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 ],[0 0 20 20 ],[0.77 0.82 0.91]);\npatch([14 11 16 11 14 19 20 21 27 23 19 16 21 16 19 23 27 21 20 19 14 ],[2 5 10 15 18 18 17 18 18 14 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 40 40 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay5"
	  Ports			  [1, 1]
	  Position		  [440, 140, 480, 160]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "40,20,1,1,white,blue,0,fc531c0e,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 ],[0 0 20 20 ],[0.77 0.82 0.91]);\npatch([14 11 16 11 14 19 20 21 27 23 19 16 21 16 19 23 27 21 20 19 14 ],[2 5 10 15 18 18 17 18 18 14 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 40 40 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay6"
	  Ports			  [1, 1]
	  Position		  [1195, 95, 1235, 115]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "40,20,1,1,white,blue,0,fc531c0e,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 ],[0 0 20 20 ],[0.77 0.82 0.91]);\npatch([14 11 16 11 14 19 20 21 27 23 19 16 21 16 19 23 27 21 20 19 14 ],[2 5 10 15 18 18 17 18 18 14 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 40 40 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay7"
	  Ports			  [1, 1]
	  Position		  [1195, 305, 1235, 325]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "40,20,1,1,white,blue,0,fc531c0e,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 ],[0 0 20 20 ],[0.77 0.82 0.91]);\npatch([14 11 16 11 14 19 20 21 27 23 19 16 21 16 19 23 27 21 20 19 14 ],[2 5 10 15 18 18 17 18 18 14 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 40 40 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay8"
	  Ports			  [1, 1]
	  Position		  [515, 120, 555, 140]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "40,20,1,1,white,blue,0,fc531c0e,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 ],[0 0 20 20 ],[0.77 0.82 0.91]);\npatch([14 11 16 11 14 19 20 21 27 23 19 16 21 16 19 23 27 21 20 19 14 ],[2 5 10 15 18 18 17 18 18 14 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 40 40 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay9"
	  Ports			  [1, 1]
	  Position		  [515, 140, 555, 160]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "40,20,1,1,white,blue,0,fc531c0e,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 ],[0 0 20 20 ],[0.77 0.82 0.91]);\npatch([14 11 16 11 14 19 20 21 27 23 19 16 21 16 19 23 27 21 20 19 14 ],[2 5 10 15 18 18 17 18 18 14 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 40 40 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  From
	  Name			  "From1"
	  Position		  [1080, 506, 1155, 524]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "dest_ip"
	}
	Block {
	  BlockType		  From
	  Name			  "From12"
	  Position		  [930, 226, 1005, 244]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "header"
	}
	Block {
	  BlockType		  From
	  Name			  "From14"
	  Position		  [930, 136, 1005, 154]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "header_valid"
	}
	Block {
	  BlockType		  From
	  Name			  "From15"
	  Position		  [790, 336, 865, 354]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "header_valid"
	}
	Block {
	  BlockType		  From
	  Name			  "From16"
	  Position		  [830, 101, 905, 119]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "packet_data"
	}
	Block {
	  BlockType		  From
	  Name			  "From19"
	  Position		  [830, 76, 905, 94]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "header_valid"
	}
	Block {
	  BlockType		  From
	  Name			  "From2"
	  Position		  [930, 306, 1005, 324]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "eof"
	}
	Block {
	  BlockType		  From
	  Name			  "From3"
	  Position		  [930, 406, 1005, 424]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "eof"
	}
	Block {
	  BlockType		  From
	  Name			  "From4"
	  Position		  [50, 526, 125, 544]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "header_valid"
	}
	Block {
	  BlockType		  From
	  Name			  "From5"
	  Position		  [790, 361, 865, 379]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "packet_data"
	}
	Block {
	  BlockType		  From
	  Name			  "From6"
	  Position		  [930, 181, 1005, 199]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "data_in"
	}
	Block {
	  BlockType		  From
	  Name			  "From8"
	  Position		  [650, 136, 725, 154]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "data_in"
	}
	Block {
	  BlockType		  From
	  Name			  "From9"
	  Position		  [50, 501, 125, 519]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "data_in"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto1"
	  Position		  [485, 508, 560, 522]
	  ShowName		  off
	  GotoTag		  "dest_ip"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto2"
	  Position		  [450, 182, 525, 198]
	  ShowName		  off
	  GotoTag		  "eof"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto3"
	  Position		  [80, 63, 155, 77]
	  ShowName		  off
	  GotoTag		  "data_in"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto4"
	  Position		  [455, 102, 530, 118]
	  ShowName		  off
	  GotoTag		  "packet_data"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto5"
	  Position		  [450, 202, 525, 218]
	  ShowName		  off
	  GotoTag		  "header_valid"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto6"
	  Position		  [440, 583, 515, 597]
	  ShowName		  off
	  GotoTag		  "header"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter"
	  Ports			  [1, 1]
	  Position		  [150, 133, 180, 147]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Inverter"
	  SourceType		  "Xilinx Inverter Block"
	  infoedit		  "Bitwise logical negation (one's complement) operator."
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "inv"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "30,14,1,1,white,blue,0,1ab4a85f,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 ],[0 0 14 14 ],[0.77 0.82 0.91]);\npatch([11 9 12 9 11 15 16 17 21 18 15 13 16 13 15 18 21 17 16 15 11 ],[2 4 7 10 12 12 11 12 12 9 12 10 7 4 2 5 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 30 30 0 0 ],[0 0 14 14 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Inverter1"
	  Ports			  [1, 1]
	  Position		  [1265, 328, 1295, 342]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Inverter"
	  SourceType		  "Xilinx Inverter Block"
	  infoedit		  "Bitwise logical negation (one's complement) operator."
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "inv"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "30,14,1,1,white,blue,0,1ab4a85f,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 ],[0 0 14 14 ],[0.77 0.82 0.91]);\npatch([11 9 12 9 11 15 16 17 21 18 15 13 16 13 15 18 21 17 16 15 11 ],[2 4 7 10 12 12 11 12 12 9 12 10 7 4 2 5 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 30 30 0 0 ],[0 0 14 14 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical"
	  Ports			  [2, 1]
	  Position		  [205, 123, 235, 147]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "30,24,1,1,white,blue,0,087b5522,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 ],[0 0 24 24 ],[0.77 0.82 0.91]);\npatch([9 5 11 5 9 15 17 19 26 21 16 12 18 12 16 21 26 19 17 15 9 ],[3 7 13 19 23 23 21 23 23 18 23 19 13 7 3 8 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 30 30 0 0 ],[0 0 24 24 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newlineand\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical1"
	  Ports			  [2, 1]
	  Position		  [1315, 304, 1345, 346]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "AND"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "30,42,1,1,white,blue,0,087b5522,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 ],[0 0 42 42 ],[0.77 0.82 0.91]);\npatch([7 2 9 2 7 15 17 19 27 20 14 9 15 9 14 20 27 19 17 15 7 ],[9 14 21 28 33 33 31 33 33 26 32 27 21 15 10 16 9 9 11 9 9 ],[0.98 0.96 0.92]);\nplot([0 30 30 0 0 ],[0 0 42 42 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newlineand\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical2"
	  Ports			  [2, 1]
	  Position		  [950, 93, 980, 117]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "30,24,2,1,white,blue,0,f4a65842,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 ],[0 0 24 24 ],[0.77 0.82 0.91]);\npatch([9 5 11 5 9 15 17 19 26 21 16 12 18 12 16 21 26 19 17 15 9 ],[3 7 13 19 23 23 21 23 23 18 23 19 13 7 3 8 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 30 30 0 0 ],[0 0 24 24 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newlineor\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux1"
	  Ports			  [3, 1]
	  Position		  [1125, 122, 1155, 258]
	  SourceBlock		  "xbsIndex_r4/Mux"
	  SourceType		  "Xilinx Bus Multiplexer Block"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "mux"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "30,136,1,1,white,blue,3,613f58e1,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 ],[0 19.4286 116.571 136 ],[0.77 0.82 0.91]);\npatch([7 2 9 2 7 15 17 19 27 20 14 9 15 9 14 20 27 19 17 15 7 ],[56 61 68 75 80 80 78 80 80 73 79 74 68 62 57 63 56 56 58 56 56 ],[0.98 0.96 0.92]);\nplot([0 30 30 0 0 ],[0 19.4286 116.571 136 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');\ncolor('black');disp('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register1"
	  Ports			  [2, 1]
	  Position		  [155, 497, 200, 548]
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  off
	  en			  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "register"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,51,2,1,white,blue,0,cc3303a0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 51 51 ],[0.77 0.82 0.91]);\npatch([10 3 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[8 15 26 37 44 44 41 44 44 34 44 37 26 15 8 18 8 8 11 8 8 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 51 51 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register2"
	  Ports			  [2, 1]
	  Position		  [750, 132, 795, 183]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  off
	  en			  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "register"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,51,2,1,white,blue,0,cc3303a0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 51 51 ],[0.77 0.82 0.91]);\npatch([10 3 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[8 15 26 37 44 44 41 44 44 34 44 37 26 15 8 18 8 8 11 8 8 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 51 51 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register5"
	  Ports			  [2, 1]
	  Position		  [1190, 377, 1235, 428]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  off
	  en			  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "register"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,51,2,1,white,blue,0,cc3303a0,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 51 51 ],[0.77 0.82 0.91]);\npatch([10 3 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[8 15 26 37 44 44 41 44 44 34 44 37 26 15 8 18 8 8 11 8 8 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 51 51 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational1"
	  Ports			  [2, 1]
	  Position		  [1050, 353, 1095, 382]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Relational"
	  SourceType		  "Xilinx Arithmetic Relational Operator Block"
	  mode			  "a!=b"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "relational"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,29,2,1,white,blue,0,1d65505e,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 29 29 ],[0.77 0.82 0.91]);\npatch([15 10 17 10 15 23 25 27 35 29 23 18 25 18 23 29 35 27 25 23 15 ],[3 8 15 22 27 27 25 27 27 21 27 22 15 8 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 29 29 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');disp('\\newline\\bf{a!=b}\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice1"
	  Ports			  [1, 1]
	  Position		  [275, 606, 305, 624]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardware notes: In hardware this block costs nothing."
	  nbits			  "skip_ant_bits"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "LSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "30,18,1,1,white,blue,0,b1026674,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 ],[0 0 18 18 ],[0.77 0.82 0.91]);\npatch([10 7 11 7 10 15 16 17 22 18 14 11 15 11 14 18 22 17 16 15 10 ],[2 5 9 13 16 16 15 16 16 12 16 13 9 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 30 30 0 0 ],[0 0 18 18 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice11"
	  Ports			  [1, 1]
	  Position		  [340, 492, 365, 508]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardware notes: In hardware this block costs nothing."
	  nbits			  "32 - (xeng_bits - skip_xeng_bits)"
	  boolean_output	  off
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "25,16,1,1,white,blue,0,b1026674,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 ],[0 0 16 16 ],[0.77 0.82 0.91]);\npatch([9 6 10 6 9 13 14 15 20 16 13 11 15 11 13 16 20 15 14 13 9 ],[2 5 9 13 16 16 15 16 16 12 15 13 9 5 3 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 25 25 0 0 ],[0 0 16 16 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice14"
	  Ports			  [1, 1]
	  Position		  [430, 507, 460, 523]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardware notes: In hardware this block costs nothing."
	  nbits			  "32"
	  boolean_output	  off
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "30,16,1,1,white,blue,0,b1026674,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 ],[0 0 16 16 ],[0.77 0.82 0.91]);\npatch([11 8 12 8 11 15 16 17 22 18 15 13 17 13 15 18 22 17 16 15 11 ],[2 5 9 13 16 16 15 16 16 12 15 13 9 5 3 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 30 30 0 0 ],[0 0 16 16 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice2"
	  Ports			  [1, 1]
	  Position		  [275, 556, 305, 574]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardware notes: In hardware this block costs nothing."
	  nbits			  "48"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "16"
	  base1			  "MSB of Input"
	  bit0			  "16"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "30,18,1,1,white,blue,0,b1026674,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 ],[0 0 18 18 ],[0.77 0.82 0.91]);\npatch([10 7 11 7 10 15 16 17 22 18 14 11 15 11 14 18 22 17 16 15 10 ],[2 5 9 13 16 16 15 16 16 12 16 13 9 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 30 30 0 0 ],[0 0 18 18 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice3"
	  Ports			  [1, 1]
	  Position		  [275, 581, 305, 599]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardware notes: In hardware this block costs nothing."
	  nbits			  "16-skip_ant_bits"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "LSB of Input"
	  bit0			  "skip_ant_bits"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "30,18,1,1,white,blue,0,b1026674,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 ],[0 0 18 18 ],[0.77 0.82 0.91]);\npatch([10 7 11 7 10 15 16 17 22 18 14 11 15 11 14 18 22 17 16 15 10 ],[2 5 9 13 16 16 15 16 16 12 16 13 9 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 30 30 0 0 ],[0 0 18 18 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice5"
	  Ports			  [1, 1]
	  Position		  [275, 517, 300, 533]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardware notes: In hardware this block costs nothing."
	  nbits			  "xeng_bits - skip_xeng_bits"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "16 + skip_xeng_bits"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "25,16,1,1,white,blue,0,b1026674,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 ],[0 0 16 16 ],[0.77 0.82 0.91]);\npatch([9 6 10 6 9 13 14 15 20 16 13 11 15 11 13 16 20 15 14 13 9 ],[2 5 9 13 16 16 15 16 16 12 15 13 9 5 3 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 25 25 0 0 ],[0 0 16 16 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice7"
	  Ports			  [1, 1]
	  Position		  [340, 517, 365, 533]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardware notes: In hardware this block costs nothing."
	  nbits			  "xeng_bits - skip_xeng_bits"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "25,16,1,1,white,blue,0,b1026674,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 ],[0 0 16 16 ],[0.77 0.82 0.91]);\npatch([9 6 10 6 9 13 14 15 20 16 13 11 15 11 13 16 20 15 14 13 9 ],[2 5 9 13 16 16 15 16 16 12 15 13 9 5 3 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 25 25 0 0 ],[0 0 16 16 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "neg_edge_delay"
	  Ports			  [1, 1]
	  Position		  [85, 162, 125, 178]
	  AncestorBlock		  "casper_library/Misc/pulse_ext"
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskType		  "pulse_ext"
	  MaskDescription	  "Extends a boolean signal to be high for the specified number of clocks after\nthe last high input."
	  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\casper_library\\doc\\pulse_ext_usage.html''])')"
	  MaskPromptString	  "Length of Pulse"
	  MaskStyleString	  "edit"
	  MaskTunableValueString  "on"
	  MaskEnableString	  "on"
	  MaskVisibilityString	  "on"
	  MaskToolTipString	  "on"
	  MaskVariables		  "pulse_len=@1;"
	  MaskInitialization	  "bits = ceil(log2(pulse_len+1));"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  MaskValueString	  "5"
	  System {
	    Name		    "neg_edge_delay"
	    Location		    [465, 320, 1027, 570]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "in"
	      Position		      [20, 43, 50, 57]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Constant5"
	      Ports		      [0, 1]
	      Position		      [145, 109, 215, 141]
	      SourceBlock	      "xbsIndex_r4/Constant"
	      SourceType	      "Xilinx Constant Block Block"
	      arith_type	      "Unsigned"
	      const		      "pulse_len"
	      n_bits		      "bits"
	      bin_pt		      "0"
	      explicit_period	      off
	      period		      "1"
	      dsp48_infoedit	      "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	      equ		      "P=C"
	      opselect		      "C"
	      inp2		      "PCIN>>17"
	      opr		      "+"
	      inp1		      "P"
	      carry		      "CIN"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "constant"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "70,32,0,1,white,blue,0,bac61723,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 70 70 0 ],[0 0 32 32 ],[0.77 0.82 0.91]);\npatch([26 21 28 21 26 34 36 38 47 40 33 28 35 28 33 40 47 38 36 34 26 ],[3 8 15 22 27 27 25 27 27 20 27 22 15 8 3 10 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 70 70 0 0 ],[0 0 32 32 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'5');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter3"
	      Ports		      [2, 1]
	      Position		      [165, 35, 215, 90]
	      SourceBlock	      "xbsIndex_r4/Counter"
	      SourceType	      "Xilinx Counter Block"
	      infoedit		      "Hardware notes: Free running counters are the least expensive in hardware.  A count limited counter is implemented by combining a counter with a comparator."
	      cnt_type		      "Free Running"
	      cnt_to		      "1023"
	      operation		      "Up"
	      start_count	      "0"
	      cnt_by_val	      "1"
	      arith_type	      "Unsigned"
	      n_bits		      "bits"
	      bin_pt		      "0"
	      load_pin		      off
	      rst		      on
	      en		      on
	      explicit_period	      "on"
	      period		      "1"
	      dbl_ovrd		      off
	      use_behavioral_HDL      off
	      use_rpm		      on
	      implementation	      "Fabric"
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "counter"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "50,55,2,1,white,blue,0,46c73e85,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 ],[0 0 55 55 ],[0.77 0.82 0.91]);\npatch([11 3 15 3 11 24 28 32 46 35 24 16 28 16 24 35 46 32 28 24 11 ],[8 16 28 40 48 48 44 48 48 37 48 40 28 16 8 19 8 8 12 8 8 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 0 55 55 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'rst');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'out');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Relational5"
	      Ports		      [2, 1]
	      Position		      [240, 93, 285, 137]
	      SourceBlock	      "xbsIndex_r4/Relational"
	      SourceType	      "Xilinx Arithmetic Relational Operator Block"
	      mode		      "a!=b"
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "relational"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "45,44,2,1,white,blue,0,1d65505e,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 44 44 ],[0.77 0.82 0.91]);\npatch([10 3 13 3 10 22 25 28 40 30 21 14 23 14 21 30 40 28 25 22 10 ],[5 12 22 32 39 39 36 39 39 29 38 31 22 13 6 15 5 5 8 5 5 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 44 44 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');disp('\\newline\\bf{a!=b}\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out"
	      Position		      [325, 108, 355, 122]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Line {
	      SrcBlock		      "Relational5"
	      SrcPort		      1
	      Points		      [5, 0]
	      Branch {
		DstBlock		"out"
		DstPort			1
	      }
	      Branch {
		Points			[0, 45; -160, 0; 0, -85]
		DstBlock		"Counter3"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Constant5"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "Relational5"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Counter3"
	      SrcPort		      1
	      Points		      [5, 0]
	      DstBlock		      "Relational5"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "in"
	      SrcPort		      1
	      DstBlock		      "Counter3"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "oob_decode"
	  Ports			  [2, 6]
	  Position		  [335, 105, 420, 215]
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  System {
	    Name		    "oob_decode"
	    Location		    [669, 243, 1113, 663]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "valid_in"
	      Position		      [165, 335, 195, 350]
	      Orientation	      "up"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "oob_in"
	      Position		      [15, 333, 45, 347]
	      NamePlacement	      "alternate"
	      Port		      "2"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter1"
	      Ports		      [1, 1]
	      Position		      [165, 103, 185, 117]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "20,14,1,1,white,blue,0,1ab4a85f,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 ],[0 0 14 14 ],[0.77 0.82 0.91]);\npatch([6 4 7 4 6 10 11 12 16 13 10 8 11 8 10 13 16 12 11 10 6 ],[2 4 7 10 12 12 11 12 12 9 12 10 7 4 2 5 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 20 20 0 0 ],[0 0 14 14 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Inverter5"
	      Ports		      [1, 1]
	      Position		      [165, 73, 185, 87]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Inverter"
	      SourceType	      "Xilinx Inverter Block"
	      infoedit		      "Bitwise logical negation (one's complement) operator."
	      en		      off
	      latency		      "0"
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "inv"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "20,14,1,1,white,blue,0,1ab4a85f,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 ],[0 0 14 14 ],[0.77 0.82 0.91]);\npatch([6 4 7 4 6 10 11 12 16 13 10 8 11 8 10 13 16 12 11 10 6 ],[2 4 7 10 12 12 11 12 12 9 12 10 7 4 2 5 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 20 20 0 0 ],[0 0 14 14 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('not');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical1"
	      Ports		      [3, 1]
	      Position		      [205, 73, 235, 117]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "AND"
	      inputs		      "3"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "logical"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,44,3,1,white,blue,0,5c2bfaa2,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 ],[0 0 44 44 ],[0.77 0.82 0.91]);\npatch([7 2 9 2 7 15 17 19 27 20 14 9 15 9 14 20 27 19 17 15 7 ],[10 15 22 29 34 34 32 34 34 27 33 28 22 16 11 17 10 10 12 10 10 ],[0.98 0.96 0.92]);\nplot([0 30 30 0 0 ],[0 0 44 44 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newlineand\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical2"
	      Ports		      [2, 1]
	      Position		      [205, 207, 235, 243]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "logical"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,36,1,1,white,blue,0,087b5522,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 ],[0 0 36 36 ],[0.77 0.82 0.91]);\npatch([7 2 9 2 7 15 17 19 27 20 14 9 15 9 14 20 27 19 17 15 7 ],[6 11 18 25 30 30 28 30 30 23 29 24 18 12 7 13 6 6 8 6 6 ],[0.98 0.96 0.92]);\nplot([0 30 30 0 0 ],[0 0 36 36 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newlineand\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical3"
	      Ports		      [2, 1]
	      Position		      [205, 287, 235, 323]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "logical"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,36,1,1,white,blue,0,087b5522,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 ],[0 0 36 36 ],[0.77 0.82 0.91]);\npatch([7 2 9 2 7 15 17 19 27 20 14 9 15 9 14 20 27 19 17 15 7 ],[6 11 18 25 30 30 28 30 30 23 29 24 18 12 7 13 6 6 8 6 6 ],[0.98 0.96 0.92]);\nplot([0 30 30 0 0 ],[0 0 36 36 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newlineand\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical4"
	      Ports		      [2, 1]
	      Position		      [205, 247, 235, 283]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "logical"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,36,1,1,white,blue,0,087b5522,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 ],[0 0 36 36 ],[0.77 0.82 0.91]);\npatch([7 2 9 2 7 15 17 19 27 20 14 9 15 9 14 20 27 19 17 15 7 ],[6 11 18 25 30 30 28 30 30 23 29 24 18 12 7 13 6 6 8 6 6 ],[0.98 0.96 0.92]);\nplot([0 30 30 0 0 ],[0 0 36 36 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newlineand\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical7"
	      Ports		      [2, 1]
	      Position		      [205, 167, 235, 203]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "AND"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "logical"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,36,1,1,white,blue,0,087b5522,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 ],[0 0 36 36 ],[0.77 0.82 0.91]);\npatch([7 2 9 2 7 15 17 19 27 20 14 9 15 9 14 20 27 19 17 15 7 ],[6 11 18 25 30 30 28 30 30 23 29 24 18 12 7 13 6 6 8 6 6 ],[0.98 0.96 0.92]);\nplot([0 30 30 0 0 ],[0 0 36 36 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newlineand\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice1"
	      Ports		      [1, 1]
	      Position		      [85, 206, 115, 224]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The output type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      on
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "2"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "slice"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,18,1,1,white,blue,0,b1026674,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 ],[0 0 18 18 ],[0.77 0.82 0.91]);\npatch([10 7 11 7 10 15 16 17 22 18 14 11 15 11 14 18 22 17 16 15 10 ],[2 5 9 13 16 16 15 16 16 12 16 13 9 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 30 30 0 0 ],[0 0 18 18 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice2"
	      Ports		      [1, 1]
	      Position		      [85, 286, 115, 304]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The output type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      on
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "0"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "slice"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,18,1,1,white,blue,0,b1026674,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 ],[0 0 18 18 ],[0.77 0.82 0.91]);\npatch([10 7 11 7 10 15 16 17 22 18 14 11 15 11 14 18 22 17 16 15 10 ],[2 5 9 13 16 16 15 16 16 12 16 13 9 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 30 30 0 0 ],[0 0 18 18 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice3"
	      Ports		      [1, 1]
	      Position		      [85, 246, 115, 264]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The output type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      on
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "1"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "slice"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,18,1,1,white,blue,0,b1026674,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 ],[0 0 18 18 ],[0.77 0.82 0.91]);\npatch([10 7 11 7 10 15 16 17 22 18 14 11 15 11 14 18 22 17 16 15 10 ],[2 5 9 13 16 16 15 16 16 12 16 13 9 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 30 30 0 0 ],[0 0 18 18 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice6"
	      Ports		      [1, 1]
	      Position		      [85, 166, 115, 184]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The output type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      on
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "3"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "slice"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,18,1,1,white,blue,0,b1026674,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 ],[0 0 18 18 ],[0.77 0.82 0.91]);\npatch([10 7 11 7 10 15 16 17 22 18 14 11 15 11 14 18 22 17 16 15 10 ],[2 5 9 13 16 16 15 16 16 12 16 13 9 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 30 30 0 0 ],[0 0 18 18 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Slice8"
	      Ports		      [1, 1]
	      Position		      [85, 126, 115, 144]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Slice"
	      SourceType	      "Xilinx Bit Slice Extractor Block"
	      infoedit		      "Extracts a given range of bits from each input sample and presents it at the output.  The output type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardware notes: In hardware this block costs nothing."
	      nbits		      "1"
	      boolean_output	      on
	      mode		      "Lower Bit Location + Width"
	      bit1		      "0"
	      base1		      "MSB of Input"
	      bit0		      "4"
	      base0		      "LSB of Input"
	      dbl_ovrd		      off
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "slice"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,18,1,1,white,blue,0,b1026674,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 ],[0 0 18 18 ],[0.77 0.82 0.91]);\npatch([10 7 11 7 10 15 16 17 22 18 14 11 15 11 14 18 22 17 16 15 10 ],[2 5 9 13 16 16 15 16 16 12 16 13 9 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 30 30 0 0 ],[0 0 18 18 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "packet_data"
	      Position		      [260, 88, 290, 102]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "mrst"
	      Position		      [260, 138, 290, 152]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "sync"
	      Position		      [260, 258, 290, 272]
	      Port		      "3"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "ant_levels"
	      Position		      [260, 178, 290, 192]
	      Port		      "4"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "eof"
	      Position		      [260, 218, 290, 232]
	      Port		      "5"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "header"
	      Position		      [260, 298, 290, 312]
	      Port		      "6"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Line {
	      SrcBlock		      "Slice8"
	      SrcPort		      1
	      Points		      [120, 0; 0, 10]
	      DstBlock		      "mrst"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "oob_in"
	      SrcPort		      1
	      Points		      [15, 0; 0, -50]
	      Branch {
		Points			[0, -35]
		Branch {
		  DstBlock		  "Slice3"
		  DstPort		  1
		}
		Branch {
		  Points		  [0, -40]
		  Branch {
		    DstBlock		    "Slice1"
		    DstPort		    1
		  }
		  Branch {
		    Points		    [0, -40]
		    Branch {
		    DstBlock		    "Slice6"
		    DstPort		    1
		    }
		    Branch {
		    Points		    [0, -40]
		    DstBlock		    "Slice8"
		    DstPort		    1
		    }
		  }
		}
	      }
	      Branch {
		Points			[0, 5]
		DstBlock		"Slice2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "valid_in"
	      SrcPort		      1
	      Points		      [0, 0; 0, -15]
	      Branch {
		DstBlock		"Logical3"
		DstPort			2
	      }
	      Branch {
		Points			[0, -40]
		Branch {
		  Points		  [0, -40]
		  Branch {
		    DstBlock		    "Logical2"
		    DstPort		    2
		  }
		  Branch {
		    Points		    [0, -40]
		    Branch {
		    DstBlock		    "Logical7"
		    DstPort		    2
		    }
		    Branch {
		    Points		    [0, -100]
		    DstBlock		    "Logical1"
		    DstPort		    2
		    }
		  }
		}
		Branch {
		  DstBlock		  "Logical4"
		  DstPort		  2
		}
	      }
	    }
	    Line {
	      SrcBlock		      "Logical1"
	      SrcPort		      1
	      DstBlock		      "packet_data"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter5"
	      SrcPort		      1
	      DstBlock		      "Logical1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical7"
	      SrcPort		      1
	      DstBlock		      "ant_levels"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice1"
	      SrcPort		      1
	      DstBlock		      "Logical2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical2"
	      SrcPort		      1
	      DstBlock		      "eof"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Slice6"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		DstBlock		"Logical7"
		DstPort			1
	      }
	      Branch {
		Points			[0, -95]
		DstBlock		"Inverter5"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Slice2"
	      SrcPort		      1
	      Points		      [0, 0; 25, 0]
	      Branch {
		DstBlock		"Logical3"
		DstPort			1
	      }
	      Branch {
		Points			[0, -185]
		DstBlock		"Inverter1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Logical3"
	      SrcPort		      1
	      DstBlock		      "header"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Inverter1"
	      SrcPort		      1
	      DstBlock		      "Logical1"
	      DstPort		      3
	    }
	    Line {
	      SrcBlock		      "Slice3"
	      SrcPort		      1
	      DstBlock		      "Logical4"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical4"
	      SrcPort		      1
	      DstBlock		      "sync"
	      DstPort		      1
	    }
	    Annotation {
	      Name		      "if we're not getting a header or ant_levels data, \nthen it must be ordinary data"
	      Position		      [172, 37]
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "payload_cnt"
	  Ports			  [2, 1]
	  Position		  [900, 331, 950, 384]
	  SourceBlock		  "xbsIndex_r4/Counter"
	  SourceType		  "Xilinx Counter Block"
	  infoedit		  "Hardware notes: Free running counters are the least expensive in hardware.  A count limited counter is implemented by combining a counter with a comparator."
	  cnt_type		  "Free Running"
	  cnt_to		  "packet_len - 1"
	  operation		  "Up"
	  start_count		  "0"
	  cnt_by_val		  "1"
	  arith_type		  "Unsigned"
	  n_bits		  "packet_bits+1"
	  bin_pt		  "0"
	  load_pin		  off
	  rst			  on
	  en			  on
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  off
	  use_behavioral_HDL	  off
	  use_rpm		  on
	  implementation	  "Fabric"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "counter"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "50,53,2,1,white,blue,0,46c73e85,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 50 50 0 ],[0 0 53 53 ],[0.77 0.82 0.91]);\npatch([11 3 15 3 11 24 28 32 46 35 24 16 28 16 24 35 46 32 28 24 11 ],[7 15 27 39 47 47 43 47 47 36 47 39 27 15 7 18 7 7 11 7 7 ],[0.98 0.96 0.92]);\nplot([0 50 50 0 0 ],[0 0 53 53 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'rst');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'out');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  Position		  [1360, 183, 1390, 197]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "valid_out"
	  Position		  [1360, 98, 1390, 112]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "dest_ip"
	  Position		  [1355, 508, 1385, 522]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "eof"
	  Position		  [1360, 318, 1390, 332]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "discard"
	  Position		  [1360, 398, 1390, 412]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "ant_levels"
	  Position		  [845, 153, 875, 167]
	  Port			  "6"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "ibob_sync"
	  Position		  [580, 143, 610, 157]
	  Port			  "7"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "linkdown_out"
	  Position		  [165, 163, 195, 177]
	  Port			  "8"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "mrst"
	  Position		  [615, 123, 645, 137]
	  Port			  "9"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "Mux1"
	  SrcPort		  1
	  DstBlock		  "Delay10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "payload_cnt"
	  SrcPort		  1
	  DstBlock		  "Relational1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Relational1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From5"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "payload_cnt"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Inverter"
	  SrcPort		  1
	  DstBlock		  "Logical"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "neg_edge_delay"
	  SrcPort		  1
	  Points		  [0, 0; 5, 0]
	  Branch {
	    DstBlock		    "linkdown_out"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Inverter"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "valid_in"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Logical"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "oob_decode"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "linkdown_in"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "neg_edge_delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "oob"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "oob_decode"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Register2"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "ant_levels"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "din"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Goto3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From8"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Register2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From15"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "payload_cnt"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "oob_decode"
	  SrcPort		  2
	  DstBlock		  "Delay8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "oob_decode"
	  SrcPort		  4
	  DstBlock		  "Register2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "oob_decode"
	  SrcPort		  3
	  DstBlock		  "Delay5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "oob_decode"
	  SrcPort		  1
	  DstBlock		  "Goto4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Relational1"
	  SrcPort		  1
	  Points		  [0, 20]
	  DstBlock		  "Register5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register5"
	  SrcPort		  1
	  Points		  [0, 0; 10, 0]
	  Branch {
	    DstBlock		    "discard"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Inverter1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "oob_decode"
	  SrcPort		  6
	  DstBlock		  "Goto5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Mux1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From14"
	  SrcPort		  1
	  DstBlock		  "Delay3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "base_ip"
	  SrcPort		  1
	  Points		  [230, 0; 0, 25]
	  DstBlock		  "Slice11"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice11"
	  SrcPort		  1
	  DstBlock		  "Concat6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice7"
	  SrcPort		  1
	  DstBlock		  "Concat6"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Concat6"
	  SrcPort		  1
	  DstBlock		  "Slice14"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From4"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Register1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From9"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Register1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice2"
	  SrcPort		  1
	  DstBlock		  "Concat1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register1"
	  SrcPort		  1
	  Points		  [0, 0; 40, 0]
	  Branch {
	    Points		    [0, 40]
	    Branch {
	      DstBlock		      "Slice2"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 50]
	      DstBlock		      "Slice1"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "Slice5"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Concat1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Goto6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice1"
	  SrcPort		  1
	  DstBlock		  "Concat1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Slice3"
	  SrcPort		  1
	  DstBlock		  "Concat1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "base_ant"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Slice3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From12"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Mux1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Logical2"
	  SrcPort		  1
	  DstBlock		  "Delay1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  DstBlock		  "Delay6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay2"
	  SrcPort		  1
	  DstBlock		  "Delay7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Mux1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay3"
	  SrcPort		  1
	  DstBlock		  "Convert"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From6"
	  SrcPort		  1
	  DstBlock		  "Delay"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From16"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Logical2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From19"
	  SrcPort		  1
	  Points		  [20, 0; 0, 15]
	  DstBlock		  "Logical2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay5"
	  SrcPort		  1
	  DstBlock		  "Delay9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay4"
	  SrcPort		  1
	  DstBlock		  "Register5"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Delay6"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "valid_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay8"
	  SrcPort		  1
	  DstBlock		  "mrst"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay9"
	  SrcPort		  1
	  DstBlock		  "ibob_sync"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Inverter1"
	  SrcPort		  1
	  DstBlock		  "Logical1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Logical1"
	  SrcPort		  1
	  DstBlock		  "eof"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay7"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Logical1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay10"
	  SrcPort		  1
	  DstBlock		  "dout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice5"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Slice7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay11"
	  SrcPort		  1
	  DstBlock		  "dest_ip"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice14"
	  SrcPort		  1
	  DstBlock		  "Goto1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From1"
	  SrcPort		  1
	  DstBlock		  "Delay11"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "oob_decode"
	  SrcPort		  5
	  DstBlock		  "Goto2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From2"
	  SrcPort		  1
	  DstBlock		  "Delay2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From3"
	  SrcPort		  1
	  DstBlock		  "Delay4"
	  DstPort		  1
	}
	Annotation {
	  Name			  "mcnt encodes both spectrum number\nand frequency number.  Frequency number\nmaps to a destination ip address by skipping\nbits for the number of X engines which\nshare a single 10GbE port."
	  Position		  [644, 599]
	}
	Annotation {
	  Name			  "A packet has 1x64 bit header\ncontaining mcnt and antenna.\nThe rest of the packet is antenna data.  \n\nSync is a heartbeat signal and is no longer used"
	  Position		  [478, 38]
	}
	Annotation {
	  Name			  "This is a safety check to ensure that the packet is the right size"
	  Position		  [958, 443]
	}
	Annotation {
	  Name			  "wait for a while after a XAUI link dies"
	  Position		  [117, 216]
	}
	Annotation {
	  Name			  "Incoming data can be:\n1) header\n2) ordinary data\n3) last word of ordinary data (enf-of-frame set)\n4) ADC levels indication\n OOB bits determine whch it is.\nIn addition, it is possible for OOB to carry a signals:\nSync: ibob heartbeat. Sync is no longer used.\nmrst: Master reset."
	  Position		  [338, 294]
	  HorizontalAlignment	  "left"
	}
	Annotation {
	  Name			  "when we get adc power levels \ndata, clock it in"
	  Position		  [820, 206]
	  HorizontalAlignment	  "right"
	}
	Annotation {
	  Name			  "Mangle header to include base antenna's offset.\nThis is used for the packet header and so must be valid at the start of the packet."
	  Position		  [110, 649]
	  HorizontalAlignment	  "left"
	}
	Annotation {
	  Name			  "Header format is defined here\nas 48 bits of mcnt in MSB, 16 bits of\nantenna in LSB."
	  Position		  [743, 24]
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "packetiser1"
      Ports		      [3, 5]
      Position		      [210, 487, 295, 583]
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      MaskDescription	      "Package 32 bit data into 64 bits and identify data as coming from antenna 0 or 1"
      MaskPromptString	      "Payload length: (in 64bit words) (2^n)|Number of antennas on this link (2^n)"
      MaskStyleString	      "edit,edit"
      MaskTunableValueString  "on,on"
      MaskCallbackString      "|"
      MaskEnableString	      "on,on"
      MaskVisibilityString    "on,on"
      MaskToolTipString	      "on,on"
      MaskVarAliasString      ","
      MaskVariables	      "nwrd_bits=@1;ant_bits=@2;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "5|1"
      MaskTabNameString	      ","
      System {
	Name			"packetiser1"
	Location		[2, 82, 1357, 772]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "data_in"
	  Position		  [645, 283, 675, 297]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "sync_in"
	  Position		  [645, 233, 675, 247]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "mrst_in"
	  Position		  [645, 203, 675, 217]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat1"
	  Ports			  [3, 1]
	  Position		  [835, 525, 880, 575]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at zero."
	  num_inputs		  "3"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "concat"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,50,3,1,white,blue,0,97cf21e1,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 50 50 ],[0.77 0.82 0.91]);\npatch([10 3 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[7 14 25 36 43 43 40 43 43 33 43 36 25 14 7 17 7 7 10 7 7 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 50 50 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',3,'lo');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat10"
	  Ports			  [2, 1]
	  Position		  [760, 253, 805, 302]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at zero."
	  num_inputs		  "2"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "concat"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,49,1,1,white,blue,0,df1e5aba,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 49 49 ],[0.77 0.82 0.91]);\npatch([10 3 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[7 14 25 36 43 43 40 43 43 33 43 36 25 14 7 17 7 7 10 7 7 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 49 49 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant"
	  Ports			  [0, 1]
	  Position		  [615, 505, 655, 525]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Unsigned"
	  const			  "0"
	  n_bits		  "nwrd_bits+ant_bits+1"
	  bin_pt		  "0"
	  explicit_period	  on
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "constant"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "40,20,0,1,white,blue,0,72d575a1,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 ],[0 0 20 20 ],[0.77 0.82 0.91]);\npatch([14 11 16 11 14 19 20 21 27 23 19 16 21 16 19 23 27 21 20 19 14 ],[2 5 10 15 18 18 17 18 18 14 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 40 40 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant1"
	  Ports			  [0, 1]
	  Position		  [770, 540, 810, 560]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Unsigned"
	  const			  "0"
	  n_bits		  "16-ant_bits"
	  bin_pt		  "0"
	  explicit_period	  on
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "constant"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "40,20,0,1,white,blue,0,72d575a1,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 ],[0 0 20 20 ],[0.77 0.82 0.91]);\npatch([14 11 16 11 14 19 20 21 27 23 19 16 21 16 19 23 27 21 20 19 14 ],[2 5 10 15 18 18 17 18 18 14 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 40 40 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert4"
	  Ports			  [1, 1]
	  Position		  [995, 102, 1020, 118]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "convert"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "25,16,1,1,white,blue,0,74901e60,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 ],[0 0 16 16 ],[0.77 0.82 0.91]);\npatch([9 6 10 6 9 13 14 15 20 16 13 11 15 11 13 16 20 15 14 13 9 ],[2 5 9 13 16 16 15 16 16 12 15 13 9 5 3 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 25 25 0 0 ],[0 0 16 16 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  Ports			  [1, 1]
	  Position		  [745, 581, 770, 609]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "25,28,1,1,white,blue,0,fc531c0e,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 ],[0 0 28 28 ],[0.77 0.82 0.91]);\npatch([6 2 8 2 6 13 15 17 24 18 13 9 14 9 13 18 24 17 15 13 6 ],[4 8 14 20 24 24 22 24 24 18 23 19 14 9 5 10 4 4 6 4 4 ],[0.98 0.96 0.92]);\nplot([0 25 25 0 0 ],[0 0 28 28 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay11"
	  Ports			  [1, 1]
	  Position		  [720, 251, 745, 279]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "25,28,1,1,white,blue,0,fc531c0e,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 ],[0 0 28 28 ],[0.77 0.82 0.91]);\npatch([6 2 8 2 6 13 15 17 24 18 13 9 14 9 13 18 24 17 15 13 6 ],[4 8 14 20 24 24 22 24 24 18 23 19 14 9 5 10 4 4 6 4 4 ],[0.98 0.96 0.92]);\nplot([0 25 25 0 0 ],[0 0 28 28 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay2"
	  Ports			  [1, 1]
	  Position		  [745, 626, 770, 654]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "25,28,1,1,white,blue,0,fc531c0e,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 ],[0 0 28 28 ],[0.77 0.82 0.91]);\npatch([6 2 8 2 6 13 15 17 24 18 13 9 14 9 13 18 24 17 15 13 6 ],[4 8 14 20 24 24 22 24 24 18 23 19 14 9 5 10 4 4 6 4 4 ],[0.98 0.96 0.92]);\nplot([0 25 25 0 0 ],[0 0 28 28 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay3"
	  Ports			  [1, 1]
	  Position		  [845, 266, 870, 294]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "25,28,1,1,white,blue,0,fc531c0e,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 ],[0 0 28 28 ],[0.77 0.82 0.91]);\npatch([6 2 8 2 6 13 15 17 24 18 13 9 14 9 13 18 24 17 15 13 6 ],[4 8 14 20 24 24 22 24 24 18 23 19 14 9 5 10 4 4 6 4 4 ],[0.98 0.96 0.92]);\nplot([0 25 25 0 0 ],[0 0 28 28 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay4"
	  Ports			  [1, 1]
	  Position		  [750, 331, 775, 359]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "25,28,1,1,white,blue,0,fc531c0e,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 ],[0 0 28 28 ],[0.77 0.82 0.91]);\npatch([6 2 8 2 6 13 15 17 24 18 13 9 14 9 13 18 24 17 15 13 6 ],[4 8 14 20 24 24 22 24 24 18 23 19 14 9 5 10 4 4 6 4 4 ],[0.98 0.96 0.92]);\nplot([0 25 25 0 0 ],[0 0 28 28 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  From
	  Name			  "From1"
	  Position		  [965, 121, 1040, 139]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "data_out"
	}
	Block {
	  BlockType		  From
	  Name			  "From10"
	  Position		  [1075, 206, 1150, 224]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "header_valid"
	}
	Block {
	  BlockType		  From
	  Name			  "From11"
	  Position		  [1075, 246, 1150, 264]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "sync_out"
	}
	Block {
	  BlockType		  From
	  Name			  "From13"
	  Position		  [1075, 366, 1150, 384]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "header_valid"
	}
	Block {
	  BlockType		  From
	  Name			  "From2"
	  Position		  [965, 71, 1040, 89]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "data_valid"
	}
	Block {
	  BlockType		  From
	  Name			  "From20"
	  Position		  [965, 141, 1040, 159]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "header"
	}
	Block {
	  BlockType		  From
	  Name			  "From3"
	  Position		  [870, 101, 945, 119]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "header_valid"
	}
	Block {
	  BlockType		  From
	  Name			  "From4"
	  Position		  [645, 336, 720, 354]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "sync_in"
	}
	Block {
	  BlockType		  From
	  Name			  "From5"
	  Position		  [120, 506, 195, 524]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "sync_in"
	}
	Block {
	  BlockType		  From
	  Name			  "From6"
	  Position		  [1075, 281, 1150, 299]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "eof_out"
	}
	Block {
	  BlockType		  From
	  Name			  "From7"
	  Position		  [120, 471, 195, 489]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "mrst_in"
	}
	Block {
	  BlockType		  From
	  Name			  "From8"
	  Position		  [1075, 326, 1150, 344]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "sync_out"
	}
	Block {
	  BlockType		  From
	  Name			  "From9"
	  Position		  [1075, 226, 1150, 244]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "mrst_in"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out"
	  Ports			  [1, 1]
	  Position		  [365, 389, 420, 411]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depending on how they are configured."
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "55,22,1,1,white,yellow,0,38220381,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 22 22 ],[0.95 0.93 0.65]);\npatch([22 18 23 18 22 28 30 32 38 33 28 25 31 25 28 33 38 32 30 28 22 ],[2 6 11 16 20 20 18 20 20 15 20 17 11 5 2 7 2 2 4 2 2 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out1"
	  Ports			  [1, 1]
	  Position		  [1015, 473, 1070, 487]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depending on how they are configured."
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "55,14,1,1,white,yellow,0,38220381,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 14 14 ],[0.95 0.93 0.65]);\npatch([23 21 24 21 23 27 28 29 33 30 27 25 28 25 27 30 33 29 28 27 23 ],[2 4 7 10 12 12 11 12 12 9 12 10 7 4 2 5 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 14 14 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out17"
	  Ports			  [1, 1]
	  Position		  [1015, 458, 1070, 472]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depending on how they are configured."
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "55,14,1,1,white,yellow,0,38220381,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 14 14 ],[0.95 0.93 0.65]);\npatch([23 21 24 21 23 27 28 29 33 30 27 25 28 25 27 30 33 29 28 27 23 ],[2 4 7 10 12 12 11 12 12 9 12 10 7 4 2 5 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 14 14 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out18"
	  Ports			  [1, 1]
	  Position		  [1225, 198, 1280, 212]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depending on how they are configured."
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "55,14,1,1,white,yellow,0,38220381,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 14 14 ],[0.95 0.93 0.65]);\npatch([23 21 24 21 23 27 28 29 33 30 27 25 28 25 27 30 33 29 28 27 23 ],[2 4 7 10 12 12 11 12 12 9 12 10 7 4 2 5 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 14 14 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out19"
	  Ports			  [1, 1]
	  Position		  [1225, 228, 1280, 242]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depending on how they are configured."
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "55,14,1,1,white,yellow,0,38220381,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 14 14 ],[0.95 0.93 0.65]);\npatch([23 21 24 21 23 27 28 29 33 30 27 25 28 25 27 30 33 29 28 27 23 ],[2 4 7 10 12 12 11 12 12 9 12 10 7 4 2 5 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 14 14 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out2"
	  Ports			  [1, 1]
	  Position		  [1225, 213, 1280, 227]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depending on how they are configured."
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "55,14,1,1,white,yellow,0,38220381,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 14 14 ],[0.95 0.93 0.65]);\npatch([23 21 24 21 23 27 28 29 33 30 27 25 28 25 27 30 33 29 28 27 23 ],[2 4 7 10 12 12 11 12 12 9 12 10 7 4 2 5 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 14 14 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out20"
	  Ports			  [1, 1]
	  Position		  [1225, 243, 1280, 257]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depending on how they are configured."
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "55,14,1,1,white,yellow,0,38220381,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 14 14 ],[0.95 0.93 0.65]);\npatch([23 21 24 21 23 27 28 29 33 30 27 25 28 25 27 30 33 29 28 27 23 ],[2 4 7 10 12 12 11 12 12 9 12 10 7 4 2 5 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 14 14 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out3"
	  Ports			  [1, 1]
	  Position		  [1225, 183, 1280, 197]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depending on how they are configured."
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "55,14,1,1,white,yellow,0,38220381,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 14 14 ],[0.95 0.93 0.65]);\npatch([23 21 24 21 23 27 28 29 33 30 27 25 28 25 27 30 33 29 28 27 23 ],[2 4 7 10 12 12 11 12 12 9 12 10 7 4 2 5 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 14 14 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out4"
	  Ports			  [1, 1]
	  Position		  [1015, 428, 1070, 442]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depending on how they are configured."
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "55,14,1,1,white,yellow,0,38220381,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 14 14 ],[0.95 0.93 0.65]);\npatch([23 21 24 21 23 27 28 29 33 30 27 25 28 25 27 30 33 29 28 27 23 ],[2 4 7 10 12 12 11 12 12 9 12 10 7 4 2 5 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 14 14 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out5"
	  Ports			  [1, 1]
	  Position		  [1015, 443, 1070, 457]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depending on how they are configured."
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "55,14,1,1,white,yellow,0,38220381,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 14 14 ],[0.95 0.93 0.65]);\npatch([23 21 24 21 23 27 28 29 33 30 27 25 28 25 27 30 33 29 28 27 23 ],[2 4 7 10 12 12 11 12 12 9 12 10 7 4 2 5 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 14 14 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out6"
	  Ports			  [1, 1]
	  Position		  [365, 414, 420, 436]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depending on how they are configured."
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "55,22,1,1,white,yellow,0,38220381,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 22 22 ],[0.95 0.93 0.65]);\npatch([22 18 23 18 22 28 30 32 38 33 28 25 31 25 28 33 38 32 30 28 22 ],[2 6 11 16 20 20 18 20 20 15 20 17 11 5 2 7 2 2 4 2 2 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out7"
	  Ports			  [1, 1]
	  Position		  [365, 439, 420, 461]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depending on how they are configured."
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "55,22,1,1,white,yellow,0,38220381,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 22 22 ],[0.95 0.93 0.65]);\npatch([22 18 23 18 22 28 30 32 38 33 28 25 31 25 28 33 38 32 30 28 22 ],[2 6 11 16 20 20 18 20 20 15 20 17 11 5 2 7 2 2 4 2 2 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 22 22 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto1"
	  Position		  [1005, 543, 1080, 557]
	  ShowName		  off
	  GotoTag		  "header"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto2"
	  Position		  [1005, 648, 1080, 662]
	  ShowName		  off
	  GotoTag		  "data_valid"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto3"
	  Position		  [910, 273, 985, 287]
	  ShowName		  off
	  GotoTag		  "data_out"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto4"
	  Position		  [815, 338, 890, 352]
	  ShowName		  off
	  GotoTag		  "sync_out"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto5"
	  Position		  [700, 233, 775, 247]
	  ShowName		  off
	  GotoTag		  "sync_in"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto6"
	  Position		  [700, 203, 775, 217]
	  ShowName		  off
	  GotoTag		  "mrst_in"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto7"
	  Position		  [1005, 588, 1080, 602]
	  ShowName		  off
	  GotoTag		  "header_valid"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto8"
	  Position		  [1005, 613, 1080, 627]
	  ShowName		  off
	  GotoTag		  "eof_out"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical2"
	  Ports			  [3, 1]
	  Position		  [945, 637, 970, 673]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "OR"
	  inputs		  "3"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "25,36,3,1,white,blue,0,bd50cad4,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 ],[0 0 36 36 ],[0.77 0.82 0.91]);\npatch([6 2 8 2 6 13 15 17 24 18 13 9 14 9 13 18 24 17 15 13 6 ],[8 12 18 24 28 28 26 28 28 22 27 23 18 13 9 14 8 8 10 8 8 ],[0.98 0.96 0.92]);\nplot([0 25 25 0 0 ],[0 0 36 36 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newlineor\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux"
	  Ports			  [3, 1]
	  Position		  [1085, 96, 1110, 164]
	  SourceBlock		  "xbsIndex_r4/Mux"
	  SourceType		  "Xilinx Bus Multiplexer Block"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "mux"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "25,68,1,1,white,blue,3,613f58e1,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 ],[0 9.71429 58.2857 68 ],[0.77 0.82 0.91]);\npatch([6 2 8 2 6 13 15 17 24 18 13 9 14 9 13 18 24 17 15 13 6 ],[24 28 34 40 44 44 42 44 44 38 43 39 34 29 25 30 24 24 26 24 24 ],[0.98 0.96 0.92]);\nplot([0 25 25 0 0 ],[0 9.71429 58.2857 68 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');\ncolor('black');disp('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register"
	  Ports			  [3, 1]
	  Position		  [285, 471, 330, 519]
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  on
	  en			  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "register"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,48,3,1,white,blue,0,923c1847,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 48 48 ],[0.77 0.82 0.91]);\npatch([10 3 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[6 13 24 35 42 42 39 42 42 32 42 35 24 13 6 16 6 6 9 6 6 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black');port_label('input',2,'rst');\ncolor('black');port_label('input',3,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Relational"
	  Ports			  [2, 1]
	  Position		  [675, 503, 720, 547]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Relational"
	  SourceType		  "Xilinx Arithmetic Relational Operator Block"
	  mode			  "a=b"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "relational"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,44,2,1,white,blue,0,1b68ef8e,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 44 44 ],[0.77 0.82 0.91]);\npatch([10 3 13 3 10 22 25 28 40 30 21 14 23 14 21 30 40 28 25 22 10 ],[5 12 22 32 39 39 36 39 39 29 38 31 22 13 6 15 5 5 8 5 5 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 44 44 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');port_label('input',2,'b');\ncolor('black');disp('\\newline\\bf{a=b}\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope"
	  Ports			  [3]
	  Position		  [445, 390, 480, 460]
	  Floating		  off
	  Location		  [-3, 41, 1277, 991]
	  Open			  off
	  NumInputPorts		  "3"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "mrst"
	    axes2		    "sync_in"
	    axes3		    "reset_hold"
	  }
	  YMin			  "-16777200~0~-5"
	  YMax			  "4.5e+023~1~5"
	  SaveName		  "ScopeData8"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	  SampleTime		  "0"
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope1"
	  Ports			  [5]
	  Position		  [1300, 180, 1320, 260]
	  Floating		  off
	  Location		  [5, 49, 1277, 991]
	  Open			  off
	  NumInputPorts		  "5"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "data"
	    axes2		    "valid"
	    axes3		    "eof"
	    axes4		    "mrst"
	    axes5		    "sync"
	  }
	  YMin			  "0~0~0~-1~-1"
	  YMax			  "4e+013~1~1~1~1"
	  SaveName		  "ScopeData6"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	  SampleTime		  "0"
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope2"
	  Ports			  [4]
	  Position		  [1090, 426, 1105, 489]
	  Floating		  off
	  Location		  [5, 49, 1277, 992]
	  Open			  off
	  NumInputPorts		  "4"
	  ZoomMode		  "xonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "header"
	    axes2		    "data_valid"
	    axes3		    "header_valid"
	    axes4		    "sync_out"
	  }
	  YMin			  "0~0~0~-5"
	  YMax			  "6.5e+006~1~1~5"
	  SaveName		  "ScopeData7"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	  SampleTime		  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice1"
	  Ports			  [1, 1]
	  Position		  [465, 599, 485, 611]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardware notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  on
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "nwrd_bits+1"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "20,12,1,1,white,blue,0,b1026674,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 ],[0 0 12 12 ],[0.77 0.82 0.91]);\npatch([7 5 8 5 7 10 11 12 15 12 9 7 10 7 9 12 15 12 11 10 7 ],[1 3 6 9 11 11 10 11 11 8 11 9 6 3 1 4 1 1 2 1 1 ],[0.98 0.96 0.92]);\nplot([0 20 20 0 0 ],[0 0 12 12 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice11"
	  Ports			  [1, 1]
	  Position		  [465, 559, 485, 571]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardware notes: In hardware this block costs nothing."
	  nbits			  "ant_bits"
	  boolean_output	  on
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "nwrd_bits+1"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "20,12,1,1,white,blue,0,b1026674,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 ],[0 0 12 12 ],[0.77 0.82 0.91]);\npatch([7 5 8 5 7 10 11 12 15 12 9 7 10 7 9 12 15 12 11 10 7 ],[1 3 6 9 11 11 10 11 11 8 11 9 6 3 1 4 1 1 2 1 1 ],[0.98 0.96 0.92]);\nplot([0 20 20 0 0 ],[0 0 12 12 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice12"
	  Ports			  [1, 1]
	  Position		  [465, 634, 485, 646]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardware notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  on
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "20,12,1,1,white,blue,0,b1026674,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 ],[0 0 12 12 ],[0.77 0.82 0.91]);\npatch([7 5 8 5 7 10 11 12 15 12 9 7 10 7 9 12 15 12 11 10 7 ],[1 3 6 9 11 11 10 11 11 8 11 9 6 3 1 4 1 1 2 1 1 ],[0.98 0.96 0.92]);\nplot([0 20 20 0 0 ],[0 0 12 12 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "ant_bit_cnt"
	  Ports			  [1, 1]
	  Position		  [385, 581, 420, 619]
	  SourceBlock		  "xbsIndex_r4/Counter"
	  SourceType		  "Xilinx Counter Block"
	  infoedit		  "Hardware notes: Free running counters are the least expensive in hardware.  A count limited counter is implemented by combining a counter with a comparator."
	  cnt_type		  "Free Running"
	  cnt_to		  "Inf"
	  operation		  "Up"
	  start_count		  "0"
	  cnt_by_val		  "1"
	  arith_type		  "Unsigned"
	  n_bits		  "nwrd_bits+ant_bits+1"
	  bin_pt		  "0"
	  load_pin		  off
	  rst			  on
	  en			  off
	  explicit_period	  "on"
	  period		  "1"
	  dbl_ovrd		  off
	  use_behavioral_HDL	  off
	  use_rpm		  on
	  implementation	  "Fabric"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "counter"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "35,38,1,1,white,blue,0,300e9576,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 ],[0 0 38 38 ],[0.77 0.82 0.91]);\npatch([8 2 10 2 8 17 20 23 33 25 18 13 21 13 18 25 33 23 20 17 8 ],[5 11 19 27 33 33 30 33 33 25 32 27 19 11 6 13 5 5 8 5 5 ],[0.98 0.96 0.92]);\nplot([0 35 35 0 0 ],[0 0 38 38 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'rst');\ncolor('black');port_label('output',1,'out');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "edge"
	  Ports			  [1, 1]
	  Position		  [580, 596, 615, 614]
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskType		  "edge"
	  MaskDescription	  "Outputs true if a boolean input signal is not equal to its value last clock."
	  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\casper_library\\doc\\edge_usage.html''])')"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "edge"
	    Location		    [496, 234, 731, 318]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "in"
	      Position		      [25, 28, 55, 42]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay4"
	      Ports		      [1, 1]
	      Position		      [90, 25, 110, 45]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "20,20,1,1,white,blue,0,fc531c0e,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 ],[0 0 20 20 ],[0.77 0.82 0.91]);\npatch([4 1 6 1 4 9 10 11 17 13 9 6 11 6 9 13 17 11 10 9 4 ],[2 5 10 15 18 18 17 18 18 14 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 20 20 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical3"
	      Ports		      [2, 1]
	      Position		      [125, 28, 155, 57]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "XOR"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "logical"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,29,2,1,white,blue,0,54bbd59c,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 ],[0 0 29 29 ],[0.77 0.82 0.91]);\npatch([7 2 9 2 7 15 17 19 27 21 15 10 17 10 15 21 27 19 17 15 7 ],[3 8 15 22 27 27 25 27 27 21 27 22 15 8 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 30 30 0 0 ],[0 0 29 29 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newlinexor\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out"
	      Position		      [180, 38, 210, 52]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Line {
	      SrcBlock		      "in"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		Points			[0, 15]
		DstBlock		"Logical3"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Delay4"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Delay4"
	      SrcPort		      1
	      DstBlock		      "Logical3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical3"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "out"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "mcnt"
	  Ports			  [2, 1]
	  Position		  [740, 496, 775, 534]
	  SourceBlock		  "xbsIndex_r4/Counter"
	  SourceType		  "Xilinx Counter Block"
	  infoedit		  "Hardware notes: Free running counters are the least expensive in hardware.  A count limited counter is implemented by combining a counter with a comparator."
	  cnt_type		  "Free Running"
	  cnt_to		  "Inf"
	  operation		  "Up"
	  start_count		  "0"
	  cnt_by_val		  "1"
	  arith_type		  "Unsigned"
	  n_bits		  "48"
	  bin_pt		  "0"
	  load_pin		  off
	  rst			  on
	  en			  on
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  off
	  use_behavioral_HDL	  off
	  use_rpm		  on
	  implementation	  "Fabric"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "counter"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "35,38,2,1,white,blue,0,46c73e85,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 ],[0 0 38 38 ],[0.77 0.82 0.91]);\npatch([8 2 10 2 8 17 20 23 33 25 18 13 21 13 18 25 33 23 20 17 8 ],[5 11 19 27 33 33 30 33 33 25 32 27 19 11 6 13 5 5 8 5 5 ],[0.98 0.96 0.92]);\nplot([0 35 35 0 0 ],[0 0 38 38 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'rst');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'out');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "warn period Logical20"
	  Ports			  []
	  Position		  [957, 612, 983, 637]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r4/Warning"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  period		  "1"
	}
	Block {
	  BlockType		  Outport
	  Name			  "data_out"
	  Position		  [1175, 123, 1205, 137]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "valid_out"
	  Position		  [1175, 73, 1205, 87]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "header_out"
	  Position		  [1185, 368, 1215, 382]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "eof"
	  Position		  [1185, 283, 1215, 297]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  Position		  [1185, 328, 1215, 342]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "ant_bit_cnt"
	  SrcPort		  1
	  Points		  [0, 0; 10, 0]
	  Branch {
	    Points		    [0, -35]
	    Branch {
	      DstBlock		      "Slice11"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, -30]
	      DstBlock		      "Relational"
	      DstPort		      2
	    }
	  }
	  Branch {
	    Points		    [0, 5]
	    Branch {
	      Points		      [0, 35]
	      DstBlock		      "Slice12"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "Slice1"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "data_in"
	  SrcPort		  1
	  Points		  [25, 0]
	  Branch {
	    DstBlock		    "Delay11"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Concat10"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  DstBlock		  "Relational"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Relational"
	  SrcPort		  1
	  DstBlock		  "mcnt"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Slice1"
	  SrcPort		  1
	  DstBlock		  "edge"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "mcnt"
	  SrcPort		  1
	  Points		  [10, 0; 0, 20]
	  DstBlock		  "Concat1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  DstBlock		  "Concat1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Slice11"
	  SrcPort		  1
	  DstBlock		  "Concat1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Convert4"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  Points		  [0, 0; 35, 0]
	  Branch {
	    DstBlock		    "data_out"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 60]
	    DstBlock		    "Gateway Out3"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Concat1"
	  SrcPort		  1
	  Points		  [0, 0; 40, 0]
	  Branch {
	    DstBlock		    "Goto1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -115]
	    DstBlock		    "Gateway Out4"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "From20"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Mux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "From1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Slice12"
	  SrcPort		  1
	  DstBlock		  "Delay2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From2"
	  SrcPort		  1
	  Points		  [95, 0]
	  Branch {
	    DstBlock		    "valid_out"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 125]
	    DstBlock		    "Gateway Out18"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "From3"
	  SrcPort		  1
	  DstBlock		  "Convert4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync_in"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Goto5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "mrst_in"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Goto6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    Points		    [20, 0]
	    Branch {
	      DstBlock		      "ant_bit_cnt"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [355, 0]
	      DstBlock		      "mcnt"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "Gateway Out7"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "From6"
	  SrcPort		  1
	  DstBlock		  "eof"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From8"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out3"
	  SrcPort		  1
	  DstBlock		  "Scope1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out18"
	  SrcPort		  1
	  DstBlock		  "Scope1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out2"
	  SrcPort		  1
	  DstBlock		  "Scope1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Gateway Out19"
	  SrcPort		  1
	  DstBlock		  "Scope1"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Gateway Out20"
	  SrcPort		  1
	  DstBlock		  "Scope1"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "From10"
	  SrcPort		  1
	  Points		  [0, 5]
	  DstBlock		  "Gateway Out2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From9"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Gateway Out19"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From11"
	  SrcPort		  1
	  Points		  [0, -5]
	  DstBlock		  "Gateway Out20"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out4"
	  SrcPort		  1
	  DstBlock		  "Scope2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out5"
	  SrcPort		  1
	  DstBlock		  "Scope2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out17"
	  SrcPort		  1
	  DstBlock		  "Scope2"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "From4"
	  SrcPort		  1
	  DstBlock		  "Delay4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "edge"
	  SrcPort		  1
	  Points		  [65, 0; 0, -10; 35, 0]
	  Branch {
	    DstBlock		    "Delay1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 25; 180, 0]
	    Branch {
	      DstBlock		      "Goto8"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 25]
	      DstBlock		      "Logical2"
	      DstPort		      1
	    }
	  }
	}
	Line {
	  SrcBlock		  "Gateway Out1"
	  SrcPort		  1
	  DstBlock		  "Scope2"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  Points		  [110, 0]
	  Branch {
	    Points		    [65, 0]
	    Branch {
	      DstBlock		      "Goto7"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, -130]
	      DstBlock		      "Gateway Out17"
	      DstPort		      1
	    }
	  }
	  Branch {
	    Points		    [0, 60]
	    DstBlock		    "Logical2"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Delay2"
	  SrcPort		  1
	  Points		  [25, 0]
	  Branch {
	    Points		    [0, -190]
	    DstBlock		    "Gateway Out5"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 25]
	    DstBlock		    "Logical2"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "Delay4"
	  SrcPort		  1
	  Points		  [0, 0; 10, 0]
	  Branch {
	    DstBlock		    "Goto4"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 135]
	    DstBlock		    "Gateway Out1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "From7"
	  SrcPort		  1
	  Points		  [0, 0; 15, 0]
	  Branch {
	    Points		    [0, -80]
	    DstBlock		    "Gateway Out"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [35, 0]
	    Branch {
	      DstBlock		      "Register"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 30]
	      DstBlock		      "Register"
	      DstPort		      3
	    }
	  }
	}
	Line {
	  SrcBlock		  "From5"
	  SrcPort		  1
	  Points		  [40, 0]
	  Branch {
	    Points		    [25, 0; 0, -20]
	    DstBlock		    "Register"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, -90]
	    DstBlock		    "Gateway Out6"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Gateway Out"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out6"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out7"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Scope"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "From13"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "header_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical2"
	  SrcPort		  1
	  DstBlock		  "Goto2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay11"
	  SrcPort		  1
	  DstBlock		  "Concat10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Concat10"
	  SrcPort		  1
	  DstBlock		  "Delay3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay3"
	  SrcPort		  1
	  DstBlock		  "Goto3"
	  DstPort		  1
	}
	Annotation {
	  Name			  "after every sync pulse,\nthe next clock will be !valid while 32bits are concat'd into64.\nWe use this clock slice to send the header for the following packet"
	  Position		  [707, 726]
	  HorizontalAlignment	  "left"
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "packetiser2"
      Ports		      [3, 5]
      Position		      [220, 127, 305, 223]
      MinAlgLoopOccurrences   off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      MaskDescription	      "Package 32 bit data into 64 bits and identify data as coming from antenna 0 or 1"
      MaskPromptString	      "Payload length: (in 64bit words) (2^n)|Number of antennas on this link (2^n)"
      MaskStyleString	      "edit,edit"
      MaskTunableValueString  "on,on"
      MaskCallbackString      "|"
      MaskEnableString	      "on,on"
      MaskVisibilityString    "on,on"
      MaskToolTipString	      "on,on"
      MaskVarAliasString      ","
      MaskVariables	      "nwrd_bits=@1;ant_bits=@2;"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "5|1"
      MaskTabNameString	      ","
      System {
	Name			"packetiser2"
	Location		[2, 82, 1373, 772]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.196850, 0.196850, 0.196850, 0.196850]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "data_in"
	  Position		  [15, 243, 45, 257]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "sync_in"
	  Position		  [15, 193, 45, 207]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "mrst_in"
	  Position		  [15, 163, 45, 177]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat1"
	  Ports			  [3, 1]
	  Position		  [785, 405, 830, 455]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at zero."
	  num_inputs		  "3"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "concat"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,50,3,1,white,blue,0,97cf21e1,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 50 50 ],[0.77 0.82 0.91]);\npatch([10 3 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[7 14 25 36 43 43 40 43 43 33 43 36 25 14 7 17 7 7 10 7 7 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 50 50 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',3,'lo');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Concat10"
	  Ports			  [2, 1]
	  Position		  [810, 323, 855, 372]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Concat"
	  SourceType		  "Xilinx Bus Concatenator Block"
	  infoedit		  "Concatenates two or more inputs.  Output will be cast to an unsigned value with the binary point at zero."
	  num_inputs		  "2"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "concat"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,49,1,1,white,blue,0,df1e5aba,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 49 49 ],[0.77 0.82 0.91]);\npatch([10 3 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[7 14 25 36 43 43 40 43 43 33 43 36 25 14 7 17 7 7 10 7 7 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 49 49 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'hi');\ncolor('black');port_label('input',2,'lo');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Constant1"
	  Ports			  [0, 1]
	  Position		  [695, 423, 735, 437]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Constant"
	  SourceType		  "Xilinx Constant Block Block"
	  arith_type		  "Unsigned"
	  const			  "0"
	  n_bits		  "16-ant_bits"
	  bin_pt		  "0"
	  explicit_period	  on
	  period		  "1"
	  dsp48_infoedit	  "The use of this block for DSP48 instructions is deprecated.  Please use the Opmode block."
	  equ			  "P=C"
	  opselect		  "C"
	  inp2			  "PCIN>>17"
	  opr			  "+"
	  inp1			  "P"
	  carry			  "CIN"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "constant"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "40,14,0,1,white,blue,0,72d575a1,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 40 40 0 ],[0 0 14 14 ],[0.77 0.82 0.91]);\npatch([16 14 17 14 16 20 21 22 26 23 20 18 21 18 20 23 26 22 21 20 16 ],[2 4 7 10 12 12 11 12 12 9 12 10 7 4 2 5 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 40 40 0 0 ],[0 0 14 14 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'0');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert4"
	  Ports			  [1, 1]
	  Position		  [1070, 152, 1095, 168]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "Hardware notes: rounding and saturating require hardware resources; truncating and wrapping do not."
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "convert"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "25,16,1,1,white,blue,0,74901e60,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 ],[0 0 16 16 ],[0.77 0.82 0.91]);\npatch([9 6 10 6 9 13 14 15 20 16 13 11 15 11 13 16 20 15 14 13 9 ],[2 5 9 13 16 16 15 16 16 12 15 13 9 5 3 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 25 25 0 0 ],[0 0 16 16 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  Ports			  [1, 1]
	  Position		  [700, 456, 725, 484]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "25,28,1,1,white,blue,0,fc531c0e,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 ],[0 0 28 28 ],[0.77 0.82 0.91]);\npatch([6 2 8 2 6 13 15 17 24 18 13 9 14 9 13 18 24 17 15 13 6 ],[4 8 14 20 24 24 22 24 24 18 23 19 14 9 5 10 4 4 6 4 4 ],[0.98 0.96 0.92]);\nplot([0 25 25 0 0 ],[0 0 28 28 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay11"
	  Ports			  [1, 1]
	  Position		  [770, 321, 795, 349]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "25,28,1,1,white,blue,0,fc531c0e,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 ],[0 0 28 28 ],[0.77 0.82 0.91]);\npatch([6 2 8 2 6 13 15 17 24 18 13 9 14 9 13 18 24 17 15 13 6 ],[4 8 14 20 24 24 22 24 24 18 23 19 14 9 5 10 4 4 6 4 4 ],[0.98 0.96 0.92]);\nplot([0 25 25 0 0 ],[0 0 28 28 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay2"
	  Ports			  [1, 1]
	  Position		  [720, 346, 745, 374]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "25,28,1,1,white,blue,0,fc531c0e,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 ],[0 0 28 28 ],[0.77 0.82 0.91]);\npatch([6 2 8 2 6 13 15 17 24 18 13 9 14 9 13 18 24 17 15 13 6 ],[4 8 14 20 24 24 22 24 24 18 23 19 14 9 5 10 4 4 6 4 4 ],[0.98 0.96 0.92]);\nplot([0 25 25 0 0 ],[0 0 28 28 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay4"
	  Ports			  [1, 1]
	  Position		  [720, 501, 745, 529]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "25,28,1,1,white,blue,0,fc531c0e,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 ],[0 0 28 28 ],[0.77 0.82 0.91]);\npatch([6 2 8 2 6 13 15 17 24 18 13 9 14 9 13 18 24 17 15 13 6 ],[4 8 14 20 24 24 22 24 24 18 23 19 14 9 5 10 4 4 6 4 4 ],[0.98 0.96 0.92]);\nplot([0 25 25 0 0 ],[0 0 28 28 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay5"
	  Ports			  [1, 1]
	  Position		  [670, 131, 695, 159]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "25,28,1,1,white,blue,0,fc531c0e,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 ],[0 0 28 28 ],[0.77 0.82 0.91]);\npatch([6 2 8 2 6 13 15 17 24 18 13 9 14 9 13 18 24 17 15 13 6 ],[4 8 14 20 24 24 22 24 24 18 23 19 14 9 5 10 4 4 6 4 4 ],[0.98 0.96 0.92]);\nplot([0 25 25 0 0 ],[0 0 28 28 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay6"
	  Ports			  [1, 1]
	  Position		  [670, 106, 695, 134]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Delay"
	  SourceType		  "Xilinx Delay Block"
	  infoedit		  "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	  en			  off
	  latency		  "1"
	  dbl_ovrd		  off
	  reg_retiming		  on
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "delay"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "25,28,1,1,white,blue,0,fc531c0e,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 ],[0 0 28 28 ],[0.77 0.82 0.91]);\npatch([6 2 8 2 6 13 15 17 24 18 13 9 14 9 13 18 24 17 15 13 6 ],[4 8 14 20 24 24 22 24 24 18 23 19 14 9 5 10 4 4 6 4 4 ],[0.98 0.96 0.92]);\nplot([0 25 25 0 0 ],[0 0 28 28 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  From
	  Name			  "From1"
	  Position		  [980, 171, 1055, 189]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "data_out"
	}
	Block {
	  BlockType		  From
	  Name			  "From10"
	  Position		  [1105, 262, 1180, 278]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "header_valid"
	}
	Block {
	  BlockType		  From
	  Name			  "From11"
	  Position		  [1105, 292, 1180, 308]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "sync_out"
	}
	Block {
	  BlockType		  From
	  Name			  "From12"
	  Position		  [615, 353, 690, 367]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "data_in"
	}
	Block {
	  BlockType		  From
	  Name			  "From13"
	  Position		  [1105, 491, 1180, 509]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "header_valid"
	}
	Block {
	  BlockType		  From
	  Name			  "From14"
	  Position		  [695, 408, 770, 422]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "mcnt"
	}
	Block {
	  BlockType		  From
	  Name			  "From15"
	  Position		  [695, 438, 770, 452]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "ant"
	}
	Block {
	  BlockType		  From
	  Name			  "From16"
	  Position		  [610, 463, 685, 477]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "eof_out"
	}
	Block {
	  BlockType		  From
	  Name			  "From17"
	  Position		  [610, 508, 685, 522]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "valid_data"
	}
	Block {
	  BlockType		  From
	  Name			  "From18"
	  Position		  [1105, 309, 1180, 321]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "mcnt"
	}
	Block {
	  BlockType		  From
	  Name			  "From19"
	  Position		  [1105, 324, 1180, 336]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "ant"
	}
	Block {
	  BlockType		  From
	  Name			  "From2"
	  Position		  [980, 121, 1055, 139]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "valid_out"
	}
	Block {
	  BlockType		  From
	  Name			  "From20"
	  Position		  [980, 191, 1055, 209]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "header"
	}
	Block {
	  BlockType		  From
	  Name			  "From21"
	  Position		  [1105, 339, 1180, 351]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "eof_out"
	}
	Block {
	  BlockType		  From
	  Name			  "From22"
	  Position		  [330, 46, 405, 64]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "valid_out"
	}
	Block {
	  BlockType		  From
	  Name			  "From3"
	  Position		  [980, 151, 1055, 169]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "header_valid"
	}
	Block {
	  BlockType		  From
	  Name			  "From4"
	  Position		  [330, 61, 405, 79]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "sync_in"
	}
	Block {
	  BlockType		  From
	  Name			  "From5"
	  Position		  [330, 131, 405, 149]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "sync_in"
	}
	Block {
	  BlockType		  From
	  Name			  "From6"
	  Position		  [1105, 406, 1180, 424]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "eof_out"
	}
	Block {
	  BlockType		  From
	  Name			  "From7"
	  Position		  [330, 96, 405, 114]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "mrst_in"
	}
	Block {
	  BlockType		  From
	  Name			  "From8"
	  Position		  [1105, 451, 1180, 469]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "sync_out"
	}
	Block {
	  BlockType		  From
	  Name			  "From9"
	  Position		  [1105, 278, 1180, 292]
	  ShowName		  off
	  CloseFcn		  "tagdialog Close"
	  GotoTag		  "mrst_in"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out1"
	  Ports			  [1, 1]
	  Position		  [1255, 338, 1310, 352]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depending on how they are configured."
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "55,14,1,1,white,yellow,0,38220381,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 14 14 ],[0.95 0.93 0.65]);\npatch([23 21 24 21 23 27 28 29 33 30 27 25 28 25 27 30 33 29 28 27 23 ],[2 4 7 10 12 12 11 12 12 9 12 10 7 4 2 5 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 14 14 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out18"
	  Ports			  [1, 1]
	  Position		  [1255, 248, 1310, 262]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depending on how they are configured."
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "55,14,1,1,white,yellow,0,38220381,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 14 14 ],[0.95 0.93 0.65]);\npatch([23 21 24 21 23 27 28 29 33 30 27 25 28 25 27 30 33 29 28 27 23 ],[2 4 7 10 12 12 11 12 12 9 12 10 7 4 2 5 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 14 14 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out19"
	  Ports			  [1, 1]
	  Position		  [1255, 278, 1310, 292]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depending on how they are configured."
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "55,14,1,1,white,yellow,0,38220381,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 14 14 ],[0.95 0.93 0.65]);\npatch([23 21 24 21 23 27 28 29 33 30 27 25 28 25 27 30 33 29 28 27 23 ],[2 4 7 10 12 12 11 12 12 9 12 10 7 4 2 5 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 14 14 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out2"
	  Ports			  [1, 1]
	  Position		  [1255, 263, 1310, 277]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depending on how they are configured."
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "55,14,1,1,white,yellow,0,38220381,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 14 14 ],[0.95 0.93 0.65]);\npatch([23 21 24 21 23 27 28 29 33 30 27 25 28 25 27 30 33 29 28 27 23 ],[2 4 7 10 12 12 11 12 12 9 12 10 7 4 2 5 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 14 14 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out20"
	  Ports			  [1, 1]
	  Position		  [1255, 293, 1310, 307]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depending on how they are configured."
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "55,14,1,1,white,yellow,0,38220381,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 14 14 ],[0.95 0.93 0.65]);\npatch([23 21 24 21 23 27 28 29 33 30 27 25 28 25 27 30 33 29 28 27 23 ],[2 4 7 10 12 12 11 12 12 9 12 10 7 4 2 5 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 14 14 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out3"
	  Ports			  [1, 1]
	  Position		  [1255, 233, 1310, 247]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depending on how they are configured."
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "55,14,1,1,white,yellow,0,38220381,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 14 14 ],[0.95 0.93 0.65]);\npatch([23 21 24 21 23 27 28 29 33 30 27 25 28 25 27 30 33 29 28 27 23 ],[2 4 7 10 12 12 11 12 12 9 12 10 7 4 2 5 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 14 14 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out6"
	  Ports			  [1, 1]
	  Position		  [1255, 323, 1310, 337]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depending on how they are configured."
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "55,14,1,1,white,yellow,0,38220381,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 14 14 ],[0.95 0.93 0.65]);\npatch([23 21 24 21 23 27 28 29 33 30 27 25 28 25 27 30 33 29 28 27 23 ],[2 4 7 10 12 12 11 12 12 9 12 10 7 4 2 5 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 14 14 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out8"
	  Ports			  [1, 1]
	  Position		  [1255, 308, 1310, 322]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, or fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depending on how they are configured."
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "55,14,1,1,white,yellow,0,38220381,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 55 55 0 ],[0 0 14 14 ],[0.95 0.93 0.65]);\npatch([23 21 24 21 23 27 28 29 33 30 27 25 28 25 27 30 33 29 28 27 23 ],[2 4 7 10 12 12 11 12 12 9 12 10 7 4 2 5 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 55 55 0 0 ],[0 0 14 14 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto1"
	  Position		  [870, 423, 945, 437]
	  ShowName		  off
	  GotoTag		  "header"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto10"
	  Position		  [720, 113, 795, 127]
	  ShowName		  off
	  GotoTag		  "mcnt"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto11"
	  Position		  [720, 163, 795, 177]
	  ShowName		  off
	  GotoTag		  "valid_data"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto12"
	  Position		  [720, 203, 795, 217]
	  ShowName		  off
	  GotoTag		  "eof_out"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto2"
	  Position		  [870, 498, 945, 512]
	  ShowName		  off
	  GotoTag		  "valid_out"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto3"
	  Position		  [870, 343, 945, 357]
	  ShowName		  off
	  GotoTag		  "data_out"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto4"
	  Position		  [720, 48, 795, 62]
	  ShowName		  off
	  GotoTag		  "sync_out"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto5"
	  Position		  [70, 193, 145, 207]
	  ShowName		  off
	  GotoTag		  "sync_in"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto6"
	  Position		  [70, 163, 145, 177]
	  ShowName		  off
	  GotoTag		  "mrst_in"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto7"
	  Position		  [870, 463, 945, 477]
	  ShowName		  off
	  GotoTag		  "header_valid"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto8"
	  Position		  [70, 243, 145, 257]
	  ShowName		  off
	  GotoTag		  "data_in"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Goto
	  Name			  "Goto9"
	  Position		  [720, 138, 795, 152]
	  ShowName		  off
	  GotoTag		  "ant"
	  TagVisibility		  "local"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical1"
	  Ports			  [2, 1]
	  Position		  [630, 192, 655, 228]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "25,36,2,1,white,blue,0,f4a65842,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 ],[0 0 36 36 ],[0.77 0.82 0.91]);\npatch([6 2 8 2 6 13 15 17 24 18 13 9 14 9 13 18 24 17 15 13 6 ],[8 12 18 24 28 28 26 28 28 22 27 23 18 13 9 14 8 8 10 8 8 ],[0.98 0.96 0.92]);\nplot([0 25 25 0 0 ],[0 0 36 36 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newlineor\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Logical2"
	  Ports			  [2, 1]
	  Position		  [800, 487, 825, 523]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Logical"
	  SourceType		  "Xilinx Logical Block Block"
	  logical_function	  "OR"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "1"
	  bin_pt		  "0"
	  align_bp		  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "logical"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "25,36,2,1,white,blue,0,f4a65842,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 ],[0 0 36 36 ],[0.77 0.82 0.91]);\npatch([6 2 8 2 6 13 15 17 24 18 13 9 14 9 13 18 24 17 15 13 6 ],[8 12 18 24 28 28 26 28 28 22 27 23 18 13 9 14 8 8 10 8 8 ],[0.98 0.96 0.92]);\nplot([0 25 25 0 0 ],[0 0 36 36 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newlineor\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Mux"
	  Ports			  [3, 1]
	  Position		  [1115, 146, 1140, 214]
	  SourceBlock		  "xbsIndex_r4/Mux"
	  SourceType		  "Xilinx Bus Multiplexer Block"
	  inputs		  "2"
	  en			  off
	  latency		  "0"
	  precision		  "Full"
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "mux"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "25,68,1,1,white,blue,3,613f58e1,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 25 25 0 ],[0 9.71429 58.2857 68 ],[0.77 0.82 0.91]);\npatch([6 2 8 2 6 13 15 17 24 18 13 9 14 9 13 18 24 17 15 13 6 ],[24 28 34 40 44 44 42 44 44 38 43 39 34 29 25 30 24 24 26 24 24 ],[0.98 0.96 0.92]);\nplot([0 25 25 0 0 ],[0 9.71429 58.2857 68 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'sel');\ncolor('black');port_label('input',2,'d0');\ncolor('black');port_label('input',3,'d1');\ncolor('black');disp('\\bf{}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register"
	  Ports			  [3, 1]
	  Position		  [455, 96, 500, 144]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  on
	  en			  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "register"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,48,3,1,white,blue,0,923c1847,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 48 48 ],[0.77 0.82 0.91]);\npatch([10 3 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[6 13 24 35 42 42 39 42 42 32 42 35 24 13 6 16 6 6 9 6 6 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 48 48 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black');port_label('input',2,'rst');\ncolor('black');port_label('input',3,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register1"
	  Ports			  [3, 1]
	  Position		  [455, 30, 500, 80]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  on
	  en			  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "register"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "45,50,3,1,white,blue,0,923c1847,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 45 45 0 ],[0 0 50 50 ],[0.77 0.82 0.91]);\npatch([10 3 14 3 10 22 25 28 41 31 21 14 25 14 21 31 41 28 25 22 10 ],[7 14 25 36 43 43 40 43 43 33 43 36 25 14 7 17 7 7 10 7 7 ],[0.98 0.96 0.92]);\nplot([0 45 45 0 0 ],[0 0 50 50 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'d');\ncolor('black');port_label('input',2,'rst');\ncolor('black');port_label('input',3,'en');\ncolor('black');port_label('output',1,'q');\ncolor('black');disp('\\bf{z^{-1}}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Scope
	  Name			  "Scope1"
	  Ports			  [8]
	  Position		  [1335, 232, 1350, 353]
	  Floating		  off
	  Location		  [1, 45, 1376, 771]
	  Open			  off
	  NumInputPorts		  "8"
	  ZoomMode		  "yonly"
	  List {
	    ListType		    AxesTitles
	    axes1		    "data"
	    axes2		    "valid"
	    axes3		    "header_valid"
	    axes4		    "mrst"
	    axes5		    "sync"
	    axes6		    "mcnt"
	    axes7		    "ant"
	    axes8		    "eof"
	  }
	  YMin			  "0~0~0~-1~-1~-5~-5~-5"
	  YMax			  "4e+013~1~1~1~1~5~5~5"
	  SaveName		  "ScopeData6"
	  DataFormat		  "StructureWithTime"
	  LimitDataPoints	  off
	  SampleTime		  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice1"
	  Ports			  [1, 1]
	  Position		  [1205, 234, 1225, 246]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardware notes: In hardware this block costs nothing."
	  nbits			  "32"
	  boolean_output	  off
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "20,12,1,1,white,blue,0,b1026674,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 ],[0 0 12 12 ],[0.77 0.82 0.91]);\npatch([7 5 8 5 7 10 11 12 15 12 9 7 10 7 9 12 15 12 11 10 7 ],[1 3 6 9 11 11 10 11 11 8 11 9 6 3 1 4 1 1 2 1 1 ],[0.98 0.96 0.92]);\nplot([0 20 20 0 0 ],[0 0 12 12 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice11"
	  Ports			  [1, 1]
	  Position		  [595, 139, 615, 151]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardware notes: In hardware this block costs nothing."
	  nbits			  "ant_bits"
	  boolean_output	  on
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "nwrd_bits+1"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "20,12,1,1,white,blue,0,b1026674,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 ],[0 0 12 12 ],[0.77 0.82 0.91]);\npatch([7 5 8 5 7 10 11 12 15 12 9 7 10 7 9 12 15 12 11 10 7 ],[1 3 6 9 11 11 10 11 11 8 11 9 6 3 1 4 1 1 2 1 1 ],[0.98 0.96 0.92]);\nplot([0 20 20 0 0 ],[0 0 12 12 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice2"
	  Ports			  [1, 1]
	  Position		  [595, 114, 615, 126]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardware notes: In hardware this block costs nothing."
	  nbits			  "48"
	  boolean_output	  off
	  mode			  "Upper Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "20,12,1,1,white,blue,0,b1026674,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 ],[0 0 12 12 ],[0.77 0.82 0.91]);\npatch([7 5 8 5 7 10 11 12 15 12 9 7 10 7 9 12 15 12 11 10 7 ],[1 3 6 9 11 11 10 11 11 8 11 9 6 3 1 4 1 1 2 1 1 ],[0.98 0.96 0.92]);\nplot([0 20 20 0 0 ],[0 0 12 12 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice3"
	  Ports			  [1, 1]
	  Position		  [595, 164, 615, 176]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardware notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  on
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "0"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "20,12,1,1,white,blue,0,b1026674,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 ],[0 0 12 12 ],[0.77 0.82 0.91]);\npatch([7 5 8 5 7 10 11 12 15 12 9 7 10 7 9 12 15 12 11 10 7 ],[1 3 6 9 11 11 10 11 11 8 11 9 6 3 1 4 1 1 2 1 1 ],[0.98 0.96 0.92]);\nplot([0 20 20 0 0 ],[0 0 12 12 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Slice4"
	  Ports			  [1, 1]
	  Position		  [595, 194, 615, 206]
	  ShowName		  off
	  SourceBlock		  "xbsIndex_r4/Slice"
	  SourceType		  "Xilinx Bit Slice Extractor Block"
	  infoedit		  "Extracts a given range of bits from each input sample and presents it at the output.  The output type is ordinarily unsigned with binary point at zero, but can be Boolean when the slice is one bit wide.<P><P>Hardware notes: In hardware this block costs nothing."
	  nbits			  "1"
	  boolean_output	  on
	  mode			  "Lower Bit Location + Width"
	  bit1			  "0"
	  base1			  "MSB of Input"
	  bit0			  "nwrd_bits+1"
	  base0			  "LSB of Input"
	  dbl_ovrd		  off
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "slice"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "20,12,1,1,white,blue,0,b1026674,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 ],[0 0 12 12 ],[0.77 0.82 0.91]);\npatch([7 5 8 5 7 10 11 12 15 12 9 7 10 7 9 12 15 12 11 10 7 ],[1 3 6 9 11 11 10 11 11 8 11 9 6 3 1 4 1 1 2 1 1 ],[0.98 0.96 0.92]);\nplot([0 20 20 0 0 ],[0 0 12 12 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('output',1,'[a:b]');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "clk_cnt"
	  Ports			  [1, 1]
	  Position		  [530, 101, 565, 139]
	  SourceBlock		  "xbsIndex_r4/Counter"
	  SourceType		  "Xilinx Counter Block"
	  infoedit		  "Hardware notes: Free running counters are the least expensive in hardware.  A count limited counter is implemented by combining a counter with a comparator."
	  cnt_type		  "Free Running"
	  cnt_to		  "Inf"
	  operation		  "Up"
	  start_count		  "0"
	  cnt_by_val		  "1"
	  arith_type		  "Unsigned"
	  n_bits		  "48+nwrd_bits+ant_bits+1"
	  bin_pt		  "0"
	  load_pin		  off
	  rst			  on
	  en			  off
	  explicit_period	  "off"
	  period		  "1"
	  dbl_ovrd		  off
	  use_behavioral_HDL	  off
	  use_rpm		  on
	  implementation	  "Fabric"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "counter"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "35,38,1,1,white,blue,0,300e9576,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 35 35 0 ],[0 0 38 38 ],[0.77 0.82 0.91]);\npatch([8 2 10 2 8 17 20 23 33 25 18 13 21 13 18 25 33 23 20 17 8 ],[5 11 19 27 33 33 30 33 33 25 32 27 19 11 6 13 5 5 8 5 5 ],[0.98 0.96 0.92]);\nplot([0 35 35 0 0 ],[0 0 38 38 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'rst');\ncolor('black');port_label('output',1,'out');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "edge1"
	  Ports			  [1, 1]
	  Position		  [675, 201, 700, 219]
	  MinAlgLoopOccurrences	  off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  MaskType		  "edge"
	  MaskDescription	  "Outputs true if a boolean input signal is not equal to its value last clock."
	  MaskHelp		  "eval('xlWeb([getenv(''MLIB_ROOT''), ''\\casper_library\\doc\\edge_usage.html''])')"
	  MaskIconFrame		  on
	  MaskIconOpaque	  on
	  MaskIconRotate	  "none"
	  MaskIconUnits		  "autoscale"
	  System {
	    Name		    "edge1"
	    Location		    [496, 234, 731, 318]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "in"
	      Position		      [25, 28, 55, 42]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Delay4"
	      Ports		      [1, 1]
	      Position		      [90, 25, 110, 45]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Delay"
	      SourceType	      "Xilinx Delay Block"
	      infoedit		      "Hardware notes: A delay line is a chain, each link of which is an SRL16 followed by a flip-flop."
	      en		      off
	      latency		      "1"
	      dbl_ovrd		      off
	      reg_retiming	      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "delay"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "20,20,1,1,white,blue,0,fc531c0e,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 20 20 0 ],[0 0 20 20 ],[0.77 0.82 0.91]);\npatch([4 1 6 1 4 9 10 11 17 13 9 6 11 6 9 13 17 11 10 9 4 ],[2 5 10 15 18 18 17 18 18 14 18 15 10 5 2 6 2 2 3 2 2 ],[0.98 0.96 0.92]);\nplot([0 20 20 0 0 ],[0 0 20 20 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Logical3"
	      Ports		      [2, 1]
	      Position		      [125, 28, 155, 57]
	      ShowName		      off
	      SourceBlock	      "xbsIndex_r4/Logical"
	      SourceType	      "Xilinx Logical Block Block"
	      logical_function	      "XOR"
	      inputs		      "2"
	      en		      off
	      latency		      "0"
	      precision		      "Full"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "2"
	      align_bp		      on
	      dbl_ovrd		      off
	      xl_use_area	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      has_advanced_control    "0"
	      sggui_pos		      "-1,-1,-1,-1"
	      block_type	      "logical"
	      block_version	      "10.1.3"
	      sg_icon_stat	      "30,29,2,1,white,blue,0,54bbd59c,right"
	      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 30 30 0 ],[0 0 29 29 ],[0.77 0.82 0.91]);\npatch([7 2 9 2 7 15 17 19 27 21 15 10 17 10 15 21 27 19 17 15 7 ],[3 8 15 22 27 27 25 27 27 21 27 22 15 8 3 9 3 3 5 3 3 ],[0.98 0.96 0.92]);\nplot([0 30 30 0 0 ],[0 0 29 29 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');disp('\\newlinexor\\newlinez^{-0}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "out"
	      Position		      [180, 38, 210, 52]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Line {
	      SrcBlock		      "Logical3"
	      SrcPort		      1
	      Points		      [0, 0]
	      DstBlock		      "out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Delay4"
	      SrcPort		      1
	      DstBlock		      "Logical3"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "in"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		DstBlock		"Delay4"
		DstPort			1
	      }
	      Branch {
		Points			[0, 15]
		DstBlock		"Logical3"
		DstPort			2
	      }
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "warn period Logical10"
	  Ports			  []
	  Position		  [642, 167, 668, 192]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r4/Warning"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  period		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "warn period Logical20"
	  Ports			  []
	  Position		  [812, 462, 838, 487]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r4/Warning"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  period		  "1"
	}
	Block {
	  BlockType		  Reference
	  Name			  "warn period Register10"
	  Ports			  []
	  Position		  [487, 15, 513, 40]
	  ShowName		  off
	  SourceBlock		  "xbsReplacements_r4/Warning"
	  SourceType		  ""
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  period		  "1"
	}
	Block {
	  BlockType		  Outport
	  Name			  "data_out"
	  Position		  [1205, 173, 1235, 187]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "valid_out"
	  Position		  [1205, 123, 1235, 137]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "header_out"
	  Position		  [1215, 493, 1245, 507]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "eof"
	  Position		  [1215, 408, 1245, 422]
	  Port			  "4"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "sync_out"
	  Position		  [1215, 453, 1245, 467]
	  Port			  "5"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  DstBlock		  "Concat1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Convert4"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Mux"
	  SrcPort		  1
	  Points		  [0, 0; 35, 0]
	  Branch {
	    DstBlock		    "data_out"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 60]
	    DstBlock		    "Slice1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Concat1"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Goto1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From20"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "From1"
	  SrcPort		  1
	  DstBlock		  "Mux"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From2"
	  SrcPort		  1
	  Points		  [0, 0; 110, 0]
	  Branch {
	    DstBlock		    "valid_out"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 125]
	    DstBlock		    "Gateway Out18"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "From3"
	  SrcPort		  1
	  DstBlock		  "Convert4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sync_in"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Goto5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "mrst_in"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "Goto6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register"
	  SrcPort		  1
	  Points		  [0, 0; 5, 0]
	  Branch {
	    Points		    [0, 100]
	    DstBlock		    "Logical1"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "clk_cnt"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "From6"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "eof"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From8"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "sync_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out3"
	  SrcPort		  1
	  DstBlock		  "Scope1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out18"
	  SrcPort		  1
	  DstBlock		  "Scope1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out2"
	  SrcPort		  1
	  DstBlock		  "Scope1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Gateway Out19"
	  SrcPort		  1
	  DstBlock		  "Scope1"
	  DstPort		  4
	}
	Line {
	  SrcBlock		  "Gateway Out20"
	  SrcPort		  1
	  DstBlock		  "Scope1"
	  DstPort		  5
	}
	Line {
	  SrcBlock		  "From10"
	  SrcPort		  1
	  DstBlock		  "Gateway Out2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From9"
	  SrcPort		  1
	  DstBlock		  "Gateway Out19"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From11"
	  SrcPort		  1
	  DstBlock		  "Gateway Out20"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From4"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    DstBlock		    "Register1"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, -30]
	    DstBlock		    "Register1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "From16"
	  SrcPort		  1
	  DstBlock		  "Delay1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Concat10"
	  SrcPort		  1
	  DstBlock		  "Goto3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From7"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    DstBlock		    "Register"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 30]
	    DstBlock		    "Register"
	    DstPort		    3
	  }
	}
	Line {
	  SrcBlock		  "From5"
	  SrcPort		  1
	  Points		  [30, 0]
	  DstBlock		  "Register"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "From13"
	  SrcPort		  1
	  Points		  [0, 0]
	  DstBlock		  "header_out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical2"
	  SrcPort		  1
	  DstBlock		  "Goto2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "clk_cnt"
	  SrcPort		  1
	  Points		  [0, 0; 5, 0]
	  Branch {
	    DstBlock		    "Slice2"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 25]
	    Branch {
	      DstBlock		      "Slice11"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 25]
	      Branch {
		DstBlock		"Slice3"
		DstPort			1
	      }
	      Branch {
		Points			[0, 30]
		DstBlock		"Slice4"
		DstPort			1
	      }
	    }
	  }
	}
	Line {
	  SrcBlock		  "From14"
	  SrcPort		  1
	  DstBlock		  "Concat1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From15"
	  SrcPort		  1
	  DstBlock		  "Concat1"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Slice2"
	  SrcPort		  1
	  DstBlock		  "Delay6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice11"
	  SrcPort		  1
	  DstBlock		  "Delay5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice3"
	  SrcPort		  1
	  DstBlock		  "Goto11"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice4"
	  SrcPort		  1
	  DstBlock		  "Logical1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From17"
	  SrcPort		  1
	  DstBlock		  "Delay4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out8"
	  SrcPort		  1
	  DstBlock		  "Scope1"
	  DstPort		  6
	}
	Line {
	  SrcBlock		  "From18"
	  SrcPort		  1
	  DstBlock		  "Gateway Out8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Logical1"
	  SrcPort		  1
	  DstBlock		  "edge1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "edge1"
	  SrcPort		  1
	  DstBlock		  "Goto12"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out6"
	  SrcPort		  1
	  DstBlock		  "Scope1"
	  DstPort		  7
	}
	Line {
	  SrcBlock		  "From19"
	  SrcPort		  1
	  DstBlock		  "Gateway Out6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From12"
	  SrcPort		  1
	  DstBlock		  "Delay2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay11"
	  SrcPort		  1
	  DstBlock		  "Concat10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "data_in"
	  SrcPort		  1
	  DstBlock		  "Goto8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Slice1"
	  SrcPort		  1
	  DstBlock		  "Gateway Out3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out1"
	  SrcPort		  1
	  DstBlock		  "Scope1"
	  DstPort		  8
	}
	Line {
	  SrcBlock		  "From21"
	  SrcPort		  1
	  DstBlock		  "Gateway Out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register1"
	  SrcPort		  1
	  DstBlock		  "Goto4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  Points		  [45, 0]
	  Branch {
	    Points		    [0, 25]
	    DstBlock		    "Logical2"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Goto7"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Delay2"
	  SrcPort		  1
	  Points		  [0, 0]
	  Branch {
	    DstBlock		    "Concat10"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, -25]
	    DstBlock		    "Delay11"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Delay4"
	  SrcPort		  1
	  DstBlock		  "Logical2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Delay5"
	  SrcPort		  1
	  DstBlock		  "Goto9"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay6"
	  SrcPort		  1
	  DstBlock		  "Goto10"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "From22"
	  SrcPort		  1
	  DstBlock		  "Register1"
	  DstPort		  2
	}
	Annotation {
	  Name			  "after every sync pulse,\nthe next clock will be !valid while 32bits are concat'd into64.\nWe use this clock slice to send the header for the following packet"
	  Position		  [612, 596]
	  HorizontalAlignment	  "left"
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "warn period Register0"
      Ports		      []
      Position		      [532, 113, 558, 138]
      ShowName		      off
      SourceBlock	      "xbsReplacements_r4/Warning"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      period		      "1"
    }
    Block {
      BlockType		      Reference
      Name		      "warn period Register10"
      Ports		      []
      Position		      [532, 157, 558, 182]
      ShowName		      off
      SourceBlock	      "xbsReplacements_r4/Warning"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      period		      "1"
    }
    Block {
      BlockType		      Reference
      Name		      "warn period Register20"
      Ports		      []
      Position		      [532, 200, 558, 225]
      ShowName		      off
      SourceBlock	      "xbsReplacements_r4/Warning"
      SourceType	      ""
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      period		      "1"
    }
    Line {
      SrcBlock		      "Gateway Out"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "Scope"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Gateway Out1"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "Scope"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Gateway Out6"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "Scope"
      DstPort		      3
    }
    Line {
      SrcBlock		      "err_clear_sim1"
      SrcPort		      1
      DstBlock		      "base_ant"
      DstPort		      1
    }
    Line {
      SrcBlock		      "err_clear_sim3"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "gbe_ip"
      DstPort		      1
    }
    Line {
      SrcBlock		      "gbe_ip"
      SrcPort		      1
      Points		      [40, 0; 0, -15]
      DstBlock		      "pack_it0"
      DstPort		      6
    }
    Line {
      SrcBlock		      "base_ant"
      SrcPort		      1
      Points		      [35, 0]
      DstBlock		      "pack_it0"
      DstPort		      5
    }
    Line {
      SrcBlock		      "Constant2"
      SrcPort		      1
      Points		      [25, 0]
      DstBlock		      "pack_it0"
      DstPort		      4
    }
    Line {
      SrcBlock		      "Register"
      SrcPort		      1
      Points		      [40, 0]
      Branch {
	Points			[0, 180]
	DstBlock		"Gateway Out"
	DstPort			1
      }
      Branch {
	Points			[320, 0]
	Branch {
	  Points		  [0, -120]
	  DstBlock		  "Gateway Out4"
	  DstPort		  1
	}
	Branch {
	  Points		  [25, 0]
	  DstBlock		  "pack_it0"
	  DstPort		  1
	}
      }
    }
    Line {
      SrcBlock		      "mux_adc_levels1"
      SrcPort		      2
      Points		      [25, 0]
      DstBlock		      "Register1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "mux_adc_levels1"
      SrcPort		      3
      Points		      [20, 0]
      Branch {
	DstBlock		"Register2"
	DstPort			1
      }
      Branch {
	Points			[0, -35]
	Branch {
	  Points		  [0, -45]
	  DstBlock		  "Register"
	  DstPort		  2
	}
	Branch {
	  DstBlock		  "Register1"
	  DstPort		  2
	}
      }
    }
    Line {
      SrcBlock		      "pack_it0"
      SrcPort		      1
      Points		      [10, 0]
      Branch {
	DstBlock		"Gateway Out7"
	DstPort			1
      }
      Branch {
	DstBlock		"Slice11"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Gateway Out7"
      SrcPort		      1
      DstBlock		      "Scope3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Gateway Out8"
      SrcPort		      1
      DstBlock		      "Scope3"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Gateway Out9"
      SrcPort		      1
      DstBlock		      "Scope3"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Gateway Out10"
      SrcPort		      1
      DstBlock		      "Scope3"
      DstPort		      4
    }
    Line {
      SrcBlock		      "Gateway Out11"
      SrcPort		      1
      DstBlock		      "Scope3"
      DstPort		      5
    }
    Line {
      SrcBlock		      "packetiser2"
      SrcPort		      1
      Points		      [35, 0]
      Branch {
	Points			[0, 190]
	DstBlock		"Gateway Out3"
	DstPort			1
      }
      Branch {
	DstBlock		"mux_adc_levels1"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "packetiser2"
      SrcPort		      2
      Points		      [30, 0]
      Branch {
	Points			[0, 185]
	DstBlock		"Gateway Out18"
	DstPort			1
      }
      Branch {
	DstBlock		"mux_adc_levels1"
	DstPort			2
      }
    }
    Line {
      SrcBlock		      "packetiser2"
      SrcPort		      4
      Points		      [15, 0]
      Branch {
	Points			[0, 175]
	DstBlock		"Gateway Out19"
	DstPort			1
      }
      Branch {
	DstBlock		"mux_adc_levels1"
	DstPort			4
      }
    }
    Line {
      SrcBlock		      "packetiser2"
      SrcPort		      5
      Points		      [10, 0]
      Branch {
	Points			[0, 170]
	DstBlock		"Gateway Out20"
	DstPort			1
      }
      Branch {
	DstBlock		"mux_adc_levels1"
	DstPort			5
      }
    }
    Line {
      SrcBlock		      "Gateway Out3"
      SrcPort		      1
      DstBlock		      "Scope1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Gateway Out18"
      SrcPort		      1
      DstBlock		      "Scope1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Gateway Out2"
      SrcPort		      1
      DstBlock		      "Scope1"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Gateway Out19"
      SrcPort		      1
      DstBlock		      "Scope1"
      DstPort		      4
    }
    Line {
      SrcBlock		      "Gateway Out20"
      SrcPort		      1
      DstBlock		      "Scope1"
      DstPort		      5
    }
    Line {
      SrcBlock		      "Constant"
      SrcPort		      1
      DstBlock		      "mux_adc_levels1"
      DstPort		      7
    }
    Line {
      SrcBlock		      "Counter1"
      SrcPort		      1
      Points		      [80, 0]
      Branch {
	Points			[35, 0]
	DstBlock		"packetiser2"
	DstPort			1
      }
      Branch {
	Points			[0, 205]
	Branch {
	  DstBlock		  "Gateway Out27"
	  DstPort		  1
	}
	Branch {
	  Points		  [0, 165]
	  DstBlock		  "packetiser1"
	  DstPort		  1
	}
      }
    }
    Line {
      SrcBlock		      "Gateway Out27"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "Scope5"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Gateway Out28"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "Scope5"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Pulse\nGenerator3"
      SrcPort		      1
      DstBlock		      "Gateway In3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Pulse\nGenerator4"
      SrcPort		      1
      DstBlock		      "Gateway In4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Gateway In3"
      SrcPort		      1
      Points		      [10, 0]
      Branch {
	Points			[30, 0]
	Branch {
	  Points		  [0, 55; 175, 0; 0, -35]
	  DstBlock		  "mux_adc_levels1"
	  DstPort		  6
	}
	Branch {
	  Points		  [0, -10]
	  DstBlock		  "packetiser2"
	  DstPort		  3
	}
      }
      Branch {
	Points			[0, 160]
	Branch {
	  DstBlock		  "Gateway Out21"
	  DstPort		  1
	}
	Branch {
	  Points		  [0, 190]
	  Branch {
	    DstBlock		    "packetiser1"
	    DstPort		    3
	  }
	  Branch {
	    Points		    [0, 30]
	    DstBlock		    "mux_adc_levels"
	    DstPort		    6
	  }
	}
      }
    }
    Line {
      SrcBlock		      "Gateway In4"
      SrcPort		      1
      Points		      [0, 0; 10, 0]
      Branch {
	Points			[10, 0]
	Branch {
	  DstBlock		  "packetiser2"
	  DstPort		  2
	}
	Branch {
	  Points		  [0, 185]
	  Branch {
	    DstBlock		    "Gateway Out28"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 175]
	    DstBlock		    "packetiser1"
	    DstPort		    2
	  }
	}
      }
      Branch {
	Points			[0, -20; -110, 0]
	DstBlock		"Counter1"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Gateway Out21"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "Scope5"
      DstPort		      3
    }
    Line {
      SrcBlock		      "packetiser2"
      SrcPort		      3
      Points		      [25, 0]
      Branch {
	Points			[0, 180]
	DstBlock		"Gateway Out2"
	DstPort			1
      }
      Branch {
	DstBlock		"mux_adc_levels1"
	DstPort			3
      }
    }
    Line {
      SrcBlock		      "pack_it0"
      SrcPort		      2
      DstBlock		      "Gateway Out8"
      DstPort		      1
    }
    Line {
      SrcBlock		      "pack_it0"
      SrcPort		      3
      DstBlock		      "Gateway Out9"
      DstPort		      1
    }
    Line {
      SrcBlock		      "pack_it0"
      SrcPort		      4
      DstBlock		      "Gateway Out10"
      DstPort		      1
    }
    Line {
      SrcBlock		      "pack_it0"
      SrcPort		      5
      DstBlock		      "Gateway Out11"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Gateway Out4"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "Scope2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Gateway Out5"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "Scope2"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Gateway Out12"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "Scope2"
      DstPort		      3
    }
    Line {
      SrcBlock		      "mux_adc_levels1"
      SrcPort		      1
      Points		      [0, -5]
      DstBlock		      "Register"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Register1"
      SrcPort		      1
      Points		      [0, -5; 30, 0]
      Branch {
	Points			[0, 165]
	DstBlock		"Gateway Out1"
	DstPort			1
      }
      Branch {
	Points			[340, 0]
	Branch {
	  Points		  [0, -135]
	  DstBlock		  "Gateway Out5"
	  DstPort		  1
	}
	Branch {
	  DstBlock		  "pack_it0"
	  DstPort		  2
	}
      }
    }
    Line {
      SrcBlock		      "Register2"
      SrcPort		      1
      Points		      [15, 0; 0, -25]
      Branch {
	Points			[0, 170]
	DstBlock		"Gateway Out6"
	DstPort			1
      }
      Branch {
	Points			[365, 0]
	Branch {
	  Points		  [0, -130]
	  DstBlock		  "Gateway Out12"
	  DstPort		  1
	}
	Branch {
	  Points		  [5, 0]
	  DstBlock		  "pack_it0"
	  DstPort		  3
	}
      }
    }
    Line {
      SrcBlock		      "pack_it0"
      SrcPort		      6
      DstBlock		      "Gateway Out15"
      DstPort		      1
    }
    Line {
      SrcBlock		      "pack_it0"
      SrcPort		      7
      DstBlock		      "Gateway Out16"
      DstPort		      1
    }
    Line {
      SrcBlock		      "pack_it0"
      SrcPort		      8
      DstBlock		      "Gateway Out17"
      DstPort		      1
    }
    Line {
      SrcBlock		      "pack_it0"
      SrcPort		      9
      DstBlock		      "Gateway Out13"
      DstPort		      1
    }
    Line {
      SrcBlock		      "packetiser1"
      SrcPort		      1
      Points		      [50, 0]
      Branch {
	DstBlock		"mux_adc_levels"
	DstPort			1
      }
      Branch {
	DstBlock		"Gateway Out31"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "packetiser1"
      SrcPort		      2
      Points		      [45, 0]
      Branch {
	DstBlock		"mux_adc_levels"
	DstPort			2
      }
      Branch {
	Points			[0, 155]
	DstBlock		"Gateway Out25"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "packetiser1"
      SrcPort		      3
      Points		      [40, 0]
      Branch {
	DstBlock		"mux_adc_levels"
	DstPort			3
      }
      Branch {
	Points			[0, 150]
	DstBlock		"Gateway Out29"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "packetiser1"
      SrcPort		      4
      Points		      [35, 0]
      Branch {
	DstBlock		"mux_adc_levels"
	DstPort			4
      }
      Branch {
	Points			[0, 145]
	DstBlock		"Gateway Out26"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "packetiser1"
      SrcPort		      5
      Points		      [30, 0]
      Branch {
	DstBlock		"mux_adc_levels"
	DstPort			5
      }
      Branch {
	Points			[0, 140]
	DstBlock		"Gateway Out30"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Gateway Out22"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "Scope6"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Gateway Out23"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "Scope6"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Gateway Out24"
      SrcPort		      1
      Points		      [0, 0]
      DstBlock		      "Scope6"
      DstPort		      3
    }
    Line {
      SrcBlock		      "mux_adc_levels"
      SrcPort		      1
      Points		      [75, 0; 0, 5]
      DstBlock		      "Gateway Out22"
      DstPort		      1
    }
    Line {
      SrcBlock		      "mux_adc_levels"
      SrcPort		      2
      Points		      [65, 0; 0, -15]
      DstBlock		      "Gateway Out23"
      DstPort		      1
    }
    Line {
      SrcBlock		      "mux_adc_levels"
      SrcPort		      3
      Points		      [55, 0; 0, -35]
      DstBlock		      "Gateway Out24"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Constant1"
      SrcPort		      1
      DstBlock		      "mux_adc_levels"
      DstPort		      7
    }
    Line {
      SrcBlock		      "Gateway Out31"
      SrcPort		      1
      DstBlock		      "Scope7"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Gateway Out25"
      SrcPort		      1
      DstBlock		      "Scope7"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Gateway Out29"
      SrcPort		      1
      DstBlock		      "Scope7"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Gateway Out26"
      SrcPort		      1
      DstBlock		      "Scope7"
      DstPort		      4
    }
    Line {
      SrcBlock		      "Gateway Out30"
      SrcPort		      1
      DstBlock		      "Scope7"
      DstPort		      5
    }
    Line {
      SrcBlock		      "Gateway Out15"
      SrcPort		      1
      DstBlock		      "Scope3"
      DstPort		      6
    }
    Line {
      SrcBlock		      "Gateway Out16"
      SrcPort		      1
      DstBlock		      "Scope3"
      DstPort		      7
    }
    Line {
      SrcBlock		      "Gateway Out17"
      SrcPort		      1
      DstBlock		      "Scope3"
      DstPort		      8
    }
    Line {
      SrcBlock		      "Gateway Out13"
      SrcPort		      1
      DstBlock		      "Scope3"
      DstPort		      9
    }
    Line {
      SrcBlock		      "Gateway Out14"
      SrcPort		      1
      DstBlock		      "Scope3"
      DstPort		      10
    }
    Line {
      SrcBlock		      "Slice11"
      SrcPort		      1
      DstBlock		      "Gateway Out14"
      DstPort		      1
    }
  }
}
MatData {
  NumRecords		  1
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    D!4   8    (     @         %    \"     $    !     0         %  0 !@    $    ,    <V%V960 =V]R:P        X    8\"   !@    @    \"          4    (     0    $    !          4 !  ,     0   !@   !S:&%R960       !C;VUP:6QA=&EO;@ .    @ ,   8    (     @         %    \"     $    !     0         %  0 $P    $   \"%    8V]M<&EL871I;VX          &-O;7!I;&%T:6]N7VQU=     !S:6UU;&EN:U]P97)I;V0     :6YC<E]N971L:7-T         '1R:6U?=F)I=',           !D8FQ?;W9R9               9&5P<F5C871E9%]C;VYT<F]L      X    X    !@    @    $          4    (     0    <    !         !     '    =&%R9V5T,0 .    , $   8    (     @         %    \"     $    !     0         %  0 !P    $    .    :V5Y<P   '9A;'5E<P    X   !P    !@    @    !          4    (     0    $    !          X   !     !@    @    $          4    (     0    L    !         !     +    2$1,($YE=&QI<W0       X   !H    !@    @    !          4    (     0    $    !          X    X    !@    @    $          4    (     0    <    !         !     '    =&%R9V5T,0 .    ,     8    (    !          %    \"     $    !     0         0  $ ,0    X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   $@    &    \"     0         !0    @    !    %P    $         $    !<   !%=F5R>7=H97)E(&EN(%-U8E-Y<W1E;0 .    2     8    (    !          %    \"     $    8     0         0    &    $%C8V]R9&EN9R!T;R!\";&]C:R!-87-K<PX    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #@$   &    \"     (         !0    @    !     0    $         !0 $  @    !    \"    '1A<F=E=#$ #@   / #   &    \"     (         !0    @    !     0    $         !0 $ !     !    P    'AI;&EN>&9A;6EL>0    !P87)T                <W!E960              '!A8VMA9V4           !S>6YT:&5S:7-?=&]O;   9&ER96-T;W)Y         '1E<W1B96YC:         !S>7-C;&M?<&5R:6]D    8V]R95]G96YE<F%T:6]N ')U;E]C;W)E9V5N      !E=F%L7V9I96QD        8VQO8VM?;&]C          X    X    !@    @    $          4    (     0    @    !         !     (    5FER=&5X,E .    .     8    (    !          %    \"     $    '     0         0    !P   'AC,G9P-3  #@   #     &    \"     0         !0    @    !     @    $         $  \" \"TW   .    .     8    (    !          %    \"     $    &     0         0    !@   &9F,3$U,@  #@   $     &    \"     0         !0    @    !    #     $         $     P   !3>6YP;&EF>2!0<F\\     #@   $@    &    \"     0         !0    @    !    &     $         $    !@    N+V)E93)?<&9B7V-O<FYE<B]S>7-G96X.    ,     8    (    !          %    \"     $    #     0         0  , ;V9F  X    P    !@    @    $          4    (     0    (    !         !   @ Q,   #@   $@    &    \"     0         !0    @    !    &     $         $    !@   !!8V-O<F1I;F<@=&\\@0FQO8VL@36%S:W,.    ,     8    (    !          %    \"     $    #     0         0  , ;V9F  X    P    !@    @    $          4    (     0    $    !         !   0 P    #@   #     &    \"     0         !0    @               $         $          .    ( T   8    (     @         %    \"     $    !     0         %  0 #     $    8    <VAA<F5D        8V]M<&EL871I;VX #@    @$   &    \"     (         !0    @    !     0    $         !0 $ !,    !    A0   &-O;7!I;&%T:6]N          !C;VUP:6QA=&EO;E]L=70     <VEM=6QI;FM?<&5R:6]D     &EN8W)?;F5T;&ES=         !T<FEM7W9B:71S            9&)L7V]V<F0              &1E<')E8V%T961?8V]N=')O;      .    .     8    (    !          %    \"     $    '     0         0    !P   '1A<F=E=#( #@   +@!   &    \"     (         !0    @    !     0    $         !0 $  <    !    #@   &ME>7,   !V86QU97,    .    N     8    (     0         %    \"     $    \"     0         .    0     8    (    !          %    \"     $    +     0         0    \"P   $A$3\"!.971L:7-T       .    0     8    (    !          %    \"     $    +     0         0    \"P   $Y'0R!.971L:7-T       .    J     8    (     0         %    \"     $    \"     0         .    .     8    (    !          %    \"     $    '     0         0    !P   '1A<F=E=#$ #@   #@    &    \"     0         !0    @    !    !P    $         $     <   !T87)G970R  X    P    !@    @    $          4    (     0    $    !         !   0 Q    #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    2     8    (    !          %    \"     $    7     0         0    %P   $5V97)Y=VAE<F4@:6X@4W5B4WES=&5M  X   !(    !@    @    $          4    (     0   !@    !         !     8    06-C;W)D:6YG('1O($)L;V-K($UA<VMS#@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    N @   8    (     @         %    \"     $    !     0         %  0 \"     $    0    =&%R9V5T,0!T87)G970R  X   #P P  !@    @    \"          4    (     0    $    !          4 !  0     0   ,    !X:6QI;GAF86UI;'D     <&%R=                '-P965D              !P86-K86=E            <WEN=&AE<VES7W1O;VP  &1I<F5C=&]R>0        !T97-T8F5N8V@         <WES8VQK7W!E<FEO9    &-O<F5?9V5N97)A=&EO;@!R=6Y?8V]R96=E;@      979A;%]F:65L9        &-L;V-K7VQO8P         .    .     8    (    !          %    \"     $    (     0         0    \"    %9I<G1E>#)0#@   #@    &    \"     0         !0    @    !    !P    $         $     <   !X8S)V<#4P  X    P    !@    @    $          4    (     0    (    !         !   @ M-P  #@   #@    &    \"     0         !0    @    !    !@    $         $     8   !F9C$Q-3(   X   !     !@    @    $          4    (     0    P    !         !     ,    4WEN<&QI9GD@4')O      X   !(    !@    @    $          4    (     0   !@    !         !     8    +B]B964R7W!F8E]C;W)N97(O<WES9V5N#@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    ,     8    (    !          %    \"     $    \"     0         0  ( ,3    X   !(    !@    @    $          4    (     0   !@    !         !     8    06-C;W)D:6YG('1O($)L;V-K($UA<VMS#@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    ,     8    (    !          %    \"     $    !     0         0  $ ,     X    P    !@    @    $          4    (               !         !          #@   ' $   &    \"     (         !0    @    !     0    $         !0 $ !,    !    T0   &YG8U]C;VYF:6<           !S>6YT:&5S:7-?;&%N9W5A9V4 >&EL:6YX9F%M:6QY         '!A<G0                   !S<&5E9                   =&5S=&)E;F-H             '!A8VMA9V4               !S>6YT:&5S:7-?=&]O;       9&ER96-T;W)Y             '-Y<V-L:U]P97)I;V0       !C;&]C:U]L;V,                       X   #H    !@    @    \"          4    (     0    $    !          4 !  5     0   \"H   !I;F-L=61E7V-L;V-K=W)A<'!E<@!I;F-L=61E7V-F                       .    .     8    (    !@         %    \"     $    !     0         )    \"            / _#@   #@    &    \"     8         !0    @    !     0    $         \"0    @               X    P    !@    @    $          4    (     0    0    !         !  ! !62$1,#@   #@    &    \"     0         !0    @    !    \"     $         $     @   !6:7)T97@R4 X    X    !@    @    $          4    (     0    <    !         !     '    >&,R=G U,  .    ,     8    (    !          %    \"     $    \"     0         0  ( +3<   X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #@    &    \"     0         !0    @    !    !@    $         $     8   !F9C$Q-3(   X    P    !@    @    $          4    (     0    ,    !         !   P!84U0 #@   %@    &    \"     0         !0    @    !    )@    $         $    \"8    N+V-N7VE?,3(X=U\\R:U]X7W)E=C-?87-T<F]?;&EB+W-Y<V=E;@  #@   #     &    \"     0         !0    @    !     0    $         $  ! #4    .    ,     8    (    !          %    \"                0         0          "
  }
}
