#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Thu May 12 03:36:15 2016
# Process ID: 4486
# Log file: /home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/vivado.log
# Journal file: /home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/vivado.jou
#-----------------------------------------------------------
start_gui
open_project a.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/design_1_cameralink_to_axis_0_0.upgrade_log'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_0_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_0.upgrade_log'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 5822.449 ; gain = 123.176 ; free physical = 3471 ; free virtual = 13876
reset_run syn_no_flatten
launch_runs impl_4 -to_step write_bitstream
[Thu May 12 03:36:58 2016] Launched syn_no_flatten...
Run output will be captured here: /home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.runs/syn_no_flatten/runme.log
[Thu May 12 03:36:58 2016] Launched impl_4...
Run output will be captured here: /home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.runs/impl_4/runme.log
open_run syn_no_flatten -name syn_no_flatten
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z030fbg676-1
INFO: [Netlist 29-17] Analyzing 343 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7z030fbg676-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Parsing XDC File [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Parsing XDC File [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.xdc] for cell 'design_1_i/fifo_generator_0/U0'
Finished Parsing XDC File [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0.xdc] for cell 'design_1_i/fifo_generator_0/U0'
Parsing XDC File [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0'
Finished Parsing XDC File [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_board.xdc] for cell 'design_1_i/proc_sys_reset_0'
Parsing XDC File [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0'
Finished Parsing XDC File [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0.xdc] for cell 'design_1_i/proc_sys_reset_0'
Parsing XDC File [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 6616.074 ; gain = 452.562 ; free physical = 2694 ; free virtual = 13177
Finished Parsing XDC File [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0_board.xdc] for cell 'design_1_i/proc_sys_reset_1'
Finished Parsing XDC File [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0_board.xdc] for cell 'design_1_i/proc_sys_reset_1'
Parsing XDC File [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0.xdc] for cell 'design_1_i/proc_sys_reset_1'
Finished Parsing XDC File [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_proc_sys_reset_1_0/design_1_proc_sys_reset_1_0.xdc] for cell 'design_1_i/proc_sys_reset_1'
Parsing XDC File [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_1_0/design_1_axi_gpio_1_0.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/constrs_1/imports/new/Cameralink_deca.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/constrs_1/imports/new/Cameralink_deca.xdc:31]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/homography_latest_0/inst/doLookUpInst/count_data[0]'. [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/constrs_1/imports/new/Cameralink_deca.xdc:352]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/constrs_1/imports/new/Cameralink_deca.xdc:352]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/homography_latest_0/inst/doLookUpInst/count_data[1]'. [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/constrs_1/imports/new/Cameralink_deca.xdc:353]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/constrs_1/imports/new/Cameralink_deca.xdc:353]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/homography_latest_0/inst/doLookUpInst/count_data[2]'. [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/constrs_1/imports/new/Cameralink_deca.xdc:354]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/constrs_1/imports/new/Cameralink_deca.xdc:354]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/homography_latest_0/inst/doLookUpInst/count_data[3]'. [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/constrs_1/imports/new/Cameralink_deca.xdc:355]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/constrs_1/imports/new/Cameralink_deca.xdc:355]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/homography_latest_0/inst/doLookUpInst/count_data[4]'. [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/constrs_1/imports/new/Cameralink_deca.xdc:356]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/constrs_1/imports/new/Cameralink_deca.xdc:356]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/homography_latest_0/inst/doLookUpInst/count_data[5]'. [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/constrs_1/imports/new/Cameralink_deca.xdc:357]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/constrs_1/imports/new/Cameralink_deca.xdc:357]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/homography_latest_0/inst/doLookUpInst/count_data[6]'. [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/constrs_1/imports/new/Cameralink_deca.xdc:358]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/constrs_1/imports/new/Cameralink_deca.xdc:358]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'design_1_i/homography_latest_0/inst/doLookUpInst/count_data[0]'. [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/constrs_1/imports/new/Cameralink_deca.xdc:432]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/homography_latest_0/inst/doLookUpInst/count_data[1]'. [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/constrs_1/imports/new/Cameralink_deca.xdc:432]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/homography_latest_0/inst/doLookUpInst/count_data[2]'. [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/constrs_1/imports/new/Cameralink_deca.xdc:432]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/homography_latest_0/inst/doLookUpInst/count_data[3]'. [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/constrs_1/imports/new/Cameralink_deca.xdc:432]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/homography_latest_0/inst/doLookUpInst/count_data[4]'. [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/constrs_1/imports/new/Cameralink_deca.xdc:432]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/homography_latest_0/inst/doLookUpInst/count_data[5]'. [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/constrs_1/imports/new/Cameralink_deca.xdc:432]
WARNING: [Vivado 12-507] No nets matched 'design_1_i/homography_latest_0/inst/doLookUpInst/count_data[6]'. [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/constrs_1/imports/new/Cameralink_deca.xdc:432]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/constrs_1/imports/new/Cameralink_deca.xdc:432]
Finished Parsing XDC File [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/constrs_1/imports/new/Cameralink_deca.xdc]
Parsing XDC File [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0_clocks.xdc] for cell 'design_1_i/fifo_generator_0/U0'
Finished Parsing XDC File [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0/design_1_fifo_generator_0_0_clocks.xdc] for cell 'design_1_i/fifo_generator_0/U0'
Parsing XDC File [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_1_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_0_clocks.xdc] for cell 'design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst'
Finished Parsing XDC File [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_cameralink_to_axis_1_0/ip/v_vid_in_axi4s_0/v_vid_in_axi4s_0_clocks.xdc] for cell 'design_1_i/cameralink_to_axis_1/inst/v_vid_in_axi4s_0_inst/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 45 instances were transformed.
  IBUFDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 12 instances
  IBUFGDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 1 instances
  OBUFDS => OBUFDS: 20 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 12 instances

open_run: Time (s): cpu = 00:00:55 ; elapsed = 00:00:27 . Memory (MB): peak = 6680.824 ; gain = 816.137 ; free physical = 2542 ; free virtual = 13030
delete_debug_core [get_debug_cores {u_ila_0 u_ila_1 u_ila_2 }]
save_constraints
reset_run impl_4
launch_runs impl_4 -to_step write_bitstream
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.13 . Memory (MB): peak = 6697.113 ; gain = 0.000 ; free physical = 2505 ; free virtual = 12997
[Thu May 12 03:45:53 2016] Launched impl_4...
Run output will be captured here: /home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.runs/impl_4/runme.log
close_design
open_run impl_4
INFO: [Netlist 29-17] Analyzing 301 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/.Xil/Vivado-4486-ilim-Lenovo-YOGA-700-14ISK/dcp/design_1_wrapper_board.xdc]
Finished Parsing XDC File [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/.Xil/Vivado-4486-ilim-Lenovo-YOGA-700-14ISK/dcp/design_1_wrapper_board.xdc]
Parsing XDC File [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/.Xil/Vivado-4486-ilim-Lenovo-YOGA-700-14ISK/dcp/design_1_wrapper_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 6697.113 ; gain = 0.000 ; free physical = 2423 ; free virtual = 12986
Finished Parsing XDC File [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/.Xil/Vivado-4486-ilim-Lenovo-YOGA-700-14ISK/dcp/design_1_wrapper_early.xdc]
Parsing XDC File [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/.Xil/Vivado-4486-ilim-Lenovo-YOGA-700-14ISK/dcp/design_1_wrapper.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/constrs_1/imports/new/Cameralink_deca.xdc:31]
Finished Parsing XDC File [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/.Xil/Vivado-4486-ilim-Lenovo-YOGA-700-14ISK/dcp/design_1_wrapper.xdc]
Parsing XDC File [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/.Xil/Vivado-4486-ilim-Lenovo-YOGA-700-14ISK/dcp/design_1_wrapper_late.xdc]
Finished Parsing XDC File [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/.Xil/Vivado-4486-ilim-Lenovo-YOGA-700-14ISK/dcp/design_1_wrapper_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.88 . Memory (MB): peak = 6697.113 ; gain = 0.000 ; free physical = 2406 ; free virtual = 12969
Restored from archive | CPU: 0.910000 secs | Memory: 12.998100 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.88 . Memory (MB): peak = 6697.113 ; gain = 0.000 ; free physical = 2406 ; free virtual = 12969
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 45 instances were transformed.
  IBUFDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 12 instances
  IBUFGDS_DIFF_OUT => IBUFDS_DIFF_OUT (IBUFDS, IBUFDS): 1 instances
  OBUFDS => OBUFDS: 20 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 12 instances

open_run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:20 . Memory (MB): peak = 6751.293 ; gain = 54.180 ; free physical = 2381 ; free virtual = 12928
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
open_bd_design {/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- Srihari:user:address_gen_param:1.0 - address_gen_param_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_1
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding component instance block -- xilinx.com:ip:axis_dwidth_converter:1.1 - axis_dwidth_converter_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.2 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.2 - blk_mem_gen_2
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.2 - blk_mem_gen_1
Adding component instance block -- user.org:user:bram_mask:1.0 - bram_mask_1
Adding component instance block -- Srihari:user:bus_doubler:1.0 - bus_doubler_0
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - c_shift_ram_0
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - c_shift_ram_1
Adding component instance block -- Xilinx.com:user:cameralink_to_axis:1.0 - cameralink_to_axis_1
Adding component instance block -- xilinx.com:ip:clk_wiz:5.1 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:fifo_generator:12.0 - fifo_generator_0
INFO: [xilinx.com:ip:fifo_generator:12.0-5968] /fifo_generator_0Executing the post_config_ip from bd
Adding component instance block -- Xilinx:user:hls_threshold:1.0 - hls_threshold_1
Adding component instance block -- Srihari:user:homography_latest:1.0 - homography_latest_0
Adding component instance block -- Srihari:user:line_buf:1.0 - line_buf_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_1
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:util_reduced_logic:2.0 - util_reduced_logic_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file </home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/design_1.bd>
report_ip_status -name ip_status 
reset_run impl_4 -prev_step 
launch_runs impl_4 -to_step write_bitstream
[Thu May 12 04:00:00 2016] Launched impl_4...
Run output will be captured here: /home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.runs/impl_4/runme.log
reset_run impl_4 -prev_step 
reset_run syn_no_flatten
launch_runs syn_no_flatten
INFO: [HDL 9-2216] Analyzing Verilog file "/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/imports/hdl/design_1_wrapper.v" into library work [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/imports/hdl/design_1_wrapper.v:1]
INFO: [HDL 9-2216] Analyzing Verilog file "/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/hdl/design_1.v" into library work [/home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.srcs/sources_1/bd/design_1/hdl/design_1.v:1]
[Thu May 12 04:00:29 2016] Launched syn_no_flatten...
Run output will be captured here: /home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.runs/syn_no_flatten/runme.log
launch_runs impl_4
[Thu May 12 04:12:49 2016] Launched impl_4...
Run output will be captured here: /home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.runs/impl_4/runme.log
launch_runs impl_4 -to_step write_bitstream
[Thu May 12 04:26:04 2016] Launched impl_4...
Run output will be captured here: /home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.runs/impl_4/runme.log
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
file copy -force /home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.runs/impl_4/design_1_wrapper.sysdef /home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.sdk/design_1_wrapper.hdf

launch_sdk -workspace /home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.sdk -hwspec /home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.sdk -hwspec /home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace /home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.sdk -hwspec /home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.sdk -hwspec /home/ilim/Documents/HeadlightShit/Headlight_antiglare_wit_arm_srihari/a.sdk/design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 12 04:56:48 2016...
