TimeQuest Timing Analyzer report for ov5640_rgb565_1024x768_vga
Fri Jan 11 10:50:46 2019
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'
 15. Slow 1200mV 85C Model Setup: 'cam_pclk'
 16. Slow 1200mV 85C Model Hold: 'cam_pclk'
 17. Slow 1200mV 85C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'
 19. Slow 1200mV 85C Model Recovery: 'cam_pclk'
 20. Slow 1200mV 85C Model Removal: 'cam_pclk'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'cam_pclk'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'
 25. Setup Times
 26. Hold Times
 27. Clock to Output Times
 28. Minimum Clock to Output Times
 29. Output Enable Times
 30. Minimum Output Enable Times
 31. Output Disable Times
 32. Minimum Output Disable Times
 33. Slow 1200mV 85C Model Metastability Report
 34. Slow 1200mV 0C Model Fmax Summary
 35. Slow 1200mV 0C Model Setup Summary
 36. Slow 1200mV 0C Model Hold Summary
 37. Slow 1200mV 0C Model Recovery Summary
 38. Slow 1200mV 0C Model Removal Summary
 39. Slow 1200mV 0C Model Minimum Pulse Width Summary
 40. Slow 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 41. Slow 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'
 42. Slow 1200mV 0C Model Setup: 'cam_pclk'
 43. Slow 1200mV 0C Model Hold: 'cam_pclk'
 44. Slow 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 45. Slow 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'
 46. Slow 1200mV 0C Model Recovery: 'cam_pclk'
 47. Slow 1200mV 0C Model Removal: 'cam_pclk'
 48. Slow 1200mV 0C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 49. Slow 1200mV 0C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'
 50. Slow 1200mV 0C Model Minimum Pulse Width: 'cam_pclk'
 51. Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 52. Setup Times
 53. Hold Times
 54. Clock to Output Times
 55. Minimum Clock to Output Times
 56. Output Enable Times
 57. Minimum Output Enable Times
 58. Output Disable Times
 59. Minimum Output Disable Times
 60. Slow 1200mV 0C Model Metastability Report
 61. Fast 1200mV 0C Model Setup Summary
 62. Fast 1200mV 0C Model Hold Summary
 63. Fast 1200mV 0C Model Recovery Summary
 64. Fast 1200mV 0C Model Removal Summary
 65. Fast 1200mV 0C Model Minimum Pulse Width Summary
 66. Fast 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 67. Fast 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'
 68. Fast 1200mV 0C Model Setup: 'cam_pclk'
 69. Fast 1200mV 0C Model Hold: 'cam_pclk'
 70. Fast 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 71. Fast 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'
 72. Fast 1200mV 0C Model Recovery: 'cam_pclk'
 73. Fast 1200mV 0C Model Removal: 'cam_pclk'
 74. Fast 1200mV 0C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'
 75. Fast 1200mV 0C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'
 76. Fast 1200mV 0C Model Minimum Pulse Width: 'cam_pclk'
 77. Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 78. Setup Times
 79. Hold Times
 80. Clock to Output Times
 81. Minimum Clock to Output Times
 82. Output Enable Times
 83. Minimum Output Enable Times
 84. Output Disable Times
 85. Minimum Output Disable Times
 86. Fast 1200mV 0C Model Metastability Report
 87. Multicorner Timing Analysis Summary
 88. Setup Times
 89. Hold Times
 90. Clock to Output Times
 91. Minimum Clock to Output Times
 92. Board Trace Model Assignments
 93. Input Transition Times
 94. Signal Integrity Metrics (Slow 1200mv 0c Model)
 95. Signal Integrity Metrics (Slow 1200mv 85c Model)
 96. Signal Integrity Metrics (Fast 1200mv 0c Model)
 97. Setup Transfers
 98. Hold Transfers
 99. Recovery Transfers
100. Removal Transfers
101. Report TCCS
102. Report RSKM
103. Unconstrained Paths
104. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; ov5640_rgb565_1024x768_vga                          ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE10F17C8                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------+
; SDC File List                                                      ;
+--------------------------------+--------+--------------------------+
; SDC File Path                  ; Status ; Read at                  ;
+--------------------------------+--------+--------------------------+
; ov5640_rgb565_1024x768_vga.sdc ; OK     ; Fri Jan 11 10:50:44 2019 ;
+--------------------------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------------+-----------------------------------------------------------+
; Clock Name                                            ; Type      ; Period ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                                  ; Targets                                                   ;
+-------------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------------+-----------------------------------------------------------+
; cam_pclk                                              ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                         ; { cam_pclk }                                              ;
; sys_clk                                               ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                         ; { sys_clk }                                               ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000 ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; sys_clk ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0] ; { u_pll_clk|altpll_component|auto_generated|pll1|clk[0] } ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 10.000 ; 100.0 MHz ; -2.115 ; 2.885  ; 50.00      ; 1         ; 2           ; -76.2 ;        ;           ;            ; false    ; sys_clk ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0] ; { u_pll_clk|altpll_component|auto_generated|pll1|clk[1] } ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 15.384 ; 65.0 MHz  ; 0.000  ; 7.692  ; 50.00      ; 10        ; 13          ;       ;        ;           ;            ; false    ; sys_clk ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0] ; { u_pll_clk|altpll_component|auto_generated|pll1|clk[2] } ;
+-------------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+---------------------------------------------------------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                          ;
+------------+-----------------+-------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                            ; Note ;
+------------+-----------------+-------------------------------------------------------+------+
; 116.7 MHz  ; 116.7 MHz       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;      ;
; 128.92 MHz ; 128.92 MHz      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 129.32 MHz ; 129.32 MHz      ; cam_pclk                                              ;      ;
+------------+-----------------+-------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                            ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; -2.247 ; -4.355        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -2.105 ; -4.084        ;
; cam_pclk                                              ; 5.285  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                            ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; cam_pclk                                              ; 0.343 ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.438 ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.452 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+----------+-------+---------------------+
; Clock    ; Slack ; End Point TNS       ;
+----------+-------+---------------------+
; cam_pclk ; 6.154 ; 0.000               ;
+----------+-------+---------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+----------+-------+--------------------+
; Clock    ; Slack ; End Point TNS      ;
+----------+-------+--------------------+
; cam_pclk ; 1.790 ; 0.000              ;
+----------+-------+--------------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                             ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 4.715 ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 7.407 ; 0.000         ;
; cam_pclk                                              ; 9.668 ; 0.000         ;
; sys_clk                                               ; 9.934 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                             ; To Node                                                                                                                                                            ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -2.247 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.185     ; 2.839      ;
; -2.108 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.185     ; 2.700      ;
; -1.927 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.185     ; 2.519      ;
; -1.773 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.185     ; 2.365      ;
; -1.707 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.185     ; 2.299      ;
; -1.608 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.185     ; 2.200      ;
; -1.594 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.185     ; 2.186      ;
; -1.486 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.185     ; 2.078      ;
; -1.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.185     ; 2.046      ;
; -1.314 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.185     ; 1.906      ;
; -0.891 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.185     ; 1.483      ;
; 2.243  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 7.680      ;
; 2.246  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 7.677      ;
; 2.252  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 7.671      ;
; 2.255  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 7.668      ;
; 2.352  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 7.571      ;
; 2.355  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 7.568      ;
; 2.432  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 7.491      ;
; 2.435  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 7.488      ;
; 2.443  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.478      ;
; 2.446  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 7.475      ;
; 2.508  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 7.415      ;
; 2.511  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 7.412      ;
; 2.537  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 7.386      ;
; 2.540  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 7.383      ;
; 2.643  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 7.288      ;
; 2.643  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 7.290      ;
; 2.644  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 7.287      ;
; 2.644  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 7.289      ;
; 2.651  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 7.280      ;
; 2.651  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 7.282      ;
; 2.703  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 7.209      ;
; 2.703  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 7.209      ;
; 2.714  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 7.198      ;
; 2.729  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 7.194      ;
; 2.732  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 7.191      ;
; 2.750  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 7.173      ;
; 2.753  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 7.170      ;
; 2.827  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 7.098      ;
; 2.836  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 7.089      ;
; 2.888  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 7.035      ;
; 2.891  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 7.032      ;
; 2.923  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 6.988      ;
; 2.923  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 6.988      ;
; 2.934  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 6.977      ;
; 2.936  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 6.989      ;
; 3.016  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 6.909      ;
; 3.027  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 6.896      ;
; 3.056  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 6.863      ;
; 3.059  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 6.860      ;
; 3.066  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 6.865      ;
; 3.066  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 6.865      ;
; 3.066  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 6.867      ;
; 3.066  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 6.867      ;
; 3.085  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 6.848      ;
; 3.086  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 6.847      ;
; 3.092  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 6.833      ;
; 3.093  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 6.840      ;
; 3.100  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.821      ;
; 3.100  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.821      ;
; 3.100  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.821      ;
; 3.100  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.821      ;
; 3.100  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.821      ;
; 3.100  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.821      ;
; 3.100  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.821      ;
; 3.100  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.821      ;
; 3.100  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.821      ;
; 3.100  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 6.821      ;
; 3.110  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 6.802      ;
; 3.110  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.089     ; 6.802      ;
; 3.121  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 6.804      ;
; 3.144  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 6.775      ;
; 3.144  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 6.775      ;
; 3.144  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 6.775      ;
; 3.144  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 6.775      ;
; 3.144  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 6.775      ;
; 3.144  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 6.775      ;
; 3.144  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 6.775      ;
; 3.144  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 6.775      ;
; 3.144  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 6.775      ;
; 3.144  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 6.775      ;
; 3.196  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 6.737      ;
; 3.197  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 6.736      ;
; 3.199  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 6.736      ;
; 3.200  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 6.735      ;
; 3.204  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 6.729      ;
; 3.207  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 6.728      ;
; 3.242  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 6.683      ;
; 3.244  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 6.681      ;
; 3.251  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 6.674      ;
; 3.253  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 6.672      ;
; 3.293  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 6.632      ;
; 3.302  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 6.623      ;
; 3.309  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 6.610      ;
; 3.312  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 6.607      ;
; 3.313  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.076     ; 6.612      ;
; 3.320  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 6.615      ;
; 3.321  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 6.614      ;
; 3.328  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 6.607      ;
; 3.330  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 6.581      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                      ; To Node                                                                                                                                                            ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -2.105 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.178     ; 2.696      ;
; -1.979 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.177     ; 2.571      ;
; -1.830 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.177     ; 2.422      ;
; -1.754 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.178     ; 2.345      ;
; -1.657 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.177     ; 2.249      ;
; -1.616 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.178     ; 2.207      ;
; -1.567 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.178     ; 2.158      ;
; -1.544 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.177     ; 2.136      ;
; -1.409 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.178     ; 2.000      ;
; -1.394 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.177     ; 1.986      ;
; -1.360 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.178     ; 1.951      ;
; 6.815  ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 8.494      ;
; 6.877  ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 8.432      ;
; 6.932  ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.078     ; 8.375      ;
; 6.957  ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.078     ; 8.350      ;
; 7.036  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 8.273      ;
; 7.057  ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 8.252      ;
; 7.062  ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.078     ; 8.245      ;
; 7.088  ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.078     ; 8.219      ;
; 7.155  ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 8.154      ;
; 7.175  ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.078     ; 8.132      ;
; 7.177  ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 8.132      ;
; 7.261  ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 8.048      ;
; 7.262  ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 8.047      ;
; 7.284  ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 8.025      ;
; 7.288  ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 8.021      ;
; 7.301  ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.078     ; 8.006      ;
; 7.323  ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 7.986      ;
; 7.324  ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 7.985      ;
; 7.346  ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 7.963      ;
; 7.350  ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 7.959      ;
; 7.378  ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.078     ; 7.929      ;
; 7.379  ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.078     ; 7.928      ;
; 7.403  ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.078     ; 7.904      ;
; 7.404  ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.078     ; 7.903      ;
; 7.405  ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.078     ; 7.902      ;
; 7.412  ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.078     ; 7.895      ;
; 7.430  ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.078     ; 7.877      ;
; 7.437  ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.078     ; 7.870      ;
; 7.482  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 7.827      ;
; 7.483  ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.078     ; 7.824      ;
; 7.483  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 7.826      ;
; 7.503  ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 7.806      ;
; 7.504  ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 7.805      ;
; 7.508  ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.078     ; 7.799      ;
; 7.509  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 7.800      ;
; 7.509  ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.078     ; 7.798      ;
; 7.516  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 7.793      ;
; 7.526  ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 7.783      ;
; 7.530  ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 7.779      ;
; 7.534  ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.078     ; 7.773      ;
; 7.535  ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.078     ; 7.772      ;
; 7.535  ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.078     ; 7.772      ;
; 7.539  ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.078     ; 7.768      ;
; 7.542  ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.078     ; 7.765      ;
; 7.561  ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.078     ; 7.746      ;
; 7.568  ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.078     ; 7.739      ;
; 7.601  ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 7.708      ;
; 7.602  ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 7.707      ;
; 7.621  ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.078     ; 7.686      ;
; 7.622  ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.078     ; 7.685      ;
; 7.623  ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 7.686      ;
; 7.624  ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 7.685      ;
; 7.628  ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 7.681      ;
; 7.635  ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 7.674      ;
; 7.646  ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 7.663      ;
; 7.648  ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.078     ; 7.659      ;
; 7.650  ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 7.659      ;
; 7.655  ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.078     ; 7.652      ;
; 7.741  ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 7.568      ;
; 7.747  ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.078     ; 7.560      ;
; 7.748  ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.078     ; 7.559      ;
; 7.774  ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.078     ; 7.533      ;
; 7.780  ; vga_driver:u_vga_driver|cnt_h[9]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.078     ; 7.527      ;
; 7.781  ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.078     ; 7.526      ;
; 7.803  ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 7.506      ;
; 7.811  ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 7.498      ;
; 7.821  ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 7.488      ;
; 7.834  ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 7.475      ;
; 7.858  ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.078     ; 7.449      ;
; 7.864  ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 7.445      ;
; 7.873  ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 7.436      ;
; 7.883  ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.078     ; 7.424      ;
; 7.896  ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 7.413      ;
; 7.926  ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 7.383      ;
; 7.928  ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.078     ; 7.379      ;
; 7.929  ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.078     ; 7.378      ;
; 7.930  ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.078     ; 7.377      ;
; 7.936  ; vga_driver:u_vga_driver|cnt_v[9]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 7.373      ;
; 7.951  ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.078     ; 7.356      ;
; 7.953  ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.078     ; 7.354      ;
; 7.956  ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.078     ; 7.351      ;
; 7.962  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 7.347      ;
; 7.963  ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.078     ; 7.344      ;
; 7.966  ; vga_driver:u_vga_driver|cnt_v[5]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 7.343      ;
; 7.976  ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.078     ; 7.331      ;
; 7.981  ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.078     ; 7.326      ;
; 7.983  ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.076     ; 7.326      ;
; 7.985  ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.078     ; 7.322      ;
; 7.986  ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.078     ; 7.321      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'cam_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                          ; To Node                                                                                                                                                                 ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 5.285  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.940      ; 6.566      ;
; 5.629  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.356      ; 6.638      ;
; 5.653  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.940      ; 6.198      ;
; 5.763  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.356      ; 6.504      ;
; 5.854  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.356      ; 6.413      ;
; 5.892  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.356      ; 6.375      ;
; 6.048  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.940      ; 5.803      ;
; 6.147  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.940      ; 5.704      ;
; 6.171  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.940      ; 5.680      ;
; 6.194  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.940      ; 5.657      ;
; 6.408  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.356      ; 5.859      ;
; 12.267 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.238      ; 7.992      ;
; 12.840 ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.238      ; 7.419      ;
; 12.844 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.339      ; 7.516      ;
; 12.865 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.064     ; 7.092      ;
; 13.148 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.102      ; 6.975      ;
; 13.174 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.102      ; 6.949      ;
; 13.323 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.101     ; 6.597      ;
; 13.350 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.464     ; 6.207      ;
; 13.560 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.176      ; 6.637      ;
; 13.581 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.102      ; 6.542      ;
; 13.628 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.437     ; 5.956      ;
; 13.656 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.339      ; 6.704      ;
; 13.707 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.007      ; 6.321      ;
; 13.714 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.232     ; 6.075      ;
; 13.721 ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.102      ; 6.402      ;
; 13.721 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.199      ; 6.499      ;
; 13.740 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.232     ; 6.049      ;
; 13.747 ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.102      ; 6.376      ;
; 13.747 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.199      ; 6.473      ;
; 13.897 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.464     ; 5.660      ;
; 13.899 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.176      ; 6.298      ;
; 14.054 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.007      ; 5.974      ;
; 14.147 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.232     ; 5.642      ;
; 14.154 ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.102      ; 5.969      ;
; 14.154 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.199      ; 6.066      ;
; 14.167 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.007      ; 5.861      ;
; 14.193 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.176     ; 5.652      ;
; 14.254 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.176      ; 5.943      ;
; 14.284 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.102      ; 5.839      ;
; 14.511 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.238     ; 5.272      ;
; 14.581 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.437     ; 5.003      ;
; 14.664 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.176     ; 5.181      ;
; 14.686 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.464     ; 4.871      ;
; 14.698 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.053     ; 5.270      ;
; 14.722 ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.176     ; 5.123      ;
; 14.754 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.176     ; 5.091      ;
; 14.762 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.053     ; 5.206      ;
; 14.768 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.506     ; 4.747      ;
; 14.846 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.437     ; 4.738      ;
; 14.850 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.232     ; 4.939      ;
; 14.857 ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.102      ; 5.266      ;
; 14.857 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.199      ; 5.363      ;
; 15.021 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.007      ; 5.007      ;
; 15.145 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.186     ; 4.690      ;
; 15.166 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.176      ; 5.031      ;
; 15.171 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.186     ; 4.664      ;
; 15.234 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.506     ; 4.281      ;
; 15.237 ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.176     ; 4.608      ;
; 15.259 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.186     ; 4.576      ;
; 15.263 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.053     ; 4.705      ;
; 15.285 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.186     ; 4.550      ;
; 15.324 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.506     ; 4.191      ;
; 15.327 ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.176     ; 4.518      ;
; 15.337 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.053     ; 4.631      ;
; 15.353 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.053     ; 4.615      ;
; 15.469 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.176     ; 4.376      ;
; 15.578 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.186     ; 4.257      ;
; 15.628 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.159     ; 4.234      ;
; 15.631 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.464     ; 3.926      ;
; 15.654 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.159     ; 4.208      ;
; 15.692 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.186     ; 4.143      ;
; 15.768 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.206      ; 4.459      ;
; 15.807 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.464     ; 3.750      ;
; 15.885 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2] ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.060     ; 4.076      ;
; 15.885 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1] ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.060     ; 4.076      ;
; 15.885 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.060     ; 4.076      ;
; 15.885 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.060     ; 4.076      ;
; 15.885 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                  ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.060     ; 4.076      ;
; 15.885 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.060     ; 4.076      ;
; 15.885 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.060     ; 4.076      ;
; 15.895 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.159     ; 3.967      ;
; 15.921 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.159     ; 3.941      ;
; 16.034 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.464     ; 3.523      ;
; 16.039 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.506     ; 3.476      ;
; 16.042 ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.176     ; 3.803      ;
; 16.061 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.159     ; 3.801      ;
; 16.066 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.172      ; 4.127      ;
; 16.068 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.053     ; 3.900      ;
; 16.091 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.172      ; 4.102      ;
; 16.147 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.193      ; 4.067      ;
; 16.147 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.193      ; 4.067      ;
; 16.147 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.193      ; 4.067      ;
; 16.147 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9          ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.193      ; 4.067      ;
; 16.147 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0] ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.193      ; 4.067      ;
; 16.147 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.193      ; 4.067      ;
; 16.147 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.193      ; 4.067      ;
; 16.147 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.193      ; 4.067      ;
; 16.281 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.186     ; 3.554      ;
; 16.328 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.159     ; 3.534      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'cam_pclk'                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.343 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.464      ; 1.019      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 0.746      ;
; 0.494 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.120      ; 0.826      ;
; 0.497 ; cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                                         ; cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                                                      ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 0.758      ;
; 0.499 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.413      ; 1.166      ;
; 0.532 ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.056      ; 0.800      ;
; 0.533 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.057      ; 0.802      ;
; 0.542 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.413      ; 1.209      ;
; 0.547 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.389      ; 1.190      ;
; 0.553 ; cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                                         ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.056      ; 0.821      ;
; 0.568 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.413      ; 1.235      ;
; 0.586 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.647      ; 1.487      ;
; 0.590 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.389      ; 1.233      ;
; 0.599 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.389      ; 1.242      ;
; 0.599 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.647      ; 1.500      ;
; 0.599 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.623      ; 1.476      ;
; 0.610 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.647      ; 1.511      ;
; 0.611 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.623      ; 1.488      ;
; 0.625 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]              ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.120      ; 0.957      ;
; 0.637 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.623      ; 1.514      ;
; 0.647 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                       ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.057      ; 0.916      ;
; 0.662 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.647      ; 1.563      ;
; 0.672 ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.107      ; 0.991      ;
; 0.672 ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.107      ; 0.991      ;
; 0.672 ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.107      ; 0.991      ;
; 0.673 ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.107      ; 0.992      ;
; 0.674 ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.107      ; 0.993      ;
; 0.680 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]              ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.120      ; 1.012      ;
; 0.685 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.120      ; 1.017      ;
; 0.700 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.120      ; 1.032      ;
; 0.704 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; -0.078     ; 0.838      ;
; 0.718 ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                                      ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.056      ; 0.986      ;
; 0.736 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]              ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.120      ; 1.068      ;
; 0.743 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.068      ; 1.023      ;
; 0.750 ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                                      ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                                                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.056      ; 1.018      ;
; 0.751 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.057      ; 1.020      ;
; 0.756 ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.024      ; 0.992      ;
; 0.773 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                       ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.348      ; 1.333      ;
; 0.776 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.736      ; 1.766      ;
; 0.790 ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.056      ; 1.058      ;
; 0.790 ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.056      ; 1.058      ;
; 0.805 ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.056      ; 1.073      ;
; 0.809 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.055      ; 1.076      ;
; 0.813 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.199      ; 1.224      ;
; 0.820 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.053      ; 1.085      ;
; 0.822 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.053      ; 1.087      ;
; 0.823 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.389      ; 1.466      ;
; 0.826 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.068      ; 1.106      ;
; 0.828 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.671      ; 1.753      ;
; 0.831 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]              ; cam_pclk     ; cam_pclk    ; 0.000        ; -0.078     ; 0.965      ;
; 0.842 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.712      ; 1.808      ;
; 0.846 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.695      ; 1.795      ;
; 0.850 ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                                      ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.056      ; 1.118      ;
; 0.868 ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.056      ; 1.136      ;
; 0.872 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.391      ; 1.517      ;
; 0.875 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.671      ; 1.800      ;
; 0.880 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.671      ; 1.805      ;
; 0.884 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.413      ; 1.551      ;
; 0.888 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.389      ; 1.531      ;
; 0.889 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                               ; cam_pclk     ; cam_pclk    ; 0.000        ; -0.078     ; 1.023      ;
; 0.901 ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.079      ; 1.192      ;
; 0.907 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; -0.078     ; 1.041      ;
; 0.910 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]              ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.238      ; 1.360      ;
; 0.910 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.671      ; 1.835      ;
; 0.912 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.671      ; 1.837      ;
; 0.916 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.238      ; 1.366      ;
; 0.934 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]              ; cam_pclk     ; cam_pclk    ; 0.000        ; -0.078     ; 1.068      ;
; 0.936 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]              ; cam_pclk     ; cam_pclk    ; 0.000        ; -0.078     ; 1.070      ;
; 0.937 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.695      ; 1.886      ;
; 0.942 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.055      ; 1.209      ;
; 0.943 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.055      ; 1.210      ;
; 0.947 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.053      ; 1.212      ;
; 0.947 ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.083      ; 1.242      ;
; 0.949 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.238      ; 1.399      ;
; 0.952 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.053      ; 1.217      ;
; 0.953 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.053      ; 1.218      ;
; 0.967 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.736      ; 1.957      ;
; 0.981 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.623      ; 1.858      ;
; 1.001 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.671      ; 1.926      ;
; 1.014 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]              ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.057      ; 1.283      ;
; 1.016 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.407      ; 1.635      ;
; 1.023 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.407      ; 1.642      ;
; 1.054 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                       ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.348      ; 1.614      ;
; 1.074 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]              ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.238      ; 1.524      ;
; 1.083 ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.056      ; 1.351      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                              ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.438 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[4]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.172      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.458 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[3]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.493      ; 1.205      ;
; 0.465 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.466 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.466 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.758      ;
; 0.478 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.213      ;
; 0.480 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.214      ;
; 0.485 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.778      ;
; 0.494 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[8]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.787      ;
; 0.497 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.231      ;
; 0.500 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.792      ;
; 0.501 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                                                                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.793      ;
; 0.502 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[9]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.506 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.493      ; 1.253      ;
; 0.528 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.183      ;
; 0.532 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.187      ;
; 0.549 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.842      ;
; 0.551 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[8]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.844      ;
; 0.561 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.854      ;
; 0.564 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.219      ;
; 0.567 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.222      ;
; 0.595 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.250      ;
; 0.624 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.917      ;
; 0.625 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.918      ;
; 0.629 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.401      ; 1.284      ;
; 0.634 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 1.288      ;
; 0.641 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.934      ;
; 0.641 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.934      ;
; 0.641 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.934      ;
; 0.642 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[8]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.935      ;
; 0.644 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.937      ;
; 0.645 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[9]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.938      ;
; 0.650 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[7]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.385      ;
; 0.651 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[8]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.386      ;
; 0.658 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[5]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.952      ;
; 0.658 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.951      ;
; 0.679 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[1]                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.971      ;
; 0.683 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.975      ;
; 0.695 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.988      ;
; 0.697 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.990      ;
; 0.710 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r1                                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r2                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.002      ;
; 0.712 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.004      ;
; 0.717 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_ack_r2                                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.009      ;
; 0.717 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.011      ;
; 0.718 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.012      ;
; 0.730 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[8]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.024      ;
; 0.730 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.023      ;
; 0.730 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.022      ;
; 0.731 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[10]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.024      ;
; 0.732 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[9]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.025      ;
; 0.738 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[9]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.032      ;
; 0.738 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.030      ;
; 0.738 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[1]                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.030      ;
; 0.740 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[4]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.033      ;
; 0.741 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.034      ;
; 0.742 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.035      ;
; 0.744 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[3]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[3]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.036      ;
; 0.746 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[3]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[3]                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[4]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[4]                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.038      ;
; 0.747 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.040      ;
; 0.748 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[5]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.042      ;
; 0.748 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.041      ;
; 0.749 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.042      ;
; 0.751 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[1]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[1]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.044      ;
; 0.752 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.044      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                              ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; i2c_dri:u_i2c_dri|dri_clk                                                                                                                                              ; i2c_dri:u_i2c_dri|dri_clk                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.515 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.809      ;
; 0.533 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.827      ;
; 0.538 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.832      ;
; 0.538 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.395      ; 1.187      ;
; 0.548 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.395      ; 1.197      ;
; 0.608 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.395      ; 1.257      ;
; 0.618 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.395      ; 1.267      ;
; 0.626 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.920      ;
; 0.681 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.975      ;
; 0.740 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.034      ;
; 0.743 ; i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.036      ;
; 0.743 ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.037      ;
; 0.744 ; i2c_dri:u_i2c_dri|clk_cnt[3]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[3]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.038      ;
; 0.747 ; i2c_dri:u_i2c_dri|clk_cnt[9]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[9]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; i2c_dri:u_i2c_dri|clk_cnt[7]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[7]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; i2c_dri:u_i2c_dri|clk_cnt[4]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[4]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; i2c_dri:u_i2c_dri|clk_cnt[2]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[2]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.041      ;
; 0.749 ; i2c_dri:u_i2c_dri|clk_cnt[6]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[6]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.042      ;
; 0.749 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.043      ;
; 0.752 ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.046      ;
; 0.754 ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.048      ;
; 0.763 ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.057      ;
; 0.764 ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.059      ;
; 0.766 ; i2c_dri:u_i2c_dri|clk_cnt[8]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[8]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.059      ;
; 0.768 ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.062      ;
; 0.769 ; i2c_dri:u_i2c_dri|clk_cnt[0]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[0]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.062      ;
; 0.770 ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.064      ;
; 0.771 ; vga_driver:u_vga_driver|cnt_h[9]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[9]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.065      ;
; 0.772 ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.065      ;
; 0.772 ; vga_driver:u_vga_driver|cnt_v[5]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[5]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.065      ;
; 0.772 ; vga_driver:u_vga_driver|cnt_v[9]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[9]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.065      ;
; 0.773 ; vga_driver:u_vga_driver|cnt_v[8]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[8]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.066      ;
; 0.774 ; vga_driver:u_vga_driver|cnt_v[10]                                                                                                                                      ; vga_driver:u_vga_driver|cnt_v[10]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.067      ;
; 0.774 ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.067      ;
; 0.774 ; vga_driver:u_vga_driver|cnt_h[10]                                                                                                                                      ; vga_driver:u_vga_driver|cnt_h[10]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.068      ;
; 0.779 ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.072      ;
; 0.781 ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.074      ;
; 0.782 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.076      ;
; 0.783 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.077      ;
; 0.783 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.077      ;
; 0.785 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.396      ; 1.435      ;
; 0.785 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.079      ;
; 0.860 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.154      ;
; 0.860 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.154      ;
; 0.866 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.008       ; 0.186      ; 1.276      ;
; 0.874 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.396      ; 1.524      ;
; 0.880 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.396      ; 1.530      ;
; 0.890 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.396      ; 1.540      ;
; 0.898 ; i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                                           ; i2c_dri:u_i2c_dri|dri_clk                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.191      ;
; 0.903 ; i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[5]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.196      ;
; 0.911 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.396      ; 1.561      ;
; 0.914 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.208      ;
; 0.916 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.395      ; 1.565      ;
; 0.918 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.396      ; 1.568      ;
; 0.921 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.215      ;
; 0.922 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.216      ;
; 0.934 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.008       ; 0.186      ; 1.344      ;
; 0.935 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.396      ; 1.585      ;
; 0.941 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.235      ;
; 0.954 ; vga_driver:u_vga_driver|cnt_h[8]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[8]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.248      ;
; 0.983 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.277      ;
; 0.989 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.283      ;
; 1.010 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.304      ;
; 1.097 ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.391      ;
; 1.098 ; i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[2]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.391      ;
; 1.099 ; i2c_dri:u_i2c_dri|clk_cnt[3]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[4]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.392      ;
; 1.100 ; i2c_dri:u_i2c_dri|clk_cnt[5]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[6]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.393      ;
; 1.101 ; i2c_dri:u_i2c_dri|clk_cnt[7]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[8]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.394      ;
; 1.105 ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.399      ;
; 1.106 ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.400      ;
; 1.106 ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.400      ;
; 1.107 ; i2c_dri:u_i2c_dri|clk_cnt[0]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.400      ;
; 1.108 ; i2c_dri:u_i2c_dri|clk_cnt[2]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[3]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.401      ;
; 1.110 ; i2c_dri:u_i2c_dri|clk_cnt[6]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[7]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.403      ;
; 1.114 ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.408      ;
; 1.115 ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.409      ;
; 1.115 ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.409      ;
; 1.116 ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; i2c_dri:u_i2c_dri|clk_cnt[0]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[2]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.409      ;
; 1.117 ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[8]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.411      ;
; 1.117 ; i2c_dri:u_i2c_dri|clk_cnt[2]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[4]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; i2c_dri:u_i2c_dri|clk_cnt[4]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[6]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.410      ;
; 1.118 ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[8]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.411      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'cam_pclk'                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                               ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 6.154 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.003      ; 5.760      ;
; 6.154 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.003      ; 5.760      ;
; 6.154 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.003      ; 5.760      ;
; 6.154 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.003      ; 5.760      ;
; 6.154 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.003      ; 5.760      ;
; 6.154 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.003      ; 5.760      ;
; 6.193 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.760      ;
; 6.193 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.760      ;
; 6.193 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.760      ;
; 6.193 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.760      ;
; 6.193 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.760      ;
; 6.193 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.760      ;
; 6.193 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.760      ;
; 6.193 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.760      ;
; 6.193 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.760      ;
; 6.193 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.760      ;
; 6.202 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.001      ; 5.710      ;
; 6.202 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.001      ; 5.710      ;
; 6.202 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.001      ; 5.710      ;
; 6.202 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.001      ; 5.710      ;
; 6.243 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.710      ;
; 6.243 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.710      ;
; 6.243 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.710      ;
; 6.243 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.710      ;
; 6.243 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.710      ;
; 6.243 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.710      ;
; 6.243 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.710      ;
; 6.243 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.710      ;
; 6.243 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.710      ;
; 6.243 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.710      ;
; 6.243 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.710      ;
; 6.264 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.003      ; 5.650      ;
; 6.264 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.003      ; 5.650      ;
; 6.264 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.003      ; 5.650      ;
; 6.264 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.003      ; 5.650      ;
; 6.264 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.003      ; 5.650      ;
; 6.264 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.003      ; 5.650      ;
; 6.303 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.650      ;
; 6.303 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.650      ;
; 6.303 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.650      ;
; 6.303 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.650      ;
; 6.303 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.650      ;
; 6.303 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.650      ;
; 6.303 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.650      ;
; 6.303 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.650      ;
; 6.303 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.650      ;
; 6.303 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.650      ;
; 6.312 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.001      ; 5.600      ;
; 6.312 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.001      ; 5.600      ;
; 6.312 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.001      ; 5.600      ;
; 6.312 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.001      ; 5.600      ;
; 6.336 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.003      ; 5.578      ;
; 6.336 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.003      ; 5.578      ;
; 6.336 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.003      ; 5.578      ;
; 6.336 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.003      ; 5.578      ;
; 6.336 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.003      ; 5.578      ;
; 6.336 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.003      ; 5.578      ;
; 6.353 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.600      ;
; 6.353 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.600      ;
; 6.353 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.600      ;
; 6.353 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.600      ;
; 6.353 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.600      ;
; 6.353 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.600      ;
; 6.353 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.600      ;
; 6.353 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.600      ;
; 6.353 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.600      ;
; 6.353 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.600      ;
; 6.353 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.600      ;
; 6.375 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.578      ;
; 6.375 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.578      ;
; 6.375 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.578      ;
; 6.375 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.578      ;
; 6.375 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.578      ;
; 6.375 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.578      ;
; 6.375 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.578      ;
; 6.375 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.578      ;
; 6.375 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.578      ;
; 6.375 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.578      ;
; 6.384 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.001      ; 5.528      ;
; 6.384 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.001      ; 5.528      ;
; 6.384 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.001      ; 5.528      ;
; 6.384 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.001      ; 5.528      ;
; 6.425 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.528      ;
; 6.425 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.528      ;
; 6.425 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.528      ;
; 6.425 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.528      ;
; 6.425 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.528      ;
; 6.425 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.528      ;
; 6.425 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.528      ;
; 6.425 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.528      ;
; 6.425 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.528      ;
; 6.425 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.528      ;
; 6.425 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.042      ; 5.528      ;
; 6.826 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.322      ; 5.407      ;
; 6.826 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.322      ; 5.407      ;
; 6.936 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.322      ; 5.297      ;
; 6.936 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.322      ; 5.297      ;
; 7.008 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.322      ; 5.225      ;
; 7.008 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.322      ; 5.225      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'cam_pclk'                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                               ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 1.790 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.861      ; 4.943      ;
; 1.790 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.861      ; 4.943      ;
; 1.898 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.861      ; 5.051      ;
; 1.898 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.861      ; 5.051      ;
; 1.946 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.861      ; 5.099      ;
; 1.946 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.861      ; 5.099      ;
; 2.336 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.568      ; 5.196      ;
; 2.336 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.568      ; 5.196      ;
; 2.336 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.568      ; 5.196      ;
; 2.336 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.568      ; 5.196      ;
; 2.336 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.568      ; 5.196      ;
; 2.336 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.568      ; 5.196      ;
; 2.336 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.568      ; 5.196      ;
; 2.336 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.568      ; 5.196      ;
; 2.336 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.568      ; 5.196      ;
; 2.336 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.568      ; 5.196      ;
; 2.336 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.568      ; 5.196      ;
; 2.378 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.526      ; 5.196      ;
; 2.378 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.526      ; 5.196      ;
; 2.378 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.526      ; 5.196      ;
; 2.378 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.526      ; 5.196      ;
; 2.379 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.569      ; 5.240      ;
; 2.379 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.569      ; 5.240      ;
; 2.379 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.569      ; 5.240      ;
; 2.379 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.569      ; 5.240      ;
; 2.379 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.569      ; 5.240      ;
; 2.379 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.569      ; 5.240      ;
; 2.379 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.569      ; 5.240      ;
; 2.379 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.569      ; 5.240      ;
; 2.379 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.569      ; 5.240      ;
; 2.379 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.569      ; 5.240      ;
; 2.420 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.528      ; 5.240      ;
; 2.420 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.528      ; 5.240      ;
; 2.420 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.528      ; 5.240      ;
; 2.420 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.528      ; 5.240      ;
; 2.420 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.528      ; 5.240      ;
; 2.420 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.528      ; 5.240      ;
; 2.443 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.568      ; 5.303      ;
; 2.443 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.568      ; 5.303      ;
; 2.443 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.568      ; 5.303      ;
; 2.443 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.568      ; 5.303      ;
; 2.443 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.568      ; 5.303      ;
; 2.443 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.568      ; 5.303      ;
; 2.443 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.568      ; 5.303      ;
; 2.443 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.568      ; 5.303      ;
; 2.443 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.568      ; 5.303      ;
; 2.443 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.568      ; 5.303      ;
; 2.443 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.568      ; 5.303      ;
; 2.485 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.526      ; 5.303      ;
; 2.485 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.526      ; 5.303      ;
; 2.485 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.526      ; 5.303      ;
; 2.485 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.526      ; 5.303      ;
; 2.486 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.569      ; 5.347      ;
; 2.486 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.569      ; 5.347      ;
; 2.486 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.569      ; 5.347      ;
; 2.486 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.569      ; 5.347      ;
; 2.486 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.569      ; 5.347      ;
; 2.486 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.569      ; 5.347      ;
; 2.486 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.569      ; 5.347      ;
; 2.486 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.569      ; 5.347      ;
; 2.486 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.569      ; 5.347      ;
; 2.486 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.569      ; 5.347      ;
; 2.491 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.568      ; 5.351      ;
; 2.491 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.568      ; 5.351      ;
; 2.491 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.568      ; 5.351      ;
; 2.491 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.568      ; 5.351      ;
; 2.491 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.568      ; 5.351      ;
; 2.491 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.568      ; 5.351      ;
; 2.491 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.568      ; 5.351      ;
; 2.491 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.568      ; 5.351      ;
; 2.491 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.568      ; 5.351      ;
; 2.491 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.568      ; 5.351      ;
; 2.491 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.568      ; 5.351      ;
; 2.527 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.528      ; 5.347      ;
; 2.527 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.528      ; 5.347      ;
; 2.527 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.528      ; 5.347      ;
; 2.527 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.528      ; 5.347      ;
; 2.527 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.528      ; 5.347      ;
; 2.527 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.528      ; 5.347      ;
; 2.533 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.526      ; 5.351      ;
; 2.533 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.526      ; 5.351      ;
; 2.533 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.526      ; 5.351      ;
; 2.533 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.526      ; 5.351      ;
; 2.534 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.569      ; 5.395      ;
; 2.534 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.569      ; 5.395      ;
; 2.534 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.569      ; 5.395      ;
; 2.534 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.569      ; 5.395      ;
; 2.534 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.569      ; 5.395      ;
; 2.534 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.569      ; 5.395      ;
; 2.534 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.569      ; 5.395      ;
; 2.534 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.569      ; 5.395      ;
; 2.534 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.569      ; 5.395      ;
; 2.534 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.569      ; 5.395      ;
; 2.575 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.528      ; 5.395      ;
; 2.575 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.528      ; 5.395      ;
; 2.575 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.528      ; 5.395      ;
; 2.575 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.528      ; 5.395      ;
; 2.575 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.528      ; 5.395      ;
; 2.575 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.528      ; 5.395      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[10] ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[7]  ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]                                         ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10]                                        ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]                                         ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]                                         ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]                                         ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]                                         ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]                                         ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]                                         ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]                                         ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[8]                              ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[9]                              ;
; 4.715 ; 4.935        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                     ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                     ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                    ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                     ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                     ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                     ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                     ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                     ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                     ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                     ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                     ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                        ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]               ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]               ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]               ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[0]  ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[2]  ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[3]  ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[4]  ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]                                         ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]                                         ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                                 ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[10]                                                ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                                 ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                                 ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[3]                                                 ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[4]                                                 ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[5]                                                 ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                                 ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[7]                                                 ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[8]                                                 ;
; 4.716 ; 4.936        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[9]                                                 ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[1]  ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[5]  ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[6]  ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0]                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1]                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2]                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[3]                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[4]                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[5]                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[6]                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[7]                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[8]                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[9]                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[0]                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[1]                              ;
; 4.718 ; 4.938        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[4]                              ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[8]  ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[9]  ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[2]                              ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[3]                              ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[5]                              ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[6]                              ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[7]                              ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                        ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                                                ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                                                 ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]                                                 ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                                                 ;
; 4.719 ; 4.939        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                                                 ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[0]                                                                                      ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[10]                                                                                     ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[1]                                                                                      ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[2]                                                                                      ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[3]                                                                                      ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                      ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                      ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                      ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                      ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[8]                                                                                      ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[9]                                                                                      ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[0]                                                                                      ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[10]                                                                                     ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[11]                                                                                     ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[12]                                                                                     ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[13]                                                                                     ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[14]                                                                                     ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[15]                                                                                     ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[1]                                                                                      ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[2]                                                                                      ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[3]                                                                                      ;
; 4.720 ; 4.940        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[4]                                                                                      ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.407 ; 7.627        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                    ;
; 7.407 ; 7.627        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                   ;
; 7.407 ; 7.627        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                    ;
; 7.407 ; 7.627        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                    ;
; 7.407 ; 7.627        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                    ;
; 7.407 ; 7.627        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                    ;
; 7.407 ; 7.627        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                    ;
; 7.407 ; 7.627        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                    ;
; 7.407 ; 7.627        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                    ;
; 7.407 ; 7.627        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                    ;
; 7.407 ; 7.627        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                       ;
; 7.407 ; 7.627        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]               ;
; 7.407 ; 7.627        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]               ;
; 7.407 ; 7.627        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]               ;
; 7.407 ; 7.627        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ;
; 7.407 ; 7.627        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                     ;
; 7.407 ; 7.627        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                                               ;
; 7.407 ; 7.627        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]                                                ;
; 7.407 ; 7.627        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                                                ;
; 7.407 ; 7.627        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]                                                ;
; 7.407 ; 7.627        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]                                                ;
; 7.408 ; 7.628        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                    ;
; 7.408 ; 7.628        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                                                ;
; 7.408 ; 7.628        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                                                ;
; 7.408 ; 7.628        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                                                ;
; 7.408 ; 7.628        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                                                ;
; 7.408 ; 7.628        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                                                ;
; 7.408 ; 7.628        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                                                ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[0]                                                                                                                                                         ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                                                         ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[2]                                                                                                                                                         ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[3]                                                                                                                                                         ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[4]                                                                                                                                                         ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[5]                                                                                                                                                         ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[6]                                                                                                                                                         ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[7]                                                                                                                                                         ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[8]                                                                                                                                                         ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[9]                                                                                                                                                         ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|dri_clk                                                                                                                                                            ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                                                                     ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[10]                                                                                                                                                    ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                                                     ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                                     ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                                                                     ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                                                                     ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                                                                     ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                                                                     ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                                                                     ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[8]                                                                                                                                                     ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[9]                                                                                                                                                     ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                                                                     ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[10]                                                                                                                                                    ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                                                                     ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                                                                     ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                                                                     ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                                                                     ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[5]                                                                                                                                                     ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                                                                     ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                                                                     ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[8]                                                                                                                                                     ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[9]                                                                                                                                                     ;
; 7.444 ; 7.679        ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                           ;
; 7.444 ; 7.679        ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                          ;
; 7.444 ; 7.679        ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                          ;
; 7.444 ; 7.679        ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                          ;
; 7.444 ; 7.679        ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                          ;
; 7.444 ; 7.679        ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                          ;
; 7.444 ; 7.679        ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                          ;
; 7.444 ; 7.679        ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                           ;
; 7.444 ; 7.679        ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                           ;
; 7.444 ; 7.679        ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                           ;
; 7.444 ; 7.679        ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                           ;
; 7.444 ; 7.679        ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                           ;
; 7.444 ; 7.679        ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                           ;
; 7.444 ; 7.679        ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                           ;
; 7.444 ; 7.679        ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                           ;
; 7.444 ; 7.679        ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                           ;
; 7.445 ; 7.680        ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 7.445 ; 7.680        ; 0.235          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ;
; 7.467 ; 7.702        ; 0.235          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ;
; 7.468 ; 7.703        ; 0.235          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 7.469 ; 7.704        ; 0.235          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                          ;
; 7.469 ; 7.704        ; 0.235          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                          ;
; 7.469 ; 7.704        ; 0.235          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                          ;
; 7.469 ; 7.704        ; 0.235          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                          ;
; 7.469 ; 7.704        ; 0.235          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                          ;
; 7.469 ; 7.704        ; 0.235          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                          ;
; 7.469 ; 7.704        ; 0.235          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                           ;
; 7.470 ; 7.705        ; 0.235          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                           ;
; 7.470 ; 7.705        ; 0.235          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                           ;
; 7.470 ; 7.705        ; 0.235          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                           ;
; 7.470 ; 7.705        ; 0.235          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                           ;
; 7.470 ; 7.705        ; 0.235          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                           ;
; 7.470 ; 7.705        ; 0.235          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                           ;
; 7.470 ; 7.705        ; 0.235          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                           ;
; 7.470 ; 7.705        ; 0.235          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                           ;
; 7.470 ; 7.705        ; 0.235          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                           ;
; 7.563 ; 7.751        ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                                                                     ;
; 7.563 ; 7.751        ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[10]                                                                                                                                                    ;
; 7.563 ; 7.751        ; 0.188          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                                                     ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'cam_pclk'                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.668 ; 9.888        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                                                                 ;
; 9.668 ; 9.888        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                                                 ;
; 9.670 ; 9.890        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                    ;
; 9.670 ; 9.890        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                    ;
; 9.670 ; 9.890        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                    ;
; 9.677 ; 9.897        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ;
; 9.681 ; 9.901        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]                                       ;
; 9.681 ; 9.901        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]                                        ;
; 9.681 ; 9.901        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]                                        ;
; 9.681 ; 9.901        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]                                        ;
; 9.681 ; 9.901        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]                                        ;
; 9.681 ; 9.901        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]                                        ;
; 9.685 ; 9.905        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                                                                 ;
; 9.685 ; 9.905        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                                                                 ;
; 9.685 ; 9.905        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                                                                 ;
; 9.685 ; 9.905        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                                                                 ;
; 9.685 ; 9.905        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                                                                 ;
; 9.685 ; 9.905        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                                                                 ;
; 9.688 ; 9.908        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]                                        ;
; 9.688 ; 9.908        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]                                        ;
; 9.688 ; 9.908        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]                                        ;
; 9.688 ; 9.908        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]                                        ;
; 9.688 ; 9.908        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]                                        ;
; 9.690 ; 9.925        ; 0.235          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ;
; 9.693 ; 9.913        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                                                                 ;
; 9.693 ; 9.913        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                                                ;
; 9.693 ; 9.913        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                                                ;
; 9.693 ; 9.913        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                                                ;
; 9.693 ; 9.913        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                                                ;
; 9.693 ; 9.913        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                                                ;
; 9.693 ; 9.913        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                                                                 ;
; 9.693 ; 9.913        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                                                                 ;
; 9.693 ; 9.913        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                                                 ;
; 9.693 ; 9.913        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                                                 ;
; 9.693 ; 9.928        ; 0.235          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ;
; 9.693 ; 9.928        ; 0.235          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_we_reg       ;
; 9.696 ; 9.916        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ;
; 9.696 ; 9.916        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ;
; 9.696 ; 9.916        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ;
; 9.696 ; 9.916        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ;
; 9.697 ; 9.917        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                    ;
; 9.697 ; 9.917        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                    ;
; 9.697 ; 9.917        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                    ;
; 9.697 ; 9.917        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]              ;
; 9.697 ; 9.917        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]              ;
; 9.697 ; 9.917        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ;
; 9.697 ; 9.917        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                               ;
; 9.697 ; 9.917        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                                ;
; 9.697 ; 9.917        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                                ;
; 9.697 ; 9.917        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                                ;
; 9.697 ; 9.917        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                                ;
; 9.701 ; 9.921        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                    ;
; 9.701 ; 9.921        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                       ;
; 9.701 ; 9.921        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]              ;
; 9.701 ; 9.921        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                                ;
; 9.701 ; 9.921        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                                ;
; 9.701 ; 9.921        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                                ;
; 9.701 ; 9.921        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                                ;
; 9.701 ; 9.921        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                                ;
; 9.703 ; 9.938        ; 0.235          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ;
; 9.705 ; 9.925        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                                                ;
; 9.705 ; 9.925        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                                                                 ;
; 9.705 ; 9.925        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                                                                 ;
; 9.705 ; 9.925        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                                                 ;
; 9.705 ; 9.925        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                                ;
; 9.706 ; 9.926        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                                                      ;
; 9.706 ; 9.926        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                                   ;
; 9.706 ; 9.926        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                                                                 ;
; 9.706 ; 9.926        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                                                                 ;
; 9.706 ; 9.926        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                                                   ;
; 9.706 ; 9.926        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                                                   ;
; 9.706 ; 9.926        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                                 ;
; 9.706 ; 9.926        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                                 ;
; 9.706 ; 9.926        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                                 ;
; 9.706 ; 9.926        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                                                 ;
; 9.706 ; 9.926        ; 0.220          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                                 ;
; 9.706 ; 9.941        ; 0.235          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ;
; 9.706 ; 9.941        ; 0.235          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_we_reg       ;
; 9.811 ; 10.046       ; 0.235          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ;
; 9.811 ; 10.046       ; 0.235          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_we_reg       ;
; 9.813 ; 10.048       ; 0.235          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ;
; 9.824 ; 10.059       ; 0.235          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ;
; 9.824 ; 10.059       ; 0.235          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_we_reg       ;
; 9.826 ; 10.061       ; 0.235          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ;
; 9.883 ; 10.071       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                                                      ;
; 9.883 ; 10.071       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                                   ;
; 9.883 ; 10.071       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                                                                 ;
; 9.883 ; 10.071       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                                                                 ;
; 9.883 ; 10.071       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                                                   ;
; 9.883 ; 10.071       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                                                   ;
; 9.883 ; 10.071       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                                 ;
; 9.883 ; 10.071       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                                 ;
; 9.883 ; 10.071       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                                 ;
; 9.883 ; 10.071       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                                                 ;
; 9.883 ; 10.071       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                                 ;
; 9.884 ; 10.072       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                                                ;
; 9.884 ; 10.072       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                                                                 ;
; 9.884 ; 10.072       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                                                                 ;
; 9.884 ; 10.072       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                                                 ;
; 9.884 ; 10.072       ; 0.188          ; Low Pulse Width  ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                                ;
+-------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'                                                                                               ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------+
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.954  ; 9.954        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                 ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                 ;
; 10.022 ; 10.022       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.046 ; 10.046       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                 ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                         ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; cam_data[*]     ; cam_pclk   ; 4.364 ; 4.549 ; Rise       ; cam_pclk                                              ;
;  cam_data[0]    ; cam_pclk   ; 2.721 ; 2.934 ; Rise       ; cam_pclk                                              ;
;  cam_data[1]    ; cam_pclk   ; 4.364 ; 4.549 ; Rise       ; cam_pclk                                              ;
;  cam_data[2]    ; cam_pclk   ; 3.054 ; 3.226 ; Rise       ; cam_pclk                                              ;
;  cam_data[3]    ; cam_pclk   ; 3.648 ; 3.884 ; Rise       ; cam_pclk                                              ;
;  cam_data[4]    ; cam_pclk   ; 4.148 ; 4.301 ; Rise       ; cam_pclk                                              ;
;  cam_data[5]    ; cam_pclk   ; 4.066 ; 4.281 ; Rise       ; cam_pclk                                              ;
;  cam_data[6]    ; cam_pclk   ; 2.422 ; 2.666 ; Rise       ; cam_pclk                                              ;
;  cam_data[7]    ; cam_pclk   ; 2.095 ; 2.375 ; Rise       ; cam_pclk                                              ;
; cam_href        ; cam_pclk   ; 4.283 ; 4.368 ; Rise       ; cam_pclk                                              ;
; cam_vsync       ; cam_pclk   ; 2.428 ; 2.648 ; Rise       ; cam_pclk                                              ;
; sdram_data[*]   ; sys_clk    ; 5.400 ; 5.710 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 5.400 ; 5.710 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 5.107 ; 5.335 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 5.131 ; 5.322 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 5.109 ; 5.298 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.793 ; 5.013 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 4.928 ; 5.155 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 5.375 ; 5.671 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 5.143 ; 5.358 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.293 ; 5.492 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.757 ; 4.972 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.950 ; 5.171 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.883 ; 5.065 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 5.107 ; 5.349 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.828 ; 5.053 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 4.951 ; 5.182 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 5.004 ; 5.224 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n       ; sys_clk    ; 5.507 ; 5.982 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                          ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; cam_data[*]     ; cam_pclk   ; -1.547 ; -1.821 ; Rise       ; cam_pclk                                              ;
;  cam_data[0]    ; cam_pclk   ; -2.227 ; -2.422 ; Rise       ; cam_pclk                                              ;
;  cam_data[1]    ; cam_pclk   ; -2.055 ; -2.233 ; Rise       ; cam_pclk                                              ;
;  cam_data[2]    ; cam_pclk   ; -2.545 ; -2.702 ; Rise       ; cam_pclk                                              ;
;  cam_data[3]    ; cam_pclk   ; -2.281 ; -2.532 ; Rise       ; cam_pclk                                              ;
;  cam_data[4]    ; cam_pclk   ; -2.694 ; -2.895 ; Rise       ; cam_pclk                                              ;
;  cam_data[5]    ; cam_pclk   ; -2.055 ; -2.335 ; Rise       ; cam_pclk                                              ;
;  cam_data[6]    ; cam_pclk   ; -1.940 ; -2.165 ; Rise       ; cam_pclk                                              ;
;  cam_data[7]    ; cam_pclk   ; -1.547 ; -1.821 ; Rise       ; cam_pclk                                              ;
; cam_href        ; cam_pclk   ; -2.020 ; -2.176 ; Rise       ; cam_pclk                                              ;
; cam_vsync       ; cam_pclk   ; -1.961 ; -2.173 ; Rise       ; cam_pclk                                              ;
; sdram_data[*]   ; sys_clk    ; -3.960 ; -4.152 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; -4.589 ; -4.887 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; -4.296 ; -4.500 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; -4.319 ; -4.488 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; -4.298 ; -4.464 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; -3.994 ; -4.191 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; -4.141 ; -4.356 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; -4.566 ; -4.849 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; -4.329 ; -4.520 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; -4.490 ; -4.678 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; -3.960 ; -4.152 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; -4.160 ; -4.369 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; -4.098 ; -4.269 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; -4.313 ; -4.542 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; -4.028 ; -4.229 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; -4.147 ; -4.354 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; -4.214 ; -4.422 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n       ; sys_clk    ; -4.553 ; -4.975 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+-----------------+------------+--------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+--------+-------+------------+-------------------------------------------------------+
; sdram_addr[*]   ; sys_clk    ; 6.992  ; 7.065 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk    ; 4.979  ; 5.052 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk    ; 5.234  ; 5.359 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk    ; 5.417  ; 5.551 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk    ; 5.460  ; 5.632 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk    ; 5.616  ; 5.795 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk    ; 4.885  ; 4.972 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk    ; 5.367  ; 5.523 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk    ; 5.535  ; 5.674 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk    ; 5.222  ; 5.293 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk    ; 5.401  ; 5.538 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk    ; 6.992  ; 7.065 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk    ; 5.521  ; 5.670 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk    ; 5.628  ; 5.773 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk    ; 5.415  ; 5.579 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk    ; 5.366  ; 5.526 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk    ; 5.415  ; 5.579 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk    ; 4.857  ; 4.935 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk    ; 4.284  ; 4.263 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk    ; 4.633  ; 4.766 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk    ; 6.234  ; 6.236 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.584  ; 4.507 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 4.452  ; 4.380 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 4.491  ; 4.404 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 4.399  ; 4.320 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 5.154  ; 5.012 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 6.234  ; 6.236 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 4.540  ; 4.458 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 4.460  ; 4.370 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.740  ; 5.652 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 5.139  ; 5.013 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 5.313  ; 5.181 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 5.266  ; 5.144 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 5.334  ; 5.180 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 5.244  ; 5.136 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 5.316  ; 5.178 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 5.261  ; 5.132 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk    ; 5.329  ; 5.492 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk    ; 4.733  ; 4.850 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk    ; 1.191  ;       ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk    ;        ; 1.083 ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; vga_hs          ; sys_clk    ; 7.910  ; 7.914 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; vga_rgb[*]      ; sys_clk    ; 10.048 ; 9.850 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[0]     ; sys_clk    ; 9.988  ; 9.725 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[1]     ; sys_clk    ; 9.638  ; 9.466 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[2]     ; sys_clk    ; 9.316  ; 9.122 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[3]     ; sys_clk    ; 10.048 ; 9.850 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[4]     ; sys_clk    ; 9.605  ; 9.409 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[5]     ; sys_clk    ; 9.634  ; 9.446 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[6]     ; sys_clk    ; 9.649  ; 9.446 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[7]     ; sys_clk    ; 9.599  ; 9.410 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[8]     ; sys_clk    ; 9.649  ; 9.464 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[9]     ; sys_clk    ; 9.662  ; 9.499 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[10]    ; sys_clk    ; 9.906  ; 9.651 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[11]    ; sys_clk    ; 9.772  ; 9.593 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[12]    ; sys_clk    ; 9.520  ; 9.402 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[13]    ; sys_clk    ; 9.750  ; 9.569 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[14]    ; sys_clk    ; 9.793  ; 9.606 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[15]    ; sys_clk    ; 9.700  ; 9.506 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; vga_vs          ; sys_clk    ; 7.145  ; 6.979 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+--------+-------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                     ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; sdram_addr[*]   ; sys_clk    ; 4.311 ; 4.397 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk    ; 4.401 ; 4.472 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk    ; 4.644 ; 4.765 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk    ; 4.820 ; 4.951 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk    ; 4.861 ; 5.028 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk    ; 5.012 ; 5.185 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk    ; 4.311 ; 4.397 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk    ; 4.768 ; 4.920 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk    ; 4.933 ; 5.067 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk    ; 4.632 ; 4.702 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk    ; 4.804 ; 4.937 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk    ; 6.389 ; 6.456 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk    ; 4.920 ; 5.063 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk    ; 5.022 ; 5.162 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk    ; 4.766 ; 4.921 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk    ; 4.766 ; 4.921 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk    ; 4.813 ; 4.972 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk    ; 4.282 ; 4.358 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk    ; 3.732 ; 3.711 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk    ; 4.068 ; 4.197 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk    ; 3.838 ; 3.761 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.022 ; 3.946 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 3.890 ; 3.819 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 3.927 ; 3.842 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 3.838 ; 3.761 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.563 ; 4.426 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 5.658 ; 5.663 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 3.980 ; 3.898 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 3.897 ; 3.810 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.130 ; 5.045 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.549 ; 4.427 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.720 ; 4.592 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.675 ; 4.556 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 4.740 ; 4.591 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.653 ; 4.549 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 4.723 ; 4.589 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 4.670 ; 4.545 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk    ; 4.730 ; 4.888 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk    ; 4.157 ; 4.271 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk    ; 0.693 ;       ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk    ;       ; 0.588 ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; vga_hs          ; sys_clk    ; 5.848 ; 5.700 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; vga_rgb[*]      ; sys_clk    ; 6.320 ; 6.043 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[0]     ; sys_clk    ; 6.739 ; 6.358 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[1]     ; sys_clk    ; 6.494 ; 6.238 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[2]     ; sys_clk    ; 6.320 ; 6.095 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[3]     ; sys_clk    ; 6.818 ; 6.505 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[4]     ; sys_clk    ; 6.345 ; 6.043 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[5]     ; sys_clk    ; 6.528 ; 6.243 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[6]     ; sys_clk    ; 6.379 ; 6.066 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[7]     ; sys_clk    ; 6.366 ; 6.060 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[8]     ; sys_clk    ; 6.523 ; 6.251 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[9]     ; sys_clk    ; 6.357 ; 6.091 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[10]    ; sys_clk    ; 6.709 ; 6.337 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[11]    ; sys_clk    ; 6.524 ; 6.235 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[12]    ; sys_clk    ; 6.338 ; 6.134 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[13]    ; sys_clk    ; 6.558 ; 6.295 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[14]    ; sys_clk    ; 6.632 ; 6.355 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[15]    ; sys_clk    ; 6.451 ; 6.151 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; vga_vs          ; sys_clk    ; 5.238 ; 5.089 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                               ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 4.544 ; 4.446 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.683 ; 4.569 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 5.789 ; 5.691 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 5.753 ; 5.655 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 4.544 ; 4.446 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 5.354 ; 5.256 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 6.817 ; 6.819 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 4.683 ; 4.569 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 4.544 ; 4.446 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.244 ; 5.167 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 5.138 ; 5.040 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 5.227 ; 5.150 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 5.410 ; 5.333 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 5.227 ; 5.150 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 5.227 ; 5.150 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 5.443 ; 5.366 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 5.443 ; 5.366 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 3.993 ; 3.895 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.091 ; 3.977 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 5.188 ; 5.090 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 5.153 ; 5.055 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 3.993 ; 3.895 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.771 ; 4.673 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 6.233 ; 6.235 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 4.091 ; 3.977 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 3.993 ; 3.895 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 4.668 ; 4.591 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.563 ; 4.465 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.652 ; 4.575 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.828 ; 4.751 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 4.652 ; 4.575 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.652 ; 4.575 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 4.859 ; 4.782 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 4.859 ; 4.782 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                      ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 4.414     ; 4.512     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.543     ; 4.657     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 5.627     ; 5.725     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 5.575     ; 5.673     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 4.414     ; 4.512     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 5.202     ; 5.300     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 6.768     ; 6.766     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 4.543     ; 4.657     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 4.414     ; 4.512     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.113     ; 5.190     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.985     ; 5.083     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 5.095     ; 5.172     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 5.295     ; 5.372     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 5.095     ; 5.172     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 5.095     ; 5.172     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 5.312     ; 5.389     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 5.312     ; 5.389     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                              ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 3.864     ; 3.962     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 3.951     ; 4.065     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 5.028     ; 5.126     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 4.979     ; 5.077     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 3.864     ; 3.962     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.621     ; 4.719     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 6.185     ; 6.183     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 3.951     ; 4.065     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 3.864     ; 3.962     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 4.539     ; 4.616     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.412     ; 4.510     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.522     ; 4.599     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.714     ; 4.791     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 4.522     ; 4.599     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.522     ; 4.599     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 4.731     ; 4.808     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 4.731     ; 4.808     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                           ;
+------------+-----------------+-------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                            ; Note ;
+------------+-----------------+-------------------------------------------------------+------+
; 124.18 MHz ; 124.18 MHz      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;      ;
; 134.63 MHz ; 134.63 MHz      ; cam_pclk                                              ;      ;
; 137.25 MHz ; 137.25 MHz      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                             ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; -2.011 ; -3.902        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -1.876 ; -3.652        ;
; cam_pclk                                              ; 5.347  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                             ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; cam_pclk                                              ; 0.265 ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.401 ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.401 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+----------+-------+--------------------+
; Clock    ; Slack ; End Point TNS      ;
+----------+-------+--------------------+
; cam_pclk ; 6.425 ; 0.000              ;
+----------+-------+--------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+----------+-------+-------------------+
; Clock    ; Slack ; End Point TNS     ;
+----------+-------+-------------------+
; cam_pclk ; 1.657 ; 0.000             ;
+----------+-------+-------------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                              ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 4.715 ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 7.407 ; 0.000         ;
; cam_pclk                                              ; 9.570 ; 0.000         ;
; sys_clk                                               ; 9.943 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                             ; To Node                                                                                                                                                            ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -2.011 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.163     ; 2.626      ;
; -1.891 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.163     ; 2.506      ;
; -1.769 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.163     ; 2.384      ;
; -1.566 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.163     ; 2.181      ;
; -1.488 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.163     ; 2.103      ;
; -1.447 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.163     ; 2.062      ;
; -1.414 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.163     ; 2.029      ;
; -1.300 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.163     ; 1.915      ;
; -1.283 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.163     ; 1.898      ;
; -1.152 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.163     ; 1.767      ;
; -0.773 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.163     ; 1.388      ;
; 2.714  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 7.218      ;
; 2.717  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 7.215      ;
; 2.717  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 7.215      ;
; 2.720  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 7.212      ;
; 2.789  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.141      ;
; 2.792  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 7.138      ;
; 2.804  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 7.128      ;
; 2.807  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 7.125      ;
; 2.876  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 7.056      ;
; 2.879  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 7.053      ;
; 2.938  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 6.994      ;
; 2.941  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 6.991      ;
; 2.967  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.973      ;
; 2.968  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.972      ;
; 2.973  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.967      ;
; 2.979  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 6.953      ;
; 2.982  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 6.950      ;
; 3.072  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 6.867      ;
; 3.073  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 6.866      ;
; 3.078  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 6.861      ;
; 3.141  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 6.791      ;
; 3.142  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 6.790      ;
; 3.144  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 6.788      ;
; 3.145  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 6.787      ;
; 3.218  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 6.702      ;
; 3.219  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 6.701      ;
; 3.227  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 6.693      ;
; 3.285  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 6.649      ;
; 3.288  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 6.646      ;
; 3.293  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 6.639      ;
; 3.296  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 6.636      ;
; 3.360  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 6.572      ;
; 3.368  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.572      ;
; 3.368  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 6.572      ;
; 3.375  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 6.559      ;
; 3.437  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 6.482      ;
; 3.438  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 6.481      ;
; 3.440  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 6.491      ;
; 3.443  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 6.488      ;
; 3.446  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 6.473      ;
; 3.447  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 6.487      ;
; 3.456  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 6.483      ;
; 3.457  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 6.482      ;
; 3.462  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 6.477      ;
; 3.470  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.460      ;
; 3.470  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.460      ;
; 3.470  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.460      ;
; 3.470  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.460      ;
; 3.470  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.460      ;
; 3.470  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.460      ;
; 3.470  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.460      ;
; 3.470  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.460      ;
; 3.470  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.460      ;
; 3.470  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 6.460      ;
; 3.472  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.469      ;
; 3.473  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.468      ;
; 3.473  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 6.466      ;
; 3.473  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 6.466      ;
; 3.478  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.463      ;
; 3.486  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 6.453      ;
; 3.487  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 6.452      ;
; 3.492  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 6.447      ;
; 3.509  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 6.425      ;
; 3.550  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 6.384      ;
; 3.583  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 6.337      ;
; 3.583  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 6.337      ;
; 3.595  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 6.333      ;
; 3.595  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 6.333      ;
; 3.595  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 6.333      ;
; 3.595  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 6.333      ;
; 3.595  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 6.333      ;
; 3.595  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 6.333      ;
; 3.595  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 6.333      ;
; 3.595  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 6.333      ;
; 3.595  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 6.333      ;
; 3.595  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 6.333      ;
; 3.603  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.338      ;
; 3.604  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.337      ;
; 3.609  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.332      ;
; 3.637  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 6.313      ;
; 3.640  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 6.301      ;
; 3.659  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 6.272      ;
; 3.662  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 6.269      ;
; 3.679  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 6.255      ;
; 3.681  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 6.253      ;
; 3.682  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 6.252      ;
; 3.684  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 6.250      ;
; 3.712  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 6.222      ;
; 3.713  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 6.221      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                      ; To Node                                                                                                                                                            ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -1.876 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.157     ; 2.489      ;
; -1.776 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.157     ; 2.389      ;
; -1.689 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.157     ; 2.302      ;
; -1.533 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.157     ; 2.146      ;
; -1.492 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.157     ; 2.105      ;
; -1.431 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.158     ; 2.043      ;
; -1.388 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.157     ; 2.001      ;
; -1.374 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.157     ; 1.987      ;
; -1.229 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.157     ; 1.842      ;
; -1.217 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.157     ; 1.830      ;
; -1.216 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.158     ; 1.828      ;
; 7.331  ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.071     ; 7.984      ;
; 7.335  ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.072     ; 7.979      ;
; 7.352  ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.072     ; 7.962      ;
; 7.379  ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.071     ; 7.936      ;
; 7.456  ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.072     ; 7.858      ;
; 7.472  ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.072     ; 7.842      ;
; 7.534  ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.071     ; 7.781      ;
; 7.555  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.071     ; 7.760      ;
; 7.607  ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.072     ; 7.707      ;
; 7.646  ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.071     ; 7.669      ;
; 7.659  ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.071     ; 7.656      ;
; 7.727  ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.072     ; 7.587      ;
; 7.797  ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.071     ; 7.518      ;
; 7.798  ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.071     ; 7.517      ;
; 7.799  ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.071     ; 7.516      ;
; 7.801  ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.072     ; 7.513      ;
; 7.802  ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.072     ; 7.512      ;
; 7.803  ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.072     ; 7.511      ;
; 7.818  ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.072     ; 7.496      ;
; 7.819  ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.072     ; 7.495      ;
; 7.820  ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.072     ; 7.494      ;
; 7.835  ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.071     ; 7.480      ;
; 7.839  ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.072     ; 7.475      ;
; 7.845  ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.071     ; 7.470      ;
; 7.846  ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.071     ; 7.469      ;
; 7.847  ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.071     ; 7.468      ;
; 7.856  ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.072     ; 7.458      ;
; 7.860  ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.072     ; 7.454      ;
; 7.883  ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.071     ; 7.432      ;
; 7.895  ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.072     ; 7.419      ;
; 7.922  ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.072     ; 7.392      ;
; 7.923  ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.072     ; 7.391      ;
; 7.924  ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.072     ; 7.390      ;
; 7.938  ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.072     ; 7.376      ;
; 7.939  ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.072     ; 7.375      ;
; 7.940  ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.072     ; 7.374      ;
; 7.960  ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.072     ; 7.354      ;
; 7.976  ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.072     ; 7.338      ;
; 8.000  ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.071     ; 7.315      ;
; 8.001  ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.071     ; 7.314      ;
; 8.002  ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.071     ; 7.313      ;
; 8.021  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.071     ; 7.294      ;
; 8.022  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.071     ; 7.293      ;
; 8.023  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.071     ; 7.292      ;
; 8.038  ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.071     ; 7.277      ;
; 8.059  ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.071     ; 7.256      ;
; 8.073  ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.072     ; 7.241      ;
; 8.074  ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.072     ; 7.240      ;
; 8.075  ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.072     ; 7.239      ;
; 8.106  ; vga_driver:u_vga_driver|cnt_h[9]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.072     ; 7.208      ;
; 8.111  ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.072     ; 7.203      ;
; 8.112  ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.071     ; 7.203      ;
; 8.113  ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.071     ; 7.202      ;
; 8.114  ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.071     ; 7.201      ;
; 8.125  ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.071     ; 7.190      ;
; 8.126  ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.071     ; 7.189      ;
; 8.127  ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.071     ; 7.188      ;
; 8.150  ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.071     ; 7.165      ;
; 8.163  ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.071     ; 7.152      ;
; 8.193  ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.072     ; 7.121      ;
; 8.194  ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.072     ; 7.120      ;
; 8.195  ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.072     ; 7.119      ;
; 8.231  ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.072     ; 7.083      ;
; 8.252  ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.071     ; 7.063      ;
; 8.256  ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.072     ; 7.058      ;
; 8.260  ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.071     ; 7.055      ;
; 8.273  ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.072     ; 7.041      ;
; 8.293  ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.071     ; 7.022      ;
; 8.297  ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.072     ; 7.017      ;
; 8.300  ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.071     ; 7.015      ;
; 8.314  ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.072     ; 7.000      ;
; 8.320  ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.071     ; 6.995      ;
; 8.324  ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.072     ; 6.990      ;
; 8.326  ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.072     ; 6.988      ;
; 8.327  ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.072     ; 6.987      ;
; 8.328  ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.072     ; 6.986      ;
; 8.336  ; vga_driver:u_vga_driver|cnt_v[9]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.071     ; 6.979      ;
; 8.341  ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.071     ; 6.974      ;
; 8.341  ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.072     ; 6.973      ;
; 8.345  ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.071     ; 6.970      ;
; 8.349  ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.072     ; 6.965      ;
; 8.361  ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.072     ; 6.953      ;
; 8.362  ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.072     ; 6.952      ;
; 8.363  ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.072     ; 6.951      ;
; 8.364  ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.072     ; 6.950      ;
; 8.366  ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.072     ; 6.948      ;
; 8.368  ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.071     ; 6.947      ;
; 8.377  ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.072     ; 6.937      ;
; 8.393  ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.072     ; 6.921      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'cam_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                          ; To Node                                                                                                                                                                 ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 5.347  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.738      ; 6.303      ;
; 5.687  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.738      ; 5.963      ;
; 5.750  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.146      ; 6.308      ;
; 5.830  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.146      ; 6.228      ;
; 5.914  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.146      ; 6.144      ;
; 5.968  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.146      ; 6.090      ;
; 6.087  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.738      ; 5.563      ;
; 6.157  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.738      ; 5.493      ;
; 6.163  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.738      ; 5.487      ;
; 6.206  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.738      ; 5.444      ;
; 6.496  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.146      ; 5.562      ;
; 12.572 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.241      ; 7.691      ;
; 13.135 ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.241      ; 7.128      ;
; 13.205 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.060     ; 6.757      ;
; 13.227 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.338      ; 7.133      ;
; 13.461 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.112      ; 6.673      ;
; 13.481 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.112      ; 6.653      ;
; 13.613 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.096     ; 6.313      ;
; 13.643 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.456     ; 5.923      ;
; 13.849 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.418     ; 5.755      ;
; 13.859 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.112      ; 6.275      ;
; 13.860 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.175      ; 6.337      ;
; 13.972 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.010      ; 6.060      ;
; 13.973 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.338      ; 6.387      ;
; 14.024 ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.112      ; 6.110      ;
; 14.044 ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.112      ; 6.090      ;
; 14.064 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.219     ; 5.739      ;
; 14.084 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.219     ; 5.719      ;
; 14.112 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.205      ; 6.115      ;
; 14.132 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.205      ; 6.095      ;
; 14.156 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.456     ; 5.410      ;
; 14.182 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.175      ; 6.015      ;
; 14.302 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.010      ; 5.730      ;
; 14.422 ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.112      ; 5.712      ;
; 14.438 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.010      ; 5.594      ;
; 14.462 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.219     ; 5.341      ;
; 14.510 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.205      ; 5.717      ;
; 14.522 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.112      ; 5.612      ;
; 14.528 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.175      ; 5.669      ;
; 14.586 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.165     ; 5.271      ;
; 14.778 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.418     ; 4.826      ;
; 14.851 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.231     ; 4.940      ;
; 14.893 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.165     ; 4.964      ;
; 14.918 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.456     ; 4.648      ;
; 14.965 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.047     ; 5.010      ;
; 14.972 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.165     ; 4.885      ;
; 14.987 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.047     ; 4.988      ;
; 15.085 ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.112      ; 5.049      ;
; 15.095 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.492     ; 4.435      ;
; 15.103 ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.165     ; 4.754      ;
; 15.116 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.418     ; 4.488      ;
; 15.125 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.219     ; 4.678      ;
; 15.173 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.205      ; 5.054      ;
; 15.240 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.010      ; 4.792      ;
; 15.361 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.175      ; 4.836      ;
; 15.383 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.179     ; 4.460      ;
; 15.403 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.179     ; 4.440      ;
; 15.456 ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.165     ; 4.401      ;
; 15.500 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.492     ; 4.030      ;
; 15.535 ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.165     ; 4.322      ;
; 15.546 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.179     ; 4.297      ;
; 15.555 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.047     ; 4.420      ;
; 15.566 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.179     ; 4.277      ;
; 15.569 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.047     ; 4.406      ;
; 15.579 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.492     ; 3.951      ;
; 15.645 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.165     ; 4.212      ;
; 15.648 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.047     ; 4.327      ;
; 15.781 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.179     ; 4.062      ;
; 15.784 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.456     ; 3.782      ;
; 15.887 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.141     ; 3.994      ;
; 15.907 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.141     ; 3.974      ;
; 15.944 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.179     ; 3.899      ;
; 15.964 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.214      ; 4.272      ;
; 16.016 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.456     ; 3.550      ;
; 16.075 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2] ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.046     ; 3.901      ;
; 16.075 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1] ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.046     ; 3.901      ;
; 16.075 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.046     ; 3.901      ;
; 16.075 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.046     ; 3.901      ;
; 16.075 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                  ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.046     ; 3.901      ;
; 16.075 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.046     ; 3.901      ;
; 16.075 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.046     ; 3.901      ;
; 16.202 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.456     ; 3.364      ;
; 16.208 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.141     ; 3.673      ;
; 16.208 ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.165     ; 3.649      ;
; 16.228 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.141     ; 3.653      ;
; 16.241 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.171      ; 3.952      ;
; 16.252 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.492     ; 3.278      ;
; 16.263 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.171      ; 3.930      ;
; 16.285 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.141     ; 3.596      ;
; 16.321 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.047     ; 3.654      ;
; 16.334 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.203      ; 3.891      ;
; 16.334 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.203      ; 3.891      ;
; 16.334 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.203      ; 3.891      ;
; 16.334 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9          ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.203      ; 3.891      ;
; 16.334 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0] ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.203      ; 3.891      ;
; 16.334 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.203      ; 3.891      ;
; 16.334 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.203      ; 3.891      ;
; 16.334 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.203      ; 3.891      ;
; 16.444 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.179     ; 3.399      ;
; 16.518 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.171      ; 3.675      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'cam_pclk'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.265 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.456      ; 0.916      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.669      ;
; 0.445 ; cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                                         ; cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                                                      ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.044      ; 0.684      ;
; 0.449 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.124      ; 0.768      ;
; 0.488 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.347      ; 1.065      ;
; 0.494 ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.051      ; 0.740      ;
; 0.496 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.051      ; 0.742      ;
; 0.515 ; cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                                         ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.051      ; 0.761      ;
; 0.519 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.335      ; 1.084      ;
; 0.529 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.347      ; 1.106      ;
; 0.536 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.579      ; 1.345      ;
; 0.537 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.567      ; 1.334      ;
; 0.549 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.347      ; 1.126      ;
; 0.550 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.567      ; 1.347      ;
; 0.551 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.579      ; 1.360      ;
; 0.557 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.335      ; 1.122      ;
; 0.563 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]              ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.124      ; 0.882      ;
; 0.564 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.579      ; 1.373      ;
; 0.567 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.335      ; 1.132      ;
; 0.579 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.567      ; 1.376      ;
; 0.596 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]              ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.124      ; 0.915      ;
; 0.599 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                       ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.051      ; 0.845      ;
; 0.612 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.579      ; 1.421      ;
; 0.614 ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.103      ; 0.912      ;
; 0.614 ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.103      ; 0.912      ;
; 0.615 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.124      ; 0.934      ;
; 0.615 ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.103      ; 0.913      ;
; 0.615 ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.103      ; 0.913      ;
; 0.616 ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.103      ; 0.914      ;
; 0.631 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.124      ; 0.950      ;
; 0.646 ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                                      ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.051      ; 0.892      ;
; 0.660 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; -0.080     ; 0.775      ;
; 0.662 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                       ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.337      ; 1.194      ;
; 0.670 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]              ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.124      ; 0.989      ;
; 0.692 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.674      ; 1.596      ;
; 0.697 ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                                      ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                                                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.051      ; 0.943      ;
; 0.701 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.050      ; 0.946      ;
; 0.701 ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.018      ; 0.914      ;
; 0.717 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.051      ; 0.963      ;
; 0.735 ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.051      ; 0.981      ;
; 0.736 ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.051      ; 0.982      ;
; 0.744 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.662      ; 1.636      ;
; 0.746 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.610      ; 1.586      ;
; 0.746 ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.051      ; 0.992      ;
; 0.751 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.048      ; 0.994      ;
; 0.753 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.191      ; 1.139      ;
; 0.759 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.051      ; 1.005      ;
; 0.762 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.051      ; 1.008      ;
; 0.766 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.335      ; 1.331      ;
; 0.768 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.622      ; 1.620      ;
; 0.775 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]              ; cam_pclk     ; cam_pclk    ; 0.000        ; -0.080     ; 0.890      ;
; 0.780 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.050      ; 1.025      ;
; 0.789 ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                                      ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.051      ; 1.035      ;
; 0.791 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.610      ; 1.631      ;
; 0.794 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.610      ; 1.634      ;
; 0.799 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.231      ; 1.225      ;
; 0.799 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.344      ; 1.373      ;
; 0.801 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]              ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.231      ; 1.227      ;
; 0.803 ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.051      ; 1.049      ;
; 0.824 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.610      ; 1.664      ;
; 0.824 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.335      ; 1.389      ;
; 0.825 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.610      ; 1.665      ;
; 0.827 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.231      ; 1.253      ;
; 0.827 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                               ; cam_pclk     ; cam_pclk    ; 0.000        ; -0.080     ; 0.942      ;
; 0.831 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.347      ; 1.408      ;
; 0.837 ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.064      ; 1.096      ;
; 0.845 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; -0.080     ; 0.960      ;
; 0.846 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.632      ; 1.708      ;
; 0.856 ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.087      ; 1.138      ;
; 0.864 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.048      ; 1.107      ;
; 0.868 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.047      ; 1.110      ;
; 0.868 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.674      ; 1.772      ;
; 0.871 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]              ; cam_pclk     ; cam_pclk    ; 0.000        ; -0.080     ; 0.986      ;
; 0.874 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]              ; cam_pclk     ; cam_pclk    ; 0.000        ; -0.080     ; 0.989      ;
; 0.877 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.396      ; 1.468      ;
; 0.880 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.051      ; 1.126      ;
; 0.881 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.567      ; 1.678      ;
; 0.883 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.048      ; 1.126      ;
; 0.888 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.047      ; 1.130      ;
; 0.892 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.396      ; 1.483      ;
; 0.896 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.620      ; 1.746      ;
; 0.913 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                       ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.337      ; 1.445      ;
; 0.944 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]              ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.051      ; 1.190      ;
; 0.951 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]              ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.231      ; 1.377      ;
; 1.008 ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.051      ; 1.254      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                              ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.415 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[4]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.069      ;
; 0.416 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.436 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[3]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.102      ;
; 0.449 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.716      ;
; 0.452 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.106      ;
; 0.454 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.109      ;
; 0.460 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[8]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.727      ;
; 0.465 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.732      ;
; 0.466 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[9]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.733      ;
; 0.469 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.123      ;
; 0.470 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                                                                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.737      ;
; 0.474 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.436      ; 1.140      ;
; 0.493 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.074      ;
; 0.502 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.083      ;
; 0.515 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.783      ;
; 0.516 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[8]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.784      ;
; 0.527 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.795      ;
; 0.532 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.113      ;
; 0.533 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.114      ;
; 0.558 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.139      ;
; 0.577 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.845      ;
; 0.578 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.846      ;
; 0.586 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.350      ; 1.166      ;
; 0.586 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.351      ; 1.167      ;
; 0.596 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.863      ;
; 0.596 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.863      ;
; 0.596 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.863      ;
; 0.597 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[8]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.864      ;
; 0.599 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.866      ;
; 0.600 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[9]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.867      ;
; 0.607 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.875      ;
; 0.609 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[5]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.877      ;
; 0.627 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[1]                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.894      ;
; 0.631 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.898      ;
; 0.633 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.900      ;
; 0.636 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_ack_r2                                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.904      ;
; 0.644 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.912      ;
; 0.646 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.914      ;
; 0.646 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.915      ;
; 0.646 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.915      ;
; 0.654 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[8]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.923      ;
; 0.657 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[7]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.312      ;
; 0.657 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[8]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.312      ;
; 0.657 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r1                                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r2                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.924      ;
; 0.659 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[3]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.926      ;
; 0.660 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.927      ;
; 0.662 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.929      ;
; 0.662 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[1]                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.929      ;
; 0.663 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[3]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.931      ;
; 0.666 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.934      ;
; 0.669 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[9]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.938      ;
; 0.674 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[10]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.942      ;
; 0.675 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[9]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.943      ;
; 0.682 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[4]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.950      ;
; 0.684 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.951      ;
; 0.686 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.953      ;
; 0.688 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.956      ;
; 0.688 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.955      ;
; 0.689 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.957      ;
; 0.689 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.957      ;
; 0.689 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.957      ;
; 0.694 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.962      ;
; 0.695 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[3]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[3]                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.961      ;
; 0.696 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[4]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[4]                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.964      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                              ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; i2c_dri:u_i2c_dri|dri_clk                                                                                                                                              ; i2c_dri:u_i2c_dri|dri_clk                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.474 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.742      ;
; 0.490 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.758      ;
; 0.495 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.763      ;
; 0.507 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.345      ; 1.082      ;
; 0.516 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.345      ; 1.091      ;
; 0.571 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.345      ; 1.146      ;
; 0.580 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.345      ; 1.155      ;
; 0.581 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.849      ;
; 0.616 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.884      ;
; 0.677 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.945      ;
; 0.679 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.947      ;
; 0.688 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.956      ;
; 0.691 ; i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.958      ;
; 0.693 ; i2c_dri:u_i2c_dri|clk_cnt[3]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[3]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.960      ;
; 0.693 ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.961      ;
; 0.693 ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.961      ;
; 0.694 ; i2c_dri:u_i2c_dri|clk_cnt[4]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[4]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.961      ;
; 0.696 ; i2c_dri:u_i2c_dri|clk_cnt[9]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[9]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.963      ;
; 0.697 ; i2c_dri:u_i2c_dri|clk_cnt[7]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[7]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.964      ;
; 0.698 ; i2c_dri:u_i2c_dri|clk_cnt[2]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[2]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.965      ;
; 0.699 ; i2c_dri:u_i2c_dri|clk_cnt[6]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[6]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.966      ;
; 0.701 ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.969      ;
; 0.702 ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.970      ;
; 0.709 ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.977      ;
; 0.712 ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.980      ;
; 0.712 ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.980      ;
; 0.713 ; i2c_dri:u_i2c_dri|clk_cnt[8]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[8]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.980      ;
; 0.713 ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.981      ;
; 0.716 ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.984      ;
; 0.716 ; vga_driver:u_vga_driver|cnt_v[5]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[5]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.984      ;
; 0.716 ; vga_driver:u_vga_driver|cnt_v[8]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[8]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.984      ;
; 0.716 ; vga_driver:u_vga_driver|cnt_v[9]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[9]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.984      ;
; 0.717 ; vga_driver:u_vga_driver|cnt_v[10]                                                                                                                                      ; vga_driver:u_vga_driver|cnt_v[10]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.985      ;
; 0.717 ; vga_driver:u_vga_driver|cnt_h[9]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[9]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.985      ;
; 0.718 ; vga_driver:u_vga_driver|cnt_h[10]                                                                                                                                      ; vga_driver:u_vga_driver|cnt_h[10]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.986      ;
; 0.718 ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.986      ;
; 0.720 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.345      ; 1.295      ;
; 0.720 ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.988      ;
; 0.720 ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.988      ;
; 0.721 ; i2c_dri:u_i2c_dri|clk_cnt[0]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[0]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.988      ;
; 0.724 ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.992      ;
; 0.725 ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.993      ;
; 0.729 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.997      ;
; 0.730 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.998      ;
; 0.731 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.999      ;
; 0.732 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.000      ;
; 0.786 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.008       ; 0.163      ; 1.156      ;
; 0.788 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.056      ;
; 0.797 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.065      ;
; 0.811 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.345      ; 1.386      ;
; 0.822 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.345      ; 1.397      ;
; 0.823 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.345      ; 1.398      ;
; 0.833 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.008       ; 0.163      ; 1.203      ;
; 0.833 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.101      ;
; 0.837 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.105      ;
; 0.839 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.345      ; 1.414      ;
; 0.839 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.107      ;
; 0.844 ; i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                                           ; i2c_dri:u_i2c_dri|dri_clk                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.111      ;
; 0.846 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.345      ; 1.421      ;
; 0.848 ; i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[5]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.115      ;
; 0.850 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.345      ; 1.425      ;
; 0.866 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.345      ; 1.441      ;
; 0.871 ; vga_driver:u_vga_driver|cnt_h[8]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[8]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.139      ;
; 0.883 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 1.152      ;
; 0.910 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 1.179      ;
; 0.910 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 1.179      ;
; 0.929 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 1.198      ;
; 1.012 ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.280      ;
; 1.013 ; i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[2]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.280      ;
; 1.013 ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.281      ;
; 1.015 ; i2c_dri:u_i2c_dri|clk_cnt[3]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[4]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.282      ;
; 1.016 ; i2c_dri:u_i2c_dri|clk_cnt[0]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.283      ;
; 1.017 ; i2c_dri:u_i2c_dri|clk_cnt[2]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[3]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.284      ;
; 1.017 ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.285      ;
; 1.018 ; i2c_dri:u_i2c_dri|clk_cnt[6]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[7]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.285      ;
; 1.020 ; i2c_dri:u_i2c_dri|clk_cnt[5]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[6]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.287      ;
; 1.020 ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.288      ;
; 1.021 ; i2c_dri:u_i2c_dri|clk_cnt[7]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[8]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.288      ;
; 1.023 ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.291      ;
; 1.026 ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.294      ;
; 1.027 ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.295      ;
; 1.028 ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; i2c_dri:u_i2c_dri|clk_cnt[4]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[6]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.295      ;
; 1.030 ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.298      ;
; 1.031 ; i2c_dri:u_i2c_dri|clk_cnt[8]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[9]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.298      ;
; 1.031 ; i2c_dri:u_i2c_dri|clk_cnt[0]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[2]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.298      ;
; 1.032 ; i2c_dri:u_i2c_dri|clk_cnt[2]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[4]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.299      ;
; 1.033 ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[8]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.301      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'cam_pclk'                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                               ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 6.425 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.804      ; 5.291      ;
; 6.425 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.804      ; 5.291      ;
; 6.425 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.804      ; 5.291      ;
; 6.425 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.804      ; 5.291      ;
; 6.425 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.804      ; 5.291      ;
; 6.425 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.804      ; 5.291      ;
; 6.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.793      ; 5.252      ;
; 6.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.793      ; 5.252      ;
; 6.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.793      ; 5.252      ;
; 6.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.793      ; 5.252      ;
; 6.466 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.845      ; 5.291      ;
; 6.466 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.845      ; 5.291      ;
; 6.466 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.845      ; 5.291      ;
; 6.466 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.845      ; 5.291      ;
; 6.466 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.845      ; 5.291      ;
; 6.466 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.845      ; 5.291      ;
; 6.466 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.845      ; 5.291      ;
; 6.466 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.845      ; 5.291      ;
; 6.466 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.845      ; 5.291      ;
; 6.466 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.845      ; 5.291      ;
; 6.495 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.835      ; 5.252      ;
; 6.495 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.835      ; 5.252      ;
; 6.495 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.835      ; 5.252      ;
; 6.495 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.835      ; 5.252      ;
; 6.495 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.835      ; 5.252      ;
; 6.495 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.835      ; 5.252      ;
; 6.495 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.835      ; 5.252      ;
; 6.495 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.835      ; 5.252      ;
; 6.495 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.835      ; 5.252      ;
; 6.495 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.835      ; 5.252      ;
; 6.495 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.835      ; 5.252      ;
; 6.521 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.804      ; 5.195      ;
; 6.521 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.804      ; 5.195      ;
; 6.521 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.804      ; 5.195      ;
; 6.521 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.804      ; 5.195      ;
; 6.521 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.804      ; 5.195      ;
; 6.521 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.804      ; 5.195      ;
; 6.561 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.793      ; 5.144      ;
; 6.561 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.793      ; 5.144      ;
; 6.561 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.793      ; 5.144      ;
; 6.561 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.793      ; 5.144      ;
; 6.562 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.845      ; 5.195      ;
; 6.562 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.845      ; 5.195      ;
; 6.562 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.845      ; 5.195      ;
; 6.562 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.845      ; 5.195      ;
; 6.562 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.845      ; 5.195      ;
; 6.562 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.845      ; 5.195      ;
; 6.562 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.845      ; 5.195      ;
; 6.562 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.845      ; 5.195      ;
; 6.562 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.845      ; 5.195      ;
; 6.562 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.845      ; 5.195      ;
; 6.594 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.804      ; 5.122      ;
; 6.594 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.804      ; 5.122      ;
; 6.594 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.804      ; 5.122      ;
; 6.594 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.804      ; 5.122      ;
; 6.594 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.804      ; 5.122      ;
; 6.594 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.804      ; 5.122      ;
; 6.603 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.835      ; 5.144      ;
; 6.603 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.835      ; 5.144      ;
; 6.603 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.835      ; 5.144      ;
; 6.603 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.835      ; 5.144      ;
; 6.603 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.835      ; 5.144      ;
; 6.603 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.835      ; 5.144      ;
; 6.603 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.835      ; 5.144      ;
; 6.603 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.835      ; 5.144      ;
; 6.603 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.835      ; 5.144      ;
; 6.603 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.835      ; 5.144      ;
; 6.603 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.835      ; 5.144      ;
; 6.627 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.793      ; 5.078      ;
; 6.627 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.793      ; 5.078      ;
; 6.627 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.793      ; 5.078      ;
; 6.627 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.793      ; 5.078      ;
; 6.635 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.845      ; 5.122      ;
; 6.635 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.845      ; 5.122      ;
; 6.635 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.845      ; 5.122      ;
; 6.635 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.845      ; 5.122      ;
; 6.635 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.845      ; 5.122      ;
; 6.635 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.845      ; 5.122      ;
; 6.635 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.845      ; 5.122      ;
; 6.635 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.845      ; 5.122      ;
; 6.635 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.845      ; 5.122      ;
; 6.635 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.845      ; 5.122      ;
; 6.669 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.835      ; 5.078      ;
; 6.669 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.835      ; 5.078      ;
; 6.669 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.835      ; 5.078      ;
; 6.669 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.835      ; 5.078      ;
; 6.669 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.835      ; 5.078      ;
; 6.669 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.835      ; 5.078      ;
; 6.669 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.835      ; 5.078      ;
; 6.669 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.835      ; 5.078      ;
; 6.669 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.835      ; 5.078      ;
; 6.669 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.835      ; 5.078      ;
; 6.669 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.835      ; 5.078      ;
; 7.008 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.111      ; 5.015      ;
; 7.008 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.111      ; 5.015      ;
; 7.135 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.111      ; 4.888      ;
; 7.135 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.111      ; 4.888      ;
; 7.182 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.111      ; 4.841      ;
; 7.182 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 2.111      ; 4.841      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'cam_pclk'                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                               ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 1.657 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.590      ; 4.522      ;
; 1.657 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.590      ; 4.522      ;
; 1.771 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.590      ; 4.636      ;
; 1.771 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.590      ; 4.636      ;
; 1.807 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.590      ; 4.672      ;
; 1.807 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.590      ; 4.672      ;
; 2.221 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.302      ; 4.798      ;
; 2.221 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.302      ; 4.798      ;
; 2.221 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.302      ; 4.798      ;
; 2.221 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.302      ; 4.798      ;
; 2.221 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.302      ; 4.798      ;
; 2.221 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.302      ; 4.798      ;
; 2.221 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.302      ; 4.798      ;
; 2.221 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.302      ; 4.798      ;
; 2.221 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.302      ; 4.798      ;
; 2.221 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.302      ; 4.798      ;
; 2.221 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.302      ; 4.798      ;
; 2.259 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.313      ; 4.847      ;
; 2.259 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.313      ; 4.847      ;
; 2.259 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.313      ; 4.847      ;
; 2.259 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.313      ; 4.847      ;
; 2.259 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.313      ; 4.847      ;
; 2.259 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.313      ; 4.847      ;
; 2.259 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.313      ; 4.847      ;
; 2.259 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.313      ; 4.847      ;
; 2.259 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.313      ; 4.847      ;
; 2.259 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.313      ; 4.847      ;
; 2.264 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.259      ; 4.798      ;
; 2.264 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.259      ; 4.798      ;
; 2.264 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.259      ; 4.798      ;
; 2.264 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.259      ; 4.798      ;
; 2.303 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.269      ; 4.847      ;
; 2.303 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.269      ; 4.847      ;
; 2.303 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.269      ; 4.847      ;
; 2.303 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.269      ; 4.847      ;
; 2.303 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.269      ; 4.847      ;
; 2.303 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.269      ; 4.847      ;
; 2.335 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.302      ; 4.912      ;
; 2.335 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.302      ; 4.912      ;
; 2.335 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.302      ; 4.912      ;
; 2.335 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.302      ; 4.912      ;
; 2.335 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.302      ; 4.912      ;
; 2.335 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.302      ; 4.912      ;
; 2.335 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.302      ; 4.912      ;
; 2.335 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.302      ; 4.912      ;
; 2.335 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.302      ; 4.912      ;
; 2.335 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.302      ; 4.912      ;
; 2.335 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.302      ; 4.912      ;
; 2.363 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.313      ; 4.951      ;
; 2.363 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.313      ; 4.951      ;
; 2.363 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.313      ; 4.951      ;
; 2.363 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.313      ; 4.951      ;
; 2.363 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.313      ; 4.951      ;
; 2.363 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.313      ; 4.951      ;
; 2.363 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.313      ; 4.951      ;
; 2.363 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.313      ; 4.951      ;
; 2.363 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.313      ; 4.951      ;
; 2.363 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.313      ; 4.951      ;
; 2.371 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.302      ; 4.948      ;
; 2.371 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.302      ; 4.948      ;
; 2.371 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.302      ; 4.948      ;
; 2.371 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.302      ; 4.948      ;
; 2.371 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.302      ; 4.948      ;
; 2.371 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.302      ; 4.948      ;
; 2.371 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.302      ; 4.948      ;
; 2.371 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.302      ; 4.948      ;
; 2.371 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.302      ; 4.948      ;
; 2.371 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.302      ; 4.948      ;
; 2.371 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.302      ; 4.948      ;
; 2.378 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.259      ; 4.912      ;
; 2.378 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.259      ; 4.912      ;
; 2.378 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.259      ; 4.912      ;
; 2.378 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.259      ; 4.912      ;
; 2.407 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.269      ; 4.951      ;
; 2.407 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.269      ; 4.951      ;
; 2.407 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.269      ; 4.951      ;
; 2.407 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.269      ; 4.951      ;
; 2.407 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.269      ; 4.951      ;
; 2.407 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.269      ; 4.951      ;
; 2.409 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.313      ; 4.997      ;
; 2.409 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.313      ; 4.997      ;
; 2.409 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.313      ; 4.997      ;
; 2.409 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.313      ; 4.997      ;
; 2.409 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.313      ; 4.997      ;
; 2.409 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.313      ; 4.997      ;
; 2.409 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.313      ; 4.997      ;
; 2.409 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.313      ; 4.997      ;
; 2.409 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.313      ; 4.997      ;
; 2.409 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.313      ; 4.997      ;
; 2.414 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.259      ; 4.948      ;
; 2.414 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.259      ; 4.948      ;
; 2.414 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.259      ; 4.948      ;
; 2.414 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.259      ; 4.948      ;
; 2.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.269      ; 4.997      ;
; 2.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.269      ; 4.997      ;
; 2.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.269      ; 4.997      ;
; 2.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.269      ; 4.997      ;
; 2.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.269      ; 4.997      ;
; 2.453 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 2.269      ; 4.997      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                                                ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[10] ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[1]  ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[5]  ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[6]  ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[7]  ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[8]  ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[9]  ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10]                                        ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]                                         ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]                                         ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]                                         ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]                                         ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[0]                              ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[1]                              ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[2]                              ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[3]                              ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[4]                              ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[5]                              ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[6]                              ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[7]                              ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[8]                              ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[9]                              ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[0]                              ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[1]                              ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[2]                              ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[3]                              ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[4]                              ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[5]                              ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[6]                              ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[7]                              ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[8]                              ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[9]                              ;
; 4.715 ; 4.931        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                    ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                     ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                     ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                     ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                     ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                        ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]               ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]               ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[0]  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[2]  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[3]  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[4]  ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]                                         ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]                                         ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]                                         ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]                                         ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]                                         ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]                                         ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[10]                                                ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[5]                                                 ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                                 ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[7]                                                 ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[8]                                                 ;
; 4.716 ; 4.932        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[9]                                                 ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[4]                                                                                        ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                     ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                     ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                     ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                     ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                     ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                     ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]               ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                                 ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                                 ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                                 ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[3]                                                 ;
; 4.717 ; 4.933        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[4]                                                 ;
; 4.718 ; 4.934        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[11]                                                                                                             ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[1]                                                                                        ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                        ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[10]                                                                                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[11]                                                                                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[12]                                                                                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[13]                                                                                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[14]                                                                                       ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[1]                                                                                        ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[2]                                                                                        ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[3]                                                                                        ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[4]                                                                                        ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[5]                                                                                        ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[6]                                                                                        ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[7]                                                                                        ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[8]                                                                                        ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[9]                                                                                        ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[0]                                                                                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[10]                                                                                     ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[1]                                                                                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[2]                                                                                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[3]                                                                                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[8]                                                                                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[9]                                                                                      ;
; 4.719 ; 4.935        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                      ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.407 ; 7.623        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                                               ;
; 7.407 ; 7.623        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]                                                ;
; 7.407 ; 7.623        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                                                ;
; 7.407 ; 7.623        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]                                                ;
; 7.407 ; 7.623        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]                                                ;
; 7.407 ; 7.623        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                                                                     ;
; 7.407 ; 7.623        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[10]                                                                                                                                                    ;
; 7.407 ; 7.623        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                                                     ;
; 7.407 ; 7.623        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                                     ;
; 7.407 ; 7.623        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                                                                     ;
; 7.407 ; 7.623        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                                                                     ;
; 7.407 ; 7.623        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                                                                     ;
; 7.407 ; 7.623        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                                                                     ;
; 7.407 ; 7.623        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                                                                     ;
; 7.407 ; 7.623        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[8]                                                                                                                                                     ;
; 7.407 ; 7.623        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[9]                                                                                                                                                     ;
; 7.407 ; 7.623        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                                                                     ;
; 7.407 ; 7.623        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[10]                                                                                                                                                    ;
; 7.407 ; 7.623        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                                                                     ;
; 7.407 ; 7.623        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                                                                     ;
; 7.407 ; 7.623        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                                                                     ;
; 7.407 ; 7.623        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                                                                     ;
; 7.407 ; 7.623        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[5]                                                                                                                                                     ;
; 7.407 ; 7.623        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                                                                     ;
; 7.407 ; 7.623        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                                                                     ;
; 7.407 ; 7.623        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[8]                                                                                                                                                     ;
; 7.407 ; 7.623        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[9]                                                                                                                                                     ;
; 7.408 ; 7.624        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                    ;
; 7.408 ; 7.624        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                    ;
; 7.408 ; 7.624        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                   ;
; 7.408 ; 7.624        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                    ;
; 7.408 ; 7.624        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                    ;
; 7.408 ; 7.624        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                    ;
; 7.408 ; 7.624        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                    ;
; 7.408 ; 7.624        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                    ;
; 7.408 ; 7.624        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                    ;
; 7.408 ; 7.624        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                    ;
; 7.408 ; 7.624        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                    ;
; 7.408 ; 7.624        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                       ;
; 7.408 ; 7.624        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]               ;
; 7.408 ; 7.624        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]               ;
; 7.408 ; 7.624        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]               ;
; 7.408 ; 7.624        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ;
; 7.408 ; 7.624        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                     ;
; 7.408 ; 7.624        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                                                ;
; 7.408 ; 7.624        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                                                ;
; 7.408 ; 7.624        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                                                ;
; 7.408 ; 7.624        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                                                ;
; 7.408 ; 7.624        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                                                ;
; 7.408 ; 7.624        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                                                ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[0]                                                                                                                                                         ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                                                         ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[2]                                                                                                                                                         ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[3]                                                                                                                                                         ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[4]                                                                                                                                                         ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[5]                                                                                                                                                         ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[6]                                                                                                                                                         ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[7]                                                                                                                                                         ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[8]                                                                                                                                                         ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[9]                                                                                                                                                         ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|dri_clk                                                                                                                                                            ;
; 7.437 ; 7.667        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                           ;
; 7.437 ; 7.667        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                          ;
; 7.437 ; 7.667        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                          ;
; 7.437 ; 7.667        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                          ;
; 7.437 ; 7.667        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                          ;
; 7.437 ; 7.667        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                          ;
; 7.437 ; 7.667        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                          ;
; 7.437 ; 7.667        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                           ;
; 7.437 ; 7.667        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                           ;
; 7.437 ; 7.667        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                           ;
; 7.437 ; 7.667        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                           ;
; 7.437 ; 7.667        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                           ;
; 7.437 ; 7.667        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                           ;
; 7.437 ; 7.667        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                           ;
; 7.437 ; 7.667        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                           ;
; 7.437 ; 7.667        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                           ;
; 7.437 ; 7.667        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 7.437 ; 7.667        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ;
; 7.485 ; 7.715        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                           ;
; 7.485 ; 7.715        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                          ;
; 7.485 ; 7.715        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                          ;
; 7.485 ; 7.715        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                          ;
; 7.485 ; 7.715        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                          ;
; 7.485 ; 7.715        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                          ;
; 7.485 ; 7.715        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                          ;
; 7.485 ; 7.715        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                           ;
; 7.485 ; 7.715        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                           ;
; 7.485 ; 7.715        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                           ;
; 7.485 ; 7.715        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                           ;
; 7.485 ; 7.715        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                           ;
; 7.485 ; 7.715        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                           ;
; 7.485 ; 7.715        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                           ;
; 7.485 ; 7.715        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                           ;
; 7.485 ; 7.715        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                           ;
; 7.486 ; 7.716        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 7.486 ; 7.716        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ;
; 7.570 ; 7.754        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[0]                                                                                                                                                         ;
; 7.570 ; 7.754        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                                                         ;
; 7.570 ; 7.754        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[2]                                                                                                                                                         ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'cam_pclk'                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.570 ; 9.786        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                                                                 ;
; 9.570 ; 9.786        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                                                 ;
; 9.572 ; 9.788        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ;
; 9.574 ; 9.790        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                    ;
; 9.574 ; 9.790        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                    ;
; 9.574 ; 9.790        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                    ;
; 9.591 ; 9.807        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                    ;
; 9.591 ; 9.807        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                       ;
; 9.591 ; 9.807        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]              ;
; 9.591 ; 9.807        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                                ;
; 9.591 ; 9.807        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                                ;
; 9.591 ; 9.807        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                                ;
; 9.591 ; 9.807        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                                ;
; 9.591 ; 9.807        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                                ;
; 9.596 ; 9.812        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                                ;
; 9.597 ; 9.813        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ;
; 9.597 ; 9.813        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ;
; 9.597 ; 9.813        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ;
; 9.597 ; 9.813        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ;
; 9.607 ; 9.823        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]                                       ;
; 9.607 ; 9.823        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]                                        ;
; 9.607 ; 9.823        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]                                        ;
; 9.607 ; 9.823        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]                                        ;
; 9.607 ; 9.823        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]                                        ;
; 9.607 ; 9.823        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]                                        ;
; 9.608 ; 9.824        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                                                                 ;
; 9.608 ; 9.824        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                                                ;
; 9.608 ; 9.824        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                                                ;
; 9.608 ; 9.824        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                                                ;
; 9.608 ; 9.824        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                                                ;
; 9.608 ; 9.824        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                                                ;
; 9.608 ; 9.824        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                                                                 ;
; 9.608 ; 9.824        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                                                                 ;
; 9.608 ; 9.824        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                                                 ;
; 9.608 ; 9.824        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                                                 ;
; 9.609 ; 9.825        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]              ;
; 9.609 ; 9.825        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]              ;
; 9.609 ; 9.825        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                               ;
; 9.609 ; 9.825        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                                ;
; 9.609 ; 9.825        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                                ;
; 9.609 ; 9.825        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                                ;
; 9.609 ; 9.825        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                                ;
; 9.610 ; 9.826        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                                                                 ;
; 9.610 ; 9.826        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                                                                 ;
; 9.610 ; 9.826        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                                                                 ;
; 9.610 ; 9.826        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                                                                 ;
; 9.610 ; 9.826        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                                                                 ;
; 9.610 ; 9.826        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                                                                 ;
; 9.615 ; 9.831        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]                                        ;
; 9.615 ; 9.831        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]                                        ;
; 9.615 ; 9.831        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]                                        ;
; 9.615 ; 9.831        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]                                        ;
; 9.615 ; 9.831        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]                                        ;
; 9.628 ; 9.844        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                                                      ;
; 9.628 ; 9.844        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                                   ;
; 9.628 ; 9.844        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                                                                 ;
; 9.628 ; 9.844        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                                                                 ;
; 9.628 ; 9.844        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                                                   ;
; 9.628 ; 9.844        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                                                   ;
; 9.628 ; 9.844        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                                 ;
; 9.628 ; 9.844        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                                 ;
; 9.628 ; 9.844        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                                 ;
; 9.628 ; 9.844        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                                                 ;
; 9.628 ; 9.844        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                                 ;
; 9.629 ; 9.845        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                    ;
; 9.629 ; 9.845        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                    ;
; 9.629 ; 9.845        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                    ;
; 9.629 ; 9.845        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ;
; 9.634 ; 9.850        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                                                ;
; 9.634 ; 9.850        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                                                                 ;
; 9.634 ; 9.850        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                                                                 ;
; 9.634 ; 9.850        ; 0.216          ; High Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                                                 ;
; 9.640 ; 9.870        ; 0.230          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ;
; 9.641 ; 9.871        ; 0.230          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ;
; 9.641 ; 9.871        ; 0.230          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ;
; 9.641 ; 9.871        ; 0.230          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_we_reg       ;
; 9.642 ; 9.872        ; 0.230          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ;
; 9.642 ; 9.872        ; 0.230          ; High Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_we_reg       ;
; 9.819 ; 9.819        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a0|clk0                                                                                   ;
; 9.819 ; 9.819        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|fifo_ram|ram_block11a9|clk0                                                                                   ;
; 9.840 ; 9.840        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[1]|clk                                                                                                                                               ;
; 9.840 ; 9.840        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[5]|clk                                                                                                                                               ;
; 9.842 ; 9.842        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg|clk                                                                                ;
; 9.844 ; 9.844        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a1|clk                                                                                      ;
; 9.844 ; 9.844        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a2|clk                                                                                      ;
; 9.844 ; 9.844        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a3|clk                                                                                      ;
; 9.861 ; 9.861        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0|clk                                                                                      ;
; 9.861 ; 9.861        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|parity9|clk                                                                                         ;
; 9.861 ; 9.861        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0]|clk                                                                                ;
; 9.861 ; 9.861        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[0]|clk                                                                                                ;
; 9.861 ; 9.861        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[1]|clk                                                                                                ;
; 9.861 ; 9.861        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[2]|clk                                                                                                ;
; 9.861 ; 9.861        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[3]|clk                                                                                                ;
; 9.861 ; 9.861        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[5]|clk                                                                                                ;
; 9.866 ; 9.866        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[9]|clk                                                                                                ;
; 9.867 ; 9.867        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10|clk                                                                                     ;
; 9.867 ; 9.867        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7|clk                                                                                      ;
; 9.867 ; 9.867        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8|clk                                                                                      ;
; 9.867 ; 9.867        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9|clk                                                                                      ;
; 9.877 ; 9.877        ; 0.000          ; High Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|delayed_wrptr_g[10]|clk                                                                                       ;
+-------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------+
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.975  ; 9.975        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                 ;
; 9.992  ; 9.992        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                 ;
; 10.008 ; 10.008       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.025 ; 10.025       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                 ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                         ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; cam_data[*]     ; cam_pclk   ; 3.905 ; 3.871 ; Rise       ; cam_pclk                                              ;
;  cam_data[0]    ; cam_pclk   ; 2.354 ; 2.402 ; Rise       ; cam_pclk                                              ;
;  cam_data[1]    ; cam_pclk   ; 3.905 ; 3.871 ; Rise       ; cam_pclk                                              ;
;  cam_data[2]    ; cam_pclk   ; 2.667 ; 2.668 ; Rise       ; cam_pclk                                              ;
;  cam_data[3]    ; cam_pclk   ; 3.259 ; 3.265 ; Rise       ; cam_pclk                                              ;
;  cam_data[4]    ; cam_pclk   ; 3.747 ; 3.630 ; Rise       ; cam_pclk                                              ;
;  cam_data[5]    ; cam_pclk   ; 3.651 ; 3.620 ; Rise       ; cam_pclk                                              ;
;  cam_data[6]    ; cam_pclk   ; 2.076 ; 2.163 ; Rise       ; cam_pclk                                              ;
;  cam_data[7]    ; cam_pclk   ; 1.753 ; 1.929 ; Rise       ; cam_pclk                                              ;
; cam_href        ; cam_pclk   ; 3.848 ; 3.718 ; Rise       ; cam_pclk                                              ;
; cam_vsync       ; cam_pclk   ; 2.071 ; 2.169 ; Rise       ; cam_pclk                                              ;
; sdram_data[*]   ; sys_clk    ; 4.764 ; 4.908 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.764 ; 4.908 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 4.518 ; 4.548 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 4.530 ; 4.542 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 4.511 ; 4.517 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.198 ; 4.266 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 4.319 ; 4.411 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 4.748 ; 4.871 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 4.542 ; 4.574 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 4.668 ; 4.714 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.169 ; 4.225 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.349 ; 4.432 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.296 ; 4.329 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 4.484 ; 4.592 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.232 ; 4.297 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 4.347 ; 4.420 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 4.392 ; 4.474 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n       ; sys_clk    ; 4.923 ; 5.548 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                          ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; cam_data[*]     ; cam_pclk   ; -1.260 ; -1.418 ; Rise       ; cam_pclk                                              ;
;  cam_data[0]    ; cam_pclk   ; -1.911 ; -1.949 ; Rise       ; cam_pclk                                              ;
;  cam_data[1]    ; cam_pclk   ; -1.744 ; -1.762 ; Rise       ; cam_pclk                                              ;
;  cam_data[2]    ; cam_pclk   ; -2.211 ; -2.204 ; Rise       ; cam_pclk                                              ;
;  cam_data[3]    ; cam_pclk   ; -1.962 ; -2.056 ; Rise       ; cam_pclk                                              ;
;  cam_data[4]    ; cam_pclk   ; -2.386 ; -2.387 ; Rise       ; cam_pclk                                              ;
;  cam_data[5]    ; cam_pclk   ; -1.746 ; -1.862 ; Rise       ; cam_pclk                                              ;
;  cam_data[6]    ; cam_pclk   ; -1.640 ; -1.717 ; Rise       ; cam_pclk                                              ;
;  cam_data[7]    ; cam_pclk   ; -1.260 ; -1.418 ; Rise       ; cam_pclk                                              ;
; cam_href        ; cam_pclk   ; -1.712 ; -1.728 ; Rise       ; cam_pclk                                              ;
; cam_vsync       ; cam_pclk   ; -1.651 ; -1.746 ; Rise       ; cam_pclk                                              ;
; sdram_data[*]   ; sys_clk    ; -3.460 ; -3.501 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; -4.044 ; -4.183 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; -3.795 ; -3.812 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; -3.806 ; -3.806 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; -3.787 ; -3.781 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; -3.487 ; -3.540 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; -3.619 ; -3.705 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; -4.028 ; -4.147 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; -3.817 ; -3.836 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; -3.954 ; -3.995 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; -3.460 ; -3.501 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; -3.647 ; -3.724 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; -3.597 ; -3.626 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; -3.778 ; -3.879 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; -3.520 ; -3.571 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; -3.631 ; -3.689 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; -3.690 ; -3.766 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n       ; sys_clk    ; -4.066 ; -4.639 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                             ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; sdram_addr[*]   ; sys_clk    ; 6.308 ; 6.513 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk    ; 4.567 ; 4.711 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk    ; 4.792 ; 5.003 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk    ; 4.949 ; 5.205 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk    ; 4.994 ; 5.270 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk    ; 5.136 ; 5.422 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk    ; 4.480 ; 4.648 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk    ; 4.907 ; 5.181 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk    ; 5.057 ; 5.328 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk    ; 4.769 ; 4.973 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk    ; 4.928 ; 5.210 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk    ; 6.308 ; 6.513 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk    ; 5.045 ; 5.322 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk    ; 5.134 ; 5.417 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk    ; 4.956 ; 5.215 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk    ; 4.914 ; 5.161 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk    ; 4.956 ; 5.215 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk    ; 4.440 ; 4.617 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk    ; 3.985 ; 3.921 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk    ; 4.258 ; 4.452 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk    ; 5.721 ; 5.627 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.260 ; 4.146 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 4.135 ; 4.029 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 4.173 ; 4.051 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 4.084 ; 3.973 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.810 ; 4.594 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 5.721 ; 5.627 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 4.217 ; 4.101 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 4.145 ; 4.020 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.392 ; 5.158 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.794 ; 4.595 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.978 ; 4.739 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.933 ; 4.707 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 5.000 ; 4.740 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.911 ; 4.696 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 4.987 ; 4.735 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 4.928 ; 4.694 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk    ; 4.875 ; 5.154 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk    ; 4.341 ; 4.516 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk    ; 0.965 ;       ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk    ;       ; 0.836 ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; vga_hs          ; sys_clk    ; 7.353 ; 7.300 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; vga_rgb[*]      ; sys_clk    ; 9.448 ; 9.027 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[0]     ; sys_clk    ; 9.403 ; 8.920 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[1]     ; sys_clk    ; 9.069 ; 8.677 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[2]     ; sys_clk    ; 8.714 ; 8.386 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[3]     ; sys_clk    ; 9.448 ; 9.027 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[4]     ; sys_clk    ; 9.037 ; 8.634 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[5]     ; sys_clk    ; 9.043 ; 8.672 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[6]     ; sys_clk    ; 9.058 ; 8.672 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[7]     ; sys_clk    ; 9.014 ; 8.641 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[8]     ; sys_clk    ; 9.062 ; 8.687 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[9]     ; sys_clk    ; 9.086 ; 8.714 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[10]    ; sys_clk    ; 9.318 ; 8.851 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[11]    ; sys_clk    ; 9.178 ; 8.803 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[12]    ; sys_clk    ; 8.921 ; 8.631 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[13]    ; sys_clk    ; 9.143 ; 8.785 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[14]    ; sys_clk    ; 9.181 ; 8.826 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[15]    ; sys_clk    ; 9.102 ; 8.727 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; vga_vs          ; sys_clk    ; 6.699 ; 6.362 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                     ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; sdram_addr[*]   ; sys_clk    ; 3.952 ; 4.114 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk    ; 4.035 ; 4.175 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk    ; 4.249 ; 4.453 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk    ; 4.400 ; 4.647 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk    ; 4.443 ; 4.710 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk    ; 4.581 ; 4.857 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk    ; 3.952 ; 4.114 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk    ; 4.360 ; 4.624 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk    ; 4.505 ; 4.767 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk    ; 4.230 ; 4.427 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk    ; 4.382 ; 4.654 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk    ; 5.754 ; 5.950 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk    ; 4.494 ; 4.761 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk    ; 4.578 ; 4.852 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk    ; 4.365 ; 4.602 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk    ; 4.365 ; 4.602 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk    ; 4.405 ; 4.654 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk    ; 3.913 ; 4.084 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk    ; 3.477 ; 3.414 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk    ; 3.737 ; 3.925 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk    ; 3.568 ; 3.460 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 3.742 ; 3.630 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 3.618 ; 3.515 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 3.654 ; 3.536 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 3.568 ; 3.460 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.266 ; 4.057 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 5.190 ; 5.102 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 3.699 ; 3.587 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 3.627 ; 3.507 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 4.829 ; 4.602 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.250 ; 4.058 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.431 ; 4.200 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.387 ; 4.169 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 4.452 ; 4.201 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.366 ; 4.158 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 4.439 ; 4.196 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 4.383 ; 4.157 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk    ; 4.326 ; 4.595 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk    ; 3.814 ; 3.982 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk    ; 0.504 ;       ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk    ;       ; 0.380 ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; vga_hs          ; sys_clk    ; 5.493 ; 5.208 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; vga_rgb[*]      ; sys_clk    ; 5.928 ; 5.482 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[0]     ; sys_clk    ; 6.352 ; 5.768 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[1]     ; sys_clk    ; 6.111 ; 5.660 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[2]     ; sys_clk    ; 5.928 ; 5.559 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[3]     ; sys_clk    ; 6.416 ; 5.894 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[4]     ; sys_clk    ; 5.977 ; 5.482 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[5]     ; sys_clk    ; 6.126 ; 5.675 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[6]     ; sys_clk    ; 5.989 ; 5.507 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[7]     ; sys_clk    ; 5.980 ; 5.504 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[8]     ; sys_clk    ; 6.117 ; 5.678 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[9]     ; sys_clk    ; 5.982 ; 5.528 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[10]    ; sys_clk    ; 6.321 ; 5.744 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[11]    ; sys_clk    ; 6.124 ; 5.660 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[12]    ; sys_clk    ; 5.932 ; 5.572 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[13]    ; sys_clk    ; 6.144 ; 5.721 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[14]    ; sys_clk    ; 6.215 ; 5.782 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[15]    ; sys_clk    ; 6.052 ; 5.590 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; vga_vs          ; sys_clk    ; 4.907 ; 4.653 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                               ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 4.193 ; 4.118 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.335 ; 4.242 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 5.383 ; 5.308 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 5.346 ; 5.271 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 4.193 ; 4.118 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.966 ; 4.891 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 6.250 ; 6.223 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 4.335 ; 4.242 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 4.193 ; 4.118 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 4.895 ; 4.796 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.777 ; 4.702 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.878 ; 4.779 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 5.037 ; 4.938 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 4.878 ; 4.779 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.878 ; 4.779 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 5.067 ; 4.968 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 5.067 ; 4.968 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 3.703 ; 3.628 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 3.797 ; 3.704 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 4.846 ; 4.771 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 4.810 ; 4.735 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 3.703 ; 3.628 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.446 ; 4.371 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 5.728 ; 5.701 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 3.797 ; 3.704 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 3.703 ; 3.628 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 4.381 ; 4.282 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.264 ; 4.189 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.365 ; 4.266 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.518 ; 4.419 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 4.365 ; 4.266 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.365 ; 4.266 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 4.547 ; 4.448 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 4.547 ; 4.448 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                      ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 4.035     ; 4.110     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.162     ; 4.255     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 5.121     ; 5.196     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 5.073     ; 5.148     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 4.035     ; 4.110     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.738     ; 4.813     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 6.071     ; 6.098     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 4.162     ; 4.255     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 4.035     ; 4.110     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 4.639     ; 4.738     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.544     ; 4.619     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.621     ; 4.720     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.798     ; 4.897     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 4.621     ; 4.720     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.621     ; 4.720     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 4.815     ; 4.914     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 4.815     ; 4.914     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                              ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 3.549     ; 3.624     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 3.627     ; 3.720     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 4.591     ; 4.666     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 4.545     ; 4.620     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 3.549     ; 3.624     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.223     ; 4.298     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 5.556     ; 5.583     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 3.627     ; 3.720     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 3.549     ; 3.624     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 4.132     ; 4.231     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.037     ; 4.112     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.114     ; 4.213     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.283     ; 4.382     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 4.114     ; 4.213     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.114     ; 4.213     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 4.300     ; 4.399     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 4.300     ; 4.399     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                             ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; -0.502 ; -0.984        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.468 ; -0.880        ;
; cam_pclk                                              ; 7.816  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                             ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; cam_pclk                                              ; 0.130 ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.151 ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.186 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+----------+-------+--------------------+
; Clock    ; Slack ; End Point TNS      ;
+----------+-------+--------------------+
; cam_pclk ; 8.294 ; 0.000              ;
+----------+-------+--------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+----------+-------+-------------------+
; Clock    ; Slack ; End Point TNS     ;
+----------+-------+-------------------+
; cam_pclk ; 0.637 ; 0.000             ;
+----------+-------+-------------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                              ;
+-------------------------------------------------------+-------+---------------+
; Clock                                                 ; Slack ; End Point TNS ;
+-------------------------------------------------------+-------+---------------+
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 4.734 ; 0.000         ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 7.428 ; 0.000         ;
; cam_pclk                                              ; 9.337 ; 0.000         ;
; sys_clk                                               ; 9.594 ; 0.000         ;
+-------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                             ; To Node                                                                                                                                                            ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -0.502 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.087     ; 1.178      ;
; -0.482 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.088     ; 1.157      ;
; -0.424 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.088     ; 1.099      ;
; -0.337 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.088     ; 1.012      ;
; -0.315 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.088     ; 0.990      ;
; -0.268 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.087     ; 0.944      ;
; -0.250 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.087     ; 0.926      ;
; -0.208 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.088     ; 0.883      ;
; -0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.087     ; 0.877      ;
; -0.129 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.088     ; 0.804      ;
; 0.046  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.776        ; -0.087     ; 0.630      ;
; 6.609  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.344      ;
; 6.610  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.343      ;
; 6.611  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.342      ;
; 6.612  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.341      ;
; 6.614  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.337      ;
; 6.616  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.335      ;
; 6.655  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.298      ;
; 6.657  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.296      ;
; 6.679  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.272      ;
; 6.679  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.272      ;
; 6.684  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.267      ;
; 6.685  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.268      ;
; 6.687  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.266      ;
; 6.713  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.240      ;
; 6.715  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.238      ;
; 6.718  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.235      ;
; 6.720  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.233      ;
; 6.744  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.206      ;
; 6.744  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.206      ;
; 6.749  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.201      ;
; 6.792  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.161      ;
; 6.794  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.159      ;
; 6.796  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.157      ;
; 6.798  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.155      ;
; 6.847  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 3.096      ;
; 6.847  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 3.096      ;
; 6.851  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.102      ;
; 6.852  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 3.091      ;
; 6.853  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.100      ;
; 6.856  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.095      ;
; 6.856  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.095      ;
; 6.873  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 3.082      ;
; 6.874  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 3.081      ;
; 6.878  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 3.075      ;
; 6.893  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.057      ;
; 6.893  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.057      ;
; 6.898  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.052      ;
; 6.919  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 3.036      ;
; 6.921  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.029      ;
; 6.921  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.029      ;
; 6.932  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.018      ;
; 6.932  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.018      ;
; 6.937  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.013      ;
; 6.938  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.014      ;
; 6.939  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 3.002      ;
; 6.939  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 3.002      ;
; 6.940  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 3.012      ;
; 6.944  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.046     ; 2.997      ;
; 6.949  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 3.006      ;
; 6.974  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 2.979      ;
; 6.977  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 2.978      ;
; 6.980  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.027     ; 2.980      ;
; 6.982  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 2.973      ;
; 7.017  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.935      ;
; 7.017  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.935      ;
; 7.022  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.930      ;
; 7.024  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 2.919      ;
; 7.024  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_msb_mux_reg ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 2.919      ;
; 7.039  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.913      ;
; 7.041  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.911      ;
; 7.041  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.911      ;
; 7.042  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]         ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdemp_eq_comp_msb_aeb                   ; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.193     ; 1.692      ;
; 7.045  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 2.914      ;
; 7.046  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 2.909      ;
; 7.046  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.906      ;
; 7.047  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 2.908      ;
; 7.048  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 2.907      ;
; 7.049  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 2.906      ;
; 7.051  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 2.902      ;
; 7.053  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 2.900      ;
; 7.056  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.896      ;
; 7.056  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 2.899      ;
; 7.058  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.894      ;
; 7.060  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 2.895      ;
; 7.064  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[5]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.887      ;
; 7.064  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[1]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.887      ;
; 7.064  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[0]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.887      ;
; 7.064  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.887      ;
; 7.064  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[2]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.887      ;
; 7.064  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.887      ;
; 7.064  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[4]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.887      ;
; 7.064  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.887      ;
; 7.064  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[7]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.887      ;
; 7.064  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[9]                                                          ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[8]                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.887      ;
; 7.070  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.880      ;
; 7.070  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 2.880      ;
; 7.074  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[3]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 2.881      ;
; 7.075  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_clk[6]                                                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 2.880      ;
; 7.079  ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 2.874      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                      ; To Node                                                                                                                                                            ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -0.468 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.084     ; 1.139      ;
; -0.412 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.083     ; 1.084      ;
; -0.343 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.083     ; 1.015      ;
; -0.336 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.084     ; 1.007      ;
; -0.282 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.083     ; 0.954      ;
; -0.280 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[5]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.085     ; 0.950      ;
; -0.258 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.084     ; 0.929      ;
; -0.200 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.083     ; 0.872      ;
; -0.185 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[2]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.084     ; 0.856      ;
; -0.165 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.083     ; 0.837      ;
; -0.133 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[4]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.768        ; -0.085     ; 0.803      ;
; 11.744 ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.035     ; 3.592      ;
; 11.751 ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.036     ; 3.584      ;
; 11.763 ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.036     ; 3.572      ;
; 11.773 ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.035     ; 3.563      ;
; 11.809 ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.036     ; 3.526      ;
; 11.820 ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.036     ; 3.515      ;
; 11.830 ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.036     ; 3.505      ;
; 11.838 ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.035     ; 3.498      ;
; 11.844 ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.035     ; 3.492      ;
; 11.887 ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.035     ; 3.449      ;
; 11.894 ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.035     ; 3.442      ;
; 11.895 ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.036     ; 3.440      ;
; 11.910 ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.035     ; 3.426      ;
; 11.910 ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.035     ; 3.426      ;
; 11.912 ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.035     ; 3.424      ;
; 11.917 ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.036     ; 3.418      ;
; 11.917 ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.036     ; 3.418      ;
; 11.919 ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.036     ; 3.416      ;
; 11.922 ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.035     ; 3.414      ;
; 11.929 ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.036     ; 3.406      ;
; 11.929 ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.036     ; 3.406      ;
; 11.929 ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.036     ; 3.406      ;
; 11.931 ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.036     ; 3.404      ;
; 11.939 ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.035     ; 3.397      ;
; 11.939 ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.035     ; 3.397      ;
; 11.941 ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.035     ; 3.395      ;
; 11.941 ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.036     ; 3.394      ;
; 11.951 ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.035     ; 3.385      ;
; 11.968 ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.036     ; 3.367      ;
; 11.975 ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.036     ; 3.360      ;
; 11.975 ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.036     ; 3.360      ;
; 11.977 ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.036     ; 3.358      ;
; 11.983 ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.036     ; 3.352      ;
; 11.986 ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.036     ; 3.349      ;
; 11.986 ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.036     ; 3.349      ;
; 11.987 ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.036     ; 3.348      ;
; 11.988 ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.036     ; 3.347      ;
; 11.996 ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.036     ; 3.339      ;
; 11.996 ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.036     ; 3.339      ;
; 11.998 ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.036     ; 3.337      ;
; 11.998 ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.036     ; 3.337      ;
; 12.004 ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.035     ; 3.332      ;
; 12.004 ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.035     ; 3.332      ;
; 12.006 ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.035     ; 3.330      ;
; 12.008 ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.036     ; 3.327      ;
; 12.010 ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.035     ; 3.326      ;
; 12.010 ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.035     ; 3.326      ;
; 12.012 ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.035     ; 3.324      ;
; 12.016 ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.035     ; 3.320      ;
; 12.022 ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.035     ; 3.314      ;
; 12.053 ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.035     ; 3.283      ;
; 12.053 ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.035     ; 3.283      ;
; 12.055 ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.035     ; 3.281      ;
; 12.060 ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.035     ; 3.276      ;
; 12.060 ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.035     ; 3.276      ;
; 12.061 ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.036     ; 3.274      ;
; 12.061 ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.036     ; 3.274      ;
; 12.062 ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.035     ; 3.274      ;
; 12.063 ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.036     ; 3.272      ;
; 12.065 ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.035     ; 3.271      ;
; 12.072 ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.035     ; 3.264      ;
; 12.073 ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.036     ; 3.262      ;
; 12.075 ; vga_driver:u_vga_driver|cnt_h[9]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.036     ; 3.260      ;
; 12.122 ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.035     ; 3.214      ;
; 12.129 ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.036     ; 3.206      ;
; 12.134 ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.036     ; 3.201      ;
; 12.134 ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.036     ; 3.201      ;
; 12.136 ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.036     ; 3.199      ;
; 12.141 ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.036     ; 3.194      ;
; 12.146 ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.035     ; 3.190      ;
; 12.146 ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.036     ; 3.189      ;
; 12.149 ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.036     ; 3.186      ;
; 12.149 ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.036     ; 3.186      ;
; 12.150 ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.035     ; 3.186      ;
; 12.151 ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.036     ; 3.184      ;
; 12.151 ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.035     ; 3.185      ;
; 12.153 ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.036     ; 3.182      ;
; 12.161 ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.036     ; 3.174      ;
; 12.165 ; vga_driver:u_vga_driver|cnt_v[9]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.035     ; 3.171      ;
; 12.165 ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.036     ; 3.170      ;
; 12.175 ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.035     ; 3.161      ;
; 12.177 ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.035     ; 3.159      ;
; 12.182 ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.035     ; 3.154      ;
; 12.184 ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.036     ; 3.151      ;
; 12.187 ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.036     ; 3.148      ;
; 12.189 ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.036     ; 3.146      ;
; 12.196 ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.036     ; 3.139      ;
; 12.198 ; vga_driver:u_vga_driver|cnt_v[5]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.035     ; 3.138      ;
; 12.198 ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 15.384       ; -0.036     ; 3.137      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'cam_pclk'                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                          ; To Node                                                                                                                                                                 ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 7.816  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[0]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.924      ; 3.005      ;
; 8.009  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[1]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.924      ; 2.812      ;
; 8.067  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[8]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.092      ; 2.922      ;
; 8.100  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[3]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.924      ; 2.721      ;
; 8.120  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[10]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.092      ; 2.869      ;
; 8.165  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[9]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.092      ; 2.824      ;
; 8.194  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[6]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.092      ; 2.795      ;
; 8.297  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[2]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.924      ; 2.524      ;
; 8.303  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[7]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.092      ; 2.686      ;
; 8.315  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[5]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.924      ; 2.506      ;
; 8.335  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|rdptr_g[4]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.924      ; 2.486      ;
; 16.541 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.102      ; 3.568      ;
; 16.795 ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.102      ; 3.314      ;
; 16.844 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.134      ; 3.297      ;
; 16.885 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.028     ; 3.094      ;
; 16.918 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.181     ; 2.908      ;
; 16.967 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.042      ; 3.082      ;
; 16.978 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.042      ; 3.071      ;
; 17.065 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.039     ; 2.903      ;
; 17.161 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.076      ; 2.922      ;
; 17.172 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.134      ; 2.969      ;
; 17.174 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.042      ; 2.875      ;
; 17.183 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.181     ; 2.643      ;
; 17.221 ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.042      ; 2.828      ;
; 17.232 ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.042      ; 2.817      ;
; 17.236 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.003      ; 2.774      ;
; 17.256 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.172     ; 2.579      ;
; 17.268 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.072      ; 2.811      ;
; 17.279 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.072      ; 2.800      ;
; 17.297 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.102     ; 2.608      ;
; 17.308 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.102     ; 2.597      ;
; 17.324 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.076      ; 2.759      ;
; 17.392 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.003      ; 2.618      ;
; 17.428 ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.042      ; 2.621      ;
; 17.463 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.076      ; 2.620      ;
; 17.464 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.042      ; 2.585      ;
; 17.465 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.003      ; 2.545      ;
; 17.475 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.064     ; 2.468      ;
; 17.475 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.072      ; 2.604      ;
; 17.504 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.102     ; 2.401      ;
; 17.583 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.090     ; 2.334      ;
; 17.633 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.181     ; 2.193      ;
; 17.635 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.023     ; 2.349      ;
; 17.645 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.172     ; 2.190      ;
; 17.656 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.064     ; 2.287      ;
; 17.682 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.206     ; 2.119      ;
; 17.699 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.064     ; 2.244      ;
; 17.703 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.023     ; 2.281      ;
; 17.718 ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.042      ; 2.331      ;
; 17.729 ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.064     ; 2.214      ;
; 17.752 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.172     ; 2.083      ;
; 17.765 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.072      ; 2.314      ;
; 17.794 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.102     ; 2.111      ;
; 17.799 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.003      ; 2.211      ;
; 17.879 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.076      ; 2.204      ;
; 17.883 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.075     ; 2.049      ;
; 17.894 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.075     ; 2.038      ;
; 17.910 ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.064     ; 2.033      ;
; 17.953 ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.064     ; 1.990      ;
; 17.968 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.023     ; 2.016      ;
; 17.974 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.023     ; 2.010      ;
; 17.988 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.206     ; 1.813      ;
; 17.998 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.064     ; 1.945      ;
; 18.002 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.075     ; 1.930      ;
; 18.011 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.023     ; 1.973      ;
; 18.013 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.075     ; 1.919      ;
; 18.031 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.206     ; 1.770      ;
; 18.077 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.181     ; 1.749      ;
; 18.090 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.075     ; 1.842      ;
; 18.100 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.082      ; 1.989      ;
; 18.162 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.066     ; 1.779      ;
; 18.168 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.181     ; 1.658      ;
; 18.173 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.066     ; 1.768      ;
; 18.173 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2] ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.028     ; 1.806      ;
; 18.173 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1] ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.028     ; 1.806      ;
; 18.173 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.028     ; 1.806      ;
; 18.173 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.028     ; 1.806      ;
; 18.173 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                  ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.028     ; 1.806      ;
; 18.173 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.028     ; 1.806      ;
; 18.173 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.028     ; 1.806      ;
; 18.209 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.075     ; 1.723      ;
; 18.235 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.070      ; 1.842      ;
; 18.244 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.070      ; 1.833      ;
; 18.251 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.181     ; 1.575      ;
; 18.252 ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.064     ; 1.691      ;
; 18.262 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.066     ; 1.679      ;
; 18.273 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.066     ; 1.668      ;
; 18.281 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.077      ; 1.803      ;
; 18.281 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.077      ; 1.803      ;
; 18.281 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.077      ; 1.803      ;
; 18.281 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9          ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.077      ; 1.803      ;
; 18.281 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0] ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.077      ; 1.803      ;
; 18.281 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.077      ; 1.803      ;
; 18.281 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.077      ; 1.803      ;
; 18.281 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.077      ; 1.803      ;
; 18.310 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.023     ; 1.674      ;
; 18.330 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg              ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.206     ; 1.471      ;
; 18.350 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.070      ; 1.727      ;
; 18.354 ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                   ; cam_pclk                                              ; cam_pclk    ; 20.000       ; 0.082      ; 1.735      ;
; 18.369 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; cam_pclk                                              ; cam_pclk    ; 20.000       ; -0.066     ; 1.572      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'cam_pclk'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                               ; To Node                                                                                                                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.130 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.181      ; 0.395      ;
; 0.156 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.215      ; 0.475      ;
; 0.177 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.215      ; 0.496      ;
; 0.184 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.215      ; 0.503      ;
; 0.191 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.184      ; 0.479      ;
; 0.193 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.311      ; 0.608      ;
; 0.197 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 0.330      ;
; 0.198 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.311      ; 0.613      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.022      ; 0.307      ;
; 0.207 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.184      ; 0.495      ;
; 0.208 ; cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                                         ; cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                                                      ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.022      ; 0.314      ;
; 0.212 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.184      ; 0.500      ;
; 0.214 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.280      ; 0.598      ;
; 0.219 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.311      ; 0.634      ;
; 0.220 ; cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                                         ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.024      ; 0.328      ;
; 0.221 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.280      ; 0.605      ;
; 0.222 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.024      ; 0.330      ;
; 0.223 ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.024      ; 0.331      ;
; 0.233 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.311      ; 0.648      ;
; 0.242 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.280      ; 0.626      ;
; 0.258 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]              ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 0.391      ;
; 0.259 ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.043      ; 0.386      ;
; 0.259 ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.043      ; 0.386      ;
; 0.260 ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.043      ; 0.387      ;
; 0.261 ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.043      ; 0.388      ;
; 0.261 ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.043      ; 0.388      ;
; 0.263 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                       ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.024      ; 0.371      ;
; 0.265 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]              ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 0.398      ;
; 0.266 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 0.399      ;
; 0.274 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 0.407      ;
; 0.277 ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                                      ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.024      ; 0.385      ;
; 0.285 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; -0.034     ; 0.335      ;
; 0.291 ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.013      ; 0.388      ;
; 0.292 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.031      ; 0.407      ;
; 0.297 ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                                      ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                                                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.024      ; 0.405      ;
; 0.300 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.024      ; 0.408      ;
; 0.301 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]              ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.049      ; 0.434      ;
; 0.304 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.081      ; 0.469      ;
; 0.307 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.345      ; 0.756      ;
; 0.309 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                       ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.145      ; 0.538      ;
; 0.320 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.215      ; 0.639      ;
; 0.321 ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.024      ; 0.429      ;
; 0.321 ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.024      ; 0.429      ;
; 0.323 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.184      ; 0.611      ;
; 0.326 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.333      ; 0.763      ;
; 0.327 ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.024      ; 0.435      ;
; 0.331 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.023      ; 0.438      ;
; 0.331 ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.038      ; 0.453      ;
; 0.335 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.031      ; 0.450      ;
; 0.336 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.024      ; 0.444      ;
; 0.337 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.024      ; 0.445      ;
; 0.340 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.345      ; 0.789      ;
; 0.346 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]              ; cam_pclk     ; cam_pclk    ; 0.000        ; -0.034     ; 0.396      ;
; 0.346 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.330      ; 0.780      ;
; 0.347 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.302      ; 0.753      ;
; 0.349 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.184      ; 0.637      ;
; 0.351 ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                                      ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.024      ; 0.459      ;
; 0.352 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                               ; cam_pclk     ; cam_pclk    ; 0.000        ; -0.034     ; 0.402      ;
; 0.352 ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.033      ; 0.469      ;
; 0.354 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.314      ; 0.772      ;
; 0.357 ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                    ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                                 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.024      ; 0.465      ;
; 0.363 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; -0.034     ; 0.413      ;
; 0.363 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.176      ; 0.643      ;
; 0.364 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.302      ; 0.770      ;
; 0.370 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.302      ; 0.776      ;
; 0.374 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.024      ; 0.482      ;
; 0.376 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.090      ; 0.550      ;
; 0.376 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.023      ; 0.483      ;
; 0.378 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]              ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.090      ; 0.552      ;
; 0.380 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.023      ; 0.487      ;
; 0.381 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.302      ; 0.787      ;
; 0.381 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.302      ; 0.787      ;
; 0.382 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]              ; cam_pclk     ; cam_pclk    ; 0.000        ; -0.034     ; 0.432      ;
; 0.383 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]              ; cam_pclk     ; cam_pclk    ; 0.000        ; -0.034     ; 0.433      ;
; 0.389 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.280      ; 0.773      ;
; 0.390 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                                ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.090      ; 0.564      ;
; 0.391 ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.299      ; 0.794      ;
; 0.404 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]              ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.024      ; 0.512      ;
; 0.404 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.023      ; 0.511      ;
; 0.405 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.023      ; 0.512      ;
; 0.412 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.163      ; 0.659      ;
; 0.417 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.163      ; 0.664      ;
; 0.420 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                       ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.145      ; 0.649      ;
; 0.422 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                                                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.176      ; 0.702      ;
; 0.424 ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                                   ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ; cam_pclk     ; cam_pclk    ; 0.000        ; 0.333      ; 0.861      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                             ; To Node                                                                                                                                                                              ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.151 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[4]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.479      ;
; 0.154 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[3]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.490      ;
; 0.164 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.494      ;
; 0.166 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.494      ;
; 0.167 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.503      ;
; 0.175 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.503      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                                                                  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rw_bank_flag                                                                                                                 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                         ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                        ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r1                                                                                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|read_valid_r2                                                                                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                                                             ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[0]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[0]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[0]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.198 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.483      ;
; 0.200 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[8]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.321      ;
; 0.203 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[9]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.324      ;
; 0.203 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[1]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[2]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.323      ;
; 0.205 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.490      ;
; 0.214 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.499      ;
; 0.215 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.500      ;
; 0.218 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[1]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.338      ;
; 0.219 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[8]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.339      ;
; 0.227 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.347      ;
; 0.229 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.514      ;
; 0.232 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.180      ; 0.516      ;
; 0.241 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.181      ; 0.526      ;
; 0.252 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.372      ;
; 0.252 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.262 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[2]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.382      ;
; 0.262 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[5]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.382      ;
; 0.262 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[8]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.383      ;
; 0.263 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[3]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[3]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.383      ;
; 0.263 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[6]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.383      ;
; 0.263 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_se9:dffpipe3|dffe4a[10] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|dffpipe_pe9:rs_bwp|dffe12a[9]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.384      ;
; 0.268 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.388      ;
; 0.270 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[6]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[5]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.390      ;
; 0.271 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[7]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.601      ;
; 0.271 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[8]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.601      ;
; 0.272 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.394      ;
; 0.272 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                        ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.394      ;
; 0.272 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 0.390      ;
; 0.273 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wr_ack_r2                                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_wr_addr[10]                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.393      ;
; 0.274 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[8]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[8]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.396      ;
; 0.274 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r1                                                                                                                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r2                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.394      ;
; 0.277 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[3]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.605      ;
; 0.277 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[1]                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.397      ;
; 0.281 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.401      ;
; 0.282 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[6]                                                 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.620      ;
; 0.283 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[3]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.403      ;
; 0.283 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                    ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[10]                                               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.403      ;
; 0.283 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[9]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.403      ;
; 0.283 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.403      ;
; 0.284 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_te9:dffpipe4|dffe5a[9]  ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[9]                             ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.406      ;
; 0.284 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_ar_cnt[3]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.404      ;
; 0.287 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[4]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.407      ;
; 0.287 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.407      ;
; 0.287 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0]                                                                                      ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.407      ;
; 0.287 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2]                                                                                       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[1]                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.407      ;
; 0.288 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.408      ;
; 0.290 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[0]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.410      ;
; 0.295 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.416      ;
; 0.296 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|wrptr_g[2]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]               ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[3]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[3]                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[4]                                                                                        ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[4]                                                                                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                      ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                              ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_dri:u_i2c_dri|dri_clk                                                                                                                                              ; i2c_dri:u_i2c_dri|dri_clk                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.207 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.328      ;
; 0.214 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.177      ; 0.495      ;
; 0.215 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.177      ; 0.496      ;
; 0.217 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.338      ;
; 0.220 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.341      ;
; 0.235 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.177      ; 0.516      ;
; 0.241 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.177      ; 0.522      ;
; 0.254 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.375      ;
; 0.262 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.383      ;
; 0.293 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.414      ;
; 0.295 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0] ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.416      ;
; 0.296 ; i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.417      ;
; 0.297 ; i2c_dri:u_i2c_dri|clk_cnt[3]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[3]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; i2c_dri:u_i2c_dri|clk_cnt[9]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[9]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; i2c_dri:u_i2c_dri|clk_cnt[4]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[4]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; i2c_dri:u_i2c_dri|clk_cnt[7]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[7]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; i2c_dri:u_i2c_dri|clk_cnt[6]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[6]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; i2c_dri:u_i2c_dri|clk_cnt[2]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[2]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.419      ;
; 0.304 ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.424      ;
; 0.306 ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; i2c_dri:u_i2c_dri|clk_cnt[8]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[8]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.427      ;
; 0.309 ; i2c_dri:u_i2c_dri|clk_cnt[0]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[0]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[4]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; vga_driver:u_vga_driver|cnt_v[5]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[5]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.429      ;
; 0.309 ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.429      ;
; 0.310 ; vga_driver:u_vga_driver|cnt_v[10]                                                                                                                                      ; vga_driver:u_vga_driver|cnt_v[10]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; vga_driver:u_vga_driver|cnt_v[8]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[8]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; vga_driver:u_vga_driver|cnt_v[9]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[9]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.431      ;
; 0.311 ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.432      ;
; 0.311 ; vga_driver:u_vga_driver|cnt_h[9]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[9]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.433      ;
; 0.312 ; vga_driver:u_vga_driver|cnt_h[10]                                                                                                                                      ; vga_driver:u_vga_driver|cnt_h[10]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.432      ;
; 0.313 ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.434      ;
; 0.315 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 0.597      ;
; 0.315 ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.436      ;
; 0.316 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.437      ;
; 0.317 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.438      ;
; 0.318 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.439      ;
; 0.318 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.439      ;
; 0.333 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[1]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.008       ; 0.088      ; 0.517      ;
; 0.335 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10     ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]               ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.456      ;
; 0.350 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.471      ;
; 0.353 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.475      ;
; 0.355 ; i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                                           ; i2c_dri:u_i2c_dri|dri_clk                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.476      ;
; 0.356 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 0.638      ;
; 0.358 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|delayed_wrptr_g[7]                          ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -0.008       ; 0.088      ; 0.542      ;
; 0.358 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 0.640      ;
; 0.360 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 0.642      ;
; 0.363 ; i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[5]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.484      ;
; 0.364 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.486      ;
; 0.367 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.489      ;
; 0.367 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 0.649      ;
; 0.371 ; vga_driver:u_vga_driver|cnt_h[8]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[8]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.491      ;
; 0.373 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.177      ; 0.654      ;
; 0.376 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                                                ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.498      ;
; 0.377 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 0.659      ;
; 0.384 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0 ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.178      ; 0.666      ;
; 0.387 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.508      ;
; 0.388 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.509      ;
; 0.389 ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6      ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                   ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.510      ;
; 0.445 ; i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[2]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.566      ;
; 0.446 ; i2c_dri:u_i2c_dri|clk_cnt[3]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[4]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.567      ;
; 0.447 ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.567      ;
; 0.448 ; i2c_dri:u_i2c_dri|clk_cnt[7]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[8]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.569      ;
; 0.449 ; i2c_dri:u_i2c_dri|clk_cnt[5]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[6]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.570      ;
; 0.453 ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.573      ;
; 0.455 ; vga_driver:u_vga_driver|cnt_v[7]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[8]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[8]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.575      ;
; 0.456 ; i2c_dri:u_i2c_dri|clk_cnt[0]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.576      ;
; 0.457 ; i2c_dri:u_i2c_dri|clk_cnt[2]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[3]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.578      ;
; 0.457 ; i2c_dri:u_i2c_dri|clk_cnt[6]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[7]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.578      ;
; 0.457 ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.577      ;
; 0.458 ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; vga_driver:u_vga_driver|cnt_v[5]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[6]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.579      ;
; 0.458 ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.579      ;
; 0.458 ; i2c_dri:u_i2c_dri|clk_cnt[0]                                                                                                                                           ; i2c_dri:u_i2c_dri|dri_clk                                                                                                                                                            ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.579      ;
; 0.459 ; vga_driver:u_vga_driver|cnt_v[9]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_v[10]                                                                                                                                                    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.580      ;
; 0.459 ; i2c_dri:u_i2c_dri|clk_cnt[0]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[2]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.580      ;
; 0.459 ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                                                       ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                                     ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; i2c_dri:u_i2c_dri|clk_cnt[4]                                                                                                                                           ; i2c_dri:u_i2c_dri|clk_cnt[6]                                                                                                                                                         ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.580      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'cam_pclk'                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                               ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 8.294 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.942      ; 2.545      ;
; 8.294 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.942      ; 2.545      ;
; 8.294 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.942      ; 2.545      ;
; 8.294 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.942      ; 2.545      ;
; 8.294 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.942      ; 2.545      ;
; 8.294 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.942      ; 2.545      ;
; 8.308 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.956      ; 2.545      ;
; 8.308 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.956      ; 2.545      ;
; 8.308 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.956      ; 2.545      ;
; 8.308 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.956      ; 2.545      ;
; 8.308 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.956      ; 2.545      ;
; 8.308 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.956      ; 2.545      ;
; 8.308 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.956      ; 2.545      ;
; 8.308 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.956      ; 2.545      ;
; 8.308 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.956      ; 2.545      ;
; 8.308 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.956      ; 2.545      ;
; 8.312 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.944      ; 2.529      ;
; 8.312 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.944      ; 2.529      ;
; 8.312 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.944      ; 2.529      ;
; 8.312 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.944      ; 2.529      ;
; 8.327 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.959      ; 2.529      ;
; 8.327 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.959      ; 2.529      ;
; 8.327 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.959      ; 2.529      ;
; 8.327 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.959      ; 2.529      ;
; 8.327 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.959      ; 2.529      ;
; 8.327 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.959      ; 2.529      ;
; 8.327 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.959      ; 2.529      ;
; 8.327 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.959      ; 2.529      ;
; 8.327 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.959      ; 2.529      ;
; 8.327 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.959      ; 2.529      ;
; 8.327 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.959      ; 2.529      ;
; 8.345 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.942      ; 2.494      ;
; 8.345 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.942      ; 2.494      ;
; 8.345 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.942      ; 2.494      ;
; 8.345 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.942      ; 2.494      ;
; 8.345 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.942      ; 2.494      ;
; 8.345 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.942      ; 2.494      ;
; 8.359 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.956      ; 2.494      ;
; 8.359 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.956      ; 2.494      ;
; 8.359 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.956      ; 2.494      ;
; 8.359 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.956      ; 2.494      ;
; 8.359 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.956      ; 2.494      ;
; 8.359 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.956      ; 2.494      ;
; 8.359 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.956      ; 2.494      ;
; 8.359 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.956      ; 2.494      ;
; 8.359 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.956      ; 2.494      ;
; 8.359 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.956      ; 2.494      ;
; 8.363 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.944      ; 2.478      ;
; 8.363 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.944      ; 2.478      ;
; 8.363 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.944      ; 2.478      ;
; 8.363 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.944      ; 2.478      ;
; 8.378 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.959      ; 2.478      ;
; 8.378 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.959      ; 2.478      ;
; 8.378 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.959      ; 2.478      ;
; 8.378 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.959      ; 2.478      ;
; 8.378 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.959      ; 2.478      ;
; 8.378 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.959      ; 2.478      ;
; 8.378 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.959      ; 2.478      ;
; 8.378 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.959      ; 2.478      ;
; 8.378 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.959      ; 2.478      ;
; 8.378 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.959      ; 2.478      ;
; 8.378 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.959      ; 2.478      ;
; 8.384 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.942      ; 2.455      ;
; 8.384 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.942      ; 2.455      ;
; 8.384 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.942      ; 2.455      ;
; 8.384 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.942      ; 2.455      ;
; 8.384 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.942      ; 2.455      ;
; 8.384 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.942      ; 2.455      ;
; 8.398 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.956      ; 2.455      ;
; 8.398 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.956      ; 2.455      ;
; 8.398 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.956      ; 2.455      ;
; 8.398 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.956      ; 2.455      ;
; 8.398 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.956      ; 2.455      ;
; 8.398 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.956      ; 2.455      ;
; 8.398 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.956      ; 2.455      ;
; 8.398 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.956      ; 2.455      ;
; 8.398 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.956      ; 2.455      ;
; 8.398 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.956      ; 2.455      ;
; 8.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.944      ; 2.439      ;
; 8.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.944      ; 2.439      ;
; 8.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.944      ; 2.439      ;
; 8.402 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.944      ; 2.439      ;
; 8.417 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.959      ; 2.439      ;
; 8.417 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.959      ; 2.439      ;
; 8.417 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.959      ; 2.439      ;
; 8.417 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.959      ; 2.439      ;
; 8.417 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.959      ; 2.439      ;
; 8.417 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.959      ; 2.439      ;
; 8.417 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.959      ; 2.439      ;
; 8.417 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.959      ; 2.439      ;
; 8.417 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.959      ; 2.439      ;
; 8.417 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.959      ; 2.439      ;
; 8.417 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 0.959      ; 2.439      ;
; 8.585 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.082      ; 2.394      ;
; 8.585 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.082      ; 2.394      ;
; 8.636 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.082      ; 2.343      ;
; 8.636 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.082      ; 2.343      ;
; 8.675 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.082      ; 2.304      ;
; 8.675 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 10.000       ; 1.082      ; 2.304      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'cam_pclk'                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                       ; To Node                                               ; Launch Clock                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+
; 0.637 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.337      ; 2.138      ;
; 0.637 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.337      ; 2.138      ;
; 0.685 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.337      ; 2.186      ;
; 0.685 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.337      ; 2.186      ;
; 0.691 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.337      ; 2.192      ;
; 0.691 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.337      ; 2.192      ;
; 0.901 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.209      ; 2.274      ;
; 0.901 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.209      ; 2.274      ;
; 0.901 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.209      ; 2.274      ;
; 0.901 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.209      ; 2.274      ;
; 0.901 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.209      ; 2.274      ;
; 0.901 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.209      ; 2.274      ;
; 0.901 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.209      ; 2.274      ;
; 0.901 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.209      ; 2.274      ;
; 0.901 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.209      ; 2.274      ;
; 0.901 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.209      ; 2.274      ;
; 0.901 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.209      ; 2.274      ;
; 0.916 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.194      ; 2.274      ;
; 0.916 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.194      ; 2.274      ;
; 0.916 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.194      ; 2.274      ;
; 0.916 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.194      ; 2.274      ;
; 0.926 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.206      ; 2.296      ;
; 0.926 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.206      ; 2.296      ;
; 0.926 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.206      ; 2.296      ;
; 0.926 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.206      ; 2.296      ;
; 0.926 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.206      ; 2.296      ;
; 0.926 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.206      ; 2.296      ;
; 0.926 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.206      ; 2.296      ;
; 0.926 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.206      ; 2.296      ;
; 0.926 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.206      ; 2.296      ;
; 0.926 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.206      ; 2.296      ;
; 0.941 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.191      ; 2.296      ;
; 0.941 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.191      ; 2.296      ;
; 0.941 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.191      ; 2.296      ;
; 0.941 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.191      ; 2.296      ;
; 0.941 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.191      ; 2.296      ;
; 0.941 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[2] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.191      ; 2.296      ;
; 0.949 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.209      ; 2.322      ;
; 0.949 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.209      ; 2.322      ;
; 0.949 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.209      ; 2.322      ;
; 0.949 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.209      ; 2.322      ;
; 0.949 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.209      ; 2.322      ;
; 0.949 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.209      ; 2.322      ;
; 0.949 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.209      ; 2.322      ;
; 0.949 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.209      ; 2.322      ;
; 0.949 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.209      ; 2.322      ;
; 0.949 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.209      ; 2.322      ;
; 0.949 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.209      ; 2.322      ;
; 0.955 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.209      ; 2.328      ;
; 0.955 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.209      ; 2.328      ;
; 0.955 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.209      ; 2.328      ;
; 0.955 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1    ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.209      ; 2.328      ;
; 0.955 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.209      ; 2.328      ;
; 0.955 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.209      ; 2.328      ;
; 0.955 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.209      ; 2.328      ;
; 0.955 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.209      ; 2.328      ;
; 0.955 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|frame_val_flag  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.209      ; 2.328      ;
; 0.955 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.209      ; 2.328      ;
; 0.955 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.209      ; 2.328      ;
; 0.964 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.194      ; 2.322      ;
; 0.964 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.194      ; 2.322      ;
; 0.964 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.194      ; 2.322      ;
; 0.964 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.194      ; 2.322      ;
; 0.970 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.194      ; 2.328      ;
; 0.970 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.194      ; 2.328      ;
; 0.970 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.194      ; 2.328      ;
; 0.970 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.194      ; 2.328      ;
; 0.974 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.206      ; 2.344      ;
; 0.974 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.206      ; 2.344      ;
; 0.974 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.206      ; 2.344      ;
; 0.974 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.206      ; 2.344      ;
; 0.974 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.206      ; 2.344      ;
; 0.974 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.206      ; 2.344      ;
; 0.974 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.206      ; 2.344      ;
; 0.974 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.206      ; 2.344      ;
; 0.974 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.206      ; 2.344      ;
; 0.974 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.206      ; 2.344      ;
; 0.980 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.206      ; 2.350      ;
; 0.980 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.206      ; 2.350      ;
; 0.980 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.206      ; 2.350      ;
; 0.980 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.206      ; 2.350      ;
; 0.980 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.206      ; 2.350      ;
; 0.980 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.206      ; 2.350      ;
; 0.980 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.206      ; 2.350      ;
; 0.980 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.206      ; 2.350      ;
; 0.980 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.206      ; 2.350      ;
; 0.980 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.206      ; 2.350      ;
; 0.989 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.191      ; 2.344      ;
; 0.989 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.191      ; 2.344      ;
; 0.989 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.191      ; 2.344      ;
; 0.989 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.191      ; 2.344      ;
; 0.989 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.191      ; 2.344      ;
; 0.989 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[1] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.191      ; 2.344      ;
; 0.995 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.191      ; 2.350      ;
; 0.995 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.191      ; 2.350      ;
; 0.995 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.191      ; 2.350      ;
; 0.995 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.191      ; 2.350      ;
; 0.995 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.191      ; 2.350      ;
; 0.995 ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|init_state[0] ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk    ; 0.000        ; 1.191      ; 2.350      ;
+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                   ;
+-------+--------------+----------------+-----------------+-------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                                               ;
+-------+--------------+----------------+-----------------+-------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_we_reg       ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_we_reg       ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                           ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                          ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                          ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                          ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                          ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                          ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                          ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                           ;
; 4.737 ; 4.967        ; 0.230          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[0]                                                                                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[11]                                                                                   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[12]                                                                                   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[13]                                                                                   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[14]                                                                                   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[15]                                                                                   ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[1]                                                                                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[2]                                                                                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[3]                                                                                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[4]                                                                                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[5]                                                                                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[6]                                                                                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_dout_r[9]                                                                                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r1                                                                                                                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rd_ack_r2                                                                                                                    ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[10]                                                                                                            ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[11]                                                                                                            ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[12]                                                                                                            ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[13]                                                                                                            ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[14]                                                                                                            ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[15]                                                                                                            ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[16]                                                                                                            ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[17]                                                                                                            ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[18]                                                                                                            ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[19]                                                                                                            ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[20]                                                                                                            ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[21]                                                                                                            ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[22]                                                                                                            ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[23]                                                                                                            ;
; 4.796 ; 4.980        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|sdram_rd_addr[9]                                                                                                             ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[0]                                                                                        ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[12]                                                                                       ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[1]                                                                                        ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[2]                                                                                        ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[4]                                                                                        ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[5]                                                                                        ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[6]                                                                                        ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[7]                                                                                        ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[8]                                                                                        ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_addr[9]                                                                                        ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[0]                                                                                       ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_cmd:u_sdram_cmd|sdram_cmd_r[2]                                                                                       ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_200us[0]                                                                                       ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[0]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[10]                                                                                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[1]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[2]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[3]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[4]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[5]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[6]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[7]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[8]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|cnt_refresh[9]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr                                                                                        ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_ref_req                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[0]                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[1]                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[2]                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|work_state[3]                                                                                      ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[0]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[10]                                                                                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[11]                                                                                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[12]                                                                                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[13]                                                                                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[14]                                                                                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[15]                                                                                    ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[1]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[2]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[3]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[4]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[5]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[6]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[7]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[8]                                                                                     ;
; 4.797 ; 4.981        ; 0.184          ; Low Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_data:u_sdram_data|sdram_din_r[9]                                                                                     ;
+-------+--------------+----------------+-----------------+-------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_pll_clk|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                           ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                          ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                          ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                          ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                          ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                          ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                          ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                           ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                           ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                           ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                           ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                           ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                           ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                           ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                           ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                           ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 7.428 ; 7.658        ; 0.230          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~portb_address_reg0 ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[0]                                                                                                                                                         ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[1]                                                                                                                                                         ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[2]                                                                                                                                                         ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[3]                                                                                                                                                         ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[4]                                                                                                                                                         ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[5]                                                                                                                                                         ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[6]                                                                                                                                                         ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[7]                                                                                                                                                         ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[8]                                                                                                                                                         ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|clk_cnt[9]                                                                                                                                                         ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; i2c_dri:u_i2c_dri|dri_clk                                                                                                                                                            ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                    ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                    ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                    ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                    ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                    ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                    ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdemp_eq_comp_msb_aeb                                     ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[0]                                                ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[10]                                               ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[1]                                                ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[2]                                                ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[3]                                                ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[4]                                                ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[5]                                                ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[6]                                                ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[7]                                                ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[8]                                                ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|rdptr_g[9]                                                ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                   ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                    ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                    ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                    ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                    ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                       ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]               ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]               ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]               ;
; 7.490 ; 7.720        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                           ;
; 7.490 ; 7.720        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                          ;
; 7.490 ; 7.720        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                          ;
; 7.490 ; 7.720        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                          ;
; 7.490 ; 7.720        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                          ;
; 7.490 ; 7.720        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                          ;
; 7.490 ; 7.720        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                          ;
; 7.490 ; 7.720        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                           ;
; 7.490 ; 7.720        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                           ;
; 7.490 ; 7.720        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                           ;
; 7.490 ; 7.720        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                           ;
; 7.490 ; 7.720        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                           ;
; 7.490 ; 7.720        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                           ;
; 7.490 ; 7.720        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                           ;
; 7.490 ; 7.720        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                           ;
; 7.490 ; 7.720        ; 0.230          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_aol1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                           ;
; 7.490 ; 7.706        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                                                                     ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[0]                                                                                                                                                     ;
; 7.490 ; 7.706        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[10]                                                                                                                                                    ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[10]                                                                                                                                                    ;
; 7.490 ; 7.706        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                                                     ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[1]                                                                                                                                                     ;
; 7.490 ; 7.706        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                                     ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[2]                                                                                                                                                     ;
; 7.490 ; 7.706        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                                                                     ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[3]                                                                                                                                                     ;
; 7.490 ; 7.706        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                                                                     ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[4]                                                                                                                                                     ;
; 7.490 ; 7.706        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                                                                     ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[5]                                                                                                                                                     ;
; 7.490 ; 7.706        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                                                                     ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[6]                                                                                                                                                     ;
; 7.490 ; 7.706        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                                                                     ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[7]                                                                                                                                                     ;
; 7.490 ; 7.706        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[8]                                                                                                                                                     ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[8]                                                                                                                                                     ;
; 7.490 ; 7.706        ; 0.216          ; High Pulse Width ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[9]                                                                                                                                                     ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_h[9]                                                                                                                                                     ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[0]                                                                                                                                                     ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[10]                                                                                                                                                    ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[1]                                                                                                                                                     ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[2]                                                                                                                                                     ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; vga_driver:u_vga_driver|cnt_v[3]                                                                                                                                                     ;
+-------+--------------+----------------+------------------+-------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'cam_pclk'                                                                                                                                                                                                                   ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                                                                                                                                               ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.337 ; 9.567        ; 0.230          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_address_reg0 ;
; 9.337 ; 9.567        ; 0.230          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_we_reg       ;
; 9.339 ; 9.569        ; 0.230          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a0~porta_datain_reg0  ;
; 9.357 ; 9.587        ; 0.230          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_address_reg0 ;
; 9.357 ; 9.587        ; 0.230          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_we_reg       ;
; 9.359 ; 9.589        ; 0.230          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|altsyncram_em31:fifo_ram|ram_block11a9~porta_datain_reg0  ;
; 9.365 ; 9.549        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[9]                                                ;
; 9.368 ; 9.552        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                    ;
; 9.368 ; 9.552        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                       ;
; 9.368 ; 9.552        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]              ;
; 9.368 ; 9.552        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[0]                                                ;
; 9.368 ; 9.552        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[1]                                                ;
; 9.368 ; 9.552        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[2]                                                ;
; 9.368 ; 9.552        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[3]                                                ;
; 9.368 ; 9.552        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[5]                                                ;
; 9.378 ; 9.562        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ;
; 9.379 ; 9.563        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                   ;
; 9.379 ; 9.563        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                    ;
; 9.379 ; 9.563        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                    ;
; 9.379 ; 9.563        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                    ;
; 9.388 ; 9.572        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[1]                                                                                                                                 ;
; 9.388 ; 9.572        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[5]                                                                                                                                 ;
; 9.394 ; 9.578        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]              ;
; 9.394 ; 9.578        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]              ;
; 9.394 ; 9.578        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[10]                                               ;
; 9.394 ; 9.578        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[4]                                                ;
; 9.394 ; 9.578        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[6]                                                ;
; 9.394 ; 9.578        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[7]                                                ;
; 9.394 ; 9.578        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrptr_g[8]                                                ;
; 9.397 ; 9.581        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                    ;
; 9.397 ; 9.581        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                    ;
; 9.397 ; 9.581        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                    ;
; 9.400 ; 9.584        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|byte_flag                                                                                                                                      ;
; 9.400 ; 9.584        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|byte_flag_d0                                                                                                                                   ;
; 9.400 ; 9.584        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[3]                                                                                                                                 ;
; 9.400 ; 9.584        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[7]                                                                                                                                 ;
; 9.400 ; 9.584        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d0                                                                                                                                   ;
; 9.400 ; 9.584        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_vsync_d1                                                                                                                                   ;
; 9.400 ; 9.584        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[0]                                                                                                                                 ;
; 9.400 ; 9.584        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[1]                                                                                                                                 ;
; 9.400 ; 9.584        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[2]                                                                                                                                 ;
; 9.400 ; 9.584        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_ps_cnt[3]                                                                                                                                 ;
; 9.400 ; 9.584        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|frame_val_flag                                                                                                                                 ;
; 9.402 ; 9.586        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[0]                                                                                                                                 ;
; 9.402 ; 9.586        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[10]                                                                                                                                ;
; 9.402 ; 9.586        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[12]                                                                                                                                ;
; 9.402 ; 9.586        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[13]                                                                                                                                ;
; 9.402 ; 9.586        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[14]                                                                                                                                ;
; 9.402 ; 9.586        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[15]                                                                                                                                ;
; 9.402 ; 9.586        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[2]                                                                                                                                 ;
; 9.402 ; 9.586        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[3]                                                                                                                                 ;
; 9.402 ; 9.586        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[6]                                                                                                                                 ;
; 9.402 ; 9.586        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[8]                                                                                                                                 ;
; 9.407 ; 9.591        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[11]                                                                                                                                ;
; 9.407 ; 9.591        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[4]                                                                                                                                 ;
; 9.407 ; 9.591        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[7]                                                                                                                                 ;
; 9.407 ; 9.591        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cmos_data_t[9]                                                                                                                                 ;
; 9.407 ; 9.591        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[0]                                        ;
; 9.407 ; 9.591        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[2]                                        ;
; 9.407 ; 9.591        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[3]                                        ;
; 9.407 ; 9.591        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[4]                                        ;
; 9.407 ; 9.591        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[5]                                        ;
; 9.412 ; 9.596        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[0]                                                                                                                                 ;
; 9.412 ; 9.596        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[1]                                                                                                                                 ;
; 9.412 ; 9.596        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[2]                                                                                                                                 ;
; 9.412 ; 9.596        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[4]                                                                                                                                 ;
; 9.412 ; 9.596        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[5]                                                                                                                                 ;
; 9.412 ; 9.596        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; cmos_capture_data:u_cmos_capture_data|cam_data_d0[6]                                                                                                                                 ;
; 9.413 ; 9.597        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[10]                                       ;
; 9.413 ; 9.597        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[1]                                        ;
; 9.413 ; 9.597        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[6]                                        ;
; 9.413 ; 9.597        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[7]                                        ;
; 9.413 ; 9.597        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[8]                                        ;
; 9.413 ; 9.597        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|delayed_wrptr_g[9]                                        ;
; 9.415 ; 9.599        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                    ;
; 9.415 ; 9.599        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                    ;
; 9.415 ; 9.599        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                    ;
; 9.415 ; 9.599        ; 0.184          ; Low Pulse Width ; cam_pclk ; Rise       ; sdram_top:u_sdram_top|sdram_fifo_ctrl:u_sdram_fifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_nnl1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ;
; 9.545 ; 9.545        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[9]|clk                                                                                                ;
; 9.548 ; 9.548        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a0|clk                                                                                      ;
; 9.548 ; 9.548        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|parity9|clk                                                                                         ;
; 9.548 ; 9.548        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0]|clk                                                                                ;
; 9.548 ; 9.548        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[0]|clk                                                                                                ;
; 9.548 ; 9.548        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[1]|clk                                                                                                ;
; 9.548 ; 9.548        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[2]|clk                                                                                                ;
; 9.548 ; 9.548        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[3]|clk                                                                                                ;
; 9.548 ; 9.548        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[5]|clk                                                                                                ;
; 9.558 ; 9.558        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrfull_eq_comp_msb_mux_reg|clk                                                                                ;
; 9.559 ; 9.559        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a10|clk                                                                                     ;
; 9.559 ; 9.559        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a7|clk                                                                                      ;
; 9.559 ; 9.559        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a8|clk                                                                                      ;
; 9.559 ; 9.559        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|counter8a9|clk                                                                                      ;
; 9.568 ; 9.568        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[1]|clk                                                                                                                                               ;
; 9.568 ; 9.568        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_cmos_capture_data|cmos_data_t[5]|clk                                                                                                                                               ;
; 9.574 ; 9.574        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1]|clk                                                                                ;
; 9.574 ; 9.574        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2]|clk                                                                                ;
; 9.574 ; 9.574        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[10]|clk                                                                                               ;
; 9.574 ; 9.574        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[4]|clk                                                                                                ;
; 9.574 ; 9.574        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[6]|clk                                                                                                ;
; 9.574 ; 9.574        ; 0.000          ; Low Pulse Width ; cam_pclk ; Rise       ; u_sdram_top|u_sdram_fifo_ctrl|u_wrfifo|dcfifo_component|auto_generated|wrptr_g[7]|clk                                                                                                ;
+-------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                                ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------+
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                                 ;
; 9.622  ; 9.622        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                                 ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.380 ; 10.380       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                                 ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                         ;
+--------+--------------+----------------+------------------+---------+------------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; cam_data[*]     ; cam_pclk   ; 2.015 ; 2.721 ; Rise       ; cam_pclk                                              ;
;  cam_data[0]    ; cam_pclk   ; 1.327 ; 1.928 ; Rise       ; cam_pclk                                              ;
;  cam_data[1]    ; cam_pclk   ; 2.015 ; 2.721 ; Rise       ; cam_pclk                                              ;
;  cam_data[2]    ; cam_pclk   ; 1.468 ; 2.088 ; Rise       ; cam_pclk                                              ;
;  cam_data[3]    ; cam_pclk   ; 1.690 ; 2.352 ; Rise       ; cam_pclk                                              ;
;  cam_data[4]    ; cam_pclk   ; 1.856 ; 2.548 ; Rise       ; cam_pclk                                              ;
;  cam_data[5]    ; cam_pclk   ; 1.859 ; 2.554 ; Rise       ; cam_pclk                                              ;
;  cam_data[6]    ; cam_pclk   ; 1.199 ; 1.791 ; Rise       ; cam_pclk                                              ;
;  cam_data[7]    ; cam_pclk   ; 1.070 ; 1.630 ; Rise       ; cam_pclk                                              ;
; cam_href        ; cam_pclk   ; 1.939 ; 2.559 ; Rise       ; cam_pclk                                              ;
; cam_vsync       ; cam_pclk   ; 1.199 ; 1.771 ; Rise       ; cam_pclk                                              ;
; sdram_data[*]   ; sys_clk    ; 2.599 ; 3.248 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 2.599 ; 3.248 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 2.442 ; 3.068 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 2.461 ; 3.072 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 2.444 ; 3.054 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 2.314 ; 2.911 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 2.364 ; 2.943 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 2.565 ; 3.216 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 2.466 ; 3.087 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 2.523 ; 3.121 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 2.291 ; 2.883 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 2.373 ; 2.955 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 2.311 ; 2.884 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 2.449 ; 3.048 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 2.329 ; 2.927 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 2.392 ; 3.010 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 2.385 ; 2.978 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n       ; sys_clk    ; 2.629 ; 2.950 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                          ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; cam_data[*]     ; cam_pclk   ; -0.846 ; -1.408 ; Rise       ; cam_pclk                                              ;
;  cam_data[0]    ; cam_pclk   ; -1.116 ; -1.690 ; Rise       ; cam_pclk                                              ;
;  cam_data[1]    ; cam_pclk   ; -1.068 ; -1.695 ; Rise       ; cam_pclk                                              ;
;  cam_data[2]    ; cam_pclk   ; -1.252 ; -1.845 ; Rise       ; cam_pclk                                              ;
;  cam_data[3]    ; cam_pclk   ; -1.145 ; -1.751 ; Rise       ; cam_pclk                                              ;
;  cam_data[4]    ; cam_pclk   ; -1.279 ; -1.915 ; Rise       ; cam_pclk                                              ;
;  cam_data[5]    ; cam_pclk   ; -1.042 ; -1.669 ; Rise       ; cam_pclk                                              ;
;  cam_data[6]    ; cam_pclk   ; -0.993 ; -1.559 ; Rise       ; cam_pclk                                              ;
;  cam_data[7]    ; cam_pclk   ; -0.846 ; -1.408 ; Rise       ; cam_pclk                                              ;
; cam_href        ; cam_pclk   ; -1.026 ; -1.600 ; Rise       ; cam_pclk                                              ;
; cam_vsync       ; cam_pclk   ; -0.997 ; -1.561 ; Rise       ; cam_pclk                                              ;
; sdram_data[*]   ; sys_clk    ; -1.925 ; -2.503 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; -2.227 ; -2.865 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; -2.070 ; -2.681 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; -2.088 ; -2.684 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; -2.071 ; -2.667 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; -1.946 ; -2.530 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; -1.999 ; -2.572 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; -2.195 ; -2.835 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; -2.093 ; -2.698 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; -2.152 ; -2.742 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; -1.925 ; -2.503 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; -2.008 ; -2.584 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; -1.949 ; -2.515 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; -2.081 ; -2.673 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; -1.961 ; -2.545 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; -2.022 ; -2.625 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; -2.020 ; -2.606 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n       ; sys_clk    ; -2.188 ; -2.492 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                               ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; sdram_addr[*]   ; sys_clk    ; 3.580  ; 3.411  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk    ; 2.372  ; 2.285  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk    ; 2.488  ; 2.393  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk    ; 2.573  ; 2.465  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk    ; 2.608  ; 2.504  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk    ; 2.695  ; 2.578  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk    ; 2.326  ; 2.252  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk    ; 2.554  ; 2.458  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk    ; 2.667  ; 2.542  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk    ; 2.497  ; 2.383  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk    ; 2.577  ; 2.459  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk    ; 3.580  ; 3.411  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk    ; 2.670  ; 2.542  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk    ; 2.700  ; 2.564  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk    ; 2.586  ; 2.476  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk    ; 2.566  ; 2.460  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk    ; 2.586  ; 2.476  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk    ; 2.295  ; 2.207  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk    ; 1.952  ; 2.013  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk    ; 2.179  ; 2.129  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk    ; 3.063  ; 3.188  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 2.071  ; 2.124  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 1.999  ; 2.048  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 2.005  ; 2.054  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 1.960  ; 2.006  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 2.287  ; 2.365  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 3.063  ; 3.188  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 2.044  ; 2.096  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 1.993  ; 2.041  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 2.570  ; 2.723  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 2.285  ; 2.372  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 2.378  ; 2.487  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 2.352  ; 2.463  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 2.377  ; 2.483  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 2.347  ; 2.454  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 2.370  ; 2.483  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 2.344  ; 2.451  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk    ; 2.524  ; 2.417  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk    ; 2.223  ; 2.149  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk    ; -0.576 ;        ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk    ;        ; -0.530 ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; vga_hs          ; sys_clk    ; 3.524  ; 3.678  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; vga_rgb[*]      ; sys_clk    ; 4.339  ; 4.492  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[0]     ; sys_clk    ; 4.281  ; 4.421  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[1]     ; sys_clk    ; 4.146  ; 4.266  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[2]     ; sys_clk    ; 4.024  ; 4.118  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[3]     ; sys_clk    ; 4.339  ; 4.492  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[4]     ; sys_clk    ; 4.146  ; 4.265  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[5]     ; sys_clk    ; 4.156  ; 4.275  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[6]     ; sys_clk    ; 4.157  ; 4.281  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[7]     ; sys_clk    ; 4.145  ; 4.265  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[8]     ; sys_clk    ; 4.164  ; 4.284  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[9]     ; sys_clk    ; 4.173  ; 4.304  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[10]    ; sys_clk    ; 4.250  ; 4.383  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[11]    ; sys_clk    ; 4.229  ; 4.368  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[12]    ; sys_clk    ; 4.126  ; 4.252  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[13]    ; sys_clk    ; 4.215  ; 4.340  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[14]    ; sys_clk    ; 4.239  ; 4.369  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[15]    ; sys_clk    ; 4.182  ; 4.305  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; vga_vs          ; sys_clk    ; 3.099  ; 3.262  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                       ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; sdram_addr[*]   ; sys_clk    ; 2.054  ; 1.983  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk    ; 2.098  ; 2.014  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk    ; 2.208  ; 2.116  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk    ; 2.289  ; 2.186  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk    ; 2.324  ; 2.223  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk    ; 2.408  ; 2.295  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk    ; 2.054  ; 1.983  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk    ; 2.275  ; 2.182  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk    ; 2.384  ; 2.263  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk    ; 2.222  ; 2.112  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk    ; 2.300  ; 2.185  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk    ; 3.296  ; 3.131  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk    ; 2.387  ; 2.264  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk    ; 2.416  ; 2.285  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk    ; 2.284  ; 2.183  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk    ; 2.284  ; 2.183  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk    ; 2.303  ; 2.197  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk    ; 2.027  ; 1.942  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk    ; 1.696  ; 1.757  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk    ; 1.912  ; 1.864  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk    ; 1.702  ; 1.747  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 1.809  ; 1.860  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 1.741  ; 1.788  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 1.746  ; 1.793  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 1.702  ; 1.747  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 2.017  ; 2.092  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 2.799  ; 2.921  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 1.782  ; 1.832  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 1.735  ; 1.781  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 2.291  ; 2.439  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 2.015  ; 2.098  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 2.107  ; 2.212  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 2.081  ; 2.189  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 2.106  ; 2.209  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 2.076  ; 2.180  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 2.099  ; 2.208  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 2.074  ; 2.178  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk    ; 2.244  ; 2.141  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk    ; 1.955  ; 1.883  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk    ; -0.811 ;        ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk    ;        ; -0.766 ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; vga_hs          ; sys_clk    ; 2.599  ; 2.769  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; vga_rgb[*]      ; sys_clk    ; 2.728  ; 2.837  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[0]     ; sys_clk    ; 2.923  ; 3.065  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[1]     ; sys_clk    ; 2.834  ; 2.973  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[2]     ; sys_clk    ; 2.728  ; 2.837  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[3]     ; sys_clk    ; 2.985  ; 3.147  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[4]     ; sys_clk    ; 2.786  ; 2.907  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[5]     ; sys_clk    ; 2.853  ; 2.987  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[6]     ; sys_clk    ; 2.790  ; 2.913  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[7]     ; sys_clk    ; 2.788  ; 2.915  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[8]     ; sys_clk    ; 2.854  ; 2.990  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[9]     ; sys_clk    ; 2.799  ; 2.928  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[10]    ; sys_clk    ; 2.906  ; 3.053  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[11]    ; sys_clk    ; 2.871  ; 3.017  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[12]    ; sys_clk    ; 2.800  ; 2.933  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[13]    ; sys_clk    ; 2.888  ; 3.021  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[14]    ; sys_clk    ; 2.916  ; 3.056  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[15]    ; sys_clk    ; 2.829  ; 2.958  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; vga_vs          ; sys_clk    ; 2.308  ; 2.416  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                               ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 2.063 ; 2.050 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 2.126 ; 2.112 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 2.601 ; 2.588 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 2.577 ; 2.564 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 2.063 ; 2.050 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 2.401 ; 2.388 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 3.348 ; 3.383 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 2.126 ; 2.112 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 2.063 ; 2.050 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 2.372 ; 2.371 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 2.298 ; 2.285 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 2.353 ; 2.352 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 2.441 ; 2.440 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 2.353 ; 2.352 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 2.353 ; 2.352 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 2.456 ; 2.455 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 2.456 ; 2.455 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 1.807 ; 1.794 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 1.861 ; 1.847 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 2.324 ; 2.311 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 2.301 ; 2.288 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 1.807 ; 1.794 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 2.131 ; 2.118 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 3.078 ; 3.113 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 1.861 ; 1.847 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 1.807 ; 1.794 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 2.106 ; 2.105 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 2.033 ; 2.020 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 2.088 ; 2.087 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 2.173 ; 2.172 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 2.088 ; 2.087 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 2.088 ; 2.087 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 2.186 ; 2.185 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 2.186 ; 2.185 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                      ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 2.096     ; 2.109     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 2.165     ; 2.179     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 2.722     ; 2.735     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 2.685     ; 2.698     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 2.096     ; 2.109     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 2.488     ; 2.501     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 3.485     ; 3.450     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 2.165     ; 2.179     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 2.096     ; 2.109     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 2.460     ; 2.461     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 2.373     ; 2.386     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 2.440     ; 2.441     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 2.547     ; 2.548     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 2.440     ; 2.441     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 2.440     ; 2.441     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 2.555     ; 2.556     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 2.555     ; 2.556     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                              ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------+
; sdram_data[*]   ; sys_clk    ; 1.839     ; 1.852     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 1.897     ; 1.911     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 2.440     ; 2.453     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 2.404     ; 2.417     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 1.839     ; 1.852     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 2.215     ; 2.228     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 3.211     ; 3.176     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 1.897     ; 1.911     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 1.839     ; 1.852     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 2.190     ; 2.191     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 2.105     ; 2.118     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 2.172     ; 2.173     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 2.274     ; 2.275     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 2.172     ; 2.173     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 2.172     ; 2.173     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 2.282     ; 2.283     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 2.282     ; 2.283     ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-----------+-----------+------------+-------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                ;
+--------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                  ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                       ; -2.247 ; 0.130 ; 6.154    ; 0.637   ; 4.715               ;
;  cam_pclk                                              ; 5.285  ; 0.130 ; 6.154    ; 0.637   ; 9.337               ;
;  sys_clk                                               ; N/A    ; N/A   ; N/A      ; N/A     ; 9.594               ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; -2.247 ; 0.151 ; N/A      ; N/A     ; 4.715               ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -2.105 ; 0.186 ; N/A      ; N/A     ; 7.407               ;
; Design-wide TNS                                        ; -8.439 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  cam_pclk                                              ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  sys_clk                                               ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; -4.355 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; -4.084 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------------+--------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+
; cam_data[*]     ; cam_pclk   ; 4.364 ; 4.549 ; Rise       ; cam_pclk                                              ;
;  cam_data[0]    ; cam_pclk   ; 2.721 ; 2.934 ; Rise       ; cam_pclk                                              ;
;  cam_data[1]    ; cam_pclk   ; 4.364 ; 4.549 ; Rise       ; cam_pclk                                              ;
;  cam_data[2]    ; cam_pclk   ; 3.054 ; 3.226 ; Rise       ; cam_pclk                                              ;
;  cam_data[3]    ; cam_pclk   ; 3.648 ; 3.884 ; Rise       ; cam_pclk                                              ;
;  cam_data[4]    ; cam_pclk   ; 4.148 ; 4.301 ; Rise       ; cam_pclk                                              ;
;  cam_data[5]    ; cam_pclk   ; 4.066 ; 4.281 ; Rise       ; cam_pclk                                              ;
;  cam_data[6]    ; cam_pclk   ; 2.422 ; 2.666 ; Rise       ; cam_pclk                                              ;
;  cam_data[7]    ; cam_pclk   ; 2.095 ; 2.375 ; Rise       ; cam_pclk                                              ;
; cam_href        ; cam_pclk   ; 4.283 ; 4.368 ; Rise       ; cam_pclk                                              ;
; cam_vsync       ; cam_pclk   ; 2.428 ; 2.648 ; Rise       ; cam_pclk                                              ;
; sdram_data[*]   ; sys_clk    ; 5.400 ; 5.710 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 5.400 ; 5.710 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 5.107 ; 5.335 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 5.131 ; 5.322 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 5.109 ; 5.298 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 4.793 ; 5.013 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 4.928 ; 5.155 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 5.375 ; 5.671 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 5.143 ; 5.358 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.293 ; 5.492 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 4.757 ; 4.972 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 4.950 ; 5.171 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 4.883 ; 5.065 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 5.107 ; 5.349 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 4.828 ; 5.053 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 4.951 ; 5.182 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 5.004 ; 5.224 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n       ; sys_clk    ; 5.507 ; 5.982 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+-------+-------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                          ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; cam_data[*]     ; cam_pclk   ; -0.846 ; -1.408 ; Rise       ; cam_pclk                                              ;
;  cam_data[0]    ; cam_pclk   ; -1.116 ; -1.690 ; Rise       ; cam_pclk                                              ;
;  cam_data[1]    ; cam_pclk   ; -1.068 ; -1.695 ; Rise       ; cam_pclk                                              ;
;  cam_data[2]    ; cam_pclk   ; -1.252 ; -1.845 ; Rise       ; cam_pclk                                              ;
;  cam_data[3]    ; cam_pclk   ; -1.145 ; -1.751 ; Rise       ; cam_pclk                                              ;
;  cam_data[4]    ; cam_pclk   ; -1.279 ; -1.915 ; Rise       ; cam_pclk                                              ;
;  cam_data[5]    ; cam_pclk   ; -1.042 ; -1.669 ; Rise       ; cam_pclk                                              ;
;  cam_data[6]    ; cam_pclk   ; -0.993 ; -1.559 ; Rise       ; cam_pclk                                              ;
;  cam_data[7]    ; cam_pclk   ; -0.846 ; -1.408 ; Rise       ; cam_pclk                                              ;
; cam_href        ; cam_pclk   ; -1.026 ; -1.600 ; Rise       ; cam_pclk                                              ;
; cam_vsync       ; cam_pclk   ; -0.997 ; -1.561 ; Rise       ; cam_pclk                                              ;
; sdram_data[*]   ; sys_clk    ; -1.925 ; -2.503 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; -2.227 ; -2.865 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; -2.070 ; -2.681 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; -2.088 ; -2.684 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; -2.071 ; -2.667 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; -1.946 ; -2.530 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; -1.999 ; -2.572 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; -2.195 ; -2.835 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; -2.093 ; -2.698 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; -2.152 ; -2.742 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; -1.925 ; -2.503 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; -2.008 ; -2.584 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; -1.949 ; -2.515 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; -2.081 ; -2.673 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; -1.961 ; -2.545 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; -2.022 ; -2.625 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; -2.020 ; -2.606 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sys_rst_n       ; sys_clk    ; -2.188 ; -2.492 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+-----------------+------------+--------+-------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+--------+-------+------------+-------------------------------------------------------+
; sdram_addr[*]   ; sys_clk    ; 6.992  ; 7.065 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk    ; 4.979  ; 5.052 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk    ; 5.234  ; 5.359 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk    ; 5.417  ; 5.551 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk    ; 5.460  ; 5.632 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk    ; 5.616  ; 5.795 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk    ; 4.885  ; 4.972 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk    ; 5.367  ; 5.523 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk    ; 5.535  ; 5.674 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk    ; 5.222  ; 5.293 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk    ; 5.401  ; 5.538 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk    ; 6.992  ; 7.065 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk    ; 5.521  ; 5.670 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk    ; 5.628  ; 5.773 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk    ; 5.415  ; 5.579 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk    ; 5.366  ; 5.526 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk    ; 5.415  ; 5.579 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk    ; 4.857  ; 4.935 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk    ; 4.284  ; 4.263 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk    ; 4.633  ; 4.766 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk    ; 6.234  ; 6.236 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 4.584  ; 4.507 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 4.452  ; 4.380 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 4.491  ; 4.404 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 4.399  ; 4.320 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 5.154  ; 5.012 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 6.234  ; 6.236 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 4.540  ; 4.458 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 4.460  ; 4.370 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 5.740  ; 5.652 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 5.139  ; 5.013 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 5.313  ; 5.181 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 5.266  ; 5.144 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 5.334  ; 5.180 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 5.244  ; 5.136 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 5.316  ; 5.178 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 5.261  ; 5.132 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk    ; 5.329  ; 5.492 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk    ; 4.733  ; 4.850 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk    ; 1.191  ;       ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk    ;        ; 1.083 ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; vga_hs          ; sys_clk    ; 7.910  ; 7.914 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; vga_rgb[*]      ; sys_clk    ; 10.048 ; 9.850 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[0]     ; sys_clk    ; 9.988  ; 9.725 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[1]     ; sys_clk    ; 9.638  ; 9.466 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[2]     ; sys_clk    ; 9.316  ; 9.122 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[3]     ; sys_clk    ; 10.048 ; 9.850 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[4]     ; sys_clk    ; 9.605  ; 9.409 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[5]     ; sys_clk    ; 9.634  ; 9.446 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[6]     ; sys_clk    ; 9.649  ; 9.446 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[7]     ; sys_clk    ; 9.599  ; 9.410 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[8]     ; sys_clk    ; 9.649  ; 9.464 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[9]     ; sys_clk    ; 9.662  ; 9.499 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[10]    ; sys_clk    ; 9.906  ; 9.651 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[11]    ; sys_clk    ; 9.772  ; 9.593 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[12]    ; sys_clk    ; 9.520  ; 9.402 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[13]    ; sys_clk    ; 9.750  ; 9.569 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[14]    ; sys_clk    ; 9.793  ; 9.606 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[15]    ; sys_clk    ; 9.700  ; 9.506 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; vga_vs          ; sys_clk    ; 7.145  ; 6.979 ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+--------+-------+------------+-------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                       ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; Data Port       ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                       ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+
; sdram_addr[*]   ; sys_clk    ; 2.054  ; 1.983  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]  ; sys_clk    ; 2.098  ; 2.014  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]  ; sys_clk    ; 2.208  ; 2.116  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]  ; sys_clk    ; 2.289  ; 2.186  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]  ; sys_clk    ; 2.324  ; 2.223  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]  ; sys_clk    ; 2.408  ; 2.295  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]  ; sys_clk    ; 2.054  ; 1.983  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]  ; sys_clk    ; 2.275  ; 2.182  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]  ; sys_clk    ; 2.384  ; 2.263  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]  ; sys_clk    ; 2.222  ; 2.112  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]  ; sys_clk    ; 2.300  ; 2.185  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10] ; sys_clk    ; 3.296  ; 3.131  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11] ; sys_clk    ; 2.387  ; 2.264  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12] ; sys_clk    ; 2.416  ; 2.285  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]     ; sys_clk    ; 2.284  ; 2.183  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]    ; sys_clk    ; 2.284  ; 2.183  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]    ; sys_clk    ; 2.303  ; 2.197  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n     ; sys_clk    ; 2.027  ; 1.942  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cke       ; sys_clk    ; 1.696  ; 1.757  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n      ; sys_clk    ; 1.912  ; 1.864  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_data[*]   ; sys_clk    ; 1.702  ; 1.747  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[0]  ; sys_clk    ; 1.809  ; 1.860  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[1]  ; sys_clk    ; 1.741  ; 1.788  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[2]  ; sys_clk    ; 1.746  ; 1.793  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[3]  ; sys_clk    ; 1.702  ; 1.747  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[4]  ; sys_clk    ; 2.017  ; 2.092  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[5]  ; sys_clk    ; 2.799  ; 2.921  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[6]  ; sys_clk    ; 1.782  ; 1.832  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[7]  ; sys_clk    ; 1.735  ; 1.781  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[8]  ; sys_clk    ; 2.291  ; 2.439  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[9]  ; sys_clk    ; 2.015  ; 2.098  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[10] ; sys_clk    ; 2.107  ; 2.212  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[11] ; sys_clk    ; 2.081  ; 2.189  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[12] ; sys_clk    ; 2.106  ; 2.209  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[13] ; sys_clk    ; 2.076  ; 2.180  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[14] ; sys_clk    ; 2.099  ; 2.208  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_data[15] ; sys_clk    ; 2.074  ; 2.178  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n     ; sys_clk    ; 2.244  ; 2.141  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n      ; sys_clk    ; 1.955  ; 1.883  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk       ; sys_clk    ; -0.811 ;        ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk       ; sys_clk    ;        ; -0.766 ; Fall       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[1] ;
; vga_hs          ; sys_clk    ; 2.599  ; 2.769  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; vga_rgb[*]      ; sys_clk    ; 2.728  ; 2.837  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[0]     ; sys_clk    ; 2.923  ; 3.065  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[1]     ; sys_clk    ; 2.834  ; 2.973  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[2]     ; sys_clk    ; 2.728  ; 2.837  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[3]     ; sys_clk    ; 2.985  ; 3.147  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[4]     ; sys_clk    ; 2.786  ; 2.907  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[5]     ; sys_clk    ; 2.853  ; 2.987  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[6]     ; sys_clk    ; 2.790  ; 2.913  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[7]     ; sys_clk    ; 2.788  ; 2.915  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[8]     ; sys_clk    ; 2.854  ; 2.990  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[9]     ; sys_clk    ; 2.799  ; 2.928  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[10]    ; sys_clk    ; 2.906  ; 3.053  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[11]    ; sys_clk    ; 2.871  ; 3.017  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[12]    ; sys_clk    ; 2.800  ; 2.933  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[13]    ; sys_clk    ; 2.888  ; 3.021  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[14]    ; sys_clk    ; 2.916  ; 3.056  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
;  vga_rgb[15]    ; sys_clk    ; 2.829  ; 2.958  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
; vga_vs          ; sys_clk    ; 2.308  ; 2.416  ; Rise       ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ;
+-----------------+------------+--------+--------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; cam_rst_n      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cam_pwdn       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cam_scl        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_clk      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cke      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cs_n     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ras_n    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cas_n    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_we_n     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_hs         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_vs         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[0]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[1]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[2]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[3]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[4]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[5]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[6]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[7]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[8]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[9]     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[10]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[11]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[12]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[13]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[14]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_rgb[15]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cam_sda        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[13] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[14] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_data[15] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; cam_sda                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[0]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[1]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[2]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[3]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[4]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[5]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[6]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[7]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[8]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[9]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[10]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[11]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[12]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[13]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[14]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_data[15]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_rst_n               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_clk                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_pclk                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_data[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_href                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_data[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_data[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_data[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_data[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_data[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_data[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_data[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cam_vsync               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cam_rst_n      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; cam_pwdn       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; cam_scl        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_cas_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_ba[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_ba[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_dqm[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; vga_hs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_vs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; cam_sda        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_data[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cam_rst_n      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; cam_pwdn       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; cam_scl        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; vga_hs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_vs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; cam_sda        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; sdram_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; cam_rst_n      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cam_pwdn       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cam_scl        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_cs_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_we_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dqm[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; sdram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; vga_hs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_vs         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[0]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[1]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[2]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[3]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[4]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[5]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[6]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[7]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[8]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[9]     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[10]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[11]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[12]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[13]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[14]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; vga_rgb[15]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; cam_sda        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; sdram_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_data[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_data[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                           ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; cam_pclk                                              ; cam_pclk                                              ; 408      ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk                                              ; 21       ; 0        ; 0        ; 0        ;
; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 33       ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 5678     ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 33       ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 22       ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 1836     ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                            ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; cam_pclk                                              ; cam_pclk                                              ; 408      ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk                                              ; 21       ; 0        ; 0        ; 0        ;
; cam_pclk                                              ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 33       ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 5678     ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; 33       ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 22       ; 0        ; 0        ; 0        ;
; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; u_pll_clk|altpll_component|auto_generated|pll1|clk[2] ; 1836     ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                           ;
+-------------------------------------------------------+----------+----------+----------+----------+----------+
; From Clock                                            ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+----------+----------+----------+----------+----------+
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk ; 99       ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                            ;
+-------------------------------------------------------+----------+----------+----------+----------+----------+
; From Clock                                            ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+----------+----------+----------+----------+----------+
; u_pll_clk|altpll_component|auto_generated|pll1|clk[0] ; cam_pclk ; 99       ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 27    ; 27   ;
; Unconstrained Input Port Paths  ; 567   ; 567  ;
; Unconstrained Output Ports      ; 57    ; 57   ;
; Unconstrained Output Port Paths ; 394   ; 394  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Fri Jan 11 10:50:43 2019
Info: Command: quartus_sta ov5640_rgb565_1024x768_vga -c ov5640_rgb565_1024x768_vga
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_aol1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_te9:dffpipe4|dffe5a* 
    Info (332165): Entity dcfifo_nnl1
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_se9:dffpipe3|dffe4a* 
Info (332104): Reading SDC File: 'ov5640_rgb565_1024x768_vga.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u_pll_clk|altpll_component|auto_generated|pll1|clk[0]} {u_pll_clk|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -76.15 -duty_cycle 50.00 -name {u_pll_clk|altpll_component|auto_generated|pll1|clk[1]} {u_pll_clk|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {u_pll_clk|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 10 -multiply_by 13 -duty_cycle 50.00 -name {u_pll_clk|altpll_component|auto_generated|pll1|clk[2]} {u_pll_clk|altpll_component|auto_generated|pll1|clk[2]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: i2c_dri:u_i2c_dri|dri_clk was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.247
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.247              -4.355 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.105              -4.084 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     5.285               0.000 cam_pclk 
Info (332146): Worst-case hold slack is 0.343
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.343               0.000 cam_pclk 
    Info (332119):     0.438               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.452               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case recovery slack is 6.154
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.154               0.000 cam_pclk 
Info (332146): Worst-case removal slack is 1.790
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.790               0.000 cam_pclk 
Info (332146): Worst-case minimum pulse width slack is 4.715
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.715               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     7.407               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.668               0.000 cam_pclk 
    Info (332119):     9.934               0.000 sys_clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: i2c_dri:u_i2c_dri|dri_clk was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.011
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.011              -3.902 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.876              -3.652 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     5.347               0.000 cam_pclk 
Info (332146): Worst-case hold slack is 0.265
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.265               0.000 cam_pclk 
    Info (332119):     0.401               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.401               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case recovery slack is 6.425
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.425               0.000 cam_pclk 
Info (332146): Worst-case removal slack is 1.657
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.657               0.000 cam_pclk 
Info (332146): Worst-case minimum pulse width slack is 4.715
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.715               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     7.407               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.570               0.000 cam_pclk 
    Info (332119):     9.943               0.000 sys_clk 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: i2c_dri:u_i2c_dri|dri_clk was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.502
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.502              -0.984 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.468              -0.880 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     7.816               0.000 cam_pclk 
Info (332146): Worst-case hold slack is 0.130
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.130               0.000 cam_pclk 
    Info (332119):     0.151               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.186               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case recovery slack is 8.294
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.294               0.000 cam_pclk 
Info (332146): Worst-case removal slack is 0.637
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.637               0.000 cam_pclk 
Info (332146): Worst-case minimum pulse width slack is 4.734
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.734               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     7.428               0.000 u_pll_clk|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.337               0.000 cam_pclk 
    Info (332119):     9.594               0.000 sys_clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 519 megabytes
    Info: Processing ended: Fri Jan 11 10:50:46 2019
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


