Analysis & Synthesis report for JAC_DE1_SOC_VGA_SDRAM
Thu Jul 16 21:39:36 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |top_vga_sdram|cam_state
 11. State Machine - |top_vga_sdram|NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_nios2_gen2_0_cpu_debug_slave_tck|DRsize
 12. State Machine - |top_vga_sdram|NIOS:u2|NIOS_new_sdram_controller_0:new_sdram_controller_0|m_next
 13. State Machine - |top_vga_sdram|NIOS:u2|NIOS_new_sdram_controller_0:new_sdram_controller_0|m_state
 14. State Machine - |top_vga_sdram|NIOS:u2|NIOS_new_sdram_controller_0:new_sdram_controller_0|i_next
 15. State Machine - |top_vga_sdram|NIOS:u2|NIOS_new_sdram_controller_0:new_sdram_controller_0|i_state
 16. State Machine - |top_vga_sdram|NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|stop_state
 17. State Machine - |top_vga_sdram|NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|restart_state
 18. State Machine - |top_vga_sdram|NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|start_state
 19. State Machine - |top_vga_sdram|NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det|bus_state
 20. State Machine - |top_vga_sdram|NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftfsm_state
 21. State Machine - |top_vga_sdram|NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shiftfsm_state
 22. State Machine - |top_vga_sdram|NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state
 23. Registers Protected by Synthesis
 24. Registers Removed During Synthesis
 25. Removed Registers Triggering Further Register Optimizations
 26. General Register Statistics
 27. Inverted Register Statistics
 28. Registers Packed Into Inferred Megafunctions
 29. Multiplexer Restructuring Statistics (Restructuring Performed)
 30. Source assignments for NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram|altsyncram_tuh1:auto_generated
 31. Source assignments for NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram|altsyncram_bsh1:auto_generated
 32. Source assignments for NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|NIOS_jtag_uart_0_scfifo_w:the_NIOS_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 33. Source assignments for NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|NIOS_jtag_uart_0_scfifo_r:the_NIOS_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 34. Source assignments for NIOS:u2|NIOS_new_sdram_controller_0:new_sdram_controller_0
 35. Source assignments for NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_register_bank_a_module:NIOS_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated
 36. Source assignments for NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_register_bank_b_module:NIOS_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated
 37. Source assignments for NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 38. Source assignments for NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_nios2_gen2_0_cpu_nios2_ocimem|NIOS_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated
 39. Source assignments for NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
 40. Source assignments for NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 41. Source assignments for NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
 42. Source assignments for NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 43. Source assignments for NIOS:u2|NIOS_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_h5n1:auto_generated
 44. Source assignments for NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_cmd_demux:cmd_demux
 45. Source assignments for NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 46. Source assignments for NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_cmd_demux_002:cmd_demux_002
 47. Source assignments for NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_rsp_demux:rsp_demux
 48. Source assignments for NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_rsp_demux:rsp_demux_001
 49. Source assignments for NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_rsp_demux:rsp_demux_002
 50. Source assignments for NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_cmd_demux_001:rsp_demux_003
 51. Source assignments for NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_rsp_demux_004:rsp_demux_004
 52. Source assignments for NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_cmd_demux_001:rsp_demux_005
 53. Source assignments for NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_rsp_demux:rsp_demux_006
 54. Source assignments for NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_rsp_demux:rsp_demux_007
 55. Source assignments for NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_rsp_demux:rsp_demux_008
 56. Source assignments for NIOS:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 57. Source assignments for NIOS:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 58. Source assignments for NIOS:u2|altera_reset_controller:rst_controller_001
 59. Source assignments for NIOS:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 60. Source assignments for NIOS:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 61. Source assignments for vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component
 62. Source assignments for vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated
 63. Source assignments for vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|a_graycounter_ov6:rdptr_g1p
 64. Source assignments for vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|a_graycounter_kdc:wrptr_g1p
 65. Source assignments for vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|altsyncram_o8d1:fifo_ram
 66. Source assignments for vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|alt_synch_pipe_9pl:rs_dgwp
 67. Source assignments for vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12
 68. Source assignments for vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|dffpipe_pe9:ws_brp
 69. Source assignments for vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|dffpipe_pe9:ws_bwp
 70. Source assignments for vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|alt_synch_pipe_apl:ws_dgrp
 71. Source assignments for vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16
 72. Source assignments for camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component
 73. Source assignments for camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component|dcfifo_paq1:auto_generated
 74. Source assignments for camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component|dcfifo_paq1:auto_generated|a_graycounter_ov6:rdptr_g1p
 75. Source assignments for camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component|dcfifo_paq1:auto_generated|a_graycounter_kdc:wrptr_g1p
 76. Source assignments for camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component|dcfifo_paq1:auto_generated|altsyncram_o8d1:fifo_ram
 77. Source assignments for camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component|dcfifo_paq1:auto_generated|alt_synch_pipe_bpl:rs_dgwp
 78. Source assignments for camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component|dcfifo_paq1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5
 79. Source assignments for camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component|dcfifo_paq1:auto_generated|alt_synch_pipe_cpl:ws_dgrp
 80. Source assignments for camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component|dcfifo_paq1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8
 81. Source assignments for sld_signaltap:auto_signaltap_0
 82. Source assignments for NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated
 83. Parameter Settings for User Entity Instance: PLL_SYS:u0|PLL_SYS_0002:pll_sys_inst|altera_pll:altera_pll_i
 84. Parameter Settings for User Entity Instance: NIOS:u2|altera_avalon_i2c:i2c_0
 85. Parameter Settings for User Entity Instance: NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr
 86. Parameter Settings for User Entity Instance: NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter
 87. Parameter Settings for User Entity Instance: NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter
 88. Parameter Settings for User Entity Instance: NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det
 89. Parameter Settings for User Entity Instance: NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen
 90. Parameter Settings for User Entity Instance: NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo
 91. Parameter Settings for User Entity Instance: NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram
 92. Parameter Settings for User Entity Instance: NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo
 93. Parameter Settings for User Entity Instance: NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram
 94. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|NIOS_jtag_uart_0_scfifo_w:the_NIOS_jtag_uart_0_scfifo_w|scfifo:wfifo
 95. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|NIOS_jtag_uart_0_scfifo_r:the_NIOS_jtag_uart_0_scfifo_r|scfifo:rfifo
 96. Parameter Settings for User Entity Instance: NIOS:u2|altera_avalon_mm_bridge:mm_bridge_0
 97. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_register_bank_a_module:NIOS_nios2_gen2_0_cpu_register_bank_a
 98. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_register_bank_a_module:NIOS_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram
 99. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_register_bank_b_module:NIOS_nios2_gen2_0_cpu_register_bank_b
100. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_register_bank_b_module:NIOS_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram
101. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
102. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_nios2_gen2_0_cpu_nios2_ocimem|NIOS_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_nios2_gen2_0_cpu_ociram_sp_ram
103. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_nios2_gen2_0_cpu_nios2_ocimem|NIOS_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram
104. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1
105. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
106. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3
107. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
108. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:NIOS_nios2_gen2_0_cpu_debug_slave_phy
109. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_onchip_memory2_0:onchip_memory2_0
110. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
111. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
112. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
113. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:mm_bridge_0_m0_translator
114. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
115. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator
116. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_csr_translator
117. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
118. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator
119. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
120. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator
121. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator
122. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator
123. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
124. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
125. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:mm_bridge_0_m0_agent
126. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
127. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
128. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
129. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent
130. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
131. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo
132. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_csr_agent
133. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor
134. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo
135. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
136. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
137. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
138. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent
139. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
140. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo
141. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo
142. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
143. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
144. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
145. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent
146. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
147. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo
148. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent
149. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
150. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo
151. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent
152. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor
153. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo
154. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_router:router|NIOS_mm_interconnect_0_router_default_decode:the_default_decode
155. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_router_001:router_001|NIOS_mm_interconnect_0_router_001_default_decode:the_default_decode
156. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_router_002:router_002|NIOS_mm_interconnect_0_router_002_default_decode:the_default_decode
157. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_router_003:router_003|NIOS_mm_interconnect_0_router_003_default_decode:the_default_decode
158. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_router_003:router_004|NIOS_mm_interconnect_0_router_003_default_decode:the_default_decode
159. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_router_003:router_005|NIOS_mm_interconnect_0_router_003_default_decode:the_default_decode
160. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_router_006:router_006|NIOS_mm_interconnect_0_router_006_default_decode:the_default_decode
161. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_router_007:router_007|NIOS_mm_interconnect_0_router_007_default_decode:the_default_decode
162. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_router_006:router_008|NIOS_mm_interconnect_0_router_006_default_decode:the_default_decode
163. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_router_003:router_009|NIOS_mm_interconnect_0_router_003_default_decode:the_default_decode
164. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_router_003:router_010|NIOS_mm_interconnect_0_router_003_default_decode:the_default_decode
165. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_router_003:router_011|NIOS_mm_interconnect_0_router_003_default_decode:the_default_decode
166. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter
167. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
168. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb
169. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
170. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb
171. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
172. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb
173. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
174. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
175. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
176. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
177. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
178. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter
179. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter
180. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
181. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
182. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
183. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
184. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
185. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004
186. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
187. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
188. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007
189. Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008
190. Parameter Settings for User Entity Instance: NIOS:u2|altera_reset_controller:rst_controller
191. Parameter Settings for User Entity Instance: NIOS:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
192. Parameter Settings for User Entity Instance: NIOS:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
193. Parameter Settings for User Entity Instance: NIOS:u2|altera_reset_controller:rst_controller_001
194. Parameter Settings for User Entity Instance: NIOS:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
195. Parameter Settings for User Entity Instance: NIOS:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
196. Parameter Settings for User Entity Instance: vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component
197. Parameter Settings for User Entity Instance: camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component
198. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
199. Parameter Settings for Inferred Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0
200. altsyncram Parameter Settings by Entity Instance
201. scfifo Parameter Settings by Entity Instance
202. dcfifo Parameter Settings by Entity Instance
203. Port Connectivity Checks: "camera_fifo:camera_fifo_inst"
204. Port Connectivity Checks: "vga_fifo:vga_fifo_inst"
205. Port Connectivity Checks: "NIOS:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
206. Port Connectivity Checks: "NIOS:u2|altera_reset_controller:rst_controller_001"
207. Port Connectivity Checks: "NIOS:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
208. Port Connectivity Checks: "NIOS:u2|altera_reset_controller:rst_controller"
209. Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
210. Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter"
211. Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter"
212. Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
213. Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
214. Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
215. Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_router_007:router_007|NIOS_mm_interconnect_0_router_007_default_decode:the_default_decode"
216. Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_router_006:router_006|NIOS_mm_interconnect_0_router_006_default_decode:the_default_decode"
217. Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_router_003:router_003|NIOS_mm_interconnect_0_router_003_default_decode:the_default_decode"
218. Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_router_002:router_002|NIOS_mm_interconnect_0_router_002_default_decode:the_default_decode"
219. Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_router_001:router_001|NIOS_mm_interconnect_0_router_001_default_decode:the_default_decode"
220. Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_router:router|NIOS_mm_interconnect_0_router_default_decode:the_default_decode"
221. Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo"
222. Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent"
223. Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo"
224. Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent"
225. Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo"
226. Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent"
227. Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
228. Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
229. Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo"
230. Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo"
231. Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent"
232. Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
233. Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
234. Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo"
235. Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_csr_agent"
236. Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo"
237. Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent"
238. Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
239. Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
240. Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:mm_bridge_0_m0_agent"
241. Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
242. Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
243. Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator"
244. Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator"
245. Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator"
246. Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
247. Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator"
248. Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
249. Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_csr_translator"
250. Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"
251. Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
252. Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:mm_bridge_0_m0_translator"
253. Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
254. Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
255. Port Connectivity Checks: "NIOS:u2|NIOS_onchip_memory2_0:onchip_memory2_0"
256. Port Connectivity Checks: "NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:NIOS_nios2_gen2_0_cpu_debug_slave_phy"
257. Port Connectivity Checks: "NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
258. Port Connectivity Checks: "NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3"
259. Port Connectivity Checks: "NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_oci_pib:the_NIOS_nios2_gen2_0_cpu_nios2_oci_pib"
260. Port Connectivity Checks: "NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOS_nios2_gen2_0_cpu_nios2_oci_fifo|NIOS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_NIOS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc"
261. Port Connectivity Checks: "NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_oci_dtrace:the_NIOS_nios2_gen2_0_cpu_nios2_oci_dtrace|NIOS_nios2_gen2_0_cpu_nios2_oci_td_mode:NIOS_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode"
262. Port Connectivity Checks: "NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_oci_itrace:the_NIOS_nios2_gen2_0_cpu_nios2_oci_itrace"
263. Port Connectivity Checks: "NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_oci_dbrk:the_NIOS_nios2_gen2_0_cpu_nios2_oci_dbrk"
264. Port Connectivity Checks: "NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_oci_xbrk:the_NIOS_nios2_gen2_0_cpu_nios2_oci_xbrk"
265. Port Connectivity Checks: "NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_nios2_gen2_0_cpu_nios2_oci_debug"
266. Port Connectivity Checks: "NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci"
267. Port Connectivity Checks: "NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_test_bench:the_NIOS_nios2_gen2_0_cpu_test_bench"
268. Port Connectivity Checks: "NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0"
269. Port Connectivity Checks: "NIOS:u2|NIOS_new_sdram_controller_0:new_sdram_controller_0|NIOS_new_sdram_controller_0_input_efifo_module:the_NIOS_new_sdram_controller_0_input_efifo_module"
270. Port Connectivity Checks: "NIOS:u2|altera_avalon_mm_bridge:mm_bridge_0"
271. Port Connectivity Checks: "NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOS_jtag_uart_0_alt_jtag_atlantic"
272. Port Connectivity Checks: "NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0"
273. Port Connectivity Checks: "NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo"
274. Port Connectivity Checks: "NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det"
275. Port Connectivity Checks: "NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm"
276. Port Connectivity Checks: "NIOS:u2|altera_avalon_i2c:i2c_0"
277. Port Connectivity Checks: "NIOS:u2"
278. Port Connectivity Checks: "PLL_SYS:u0"
279. Signal Tap Logic Analyzer Settings
280. Post-Synthesis Netlist Statistics for Top Partition
281. Elapsed Time Per Partition
282. Connections to In-System Debugging Instance "auto_signaltap_0"
283. Analysis & Synthesis Messages
284. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Jul 16 21:39:35 2020       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; JAC_DE1_SOC_VGA_SDRAM                       ;
; Top-level Entity Name           ; top_vga_sdram                               ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 3463                                        ;
; Total pins                      ; 108                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,403,528                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                ;
+---------------------------------------------------------------------------------+--------------------+-----------------------+
; Option                                                                          ; Setting            ; Default Value         ;
+---------------------------------------------------------------------------------+--------------------+-----------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                       ;
; Top-level entity name                                                           ; top_vga_sdram      ; JAC_DE1_SOC_VGA_SDRAM ;
; Family name                                                                     ; Cyclone V          ; Cyclone V             ;
; Use smart compilation                                                           ; Off                ; Off                   ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                    ;
; Enable compact report table                                                     ; Off                ; Off                   ;
; Restructure Multiplexers                                                        ; Auto               ; Auto                  ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                   ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                   ;
; Preserve fewer node names                                                       ; On                 ; On                    ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001          ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993             ;
; State Machine Processing                                                        ; Auto               ; Auto                  ;
; Safe State Machine                                                              ; Off                ; Off                   ;
; Extract Verilog State Machines                                                  ; On                 ; On                    ;
; Extract VHDL State Machines                                                     ; On                 ; On                    ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                   ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000                  ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                   ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                    ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                    ;
; Parallel Synthesis                                                              ; On                 ; On                    ;
; DSP Block Balancing                                                             ; Auto               ; Auto                  ;
; NOT Gate Push-Back                                                              ; On                 ; On                    ;
; Power-Up Don't Care                                                             ; On                 ; On                    ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                   ;
; Remove Duplicate Registers                                                      ; On                 ; On                    ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                   ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                   ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                   ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                   ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                   ;
; Ignore SOFT Buffers                                                             ; On                 ; On                    ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                   ;
; Optimization Technique                                                          ; Balanced           ; Balanced              ;
; Carry Chain Length                                                              ; 70                 ; 70                    ;
; Auto Carry Chains                                                               ; On                 ; On                    ;
; Auto Open-Drain Pins                                                            ; On                 ; On                    ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                   ;
; Auto ROM Replacement                                                            ; On                 ; On                    ;
; Auto RAM Replacement                                                            ; On                 ; On                    ;
; Auto DSP Block Replacement                                                      ; On                 ; On                    ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto                  ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto                  ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                    ;
; Strict RAM Replacement                                                          ; Off                ; Off                   ;
; Allow Synchronous Control Signals                                               ; On                 ; On                    ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                   ;
; Auto Resource Sharing                                                           ; Off                ; Off                   ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                   ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                   ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                   ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                    ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                   ;
; Timing-Driven Synthesis                                                         ; On                 ; On                    ;
; Report Parameter Settings                                                       ; On                 ; On                    ;
; Report Source Assignments                                                       ; On                 ; On                    ;
; Report Connectivity Checks                                                      ; On                 ; On                    ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                   ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                     ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation    ;
; HDL message level                                                               ; Level2             ; Level2                ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                   ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000                  ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000                  ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                   ;
; Clock MUX Protection                                                            ; On                 ; On                    ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                   ;
; Block Design Naming                                                             ; Auto               ; Auto                  ;
; SDC constraint protection                                                       ; Off                ; Off                   ;
; Synthesis Effort                                                                ; Auto               ; Auto                  ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                    ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                   ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium                ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto                  ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                    ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                    ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                   ;
+---------------------------------------------------------------------------------+--------------------+-----------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                                              ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                  ; Library     ;
+-------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+
; vga_gen.vhd                                                                                                                   ; yes             ; User VHDL File                               ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/vga_gen.vhd                                                                           ;             ;
; RESET_GEN.vhd                                                                                                                 ; yes             ; User VHDL File                               ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/RESET_GEN.vhd                                                                         ;             ;
; top_vga_sdram.vhd                                                                                                             ; yes             ; User VHDL File                               ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd                                                                     ;             ;
; PLL_SYS.vhd                                                                                                                   ; yes             ; User Wizard-Generated File                   ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/PLL_SYS.vhd                                                                           ; PLL_SYS     ;
; PLL_SYS/PLL_SYS_0002.v                                                                                                        ; yes             ; User Verilog HDL File                        ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/PLL_SYS/PLL_SYS_0002.v                                                                ; PLL_SYS     ;
; vga_fifo.vhd                                                                                                                  ; yes             ; User Wizard-Generated File                   ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/vga_fifo.vhd                                                                          ;             ;
; camera_fifo.vhd                                                                                                               ; yes             ; User Wizard-Generated File                   ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/camera_fifo.vhd                                                                       ;             ;
; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/nios.v                                                                     ; yes             ; Auto-Found Verilog HDL File                  ; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/nios.v                                                                     ; NIOS        ;
; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/nios_irq_mapper.sv                                              ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/nios_irq_mapper.sv                                              ; NIOS        ;
; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/nios_jtag_uart_0.v                                              ; yes             ; Auto-Found Verilog HDL File                  ; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/nios_jtag_uart_0.v                                              ; NIOS        ;
; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/nios_mm_interconnect_0.v                                        ; yes             ; Auto-Found Verilog HDL File                  ; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/nios_mm_interconnect_0.v                                        ; NIOS        ;
; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; Auto-Found Verilog HDL File                  ; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter.v                      ; NIOS        ;
; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_004.v                  ; yes             ; Auto-Found Verilog HDL File                  ; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_004.v                  ; NIOS        ;
; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv ; NIOS        ;
; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; NIOS        ;
; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux.sv                             ; NIOS        ;
; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux_001.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux_001.sv                         ; NIOS        ;
; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux_002.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux_002.sv                         ; NIOS        ;
; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux.sv                               ; NIOS        ;
; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux_003.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux_003.sv                           ; NIOS        ;
; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux_004.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux_004.sv                           ; NIOS        ;
; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/nios_mm_interconnect_0_router.sv                                ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/nios_mm_interconnect_0_router.sv                                ; NIOS        ;
; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv                            ; NIOS        ;
; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv                            ; NIOS        ;
; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/nios_mm_interconnect_0_router_003.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/nios_mm_interconnect_0_router_003.sv                            ; NIOS        ;
; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/nios_mm_interconnect_0_router_006.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/nios_mm_interconnect_0_router_006.sv                            ; NIOS        ;
; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/nios_mm_interconnect_0_router_007.sv                            ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/nios_mm_interconnect_0_router_007.sv                            ; NIOS        ;
; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/nios_mm_interconnect_0_rsp_demux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/nios_mm_interconnect_0_rsp_demux.sv                             ; NIOS        ;
; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/nios_mm_interconnect_0_rsp_demux_004.sv                         ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/nios_mm_interconnect_0_rsp_demux_004.sv                         ; NIOS        ;
; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux.sv                               ; NIOS        ;
; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux_001.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux_001.sv                           ; NIOS        ;
; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux_002.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux_002.sv                           ; NIOS        ;
; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/nios_new_sdram_controller_0.v                                   ; yes             ; Auto-Found Verilog HDL File                  ; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/nios_new_sdram_controller_0.v                                   ; NIOS        ;
; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/nios_nios2_gen2_0.v                                             ; yes             ; Auto-Found Verilog HDL File                  ; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/nios_nios2_gen2_0.v                                             ; NIOS        ;
; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v                                         ; yes             ; Auto-Found Verilog HDL File                  ; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v                                         ; NIOS        ;
; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_sysclk.v                      ; yes             ; Auto-Found Verilog HDL File                  ; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_sysclk.v                      ; NIOS        ;
; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_tck.v                         ; yes             ; Auto-Found Verilog HDL File                  ; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_tck.v                         ; NIOS        ;
; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v                     ; yes             ; Auto-Found Verilog HDL File                  ; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v                     ; NIOS        ;
; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu_test_bench.v                              ; yes             ; Auto-Found Verilog HDL File                  ; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu_test_bench.v                              ; NIOS        ;
; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/nios_onchip_memory2_0.hex                                       ; yes             ; Auto-Found Hexadecimal (Intel-Format) File   ; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/nios_onchip_memory2_0.hex                                       ; NIOS        ;
; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/nios_onchip_memory2_0.v                                         ; yes             ; Auto-Found Verilog HDL File                  ; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/nios_onchip_memory2_0.v                                         ; NIOS        ;
; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/nios_pio_0.v                                                    ; yes             ; Auto-Found Verilog HDL File                  ; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/nios_pio_0.v                                                    ; NIOS        ;
; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/nios_pio_1.v                                                    ; yes             ; Auto-Found Verilog HDL File                  ; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/nios_pio_1.v                                                    ; NIOS        ;
; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/nios_sysid_qsys_0.v                                             ; yes             ; Auto-Found Verilog HDL File                  ; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/nios_sysid_qsys_0.v                                             ; NIOS        ;
; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/nios_timer_0.v                                                  ; yes             ; Auto-Found Verilog HDL File                  ; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/nios_timer_0.v                                                  ; NIOS        ;
; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/altera_avalon_i2c.v                                             ; yes             ; Auto-Found Verilog HDL File                  ; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/altera_avalon_i2c.v                                             ; NIOS        ;
; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/altera_avalon_i2c_clk_cnt.v                                     ; yes             ; Auto-Found Verilog HDL File                  ; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/altera_avalon_i2c_clk_cnt.v                                     ; NIOS        ;
; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/altera_avalon_i2c_condt_det.v                                   ; yes             ; Auto-Found Verilog HDL File                  ; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/altera_avalon_i2c_condt_det.v                                   ; NIOS        ;
; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/altera_avalon_i2c_condt_gen.v                                   ; yes             ; Auto-Found Verilog HDL File                  ; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/altera_avalon_i2c_condt_gen.v                                   ; NIOS        ;
; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/altera_avalon_i2c_csr.v                                         ; yes             ; Auto-Found Verilog HDL File                  ; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/altera_avalon_i2c_csr.v                                         ; NIOS        ;
; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/altera_avalon_i2c_fifo.v                                        ; yes             ; Auto-Found Verilog HDL File                  ; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/altera_avalon_i2c_fifo.v                                        ; NIOS        ;
; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/altera_avalon_i2c_mstfsm.v                                      ; yes             ; Auto-Found Verilog HDL File                  ; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/altera_avalon_i2c_mstfsm.v                                      ; NIOS        ;
; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/altera_avalon_i2c_rxshifter.v                                   ; yes             ; Auto-Found Verilog HDL File                  ; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/altera_avalon_i2c_rxshifter.v                                   ; NIOS        ;
; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/altera_avalon_i2c_spksupp.v                                     ; yes             ; Auto-Found Verilog HDL File                  ; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/altera_avalon_i2c_spksupp.v                                     ; NIOS        ;
; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/altera_avalon_i2c_txout.v                                       ; yes             ; Auto-Found Verilog HDL File                  ; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/altera_avalon_i2c_txout.v                                       ; NIOS        ;
; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/altera_avalon_i2c_txshifter.v                                   ; yes             ; Auto-Found Verilog HDL File                  ; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/altera_avalon_i2c_txshifter.v                                   ; NIOS        ;
; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/altera_avalon_mm_bridge.v                                       ; yes             ; Auto-Found Verilog HDL File                  ; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/altera_avalon_mm_bridge.v                                       ; NIOS        ;
; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/altera_avalon_sc_fifo.v                                         ; yes             ; Auto-Found Verilog HDL File                  ; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/altera_avalon_sc_fifo.v                                         ; NIOS        ;
; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/altera_merlin_arbitrator.sv                                     ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/altera_merlin_arbitrator.sv                                     ; NIOS        ;
; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/altera_merlin_burst_adapter.sv                                  ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/altera_merlin_burst_adapter.sv                                  ; NIOS        ;
; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/altera_merlin_burst_adapter_uncmpr.sv                           ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/altera_merlin_burst_adapter_uncmpr.sv                           ; NIOS        ;
; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/altera_merlin_burst_uncompressor.sv                             ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/altera_merlin_burst_uncompressor.sv                             ; NIOS        ;
; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/altera_merlin_master_agent.sv                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/altera_merlin_master_agent.sv                                   ; NIOS        ;
; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/altera_merlin_master_translator.sv                              ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/altera_merlin_master_translator.sv                              ; NIOS        ;
; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/altera_merlin_slave_agent.sv                                    ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/altera_merlin_slave_agent.sv                                    ; NIOS        ;
; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/altera_merlin_slave_translator.sv                               ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/altera_merlin_slave_translator.sv                               ; NIOS        ;
; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/altera_merlin_width_adapter.sv                                  ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/altera_merlin_width_adapter.sv                                  ; NIOS        ;
; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/altera_reset_controller.v                                       ; yes             ; Auto-Found Verilog HDL File                  ; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/altera_reset_controller.v                                       ; NIOS        ;
; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/altera_reset_synchronizer.v                                     ; yes             ; Auto-Found Verilog HDL File                  ; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/altera_reset_synchronizer.v                                     ; NIOS        ;
; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/altera_wrap_burst_converter.sv                                  ; yes             ; Auto-Found SystemVerilog HDL File            ; c:/de1-soc/jac_de1_soc_vga_sdram_ov7670/db/ip/nios/submodules/altera_wrap_burst_converter.sv                                  ; NIOS        ;
; altera_pll.v                                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v                                                           ;             ;
; altsyncram.tdf                                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                         ;             ;
; stratix_ram_block.inc                                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                  ;             ;
; lpm_mux.inc                                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                            ;             ;
; lpm_decode.inc                                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                         ;             ;
; aglobal181.inc                                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                         ;             ;
; a_rdenreg.inc                                                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                          ;             ;
; altrom.inc                                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                             ;             ;
; altram.inc                                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                             ;             ;
; altdpram.inc                                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                           ;             ;
; db/altsyncram_tuh1.tdf                                                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/altsyncram_tuh1.tdf                                                                ;             ;
; db/altsyncram_bsh1.tdf                                                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/altsyncram_bsh1.tdf                                                                ;             ;
; scfifo.tdf                                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                             ;             ;
; a_regfifo.inc                                                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                          ;             ;
; a_dpfifo.inc                                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                           ;             ;
; a_i2fifo.inc                                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                           ;             ;
; a_fffifo.inc                                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                           ;             ;
; a_f2fifo.inc                                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                           ;             ;
; db/scfifo_3291.tdf                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/scfifo_3291.tdf                                                                    ;             ;
; db/a_dpfifo_5771.tdf                                                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/a_dpfifo_5771.tdf                                                                  ;             ;
; db/a_fefifo_7cf.tdf                                                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/a_fefifo_7cf.tdf                                                                   ;             ;
; db/cntr_vg7.tdf                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/cntr_vg7.tdf                                                                       ;             ;
; db/altsyncram_7pu1.tdf                                                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/altsyncram_7pu1.tdf                                                                ;             ;
; db/cntr_jgb.tdf                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/cntr_jgb.tdf                                                                       ;             ;
; alt_jtag_atlantic.v                                                                                                           ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                    ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                                                 ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                          ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                      ;             ;
; db/altsyncram_msi1.tdf                                                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/altsyncram_msi1.tdf                                                                ;             ;
; altera_std_synchronizer.v                                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                              ;             ;
; db/altsyncram_qid1.tdf                                                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/altsyncram_qid1.tdf                                                                ;             ;
; sld_virtual_jtag_basic.v                                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                               ;             ;
; db/altsyncram_h5n1.tdf                                                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/altsyncram_h5n1.tdf                                                                ;             ;
; db/decode_5la.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/decode_5la.tdf                                                                     ;             ;
; db/mux_2hb.tdf                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/mux_2hb.tdf                                                                        ;             ;
; dcfifo.tdf                                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf                                                             ;             ;
; lpm_counter.inc                                                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                                        ;             ;
; lpm_add_sub.inc                                                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                        ;             ;
; a_graycounter.inc                                                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_graycounter.inc                                                      ;             ;
; a_fefifo.inc                                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fefifo.inc                                                           ;             ;
; a_gray2bin.inc                                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_gray2bin.inc                                                         ;             ;
; dffpipe.inc                                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffpipe.inc                                                            ;             ;
; alt_sync_fifo.inc                                                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                      ;             ;
; lpm_compare.inc                                                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                                        ;             ;
; altsyncram_fifo.inc                                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                    ;             ;
; db/dcfifo_bjs1.tdf                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/dcfifo_bjs1.tdf                                                                    ;             ;
; db/a_gray2bin_pab.tdf                                                                                                         ; yes             ; Auto-Generated Megafunction                  ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/a_gray2bin_pab.tdf                                                                 ;             ;
; db/a_graycounter_ov6.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/a_graycounter_ov6.tdf                                                              ;             ;
; db/a_graycounter_kdc.tdf                                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/a_graycounter_kdc.tdf                                                              ;             ;
; db/altsyncram_o8d1.tdf                                                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/altsyncram_o8d1.tdf                                                                ;             ;
; db/alt_synch_pipe_9pl.tdf                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/alt_synch_pipe_9pl.tdf                                                             ;             ;
; db/dffpipe_qe9.tdf                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/dffpipe_qe9.tdf                                                                    ;             ;
; db/dffpipe_pe9.tdf                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/dffpipe_pe9.tdf                                                                    ;             ;
; db/alt_synch_pipe_apl.tdf                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/alt_synch_pipe_apl.tdf                                                             ;             ;
; db/dffpipe_re9.tdf                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/dffpipe_re9.tdf                                                                    ;             ;
; db/cmpr_a06.tdf                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/cmpr_a06.tdf                                                                       ;             ;
; db/dcfifo_paq1.tdf                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/dcfifo_paq1.tdf                                                                    ;             ;
; db/alt_synch_pipe_bpl.tdf                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/alt_synch_pipe_bpl.tdf                                                             ;             ;
; db/dffpipe_se9.tdf                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/dffpipe_se9.tdf                                                                    ;             ;
; db/alt_synch_pipe_cpl.tdf                                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/alt_synch_pipe_cpl.tdf                                                             ;             ;
; db/dffpipe_te9.tdf                                                                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/dffpipe_te9.tdf                                                                    ;             ;
; sld_signaltap.vhd                                                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                      ;             ;
; sld_signaltap_impl.vhd                                                                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                 ;             ;
; sld_ela_control.vhd                                                                                                           ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                    ;             ;
; lpm_shiftreg.tdf                                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                       ;             ;
; lpm_constant.inc                                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.inc                                                       ;             ;
; dffeea.inc                                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffeea.inc                                                             ;             ;
; sld_mbpmg.vhd                                                                                                                 ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                          ;             ;
; sld_ela_trigger_flow_mgr.vhd                                                                                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                           ;             ;
; sld_buffer_manager.vhd                                                                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                 ;             ;
; db/altsyncram_ol84.tdf                                                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/altsyncram_ol84.tdf                                                                ;             ;
; db/decode_8la.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/decode_8la.tdf                                                                     ;             ;
; db/mux_bhb.tdf                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/mux_bhb.tdf                                                                        ;             ;
; altdpram.tdf                                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.tdf                                                           ;             ;
; memmodes.inc                                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/memmodes.inc                                                         ;             ;
; a_hdffe.inc                                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_hdffe.inc                                                            ;             ;
; alt_le_rden_reg.inc                                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                    ;             ;
; altsyncram.inc                                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.inc                                                         ;             ;
; lpm_mux.tdf                                                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                            ;             ;
; muxlut.inc                                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/muxlut.inc                                                             ;             ;
; bypassff.inc                                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                                           ;             ;
; altshift.inc                                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                                           ;             ;
; db/mux_clc.tdf                                                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/mux_clc.tdf                                                                        ;             ;
; lpm_decode.tdf                                                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                         ;             ;
; declut.inc                                                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/declut.inc                                                             ;             ;
; db/decode_vnf.tdf                                                                                                             ; yes             ; Auto-Generated Megafunction                  ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/decode_vnf.tdf                                                                     ;             ;
; lpm_counter.tdf                                                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                        ;             ;
; cmpconst.inc                                                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cmpconst.inc                                                           ;             ;
; alt_counter_stratix.inc                                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                ;             ;
; db/cntr_79i.tdf                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/cntr_79i.tdf                                                                       ;             ;
; db/cmpr_e9c.tdf                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/cmpr_e9c.tdf                                                                       ;             ;
; db/cntr_24j.tdf                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/cntr_24j.tdf                                                                       ;             ;
; db/cntr_v8i.tdf                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/cntr_v8i.tdf                                                                       ;             ;
; db/cmpr_d9c.tdf                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/cmpr_d9c.tdf                                                                       ;             ;
; db/cntr_kri.tdf                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/cntr_kri.tdf                                                                       ;             ;
; db/cmpr_99c.tdf                                                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/cmpr_99c.tdf                                                                       ;             ;
; sld_rom_sr.vhd                                                                                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                         ;             ;
; sld_hub.vhd                                                                                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                            ; altera_sld  ;
; db/ip/sld54b5b4fa/alt_sld_fab.v                                                                                               ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/sld54b5b4fa/alt_sld_fab.v                                                       ; alt_sld_fab ;
; db/ip/sld54b5b4fa/submodules/alt_sld_fab_alt_sld_fab.v                                                                        ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/sld54b5b4fa/submodules/alt_sld_fab_alt_sld_fab.v                                ; alt_sld_fab ;
; db/ip/sld54b5b4fa/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                                                 ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/sld54b5b4fa/submodules/alt_sld_fab_alt_sld_fab_ident.sv                         ; alt_sld_fab ;
; db/ip/sld54b5b4fa/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                                              ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/sld54b5b4fa/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                      ; alt_sld_fab ;
; db/ip/sld54b5b4fa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                                            ; yes             ; Encrypted Auto-Found VHDL File               ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/sld54b5b4fa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                    ; alt_sld_fab ;
; db/ip/sld54b5b4fa/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                                              ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/sld54b5b4fa/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                      ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                                              ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                       ;             ;
; db/altsyncram_40n1.tdf                                                                                                        ; yes             ; Auto-Generated Megafunction                  ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/altsyncram_40n1.tdf                                                                ;             ;
+-------------------------------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                               ;
+---------------------------------------------+-----------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                       ;
+---------------------------------------------+-----------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 2150                                                                        ;
;                                             ;                                                                             ;
; Combinational ALUT usage for logic          ; 3004                                                                        ;
;     -- 7 input functions                    ; 50                                                                          ;
;     -- 6 input functions                    ; 611                                                                         ;
;     -- 5 input functions                    ; 591                                                                         ;
;     -- 4 input functions                    ; 474                                                                         ;
;     -- <=3 input functions                  ; 1278                                                                        ;
;                                             ;                                                                             ;
; Dedicated logic registers                   ; 3463                                                                        ;
;                                             ;                                                                             ;
; I/O pins                                    ; 108                                                                         ;
; Total MLAB memory bits                      ; 0                                                                           ;
; Total block memory bits                     ; 2403528                                                                     ;
;                                             ;                                                                             ;
; Total DSP Blocks                            ; 0                                                                           ;
;                                             ;                                                                             ;
; Total PLLs                                  ; 4                                                                           ;
;     -- PLLs                                 ; 4                                                                           ;
;                                             ;                                                                             ;
; Maximum fan-out node                        ; PLL_SYS:u0|PLL_SYS_0002:pll_sys_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 3113                                                                        ;
; Total fan-out                               ; 35167                                                                       ;
; Average fan-out                             ; 4.90                                                                        ;
+---------------------------------------------+-----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                    ; Entity Name                                    ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+
; |top_vga_sdram                                                                                                                          ; 3004 (117)          ; 3463 (79)                 ; 2403528           ; 0          ; 108  ; 0            ; |top_vga_sdram                                                                                                                                                                                                                                                                                                                                                                         ; top_vga_sdram                                  ; work         ;
;    |NIOS:u2|                                                                                                                            ; 2155 (0)            ; 1897 (0)                  ; 535752            ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2                                                                                                                                                                                                                                                                                                                                                                 ; NIOS                                           ; NIOS         ;
;       |NIOS_jtag_uart_0:jtag_uart_0|                                                                                                    ; 113 (33)            ; 113 (13)                  ; 1024              ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                    ; NIOS_jtag_uart_0                               ; NIOS         ;
;          |NIOS_jtag_uart_0_scfifo_r:the_NIOS_jtag_uart_0_scfifo_r|                                                                      ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|NIOS_jtag_uart_0_scfifo_r:the_NIOS_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                            ; NIOS_jtag_uart_0_scfifo_r                      ; NIOS         ;
;             |scfifo:rfifo|                                                                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|NIOS_jtag_uart_0_scfifo_r:the_NIOS_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                               ; scfifo                                         ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|NIOS_jtag_uart_0_scfifo_r:the_NIOS_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                    ; scfifo_3291                                    ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|NIOS_jtag_uart_0_scfifo_r:the_NIOS_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                               ; a_dpfifo_5771                                  ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|NIOS_jtag_uart_0_scfifo_r:the_NIOS_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                       ; a_fefifo_7cf                                   ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|NIOS_jtag_uart_0_scfifo_r:the_NIOS_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                  ; cntr_vg7                                       ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|NIOS_jtag_uart_0_scfifo_r:the_NIOS_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                       ; altsyncram_7pu1                                ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|NIOS_jtag_uart_0_scfifo_r:the_NIOS_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                         ; cntr_jgb                                       ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|NIOS_jtag_uart_0_scfifo_r:the_NIOS_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                               ; cntr_jgb                                       ; work         ;
;          |NIOS_jtag_uart_0_scfifo_w:the_NIOS_jtag_uart_0_scfifo_w|                                                                      ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|NIOS_jtag_uart_0_scfifo_w:the_NIOS_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                            ; NIOS_jtag_uart_0_scfifo_w                      ; NIOS         ;
;             |scfifo:wfifo|                                                                                                              ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|NIOS_jtag_uart_0_scfifo_w:the_NIOS_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                               ; scfifo                                         ; work         ;
;                |scfifo_3291:auto_generated|                                                                                             ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|NIOS_jtag_uart_0_scfifo_w:the_NIOS_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated                                                                                                                                                                                                                                    ; scfifo_3291                                    ; work         ;
;                   |a_dpfifo_5771:dpfifo|                                                                                                ; 24 (0)              ; 20 (0)                    ; 512               ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|NIOS_jtag_uart_0_scfifo_w:the_NIOS_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo                                                                                                                                                                                                               ; a_dpfifo_5771                                  ; work         ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 12 (6)              ; 8 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|NIOS_jtag_uart_0_scfifo_w:the_NIOS_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                       ; a_fefifo_7cf                                   ; work         ;
;                         |cntr_vg7:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|NIOS_jtag_uart_0_scfifo_w:the_NIOS_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw                                                                                                                                                                  ; cntr_vg7                                       ; work         ;
;                      |altsyncram_7pu1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512               ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|NIOS_jtag_uart_0_scfifo_w:the_NIOS_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram                                                                                                                                                                                       ; altsyncram_7pu1                                ; work         ;
;                      |cntr_jgb:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|NIOS_jtag_uart_0_scfifo_w:the_NIOS_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count                                                                                                                                                                                         ; cntr_jgb                                       ; work         ;
;                      |cntr_jgb:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|NIOS_jtag_uart_0_scfifo_w:the_NIOS_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr                                                                                                                                                                                               ; cntr_jgb                                       ; work         ;
;          |alt_jtag_atlantic:NIOS_jtag_uart_0_alt_jtag_atlantic|                                                                         ; 32 (32)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOS_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                               ; alt_jtag_atlantic                              ; work         ;
;       |NIOS_mm_interconnect_0:mm_interconnect_0|                                                                                        ; 471 (0)             ; 342 (0)                   ; 128               ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                        ; NIOS_mm_interconnect_0                         ; NIOS         ;
;          |NIOS_mm_interconnect_0_cmd_demux:cmd_demux|                                                                                   ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                             ; NIOS_mm_interconnect_0_cmd_demux               ; NIOS         ;
;          |NIOS_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                     ; NIOS_mm_interconnect_0_cmd_demux_001           ; NIOS         ;
;          |NIOS_mm_interconnect_0_cmd_demux_001:rsp_demux_003|                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_cmd_demux_001:rsp_demux_003                                                                                                                                                                                                                                                                     ; NIOS_mm_interconnect_0_cmd_demux_001           ; NIOS         ;
;          |NIOS_mm_interconnect_0_cmd_demux_001:rsp_demux_005|                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_cmd_demux_001:rsp_demux_005                                                                                                                                                                                                                                                                     ; NIOS_mm_interconnect_0_cmd_demux_001           ; NIOS         ;
;          |NIOS_mm_interconnect_0_cmd_mux_003:cmd_mux_003|                                                                               ; 55 (51)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                                                                                                                                                                         ; NIOS_mm_interconnect_0_cmd_mux_003             ; NIOS         ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                       ; NIOS         ;
;          |NIOS_mm_interconnect_0_cmd_mux_003:cmd_mux_005|                                                                               ; 59 (54)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_cmd_mux_003:cmd_mux_005                                                                                                                                                                                                                                                                         ; NIOS_mm_interconnect_0_cmd_mux_003             ; NIOS         ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                       ; NIOS         ;
;          |NIOS_mm_interconnect_0_cmd_mux_004:cmd_mux_004|                                                                               ; 58 (53)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_cmd_mux_004:cmd_mux_004                                                                                                                                                                                                                                                                         ; NIOS_mm_interconnect_0_cmd_mux_004             ; NIOS         ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                            ; altera_merlin_arbitrator                       ; NIOS         ;
;          |NIOS_mm_interconnect_0_router:router|                                                                                         ; 19 (19)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                   ; NIOS_mm_interconnect_0_router                  ; NIOS         ;
;          |NIOS_mm_interconnect_0_router_001:router_001|                                                                                 ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                           ; NIOS_mm_interconnect_0_router_001              ; NIOS         ;
;          |NIOS_mm_interconnect_0_rsp_demux_004:rsp_demux_004|                                                                           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_rsp_demux_004:rsp_demux_004                                                                                                                                                                                                                                                                     ; NIOS_mm_interconnect_0_rsp_demux_004           ; NIOS         ;
;          |NIOS_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                       ; 87 (87)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                 ; NIOS_mm_interconnect_0_rsp_mux                 ; NIOS         ;
;          |altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|                                                                               ; 5 (5)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                          ; NIOS         ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 3 (3)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                     ; altera_avalon_sc_fifo                          ; NIOS         ;
;          |altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|                                                             ; 15 (15)             ; 26 (26)                   ; 128               ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                          ; NIOS         ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                  ; altsyncram                                     ; work         ;
;                |altsyncram_40n1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 128               ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated                                                                                                                                                                                                   ; altsyncram_40n1                                ; work         ;
;          |altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|                                                               ; 28 (28)             ; 72 (72)                   ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                          ; NIOS         ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                            ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                      ; altera_avalon_sc_fifo                          ; NIOS         ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                                     ; 10 (10)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                               ; altera_avalon_sc_fifo                          ; NIOS         ;
;          |altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|                                                                                ; 8 (8)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                          ; NIOS         ;
;          |altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|                                                                                ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                          ; altera_avalon_sc_fifo                          ; NIOS         ;
;          |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|                                                              ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                          ; NIOS         ;
;          |altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|                                                                              ; 3 (3)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                        ; altera_avalon_sc_fifo                          ; NIOS         ;
;          |altera_merlin_master_agent:mm_bridge_0_m0_agent|                                                                              ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:mm_bridge_0_m0_agent                                                                                                                                                                                                                                                                        ; altera_merlin_master_agent                     ; NIOS         ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                              ; altera_merlin_master_agent                     ; NIOS         ;
;          |altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|                                                             ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                                                       ; altera_merlin_master_agent                     ; NIOS         ;
;          |altera_merlin_master_translator:nios2_gen2_0_data_master_translator|                                                          ; 11 (11)             ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                    ; altera_merlin_master_translator                ; NIOS         ;
;          |altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|                                                   ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                             ; altera_merlin_master_translator                ; NIOS         ;
;          |altera_merlin_slave_agent:i2c_0_csr_agent|                                                                                    ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_csr_agent                                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                      ; NIOS         ;
;          |altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|                                                                    ; 13 (10)             ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                      ; NIOS         ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                ; altera_merlin_burst_uncompressor               ; NIOS         ;
;          |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                           ; altera_merlin_slave_agent                      ; NIOS         ;
;          |altera_merlin_slave_agent:pio_1_s1_agent|                                                                                     ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent                                                                                                                                                                                                                                                                               ; altera_merlin_slave_agent                      ; NIOS         ;
;          |altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|                                                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                                                                                                                             ; altera_merlin_slave_agent                      ; NIOS         ;
;          |altera_merlin_slave_translator:i2c_0_csr_translator|                                                                          ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_csr_translator                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                 ; NIOS         ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                      ; 2 (2)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                ; altera_merlin_slave_translator                 ; NIOS         ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                       ; 1 (1)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                 ; altera_merlin_slave_translator                 ; NIOS         ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                                ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                          ; altera_merlin_slave_translator                 ; NIOS         ;
;          |altera_merlin_slave_translator:pio_0_s1_translator|                                                                           ; 3 (3)               ; 35 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator                                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                 ; NIOS         ;
;          |altera_merlin_slave_translator:pio_1_s1_translator|                                                                           ; 6 (6)               ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator                                                                                                                                                                                                                                                                     ; altera_merlin_slave_translator                 ; NIOS         ;
;          |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|                                                         ; 4 (4)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                 ; NIOS         ;
;          |altera_merlin_slave_translator:timer_0_s1_translator|                                                                         ; 4 (4)               ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                                                                                   ; altera_merlin_slave_translator                 ; NIOS         ;
;          |altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|                          ; 19 (19)             ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter                                                                                                                                                                                                                    ; altera_merlin_width_adapter                    ; NIOS         ;
;          |altera_merlin_width_adapter:nios2_gen2_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter|                          ; 5 (5)               ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter                                                                                                                                                                                                                    ; altera_merlin_width_adapter                    ; NIOS         ;
;       |NIOS_new_sdram_controller_0:new_sdram_controller_0|                                                                              ; 224 (170)           ; 249 (157)                 ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_new_sdram_controller_0:new_sdram_controller_0                                                                                                                                                                                                                                                                                                              ; NIOS_new_sdram_controller_0                    ; NIOS         ;
;          |NIOS_new_sdram_controller_0_input_efifo_module:the_NIOS_new_sdram_controller_0_input_efifo_module|                            ; 54 (54)             ; 92 (92)                   ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_new_sdram_controller_0:new_sdram_controller_0|NIOS_new_sdram_controller_0_input_efifo_module:the_NIOS_new_sdram_controller_0_input_efifo_module                                                                                                                                                                                                            ; NIOS_new_sdram_controller_0_input_efifo_module ; NIOS         ;
;       |NIOS_nios2_gen2_0:nios2_gen2_0|                                                                                                  ; 731 (0)             ; 596 (0)                   ; 10240             ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                  ; NIOS_nios2_gen2_0                              ; NIOS         ;
;          |NIOS_nios2_gen2_0_cpu:cpu|                                                                                                    ; 731 (557)           ; 596 (324)                 ; 10240             ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                        ; NIOS_nios2_gen2_0_cpu                          ; NIOS         ;
;             |NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|                                                       ; 174 (8)             ; 272 (80)                  ; 8192              ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                    ; NIOS_nios2_gen2_0_cpu_nios2_oci                ; NIOS         ;
;                |NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper|                                ; 63 (0)              ; 96 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                            ; NIOS_nios2_gen2_0_cpu_debug_slave_wrapper      ; NIOS         ;
;                   |NIOS_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_nios2_gen2_0_cpu_debug_slave_sysclk|                               ; 6 (6)               ; 49 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; NIOS_nios2_gen2_0_cpu_debug_slave_sysclk       ; NIOS         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; altera_std_synchronizer                        ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                        ; work         ;
;                   |NIOS_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_nios2_gen2_0_cpu_debug_slave_tck|                                     ; 53 (53)             ; 47 (43)                   ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_nios2_gen2_0_cpu_debug_slave_tck                                                            ; NIOS_nios2_gen2_0_cpu_debug_slave_tck          ; NIOS         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; altera_std_synchronizer                        ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                        ; work         ;
;                   |sld_virtual_jtag_basic:NIOS_nios2_gen2_0_cpu_debug_slave_phy|                                                        ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:NIOS_nios2_gen2_0_cpu_debug_slave_phy                                                                               ; sld_virtual_jtag_basic                         ; work         ;
;                |NIOS_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_nios2_gen2_0_cpu_nios2_avalon_reg|                                      ; 11 (11)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                  ; NIOS_nios2_gen2_0_cpu_nios2_avalon_reg         ; NIOS         ;
;                |NIOS_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_nios2_gen2_0_cpu_nios2_oci_break|                                        ; 2 (2)               ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                    ; NIOS_nios2_gen2_0_cpu_nios2_oci_break          ; NIOS         ;
;                |NIOS_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_nios2_gen2_0_cpu_nios2_oci_debug|                                        ; 6 (6)               ; 9 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                    ; NIOS_nios2_gen2_0_cpu_nios2_oci_debug          ; NIOS         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                ; altera_std_synchronizer                        ; work         ;
;                |NIOS_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_nios2_gen2_0_cpu_nios2_ocimem|                                              ; 84 (84)             ; 49 (49)                   ; 8192              ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                          ; NIOS_nios2_gen2_0_cpu_nios2_ocimem             ; NIOS         ;
;                   |NIOS_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_nios2_gen2_0_cpu_ociram_sp_ram|                                      ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_nios2_gen2_0_cpu_nios2_ocimem|NIOS_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; NIOS_nios2_gen2_0_cpu_ociram_sp_ram_module     ; NIOS         ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_nios2_gen2_0_cpu_nios2_ocimem|NIOS_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                     ; work         ;
;                         |altsyncram_qid1:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_nios2_gen2_0_cpu_nios2_ocimem|NIOS_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                  ; altsyncram_qid1                                ; work         ;
;             |NIOS_nios2_gen2_0_cpu_register_bank_a_module:NIOS_nios2_gen2_0_cpu_register_bank_a|                                        ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_register_bank_a_module:NIOS_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                     ; NIOS_nios2_gen2_0_cpu_register_bank_a_module   ; NIOS         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_register_bank_a_module:NIOS_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                           ; altsyncram                                     ; work         ;
;                   |altsyncram_msi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_register_bank_a_module:NIOS_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated                                                                                                                                                            ; altsyncram_msi1                                ; work         ;
;             |NIOS_nios2_gen2_0_cpu_register_bank_b_module:NIOS_nios2_gen2_0_cpu_register_bank_b|                                        ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_register_bank_b_module:NIOS_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                     ; NIOS_nios2_gen2_0_cpu_register_bank_b_module   ; NIOS         ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_register_bank_b_module:NIOS_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                           ; altsyncram                                     ; work         ;
;                   |altsyncram_msi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_register_bank_b_module:NIOS_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated                                                                                                                                                            ; altsyncram_msi1                                ; work         ;
;       |NIOS_onchip_memory2_0:onchip_memory2_0|                                                                                          ; 8 (3)               ; 1 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                          ; NIOS_onchip_memory2_0                          ; NIOS         ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 5 (0)               ; 1 (0)                     ; 524288            ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                ; altsyncram                                     ; work         ;
;             |altsyncram_h5n1:auto_generated|                                                                                            ; 5 (0)               ; 1 (1)                     ; 524288            ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_h5n1:auto_generated                                                                                                                                                                                                                                                                 ; altsyncram_h5n1                                ; work         ;
;                |decode_5la:decode3|                                                                                                     ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_h5n1:auto_generated|decode_5la:decode3                                                                                                                                                                                                                                              ; decode_5la                                     ; work         ;
;                |mux_2hb:mux2|                                                                                                           ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_h5n1:auto_generated|mux_2hb:mux2                                                                                                                                                                                                                                                    ; mux_2hb                                        ; work         ;
;       |NIOS_pio_0:pio_0|                                                                                                                ; 34 (34)             ; 32 (32)                   ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_pio_0:pio_0                                                                                                                                                                                                                                                                                                                                                ; NIOS_pio_0                                     ; NIOS         ;
;       |NIOS_pio_1:pio_1|                                                                                                                ; 30 (30)             ; 40 (40)                   ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_pio_1:pio_1                                                                                                                                                                                                                                                                                                                                                ; NIOS_pio_1                                     ; NIOS         ;
;       |NIOS_timer_0:timer_0|                                                                                                            ; 115 (115)           ; 120 (120)                 ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|NIOS_timer_0:timer_0                                                                                                                                                                                                                                                                                                                                            ; NIOS_timer_0                                   ; NIOS         ;
;       |altera_avalon_i2c:i2c_0|                                                                                                         ; 416 (5)             ; 280 (0)                   ; 72                ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|altera_avalon_i2c:i2c_0                                                                                                                                                                                                                                                                                                                                         ; altera_avalon_i2c                              ; NIOS         ;
;          |altera_avalon_i2c_clk_cnt:u_clk_cnt|                                                                                          ; 85 (85)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt                                                                                                                                                                                                                                                                                                     ; altera_avalon_i2c_clk_cnt                      ; NIOS         ;
;          |altera_avalon_i2c_condt_det:u_condt_det|                                                                                      ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det                                                                                                                                                                                                                                                                                                 ; altera_avalon_i2c_condt_det                    ; NIOS         ;
;          |altera_avalon_i2c_condt_gen:u_condt_gen|                                                                                      ; 25 (25)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen                                                                                                                                                                                                                                                                                                 ; altera_avalon_i2c_condt_gen                    ; NIOS         ;
;          |altera_avalon_i2c_csr:u_csr|                                                                                                  ; 63 (63)             ; 90 (90)                   ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr                                                                                                                                                                                                                                                                                                             ; altera_avalon_i2c_csr                          ; NIOS         ;
;          |altera_avalon_i2c_fifo:u_rxfifo|                                                                                              ; 11 (11)             ; 9 (9)                     ; 32                ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo                                                                                                                                                                                                                                                                                                         ; altera_avalon_i2c_fifo                         ; NIOS         ;
;             |altsyncram:the_dp_ram|                                                                                                     ; 0 (0)               ; 0 (0)                     ; 32                ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram                                                                                                                                                                                                                                                                                   ; altsyncram                                     ; work         ;
;                |altsyncram_bsh1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 32                ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram|altsyncram_bsh1:auto_generated                                                                                                                                                                                                                                                    ; altsyncram_bsh1                                ; work         ;
;          |altera_avalon_i2c_fifo:u_txfifo|                                                                                              ; 15 (15)             ; 9 (9)                     ; 40                ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo                                                                                                                                                                                                                                                                                                         ; altera_avalon_i2c_fifo                         ; NIOS         ;
;             |altsyncram:the_dp_ram|                                                                                                     ; 0 (0)               ; 0 (0)                     ; 40                ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram                                                                                                                                                                                                                                                                                   ; altsyncram                                     ; work         ;
;                |altsyncram_tuh1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 40                ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram|altsyncram_tuh1:auto_generated                                                                                                                                                                                                                                                    ; altsyncram_tuh1                                ; work         ;
;          |altera_avalon_i2c_mstfsm:u_mstfsm|                                                                                            ; 35 (35)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm                                                                                                                                                                                                                                                                                                       ; altera_avalon_i2c_mstfsm                       ; NIOS         ;
;          |altera_avalon_i2c_rxshifter:u_rxshifter|                                                                                      ; 43 (43)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter                                                                                                                                                                                                                                                                                                 ; altera_avalon_i2c_rxshifter                    ; NIOS         ;
;          |altera_avalon_i2c_spksupp:u_spksupp|                                                                                          ; 24 (24)             ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp                                                                                                                                                                                                                                                                                                     ; altera_avalon_i2c_spksupp                      ; NIOS         ;
;          |altera_avalon_i2c_txout:u_txout|                                                                                              ; 68 (68)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txout:u_txout                                                                                                                                                                                                                                                                                                         ; altera_avalon_i2c_txout                        ; NIOS         ;
;          |altera_avalon_i2c_txshifter:u_txshifter|                                                                                      ; 34 (34)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter                                                                                                                                                                                                                                                                                                 ; altera_avalon_i2c_txshifter                    ; NIOS         ;
;       |altera_avalon_mm_bridge:mm_bridge_0|                                                                                             ; 6 (6)               ; 105 (105)                 ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|altera_avalon_mm_bridge:mm_bridge_0                                                                                                                                                                                                                                                                                                                             ; altera_avalon_mm_bridge                        ; NIOS         ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 7 (6)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                        ; NIOS         ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                      ; NIOS         ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                      ; NIOS         ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                          ; altera_reset_controller                        ; NIOS         ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|NIOS:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                      ; NIOS         ;
;    |PLL_SYS:u0|                                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|PLL_SYS:u0                                                                                                                                                                                                                                                                                                                                                              ; PLL_SYS                                        ; pll_sys      ;
;       |PLL_SYS_0002:pll_sys_inst|                                                                                                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|PLL_SYS:u0|PLL_SYS_0002:pll_sys_inst                                                                                                                                                                                                                                                                                                                                    ; PLL_SYS_0002                                   ; PLL_SYS      ;
;          |altera_pll:altera_pll_i|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|PLL_SYS:u0|PLL_SYS_0002:pll_sys_inst|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                            ; altera_pll                                     ; work         ;
;    |RESET_GEN:u1|                                                                                                                       ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|RESET_GEN:u1                                                                                                                                                                                                                                                                                                                                                            ; RESET_GEN                                      ; work         ;
;    |camera_fifo:camera_fifo_inst|                                                                                                       ; 49 (0)              ; 105 (0)                   ; 16384             ; 0          ; 0    ; 0            ; |top_vga_sdram|camera_fifo:camera_fifo_inst                                                                                                                                                                                                                                                                                                                                            ; camera_fifo                                    ; work         ;
;       |dcfifo:dcfifo_component|                                                                                                         ; 49 (0)              ; 105 (0)                   ; 16384             ; 0          ; 0    ; 0            ; |top_vga_sdram|camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                    ; dcfifo                                         ; work         ;
;          |dcfifo_paq1:auto_generated|                                                                                                   ; 49 (5)              ; 105 (33)                  ; 16384             ; 0          ; 0    ; 0            ; |top_vga_sdram|camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component|dcfifo_paq1:auto_generated                                                                                                                                                                                                                                                                                         ; dcfifo_paq1                                    ; work         ;
;             |a_graycounter_kdc:wrptr_g1p|                                                                                               ; 17 (17)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component|dcfifo_paq1:auto_generated|a_graycounter_kdc:wrptr_g1p                                                                                                                                                                                                                                                             ; a_graycounter_kdc                              ; work         ;
;             |a_graycounter_ov6:rdptr_g1p|                                                                                               ; 17 (17)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component|dcfifo_paq1:auto_generated|a_graycounter_ov6:rdptr_g1p                                                                                                                                                                                                                                                             ; a_graycounter_ov6                              ; work         ;
;             |alt_synch_pipe_bpl:rs_dgwp|                                                                                                ; 0 (0)               ; 22 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component|dcfifo_paq1:auto_generated|alt_synch_pipe_bpl:rs_dgwp                                                                                                                                                                                                                                                              ; alt_synch_pipe_bpl                             ; work         ;
;                |dffpipe_se9:dffpipe5|                                                                                                   ; 0 (0)               ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component|dcfifo_paq1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5                                                                                                                                                                                                                                         ; dffpipe_se9                                    ; work         ;
;             |alt_synch_pipe_cpl:ws_dgrp|                                                                                                ; 0 (0)               ; 22 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component|dcfifo_paq1:auto_generated|alt_synch_pipe_cpl:ws_dgrp                                                                                                                                                                                                                                                              ; alt_synch_pipe_cpl                             ; work         ;
;                |dffpipe_te9:dffpipe8|                                                                                                   ; 0 (0)               ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component|dcfifo_paq1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8                                                                                                                                                                                                                                         ; dffpipe_te9                                    ; work         ;
;             |altsyncram_o8d1:fifo_ram|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |top_vga_sdram|camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component|dcfifo_paq1:auto_generated|altsyncram_o8d1:fifo_ram                                                                                                                                                                                                                                                                ; altsyncram_o8d1                                ; work         ;
;             |cmpr_a06:rdempty_eq_comp|                                                                                                  ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component|dcfifo_paq1:auto_generated|cmpr_a06:rdempty_eq_comp                                                                                                                                                                                                                                                                ; cmpr_a06                                       ; work         ;
;             |cmpr_a06:wrfull_eq_comp|                                                                                                   ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component|dcfifo_paq1:auto_generated|cmpr_a06:wrfull_eq_comp                                                                                                                                                                                                                                                                 ; cmpr_a06                                       ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 128 (1)             ; 112 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                        ; sld_hub                                        ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 127 (0)             ; 112 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                        ; alt_sld_fab_with_jtag_input                    ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 127 (0)             ; 112 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                     ; alt_sld_fab                                    ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 127 (1)             ; 112 (7)                   ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                 ; alt_sld_fab_alt_sld_fab                        ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 126 (0)             ; 105 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                     ; alt_sld_fab_alt_sld_fab_sldfabric              ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 126 (88)            ; 105 (76)                  ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                        ; sld_jtag_hub                                   ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 19 (19)             ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                ; sld_rom_sr                                     ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                              ; sld_shadow_jsm                                 ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 390 (2)             ; 1100 (112)                ; 1835008           ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                          ; sld_signaltap                                  ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 388 (0)             ; 988 (0)                   ; 1835008           ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                    ; sld_signaltap_impl                             ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 388 (67)            ; 988 (314)                 ; 1835008           ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                             ; sld_signaltap_implb                            ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 94 (94)                   ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                              ; altdpram                                       ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                          ; lpm_decode                                     ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                                                ; decode_vnf                                     ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 5 (0)               ; 2 (0)                     ; 1835008           ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                             ; altsyncram                                     ; work         ;
;                |altsyncram_ol84:auto_generated|                                                                                         ; 5 (0)               ; 2 (2)                     ; 1835008           ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ol84:auto_generated                                                                                                                                                                              ; altsyncram_ol84                                ; work         ;
;                   |decode_8la:decode2|                                                                                                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ol84:auto_generated|decode_8la:decode2                                                                                                                                                           ; decode_8la                                     ; work         ;
;                   |mux_bhb:mux3|                                                                                                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ol84:auto_generated|mux_bhb:mux3                                                                                                                                                                 ; mux_bhb                                        ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                              ; lpm_shiftreg                                   ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                ; lpm_shiftreg                                   ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                     ; serial_crc_16                                  ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 102 (102)           ; 84 (84)                   ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                  ; sld_buffer_manager                             ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 70 (1)              ; 296 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                 ; sld_ela_control                                ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                         ; lpm_shiftreg                                   ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 56 (0)              ; 280 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                                                          ; sld_ela_basic_multi_level_trigger              ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 168 (168)                 ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                                               ; lpm_shiftreg                                   ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 56 (0)              ; 112 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                                                           ; sld_mbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1                                    ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1                                    ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1                                    ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1                                    ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1                                    ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1                                    ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1                                    ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1                                    ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1                                    ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1                                    ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1                                    ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1                                    ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1                                    ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1                                    ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1                                    ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1                                    ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1                                    ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1                                    ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1                                    ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1                                    ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1                                    ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1                                    ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1                                    ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1                                    ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1                                    ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1                                    ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1                                    ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1                                    ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1                                    ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1                                    ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1                                    ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1                                    ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1                                    ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1                                    ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1                                    ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1                                    ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1                                    ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1                                    ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1                                    ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1                                    ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1                                    ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1                                    ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1                                    ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1                                    ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1                                    ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                                                           ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1                                    ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1                                     ; sld_sbpmg                                      ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1                                     ; sld_sbpmg                                      ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 13 (13)             ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                   ; sld_ela_trigger_flow_mgr                       ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                           ; lpm_shiftreg                                   ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 101 (11)            ; 145 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                            ; sld_offload_buffer_mgr                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 8 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                  ; lpm_counter                                    ; work         ;
;                   |cntr_79i:auto_generated|                                                                                             ; 8 (8)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_79i:auto_generated                                                                                          ; cntr_79i                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 15 (0)              ; 15 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                           ; lpm_counter                                    ; work         ;
;                   |cntr_24j:auto_generated|                                                                                             ; 15 (15)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_24j:auto_generated                                                                                                                   ; cntr_24j                                       ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                 ; lpm_counter                                    ; work         ;
;                   |cntr_v8i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_v8i:auto_generated                                                                                                         ; cntr_v8i                                       ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                    ; lpm_counter                                    ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                                                            ; cntr_kri                                       ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 31 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                           ; lpm_shiftreg                                   ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 56 (56)             ; 56 (56)                   ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                            ; lpm_shiftreg                                   ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 31 (31)                   ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                         ; lpm_shiftreg                                   ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                       ; sld_rom_sr                                     ; work         ;
;    |vga_fifo:vga_fifo_inst|                                                                                                             ; 81 (0)              ; 125 (0)                   ; 16384             ; 0          ; 0    ; 0            ; |top_vga_sdram|vga_fifo:vga_fifo_inst                                                                                                                                                                                                                                                                                                                                                  ; vga_fifo                                       ; work         ;
;       |dcfifo:dcfifo_component|                                                                                                         ; 81 (0)              ; 125 (0)                   ; 16384             ; 0          ; 0    ; 0            ; |top_vga_sdram|vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                          ; dcfifo                                         ; work         ;
;          |dcfifo_bjs1:auto_generated|                                                                                                   ; 81 (18)             ; 125 (33)                  ; 16384             ; 0          ; 0    ; 0            ; |top_vga_sdram|vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated                                                                                                                                                                                                                                                                                               ; dcfifo_bjs1                                    ; work         ;
;             |a_gray2bin_pab:wrptr_g_gray2bin|                                                                                           ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|a_gray2bin_pab:wrptr_g_gray2bin                                                                                                                                                                                                                                                               ; a_gray2bin_pab                                 ; work         ;
;             |a_gray2bin_pab:ws_dgrp_gray2bin|                                                                                           ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|a_gray2bin_pab:ws_dgrp_gray2bin                                                                                                                                                                                                                                                               ; a_gray2bin_pab                                 ; work         ;
;             |a_graycounter_kdc:wrptr_g1p|                                                                                               ; 16 (16)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|a_graycounter_kdc:wrptr_g1p                                                                                                                                                                                                                                                                   ; a_graycounter_kdc                              ; work         ;
;             |a_graycounter_ov6:rdptr_g1p|                                                                                               ; 19 (19)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|a_graycounter_ov6:rdptr_g1p                                                                                                                                                                                                                                                                   ; a_graycounter_ov6                              ; work         ;
;             |alt_synch_pipe_9pl:rs_dgwp|                                                                                                ; 0 (0)               ; 22 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|alt_synch_pipe_9pl:rs_dgwp                                                                                                                                                                                                                                                                    ; alt_synch_pipe_9pl                             ; work         ;
;                |dffpipe_qe9:dffpipe12|                                                                                                  ; 0 (0)               ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12                                                                                                                                                                                                                                              ; dffpipe_qe9                                    ; work         ;
;             |alt_synch_pipe_apl:ws_dgrp|                                                                                                ; 0 (0)               ; 22 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|alt_synch_pipe_apl:ws_dgrp                                                                                                                                                                                                                                                                    ; alt_synch_pipe_apl                             ; work         ;
;                |dffpipe_re9:dffpipe16|                                                                                                  ; 0 (0)               ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16                                                                                                                                                                                                                                              ; dffpipe_re9                                    ; work         ;
;             |altsyncram_o8d1:fifo_ram|                                                                                                  ; 0 (0)               ; 0 (0)                     ; 16384             ; 0          ; 0    ; 0            ; |top_vga_sdram|vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|altsyncram_o8d1:fifo_ram                                                                                                                                                                                                                                                                      ; altsyncram_o8d1                                ; work         ;
;             |cmpr_a06:rdempty_eq_comp|                                                                                                  ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|cmpr_a06:rdempty_eq_comp                                                                                                                                                                                                                                                                      ; cmpr_a06                                       ; work         ;
;             |cmpr_a06:wrfull_eq_comp|                                                                                                   ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|cmpr_a06:wrfull_eq_comp                                                                                                                                                                                                                                                                       ; cmpr_a06                                       ; work         ;
;             |dffpipe_pe9:ws_brp|                                                                                                        ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|dffpipe_pe9:ws_brp                                                                                                                                                                                                                                                                            ; dffpipe_pe9                                    ; work         ;
;             |dffpipe_pe9:ws_bwp|                                                                                                        ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|dffpipe_pe9:ws_bwp                                                                                                                                                                                                                                                                            ; dffpipe_pe9                                    ; work         ;
;    |vga_gen:vga_gen_inst|                                                                                                               ; 81 (81)             ; 42 (42)                   ; 0                 ; 0          ; 0    ; 0            ; |top_vga_sdram|vga_gen:vga_gen_inst                                                                                                                                                                                                                                                                                                                                                    ; vga_gen                                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------+
; NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|NIOS_jtag_uart_0_scfifo_r:the_NIOS_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                      ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                      ;
; NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|NIOS_jtag_uart_0_scfifo_w:the_NIOS_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                                                                                      ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512     ; None                      ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                  ; AUTO ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; 128     ; None                      ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_nios2_gen2_0_cpu_nios2_ocimem|NIOS_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192    ; None                      ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_register_bank_a_module:NIOS_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                      ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_register_bank_b_module:NIOS_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM                                                                                                                                           ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                      ;
; NIOS:u2|NIOS_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_h5n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO ; Single Port      ; 16384        ; 32           ; --           ; --           ; 524288  ; NIOS_onchip_memory2_0.hex ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram|altsyncram_bsh1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 4            ; 8            ; 4            ; 8            ; 32      ; None                      ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram|altsyncram_tuh1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 4            ; 10           ; 4            ; 10           ; 40      ; None                      ;
; camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component|dcfifo_paq1:auto_generated|altsyncram_o8d1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384   ; None                      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ol84:auto_generated|ALTSYNCRAM                                                                                                                                                             ; AUTO ; Simple Dual Port ; 32768        ; 56           ; 32768        ; 56           ; 1835008 ; None                      ;
; vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|altsyncram_o8d1:fifo_ram|ALTSYNCRAM                                                                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 1024         ; 16           ; 1024         ; 16           ; 16384   ; None                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+
; Vendor ; IP Core Name                       ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                    ; IP Include File                                   ;
+--------+------------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |top_vga_sdram|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                                                   ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |top_vga_sdram|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                                                   ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |top_vga_sdram|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                                                   ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |top_vga_sdram|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                                                   ;
; Altera ; Signal Tap                         ; N/A     ; N/A          ; Licensed     ; |top_vga_sdram|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                                                   ;
; Altera ; FIFO                               ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|camera_fifo:camera_fifo_inst                                                                                                                                                                                                                                        ; camera_fifo.vhd                                   ;
; Altera ; altera_pll                         ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|PLL_SYS:u0                                                                                                                                                                                                                                                          ; PLL_SYS.vhd                                       ;
; N/A    ; Qsys                               ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2                                                                                                                                                                                                                                                             ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_avalon_i2c                  ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|altera_avalon_i2c:i2c_0                                                                                                                                                                                                                                     ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_irq_mapper                  ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_irq_mapper:irq_mapper                                                                                                                                                                                                                                  ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_avalon_jtag_uart            ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_avalon_mm_bridge            ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|altera_avalon_mm_bridge:mm_bridge_0                                                                                                                                                                                                                         ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_mm_interconnect             ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                    ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                         ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                     ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                            ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                     ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                            ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                     ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                            ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004                                                                                                                                                 ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004|NIOS_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0                                                                    ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                                     ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                            ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                                                     ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                            ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007                                                                                                                                                     ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007|NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                            ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_avalon_st_adapter           ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008                                                                                                                                                     ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; error_adapter                      ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008|NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                            ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                         ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                 ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                                                                                                                                                 ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                             ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                         ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                         ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                                                                     ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_cmd_mux_004:cmd_mux_004                                                                                                                                                                     ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_cmd_mux_003:cmd_mux_005                                                                                                                                                                     ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                                         ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                                         ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_cmd_mux:cmd_mux_008                                                                                                                                                                         ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_csr_agent                                                                                                                                                                          ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo                                                                                                                                                                     ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_csr_translator                                                                                                                                                                ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                                      ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                 ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                            ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_merlin_master_agent         ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:mm_bridge_0_m0_agent                                                                                                                                                                    ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_merlin_master_translator    ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:mm_bridge_0_m0_translator                                                                                                                                                          ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent                                                                                                                                                          ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo                                                                                                                                                   ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo                                                                                                                                                     ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_merlin_burst_adapter        ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter                                                                                                                                                ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_merlin_width_adapter        ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter                                                                                                                ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator                                                                                                                                                ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_merlin_master_agent         ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                          ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_merlin_width_adapter        ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter                                                                                                                ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_merlin_master_translator    ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                       ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                  ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                             ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_merlin_master_agent         ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                   ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_merlin_master_translator    ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                         ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                           ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                      ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent                                                                                                                                                                           ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo                                                                                                                                                                      ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator                                                                                                                                                                 ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent                                                                                                                                                                           ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo                                                                                                                                                                      ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator                                                                                                                                                                 ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_router:router                                                                                                                                                                               ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_router_001:router_001                                                                                                                                                                       ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_router_002:router_002                                                                                                                                                                       ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_router_003:router_003                                                                                                                                                                       ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_router_003:router_004                                                                                                                                                                       ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_router_003:router_005                                                                                                                                                                       ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_router_006:router_006                                                                                                                                                                       ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_router_007:router_007                                                                                                                                                                       ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_router_006:router_008                                                                                                                                                                       ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_router_003:router_009                                                                                                                                                                       ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_router_003:router_010                                                                                                                                                                       ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_merlin_router               ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_router_003:router_011                                                                                                                                                                       ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                         ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                     ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                     ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_cmd_demux_001:rsp_demux_003                                                                                                                                                                 ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_rsp_demux_004:rsp_demux_004                                                                                                                                                                 ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_cmd_demux_001:rsp_demux_005                                                                                                                                                                 ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                                                     ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                                                     ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_merlin_demultiplexer        ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_rsp_demux:rsp_demux_008                                                                                                                                                                     ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                             ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                     ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_merlin_multiplexer          ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_rsp_mux_002:rsp_mux_002                                                                                                                                                                     ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                         ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                    ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                               ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_merlin_slave_agent          ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                         ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_avalon_sc_fifo              ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                    ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_merlin_slave_translator     ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                               ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_avalon_new_sdram_controller ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_new_sdram_controller_0:new_sdram_controller_0                                                                                                                                                                                                          ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_nios2_gen2                  ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                              ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_nios2_gen2_unit             ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                    ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_avalon_onchip_memory2       ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                      ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_avalon_pio                  ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_pio_0:pio_0                                                                                                                                                                                                                                            ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_avalon_pio                  ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_pio_1:pio_1                                                                                                                                                                                                                                            ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_reset_controller            ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|altera_reset_controller:rst_controller                                                                                                                                                                                                                      ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_reset_controller            ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                  ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_avalon_sysid_qsys           ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_sysid_qsys_0:sysid_qsys_0                                                                                                                                                                                                                              ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; altera_avalon_timer                ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|NIOS:u2|NIOS_timer_0:timer_0                                                                                                                                                                                                                                        ; C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys ;
; Altera ; FIFO                               ; 18.1    ; N/A          ; N/A          ; |top_vga_sdram|vga_fifo:vga_fifo_inst                                                                                                                                                                                                                                              ; vga_fifo.vhd                                      ;
+--------+------------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_vga_sdram|cam_state                                                                                                   ;
+--------------------------------+-----------------------+--------------------------+--------------------------------+-----------------------+
; Name                           ; cam_state.CAM_ST_DONE ; cam_state.CAM_ST_CAPTURE ; cam_state.CAM_ST_WAIT_FOR_SYNC ; cam_state.CAM_ST_IDLE ;
+--------------------------------+-----------------------+--------------------------+--------------------------------+-----------------------+
; cam_state.CAM_ST_IDLE          ; 0                     ; 0                        ; 0                              ; 0                     ;
; cam_state.CAM_ST_WAIT_FOR_SYNC ; 0                     ; 0                        ; 1                              ; 1                     ;
; cam_state.CAM_ST_CAPTURE       ; 0                     ; 1                        ; 0                              ; 1                     ;
; cam_state.CAM_ST_DONE          ; 1                     ; 0                        ; 0                              ; 1                     ;
+--------------------------------+-----------------------+--------------------------+--------------------------------+-----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_vga_sdram|NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_nios2_gen2_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                           ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                    ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                    ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                    ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                    ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                    ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                    ;
+------------+------------+------------+------------+------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------+
; State Machine - |top_vga_sdram|NIOS:u2|NIOS_new_sdram_controller_0:new_sdram_controller_0|m_next ;
+------------------+------------------+------------------+------------------+----------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001     ;
+------------------+------------------+------------------+------------------+----------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                    ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                    ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                    ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                    ;
+------------------+------------------+------------------+------------------+----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_vga_sdram|NIOS:u2|NIOS_new_sdram_controller_0:new_sdram_controller_0|m_state                                                                                                     ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------+
; State Machine - |top_vga_sdram|NIOS:u2|NIOS_new_sdram_controller_0:new_sdram_controller_0|i_next ;
+------------+------------+------------+------------+----------------------------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                                   ;
+------------+------------+------------+------------+----------------------------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                                            ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                                            ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                                            ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                                            ;
+------------+------------+------------+------------+----------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |top_vga_sdram|NIOS:u2|NIOS_new_sdram_controller_0:new_sdram_controller_0|i_state ;
+-------------+-------------+-------------+-------------+-------------+-------------+---------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000   ;
+-------------+-------------+-------------+-------------+-------------+-------------+---------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0             ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1             ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1             ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1             ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1             ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1             ;
+-------------+-------------+-------------+-------------+-------------+-------------+---------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_vga_sdram|NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|stop_state                              ;
+-------------------------+-----------------------+-------------------------+----------------------+----------------------+----------------------+
; Name                    ; stop_state.STOP_SETUP ; stop_state.STOP_SCL_LOW ; stop_state.STOP_LOAD ; stop_state.STOP_IDLE ; stop_state.STOP_DONE ;
+-------------------------+-----------------------+-------------------------+----------------------+----------------------+----------------------+
; stop_state.STOP_IDLE    ; 0                     ; 0                       ; 0                    ; 0                    ; 0                    ;
; stop_state.STOP_LOAD    ; 0                     ; 0                       ; 1                    ; 1                    ; 0                    ;
; stop_state.STOP_SCL_LOW ; 0                     ; 1                       ; 0                    ; 1                    ; 0                    ;
; stop_state.STOP_SETUP   ; 1                     ; 0                       ; 0                    ; 1                    ; 0                    ;
; stop_state.STOP_DONE    ; 0                     ; 0                       ; 0                    ; 1                    ; 1                    ;
+-------------------------+-----------------------+-------------------------+----------------------+----------------------+----------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_vga_sdram|NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|restart_state                                                                                            ;
+-------------------------------+----------------------------+----------------------------+-----------------------------+-------------------------------+----------------------------+----------------------------+
; Name                          ; restart_state.RESTART_DONE ; restart_state.RESTART_HOLD ; restart_state.RESTART_SETUP ; restart_state.RESTART_SCL_LOW ; restart_state.RESTART_LOAD ; restart_state.RESTART_IDLE ;
+-------------------------------+----------------------------+----------------------------+-----------------------------+-------------------------------+----------------------------+----------------------------+
; restart_state.RESTART_IDLE    ; 0                          ; 0                          ; 0                           ; 0                             ; 0                          ; 0                          ;
; restart_state.RESTART_LOAD    ; 0                          ; 0                          ; 0                           ; 0                             ; 1                          ; 1                          ;
; restart_state.RESTART_SCL_LOW ; 0                          ; 0                          ; 0                           ; 1                             ; 0                          ; 1                          ;
; restart_state.RESTART_SETUP   ; 0                          ; 0                          ; 1                           ; 0                             ; 0                          ; 1                          ;
; restart_state.RESTART_HOLD    ; 0                          ; 1                          ; 0                           ; 0                             ; 0                          ; 1                          ;
; restart_state.RESTART_DONE    ; 1                          ; 0                          ; 0                           ; 0                             ; 0                          ; 1                          ;
+-------------------------------+----------------------------+----------------------------+-----------------------------+-------------------------------+----------------------------+----------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_vga_sdram|NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|start_state         ;
+------------------------+------------------------+------------------------+------------------------+------------------------+
; Name                   ; start_state.START_DONE ; start_state.START_HOLD ; start_state.START_LOAD ; start_state.START_IDLE ;
+------------------------+------------------------+------------------------+------------------------+------------------------+
; start_state.START_IDLE ; 0                      ; 0                      ; 0                      ; 0                      ;
; start_state.START_LOAD ; 0                      ; 0                      ; 1                      ; 1                      ;
; start_state.START_HOLD ; 0                      ; 1                      ; 0                      ; 1                      ;
; start_state.START_DONE ; 1                      ; 0                      ; 0                      ; 1                      ;
+------------------------+------------------------+------------------------+------------------------+------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_vga_sdram|NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det|bus_state   ;
+------------------------+------------------------+------------------------+--------------------+--------------------+
; Name                   ; bus_state.BUS_COUNTING ; bus_state.BUS_LOAD_CNT ; bus_state.BUS_BUSY ; bus_state.BUS_IDLE ;
+------------------------+------------------------+------------------------+--------------------+--------------------+
; bus_state.BUS_IDLE     ; 0                      ; 0                      ; 0                  ; 0                  ;
; bus_state.BUS_BUSY     ; 0                      ; 0                      ; 1                  ; 1                  ;
; bus_state.BUS_LOAD_CNT ; 0                      ; 1                      ; 0                  ; 1                  ;
; bus_state.BUS_COUNTING ; 1                      ; 0                      ; 0                  ; 1                  ;
+------------------------+------------------------+------------------------+--------------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_vga_sdram|NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftfsm_state                                                                                             ;
+-------------------------------+---------------------------+-------------------------------+-------------------------------+------------------------------+-------------------------------+---------------------------+
; Name                          ; tx_shiftfsm_state.TX_DONE ; tx_shiftfsm_state.TX_CLK_HOLD ; tx_shiftfsm_state.TX_CLK_HIGH ; tx_shiftfsm_state.TX_CLK_LOW ; tx_shiftfsm_state.TX_CLK_LOAD ; tx_shiftfsm_state.TX_IDLE ;
+-------------------------------+---------------------------+-------------------------------+-------------------------------+------------------------------+-------------------------------+---------------------------+
; tx_shiftfsm_state.TX_IDLE     ; 0                         ; 0                             ; 0                             ; 0                            ; 0                             ; 0                         ;
; tx_shiftfsm_state.TX_CLK_LOAD ; 0                         ; 0                             ; 0                             ; 0                            ; 1                             ; 1                         ;
; tx_shiftfsm_state.TX_CLK_LOW  ; 0                         ; 0                             ; 0                             ; 1                            ; 0                             ; 1                         ;
; tx_shiftfsm_state.TX_CLK_HIGH ; 0                         ; 0                             ; 1                             ; 0                            ; 0                             ; 1                         ;
; tx_shiftfsm_state.TX_CLK_HOLD ; 0                         ; 1                             ; 0                             ; 0                            ; 0                             ; 1                         ;
; tx_shiftfsm_state.TX_DONE     ; 1                         ; 0                             ; 0                             ; 0                            ; 0                             ; 1                         ;
+-------------------------------+---------------------------+-------------------------------+-------------------------------+------------------------------+-------------------------------+---------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_vga_sdram|NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shiftfsm_state                                                                                      ;
+-------------------------------+---------------------------+---------------------------+-------------------------------+------------------------------+-------------------------------+------------------------+
; Name                          ; rx_shiftfsm_state.RX_DONE ; rx_shiftfsm_state.RX_HOLD ; rx_shiftfsm_state.RX_CLK_HIGH ; rx_shiftfsm_state.RX_CLK_LOW ; rx_shiftfsm_state.RX_CLK_LOAD ; rx_shiftfsm_state.IDLE ;
+-------------------------------+---------------------------+---------------------------+-------------------------------+------------------------------+-------------------------------+------------------------+
; rx_shiftfsm_state.IDLE        ; 0                         ; 0                         ; 0                             ; 0                            ; 0                             ; 0                      ;
; rx_shiftfsm_state.RX_CLK_LOAD ; 0                         ; 0                         ; 0                             ; 0                            ; 1                             ; 1                      ;
; rx_shiftfsm_state.RX_CLK_LOW  ; 0                         ; 0                         ; 0                             ; 1                            ; 0                             ; 1                      ;
; rx_shiftfsm_state.RX_CLK_HIGH ; 0                         ; 0                         ; 1                             ; 0                            ; 0                             ; 1                      ;
; rx_shiftfsm_state.RX_HOLD     ; 0                         ; 1                         ; 0                             ; 0                            ; 0                             ; 1                      ;
; rx_shiftfsm_state.RX_DONE     ; 1                         ; 0                         ; 0                             ; 0                            ; 0                             ; 1                      ;
+-------------------------------+---------------------------+---------------------------+-------------------------------+------------------------------+-------------------------------+------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top_vga_sdram|NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state                                                                                                                                                                                                                ;
+--------------------------------+------------------------+------------------------+------------------------+--------------------------------+-----------------------------+-----------------------+-----------------------+---------------------------+-------------------------+-------------------------+--------------------+
; Name                           ; mst_fsm_state.PRE_IDLE ; mst_fsm_state.GEN_STOP ; mst_fsm_state.BUS_HOLD ; mst_fsm_state.GEN_RESTART_7BIT ; mst_fsm_state.GEN_7BIT_ADDR ; mst_fsm_state.RX_BYTE ; mst_fsm_state.TX_BYTE ; mst_fsm_state.POP_TX_FIFO ; mst_fsm_state.GEN_START ; mst_fsm_state.PRE_START ; mst_fsm_state.IDLE ;
+--------------------------------+------------------------+------------------------+------------------------+--------------------------------+-----------------------------+-----------------------+-----------------------+---------------------------+-------------------------+-------------------------+--------------------+
; mst_fsm_state.IDLE             ; 0                      ; 0                      ; 0                      ; 0                              ; 0                           ; 0                     ; 0                     ; 0                         ; 0                       ; 0                       ; 0                  ;
; mst_fsm_state.PRE_START        ; 0                      ; 0                      ; 0                      ; 0                              ; 0                           ; 0                     ; 0                     ; 0                         ; 0                       ; 1                       ; 1                  ;
; mst_fsm_state.GEN_START        ; 0                      ; 0                      ; 0                      ; 0                              ; 0                           ; 0                     ; 0                     ; 0                         ; 1                       ; 0                       ; 1                  ;
; mst_fsm_state.POP_TX_FIFO      ; 0                      ; 0                      ; 0                      ; 0                              ; 0                           ; 0                     ; 0                     ; 1                         ; 0                       ; 0                       ; 1                  ;
; mst_fsm_state.TX_BYTE          ; 0                      ; 0                      ; 0                      ; 0                              ; 0                           ; 0                     ; 1                     ; 0                         ; 0                       ; 0                       ; 1                  ;
; mst_fsm_state.RX_BYTE          ; 0                      ; 0                      ; 0                      ; 0                              ; 0                           ; 1                     ; 0                     ; 0                         ; 0                       ; 0                       ; 1                  ;
; mst_fsm_state.GEN_7BIT_ADDR    ; 0                      ; 0                      ; 0                      ; 0                              ; 1                           ; 0                     ; 0                     ; 0                         ; 0                       ; 0                       ; 1                  ;
; mst_fsm_state.GEN_RESTART_7BIT ; 0                      ; 0                      ; 0                      ; 1                              ; 0                           ; 0                     ; 0                     ; 0                         ; 0                       ; 0                       ; 1                  ;
; mst_fsm_state.BUS_HOLD         ; 0                      ; 0                      ; 1                      ; 0                              ; 0                           ; 0                     ; 0                     ; 0                         ; 0                       ; 0                       ; 1                  ;
; mst_fsm_state.GEN_STOP         ; 0                      ; 1                      ; 0                      ; 0                              ; 0                           ; 0                     ; 0                     ; 0                         ; 0                       ; 0                       ; 1                  ;
; mst_fsm_state.PRE_IDLE         ; 1                      ; 0                      ; 0                      ; 0                              ; 0                           ; 0                     ; 0                     ; 0                         ; 0                       ; 0                       ; 1                  ;
+--------------------------------+------------------------+------------------------+------------------------+--------------------------------+-----------------------------+-----------------------+-----------------------+---------------------------+-------------------------+-------------------------+--------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                   ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component|dcfifo_paq1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[10]                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component|dcfifo_paq1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[8]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component|dcfifo_paq1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[9]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component|dcfifo_paq1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[6]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component|dcfifo_paq1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[7]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component|dcfifo_paq1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[4]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component|dcfifo_paq1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[5]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component|dcfifo_paq1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[2]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component|dcfifo_paq1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[3]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component|dcfifo_paq1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[0]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component|dcfifo_paq1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe7a[1]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[10]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[8]                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[9]                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[6]                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[7]                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[4]                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[5]                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[2]                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[3]                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[0]                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe18a[1]                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[10]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[8]                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[9]                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[6]                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[7]                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[4]                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[5]                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[2]                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[3]                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[0]                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe14a[1]                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component|dcfifo_paq1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[10]                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component|dcfifo_paq1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[8]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component|dcfifo_paq1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[9]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component|dcfifo_paq1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[6]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component|dcfifo_paq1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[7]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component|dcfifo_paq1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[4]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component|dcfifo_paq1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[5]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component|dcfifo_paq1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[2]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component|dcfifo_paq1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[3]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component|dcfifo_paq1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[0]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component|dcfifo_paq1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5|dffe6a[1]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; NIOS:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[10]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[8]                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[9]                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[6]                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[7]                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[4]                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[5]                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[2]                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[3]                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[0]                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16|dffe17a[1]                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[10]                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[8]                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[9]                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[6]                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[7]                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[4]                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[5]                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[2]                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[3]                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[0]                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12|dffe13a[1]                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; NIOS:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOS_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOS_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOS_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; NIOS:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; NIOS:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; NIOS:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOS_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOS_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; NIOS:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component|dcfifo_paq1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[10]                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component|dcfifo_paq1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[8]                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component|dcfifo_paq1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[9]                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component|dcfifo_paq1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[6]                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component|dcfifo_paq1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[7]                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component|dcfifo_paq1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[4]                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component|dcfifo_paq1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[5]                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component|dcfifo_paq1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[2]                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component|dcfifo_paq1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[3]                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component|dcfifo_paq1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[0]                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component|dcfifo_paq1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe10a[1]                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                ; yes                                                              ; yes                                        ;
; NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOS_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOS_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; NIOS:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component|dcfifo_paq1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[10]                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component|dcfifo_paq1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[8]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component|dcfifo_paq1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[9]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component|dcfifo_paq1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[6]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component|dcfifo_paq1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[7]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component|dcfifo_paq1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[4]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component|dcfifo_paq1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[5]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component|dcfifo_paq1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[2]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component|dcfifo_paq1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[3]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component|dcfifo_paq1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[0]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component|dcfifo_paq1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8|dffe9a[1]                                                                                                                                                                                                                                       ; yes                                                              ; yes                                        ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                 ; yes                                                              ; yes                                        ;
; NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOS_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOS_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; NIOS:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOS_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOS_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOS_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; NIOS:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; NIOS:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOS_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOS_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOS_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOS_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOS_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOS_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOS_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOS_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOS_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; NIOS:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOS_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOS_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOS_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOS_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; Total number of protected registers is 134                                                                                                                                                                                                                                                                                                                                      ;                                                                  ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                           ; Reason for Removal                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_use_reg                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                  ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_cmd_mux_003:cmd_mux_005|locked[0,1]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_cmd_mux_004:cmd_mux_004|locked[0,1]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_cmd_mux_003:cmd_mux_003|locked[0,1]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator|av_chipselect_pre                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[8,16,17,19,22,23,29,31]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_pio_1:pio_1|readdata[8..31]                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|W_ienable_reg[4..31]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|W_ipending_reg[4..31]                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|R_ctrl_custom                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|R_ctrl_crst                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_oci_im:the_NIOS_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_oci_im:the_NIOS_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_oci_dbrk:the_NIOS_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_oci_dbrk:the_NIOS_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_oci_dbrk:the_NIOS_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_oci_xbrk:the_NIOS_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_new_sdram_controller_0:new_sdram_controller_0|i_addr[4,5]                                                                                                                                                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_byteenable[0,1]                                                                                                                                                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|altera_avalon_mm_bridge:mm_bridge_0|cmd_byteenable[0,1]                                                                                                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|readdata_dly2[16..31]                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator|av_readdata_pre[8..31]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|W_control_rd_data[4..31]                                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_endofpacket                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_data_field[0..15]                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_address_field[1]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_byte_cnt_field[0..2]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][93]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][92]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][91]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][90]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|dffpipe_pe9:ws_bwp|dffe15a[10]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|dffpipe_pe9:ws_brp|dffe15a[10]                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                   ; Merged with NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                   ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                   ; Merged with NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                   ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                   ; Merged with NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                   ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]                                                                                   ; Merged with NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                   ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                   ; Merged with NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                   ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                   ; Merged with NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                  ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                  ; Merged with NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                  ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                  ; Merged with NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                  ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                  ; Merged with NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                  ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                  ; Merged with NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                  ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                  ; Merged with NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                  ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                  ; Merged with NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                  ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                  ; Merged with NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                  ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                  ; Merged with NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                  ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                  ; Merged with NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                  ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                  ; Merged with NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                  ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                  ; Merged with NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                  ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                  ; Merged with NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                  ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                  ; Merged with NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                  ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                  ; Merged with NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                  ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                  ; Merged with NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                  ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                  ; Merged with NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                  ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                  ; Merged with NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                  ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                  ; Merged with NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                  ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                  ; Merged with NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                  ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                  ; Merged with NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                  ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                  ; Merged with NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                  ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter|address_reg[27..31]                                                                                                                                                ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter|address_reg[32]                                                                                                                                                    ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter|byteen_reg[2,3]                                                                                                                                                    ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter|address_reg[32]                                                                                                                                                    ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                               ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                               ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                               ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                               ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                             ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                             ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                             ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                             ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                               ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                               ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                               ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                               ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                    ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                    ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                    ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                    ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                    ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                    ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                    ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                    ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][74]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][92]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][92]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][51]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][92]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][75]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][92]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][73]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][92]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][65]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][92]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][59]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][92]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][72]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][91]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][61]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][62]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][60]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][62]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                           ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                           ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                           ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                           ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                           ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                           ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                           ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                           ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][69]                                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][76]                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][75]                                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][76]                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                             ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                             ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                             ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                             ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                          ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                          ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                          ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                          ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[0..2,7,11,13,15,24,26,27]                                                                                                                                                         ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                               ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[6,9,12,14,18]                                                                                                                                                                     ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[21]                                                                                                                                                                               ;
; NIOS:u2|NIOS_new_sdram_controller_0:new_sdram_controller_0|i_addr[0..3,6..11]                                                                                                                                                                                                                                           ; Merged with NIOS:u2|NIOS_new_sdram_controller_0:new_sdram_controller_0|i_addr[12]                                                                                                                                                                                                                                                   ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|gen_stop_state                                                                                                                                                                                                                                        ; Merged with NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|stop_en                                                                                                                                                                                                                                               ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:mm_bridge_0_m0_agent|hold_waitrequest                                                                                                                                                                                                       ; Merged with NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOS_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                          ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                             ; Merged with NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOS_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                          ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                                      ; Merged with NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOS_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                          ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                                                                                     ; Merged with NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOS_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                          ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                      ; Merged with NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOS_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                          ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                               ; Merged with NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOS_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                          ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|waitrequest_reset_override                                                                                                                                                                        ; Merged with NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOS_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                                          ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][57]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][59]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][73]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][72]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                          ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_csr_translator|waitrequest_reset_override                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator|waitrequest_reset_override                                                                                                                                                                                          ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_csr_translator|waitrequest_reset_override                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                        ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_csr_translator|waitrequest_reset_override                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                           ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                           ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                           ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                           ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                           ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                           ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                           ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                           ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                    ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                    ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                    ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                    ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                    ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                    ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                    ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                    ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                               ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                               ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                               ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                               ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][57]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][51]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][59]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][51]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][51]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][73]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][51]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][51]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][51]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][51]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][72]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                          ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                          ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                          ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                          ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                             ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                             ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                             ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                             ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                             ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                             ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                             ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                             ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                               ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                               ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                               ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                               ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][57]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][51]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][59]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][51]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][65]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][51]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][73]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][51]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][74]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][51]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][75]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][51]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][92]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][51]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][91]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][72]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[3..5,20,25,28]                                                                                                                                                                    ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[10]                                                                                                                                                                               ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][57]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][51]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][59]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][51]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][65]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][51]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][73]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][51]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][74]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][51]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][75]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][51]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][92]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][51]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][91]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][72]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][61]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][60]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][62]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][60]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][57]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][51]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][59]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][51]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][65]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][51]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][73]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][51]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][74]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][51]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][75]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][51]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][92]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][51]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][91]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][72]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][61]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][60]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][62]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][60]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][57]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][51]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][59]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][51]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][65]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][51]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][73]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][51]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][74]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][51]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][75]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][51]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][92]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][51]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][91]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][72]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][61]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][60]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][62]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][60]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][57]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][51]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][59]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][51]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][65]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][51]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][73]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][51]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][74]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][51]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][75]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][51]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][92]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][51]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][91]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][72]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][61]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][60]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][62]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][60]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][61]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][60]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][62]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][60]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                     ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                     ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][64]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][92]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][62]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][63]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                            ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                            ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                               ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                               ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                           ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                           ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter|address_reg[0,32]                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][92]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][76]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][64]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][51]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][69]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][64]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][51]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][64]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][51]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][64]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][51]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][64]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][51]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][51]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][51]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][58]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][58]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][58]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][58]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][58]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][18]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][18]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][18]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][18]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][18]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][18]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_oci_dbrk:the_NIOS_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][58]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][77]                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][111]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][111]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][111]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][111]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][111]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][111]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][111]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][111]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][111]                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][111]                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][111]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][111]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][111]                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][111]                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][111]                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][111]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[0][111]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_cmd_mux_004:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_cmd_mux_003:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                                   ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_cmd_mux_004:cmd_mux_004|share_count[0]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count[0]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_cmd_mux_003:cmd_mux_005|share_count[0]                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][60]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][63]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][60]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][63]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][60]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][63]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][60]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][63]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][60]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][63]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][60]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][60]                                                                                                                                                                                              ; Merged with NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_nios2_gen2_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_nios2_gen2_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_new_sdram_controller_0:new_sdram_controller_0|m_next~9                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_new_sdram_controller_0:new_sdram_controller_0|m_next~10                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_new_sdram_controller_0:new_sdram_controller_0|m_next~13                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_new_sdram_controller_0:new_sdram_controller_0|m_next~14                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_new_sdram_controller_0:new_sdram_controller_0|m_next~16                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_new_sdram_controller_0:new_sdram_controller_0|i_next~4                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_new_sdram_controller_0:new_sdram_controller_0|i_next~5                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_new_sdram_controller_0:new_sdram_controller_0|i_next~6                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_new_sdram_controller_0:new_sdram_controller_0|i_state~14                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_new_sdram_controller_0:new_sdram_controller_0|i_state~15                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_new_sdram_controller_0:new_sdram_controller_0|i_state~16                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|stop_state~4                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|stop_state~5                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|restart_state~4                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|restart_state~5                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|restart_state~6                                                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|start_state~4                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|start_state~5                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det|bus_state~4                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det|bus_state~5                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftfsm_state~4                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftfsm_state~5                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftfsm_state~6                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shiftfsm_state~4                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shiftfsm_state~5                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shiftfsm_state~6                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state~4                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state~5                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state~6                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state~7                                                                                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|pop_tx_fifo_state                                                                                                                                                                                                                                     ; Merged with NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state.POP_TX_FIFO                                                                                                                                                                                                                             ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|tx_byte_state                                                                                                                                                                                                                                         ; Merged with NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state.TX_BYTE                                                                                                                                                                                                                                 ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state.GEN_7BIT_ADDR                                                                                                                                                                                                                           ; Merged with NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|gen_7bit_addr_state                                                                                                                                                                                                                                   ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|rx_byte_state                                                                                                                                                                                                                                         ; Merged with NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state.RX_BYTE                                                                                                                                                                                                                                 ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shiftfsm_state.RX_CLK_LOW                                                                                                                                                                                                                    ; Merged with NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|mst_rx_scl_low_cnt_en                                                                                                                                                                                                                           ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shiftfsm_state.RX_DONE                                                                                                                                                                                                                       ; Merged with NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|mst_rx_shift_done_gen                                                                                                                                                                                                                           ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftfsm_state.TX_DONE                                                                                                                                                                                                                       ; Merged with NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|mst_tx_shift_done_gen                                                                                                                                                                                                                           ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftfsm_state.TX_CLK_LOW                                                                                                                                                                                                                    ; Merged with NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|mst_tx_scl_low_cnt_en                                                                                                                                                                                                                           ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|start_en                                                                                                                                                                                                                                              ; Merged with NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state.GEN_START                                                                                                                                                                                                                               ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|restart_en                                                                                                                                                                                                                                            ; Merged with NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state.GEN_RESTART_7BIT                                                                                                                                                                                                                        ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|restart_state.RESTART_HOLD                                                                                                                                                                                                                      ; Merged with NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|restart_hold_cnt_en                                                                                                                                                                                                                             ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|restart_state.RESTART_DONE                                                                                                                                                                                                                      ; Merged with NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|restart_done                                                                                                                                                                                                                                    ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|restart_state.RESTART_SCL_LOW                                                                                                                                                                                                                   ; Merged with NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|restart_scl_low_cnt_en                                                                                                                                                                                                                          ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|stop_en                                                                                                                                                                                                                                               ; Merged with NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state.GEN_STOP                                                                                                                                                                                                                                ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|stop_state.STOP_DONE                                                                                                                                                                                                                            ; Merged with NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|stop_done                                                                                                                                                                                                                                       ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|pre_idle_state                                                                                                                                                                                                                                        ; Merged with NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state.PRE_IDLE                                                                                                                                                                                                                                ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|start_state.START_DONE                                                                                                                                                                                                                          ; Merged with NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|start_done                                                                                                                                                                                                                                      ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|stop_state.STOP_SCL_LOW                                                                                                                                                                                                                         ; Merged with NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|stop_scl_low_cnt_en                                                                                                                                                                                                                             ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|start_state.START_HOLD                                                                                                                                                                                                                          ; Merged with NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|start_hold_cnt_en                                                                                                                                                                                                                               ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det|load_tbuf_cnt                                                                                                                                                                                                                                   ; Merged with NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det|bus_state.BUS_LOAD_CNT                                                                                                                                                                                                                          ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|start_state.START_LOAD                                                                                                                                                                                                                          ; Merged with NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|load_start_hold_cnt                                                                                                                                                                                                                             ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det|tbuf_cnt_en                                                                                                                                                                                                                                     ; Merged with NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det|bus_state.BUS_COUNTING                                                                                                                                                                                                                          ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_nios2_gen2_0_cpu_debug_slave_tck|DRsize.011 ; Merged with NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftfsm_state.TX_CLK_HOLD                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                              ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|start_state.START_IDLE                                                                                                                                                                                                                          ; Merged with NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|start_sda_out                                                                                                                                                                                                                                   ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|mst_fsm_state.IDLE                                                                                                                                                                                                                                    ; Merged with NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|idle_state                                                                                                                                                                                                                                            ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det|bus_state.BUS_IDLE                                                                                                                                                                                                                              ; Merged with NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det|bus_idle                                                                                                                                                                                                                                        ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][50]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][49]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][48]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][47]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][46]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][45]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][44]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][43]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][42]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][41]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][40]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][39]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][38]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][37]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][36]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][35]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][34]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][33]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][32]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][31]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][30]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][29]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][28]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][27]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][26]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][25]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][24]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][23]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][22]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][21]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][20]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[31]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][50]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[30]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][49]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[29]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][48]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[28]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][47]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[27]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][46]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[26]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][45]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter|address_reg[26]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[25]                                                                                                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][44]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][42]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][41]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][40]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][39]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][38]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][37]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][36]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][35]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][34]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][33]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][32]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][31]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][30]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][29]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][28]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][27]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][26]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][25]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][24]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][23]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][22]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][21]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][20]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[31]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; read_addr[31]                                                                                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][50]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[30]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][49]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[29]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][48]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[28]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][47]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[27]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][46]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[26]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][45]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[25]                                                                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][44]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][43]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][42]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][41]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][40]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][39]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][38]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][37]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][36]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][35]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][34]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][33]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][32]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][31]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][30]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][29]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][28]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][27]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][26]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][25]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][24]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][23]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][22]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][21]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][20]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][50]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][49]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][48]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][47]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][46]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][45]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][44]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][43]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][42]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][41]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][40]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][39]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][38]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][37]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][36]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][35]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][34]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][33]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][32]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][31]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][30]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][29]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][28]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][27]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][26]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][25]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][24]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][23]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][22]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][21]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][20]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][50]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][49]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][48]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][47]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][46]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][45]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][44]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][43]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][42]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][41]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][40]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][39]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][38]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][37]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][36]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][35]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][34]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][33]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][32]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][31]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][30]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][29]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][28]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][27]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][26]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][25]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][24]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][23]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][22]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][21]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][20]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][50]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][49]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][48]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][47]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][46]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][45]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][44]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][43]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][42]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][41]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][40]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][39]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][38]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][37]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][36]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][35]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][34]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][33]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][32]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][31]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][30]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][29]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][28]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][27]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][26]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][25]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][24]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][23]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][22]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][21]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][20]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][50]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][49]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][48]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][47]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][46]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][45]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][44]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][43]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][42]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][41]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][40]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][39]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][38]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][37]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][36]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][35]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][34]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][33]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][32]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][31]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][30]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][29]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][28]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][27]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][26]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][25]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][24]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][23]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][22]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][21]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][20]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][50]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][49]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][48]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][47]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][46]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][45]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][44]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][43]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][42]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][41]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][40]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][39]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][38]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][37]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][36]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][35]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][34]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][33]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][32]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][31]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][30]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][29]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][28]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][27]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][26]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][25]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][24]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][23]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][22]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][21]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][20]                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2..32]                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                                                         ;
; Total Number of Removed Registers = 1021                                                                                                                                                                                                                                                                                ;                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                         ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                        ; Stuck at GND                   ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][50],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][49],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][48],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][47],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][46],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][45],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][44],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][43],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][42],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][41],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][40],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][39],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][38],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][37],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][36],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][35],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][34],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][33],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][32],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][31],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][30],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][29],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][28],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][27],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][26],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][25],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][24],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][23],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][22],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][21],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][20],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter|address_reg[26],                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[25],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][44],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][43],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][42],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][41],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][40],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][39],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][38],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][37],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][36],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][35],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][34],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][33],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][32],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][31],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][30],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][29],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][28],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][27],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][26],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][25],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][24],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][23],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][22],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][21],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][20],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[25],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][44],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][43],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][42],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][41],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][40],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][39],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][38],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][37],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][36],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][35],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][34],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][33],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][32],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][31],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][30],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][29],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][28],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][27],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][26],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][25],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][24],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][23],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][22],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][21],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][20],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][44],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][43],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][42],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][41],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][40],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][39],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][38],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][37],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][36],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][35],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][34],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][33],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][32],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][31],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][30],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][29],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][28],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][27],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][26],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][25],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][24],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][23],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][22],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][21],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][20],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][44],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][43],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][42],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][41],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][40],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][39],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][38],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][37],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][36],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][35],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][34],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][33],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][32],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][31],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][30],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][29],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][28],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][27],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][26],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][25],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][24],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][23],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][22],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][21],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][20],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][44],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][43],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][42],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][41],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][40],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][39],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][38],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][37],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][36],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][35],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][34],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][33],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][32],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][31],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][30],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][29],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][28],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][27],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][26],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][25],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][24],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][23],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][22],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][21],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][20],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][44],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][43],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][42],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][41],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][40],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][39],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][38],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][37],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][36],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][35],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][34],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][33],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][32],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][31],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][30],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][29],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][28],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][27],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][26],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][25],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][24],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][23],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][22],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][21],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][20],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][44],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][43],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][42],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][41],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][40],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][39],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][38],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][37],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][36],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][35],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][34],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][33],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][32],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][31],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][30],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][29],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][28],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][27],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][26],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][25],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][24],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][23],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][22],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][21],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][20],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[26],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[25],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[24],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[23],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[22],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[21],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[3],                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[2]                                                                                                                             ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter|address_reg[32]                                                                                                                                                  ; Stuck at GND                   ; NIOS:u2|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[31],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][50],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[30],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][49],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[29],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][48],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[28],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][47],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[27],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][46],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|altera_avalon_mm_bridge:mm_bridge_0|cmd_address[26],                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][45],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[31], read_addr[31],                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][50],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[30],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][49],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[29],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][48],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[28],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][47],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[27],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][46],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_address[26],                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][45],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][50],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][49],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][48],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][47],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][46],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][45],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][50],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][49],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][48],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][47],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][46],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][45],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][50],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][49],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][48],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][47],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][46],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][45],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][50],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][49],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][48],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][47],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][46],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][45],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][50],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][49],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][48],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][47],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][46],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][45]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_use_reg                                                                                                                                                       ; Stuck at GND                   ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_endofpacket,                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_data_field[15],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_data_field[12],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_data_field[11],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_data_field[10],                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_data_field[9],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_data_field[8],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_data_field[7],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_data_field[6],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_data_field[5],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_data_field[4],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_data_field[3],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_data_field[2],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_data_field[1],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_data_field[0],                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][64],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][51],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][64],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][51],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][64],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][51],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][64],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][51],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][64],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][51],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][64],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][51],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][64],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][51],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][18],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][18],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][18],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][18],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][18],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][18],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][18]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                              ; Stuck at GND                   ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                    ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port clock_enable ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                    ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                    ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[0][58],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[1][58],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[2][58],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[3][58],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[4][58],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[5][58],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[6][58],                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][58]                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[32]                                                                                                                          ; Lost Fanouts                   ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[31],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[30],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[29],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[28],                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[27]                                                                                                                            ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                  ; Stuck at GND                   ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][69],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][77],                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                    ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                         ; Stuck at GND                   ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][69],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][77],                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy,                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                           ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][76]                                                                                                                                                                                                            ; Stuck at GND                   ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][69],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[0][77],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][77],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][77]                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                            ; Lost Fanouts                   ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][90],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][90],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                          ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_oci_dbrk:the_NIOS_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                   ; Stuck at GND                   ; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_oci_dbrk:the_NIOS_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                          ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                        ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                             ; Lost Fanouts                   ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][90],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                           ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                           ; Lost Fanouts                   ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][90],                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                             ; Lost Fanouts                   ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][90],                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                           ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                            ; Lost Fanouts                   ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][93],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][93]                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                            ; Lost Fanouts                   ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][92],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][92]                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                            ; Lost Fanouts                   ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][91],                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][91]                                                                                                                                                                                                              ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                           ; Lost Fanouts                   ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][90],                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                        ; Lost Fanouts                   ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][90],                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ;                                ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                      ;
; NIOS:u2|NIOS_pio_1:pio_1|readdata[16]                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator|av_readdata_pre[16]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_pio_1:pio_1|readdata[15]                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_pio_1:pio_1|readdata[14]                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_pio_1:pio_1|readdata[13]                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_pio_1:pio_1|readdata[12]                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_pio_1:pio_1|readdata[11]                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_pio_1:pio_1|readdata[10]                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_pio_1:pio_1|readdata[9]                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_pio_1:pio_1|readdata[8]                                                                                                                                                                                                                                                                                  ; Stuck at GND                   ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                                                                                          ; Stuck at GND                   ; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                                                                                    ; Stuck at GND                   ; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|W_control_rd_data[31]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                                                                                    ; Stuck at GND                   ; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|W_control_rd_data[30]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                                                                                    ; Stuck at GND                   ; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|W_control_rd_data[29]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                                                                                    ; Stuck at GND                   ; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|W_control_rd_data[28]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                                                                                    ; Stuck at GND                   ; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|W_control_rd_data[27]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                                                                                    ; Stuck at GND                   ; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|W_control_rd_data[26]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                                                                                    ; Stuck at GND                   ; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|W_control_rd_data[25]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                                                                                    ; Stuck at GND                   ; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|W_control_rd_data[24]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                                                                                    ; Stuck at GND                   ; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|W_control_rd_data[23]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                                                                                    ; Stuck at GND                   ; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|W_control_rd_data[22]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                                                                                    ; Stuck at GND                   ; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|W_control_rd_data[21]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                                                                                    ; Stuck at GND                   ; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|W_control_rd_data[20]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                                                                                    ; Stuck at GND                   ; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|W_control_rd_data[19]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                                                                                    ; Stuck at GND                   ; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|W_control_rd_data[18]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                                                                                    ; Stuck at GND                   ; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|W_control_rd_data[17]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                                                                                    ; Stuck at GND                   ; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|W_control_rd_data[15]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                                                                                    ; Stuck at GND                   ; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|W_control_rd_data[14]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                                                                                    ; Stuck at GND                   ; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|W_control_rd_data[13]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                                                                                    ; Stuck at GND                   ; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|W_control_rd_data[12]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                                                                                    ; Stuck at GND                   ; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|W_control_rd_data[11]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                                                                                    ; Stuck at GND                   ; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|W_control_rd_data[10]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                                                                                     ; Stuck at GND                   ; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|W_control_rd_data[9]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                                                                                     ; Stuck at GND                   ; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|W_control_rd_data[8]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                                                                                     ; Stuck at GND                   ; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|W_control_rd_data[7]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                                                                                     ; Stuck at GND                   ; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|W_control_rd_data[6]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                                                                                     ; Stuck at GND                   ; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|W_control_rd_data[5]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                                                                                     ; Stuck at GND                   ; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|W_control_rd_data[4]                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_oci_dbrk:the_NIOS_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                         ; Stuck at GND                   ; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                      ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_pio_1:pio_1|readdata[19]                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator|av_readdata_pre[19]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_byteenable[1]                                                                                                                                                                                                                                                      ; Stuck at VCC                   ; NIOS:u2|altera_avalon_mm_bridge:mm_bridge_0|cmd_byteenable[1]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_byteenable[0]                                                                                                                                                                                                                                                      ; Stuck at VCC                   ; NIOS:u2|altera_avalon_mm_bridge:mm_bridge_0|cmd_byteenable[0]                                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_pio_1:pio_1|readdata[31]                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator|av_readdata_pre[31]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                             ; Lost Fanouts                   ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                               ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                             ; Lost Fanouts                   ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                               ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                             ; Lost Fanouts                   ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                               ;
; NIOS:u2|NIOS_pio_1:pio_1|readdata[30]                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator|av_readdata_pre[30]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                           ; Lost Fanouts                   ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                             ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                           ; Lost Fanouts                   ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                             ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                           ; Lost Fanouts                   ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                             ;
; NIOS:u2|NIOS_pio_1:pio_1|readdata[29]                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator|av_readdata_pre[29]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                                             ; Lost Fanouts                   ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                                               ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                                             ; Lost Fanouts                   ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                                               ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                             ; Lost Fanouts                   ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                               ;
; NIOS:u2|NIOS_pio_1:pio_1|readdata[28]                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator|av_readdata_pre[28]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_pio_1:pio_1|readdata[27]                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator|av_readdata_pre[27]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_pio_1:pio_1|readdata[26]                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator|av_readdata_pre[26]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_pio_1:pio_1|readdata[25]                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator|av_readdata_pre[25]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_pio_1:pio_1|readdata[24]                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator|av_readdata_pre[24]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                           ; Lost Fanouts                   ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                             ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                           ; Lost Fanouts                   ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                             ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                           ; Lost Fanouts                   ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                             ;
; NIOS:u2|NIOS_pio_1:pio_1|readdata[23]                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator|av_readdata_pre[23]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                                                                        ; Lost Fanouts                   ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                                                                          ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][92]                                                                                                                                                                                        ; Lost Fanouts                   ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][92]                                                                                                                                                                                          ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                        ; Lost Fanouts                   ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                          ;
; NIOS:u2|NIOS_pio_1:pio_1|readdata[22]                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator|av_readdata_pre[22]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_pio_1:pio_1|readdata[21]                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator|av_readdata_pre[21]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                             ; Stuck at GND                   ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                           ; Stuck at GND                   ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                             ; Stuck at GND                   ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_pio_1:pio_1|readdata[20]                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator|av_readdata_pre[20]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_pio_1:pio_1|readdata[18]                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator|av_readdata_pre[18]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_pio_1:pio_1|readdata[17]                                                                                                                                                                                                                                                                                 ; Stuck at GND                   ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator|av_readdata_pre[17]                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                           ; Stuck at GND                   ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                        ; Stuck at GND                   ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                             ; Lost Fanouts                   ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                               ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                           ; Lost Fanouts                   ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                             ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                                             ; Lost Fanouts                   ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                                               ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                           ; Lost Fanouts                   ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                             ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                                                                        ; Lost Fanouts                   ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                                                                          ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                                                                                    ; Stuck at GND                   ; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|W_control_rd_data[16]                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][111]                                                                                                                                                                                       ; Stuck at GND                   ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][111]                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][111]                                                                                                                                                                                          ; Stuck at GND                   ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][111]                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[1][111]                                                                                                                                                                                                            ; Stuck at GND                   ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo|mem[0][111]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][111]                                                                                                                                                                                                          ; Stuck at GND                   ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][111]                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[1][111]                                                                                                                                                                                                            ; Stuck at GND                   ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo|mem[0][111]                                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][111]                                                                                                                                                                                        ; Stuck at GND                   ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][111]                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][111]                                                                                                                                                                                                 ; Stuck at GND                   ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][111]                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[2][111]                                                                                                                                                                                                           ; Stuck at GND                   ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo|mem[1][111]                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_cmd_mux_004:cmd_mux_004|share_count_zero_flag                                                                                                                                                                                                 ; Stuck at VCC                   ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_cmd_mux_004:cmd_mux_004|share_count[0]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count_zero_flag                                                                                                                                                                                                 ; Stuck at VCC                   ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_cmd_mux_003:cmd_mux_003|share_count[0]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_cmd_mux_003:cmd_mux_005|share_count_zero_flag                                                                                                                                                                                                 ; Stuck at VCC                   ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_cmd_mux_003:cmd_mux_005|share_count[0]                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                         ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts                   ; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftfsm_state~6                                                                                                                                                                                                                           ; Lost Fanouts                   ; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftfsm_state.TX_CLK_HOLD                                                                                                                                                                                                                   ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter|address_reg[0]                                                                                                                                                   ; Stuck at GND                   ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                                                                       ; due to stuck port data_in      ;                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3463  ;
; Number of registers using Synchronous Clear  ; 496   ;
; Number of registers using Synchronous Load   ; 528   ;
; Number of registers using Asynchronous Clear ; 2240  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1684  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                     ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; NIOS:u2|NIOS_new_sdram_controller_0:new_sdram_controller_0|m_cmd[1]                                                                                                                                                                   ; 2       ;
; NIOS:u2|NIOS_new_sdram_controller_0:new_sdram_controller_0|m_cmd[3]                                                                                                                                                                   ; 1       ;
; NIOS:u2|NIOS_new_sdram_controller_0:new_sdram_controller_0|m_cmd[2]                                                                                                                                                                   ; 2       ;
; NIOS:u2|NIOS_new_sdram_controller_0:new_sdram_controller_0|m_cmd[0]                                                                                                                                                                   ; 2       ;
; NIOS:u2|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_waitrequest                                                                                                                                                                        ; 9       ;
; NIOS:u2|NIOS_new_sdram_controller_0:new_sdram_controller_0|i_addr[12]                                                                                                                                                                 ; 11      ;
; NIOS:u2|NIOS_new_sdram_controller_0:new_sdram_controller_0|i_cmd[1]                                                                                                                                                                   ; 2       ;
; NIOS:u2|NIOS_new_sdram_controller_0:new_sdram_controller_0|i_cmd[3]                                                                                                                                                                   ; 2       ;
; NIOS:u2|NIOS_new_sdram_controller_0:new_sdram_controller_0|i_cmd[2]                                                                                                                                                                   ; 2       ;
; NIOS:u2|NIOS_new_sdram_controller_0:new_sdram_controller_0|i_cmd[0]                                                                                                                                                                   ; 2       ;
; vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a0                                                                                                                      ; 8       ;
; camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component|dcfifo_paq1:auto_generated|a_graycounter_ov6:rdptr_g1p|counter5a0                                                                                                                ; 8       ;
; NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOS_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                        ; 26      ;
; NIOS:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                     ; 549     ;
; NIOS:u2|altera_reset_controller:rst_controller_001|r_sync_rst_chain[1]                                                                                                                                                                ; 1       ;
; NIOS:u2|NIOS_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[12]                                                                                                                                                        ; 2       ;
; NIOS:u2|NIOS_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[11]                                                                                                                                                        ; 2       ;
; NIOS:u2|NIOS_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[10]                                                                                                                                                        ; 2       ;
; NIOS:u2|NIOS_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[9]                                                                                                                                                         ; 2       ;
; NIOS:u2|NIOS_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[8]                                                                                                                                                         ; 2       ;
; NIOS:u2|NIOS_new_sdram_controller_0:new_sdram_controller_0|refresh_counter[6]                                                                                                                                                         ; 2       ;
; vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a0                                                                                                                      ; 7       ;
; vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|a_graycounter_ov6:rdptr_g1p|parity6                                                                                                                         ; 5       ;
; camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component|dcfifo_paq1:auto_generated|a_graycounter_ov6:rdptr_g1p|parity6                                                                                                                   ; 5       ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                      ; 2       ;
; NIOS:u2|altera_avalon_mm_bridge:mm_bridge_0|use_reg                                                                                                                                                                                   ; 44      ;
; fifo_flag_sel                                                                                                                                                                                                                         ; 3       ;
; NIOS:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                      ; 1       ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_csr_translator|waitrequest_reset_override                                                                                                       ; 8       ;
; NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                   ; 4       ;
; NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOS_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                    ; 11      ;
; NIOS:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                             ; 1       ;
; NIOS:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                             ; 4       ;
; NIOS:u2|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                                                                                                                ; 2       ;
; vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|a_graycounter_kdc:wrptr_g1p|parity9                                                                                                                         ; 5       ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|hbreak_enabled                                                                                                                                                       ; 6       ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                               ; 6       ;
; NIOS:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                      ; 1       ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                      ; 2       ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|F_pc[24]                                                                                                                                                             ; 2       ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|F_pc[14]                                                                                                                                                             ; 2       ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                      ; 2       ;
; NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                            ; 3       ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|mst_rx_scl_out                                                                                                                                                ; 1       ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|mst_tx_scl_out                                                                                                                                                ; 1       ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|restart_scl_out                                                                                                                                               ; 1       ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|stop_scl_out                                                                                                                                                  ; 1       ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|mst_rx_sda_out                                                                                                                                                ; 1       ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|mst_tx_sda_out                                                                                                                                                ; 1       ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|start_sda_out                                                                                                                                                 ; 2       ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|restart_sda_out                                                                                                                                               ; 1       ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen|stop_sda_out                                                                                                                                                  ; 1       ;
; NIOS:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                             ; 1       ;
; NIOS:u2|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                                                                                                                ; 1       ;
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|empty                                                                                                               ; 2       ;
; camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component|dcfifo_paq1:auto_generated|a_graycounter_kdc:wrptr_g1p|counter8a0                                                                                                                ; 9       ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3] ; 2       ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2] ; 2       ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1] ; 2       ;
; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0] ; 2       ;
; NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOS_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                        ; 3       ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|scl_int_reg                                                                                                                                                       ; 19      ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shiftbit_counter[3]                                                                                                                                        ; 7       ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|empty_d2                                                                                                                                                              ; 1       ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|empty_d1                                                                                                                                                              ; 2       ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftbit_counter[3]                                                                                                                                        ; 4       ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|sda_hold[0]                                                                                                                                                               ; 2       ;
; NIOS:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                             ; 1       ;
; camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component|dcfifo_paq1:auto_generated|a_graycounter_kdc:wrptr_g1p|parity9                                                                                                                   ; 2       ;
; NIOS:u2|NIOS_timer_0:timer_0|internal_counter[16]                                                                                                                                                                                     ; 3       ;
; NIOS:u2|NIOS_timer_0:timer_0|internal_counter[13]                                                                                                                                                                                     ; 3       ;
; NIOS:u2|NIOS_timer_0:timer_0|internal_counter[12]                                                                                                                                                                                     ; 3       ;
; NIOS:u2|NIOS_timer_0:timer_0|internal_counter[11]                                                                                                                                                                                     ; 3       ;
; NIOS:u2|NIOS_timer_0:timer_0|internal_counter[6]                                                                                                                                                                                      ; 3       ;
; NIOS:u2|NIOS_timer_0:timer_0|internal_counter[5]                                                                                                                                                                                      ; 3       ;
; NIOS:u2|NIOS_timer_0:timer_0|internal_counter[4]                                                                                                                                                                                      ; 3       ;
; NIOS:u2|NIOS_timer_0:timer_0|internal_counter[3]                                                                                                                                                                                      ; 3       ;
; NIOS:u2|NIOS_timer_0:timer_0|internal_counter[2]                                                                                                                                                                                      ; 3       ;
; NIOS:u2|NIOS_timer_0:timer_0|internal_counter[1]                                                                                                                                                                                      ; 3       ;
; NIOS:u2|NIOS_timer_0:timer_0|internal_counter[0]                                                                                                                                                                                      ; 3       ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm|idle_state                                                                                                                                                          ; 4       ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|scl_low[0]                                                                                                                                                                ; 2       ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr|scl_high[0]                                                                                                                                                               ; 2       ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[10]                                                                                                                                                       ; 2       ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[4]                                                                                                                                                        ; 2       ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[3]                                                                                                                                                        ; 2       ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[2]                                                                                                                                                        ; 2       ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[1]                                                                                                                                                        ; 2       ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[0]                                                                                                                                                        ; 2       ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[15]                                                                                                                                                       ; 2       ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[14]                                                                                                                                                       ; 2       ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[13]                                                                                                                                                       ; 2       ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[12]                                                                                                                                                       ; 2       ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[11]                                                                                                                                                       ; 2       ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[9]                                                                                                                                                        ; 2       ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[8]                                                                                                                                                        ; 2       ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[7]                                                                                                                                                        ; 2       ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[6]                                                                                                                                                        ; 2       ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[5]                                                                                                                                                        ; 2       ;
; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp|scl_in_synced                                                                                                                                                     ; 2       ;
; Total number of inverted registers = 141*                                                                                                                                                                                             ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                                                 ; Megafunction                                                                                                                ; Type ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------+
; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|internal_out_payload[0..15] ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|mem_rtl_0 ; RAM  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top_vga_sdram|NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|read_address[0]                                                                                                                                                                                                                                     ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |top_vga_sdram|vga_gen:vga_gen_inst|pixel_colors[2]                                                                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator|wait_latency_counter[0]                                                                                                                                                                                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |top_vga_sdram|write_addr[4]                                                                                                                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top_vga_sdram|NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|write_address[0]                                                                                                                                                                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top_vga_sdram|NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|internal_used[0]                                                                                                                                                                                                                                    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo|mem_used[6]                                                                                                                                                                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_vga_sdram|NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|d_writedata[31]                                                                                                                                                                                                                                    ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter|data_reg[2]                                                                                                                                                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |top_vga_sdram|NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOS_jtag_uart_0_alt_jtag_atlantic|count[8]                                                                                                                                                                                                                  ;
; 3:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; Yes        ; |top_vga_sdram|NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|E_src1[10]                                                                                                                                                                                                                                         ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |top_vga_sdram|NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|E_src1[0]                                                                                                                                                                                                                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top_vga_sdram|NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|E_src2[0]                                                                                                                                                                                                                                          ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |top_vga_sdram|NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|D_iw[21]                                                                                                                                                                                                                                           ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |top_vga_sdram|NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|D_iw[28]                                                                                                                                                                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[0]                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator|wait_latency_counter[1]                                                                                                                                                                                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top_vga_sdram|NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|E_shift_rot_result[28]                                                                                                                                                                                                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top_vga_sdram|NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[7]                                                                                                                                                                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |top_vga_sdram|NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[6]                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top_vga_sdram|NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|write_address[1]                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top_vga_sdram|NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|read_address[1]                                                                                                                                                                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top_vga_sdram|NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|internal_used[2]                                                                                                                                                                                                                                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |top_vga_sdram|vga_gen:vga_gen_inst|idle_cnt[11]                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top_vga_sdram|NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|W_alu_result[25]                                                                                                                                                                                                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top_vga_sdram|NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOS_jtag_uart_0_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                               ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |top_vga_sdram|NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|E_src2[5]                                                                                                                                                                                                                                          ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |top_vga_sdram|NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|E_src2[18]                                                                                                                                                                                                                                         ;
; 4:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |top_vga_sdram|NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]                                                                                          ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |top_vga_sdram|NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]                                                                                          ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |top_vga_sdram|NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5]                                                                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |top_vga_sdram|NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27]                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |top_vga_sdram|read_addr[24]                                                                                                                                                                                                                                                                                                       ;
; 4:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |top_vga_sdram|NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|F_pc[10]                                                                                                                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top_vga_sdram|NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|readdata[0]                                                                                                                                                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_vga_sdram|NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_nios2_gen2_0_cpu_debug_slave_tck|sr[36] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_vga_sdram|NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |top_vga_sdram|NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_nios2_gen2_0_cpu_debug_slave_tck|sr[3]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_vga_sdram|NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top_vga_sdram|NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|d_byteenable[3]                                                                                                                                                                                                                                    ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |top_vga_sdram|NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOS_jtag_uart_0_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                               ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top_vga_sdram|NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOS_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |top_vga_sdram|NIOS:u2|NIOS_new_sdram_controller_0:new_sdram_controller_0|NIOS_new_sdram_controller_0_input_efifo_module:the_NIOS_new_sdram_controller_0_input_efifo_module|entries[0]                                                                                                                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_vga_sdram|NIOS:u2|NIOS_new_sdram_controller_0:new_sdram_controller_0|m_dqm[1]                                                                                                                                                                                                                                                 ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |top_vga_sdram|NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|W_control_rd_data[3]                                                                                                                                                                                                                               ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top_vga_sdram|NIOS:u2|NIOS_new_sdram_controller_0:new_sdram_controller_0|m_addr[10]                                                                                                                                                                                                                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |top_vga_sdram|NIOS:u2|NIOS_new_sdram_controller_0:new_sdram_controller_0|m_addr[4]                                                                                                                                                                                                                                                ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |top_vga_sdram|NIOS:u2|NIOS_new_sdram_controller_0:new_sdram_controller_0|m_addr[0]                                                                                                                                                                                                                                                ;
; 7:1                ; 44 bits   ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |top_vga_sdram|NIOS:u2|NIOS_new_sdram_controller_0:new_sdram_controller_0|active_addr[13]                                                                                                                                                                                                                                          ;
; 14:1               ; 2 bits    ; 18 LEs        ; 10 LEs               ; 8 LEs                  ; Yes        ; |top_vga_sdram|NIOS:u2|NIOS_new_sdram_controller_0:new_sdram_controller_0|m_count[1]                                                                                                                                                                                                                                               ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |top_vga_sdram|NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|F_pc[24]                                                                                                                                                                                                                                           ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |top_vga_sdram|NIOS:u2|NIOS_new_sdram_controller_0:new_sdram_controller_0|m_data[12]                                                                                                                                                                                                                                               ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_vga_sdram|NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|clk_cnt[1]                                                                                                                                                                                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |top_vga_sdram|vga_gen:vga_gen_inst|VGA_G_OUT[3]                                                                                                                                                                                                                                                                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_vga_sdram|NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftfsm_nx_state                                                                                                                                                                                                                        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_vga_sdram|NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter|tx_shiftbit_counter_nxt[0]                                                                                                                                                                                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_vga_sdram|NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shiftbit_counter_nxt[0]                                                                                                                                                                                                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_vga_sdram|NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt|Add1                                                                                                                                                                                                                                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |top_vga_sdram|NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txout:u_txout|sda_hold_cnt_nxt[7]                                                                                                                                                                                                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top_vga_sdram|NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter|rx_shiftfsm_nx_state                                                                                                                                                                                                                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |top_vga_sdram|NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|E_logic_result[0]                                                                                                                                                                                                                                  ;
; 4:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |top_vga_sdram|NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|W_rf_wr_data[11]                                                                                                                                                                                                                                   ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top_vga_sdram|NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|W_rf_wr_data[1]                                                                                                                                                                                                                                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top_vga_sdram|NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|D_dst_regnum[2]                                                                                                                                                                                                                                    ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |top_vga_sdram|Selector1                                                                                                                                                                                                                                                                                                           ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top_vga_sdram|NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_router:router|src_channel[5]                                                                                                                                                                                                                ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |top_vga_sdram|NIOS:u2|NIOS_new_sdram_controller_0:new_sdram_controller_0|Selector35                                                                                                                                                                                                                                               ;
; 12:1               ; 2 bits    ; 16 LEs        ; 10 LEs               ; 6 LEs                  ; No         ; |top_vga_sdram|NIOS:u2|NIOS_new_sdram_controller_0:new_sdram_controller_0|Selector24                                                                                                                                                                                                                                               ;
; 16:1               ; 2 bits    ; 20 LEs        ; 14 LEs               ; 6 LEs                  ; No         ; |top_vga_sdram|NIOS:u2|NIOS_new_sdram_controller_0:new_sdram_controller_0|Selector27                                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram|altsyncram_tuh1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram|altsyncram_bsh1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|NIOS_jtag_uart_0_scfifo_w:the_NIOS_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|NIOS_jtag_uart_0_scfifo_r:the_NIOS_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Source assignments for NIOS:u2|NIOS_new_sdram_controller_0:new_sdram_controller_0 ;
+-----------------------------+-------+------+--------------------------------------+
; Assignment                  ; Value ; From ; To                                   ;
+-----------------------------+-------+------+--------------------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]                           ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]                           ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]                           ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]                            ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]                            ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]                             ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]                             ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                                   ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0                     ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0                      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0                      ;
+-----------------------------+-------+------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_register_bank_a_module:NIOS_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_register_bank_b_module:NIOS_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                            ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_nios2_gen2_0_cpu_nios2_ocimem|NIOS_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS:u2|NIOS_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_h5n1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                             ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_cmd_demux_002:cmd_demux_002 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                             ;
+-----------------+-------+------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_cmd_demux_001:rsp_demux_003 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_rsp_demux_004:rsp_demux_004 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_cmd_demux_001:rsp_demux_005 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                        ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                     ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_rsp_demux:rsp_demux_006 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_rsp_demux:rsp_demux_007 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_rsp_demux:rsp_demux_008 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                    ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                            ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                        ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                        ;
+-------------------+-------+------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for NIOS:u2|altera_reset_controller:rst_controller_001 ;
+-------------------+-------+------+----------------------------------------+
; Assignment        ; Value ; From ; To                                     ;
+-------------------+-------+------+----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1] ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0] ;
+-------------------+-------+------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                            ;
+-------------------+-------+------+-----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                    ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                ;
+-------------------+-------+------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------+
; Source assignments for vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+----------------------+
; Assignment                      ; Value ; From ; To                   ;
+---------------------------------+-------+------+----------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                    ;
+---------------------------------+-------+------+----------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated ;
+---------------------------------------+-------+------+-------------------------------------------+
; Assignment                            ; Value ; From ; To                                        ;
+---------------------------------------+-------+------+-------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                         ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                         ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                         ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                   ;
+---------------------------------------+-------+------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|a_graycounter_ov6:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|a_graycounter_kdc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|altsyncram_o8d1:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|alt_synch_pipe_9pl:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|dffpipe_pe9:ws_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|dffpipe_pe9:ws_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|alt_synch_pipe_apl:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                             ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                             ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; Source assignments for camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+----------------------------+
; Assignment                      ; Value ; From ; To                         ;
+---------------------------------+-------+------+----------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                          ;
+---------------------------------+-------+------+----------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component|dcfifo_paq1:auto_generated ;
+---------------------------------------+-------+------+-------------------------------------------------+
; Assignment                            ; Value ; From ; To                                              ;
+---------------------------------------+-------+------+-------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                               ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                               ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                               ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                               ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                         ;
+---------------------------------------+-------+------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component|dcfifo_paq1:auto_generated|a_graycounter_ov6:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                 ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                            ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component|dcfifo_paq1:auto_generated|a_graycounter_kdc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                 ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                            ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component|dcfifo_paq1:auto_generated|altsyncram_o8d1:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component|dcfifo_paq1:auto_generated|alt_synch_pipe_bpl:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                   ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component|dcfifo_paq1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component|dcfifo_paq1:auto_generated|alt_synch_pipe_cpl:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                  ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                   ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component|dcfifo_paq1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                    ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                     ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_40n1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_SYS:u0|PLL_SYS_0002:pll_sys_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                      ;
+--------------------------------------+------------------------+-------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                    ;
; fractional_vco_multiplier            ; false                  ; String                                    ;
; pll_type                             ; General                ; String                                    ;
; pll_subtype                          ; General                ; String                                    ;
; number_of_clocks                     ; 4                      ; Signed Integer                            ;
; operation_mode                       ; normal                 ; String                                    ;
; deserialization_factor               ; 4                      ; Signed Integer                            ;
; data_rate                            ; 0                      ; Signed Integer                            ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                            ;
; output_clock_frequency0              ; 80.000000 MHz          ; String                                    ;
; phase_shift0                         ; 0 ps                   ; String                                    ;
; duty_cycle0                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency1              ; 80.000000 MHz          ; String                                    ;
; phase_shift1                         ; 9375 ps                ; String                                    ;
; duty_cycle1                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency2              ; 25.000000 MHz          ; String                                    ;
; phase_shift2                         ; 0 ps                   ; String                                    ;
; duty_cycle2                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency3              ; 24.000000 MHz          ; String                                    ;
; phase_shift3                         ; 0 ps                   ; String                                    ;
; duty_cycle3                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency4              ; 0 MHz                  ; String                                    ;
; phase_shift4                         ; 0 ps                   ; String                                    ;
; duty_cycle4                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency5              ; 0 MHz                  ; String                                    ;
; phase_shift5                         ; 0 ps                   ; String                                    ;
; duty_cycle5                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency6              ; 0 MHz                  ; String                                    ;
; phase_shift6                         ; 0 ps                   ; String                                    ;
; duty_cycle6                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency7              ; 0 MHz                  ; String                                    ;
; phase_shift7                         ; 0 ps                   ; String                                    ;
; duty_cycle7                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency8              ; 0 MHz                  ; String                                    ;
; phase_shift8                         ; 0 ps                   ; String                                    ;
; duty_cycle8                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency9              ; 0 MHz                  ; String                                    ;
; phase_shift9                         ; 0 ps                   ; String                                    ;
; duty_cycle9                          ; 50                     ; Signed Integer                            ;
; output_clock_frequency10             ; 0 MHz                  ; String                                    ;
; phase_shift10                        ; 0 ps                   ; String                                    ;
; duty_cycle10                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency11             ; 0 MHz                  ; String                                    ;
; phase_shift11                        ; 0 ps                   ; String                                    ;
; duty_cycle11                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency12             ; 0 MHz                  ; String                                    ;
; phase_shift12                        ; 0 ps                   ; String                                    ;
; duty_cycle12                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency13             ; 0 MHz                  ; String                                    ;
; phase_shift13                        ; 0 ps                   ; String                                    ;
; duty_cycle13                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency14             ; 0 MHz                  ; String                                    ;
; phase_shift14                        ; 0 ps                   ; String                                    ;
; duty_cycle14                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency15             ; 0 MHz                  ; String                                    ;
; phase_shift15                        ; 0 ps                   ; String                                    ;
; duty_cycle15                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency16             ; 0 MHz                  ; String                                    ;
; phase_shift16                        ; 0 ps                   ; String                                    ;
; duty_cycle16                         ; 50                     ; Signed Integer                            ;
; output_clock_frequency17             ; 0 MHz                  ; String                                    ;
; phase_shift17                        ; 0 ps                   ; String                                    ;
; duty_cycle17                         ; 50                     ; Signed Integer                            ;
; clock_name_0                         ;                        ; String                                    ;
; clock_name_1                         ;                        ; String                                    ;
; clock_name_2                         ;                        ; String                                    ;
; clock_name_3                         ;                        ; String                                    ;
; clock_name_4                         ;                        ; String                                    ;
; clock_name_5                         ;                        ; String                                    ;
; clock_name_6                         ;                        ; String                                    ;
; clock_name_7                         ;                        ; String                                    ;
; clock_name_8                         ;                        ; String                                    ;
; clock_name_global_0                  ; false                  ; String                                    ;
; clock_name_global_1                  ; false                  ; String                                    ;
; clock_name_global_2                  ; false                  ; String                                    ;
; clock_name_global_3                  ; false                  ; String                                    ;
; clock_name_global_4                  ; false                  ; String                                    ;
; clock_name_global_5                  ; false                  ; String                                    ;
; clock_name_global_6                  ; false                  ; String                                    ;
; clock_name_global_7                  ; false                  ; String                                    ;
; clock_name_global_8                  ; false                  ; String                                    ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                            ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                            ;
; m_cnt_bypass_en                      ; false                  ; String                                    ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                    ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                            ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                            ;
; n_cnt_bypass_en                      ; false                  ; String                                    ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                    ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en0                     ; false                  ; String                                    ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                    ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en1                     ; false                  ; String                                    ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                    ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en2                     ; false                  ; String                                    ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                    ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en3                     ; false                  ; String                                    ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                    ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en4                     ; false                  ; String                                    ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                    ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en5                     ; false                  ; String                                    ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                    ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en6                     ; false                  ; String                                    ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                    ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en7                     ; false                  ; String                                    ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                    ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en8                     ; false                  ; String                                    ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                    ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en9                     ; false                  ; String                                    ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                    ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en10                    ; false                  ; String                                    ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                    ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en11                    ; false                  ; String                                    ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                    ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en12                    ; false                  ; String                                    ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                    ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en13                    ; false                  ; String                                    ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                    ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en14                    ; false                  ; String                                    ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                    ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en15                    ; false                  ; String                                    ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                    ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en16                    ; false                  ; String                                    ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                    ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                            ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                            ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                            ;
; c_cnt_bypass_en17                    ; false                  ; String                                    ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                    ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                    ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                            ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                            ;
; pll_vco_div                          ; 1                      ; Signed Integer                            ;
; pll_slf_rst                          ; false                  ; String                                    ;
; pll_bw_sel                           ; low                    ; String                                    ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                    ;
; pll_cp_current                       ; 0                      ; Signed Integer                            ;
; pll_bwctrl                           ; 0                      ; Signed Integer                            ;
; pll_fractional_division              ; 1                      ; Signed Integer                            ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                            ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                    ;
; mimic_fbclk_type                     ; gclk                   ; String                                    ;
; pll_fbclk_mux_1                      ; glb                    ; String                                    ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                    ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                    ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                            ;
; refclk1_frequency                    ; 0 MHz                  ; String                                    ;
; pll_clkin_0_src                      ; clk_0                  ; String                                    ;
; pll_clkin_1_src                      ; clk_0                  ; String                                    ;
; pll_clk_loss_sw_en                   ; false                  ; String                                    ;
; pll_auto_clk_sw_en                   ; false                  ; String                                    ;
; pll_manu_clk_sw_en                   ; false                  ; String                                    ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                            ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                    ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                    ;
+--------------------------------------+------------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|altera_avalon_i2c:i2c_0 ;
+-----------------+-------+----------------------------------------------------+
; Parameter Name  ; Value ; Type                                               ;
+-----------------+-------+----------------------------------------------------+
; USE_AV_ST       ; 0     ; Signed Integer                                     ;
; FIFO_DEPTH      ; 4     ; Signed Integer                                     ;
; FIFO_DEPTH_LOG2 ; 2     ; Signed Integer                                     ;
+-----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr ;
+-----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------+
; USE_AV_ST       ; 0     ; Signed Integer                                                                 ;
; FIFO_DEPTH      ; 4     ; Signed Integer                                                                 ;
; FIFO_DEPTH_LOG2 ; 2     ; Signed Integer                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; IDLE           ; 000   ; Unsigned Binary                                                                             ;
; RX_CLK_LOAD    ; 001   ; Unsigned Binary                                                                             ;
; RX_CLK_LOW     ; 010   ; Unsigned Binary                                                                             ;
; RX_CLK_HIGH    ; 011   ; Unsigned Binary                                                                             ;
; RX_HOLD        ; 100   ; Unsigned Binary                                                                             ;
; RX_DONE        ; 101   ; Unsigned Binary                                                                             ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; TX_IDLE        ; 000   ; Unsigned Binary                                                                             ;
; TX_CLK_LOAD    ; 001   ; Unsigned Binary                                                                             ;
; TX_CLK_LOW     ; 010   ; Unsigned Binary                                                                             ;
; TX_CLK_HIGH    ; 011   ; Unsigned Binary                                                                             ;
; TX_CLK_HOLD    ; 100   ; Unsigned Binary                                                                             ;
; TX_DONE        ; 101   ; Unsigned Binary                                                                             ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; BUS_IDLE       ; 00    ; Unsigned Binary                                                                             ;
; BUS_BUSY       ; 01    ; Unsigned Binary                                                                             ;
; BUS_LOAD_CNT   ; 10    ; Unsigned Binary                                                                             ;
; BUS_COUNTING   ; 11    ; Unsigned Binary                                                                             ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen ;
+-----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------+
; START_IDLE      ; 00    ; Unsigned Binary                                                                            ;
; START_LOAD      ; 01    ; Unsigned Binary                                                                            ;
; START_HOLD      ; 10    ; Unsigned Binary                                                                            ;
; START_DONE      ; 11    ; Unsigned Binary                                                                            ;
; RESTART_IDLE    ; 000   ; Unsigned Binary                                                                            ;
; RESTART_LOAD    ; 001   ; Unsigned Binary                                                                            ;
; RESTART_SCL_LOW ; 010   ; Unsigned Binary                                                                            ;
; RESTART_SETUP   ; 011   ; Unsigned Binary                                                                            ;
; RESTART_HOLD    ; 100   ; Unsigned Binary                                                                            ;
; RESTART_DONE    ; 101   ; Unsigned Binary                                                                            ;
; STOP_IDLE       ; 000   ; Unsigned Binary                                                                            ;
; STOP_LOAD       ; 001   ; Unsigned Binary                                                                            ;
; STOP_SCL_LOW    ; 010   ; Unsigned Binary                                                                            ;
; STOP_SETUP      ; 011   ; Unsigned Binary                                                                            ;
; STOP_DONE       ; 100   ; Unsigned Binary                                                                            ;
+-----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo ;
+-----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------+
; DSIZE           ; 10    ; Signed Integer                                                                     ;
; FIFO_DEPTH      ; 4     ; Signed Integer                                                                     ;
; FIFO_DEPTH_LOG2 ; 2     ; Signed Integer                                                                     ;
; LATENCY         ; 2     ; Signed Integer                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                ;
; WIDTH_A                            ; 10                   ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 2                    ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 4                    ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 10                   ; Signed Integer                                                         ;
; WIDTHAD_B                          ; 2                    ; Signed Integer                                                         ;
; NUMWORDS_B                         ; 4                    ; Signed Integer                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_tuh1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo ;
+-----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------+
; DSIZE           ; 8     ; Signed Integer                                                                     ;
; FIFO_DEPTH      ; 4     ; Signed Integer                                                                     ;
; FIFO_DEPTH_LOG2 ; 2     ; Signed Integer                                                                     ;
; LATENCY         ; 2     ; Signed Integer                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 2                    ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 4                    ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                         ;
; WIDTHAD_B                          ; 2                    ; Signed Integer                                                         ;
; NUMWORDS_B                         ; 4                    ; Signed Integer                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_bsh1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|NIOS_jtag_uart_0_scfifo_w:the_NIOS_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                           ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                 ;
; lpm_width               ; 8           ; Signed Integer                                                                                                 ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                 ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                 ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                        ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                        ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                        ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                        ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                        ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                        ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                        ;
; USE_EAB                 ; ON          ; Untyped                                                                                                        ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                        ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                        ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                        ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                        ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|NIOS_jtag_uart_0_scfifo_r:the_NIOS_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                           ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                 ;
; lpm_width               ; 8           ; Signed Integer                                                                                                 ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                 ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                 ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                        ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                        ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                        ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                        ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                        ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                        ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                        ;
; USE_EAB                 ; ON          ; Untyped                                                                                                        ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                        ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                        ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                        ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                        ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|altera_avalon_mm_bridge:mm_bridge_0 ;
+-------------------+-------+--------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                         ;
+-------------------+-------+--------------------------------------------------------------+
; DATA_WIDTH        ; 16    ; Signed Integer                                               ;
; SYMBOL_WIDTH      ; 8     ; Signed Integer                                               ;
; RESPONSE_WIDTH    ; 2     ; Signed Integer                                               ;
; HDL_ADDR_WIDTH    ; 32    ; Signed Integer                                               ;
; BURSTCOUNT_WIDTH  ; 1     ; Signed Integer                                               ;
; PIPELINE_COMMAND  ; 1     ; Signed Integer                                               ;
; PIPELINE_RESPONSE ; 1     ; Signed Integer                                               ;
; BYTEEN_WIDTH      ; 2     ; Signed Integer                                               ;
+-------------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_register_bank_a_module:NIOS_nios2_gen2_0_cpu_register_bank_a ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                   ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                 ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_register_bank_a_module:NIOS_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                        ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                 ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                 ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                        ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                 ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                 ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_msi1      ; Untyped                                                                                                                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_register_bank_b_module:NIOS_nios2_gen2_0_cpu_register_bank_b ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                   ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                 ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_register_bank_b_module:NIOS_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                        ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                 ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                 ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                        ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                 ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                 ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_msi1      ; Untyped                                                                                                                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_nios2_gen2_0_cpu_nios2_ocimem|NIOS_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_nios2_gen2_0_cpu_ociram_sp_ram ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                             ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                           ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_nios2_gen2_0_cpu_nios2_ocimem|NIOS_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                  ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                                  ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                                                                                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_qid1      ; Untyped                                                                                                                                                                                                                                                                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:NIOS_nios2_gen2_0_cpu_debug_slave_phy ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                      ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                      ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                      ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                              ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                      ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                      ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                              ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                      ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                              ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_onchip_memory2_0:onchip_memory2_0 ;
+----------------+---------------------------+------------------------------------------------+
; Parameter Name ; Value                     ; Type                                           ;
+----------------+---------------------------+------------------------------------------------+
; INIT_FILE      ; NIOS_onchip_memory2_0.hex ; String                                         ;
+----------------+---------------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+---------------------------+------------------------------------------------------+
; Parameter Name                     ; Value                     ; Type                                                 ;
+------------------------------------+---------------------------+------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                         ; Untyped                                              ;
; AUTO_CARRY_CHAINS                  ; ON                        ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                       ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                ; ON                        ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                       ; IGNORE_CASCADE                                       ;
; WIDTH_BYTEENA                      ; 1                         ; Untyped                                              ;
; OPERATION_MODE                     ; SINGLE_PORT               ; Untyped                                              ;
; WIDTH_A                            ; 32                        ; Signed Integer                                       ;
; WIDTHAD_A                          ; 14                        ; Signed Integer                                       ;
; NUMWORDS_A                         ; 16384                     ; Signed Integer                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED              ; Untyped                                              ;
; ADDRESS_ACLR_A                     ; NONE                      ; Untyped                                              ;
; OUTDATA_ACLR_A                     ; NONE                      ; Untyped                                              ;
; WRCONTROL_ACLR_A                   ; NONE                      ; Untyped                                              ;
; INDATA_ACLR_A                      ; NONE                      ; Untyped                                              ;
; BYTEENA_ACLR_A                     ; NONE                      ; Untyped                                              ;
; WIDTH_B                            ; 1                         ; Untyped                                              ;
; WIDTHAD_B                          ; 1                         ; Untyped                                              ;
; NUMWORDS_B                         ; 1                         ; Untyped                                              ;
; INDATA_REG_B                       ; CLOCK1                    ; Untyped                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                    ; Untyped                                              ;
; RDCONTROL_REG_B                    ; CLOCK1                    ; Untyped                                              ;
; ADDRESS_REG_B                      ; CLOCK1                    ; Untyped                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED              ; Untyped                                              ;
; BYTEENA_REG_B                      ; CLOCK1                    ; Untyped                                              ;
; INDATA_ACLR_B                      ; NONE                      ; Untyped                                              ;
; WRCONTROL_ACLR_B                   ; NONE                      ; Untyped                                              ;
; ADDRESS_ACLR_B                     ; NONE                      ; Untyped                                              ;
; OUTDATA_ACLR_B                     ; NONE                      ; Untyped                                              ;
; RDCONTROL_ACLR_B                   ; NONE                      ; Untyped                                              ;
; BYTEENA_ACLR_B                     ; NONE                      ; Untyped                                              ;
; WIDTH_BYTEENA_A                    ; 4                         ; Signed Integer                                       ;
; WIDTH_BYTEENA_B                    ; 1                         ; Untyped                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                      ; Untyped                                              ;
; BYTE_SIZE                          ; 8                         ; Signed Integer                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                 ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                 ; Untyped                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ      ; Untyped                                              ;
; INIT_FILE                          ; NIOS_onchip_memory2_0.hex ; Untyped                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A                    ; Untyped                                              ;
; MAXIMUM_DEPTH                      ; 16384                     ; Signed Integer                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                    ; Untyped                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                    ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                    ; Untyped                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                    ; Untyped                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN           ; Untyped                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN           ; Untyped                                              ;
; ENABLE_ECC                         ; FALSE                     ; Untyped                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                     ; Untyped                                              ;
; WIDTH_ECCSTATUS                    ; 3                         ; Untyped                                              ;
; DEVICE_FAMILY                      ; Cyclone V                 ; Untyped                                              ;
; CBXI_PARAMETER                     ; altsyncram_h5n1           ; Untyped                                              ;
+------------------------------------+---------------------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                        ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 27    ; Signed Integer                                                                                                              ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W               ; 33    ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                              ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                              ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                              ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                              ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                              ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                              ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                              ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                              ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                               ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 27    ; Signed Integer                                                                                                                     ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                     ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                     ;
; UAV_ADDRESS_W               ; 33    ; Signed Integer                                                                                                                     ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                     ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                     ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                     ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                     ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                     ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                     ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                     ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                     ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                     ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                     ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                     ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                     ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:mm_bridge_0_m0_translator ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                              ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                    ;
; AV_DATA_W                   ; 16    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                    ;
; AV_BYTEENABLE_W             ; 2     ; Signed Integer                                                                                                    ;
; UAV_ADDRESS_W               ; 33    ; Signed Integer                                                                                                    ;
; UAV_BURSTCOUNT_W            ; 2     ; Signed Integer                                                                                                    ;
; USE_BURSTCOUNT              ; 1     ; Signed Integer                                                                                                    ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                    ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                    ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                    ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                    ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                    ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                    ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                    ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                    ;
; AV_SYMBOLS_PER_WORD         ; 2     ; Signed Integer                                                                                                    ;
; AV_ADDRESS_SYMBOLS          ; 0     ; Signed Integer                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                    ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                    ;
+-----------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W                  ; 33    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 33    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_csr_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                     ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 4     ; Signed Integer                                                                                           ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                           ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                           ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                           ;
; AV_READLATENCY                 ; 2     ; Signed Integer                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                           ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                           ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                           ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                           ;
; UAV_ADDRESS_W                  ; 33    ; Signed Integer                                                                                           ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                           ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                           ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W                  ; 33    ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                                           ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                           ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                           ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                           ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                           ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                           ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                           ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                           ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                           ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                           ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                           ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                           ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                           ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                           ;
; UAV_ADDRESS_W                  ; 33    ; Signed Integer                                                                                                           ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                           ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                           ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                           ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                           ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                           ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                           ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 14    ; Signed Integer                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                     ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W                  ; 33    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                    ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                          ;
; UAV_ADDRESS_W                  ; 33    ; Signed Integer                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                          ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                      ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                            ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                            ;
; UAV_ADDRESS_W                  ; 33    ; Signed Integer                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                    ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                          ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                          ;
; UAV_ADDRESS_W                  ; 33    ; Signed Integer                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                          ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 89    ; Signed Integer                                                                                                      ;
; PKT_QOS_L                 ; 89    ; Signed Integer                                                                                                      ;
; PKT_DATA_SIDEBAND_H       ; 87    ; Signed Integer                                                                                                      ;
; PKT_DATA_SIDEBAND_L       ; 87    ; Signed Integer                                                                                                      ;
; PKT_ADDR_SIDEBAND_H       ; 86    ; Signed Integer                                                                                                      ;
; PKT_ADDR_SIDEBAND_L       ; 86    ; Signed Integer                                                                                                      ;
; PKT_CACHE_H               ; 105   ; Signed Integer                                                                                                      ;
; PKT_CACHE_L               ; 102   ; Signed Integer                                                                                                      ;
; PKT_THREAD_ID_H           ; 98    ; Signed Integer                                                                                                      ;
; PKT_THREAD_ID_L           ; 98    ; Signed Integer                                                                                                      ;
; PKT_BEGIN_BURST           ; 88    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 101   ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 99    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 80    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 78    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 77    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 75    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 68    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 83    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 81    ; Signed Integer                                                                                                      ;
; PKT_BURST_TYPE_H          ; 85    ; Signed Integer                                                                                                      ;
; PKT_BURST_TYPE_L          ; 84    ; Signed Integer                                                                                                      ;
; PKT_TRANS_EXCLUSIVE       ; 74    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 73    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 69    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 70    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 71    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 72    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 90    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 97    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 106   ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 107   ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 108   ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 110   ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 111   ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                      ;
; ID                        ; 1     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                      ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                      ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                      ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                      ;
; PKT_ADDR_W                ; 33    ; Signed Integer                                                                                                      ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 89    ; Signed Integer                                                                                                             ;
; PKT_QOS_L                 ; 89    ; Signed Integer                                                                                                             ;
; PKT_DATA_SIDEBAND_H       ; 87    ; Signed Integer                                                                                                             ;
; PKT_DATA_SIDEBAND_L       ; 87    ; Signed Integer                                                                                                             ;
; PKT_ADDR_SIDEBAND_H       ; 86    ; Signed Integer                                                                                                             ;
; PKT_ADDR_SIDEBAND_L       ; 86    ; Signed Integer                                                                                                             ;
; PKT_CACHE_H               ; 105   ; Signed Integer                                                                                                             ;
; PKT_CACHE_L               ; 102   ; Signed Integer                                                                                                             ;
; PKT_THREAD_ID_H           ; 98    ; Signed Integer                                                                                                             ;
; PKT_THREAD_ID_L           ; 98    ; Signed Integer                                                                                                             ;
; PKT_BEGIN_BURST           ; 88    ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_H          ; 101   ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_L          ; 99    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_H           ; 80    ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_L           ; 78    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_H            ; 77    ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_L            ; 75    ; Signed Integer                                                                                                             ;
; PKT_ADDR_H                ; 68    ; Signed Integer                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_H          ; 83    ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_L          ; 81    ; Signed Integer                                                                                                             ;
; PKT_BURST_TYPE_H          ; 85    ; Signed Integer                                                                                                             ;
; PKT_BURST_TYPE_L          ; 84    ; Signed Integer                                                                                                             ;
; PKT_TRANS_EXCLUSIVE       ; 74    ; Signed Integer                                                                                                             ;
; PKT_TRANS_LOCK            ; 73    ; Signed Integer                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 69    ; Signed Integer                                                                                                             ;
; PKT_TRANS_POSTED          ; 70    ; Signed Integer                                                                                                             ;
; PKT_TRANS_WRITE           ; 71    ; Signed Integer                                                                                                             ;
; PKT_TRANS_READ            ; 72    ; Signed Integer                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_L              ; 90    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_H             ; 97    ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 106   ; Signed Integer                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 107   ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 108   ; Signed Integer                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 110   ; Signed Integer                                                                                                             ;
; ST_DATA_W                 ; 111   ; Signed Integer                                                                                                             ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                             ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                             ;
; ID                        ; 2     ; Signed Integer                                                                                                             ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                             ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                             ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                             ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                             ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                             ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                             ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                             ;
; PKT_ADDR_W                ; 33    ; Signed Integer                                                                                                             ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                             ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                             ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                             ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                             ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:mm_bridge_0_m0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 71    ; Signed Integer                                                                                            ;
; PKT_QOS_L                 ; 71    ; Signed Integer                                                                                            ;
; PKT_DATA_SIDEBAND_H       ; 69    ; Signed Integer                                                                                            ;
; PKT_DATA_SIDEBAND_L       ; 69    ; Signed Integer                                                                                            ;
; PKT_ADDR_SIDEBAND_H       ; 68    ; Signed Integer                                                                                            ;
; PKT_ADDR_SIDEBAND_L       ; 68    ; Signed Integer                                                                                            ;
; PKT_CACHE_H               ; 87    ; Signed Integer                                                                                            ;
; PKT_CACHE_L               ; 84    ; Signed Integer                                                                                            ;
; PKT_THREAD_ID_H           ; 80    ; Signed Integer                                                                                            ;
; PKT_THREAD_ID_L           ; 80    ; Signed Integer                                                                                            ;
; PKT_BEGIN_BURST           ; 70    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                            ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_H           ; 62    ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_L           ; 60    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_H            ; 59    ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_L            ; 57    ; Signed Integer                                                                                            ;
; PKT_ADDR_H                ; 50    ; Signed Integer                                                                                            ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_H          ; 65    ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_L          ; 63    ; Signed Integer                                                                                            ;
; PKT_BURST_TYPE_H          ; 67    ; Signed Integer                                                                                            ;
; PKT_BURST_TYPE_L          ; 66    ; Signed Integer                                                                                            ;
; PKT_TRANS_EXCLUSIVE       ; 56    ; Signed Integer                                                                                            ;
; PKT_TRANS_LOCK            ; 55    ; Signed Integer                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 51    ; Signed Integer                                                                                            ;
; PKT_TRANS_POSTED          ; 52    ; Signed Integer                                                                                            ;
; PKT_TRANS_WRITE           ; 53    ; Signed Integer                                                                                            ;
; PKT_TRANS_READ            ; 54    ; Signed Integer                                                                                            ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                            ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                            ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                            ;
; PKT_SRC_ID_L              ; 72    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                            ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                            ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                            ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                            ;
; AV_BURSTCOUNT_W           ; 2     ; Signed Integer                                                                                            ;
; ID                        ; 0     ; Signed Integer                                                                                            ;
; SUPPRESS_0_BYTEEN_RSP     ; 1     ; Signed Integer                                                                                            ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                            ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                            ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                            ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                            ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                            ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                            ;
; PKT_ADDR_W                ; 33    ; Signed Integer                                                                                            ;
; PKT_DATA_W                ; 16    ; Signed Integer                                                                                            ;
; PKT_BYTEEN_W              ; 2     ; Signed Integer                                                                                            ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                            ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                            ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                            ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 88    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 68    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 73    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 69    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 70    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 71    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 72    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 90    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 97    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 80    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 78    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 77    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 75    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 101   ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 99    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 107   ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 106   ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 83    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 81    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 108   ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 110   ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 111   ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                          ;
; ADDR_W                    ; 33    ; Signed Integer                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                          ;
; FIFO_DATA_W               ; 112   ; Signed Integer                                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 33    ; Signed Integer                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 112   ; Signed Integer                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                     ;
; DATA_WIDTH          ; 112   ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 88    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 68    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 73    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 69    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 70    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 71    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 72    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 90    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 97    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 80    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 78    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 77    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 75    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 101   ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 99    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 107   ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 106   ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 83    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 81    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 108   ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 110   ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 111   ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                       ;
; ADDR_W                    ; 33    ; Signed Integer                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                       ;
; FIFO_DATA_W               ; 112   ; Signed Integer                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 33    ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 112   ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 112   ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_csr_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 88    ; Signed Integer                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                      ;
; PKT_ADDR_H                ; 68    ; Signed Integer                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                      ;
; PKT_TRANS_LOCK            ; 73    ; Signed Integer                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 69    ; Signed Integer                                                                                      ;
; PKT_TRANS_POSTED          ; 70    ; Signed Integer                                                                                      ;
; PKT_TRANS_WRITE           ; 71    ; Signed Integer                                                                                      ;
; PKT_TRANS_READ            ; 72    ; Signed Integer                                                                                      ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                      ;
; PKT_SRC_ID_L              ; 90    ; Signed Integer                                                                                      ;
; PKT_DEST_ID_H             ; 97    ; Signed Integer                                                                                      ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                      ;
; PKT_BURSTWRAP_H           ; 80    ; Signed Integer                                                                                      ;
; PKT_BURSTWRAP_L           ; 78    ; Signed Integer                                                                                      ;
; PKT_BYTE_CNT_H            ; 77    ; Signed Integer                                                                                      ;
; PKT_BYTE_CNT_L            ; 75    ; Signed Integer                                                                                      ;
; PKT_PROTECTION_H          ; 101   ; Signed Integer                                                                                      ;
; PKT_PROTECTION_L          ; 99    ; Signed Integer                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 107   ; Signed Integer                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 106   ; Signed Integer                                                                                      ;
; PKT_BURST_SIZE_H          ; 83    ; Signed Integer                                                                                      ;
; PKT_BURST_SIZE_L          ; 81    ; Signed Integer                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 108   ; Signed Integer                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 110   ; Signed Integer                                                                                      ;
; ST_DATA_W                 ; 111   ; Signed Integer                                                                                      ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                      ;
; ADDR_W                    ; 33    ; Signed Integer                                                                                      ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                      ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                      ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                      ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                      ;
; FIFO_DATA_W               ; 112   ; Signed Integer                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                      ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 33    ; Signed Integer                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                               ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                           ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                 ;
; BITS_PER_SYMBOL     ; 112   ; Signed Integer                                                                                                 ;
; FIFO_DEPTH          ; 3     ; Signed Integer                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                 ;
; DATA_WIDTH          ; 112   ; Signed Integer                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 88    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 68    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 73    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 69    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 70    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 71    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 72    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 90    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 97    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 80    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 78    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 77    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 75    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 101   ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 99    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 107   ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 106   ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 83    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 81    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 108   ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 110   ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 111   ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                         ;
; ADDR_W                    ; 33    ; Signed Integer                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                         ;
; FIFO_DATA_W               ; 112   ; Signed Integer                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 33    ; Signed Integer                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 112   ; Signed Integer                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                    ;
; DATA_WIDTH          ; 112   ; Signed Integer                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 70    ; Signed Integer                                                                                                      ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                      ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                      ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                      ;
; PKT_ADDR_H                ; 50    ; Signed Integer                                                                                                      ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                      ;
; PKT_TRANS_LOCK            ; 55    ; Signed Integer                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 51    ; Signed Integer                                                                                                      ;
; PKT_TRANS_POSTED          ; 52    ; Signed Integer                                                                                                      ;
; PKT_TRANS_WRITE           ; 53    ; Signed Integer                                                                                                      ;
; PKT_TRANS_READ            ; 54    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_H              ; 75    ; Signed Integer                                                                                                      ;
; PKT_SRC_ID_L              ; 72    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                      ;
; PKT_DEST_ID_L             ; 76    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_H           ; 62    ; Signed Integer                                                                                                      ;
; PKT_BURSTWRAP_L           ; 60    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_H            ; 59    ; Signed Integer                                                                                                      ;
; PKT_BYTE_CNT_L            ; 57    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                      ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_H          ; 65    ; Signed Integer                                                                                                      ;
; PKT_BURST_SIZE_L          ; 63    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                      ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                      ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                      ;
; ADDR_W                    ; 33    ; Signed Integer                                                                                                      ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                      ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                      ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                      ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                      ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                      ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                      ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                      ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                      ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 33    ; Signed Integer                                                                                                                                                               ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                               ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                               ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                               ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                 ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                                 ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                 ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                 ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                 ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                 ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                 ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                 ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                 ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                 ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                                 ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                                   ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                   ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                                   ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 88    ; Signed Integer                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                ;
; PKT_ADDR_H                ; 68    ; Signed Integer                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                ;
; PKT_TRANS_LOCK            ; 73    ; Signed Integer                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 69    ; Signed Integer                                                                                                ;
; PKT_TRANS_POSTED          ; 70    ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 71    ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 72    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_L              ; 90    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_H             ; 97    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_H           ; 80    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_L           ; 78    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 77    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 75    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_H          ; 101   ; Signed Integer                                                                                                ;
; PKT_PROTECTION_L          ; 99    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 107   ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 106   ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_H          ; 83    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_L          ; 81    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 108   ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 110   ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 111   ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                ;
; ADDR_W                    ; 33    ; Signed Integer                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                ;
; FIFO_DATA_W               ; 112   ; Signed Integer                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 33    ; Signed Integer                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 112   ; Signed Integer                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                           ;
; DATA_WIDTH          ; 112   ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 88    ; Signed Integer                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                     ;
; PKT_ADDR_H                ; 68    ; Signed Integer                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                     ;
; PKT_TRANS_LOCK            ; 73    ; Signed Integer                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 69    ; Signed Integer                                                                                     ;
; PKT_TRANS_POSTED          ; 70    ; Signed Integer                                                                                     ;
; PKT_TRANS_WRITE           ; 71    ; Signed Integer                                                                                     ;
; PKT_TRANS_READ            ; 72    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_L              ; 90    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_H             ; 97    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_H           ; 80    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_L           ; 78    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_H            ; 77    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_L            ; 75    ; Signed Integer                                                                                     ;
; PKT_PROTECTION_H          ; 101   ; Signed Integer                                                                                     ;
; PKT_PROTECTION_L          ; 99    ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 107   ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 106   ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_H          ; 83    ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_L          ; 81    ; Signed Integer                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 108   ; Signed Integer                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 110   ; Signed Integer                                                                                     ;
; ST_DATA_W                 ; 111   ; Signed Integer                                                                                     ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                     ;
; ADDR_W                    ; 33    ; Signed Integer                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                     ;
; FIFO_DATA_W               ; 112   ; Signed Integer                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 33    ; Signed Integer                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                ;
; BITS_PER_SYMBOL     ; 112   ; Signed Integer                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                ;
; DATA_WIDTH          ; 112   ; Signed Integer                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 88    ; Signed Integer                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                       ;
; PKT_ADDR_H                ; 68    ; Signed Integer                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                       ;
; PKT_TRANS_LOCK            ; 73    ; Signed Integer                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 69    ; Signed Integer                                                                                       ;
; PKT_TRANS_POSTED          ; 70    ; Signed Integer                                                                                       ;
; PKT_TRANS_WRITE           ; 71    ; Signed Integer                                                                                       ;
; PKT_TRANS_READ            ; 72    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                       ;
; PKT_SRC_ID_L              ; 90    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_H             ; 97    ; Signed Integer                                                                                       ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_H           ; 80    ; Signed Integer                                                                                       ;
; PKT_BURSTWRAP_L           ; 78    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_H            ; 77    ; Signed Integer                                                                                       ;
; PKT_BYTE_CNT_L            ; 75    ; Signed Integer                                                                                       ;
; PKT_PROTECTION_H          ; 101   ; Signed Integer                                                                                       ;
; PKT_PROTECTION_L          ; 99    ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 107   ; Signed Integer                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 106   ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_H          ; 83    ; Signed Integer                                                                                       ;
; PKT_BURST_SIZE_L          ; 81    ; Signed Integer                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 108   ; Signed Integer                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 110   ; Signed Integer                                                                                       ;
; ST_DATA_W                 ; 111   ; Signed Integer                                                                                       ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                       ;
; ADDR_W                    ; 33    ; Signed Integer                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                       ;
; FIFO_DATA_W               ; 112   ; Signed Integer                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                       ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 33    ; Signed Integer                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                            ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                  ;
; BITS_PER_SYMBOL     ; 112   ; Signed Integer                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                  ;
; DATA_WIDTH          ; 112   ; Signed Integer                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                               ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 88    ; Signed Integer                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                     ;
; PKT_ADDR_H                ; 68    ; Signed Integer                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                     ;
; PKT_TRANS_LOCK            ; 73    ; Signed Integer                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 69    ; Signed Integer                                                                                     ;
; PKT_TRANS_POSTED          ; 70    ; Signed Integer                                                                                     ;
; PKT_TRANS_WRITE           ; 71    ; Signed Integer                                                                                     ;
; PKT_TRANS_READ            ; 72    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_H              ; 93    ; Signed Integer                                                                                     ;
; PKT_SRC_ID_L              ; 90    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_H             ; 97    ; Signed Integer                                                                                     ;
; PKT_DEST_ID_L             ; 94    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_H           ; 80    ; Signed Integer                                                                                     ;
; PKT_BURSTWRAP_L           ; 78    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_H            ; 77    ; Signed Integer                                                                                     ;
; PKT_BYTE_CNT_L            ; 75    ; Signed Integer                                                                                     ;
; PKT_PROTECTION_H          ; 101   ; Signed Integer                                                                                     ;
; PKT_PROTECTION_L          ; 99    ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 107   ; Signed Integer                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 106   ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_H          ; 83    ; Signed Integer                                                                                     ;
; PKT_BURST_SIZE_L          ; 81    ; Signed Integer                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 108   ; Signed Integer                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 110   ; Signed Integer                                                                                     ;
; ST_DATA_W                 ; 111   ; Signed Integer                                                                                     ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                     ;
; ADDR_W                    ; 33    ; Signed Integer                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                     ;
; FIFO_DATA_W               ; 112   ; Signed Integer                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                     ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 33    ; Signed Integer                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                          ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                ;
; BITS_PER_SYMBOL     ; 112   ; Signed Integer                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                ;
; DATA_WIDTH          ; 112   ; Signed Integer                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_router:router|NIOS_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 4     ; Signed Integer                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                        ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_router_001:router_001|NIOS_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 4     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_router_002:router_002|NIOS_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_router_003:router_003|NIOS_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_router_003:router_004|NIOS_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_router_003:router_005|NIOS_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_router_006:router_006|NIOS_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_router_007:router_007|NIOS_mm_interconnect_0_router_007_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_router_006:router_008|NIOS_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_router_003:router_009|NIOS_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_router_003:router_010|NIOS_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_router_003:router_011|NIOS_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                    ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                        ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                                ;
; PKT_BEGIN_BURST           ; 70    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 50    ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 59    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 57    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 62    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 60    ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 51    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 53    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 54    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                ;
; PKT_BURST_TYPE_H          ; 67    ; Signed Integer                                                                                                                ;
; PKT_BURST_TYPE_L          ; 66    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 65    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 63    ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 9     ; Signed Integer                                                                                                                ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                ;
; BURSTWRAP_CONST_MASK      ; 7     ; Signed Integer                                                                                                                ;
; BURSTWRAP_CONST_VALUE     ; 7     ; Signed Integer                                                                                                                ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                ;
; OUT_BYTE_CNT_H            ; 58    ; Signed Integer                                                                                                                ;
; OUT_BURSTWRAP_H           ; 62    ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 59    ; Signed Integer                                                                                                                                                                                                                                     ;
; PKT_BYTE_CNT_L ; 57    ; Signed Integer                                                                                                                                                                                                                                     ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                                     ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                                     ;
; ST_DATA_W      ; 93    ; Signed Integer                                                                                                                                                                                                                                     ;
; ST_CHANNEL_W   ; 9     ; Signed Integer                                                                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                       ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                             ;
; SCHEME         ; round-robin ; String                                                                                                                                     ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                       ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                             ;
; SCHEME         ; round-robin ; String                                                                                                                                     ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_cmd_mux_004:cmd_mux_004|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                       ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                             ;
; SCHEME         ; round-robin ; String                                                                                                                                     ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                             ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                    ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 9      ; Signed Integer                                                                                                                          ;
; SCHEME         ; no-arb ; String                                                                                                                                  ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                          ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 18    ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                            ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                  ;
; SCHEME         ; no-arb ; String                                                                                                                                          ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                  ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                      ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                                            ;
; IN_PKT_ADDR_H                 ; 68    ; Signed Integer                                                                                                                                            ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                            ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                                            ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                                            ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                                            ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 69    ; Signed Integer                                                                                                                                            ;
; IN_PKT_BYTE_CNT_L             ; 75    ; Signed Integer                                                                                                                                            ;
; IN_PKT_BYTE_CNT_H             ; 77    ; Signed Integer                                                                                                                                            ;
; IN_PKT_BURSTWRAP_L            ; 78    ; Signed Integer                                                                                                                                            ;
; IN_PKT_BURSTWRAP_H            ; 80    ; Signed Integer                                                                                                                                            ;
; IN_PKT_BURST_SIZE_L           ; 81    ; Signed Integer                                                                                                                                            ;
; IN_PKT_BURST_SIZE_H           ; 83    ; Signed Integer                                                                                                                                            ;
; IN_PKT_RESPONSE_STATUS_L      ; 106   ; Signed Integer                                                                                                                                            ;
; IN_PKT_RESPONSE_STATUS_H      ; 107   ; Signed Integer                                                                                                                                            ;
; IN_PKT_TRANS_EXCLUSIVE        ; 74    ; Signed Integer                                                                                                                                            ;
; IN_PKT_BURST_TYPE_L           ; 84    ; Signed Integer                                                                                                                                            ;
; IN_PKT_BURST_TYPE_H           ; 85    ; Signed Integer                                                                                                                                            ;
; IN_PKT_ORI_BURST_SIZE_L       ; 108   ; Signed Integer                                                                                                                                            ;
; IN_PKT_ORI_BURST_SIZE_H       ; 110   ; Signed Integer                                                                                                                                            ;
; IN_PKT_TRANS_WRITE            ; 71    ; Signed Integer                                                                                                                                            ;
; IN_ST_DATA_W                  ; 111   ; Signed Integer                                                                                                                                            ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                                            ;
; OUT_PKT_ADDR_H                ; 50    ; Signed Integer                                                                                                                                            ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                            ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                                            ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                                            ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                                            ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 51    ; Signed Integer                                                                                                                                            ;
; OUT_PKT_BYTE_CNT_L            ; 57    ; Signed Integer                                                                                                                                            ;
; OUT_PKT_BYTE_CNT_H            ; 59    ; Signed Integer                                                                                                                                            ;
; OUT_PKT_BURST_SIZE_L          ; 63    ; Signed Integer                                                                                                                                            ;
; OUT_PKT_BURST_SIZE_H          ; 65    ; Signed Integer                                                                                                                                            ;
; OUT_PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                                                            ;
; OUT_PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                                                            ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 56    ; Signed Integer                                                                                                                                            ;
; OUT_PKT_BURST_TYPE_L          ; 66    ; Signed Integer                                                                                                                                            ;
; OUT_PKT_BURST_TYPE_H          ; 67    ; Signed Integer                                                                                                                                            ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                                                            ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                                                            ;
; OUT_ST_DATA_W                 ; 93    ; Signed Integer                                                                                                                                            ;
; ST_CHANNEL_W                  ; 9     ; Signed Integer                                                                                                                                            ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                                            ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                            ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                            ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                                            ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                            ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                                      ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                                                            ;
; IN_PKT_ADDR_H                 ; 50    ; Signed Integer                                                                                                                                            ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                                            ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                                                            ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                                                            ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                                                            ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 51    ; Signed Integer                                                                                                                                            ;
; IN_PKT_BYTE_CNT_L             ; 57    ; Signed Integer                                                                                                                                            ;
; IN_PKT_BYTE_CNT_H             ; 59    ; Signed Integer                                                                                                                                            ;
; IN_PKT_BURSTWRAP_L            ; 60    ; Signed Integer                                                                                                                                            ;
; IN_PKT_BURSTWRAP_H            ; 62    ; Signed Integer                                                                                                                                            ;
; IN_PKT_BURST_SIZE_L           ; 63    ; Signed Integer                                                                                                                                            ;
; IN_PKT_BURST_SIZE_H           ; 65    ; Signed Integer                                                                                                                                            ;
; IN_PKT_RESPONSE_STATUS_L      ; 88    ; Signed Integer                                                                                                                                            ;
; IN_PKT_RESPONSE_STATUS_H      ; 89    ; Signed Integer                                                                                                                                            ;
; IN_PKT_TRANS_EXCLUSIVE        ; 56    ; Signed Integer                                                                                                                                            ;
; IN_PKT_BURST_TYPE_L           ; 66    ; Signed Integer                                                                                                                                            ;
; IN_PKT_BURST_TYPE_H           ; 67    ; Signed Integer                                                                                                                                            ;
; IN_PKT_ORI_BURST_SIZE_L       ; 90    ; Signed Integer                                                                                                                                            ;
; IN_PKT_ORI_BURST_SIZE_H       ; 92    ; Signed Integer                                                                                                                                            ;
; IN_PKT_TRANS_WRITE            ; 53    ; Signed Integer                                                                                                                                            ;
; IN_ST_DATA_W                  ; 93    ; Signed Integer                                                                                                                                            ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                                            ;
; OUT_PKT_ADDR_H                ; 68    ; Signed Integer                                                                                                                                            ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                                            ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                                            ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                            ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                            ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 69    ; Signed Integer                                                                                                                                            ;
; OUT_PKT_BYTE_CNT_L            ; 75    ; Signed Integer                                                                                                                                            ;
; OUT_PKT_BYTE_CNT_H            ; 77    ; Signed Integer                                                                                                                                            ;
; OUT_PKT_BURST_SIZE_L          ; 81    ; Signed Integer                                                                                                                                            ;
; OUT_PKT_BURST_SIZE_H          ; 83    ; Signed Integer                                                                                                                                            ;
; OUT_PKT_RESPONSE_STATUS_L     ; 106   ; Signed Integer                                                                                                                                            ;
; OUT_PKT_RESPONSE_STATUS_H     ; 107   ; Signed Integer                                                                                                                                            ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 74    ; Signed Integer                                                                                                                                            ;
; OUT_PKT_BURST_TYPE_L          ; 84    ; Signed Integer                                                                                                                                            ;
; OUT_PKT_BURST_TYPE_H          ; 85    ; Signed Integer                                                                                                                                            ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 108   ; Signed Integer                                                                                                                                            ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 110   ; Signed Integer                                                                                                                                            ;
; OUT_ST_DATA_W                 ; 111   ; Signed Integer                                                                                                                                            ;
; ST_CHANNEL_W                  ; 9     ; Signed Integer                                                                                                                                            ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                                            ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                                            ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                                                            ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                                            ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                                            ;
+-------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 33    ; Signed Integer                                                                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                           ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                 ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                 ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                 ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                   ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                         ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                         ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                         ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_007 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_008 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                               ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                     ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                     ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                     ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                     ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                     ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                     ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                     ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                     ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                     ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                     ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                     ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                     ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                     ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                     ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                     ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|altera_reset_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                 ;
+---------------------------+----------+------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                       ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                       ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                               ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                       ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                       ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                       ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                       ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                       ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                       ;
+---------------------------+----------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                    ;
; DEPTH          ; 2     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                     ;
+---------------------------+----------+----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                           ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                           ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                   ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                           ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                           ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                           ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                           ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                           ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                           ;
+---------------------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                   ;
; DEPTH          ; 2     ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component ;
+-------------------------+-------------+-----------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                ;
+-------------------------+-------------+-----------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                             ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                      ;
; LPM_WIDTH               ; 16          ; Signed Integer                                      ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                                      ;
; LPM_WIDTHU              ; 10          ; Signed Integer                                      ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                             ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                             ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                             ;
; USE_EAB                 ; ON          ; Untyped                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                             ;
; ENABLE_ECC              ; FALSE       ; Untyped                                             ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                             ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                             ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                      ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                      ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                             ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                             ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                             ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                             ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                             ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                             ;
; CBXI_PARAMETER          ; dcfifo_bjs1 ; Untyped                                             ;
+-------------------------+-------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component ;
+-------------------------+-------------+-----------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                      ;
+-------------------------+-------------+-----------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                   ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                            ;
; LPM_WIDTH               ; 16          ; Signed Integer                                            ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                                            ;
; LPM_WIDTHU              ; 10          ; Signed Integer                                            ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                   ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                   ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                   ;
; USE_EAB                 ; ON          ; Untyped                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                   ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                   ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                   ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                   ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                            ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                            ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                   ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                   ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                   ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                   ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                   ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                   ;
; CBXI_PARAMETER          ; dcfifo_paq1 ; Untyped                                                   ;
+-------------------------+-------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                          ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                 ; Type           ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                         ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                             ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                                                                                       ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                     ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                     ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                     ; Signed Integer ;
; sld_data_bits                                   ; 56                                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_bits                                ; 56                                                                                                                                                                                                    ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                    ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                 ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                 ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                     ; Untyped        ;
; sld_sample_depth                                ; 32768                                                                                                                                                                                                 ; Untyped        ;
; sld_segment_size                                ; 32768                                                                                                                                                                                                 ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                  ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                    ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                     ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                     ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                     ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                     ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                     ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                     ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                     ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                     ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                     ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                              ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                     ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                                                                                     ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                                                                                                                                                                     ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                                                                                     ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                     ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                  ; String         ;
; sld_inversion_mask_length                       ; 197                                                                                                                                                                                                   ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                     ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                             ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                     ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                     ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                   ; Untyped        ;
; sld_storage_qualifier_bits                      ; 56                                                                                                                                                                                                    ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                     ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                   ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                     ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                 ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                     ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                                                                                     ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                                                                                     ; Signed Integer ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                        ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                     ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                              ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                     ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                     ;
; WIDTH_A                            ; 16                   ; Untyped                                                                                                                     ;
; WIDTHAD_A                          ; 3                    ; Untyped                                                                                                                     ;
; NUMWORDS_A                         ; 8                    ; Untyped                                                                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                     ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                     ;
; WIDTH_B                            ; 16                   ; Untyped                                                                                                                     ;
; WIDTHAD_B                          ; 3                    ; Untyped                                                                                                                     ;
; NUMWORDS_B                         ; 8                    ; Untyped                                                                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                     ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                     ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                     ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                     ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                     ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                     ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                     ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                     ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                     ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                     ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                     ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                     ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                     ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                     ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                     ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                     ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                     ;
; CBXI_PARAMETER                     ; altsyncram_40n1      ; Untyped                                                                                                                     ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 7                                                                                                                                                                                                                                                                                                                       ;
; Entity Instance                           ; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram                                                                                                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_A                            ; 10                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 4                                                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 10                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 4                                                                                                                                                                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                               ;
; Entity Instance                           ; NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram                                                                                                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_A                            ; 8                                                                                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 4                                                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 8                                                                                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 4                                                                                                                                                                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                               ;
; Entity Instance                           ; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_register_bank_a_module:NIOS_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                               ;
; Entity Instance                           ; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_register_bank_b_module:NIOS_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                               ;
; Entity Instance                           ; NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_nios2_gen2_0_cpu_nios2_ocimem|NIOS_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                               ;
; Entity Instance                           ; NIOS:u2|NIOS_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                             ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 16384                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                               ;
; Entity Instance                           ; NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                               ;
;     -- WIDTH_A                            ; 16                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_A                         ; 8                                                                                                                                                                                                                                                                                                                       ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_B                            ; 16                                                                                                                                                                                                                                                                                                                      ;
;     -- NUMWORDS_B                         ; 8                                                                                                                                                                                                                                                                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                           ;
+----------------------------+-----------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                     ;
+----------------------------+-----------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                         ;
; Entity Instance            ; NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|NIOS_jtag_uart_0_scfifo_w:the_NIOS_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                              ;
;     -- lpm_width           ; 8                                                                                                         ;
;     -- LPM_NUMWORDS        ; 64                                                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                        ;
; Entity Instance            ; NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|NIOS_jtag_uart_0_scfifo_r:the_NIOS_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                              ;
;     -- lpm_width           ; 8                                                                                                         ;
;     -- LPM_NUMWORDS        ; 64                                                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                        ;
+----------------------------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                      ;
+----------------------------+------------------------------------------------------+
; Name                       ; Value                                                ;
+----------------------------+------------------------------------------------------+
; Number of entity instances ; 2                                                    ;
; Entity Instance            ; vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component       ;
;     -- FIFO Type           ; Dual Clock                                           ;
;     -- LPM_WIDTH           ; 16                                                   ;
;     -- LPM_NUMWORDS        ; 1024                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                  ;
;     -- USE_EAB             ; ON                                                   ;
; Entity Instance            ; camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                           ;
;     -- LPM_WIDTH           ; 16                                                   ;
;     -- LPM_NUMWORDS        ; 1024                                                 ;
;     -- LPM_SHOWAHEAD       ; OFF                                                  ;
;     -- USE_EAB             ; ON                                                   ;
+----------------------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "camera_fifo:camera_fifo_inst"                                                         ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; wrfull ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_fifo:vga_fifo_inst"                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; wrempty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; wrfull  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS:u2|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                         ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                    ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS:u2|altera_reset_controller:rst_controller_001" ;
+----------------+-------+----------+--------------------------------------------+
; Port           ; Type  ; Severity ; Details                                    ;
+----------------+-------+----------+--------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                               ;
; reset_in2      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                               ;
; reset_in3      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                               ;
; reset_in4      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                               ;
; reset_in5      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                               ;
; reset_in6      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                               ;
; reset_in7      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                               ;
; reset_in8      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                               ;
; reset_in9      ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                               ;
; reset_in10     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                               ;
; reset_in11     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                               ;
; reset_in12     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                               ;
; reset_in13     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                               ;
; reset_in14     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                               ;
; reset_in15     ; Input ; Info     ; Stuck at GND                               ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                               ;
+----------------+-------+----------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                     ;
+----------+-------+----------+---------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                ;
+----------+-------+----------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS:u2|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+---------------------------------------+
; Port           ; Type   ; Severity ; Details                               ;
+----------------+--------+----------+---------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                          ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                          ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                          ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                          ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                          ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                          ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                          ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                          ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                          ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                          ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                          ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                          ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                          ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                          ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                          ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                          ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                          ;
+----------------+--------+----------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                              ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter" ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                           ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter" ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                                ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                                           ;
+----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                             ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                             ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; b[17..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                    ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                    ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                   ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                              ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_router_007:router_007|NIOS_mm_interconnect_0_router_007_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_router_006:router_006|NIOS_mm_interconnect_0_router_006_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_router_003:router_003|NIOS_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_router_002:router_002|NIOS_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                           ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_router_001:router_001|NIOS_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                              ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                               ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_router:router|NIOS_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                  ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                   ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_1_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                             ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_1_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                    ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                               ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                              ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                               ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                      ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                 ;
+-----------------------+-------+----------+------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                            ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                             ;
+-------------------+--------+----------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_0_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                    ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                               ;
+-----------------------+-------+----------+----------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                               ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                          ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                               ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                          ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                             ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                              ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                     ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                        ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                   ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                        ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                              ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                        ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                              ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                              ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                        ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                              ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:i2c_0_csr_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                     ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                      ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                 ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                 ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                         ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                    ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:mm_bridge_0_m0_agent" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                          ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                           ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                           ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                           ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                            ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                            ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                    ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                     ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                     ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_1_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                            ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                              ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                         ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                            ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                       ;
+------------------------+--------+----------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                  ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                             ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                        ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_csr_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                             ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                              ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                        ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                              ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                        ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                              ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                        ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:mm_bridge_0_m0_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                   ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                              ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                    ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                              ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                    ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                              ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                    ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                    ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                               ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                               ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                               ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                               ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                             ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                        ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                        ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                              ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                        ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                              ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                        ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                              ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS:u2|NIOS_onchip_memory2_0:onchip_memory2_0" ;
+--------+-------+----------+------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                        ;
+--------+-------+----------+------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                   ;
+--------+-------+----------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:NIOS_nios2_gen2_0_cpu_debug_slave_phy" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                      ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_e1dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                     ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                           ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                           ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_oci_pib:the_NIOS_nios2_gen2_0_cpu_nios2_oci_pib" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                        ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                            ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOS_nios2_gen2_0_cpu_nios2_oci_fifo|NIOS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_NIOS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                     ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                         ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_oci_dtrace:the_NIOS_nios2_gen2_0_cpu_nios2_oci_dtrace|NIOS_nios2_gen2_0_cpu_nios2_oci_td_mode:NIOS_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                       ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                           ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_oci_itrace:the_NIOS_nios2_gen2_0_cpu_nios2_oci_itrace" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                  ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                      ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_oci_dbrk:the_NIOS_nios2_gen2_0_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                     ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                         ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_oci_xbrk:the_NIOS_nios2_gen2_0_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                     ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                         ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_nios2_gen2_0_cpu_nios2_oci_debug" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                            ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                       ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                 ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                     ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_test_bench:the_NIOS_nios2_gen2_0_cpu_test_bench" ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                      ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0" ;
+---------------+--------+----------+--------------------------------+
; Port          ; Type   ; Severity ; Details                        ;
+---------------+--------+----------+--------------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected         ;
+---------------+--------+----------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS:u2|NIOS_new_sdram_controller_0:new_sdram_controller_0|NIOS_new_sdram_controller_0_input_efifo_module:the_NIOS_new_sdram_controller_0_input_efifo_module" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                               ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                   ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                   ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS:u2|altera_avalon_mm_bridge:mm_bridge_0" ;
+-------------+--------+----------+---------------------------------------+
; Port        ; Type   ; Severity ; Details                               ;
+-------------+--------+----------+---------------------------------------+
; s0_response ; Output ; Info     ; Explicitly unconnected                ;
; m0_response ; Input  ; Info     ; Stuck at GND                          ;
+-------------+--------+----------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOS_jtag_uart_0_alt_jtag_atlantic"                                                             ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0"                                                                             ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo" ;
+-------+--------+----------+-----------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                         ;
+-------+--------+----------+-----------------------------------------------------------------+
; empty ; Output ; Info     ; Explicitly unconnected                                          ;
+-------+--------+----------+-----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det" ;
+---------------+--------+----------+-----------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                         ;
+---------------+--------+----------+-----------------------------------------------------------------+
; scl_edge_hl   ; Output ; Info     ; Explicitly unconnected                                          ;
; sda_edge_hl   ; Output ; Info     ; Explicitly unconnected                                          ;
; sda_edge_lh   ; Output ; Info     ; Explicitly unconnected                                          ;
; start_det     ; Output ; Info     ; Explicitly unconnected                                          ;
; start_det_dly ; Output ; Info     ; Explicitly unconnected                                          ;
; stop_det      ; Output ; Info     ; Explicitly unconnected                                          ;
+---------------+--------+----------+-----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm" ;
+----------------+--------+----------+----------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                  ;
+----------------+--------+----------+----------------------------------------------------------+
; gen_stop_state ; Output ; Info     ; Explicitly unconnected                                   ;
+----------------+--------+----------+----------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "NIOS:u2|altera_avalon_i2c:i2c_0" ;
+-----------+--------+----------+-----------------------------+
; Port      ; Type   ; Severity ; Details                     ;
+-----------+--------+----------+-----------------------------+
; src_data  ; Output ; Info     ; Explicitly unconnected      ;
; src_valid ; Output ; Info     ; Explicitly unconnected      ;
; src_ready ; Input  ; Info     ; Stuck at GND                ;
; snk_data  ; Input  ; Info     ; Stuck at GND                ;
; snk_valid ; Input  ; Info     ; Stuck at GND                ;
; snk_ready ; Output ; Info     ; Explicitly unconnected      ;
+-----------+--------+----------+-----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS:u2"                                                                                                   ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                        ; Type   ; Severity ; Details                                                                             ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; avalon_mm_1_burstcount      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; avalon_mm_1_byteenable      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; avalon_mm_1_debugaccess     ; Input  ; Info     ; Stuck at GND                                                                        ;
; pio_0_ext_out_export[31..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------+
; Port Connectivity Checks: "PLL_SYS:u0" ;
+------+-------+----------+--------------+
; Port ; Type  ; Severity ; Details      ;
+------+-------+----------+--------------+
; rst  ; Input ; Info     ; Stuck at GND ;
+------+-------+----------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 56                  ; 56               ; 32768        ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 2251                        ;
;     CLR               ; 827                         ;
;     CLR SCLR          ; 65                          ;
;     CLR SCLR SLD      ; 11                          ;
;     CLR SLD           ; 86                          ;
;     ENA               ; 209                         ;
;     ENA CLR           ; 502                         ;
;     ENA CLR SCLR      ; 163                         ;
;     ENA CLR SLD       ; 141                         ;
;     ENA SCLR          ; 80                          ;
;     ENA SCLR SLD      ; 19                          ;
;     ENA SLD           ; 9                           ;
;     SCLR              ; 10                          ;
;     SLD               ; 28                          ;
;     plain             ; 101                         ;
; arriav_io_obuf        ; 18                          ;
; arriav_lcell_comb     ; 2492                        ;
;     arith             ; 333                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 270                         ;
;         2 data inputs ; 11                          ;
;         3 data inputs ; 33                          ;
;         4 data inputs ; 16                          ;
;         5 data inputs ; 1                           ;
;     extend            ; 48                          ;
;         7 data inputs ; 48                          ;
;     normal            ; 2101                        ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 64                          ;
;         2 data inputs ; 297                         ;
;         3 data inputs ; 392                         ;
;         4 data inputs ; 414                         ;
;         5 data inputs ; 460                         ;
;         6 data inputs ; 471                         ;
;     shared            ; 10                          ;
;         2 data inputs ; 10                          ;
; boundary_port         ; 180                         ;
; generic_pll           ; 4                           ;
; stratixv_ram_block    ; 242                         ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 2.55                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                                           ;
+----------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                                                                                      ; Details ;
+----------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------+
; CAM_RESET            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RESET_GEN:u1|int_res_3                                                                                                                 ; N/A     ;
; CAM_RESET            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; RESET_GEN:u1|int_res_3                                                                                                                 ; N/A     ;
; LEDR[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                                   ; N/A     ;
; LEDR[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                                   ; N/A     ;
; LEDR[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                                   ; N/A     ;
; LEDR[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                                   ; N/A     ;
; LEDR[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                                   ; N/A     ;
; LEDR[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                                                                                                                   ; N/A     ;
; LEDR[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cam_frame_done~_wirecell                                                                                                               ; N/A     ;
; LEDR[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cam_frame_done~_wirecell                                                                                                               ; N/A     ;
; LEDR[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component|dcfifo_paq1:auto_generated|cmpr_a06:rdempty_eq_comp|aneb_result_wire[0]~_wirecell ; N/A     ;
; LEDR[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component|dcfifo_paq1:auto_generated|cmpr_a06:rdempty_eq_comp|aneb_result_wire[0]~_wirecell ; N/A     ;
; LEDR[5]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cam_fifo_rdreq~0                                                                                                                       ; N/A     ;
; LEDR[5]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cam_fifo_rdreq~0                                                                                                                       ; N/A     ;
; LEDR[6]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NIOS:u2|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_waitrequest~_wirecell                                                               ; N/A     ;
; LEDR[6]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NIOS:u2|altera_avalon_mm_bridge:mm_bridge_0|wr_reg_waitrequest~_wirecell                                                               ; N/A     ;
; LEDR[7]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avalon_mm_write~0                                                                                                                      ; N/A     ;
; LEDR[7]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; avalon_mm_write~0                                                                                                                      ; N/A     ;
; LEDR[8]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cam_frame_done                                                                                                                         ; N/A     ;
; LEDR[8]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; cam_frame_done                                                                                                                         ; N/A     ;
; LEDR[9]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NIOS:u2|NIOS_pio_0:pio_0|data_out[0]                                                                                                   ; N/A     ;
; LEDR[9]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; NIOS:u2|NIOS_pio_0:pio_0|data_out[0]                                                                                                   ; N/A     ;
; PLL_SYS:u0|outclk_0  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PLL_SYS:u0|PLL_SYS_0002:pll_sys_inst|altera_pll:altera_pll_i|outclk_wire[0]                                                            ; N/A     ;
; write_addr[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; write_addr[0]                                                                                                                          ; N/A     ;
; write_addr[0]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; write_addr[0]                                                                                                                          ; N/A     ;
; write_addr[10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; write_addr[10]                                                                                                                         ; N/A     ;
; write_addr[10]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; write_addr[10]                                                                                                                         ; N/A     ;
; write_addr[11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; write_addr[11]                                                                                                                         ; N/A     ;
; write_addr[11]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; write_addr[11]                                                                                                                         ; N/A     ;
; write_addr[12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; write_addr[12]                                                                                                                         ; N/A     ;
; write_addr[12]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; write_addr[12]                                                                                                                         ; N/A     ;
; write_addr[13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; write_addr[13]                                                                                                                         ; N/A     ;
; write_addr[13]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; write_addr[13]                                                                                                                         ; N/A     ;
; write_addr[14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; write_addr[14]                                                                                                                         ; N/A     ;
; write_addr[14]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; write_addr[14]                                                                                                                         ; N/A     ;
; write_addr[15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; write_addr[15]                                                                                                                         ; N/A     ;
; write_addr[15]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; write_addr[15]                                                                                                                         ; N/A     ;
; write_addr[16]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; write_addr[16]                                                                                                                         ; N/A     ;
; write_addr[16]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; write_addr[16]                                                                                                                         ; N/A     ;
; write_addr[17]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; write_addr[17]                                                                                                                         ; N/A     ;
; write_addr[17]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; write_addr[17]                                                                                                                         ; N/A     ;
; write_addr[18]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; write_addr[18]                                                                                                                         ; N/A     ;
; write_addr[18]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; write_addr[18]                                                                                                                         ; N/A     ;
; write_addr[19]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; write_addr[19]                                                                                                                         ; N/A     ;
; write_addr[19]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; write_addr[19]                                                                                                                         ; N/A     ;
; write_addr[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; write_addr[1]                                                                                                                          ; N/A     ;
; write_addr[1]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; write_addr[1]                                                                                                                          ; N/A     ;
; write_addr[20]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; write_addr[20]                                                                                                                         ; N/A     ;
; write_addr[20]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; write_addr[20]                                                                                                                         ; N/A     ;
; write_addr[21]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; write_addr[21]                                                                                                                         ; N/A     ;
; write_addr[21]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; write_addr[21]                                                                                                                         ; N/A     ;
; write_addr[22]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; write_addr[22]                                                                                                                         ; N/A     ;
; write_addr[22]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; write_addr[22]                                                                                                                         ; N/A     ;
; write_addr[23]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; write_addr[23]                                                                                                                         ; N/A     ;
; write_addr[23]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; write_addr[23]                                                                                                                         ; N/A     ;
; write_addr[24]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; write_addr[24]                                                                                                                         ; N/A     ;
; write_addr[24]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; write_addr[24]                                                                                                                         ; N/A     ;
; write_addr[25]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; write_addr[25]                                                                                                                         ; N/A     ;
; write_addr[25]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; write_addr[25]                                                                                                                         ; N/A     ;
; write_addr[26]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; write_addr[26]                                                                                                                         ; N/A     ;
; write_addr[26]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; write_addr[26]                                                                                                                         ; N/A     ;
; write_addr[27]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; write_addr[27]                                                                                                                         ; N/A     ;
; write_addr[27]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; write_addr[27]                                                                                                                         ; N/A     ;
; write_addr[28]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; write_addr[28]                                                                                                                         ; N/A     ;
; write_addr[28]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; write_addr[28]                                                                                                                         ; N/A     ;
; write_addr[29]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; write_addr[29]                                                                                                                         ; N/A     ;
; write_addr[29]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; write_addr[29]                                                                                                                         ; N/A     ;
; write_addr[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; write_addr[2]                                                                                                                          ; N/A     ;
; write_addr[2]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; write_addr[2]                                                                                                                          ; N/A     ;
; write_addr[30]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; write_addr[30]                                                                                                                         ; N/A     ;
; write_addr[30]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; write_addr[30]                                                                                                                         ; N/A     ;
; write_addr[31]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; write_addr[31]                                                                                                                         ; N/A     ;
; write_addr[31]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; write_addr[31]                                                                                                                         ; N/A     ;
; write_addr[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; write_addr[3]                                                                                                                          ; N/A     ;
; write_addr[3]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; write_addr[3]                                                                                                                          ; N/A     ;
; write_addr[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; write_addr[4]                                                                                                                          ; N/A     ;
; write_addr[4]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; write_addr[4]                                                                                                                          ; N/A     ;
; write_addr[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; write_addr[5]                                                                                                                          ; N/A     ;
; write_addr[5]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; write_addr[5]                                                                                                                          ; N/A     ;
; write_addr[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; write_addr[6]                                                                                                                          ; N/A     ;
; write_addr[6]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; write_addr[6]                                                                                                                          ; N/A     ;
; write_addr[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; write_addr[7]                                                                                                                          ; N/A     ;
; write_addr[7]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; write_addr[7]                                                                                                                          ; N/A     ;
; write_addr[8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; write_addr[8]                                                                                                                          ; N/A     ;
; write_addr[8]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; write_addr[8]                                                                                                                          ; N/A     ;
; write_addr[9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; write_addr[9]                                                                                                                          ; N/A     ;
; write_addr[9]        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; write_addr[9]                                                                                                                          ; N/A     ;
; CAM_D[0]             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; CAM_D[0]                                                                                                                               ; N/A     ;
; CAM_D[0]             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; CAM_D[0]                                                                                                                               ; N/A     ;
; CAM_D[1]             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; CAM_D[1]                                                                                                                               ; N/A     ;
; CAM_D[1]             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; CAM_D[1]                                                                                                                               ; N/A     ;
; CAM_D[2]             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; CAM_D[2]                                                                                                                               ; N/A     ;
; CAM_D[2]             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; CAM_D[2]                                                                                                                               ; N/A     ;
; CAM_D[3]             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; CAM_D[3]                                                                                                                               ; N/A     ;
; CAM_D[3]             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; CAM_D[3]                                                                                                                               ; N/A     ;
; CAM_D[4]             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; CAM_D[4]                                                                                                                               ; N/A     ;
; CAM_D[4]             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; CAM_D[4]                                                                                                                               ; N/A     ;
; CAM_D[5]             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; CAM_D[5]                                                                                                                               ; N/A     ;
; CAM_D[5]             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; CAM_D[5]                                                                                                                               ; N/A     ;
; CAM_D[6]             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; CAM_D[6]                                                                                                                               ; N/A     ;
; CAM_D[6]             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; CAM_D[6]                                                                                                                               ; N/A     ;
; CAM_D[7]             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; CAM_D[7]                                                                                                                               ; N/A     ;
; CAM_D[7]             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; CAM_D[7]                                                                                                                               ; N/A     ;
; CAM_HS               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; CAM_HS                                                                                                                                 ; N/A     ;
; CAM_HS               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; CAM_HS                                                                                                                                 ; N/A     ;
; CAM_PCLK             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; CAM_PCLK                                                                                                                               ; N/A     ;
; CAM_PCLK             ; post-fitting  ; connected ; Top                            ; post-synthesis    ; CAM_PCLK                                                                                                                               ; N/A     ;
; CAM_SCL              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; CAM_SCL                                                                                                                                ; N/A     ;
; CAM_SCL              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; CAM_SCL                                                                                                                                ; N/A     ;
; CAM_SDA              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; CAM_SDA                                                                                                                                ; N/A     ;
; CAM_SDA              ; post-fitting  ; connected ; Top                            ; post-synthesis    ; CAM_SDA                                                                                                                                ; N/A     ;
; CAM_VS               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; CAM_VS                                                                                                                                 ; N/A     ;
; CAM_VS               ; post-fitting  ; connected ; Top                            ; post-synthesis    ; CAM_VS                                                                                                                                 ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                    ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                    ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                    ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                    ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                    ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                    ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                    ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                    ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                    ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                    ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                    ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                    ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                    ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                                                                                    ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                    ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                    ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                    ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                    ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                    ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                    ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                    ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                    ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                    ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                    ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                    ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                    ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                    ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                    ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                    ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                    ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                    ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                                                                                    ; N/A     ;
+----------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Jul 16 21:38:19 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off JAC_DE1_SOC_VGA_SDRAM -c JAC_DE1_SOC_VGA_SDRAM
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Platform Designer system entity "NIOS.qsys"
Info (12250): 2020.07.16.21:38:35 Progress: Loading JAC_DE1_SOC_VGA_SDRAM_OV7670/NIOS.qsys
Info (12250): 2020.07.16.21:38:36 Progress: Reading input file
Info (12250): 2020.07.16.21:38:36 Progress: Adding clk_0 [clock_source 18.1]
Info (12250): 2020.07.16.21:38:37 Progress: Parameterizing module clk_0
Info (12250): 2020.07.16.21:38:37 Progress: Adding i2c_0 [altera_avalon_i2c 18.1]
Info (12250): 2020.07.16.21:38:37 Progress: Parameterizing module i2c_0
Info (12250): 2020.07.16.21:38:37 Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Info (12250): 2020.07.16.21:38:38 Progress: Parameterizing module jtag_uart_0
Info (12250): 2020.07.16.21:38:38 Progress: Adding mm_bridge_0 [altera_avalon_mm_bridge 18.1]
Info (12250): 2020.07.16.21:38:38 Progress: Parameterizing module mm_bridge_0
Info (12250): 2020.07.16.21:38:38 Progress: Adding new_sdram_controller_0 [altera_avalon_new_sdram_controller 18.1]
Info (12250): 2020.07.16.21:38:38 Progress: Parameterizing module new_sdram_controller_0
Info (12250): 2020.07.16.21:38:38 Progress: Adding nios2_gen2_0 [altera_nios2_gen2 18.1]
Info (12250): 2020.07.16.21:38:38 Progress: Parameterizing module nios2_gen2_0
Info (12250): 2020.07.16.21:38:38 Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 18.1]
Info (12250): 2020.07.16.21:38:38 Progress: Parameterizing module onchip_memory2_0
Info (12250): 2020.07.16.21:38:38 Progress: Adding pio_0 [altera_avalon_pio 18.1]
Info (12250): 2020.07.16.21:38:38 Progress: Parameterizing module pio_0
Info (12250): 2020.07.16.21:38:38 Progress: Adding pio_1 [altera_avalon_pio 18.1]
Info (12250): 2020.07.16.21:38:38 Progress: Parameterizing module pio_1
Info (12250): 2020.07.16.21:38:38 Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 18.1]
Info (12250): 2020.07.16.21:38:38 Progress: Parameterizing module sysid_qsys_0
Info (12250): 2020.07.16.21:38:38 Progress: Adding timer_0 [altera_avalon_timer 18.1]
Info (12250): 2020.07.16.21:38:38 Progress: Parameterizing module timer_0
Info (12250): 2020.07.16.21:38:38 Progress: Building connections
Info (12250): 2020.07.16.21:38:38 Progress: Parameterizing connections
Info (12250): 2020.07.16.21:38:38 Progress: Validating
Info (12250): 2020.07.16.21:38:39 Progress: Done reading input file
Info (12250): NIOS.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info (12250): NIOS.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info (12250): NIOS.pio_1: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): NIOS.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info (12250): NIOS.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info (12250): NIOS: Generating NIOS "NIOS" for QUARTUS_SYNTH
Info (12250): I2c_0: "NIOS" instantiated altera_avalon_i2c "i2c_0"
Info (12250): Jtag_uart_0: Starting RTL generation for module 'NIOS_jtag_uart_0'
Info (12250): Jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=NIOS_jtag_uart_0 --dir=C:/Users/Jacek/AppData/Local/Temp/alt8459_4426594602215595561.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Jacek/AppData/Local/Temp/alt8459_4426594602215595561.dir/0003_jtag_uart_0_gen//NIOS_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Jtag_uart_0: Done RTL generation for module 'NIOS_jtag_uart_0'
Info (12250): Jtag_uart_0: "NIOS" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info (12250): Mm_bridge_0: "NIOS" instantiated altera_avalon_mm_bridge "mm_bridge_0"
Info (12250): New_sdram_controller_0: Starting RTL generation for module 'NIOS_new_sdram_controller_0'
Info (12250): New_sdram_controller_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=NIOS_new_sdram_controller_0 --dir=C:/Users/Jacek/AppData/Local/Temp/alt8459_4426594602215595561.dir/0005_new_sdram_controller_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Jacek/AppData/Local/Temp/alt8459_4426594602215595561.dir/0005_new_sdram_controller_0_gen//NIOS_new_sdram_controller_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): New_sdram_controller_0: Done RTL generation for module 'NIOS_new_sdram_controller_0'
Info (12250): New_sdram_controller_0: "NIOS" instantiated altera_avalon_new_sdram_controller "new_sdram_controller_0"
Info (12250): Nios2_gen2_0: "NIOS" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info (12250): Onchip_memory2_0: Starting RTL generation for module 'NIOS_onchip_memory2_0'
Info (12250): Onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=NIOS_onchip_memory2_0 --dir=C:/Users/Jacek/AppData/Local/Temp/alt8459_4426594602215595561.dir/0006_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Jacek/AppData/Local/Temp/alt8459_4426594602215595561.dir/0006_onchip_memory2_0_gen//NIOS_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Onchip_memory2_0: Done RTL generation for module 'NIOS_onchip_memory2_0'
Info (12250): Onchip_memory2_0: "NIOS" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info (12250): Pio_0: Starting RTL generation for module 'NIOS_pio_0'
Info (12250): Pio_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOS_pio_0 --dir=C:/Users/Jacek/AppData/Local/Temp/alt8459_4426594602215595561.dir/0007_pio_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Jacek/AppData/Local/Temp/alt8459_4426594602215595561.dir/0007_pio_0_gen//NIOS_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Pio_0: Done RTL generation for module 'NIOS_pio_0'
Info (12250): Pio_0: "NIOS" instantiated altera_avalon_pio "pio_0"
Info (12250): Pio_1: Starting RTL generation for module 'NIOS_pio_1'
Info (12250): Pio_1:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOS_pio_1 --dir=C:/Users/Jacek/AppData/Local/Temp/alt8459_4426594602215595561.dir/0008_pio_1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Jacek/AppData/Local/Temp/alt8459_4426594602215595561.dir/0008_pio_1_gen//NIOS_pio_1_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Pio_1: Done RTL generation for module 'NIOS_pio_1'
Info (12250): Pio_1: "NIOS" instantiated altera_avalon_pio "pio_1"
Info (12250): Sysid_qsys_0: "NIOS" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info (12250): Timer_0: Starting RTL generation for module 'NIOS_timer_0'
Info (12250): Timer_0:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=NIOS_timer_0 --dir=C:/Users/Jacek/AppData/Local/Temp/alt8459_4426594602215595561.dir/0010_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Jacek/AppData/Local/Temp/alt8459_4426594602215595561.dir/0010_timer_0_gen//NIOS_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Timer_0: Done RTL generation for module 'NIOS_timer_0'
Info (12250): Timer_0: "NIOS" instantiated altera_avalon_timer "timer_0"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "NIOS" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Irq_mapper: "NIOS" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Rst_controller: "NIOS" instantiated altera_reset_controller "rst_controller"
Info (12250): Cpu: Starting RTL generation for module 'NIOS_nios2_gen2_0_cpu'
Info (12250): Cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=NIOS_nios2_gen2_0_cpu --dir=C:/Users/Jacek/AppData/Local/Temp/alt8459_4426594602215595561.dir/0013_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/Jacek/AppData/Local/Temp/alt8459_4426594602215595561.dir/0013_cpu_gen//NIOS_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2020.07.16 21:38:51 (*) Starting Nios II generation
Info (12250): Cpu: # 2020.07.16 21:38:51 (*)   Checking for plaintext license.
Info (12250): Cpu: # 2020.07.16 21:38:52 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info (12250): Cpu: # 2020.07.16 21:38:52 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2020.07.16 21:38:52 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Cpu: # 2020.07.16 21:38:52 (*)   Plaintext license not found.
Info (12250): Cpu: # 2020.07.16 21:38:52 (*)   No license required to generate encrypted Nios II/e.
Info (12250): Cpu: # 2020.07.16 21:38:52 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2020.07.16 21:38:52 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2020.07.16 21:38:53 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2020.07.16 21:38:53 (*)   Creating plain-text RTL
Info (12250): Cpu: # 2020.07.16 21:38:54 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'NIOS_nios2_gen2_0_cpu'
Info (12250): Cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): Nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info (12250): Jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info (12250): Nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info (12250): Jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info (12250): Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info (12250): Router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info (12250): Router_007: "mm_interconnect_0" instantiated altera_merlin_router "router_007"
Info (12250): New_sdram_controller_0_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "new_sdram_controller_0_s1_burst_adapter"
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info (12250): Cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info (12250): Reusing file C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/NIOS/submodules/altera_merlin_arbitrator.sv
Info (12250): Cmd_mux_004: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_004"
Info (12250): Reusing file C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/NIOS/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_demux_004: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_004"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/NIOS/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info (12250): Reusing file C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/NIOS/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info (12250): Reusing file C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/NIOS/submodules/altera_merlin_arbitrator.sv
Info (12250): Nios2_gen2_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "nios2_gen2_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter"
Info (12250): Reusing file C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/NIOS/submodules/altera_merlin_address_alignment.sv
Info (12250): Reusing file C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/NIOS/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Avalon_st_adapter_004: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_004"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Error_adapter_0: "avalon_st_adapter_004" instantiated error_adapter "error_adapter_0"
Info (12250): NIOS: Done "NIOS" with 43 modules, 75 files
Info (12249): Finished elaborating Platform Designer system entity "NIOS.qsys"
Info (12021): Found 2 design units, including 1 entities, in source file vga_gen.vhd
    Info (12022): Found design unit 1: vga_gen-Behavioral File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/vga_gen.vhd Line: 26
    Info (12023): Found entity 1: vga_gen File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/vga_gen.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file reset_gen.vhd
    Info (12022): Found design unit 1: RESET_GEN-content File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/RESET_GEN.vhd Line: 17
    Info (12023): Found entity 1: RESET_GEN File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/RESET_GEN.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file top_vga_sdram.vhd
    Info (12022): Found design unit 1: top_vga_sdram-Behavioral File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd Line: 62
    Info (12023): Found entity 1: top_vga_sdram File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file pll_sys.vhd
    Info (12022): Found design unit 1: PLL_SYS-rtl File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/PLL_SYS.vhd Line: 23
    Info (12023): Found entity 1: PLL_SYS File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/PLL_SYS.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file pll_sys/pll_sys_0002.v
    Info (12023): Found entity 1: PLL_SYS_0002 File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/PLL_SYS/PLL_SYS_0002.v Line: 2
Info (12021): Found 2 design units, including 1 entities, in source file vga_fifo.vhd
    Info (12022): Found design unit 1: vga_fifo-SYN File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/vga_fifo.vhd Line: 61
    Info (12023): Found entity 1: vga_fifo File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/vga_fifo.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file camera_fifo.vhd
    Info (12022): Found design unit 1: camera_fifo-SYN File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/camera_fifo.vhd Line: 58
    Info (12023): Found entity 1: camera_fifo File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/camera_fifo.vhd Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/nios.v
    Info (12023): Found entity 1: NIOS File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/nios.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_irq_mapper.sv
    Info (12023): Found entity 1: NIOS_irq_mapper File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_irq_mapper.sv Line: 31
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/nios/submodules/nios_jtag_uart_0.v
    Info (12023): Found entity 1: NIOS_jtag_uart_0_sim_scfifo_w File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: NIOS_jtag_uart_0_scfifo_w File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: NIOS_jtag_uart_0_sim_scfifo_r File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: NIOS_jtag_uart_0_scfifo_r File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: NIOS_jtag_uart_0 File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0.v
    Info (12023): Found entity 1: NIOS_mm_interconnect_0 File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: NIOS_mm_interconnect_0_avalon_st_adapter File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_004.v
    Info (12023): Found entity 1: NIOS_mm_interconnect_0_avalon_st_adapter_004 File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_004.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv
    Info (12023): Found entity 1: NIOS_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: NIOS_mm_interconnect_0_cmd_demux File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: NIOS_mm_interconnect_0_cmd_demux_001 File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux_002.sv
    Info (12023): Found entity 1: NIOS_mm_interconnect_0_cmd_demux_002 File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_demux_002.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: NIOS_mm_interconnect_0_cmd_mux File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux_003.sv
    Info (12023): Found entity 1: NIOS_mm_interconnect_0_cmd_mux_003 File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux_003.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux_004.sv
    Info (12023): Found entity 1: NIOS_mm_interconnect_0_cmd_mux_004 File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux_004.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: NIOS_mm_interconnect_0_router_default_decode File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: NIOS_mm_interconnect_0_router File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: NIOS_mm_interconnect_0_router_001_default_decode File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: NIOS_mm_interconnect_0_router_001 File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: NIOS_mm_interconnect_0_router_002_default_decode File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: NIOS_mm_interconnect_0_router_002 File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: NIOS_mm_interconnect_0_router_003_default_decode File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: NIOS_mm_interconnect_0_router_003 File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_router_006.sv
    Info (12023): Found entity 1: NIOS_mm_interconnect_0_router_006_default_decode File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_router_006.sv Line: 45
    Info (12023): Found entity 2: NIOS_mm_interconnect_0_router_006 File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_router_006.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_router_007.sv
    Info (12023): Found entity 1: NIOS_mm_interconnect_0_router_007_default_decode File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_router_007.sv Line: 45
    Info (12023): Found entity 2: NIOS_mm_interconnect_0_router_007 File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_router_007.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: NIOS_mm_interconnect_0_rsp_demux File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_rsp_demux_004.sv
    Info (12023): Found entity 1: NIOS_mm_interconnect_0_rsp_demux_004 File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_rsp_demux_004.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: NIOS_mm_interconnect_0_rsp_mux File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: NIOS_mm_interconnect_0_rsp_mux_001 File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux_002.sv
    Info (12023): Found entity 1: NIOS_mm_interconnect_0_rsp_mux_002 File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux_002.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/nios_new_sdram_controller_0.v
    Info (12023): Found entity 1: NIOS_new_sdram_controller_0_input_efifo_module File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_new_sdram_controller_0.v Line: 21
    Info (12023): Found entity 2: NIOS_new_sdram_controller_0 File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_new_sdram_controller_0.v Line: 159
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_nios2_gen2_0.v
    Info (12023): Found entity 1: NIOS_nios2_gen2_0 File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: NIOS_nios2_gen2_0_cpu_register_bank_a_module File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: NIOS_nios2_gen2_0_cpu_register_bank_b_module File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v Line: 87
    Info (12023): Found entity 3: NIOS_nios2_gen2_0_cpu_nios2_oci_debug File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v Line: 153
    Info (12023): Found entity 4: NIOS_nios2_gen2_0_cpu_nios2_oci_break File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v Line: 295
    Info (12023): Found entity 5: NIOS_nios2_gen2_0_cpu_nios2_oci_xbrk File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v Line: 588
    Info (12023): Found entity 6: NIOS_nios2_gen2_0_cpu_nios2_oci_dbrk File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v Line: 795
    Info (12023): Found entity 7: NIOS_nios2_gen2_0_cpu_nios2_oci_itrace File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v Line: 982
    Info (12023): Found entity 8: NIOS_nios2_gen2_0_cpu_nios2_oci_td_mode File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v Line: 1115
    Info (12023): Found entity 9: NIOS_nios2_gen2_0_cpu_nios2_oci_dtrace File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v Line: 1183
    Info (12023): Found entity 10: NIOS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v Line: 1265
    Info (12023): Found entity 11: NIOS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v Line: 1337
    Info (12023): Found entity 12: NIOS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v Line: 1380
    Info (12023): Found entity 13: NIOS_nios2_gen2_0_cpu_nios2_oci_fifo File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v Line: 1427
    Info (12023): Found entity 14: NIOS_nios2_gen2_0_cpu_nios2_oci_pib File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v Line: 1913
    Info (12023): Found entity 15: NIOS_nios2_gen2_0_cpu_nios2_oci_im File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v Line: 1936
    Info (12023): Found entity 16: NIOS_nios2_gen2_0_cpu_nios2_performance_monitors File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v Line: 2006
    Info (12023): Found entity 17: NIOS_nios2_gen2_0_cpu_nios2_avalon_reg File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v Line: 2023
    Info (12023): Found entity 18: NIOS_nios2_gen2_0_cpu_ociram_sp_ram_module File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v Line: 2116
    Info (12023): Found entity 19: NIOS_nios2_gen2_0_cpu_nios2_ocimem File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v Line: 2181
    Info (12023): Found entity 20: NIOS_nios2_gen2_0_cpu_nios2_oci File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v Line: 2362
    Info (12023): Found entity 21: NIOS_nios2_gen2_0_cpu File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: NIOS_nios2_gen2_0_cpu_debug_slave_sysclk File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: NIOS_nios2_gen2_0_cpu_debug_slave_tck File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: NIOS_nios2_gen2_0_cpu_debug_slave_wrapper File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: NIOS_nios2_gen2_0_cpu_test_bench File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_onchip_memory2_0.v
    Info (12023): Found entity 1: NIOS_onchip_memory2_0 File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_pio_0.v
    Info (12023): Found entity 1: NIOS_pio_0 File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_pio_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_pio_1.v
    Info (12023): Found entity 1: NIOS_pio_1 File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_pio_1.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_sysid_qsys_0.v
    Info (12023): Found entity 1: NIOS_sysid_qsys_0 File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_sysid_qsys_0.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/nios_timer_0.v
    Info (12023): Found entity 1: NIOS_timer_0 File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_timer_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_avalon_i2c.v
    Info (12023): Found entity 1: altera_avalon_i2c File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_avalon_i2c_clk_cnt.v
    Info (12023): Found entity 1: altera_avalon_i2c_clk_cnt File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_clk_cnt.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_avalon_i2c_condt_det.v
    Info (12023): Found entity 1: altera_avalon_i2c_condt_det File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_condt_det.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_avalon_i2c_condt_gen.v
    Info (12023): Found entity 1: altera_avalon_i2c_condt_gen File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_condt_gen.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_avalon_i2c_csr.v
    Info (12023): Found entity 1: altera_avalon_i2c_csr File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_csr.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_avalon_i2c_fifo.v
    Info (12023): Found entity 1: altera_avalon_i2c_fifo File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_fifo.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_avalon_i2c_mstfsm.v
    Info (12023): Found entity 1: altera_avalon_i2c_mstfsm File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_mstfsm.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_avalon_i2c_rxshifter.v
    Info (12023): Found entity 1: altera_avalon_i2c_rxshifter File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_rxshifter.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_avalon_i2c_spksupp.v
    Info (12023): Found entity 1: altera_avalon_i2c_spksupp File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_spksupp.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_avalon_i2c_txout.v
    Info (12023): Found entity 1: altera_avalon_i2c_txout File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_txout.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_avalon_i2c_txshifter.v
    Info (12023): Found entity 1: altera_avalon_i2c_txshifter File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_txshifter.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_avalon_mm_bridge.v
    Info (12023): Found entity 1: altera_avalon_mm_bridge File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_mm_bridge.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/nios/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/nios/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/nios/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_wrap_burst_converter.sv Line: 27
Warning (10037): Verilog HDL or VHDL warning at nios_new_sdram_controller_0.v(318): conditional expression evaluates to a constant File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_new_sdram_controller_0.v Line: 318
Warning (10037): Verilog HDL or VHDL warning at nios_new_sdram_controller_0.v(328): conditional expression evaluates to a constant File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_new_sdram_controller_0.v Line: 328
Warning (10037): Verilog HDL or VHDL warning at nios_new_sdram_controller_0.v(338): conditional expression evaluates to a constant File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_new_sdram_controller_0.v Line: 338
Warning (10037): Verilog HDL or VHDL warning at nios_new_sdram_controller_0.v(682): conditional expression evaluates to a constant File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_new_sdram_controller_0.v Line: 682
Info (12127): Elaborating entity "top_vga_sdram" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at top_vga_sdram.vhd(184): object "vga_fifo_wrempty" assigned a value but never read File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd Line: 184
Warning (10036): Verilog HDL or VHDL warning at top_vga_sdram.vhd(185): object "vga_fifo_wrfull" assigned a value but never read File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd Line: 185
Warning (10036): Verilog HDL or VHDL warning at top_vga_sdram.vhd(222): object "cam_fifo_wrfull" assigned a value but never read File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd Line: 222
Warning (10036): Verilog HDL or VHDL warning at top_vga_sdram.vhd(236): object "write_addr_max" assigned a value but never read File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd Line: 236
Info (12128): Elaborating entity "PLL_SYS" for hierarchy "PLL_SYS:u0" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd Line: 251
Info (12128): Elaborating entity "PLL_SYS_0002" for hierarchy "PLL_SYS:u0|PLL_SYS_0002:pll_sys_inst" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/PLL_SYS.vhd Line: 38
Info (12128): Elaborating entity "altera_pll" for hierarchy "PLL_SYS:u0|PLL_SYS_0002:pll_sys_inst|altera_pll:altera_pll_i" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/PLL_SYS/PLL_SYS_0002.v Line: 94
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "PLL_SYS:u0|PLL_SYS_0002:pll_sys_inst|altera_pll:altera_pll_i" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/PLL_SYS/PLL_SYS_0002.v Line: 94
Info (12133): Instantiated megafunction "PLL_SYS:u0|PLL_SYS_0002:pll_sys_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/PLL_SYS/PLL_SYS_0002.v Line: 94
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "4"
    Info (12134): Parameter "output_clock_frequency0" = "80.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "80.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "9375 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "24.000000 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "RESET_GEN" for hierarchy "RESET_GEN:u1" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd Line: 262
Info (12128): Elaborating entity "NIOS" for hierarchy "NIOS:u2" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd Line: 270
Info (12128): Elaborating entity "altera_avalon_i2c" for hierarchy "NIOS:u2|altera_avalon_i2c:i2c_0" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/nios.v Line: 144
Info (12128): Elaborating entity "altera_avalon_i2c_csr" for hierarchy "NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c.v Line: 207
Warning (10230): Verilog HDL assignment warning at altera_avalon_i2c_csr.v(255): truncated value with size 32 to match size of target (3) File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_csr.v Line: 255
Warning (10230): Verilog HDL assignment warning at altera_avalon_i2c_csr.v(256): truncated value with size 32 to match size of target (3) File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_csr.v Line: 256
Warning (10230): Verilog HDL assignment warning at altera_avalon_i2c_csr.v(257): truncated value with size 32 to match size of target (3) File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_csr.v Line: 257
Warning (10230): Verilog HDL assignment warning at altera_avalon_i2c_csr.v(267): truncated value with size 32 to match size of target (3) File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_csr.v Line: 267
Warning (10230): Verilog HDL assignment warning at altera_avalon_i2c_csr.v(268): truncated value with size 32 to match size of target (3) File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_csr.v Line: 268
Warning (10230): Verilog HDL assignment warning at altera_avalon_i2c_csr.v(269): truncated value with size 32 to match size of target (3) File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_csr.v Line: 269
Info (12128): Elaborating entity "altera_avalon_i2c_mstfsm" for hierarchy "NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_mstfsm:u_mstfsm" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c.v Line: 262
Info (12128): Elaborating entity "altera_avalon_i2c_rxshifter" for hierarchy "NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_rxshifter:u_rxshifter" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c.v Line: 291
Info (12128): Elaborating entity "altera_avalon_i2c_txshifter" for hierarchy "NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txshifter:u_txshifter" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c.v Line: 320
Info (12128): Elaborating entity "altera_avalon_i2c_spksupp" for hierarchy "NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_spksupp:u_spksupp" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c.v Line: 331
Info (12128): Elaborating entity "altera_avalon_i2c_condt_det" for hierarchy "NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_det:u_condt_det" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c.v Line: 359
Info (12128): Elaborating entity "altera_avalon_i2c_condt_gen" for hierarchy "NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_condt_gen:u_condt_gen" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c.v Line: 397
Info (12128): Elaborating entity "altera_avalon_i2c_clk_cnt" for hierarchy "NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_clk_cnt:u_clk_cnt" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c.v Line: 443
Info (12128): Elaborating entity "altera_avalon_i2c_txout" for hierarchy "NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_txout:u_txout" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c.v Line: 466
Info (12128): Elaborating entity "altera_avalon_i2c_fifo" for hierarchy "NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c.v Line: 491
Info (10264): Verilog HDL Case Statement information at altera_avalon_i2c_fifo.v(129): all case item expressions in this case statement are onehot File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_fifo.v Line: 129
Info (12128): Elaborating entity "altsyncram" for hierarchy "NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_fifo.v Line: 99
Info (12130): Elaborated megafunction instantiation "NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_fifo.v Line: 99
Info (12133): Instantiated megafunction "NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram" with the following parameter: File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_fifo.v Line: 99
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_b" = "10"
    Info (12134): Parameter "widthad_a" = "2"
    Info (12134): Parameter "widthad_b" = "2"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "numwords_a" = "4"
    Info (12134): Parameter "numwords_b" = "4"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tuh1.tdf
    Info (12023): Found entity 1: altsyncram_tuh1 File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/altsyncram_tuh1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_tuh1" for hierarchy "NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo|altsyncram:the_dp_ram|altsyncram_tuh1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "altera_avalon_i2c_fifo" for hierarchy "NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c.v Line: 513
Info (10264): Verilog HDL Case Statement information at altera_avalon_i2c_fifo.v(129): all case item expressions in this case statement are onehot File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_fifo.v Line: 129
Info (12128): Elaborating entity "altsyncram" for hierarchy "NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_fifo.v Line: 99
Info (12130): Elaborated megafunction instantiation "NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_fifo.v Line: 99
Info (12133): Instantiated megafunction "NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram" with the following parameter: File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_avalon_i2c_fifo.v Line: 99
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "power_up_uninitialized" = "TRUE"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "widthad_a" = "2"
    Info (12134): Parameter "widthad_b" = "2"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "numwords_a" = "4"
    Info (12134): Parameter "numwords_b" = "4"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bsh1.tdf
    Info (12023): Found entity 1: altsyncram_bsh1 File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/altsyncram_bsh1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_bsh1" for hierarchy "NIOS:u2|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo|altsyncram:the_dp_ram|altsyncram_bsh1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "NIOS_jtag_uart_0" for hierarchy "NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/nios.v Line: 157
Info (12128): Elaborating entity "NIOS_jtag_uart_0_scfifo_w" for hierarchy "NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|NIOS_jtag_uart_0_scfifo_w:the_NIOS_jtag_uart_0_scfifo_w" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_jtag_uart_0.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|NIOS_jtag_uart_0_scfifo_w:the_NIOS_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_jtag_uart_0.v Line: 139
Info (12130): Elaborated megafunction instantiation "NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|NIOS_jtag_uart_0_scfifo_w:the_NIOS_jtag_uart_0_scfifo_w|scfifo:wfifo" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_jtag_uart_0.v Line: 139
Info (12133): Instantiated megafunction "NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|NIOS_jtag_uart_0_scfifo_w:the_NIOS_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_jtag_uart_0.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf
    Info (12023): Found entity 1: scfifo_3291 File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/scfifo_3291.tdf Line: 24
Info (12128): Elaborating entity "scfifo_3291" for hierarchy "NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|NIOS_jtag_uart_0_scfifo_w:the_NIOS_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf
    Info (12023): Found entity 1: a_dpfifo_5771 File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/a_dpfifo_5771.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_5771" for hierarchy "NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|NIOS_jtag_uart_0_scfifo_w:the_NIOS_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/scfifo_3291.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|NIOS_jtag_uart_0_scfifo_w:the_NIOS_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/a_dpfifo_5771.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7 File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/cntr_vg7.tdf Line: 25
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|NIOS_jtag_uart_0_scfifo_w:the_NIOS_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf
    Info (12023): Found entity 1: altsyncram_7pu1 File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/altsyncram_7pu1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7pu1" for hierarchy "NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|NIOS_jtag_uart_0_scfifo_w:the_NIOS_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/a_dpfifo_5771.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf
    Info (12023): Found entity 1: cntr_jgb File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/cntr_jgb.tdf Line: 25
Info (12128): Elaborating entity "cntr_jgb" for hierarchy "NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|NIOS_jtag_uart_0_scfifo_w:the_NIOS_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/a_dpfifo_5771.tdf Line: 44
Info (12128): Elaborating entity "NIOS_jtag_uart_0_scfifo_r" for hierarchy "NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|NIOS_jtag_uart_0_scfifo_r:the_NIOS_jtag_uart_0_scfifo_r" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_jtag_uart_0.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOS_jtag_uart_0_alt_jtag_atlantic" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_jtag_uart_0.v Line: 569
Info (12130): Elaborated megafunction instantiation "NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOS_jtag_uart_0_alt_jtag_atlantic" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_jtag_uart_0.v Line: 569
Info (12133): Instantiated megafunction "NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOS_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_jtag_uart_0.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOS_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "NIOS:u2|NIOS_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:NIOS_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "altera_avalon_mm_bridge" for hierarchy "NIOS:u2|altera_avalon_mm_bridge:mm_bridge_0" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/nios.v Line: 191
Info (12128): Elaborating entity "NIOS_new_sdram_controller_0" for hierarchy "NIOS:u2|NIOS_new_sdram_controller_0:new_sdram_controller_0" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/nios.v Line: 214
Info (12128): Elaborating entity "NIOS_new_sdram_controller_0_input_efifo_module" for hierarchy "NIOS:u2|NIOS_new_sdram_controller_0:new_sdram_controller_0|NIOS_new_sdram_controller_0_input_efifo_module:the_NIOS_new_sdram_controller_0_input_efifo_module" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_new_sdram_controller_0.v Line: 298
Info (12128): Elaborating entity "NIOS_nios2_gen2_0" for hierarchy "NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/nios.v Line: 243
Info (12128): Elaborating entity "NIOS_nios2_gen2_0_cpu" for hierarchy "NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0.v Line: 65
Info (12128): Elaborating entity "NIOS_nios2_gen2_0_cpu_test_bench" for hierarchy "NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_test_bench:the_NIOS_nios2_gen2_0_cpu_test_bench" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v Line: 3545
Info (12128): Elaborating entity "NIOS_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_register_bank_a_module:NIOS_nios2_gen2_0_cpu_register_bank_a" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v Line: 4061
Info (12128): Elaborating entity "altsyncram" for hierarchy "NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_register_bank_a_module:NIOS_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_register_bank_a_module:NIOS_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v Line: 58
Info (12133): Instantiated megafunction "NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_register_bank_a_module:NIOS_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf
    Info (12023): Found entity 1: altsyncram_msi1 File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/altsyncram_msi1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_msi1" for hierarchy "NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_register_bank_a_module:NIOS_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "NIOS_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_register_bank_b_module:NIOS_nios2_gen2_0_cpu_register_bank_b" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v Line: 4079
Info (12128): Elaborating entity "NIOS_nios2_gen2_0_cpu_nios2_oci" for hierarchy "NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v Line: 4575
Info (12128): Elaborating entity "NIOS_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_nios2_gen2_0_cpu_nios2_oci_debug" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v Line: 2531
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v Line: 220
Info (12130): Elaborated megafunction instantiation "NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v Line: 220
Info (12133): Instantiated megafunction "NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v Line: 220
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "NIOS_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_nios2_gen2_0_cpu_nios2_oci_break" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v Line: 2561
Info (12128): Elaborating entity "NIOS_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_oci_xbrk:the_NIOS_nios2_gen2_0_cpu_nios2_oci_xbrk" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v Line: 2582
Info (12128): Elaborating entity "NIOS_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_oci_dbrk:the_NIOS_nios2_gen2_0_cpu_nios2_oci_dbrk" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v Line: 2608
Info (12128): Elaborating entity "NIOS_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_oci_itrace:the_NIOS_nios2_gen2_0_cpu_nios2_oci_itrace" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v Line: 2624
Info (12128): Elaborating entity "NIOS_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_oci_dtrace:the_NIOS_nios2_gen2_0_cpu_nios2_oci_dtrace" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v Line: 2639
Info (12128): Elaborating entity "NIOS_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_oci_dtrace:the_NIOS_nios2_gen2_0_cpu_nios2_oci_dtrace|NIOS_nios2_gen2_0_cpu_nios2_oci_td_mode:NIOS_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v Line: 1233
Info (12128): Elaborating entity "NIOS_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOS_nios2_gen2_0_cpu_nios2_oci_fifo" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v Line: 2654
Info (12128): Elaborating entity "NIOS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOS_nios2_gen2_0_cpu_nios2_oci_fifo|NIOS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_NIOS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v Line: 1546
Info (12128): Elaborating entity "NIOS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOS_nios2_gen2_0_cpu_nios2_oci_fifo|NIOS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_NIOS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v Line: 1555
Info (12128): Elaborating entity "NIOS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOS_nios2_gen2_0_cpu_nios2_oci_fifo|NIOS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_NIOS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v Line: 1564
Info (12128): Elaborating entity "NIOS_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_oci_pib:the_NIOS_nios2_gen2_0_cpu_nios2_oci_pib" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v Line: 2659
Info (12128): Elaborating entity "NIOS_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_oci_im:the_NIOS_nios2_gen2_0_cpu_nios2_oci_im" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v Line: 2673
Info (12128): Elaborating entity "NIOS_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_nios2_gen2_0_cpu_nios2_avalon_reg" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v Line: 2692
Info (12128): Elaborating entity "NIOS_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_nios2_gen2_0_cpu_nios2_ocimem" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v Line: 2712
Info (12128): Elaborating entity "NIOS_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_nios2_gen2_0_cpu_nios2_ocimem|NIOS_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_nios2_gen2_0_cpu_ociram_sp_ram" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v Line: 2332
Info (12128): Elaborating entity "altsyncram" for hierarchy "NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_nios2_gen2_0_cpu_nios2_ocimem|NIOS_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v Line: 2156
Info (12130): Elaborated megafunction instantiation "NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_nios2_gen2_0_cpu_nios2_ocimem|NIOS_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v Line: 2156
Info (12133): Instantiated megafunction "NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_nios2_gen2_0_cpu_nios2_ocimem|NIOS_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v Line: 2156
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf
    Info (12023): Found entity 1: altsyncram_qid1 File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/altsyncram_qid1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_qid1" for hierarchy "NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_nios2_gen2_0_cpu_nios2_ocimem|NIOS_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "NIOS_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu.v Line: 2814
Info (12128): Elaborating entity "NIOS_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_nios2_gen2_0_cpu_debug_slave_tck" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "NIOS_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_nios2_gen2_0_cpu_debug_slave_sysclk" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:NIOS_nios2_gen2_0_cpu_debug_slave_phy" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12130): Elaborated megafunction instantiation "NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:NIOS_nios2_gen2_0_cpu_debug_slave_phy" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12133): Instantiated megafunction "NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:NIOS_nios2_gen2_0_cpu_debug_slave_phy" with the following parameter: File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:NIOS_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12131): Elaborated megafunction instantiation "NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:NIOS_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:NIOS_nios2_gen2_0_cpu_debug_slave_phy" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:NIOS_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "NIOS:u2|NIOS_nios2_gen2_0:nios2_gen2_0|NIOS_nios2_gen2_0_cpu:cpu|NIOS_nios2_gen2_0_cpu_nios2_oci:the_NIOS_nios2_gen2_0_cpu_nios2_oci|NIOS_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:NIOS_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "NIOS_onchip_memory2_0" for hierarchy "NIOS:u2|NIOS_onchip_memory2_0:onchip_memory2_0" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/nios.v Line: 257
Info (12128): Elaborating entity "altsyncram" for hierarchy "NIOS:u2|NIOS_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_onchip_memory2_0.v Line: 69
Info (12130): Elaborated megafunction instantiation "NIOS:u2|NIOS_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_onchip_memory2_0.v Line: 69
Info (12133): Instantiated megafunction "NIOS:u2|NIOS_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter: File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_onchip_memory2_0.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "NIOS_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "16384"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "14"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_h5n1.tdf
    Info (12023): Found entity 1: altsyncram_h5n1 File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/altsyncram_h5n1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_h5n1" for hierarchy "NIOS:u2|NIOS_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_h5n1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_5la.tdf
    Info (12023): Found entity 1: decode_5la File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/decode_5la.tdf Line: 22
Info (12128): Elaborating entity "decode_5la" for hierarchy "NIOS:u2|NIOS_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_h5n1:auto_generated|decode_5la:decode3" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/altsyncram_h5n1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf
    Info (12023): Found entity 1: mux_2hb File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/mux_2hb.tdf Line: 22
Info (12128): Elaborating entity "mux_2hb" for hierarchy "NIOS:u2|NIOS_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_h5n1:auto_generated|mux_2hb:mux2" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/altsyncram_h5n1.tdf Line: 44
Info (12128): Elaborating entity "NIOS_pio_0" for hierarchy "NIOS:u2|NIOS_pio_0:pio_0" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/nios.v Line: 268
Info (12128): Elaborating entity "NIOS_pio_1" for hierarchy "NIOS:u2|NIOS_pio_1:pio_1" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/nios.v Line: 280
Info (12128): Elaborating entity "NIOS_sysid_qsys_0" for hierarchy "NIOS:u2|NIOS_sysid_qsys_0:sysid_qsys_0" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/nios.v Line: 287
Info (12128): Elaborating entity "NIOS_timer_0" for hierarchy "NIOS:u2|NIOS_timer_0:timer_0" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/nios.v Line: 298
Info (12128): Elaborating entity "NIOS_mm_interconnect_0" for hierarchy "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/nios.v Line: 379
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v Line: 803
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v Line: 863
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:mm_bridge_0_m0_translator" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v Line: 923
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v Line: 987
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v Line: 1051
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:i2c_0_csr_translator" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v Line: 1115
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v Line: 1179
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v Line: 1243
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v Line: 1307
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_0_s1_translator" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v Line: 1371
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v Line: 1435
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v Line: 1580
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v Line: 1661
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:mm_bridge_0_m0_agent" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v Line: 1742
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v Line: 1826
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v Line: 1867
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v Line: 2117
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v Line: 2326
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v Line: 2367
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v Line: 2408
Info (12128): Elaborating entity "NIOS_mm_interconnect_0_router" for hierarchy "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_router:router" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v Line: 2924
Info (12128): Elaborating entity "NIOS_mm_interconnect_0_router_default_decode" for hierarchy "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_router:router|NIOS_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_router.sv Line: 192
Info (12128): Elaborating entity "NIOS_mm_interconnect_0_router_001" for hierarchy "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_router_001:router_001" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v Line: 2940
Info (12128): Elaborating entity "NIOS_mm_interconnect_0_router_001_default_decode" for hierarchy "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_router_001:router_001|NIOS_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "NIOS_mm_interconnect_0_router_002" for hierarchy "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_router_002:router_002" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v Line: 2956
Info (12128): Elaborating entity "NIOS_mm_interconnect_0_router_002_default_decode" for hierarchy "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_router_002:router_002|NIOS_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_router_002.sv Line: 174
Info (12128): Elaborating entity "NIOS_mm_interconnect_0_router_003" for hierarchy "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_router_003:router_003" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v Line: 2972
Info (12128): Elaborating entity "NIOS_mm_interconnect_0_router_003_default_decode" for hierarchy "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_router_003:router_003|NIOS_mm_interconnect_0_router_003_default_decode:the_default_decode" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_router_003.sv Line: 173
Info (12128): Elaborating entity "NIOS_mm_interconnect_0_router_006" for hierarchy "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_router_006:router_006" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v Line: 3020
Info (12128): Elaborating entity "NIOS_mm_interconnect_0_router_006_default_decode" for hierarchy "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_router_006:router_006|NIOS_mm_interconnect_0_router_006_default_decode:the_default_decode" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_router_006.sv Line: 178
Info (12128): Elaborating entity "NIOS_mm_interconnect_0_router_007" for hierarchy "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_router_007:router_007" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v Line: 3036
Info (12128): Elaborating entity "NIOS_mm_interconnect_0_router_007_default_decode" for hierarchy "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_router_007:router_007|NIOS_mm_interconnect_0_router_007_default_decode:the_default_decode" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_router_007.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v Line: 3150
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:new_sdram_controller_0_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "NIOS_mm_interconnect_0_cmd_demux" for hierarchy "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v Line: 3215
Info (12128): Elaborating entity "NIOS_mm_interconnect_0_cmd_demux_001" for hierarchy "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v Line: 3238
Info (12128): Elaborating entity "NIOS_mm_interconnect_0_cmd_demux_002" for hierarchy "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_cmd_demux_002:cmd_demux_002" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v Line: 3255
Info (12128): Elaborating entity "NIOS_mm_interconnect_0_cmd_mux" for hierarchy "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v Line: 3272
Info (12128): Elaborating entity "NIOS_mm_interconnect_0_cmd_mux_003" for hierarchy "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_cmd_mux_003:cmd_mux_003" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v Line: 3329
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_cmd_mux_003.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "NIOS_mm_interconnect_0_cmd_mux_004" for hierarchy "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_cmd_mux_004:cmd_mux_004" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v Line: 3352
Info (12128): Elaborating entity "NIOS_mm_interconnect_0_rsp_demux" for hierarchy "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v Line: 3443
Info (12128): Elaborating entity "NIOS_mm_interconnect_0_rsp_demux_004" for hierarchy "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_rsp_demux_004:rsp_demux_004" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v Line: 3523
Info (12128): Elaborating entity "NIOS_mm_interconnect_0_rsp_mux" for hierarchy "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v Line: 3662
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux.sv Line: 422
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "NIOS_mm_interconnect_0_rsp_mux_001" for hierarchy "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v Line: 3685
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "NIOS_mm_interconnect_0_rsp_mux_002" for hierarchy "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_rsp_mux_002:rsp_mux_002" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v Line: 3702
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:nios2_gen2_0_data_master_to_new_sdram_controller_0_s1_cmd_width_adapter" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v Line: 3768
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:new_sdram_controller_0_s1_to_nios2_gen2_0_data_master_rsp_width_adapter" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v Line: 3834
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "NIOS_mm_interconnect_0_avalon_st_adapter" for hierarchy "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v Line: 3863
Info (12128): Elaborating entity "NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|NIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "NIOS_mm_interconnect_0_avalon_st_adapter_004" for hierarchy "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0.v Line: 3979
Info (12128): Elaborating entity "NIOS_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" for hierarchy "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|NIOS_mm_interconnect_0_avalon_st_adapter_004:avalon_st_adapter_004|NIOS_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0:error_adapter_0" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/nios_mm_interconnect_0_avalon_st_adapter_004.v Line: 200
Info (12128): Elaborating entity "NIOS_irq_mapper" for hierarchy "NIOS:u2|NIOS_irq_mapper:irq_mapper" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/nios.v Line: 389
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "NIOS:u2|altera_reset_controller:rst_controller" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/nios.v Line: 452
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "NIOS:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "NIOS:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "NIOS:u2|altera_reset_controller:rst_controller_001" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/nios/nios.v Line: 515
Info (12128): Elaborating entity "vga_fifo" for hierarchy "vga_fifo:vga_fifo_inst" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd Line: 302
Info (12128): Elaborating entity "dcfifo" for hierarchy "vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/vga_fifo.vhd Line: 112
Info (12130): Elaborated megafunction instantiation "vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/vga_fifo.vhd Line: 112
Info (12133): Instantiated megafunction "vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component" with the following parameter: File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/vga_fifo.vhd Line: 112
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_bjs1.tdf
    Info (12023): Found entity 1: dcfifo_bjs1 File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/dcfifo_bjs1.tdf Line: 40
Info (12128): Elaborating entity "dcfifo_bjs1" for hierarchy "vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_pab.tdf
    Info (12023): Found entity 1: a_gray2bin_pab File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/a_gray2bin_pab.tdf Line: 22
Info (12128): Elaborating entity "a_gray2bin_pab" for hierarchy "vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|a_gray2bin_pab:wrptr_g_gray2bin" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/dcfifo_bjs1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_ov6.tdf
    Info (12023): Found entity 1: a_graycounter_ov6 File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/a_graycounter_ov6.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_ov6" for hierarchy "vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|a_graycounter_ov6:rdptr_g1p" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/dcfifo_bjs1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_kdc.tdf
    Info (12023): Found entity 1: a_graycounter_kdc File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/a_graycounter_kdc.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_kdc" for hierarchy "vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|a_graycounter_kdc:wrptr_g1p" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/dcfifo_bjs1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o8d1.tdf
    Info (12023): Found entity 1: altsyncram_o8d1 File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/altsyncram_o8d1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_o8d1" for hierarchy "vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|altsyncram_o8d1:fifo_ram" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/dcfifo_bjs1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_9pl File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/alt_synch_pipe_9pl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_9pl" for hierarchy "vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|alt_synch_pipe_9pl:rs_dgwp" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/dcfifo_bjs1.tdf Line: 67
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9 File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/dffpipe_qe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe12" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/alt_synch_pipe_9pl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9 File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/dffpipe_pe9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|dffpipe_pe9:ws_brp" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/dcfifo_bjs1.tdf Line: 68
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_apl File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/alt_synch_pipe_apl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_apl" for hierarchy "vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|alt_synch_pipe_apl:ws_dgrp" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/dcfifo_bjs1.tdf Line: 70
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf
    Info (12023): Found entity 1: dffpipe_re9 File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/dffpipe_re9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_re9" for hierarchy "vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/alt_synch_pipe_apl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_a06.tdf
    Info (12023): Found entity 1: cmpr_a06 File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/cmpr_a06.tdf Line: 22
Info (12128): Elaborating entity "cmpr_a06" for hierarchy "vga_fifo:vga_fifo_inst|dcfifo:dcfifo_component|dcfifo_bjs1:auto_generated|cmpr_a06:rdempty_eq_comp" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/dcfifo_bjs1.tdf Line: 74
Info (12128): Elaborating entity "vga_gen" for hierarchy "vga_gen:vga_gen_inst" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd Line: 436
Warning (10036): Verilog HDL or VHDL warning at vga_gen.vhd(35): object "line_cnt" assigned a value but never read File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/vga_gen.vhd Line: 35
Info (12128): Elaborating entity "camera_fifo" for hierarchy "camera_fifo:camera_fifo_inst" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd Line: 470
Info (12128): Elaborating entity "dcfifo" for hierarchy "camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/camera_fifo.vhd Line: 100
Info (12130): Elaborated megafunction instantiation "camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/camera_fifo.vhd Line: 100
Info (12133): Instantiated megafunction "camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component" with the following parameter: File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/camera_fifo.vhd Line: 100
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_paq1.tdf
    Info (12023): Found entity 1: dcfifo_paq1 File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/dcfifo_paq1.tdf Line: 36
Info (12128): Elaborating entity "dcfifo_paq1" for hierarchy "camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component|dcfifo_paq1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_bpl File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/alt_synch_pipe_bpl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_bpl" for hierarchy "camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component|dcfifo_paq1:auto_generated|alt_synch_pipe_bpl:rs_dgwp" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/dcfifo_paq1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9 File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/dffpipe_se9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component|dcfifo_paq1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe5" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/alt_synch_pipe_bpl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_cpl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_cpl File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/alt_synch_pipe_cpl.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_cpl" for hierarchy "camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component|dcfifo_paq1:auto_generated|alt_synch_pipe_cpl:ws_dgrp" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/dcfifo_paq1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf
    Info (12023): Found entity 1: dffpipe_te9 File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/dffpipe_te9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_te9" for hierarchy "camera_fifo:camera_fifo_inst|dcfifo:dcfifo_component|dcfifo_paq1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe8" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/alt_synch_pipe_cpl.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ol84.tdf
    Info (12023): Found entity 1: altsyncram_ol84 File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/altsyncram_ol84.tdf Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_8la.tdf
    Info (12023): Found entity 1: decode_8la File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/decode_8la.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_bhb.tdf
    Info (12023): Found entity 1: mux_bhb File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/mux_bhb.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_clc.tdf
    Info (12023): Found entity 1: mux_clc File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/mux_clc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/decode_vnf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_79i.tdf
    Info (12023): Found entity 1: cntr_79i File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/cntr_79i.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf
    Info (12023): Found entity 1: cmpr_e9c File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/cmpr_e9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_24j.tdf
    Info (12023): Found entity 1: cntr_24j File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/cntr_24j.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_v8i.tdf
    Info (12023): Found entity 1: cntr_v8i File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/cntr_v8i.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/cmpr_d9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/cntr_kri.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/cmpr_99c.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2020.07.16.21:39:15 Progress: Loading sld54b5b4fa/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld54b5b4fa/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/sld54b5b4fa/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld54b5b4fa/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/sld54b5b4fa/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld54b5b4fa/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/sld54b5b4fa/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld54b5b4fa/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/sld54b5b4fa/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld54b5b4fa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/sld54b5b4fa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 182
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/sld54b5b4fa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld54b5b4fa/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/ip/sld54b5b4fa/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 16
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "NIOS:u2|NIOS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rdata_fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "16"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf
    Info (12023): Found entity 1: altsyncram_40n1 File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/db/altsyncram_40n1.tdf Line: 27
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd Line: 29
    Warning (13410): Pin "VGA_BLANK_N" is stuck at VCC File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd Line: 38
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd Line: 39
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd Line: 39
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd Line: 39
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd Line: 41
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd Line: 41
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd Line: 43
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd Line: 43
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd Line: 43
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd Line: 44
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd Line: 57
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd Line: 57
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd Line: 57
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 470 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/JAC_DE1_SOC_VGA_SDRAM.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 145 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 21 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance PLL_SYS:u0|PLL_SYS_0002:pll_sys_inst|altera_pll:altera_pll_i|general[1].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance PLL_SYS:u0|PLL_SYS_0002:pll_sys_inst|altera_pll:altera_pll_i|general[2].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance PLL_SYS:u0|PLL_SYS_0002:pll_sys_inst|altera_pll:altera_pll_i|general[3].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance PLL_SYS:u0|PLL_SYS_0002:pll_sys_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v Line: 748
    Info: Must be connected
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd Line: 56
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd Line: 56
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd Line: 56
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/top_vga_sdram.vhd Line: 58
Info (21057): Implemented 5632 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 29 input pins
    Info (21059): Implemented 65 output pins
    Info (21060): Implemented 18 bidirectional pins
    Info (21061): Implemented 5049 logic cells
    Info (21064): Implemented 466 RAM segments
    Info (21065): Implemented 4 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings
    Info: Peak virtual memory: 942 megabytes
    Info: Processing ended: Thu Jul 16 21:39:36 2020
    Info: Elapsed time: 00:01:17
    Info: Total CPU time (on all processors): 00:02:03


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/de1-soc/JAC_DE1_SOC_VGA_SDRAM_OV7670/JAC_DE1_SOC_VGA_SDRAM.map.smsg.


