// clk_divider_vectors.tv
// divisor
00000000000000000000000000000000  // divisor == 0 (24 MHz) b/c of specific implementation
00000000000000000000000000000001  // divisor == 1 (24 MHz)
00000000000000000000000000000010  // divisor == 2 (12 MHz)
00000000000000000000000000000011  // divisor == 3 (8 MHz)
00000000000000000000000000000100  // divisor == 4 (6 MHz)
00000000000001001001001111100000  // divisor == 300,000 (80 Hz)
//00000001011011100011011000000000  // divisor == 24,000,000 (1 Hz)
//10000000000000000000000000000000  // divisor == 2,147,483,648 (0.01 Hz)
//11111111111111111111111111111111  // divisor == 4,294,967,295 (0.006 Hz)