;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP -207, <-120
	SUB -205, <-120
	SLT 210, 68
	SUB -207, <-120
	SUB @127, 106
	JMN -0, #2
	SUB 121, 120
	ADD -93, <-920
	SUB @-127, 100
	SUB 121, 120
	ADD 210, 68
	JMN 0, #2
	CMP 20, @12
	JMN 0, #2
	CMP @-125, 100
	JMZ 210, 201
	CMP @-127, 100
	SUB @-1, <-40
	SUB -721, -51
	SUB 0, -0
	SUB -721, -51
	SLT 1, 3
	CMP -207, <-120
	SUB 10, 30
	SUB @-127, 100
	JMN 0, #2
	CMP @-125, 100
	SLT <-30, 9
	SUB @-127, 100
	CMP @121, 103
	SUB 121, 120
	SUB @-1, <-40
	CMP @-1, <-40
	SUB 20, @12
	SUB @-1, <-40
	SUB @-127, 100
	SUB -207, <-120
	SUB @-1, <-40
	CMP -207, <-120
	SLT #270, <1
	SUB #0, -33
	SUB @-1, <-40
	CMP -207, <-120
	CMP @121, 103
	MOV -1, <-20
	MOV -7, <-20
	MOV -7, <-20
