{
   ExpandedHierarchyInLayout: "",
   guistr: "# # String gsaved with Nlview 6.8.5  2018-01-30 bk=1.4354 VDI=40 GEI=35 GUI=JA:1.6 non-TLS
#  -string -flagsOSRD
preplace port vga_hsync -pg 1 -y 620 -defaultsOSRD
preplace port vga_de -pg 1 -y 680 -defaultsOSRD
preplace port DDR -pg 1 -y 290 -defaultsOSRD
preplace port dvi_clk_p -pg 1 -y 500 -defaultsOSRD
preplace port xillybus_S_AXI -pg 1 -y 1260 -defaultsOSRD
preplace port clk_in -pg 1 -y 580 -defaultsOSRD
preplace port GPIO_0 -pg 1 -y 270 -defaultsOSRD
preplace port user_clk -pg 1 -y 70 -defaultsOSRD
preplace port user_rden -pg 1 -y 110 -defaultsOSRD
preplace port vga_clk -pg 1 -y 560 -defaultsOSRD
preplace port xillybus_bus_clk -pg 1 -y 1300 -defaultsOSRD
preplace port xillybus_host_interrupt -pg 1 -y 1340 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 310 -defaultsOSRD
preplace port user_wren -pg 1 -y 90 -defaultsOSRD
preplace port xillybus_bus_rst_n -pg 1 -y 1320 -defaultsOSRD
preplace port user_irq -pg 1 -y 130 -defaultsOSRD
preplace port xillybus_M_AXI -pg 1 -y 1240 -defaultsOSRD
preplace port vga_vsync -pg 1 -y 660 -defaultsOSRD
preplace port dvi_clk_n -pg 1 -y 480 -defaultsOSRD
preplace port USBIND_0 -pg 1 -y 350 -defaultsOSRD
preplace portBus vga_green -pg 1 -y 600 -defaultsOSRD
preplace portBus vga_red -pg 1 -y 640 -defaultsOSRD
preplace portBus user_wstrb -pg 1 -y 130 -defaultsOSRD
preplace portBus user_wr_data -pg 1 -y 150 -defaultsOSRD
preplace portBus vga_blue -pg 1 -y 580 -defaultsOSRD
preplace portBus dvi_d_n -pg 1 -y 520 -defaultsOSRD
preplace portBus user_addr -pg 1 -y 170 -defaultsOSRD
preplace portBus dvi_d_p -pg 1 -y 540 -defaultsOSRD
preplace portBus user_rd_data -pg 1 -y 150 -defaultsOSRD
preplace inst xillybus_lite_0 -pg 1 -lvl 3 -y 110 -defaultsOSRD
preplace inst rst_processing_system7_0_100M -pg 1 -lvl 1 -y 690 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 2 -y 950 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 4 -y 120 -defaultsOSRD
preplace inst xillyvga_0 -pg 1 -lvl 2 -y 570 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 3 -y 340 -defaultsOSRD
preplace inst xillybus_ip_0 -pg 1 -lvl 2 -y 1280 -defaultsOSRD
preplace netloc ps7_0_axi_periph_M02_AXI 1 2 3 830 490 NJ 490 1710
preplace netloc processing_system7_0_DDR 1 3 2 NJ 290 N
preplace netloc xillyvga_0_vga_red 1 2 3 NJ 640 NJ 640 N
preplace netloc xillyvga_0_vga_green 1 2 3 NJ 600 NJ 600 N
preplace netloc xillybus_lite_0_user_wstrb 1 3 2 1340J 340 1780
preplace netloc xillyvga_0_vga_hsync 1 2 3 NJ 620 NJ 620 N
preplace netloc xillyvga_0_vga_blue 1 2 3 NJ 580 NJ 580 N
preplace netloc xillyvga_0_vga_vsync 1 2 3 NJ 660 NJ 660 N
preplace netloc processing_system7_0_M_AXI_GP0 1 3 1 1320
preplace netloc xillybus_lite_0_user_clk 1 3 2 1390J 300 1740
preplace netloc xillybus_lite_0_user_addr 1 3 2 1330J 320 1790
preplace netloc xillyvga_0_dvi_d_n 1 2 3 NJ 520 NJ 520 N
preplace netloc xillyvga_0_dvi_d_p 1 2 3 NJ 540 NJ 540 N
preplace netloc xillyvga_0_vga_de 1 2 3 NJ 680 NJ 680 N
preplace netloc ps7_0_axi_periph_M01_AXI 1 1 4 420 400 780J 470 NJ 470 1720
preplace netloc clk_in_1 1 0 2 NJ 580 NJ
preplace netloc xillyvga_0_vga_clk 1 2 3 NJ 560 NJ 560 N
preplace netloc xillyvga_0_dvi_clk_n 1 2 3 750J 550 1400J 480 N
preplace netloc rst_processing_system7_0_100M_peripheral_aresetn 1 1 3 380 110 810 -10 1400
preplace netloc processing_system7_0_FCLK_RESET1_N 1 0 4 20 360 NJ 360 810J 510 1290
preplace netloc processing_system7_0_USBIND_0 1 3 2 NJ 350 N
preplace netloc user_rd_data_1 1 0 3 NJ 150 NJ 150 NJ
preplace netloc xillybus_ip_0_Interrupt 1 1 2 420 1160 740
preplace netloc xlconcat_0_dout 1 2 1 790
preplace netloc xillybus_ip_0_xillybus_bus_rst_n 1 2 3 NJ 1320 NJ 1320 N
preplace netloc processing_system7_0_FIXED_IO 1 3 2 NJ 310 N
preplace netloc xillybus_ip_0_xillybus_S_AXI 1 2 3 NJ 1260 NJ 1260 N
preplace netloc user_irq_1 1 0 3 NJ 130 NJ 130 NJ
preplace netloc xillyvga_0_dvi_clk_p 1 2 3 740J 570 1410J 510 1760
preplace netloc xillybus_M_AXI_1 1 0 2 NJ 1240 NJ
preplace netloc xillyvga_0_m_axi 1 2 1 750
preplace netloc processing_system7_0_GPIO_0 1 3 2 1360J 280 1760
preplace netloc xillybus_ip_0_m_axi 1 2 1 770
preplace netloc rst_processing_system7_0_100M_interconnect_aresetn 1 1 3 370J -20 NJ -20 1410
preplace netloc xillybus_lite_0_user_wren 1 3 2 1350J 370 1770
preplace netloc ps7_0_axi_periph_M00_AXI 1 1 4 400 390 800J 480 1390J 460 1730
preplace netloc xillybus_lite_0_user_wr_data 1 3 2 1310J 360 1800
preplace netloc xillybus_lite_0_user_rden 1 3 2 1370J 330 1750
preplace netloc xillybus_lite_0_host_interrupt 1 1 3 410 380 760J 530 1300
preplace netloc processing_system7_0_FCLK_CLK1 1 0 4 30 590 390 370 820 500 1380
preplace netloc xillybus_ip_0_xillybus_bus_clk 1 2 3 NJ 1300 NJ 1300 N
preplace netloc xillybus_host_interrupt_1 1 0 2 NJ 1340 NJ
levelinfo -pg 1 0 200 580 1060 1560 1820 -top -40 -bot 1400
",
}
{
   da_axi4_cnt: "3",
}
