{"position": "Staff Hardware Engineer", "company": "Intel Corporation", "profiles": ["Experience Director of Architecture NVIDIA September 2006  \u2013 Present (9 years) Portland, Oregon Area SoC Architect Stexar Corporation February 2005  \u2013  August 2006  (1 year 7 months) Portland, Oregon Area Startup company: SoC for set-top box/DTV and multimedia applications, Sr. Staff Hardware Engineer Intel Corporation July 1997  \u2013  February 2005  (7 years 8 months) Portland, Oregon Area Director of Architecture NVIDIA September 2006  \u2013 Present (9 years) Portland, Oregon Area Director of Architecture NVIDIA September 2006  \u2013 Present (9 years) Portland, Oregon Area SoC Architect Stexar Corporation February 2005  \u2013  August 2006  (1 year 7 months) Portland, Oregon Area Startup company: SoC for set-top box/DTV and multimedia applications, SoC Architect Stexar Corporation February 2005  \u2013  August 2006  (1 year 7 months) Portland, Oregon Area Startup company: SoC for set-top box/DTV and multimedia applications, Sr. Staff Hardware Engineer Intel Corporation July 1997  \u2013  February 2005  (7 years 8 months) Portland, Oregon Area Sr. Staff Hardware Engineer Intel Corporation July 1997  \u2013  February 2005  (7 years 8 months) Portland, Oregon Area Skills Verilog ASIC SoC Computer Architecture Processors Embedded Systems Microprocessors ARM RTL design Debugging Perl Hardware Architecture System Architecture Digital Signal... VLSI Semiconductors See 1+ \u00a0 \u00a0 See less Skills  Verilog ASIC SoC Computer Architecture Processors Embedded Systems Microprocessors ARM RTL design Debugging Perl Hardware Architecture System Architecture Digital Signal... VLSI Semiconductors See 1+ \u00a0 \u00a0 See less Verilog ASIC SoC Computer Architecture Processors Embedded Systems Microprocessors ARM RTL design Debugging Perl Hardware Architecture System Architecture Digital Signal... VLSI Semiconductors See 1+ \u00a0 \u00a0 See less Verilog ASIC SoC Computer Architecture Processors Embedded Systems Microprocessors ARM RTL design Debugging Perl Hardware Architecture System Architecture Digital Signal... VLSI Semiconductors See 1+ \u00a0 \u00a0 See less ", "Summary Safran Optics 1, Inc. Manchester, NH - Director of Engineering \n \nOver 25 years experience in engineering management and the specification, design, manufacture, and test of electrical and electro-optical devices.  \n \nOptical Alchemy, Inc. Manchester, NH - VP of Engineering.  \n \nInsight Technology, Inc Londonderry, NH - Principal EE and Section Manager of Electrical and Software Engineering.  \n \nDesigned and developed successful electronics packages for various microprocessor-based systems including a wide variety of weapon mounted Laser rangefinders and aiming devices. As Section Manager, Built the successful Electrical and Software Engineering teams responsible for the design and development of electronics packages for all of Insight\u2019s new product development efforts. Grew the Electrical and Software Engineering team to near five times its original size and took on the additional responsibilities of printed wiring board layout and sustaining engineering for legacy products.  \n \nIntel Corporation Hudson, MA - Senior Staff Hardware Engineer \n \nArchitected, designed and developed electronics for various networking applications including high speed, 10 Gbps, WAN routers.  \n \nSanders, a Lockheed Martin Company Nashua, NH - Principal Electrical Engineer  \n \nDeveloped robust, military, flight control hardware products including Mission Computers for the C17 and C130J aircraft.  \n \nKD Automotive, LLP Weymouth, MA - General Partner, Self Employed \n \nDeveloped high performance automotive electronics for motorsports applications.  \n \nRCA Missile Systems Burlington, MA - Coop student thru Senior Electrical Engineer. Specialties:- Engineering management and product development - Analog, Digital and Mixed Signal Design \n- Systems design and development \n- System and module debug \n- Design of Military, Defense, and Aerospace systems \n- Experienced with all aspects of the the specification, design, manufacture and procurement of PWBs from 1 to 24 layers and those including buried and blind via technology. \n- Design for high speed signal integrity  \n- EMI and EMC test and problem resolution Summary Safran Optics 1, Inc. Manchester, NH - Director of Engineering \n \nOver 25 years experience in engineering management and the specification, design, manufacture, and test of electrical and electro-optical devices.  \n \nOptical Alchemy, Inc. Manchester, NH - VP of Engineering.  \n \nInsight Technology, Inc Londonderry, NH - Principal EE and Section Manager of Electrical and Software Engineering.  \n \nDesigned and developed successful electronics packages for various microprocessor-based systems including a wide variety of weapon mounted Laser rangefinders and aiming devices. As Section Manager, Built the successful Electrical and Software Engineering teams responsible for the design and development of electronics packages for all of Insight\u2019s new product development efforts. Grew the Electrical and Software Engineering team to near five times its original size and took on the additional responsibilities of printed wiring board layout and sustaining engineering for legacy products.  \n \nIntel Corporation Hudson, MA - Senior Staff Hardware Engineer \n \nArchitected, designed and developed electronics for various networking applications including high speed, 10 Gbps, WAN routers.  \n \nSanders, a Lockheed Martin Company Nashua, NH - Principal Electrical Engineer  \n \nDeveloped robust, military, flight control hardware products including Mission Computers for the C17 and C130J aircraft.  \n \nKD Automotive, LLP Weymouth, MA - General Partner, Self Employed \n \nDeveloped high performance automotive electronics for motorsports applications.  \n \nRCA Missile Systems Burlington, MA - Coop student thru Senior Electrical Engineer. Specialties:- Engineering management and product development - Analog, Digital and Mixed Signal Design \n- Systems design and development \n- System and module debug \n- Design of Military, Defense, and Aerospace systems \n- Experienced with all aspects of the the specification, design, manufacture and procurement of PWBs from 1 to 24 layers and those including buried and blind via technology. \n- Design for high speed signal integrity  \n- EMI and EMC test and problem resolution Safran Optics 1, Inc. Manchester, NH - Director of Engineering \n \nOver 25 years experience in engineering management and the specification, design, manufacture, and test of electrical and electro-optical devices.  \n \nOptical Alchemy, Inc. Manchester, NH - VP of Engineering.  \n \nInsight Technology, Inc Londonderry, NH - Principal EE and Section Manager of Electrical and Software Engineering.  \n \nDesigned and developed successful electronics packages for various microprocessor-based systems including a wide variety of weapon mounted Laser rangefinders and aiming devices. As Section Manager, Built the successful Electrical and Software Engineering teams responsible for the design and development of electronics packages for all of Insight\u2019s new product development efforts. Grew the Electrical and Software Engineering team to near five times its original size and took on the additional responsibilities of printed wiring board layout and sustaining engineering for legacy products.  \n \nIntel Corporation Hudson, MA - Senior Staff Hardware Engineer \n \nArchitected, designed and developed electronics for various networking applications including high speed, 10 Gbps, WAN routers.  \n \nSanders, a Lockheed Martin Company Nashua, NH - Principal Electrical Engineer  \n \nDeveloped robust, military, flight control hardware products including Mission Computers for the C17 and C130J aircraft.  \n \nKD Automotive, LLP Weymouth, MA - General Partner, Self Employed \n \nDeveloped high performance automotive electronics for motorsports applications.  \n \nRCA Missile Systems Burlington, MA - Coop student thru Senior Electrical Engineer. Specialties:- Engineering management and product development - Analog, Digital and Mixed Signal Design \n- Systems design and development \n- System and module debug \n- Design of Military, Defense, and Aerospace systems \n- Experienced with all aspects of the the specification, design, manufacture and procurement of PWBs from 1 to 24 layers and those including buried and blind via technology. \n- Design for high speed signal integrity  \n- EMI and EMC test and problem resolution Safran Optics 1, Inc. Manchester, NH - Director of Engineering \n \nOver 25 years experience in engineering management and the specification, design, manufacture, and test of electrical and electro-optical devices.  \n \nOptical Alchemy, Inc. Manchester, NH - VP of Engineering.  \n \nInsight Technology, Inc Londonderry, NH - Principal EE and Section Manager of Electrical and Software Engineering.  \n \nDesigned and developed successful electronics packages for various microprocessor-based systems including a wide variety of weapon mounted Laser rangefinders and aiming devices. As Section Manager, Built the successful Electrical and Software Engineering teams responsible for the design and development of electronics packages for all of Insight\u2019s new product development efforts. Grew the Electrical and Software Engineering team to near five times its original size and took on the additional responsibilities of printed wiring board layout and sustaining engineering for legacy products.  \n \nIntel Corporation Hudson, MA - Senior Staff Hardware Engineer \n \nArchitected, designed and developed electronics for various networking applications including high speed, 10 Gbps, WAN routers.  \n \nSanders, a Lockheed Martin Company Nashua, NH - Principal Electrical Engineer  \n \nDeveloped robust, military, flight control hardware products including Mission Computers for the C17 and C130J aircraft.  \n \nKD Automotive, LLP Weymouth, MA - General Partner, Self Employed \n \nDeveloped high performance automotive electronics for motorsports applications.  \n \nRCA Missile Systems Burlington, MA - Coop student thru Senior Electrical Engineer. Specialties:- Engineering management and product development - Analog, Digital and Mixed Signal Design \n- Systems design and development \n- System and module debug \n- Design of Military, Defense, and Aerospace systems \n- Experienced with all aspects of the the specification, design, manufacture and procurement of PWBs from 1 to 24 layers and those including buried and blind via technology. \n- Design for high speed signal integrity  \n- EMI and EMC test and problem resolution Experience Director of Engineering Optics 1 November 2011  \u2013 Present (3 years 10 months) Manchester, NH Vice President of Engineering Optical Alchemy April 2010  \u2013  November 2011  (1 year 8 months) Nashua, NH Principal Electrical Engineer Insight Technology, Inc. June 2009  \u2013  April 2010  (11 months) Section Manager, Electrical Engineering Insight Technology September 2001  \u2013  June 2009  (7 years 10 months) Sr. Staff Hardware Engineer Intel Corporation January 2000  \u2013  September 2001  (1 year 9 months) Principal Electrical Engineer Sanders/Lockheed-Martin May 1997  \u2013  December 1999  (2 years 8 months) Sr. Electrical Engineer RCA Automated Systems 1983  \u2013  1992  (9 years) Director of Engineering Optics 1 November 2011  \u2013 Present (3 years 10 months) Manchester, NH Director of Engineering Optics 1 November 2011  \u2013 Present (3 years 10 months) Manchester, NH Vice President of Engineering Optical Alchemy April 2010  \u2013  November 2011  (1 year 8 months) Nashua, NH Vice President of Engineering Optical Alchemy April 2010  \u2013  November 2011  (1 year 8 months) Nashua, NH Principal Electrical Engineer Insight Technology, Inc. June 2009  \u2013  April 2010  (11 months) Principal Electrical Engineer Insight Technology, Inc. June 2009  \u2013  April 2010  (11 months) Section Manager, Electrical Engineering Insight Technology September 2001  \u2013  June 2009  (7 years 10 months) Section Manager, Electrical Engineering Insight Technology September 2001  \u2013  June 2009  (7 years 10 months) Sr. Staff Hardware Engineer Intel Corporation January 2000  \u2013  September 2001  (1 year 9 months) Sr. Staff Hardware Engineer Intel Corporation January 2000  \u2013  September 2001  (1 year 9 months) Principal Electrical Engineer Sanders/Lockheed-Martin May 1997  \u2013  December 1999  (2 years 8 months) Principal Electrical Engineer Sanders/Lockheed-Martin May 1997  \u2013  December 1999  (2 years 8 months) Sr. Electrical Engineer RCA Automated Systems 1983  \u2013  1992  (9 years) Sr. Electrical Engineer RCA Automated Systems 1983  \u2013  1992  (9 years) Skills Analog Electronics Fiber Optics Microcontrollers Systems Engineering Embedded Systems Product Development Engineering Management Problem Solving Electrical Engineering Aerospace Troubleshooting Documentation Integration Sensors Signal Integrity Debugging PCB design System Design Schematic Capture System Architecture R&D Military Hardware Architecture FPGA Embedded Software Engineering Device Drivers See 13+ \u00a0 \u00a0 See less Skills  Analog Electronics Fiber Optics Microcontrollers Systems Engineering Embedded Systems Product Development Engineering Management Problem Solving Electrical Engineering Aerospace Troubleshooting Documentation Integration Sensors Signal Integrity Debugging PCB design System Design Schematic Capture System Architecture R&D Military Hardware Architecture FPGA Embedded Software Engineering Device Drivers See 13+ \u00a0 \u00a0 See less Analog Electronics Fiber Optics Microcontrollers Systems Engineering Embedded Systems Product Development Engineering Management Problem Solving Electrical Engineering Aerospace Troubleshooting Documentation Integration Sensors Signal Integrity Debugging PCB design System Design Schematic Capture System Architecture R&D Military Hardware Architecture FPGA Embedded Software Engineering Device Drivers See 13+ \u00a0 \u00a0 See less Analog Electronics Fiber Optics Microcontrollers Systems Engineering Embedded Systems Product Development Engineering Management Problem Solving Electrical Engineering Aerospace Troubleshooting Documentation Integration Sensors Signal Integrity Debugging PCB design System Design Schematic Capture System Architecture R&D Military Hardware Architecture FPGA Embedded Software Engineering Device Drivers See 13+ \u00a0 \u00a0 See less Education Wentworth Institute of Technology BSEE 1981  \u2013 1985 Massachusetts Institute of Technology - Sloan School of Management Weymouth North HS Wentworth Institute of Technology BSEE 1981  \u2013 1985 Wentworth Institute of Technology BSEE 1981  \u2013 1985 Wentworth Institute of Technology BSEE 1981  \u2013 1985 Massachusetts Institute of Technology - Sloan School of Management Massachusetts Institute of Technology - Sloan School of Management Massachusetts Institute of Technology - Sloan School of Management Weymouth North HS Weymouth North HS Weymouth North HS ", "Summary Sr. Staff Hardware Engineer/Architect with extensive experience in SOC Power Management, architecture, logic design, clocking and reset architecture/design, IP integration, full ASIC and SOC design methodologies and system architecture. Experienced designer with a track record of over 16 years completing products and working as a part of a variety of teams delivering a multitude of both custom designed ASICs and SOC integration projects from architectural conception through verification, synthesis, timing verification, formal verification, product testing and final production. Skilled in all aspects of IC design. Excellent ability to visualize solutions, solve technical issues and communicate in a team environment with multiple stakeholders. Summary Sr. Staff Hardware Engineer/Architect with extensive experience in SOC Power Management, architecture, logic design, clocking and reset architecture/design, IP integration, full ASIC and SOC design methodologies and system architecture. Experienced designer with a track record of over 16 years completing products and working as a part of a variety of teams delivering a multitude of both custom designed ASICs and SOC integration projects from architectural conception through verification, synthesis, timing verification, formal verification, product testing and final production. Skilled in all aspects of IC design. Excellent ability to visualize solutions, solve technical issues and communicate in a team environment with multiple stakeholders. Sr. Staff Hardware Engineer/Architect with extensive experience in SOC Power Management, architecture, logic design, clocking and reset architecture/design, IP integration, full ASIC and SOC design methodologies and system architecture. Experienced designer with a track record of over 16 years completing products and working as a part of a variety of teams delivering a multitude of both custom designed ASICs and SOC integration projects from architectural conception through verification, synthesis, timing verification, formal verification, product testing and final production. Skilled in all aspects of IC design. Excellent ability to visualize solutions, solve technical issues and communicate in a team environment with multiple stakeholders. Sr. Staff Hardware Engineer/Architect with extensive experience in SOC Power Management, architecture, logic design, clocking and reset architecture/design, IP integration, full ASIC and SOC design methodologies and system architecture. Experienced designer with a track record of over 16 years completing products and working as a part of a variety of teams delivering a multitude of both custom designed ASICs and SOC integration projects from architectural conception through verification, synthesis, timing verification, formal verification, product testing and final production. Skilled in all aspects of IC design. Excellent ability to visualize solutions, solve technical issues and communicate in a team environment with multiple stakeholders. Experience Principal Engineer Qualcomm April 2015  \u2013 Present (5 months) San Diego, CA Wireless Modem Senior Staff Design Engineer Qualcomm June 2014  \u2013 Present (1 year 3 months) Greater San Diego Area Wireless Modem \nSr. Staff Engineer -San Diego, CA Senior Staff Design Engineer Intel Corporation September 2011  \u2013 Present (4 years) Hillsboro, OR Intel Corporation Ultra Mobility Group - Hillsboro, OR \nSOC Technical Lead -Anniedale High-End Smartphone SOC\t2011 \u2013Present  \n \n\u2022\tResponsible for the top level RTL, common libraries and front end methodology for the Anniedale high-end smartphone SOC. \n\u2022\tStitched the SOC top level RTL together working with validation, package and integration teams to meet all of the requirements associated with power distribution, validation BFMs, OVM assertions, top level timing.  \n\u2022\tOn die voltage regulator integration.  \n\u2022\tDesigned all of the south complex power management logic, power gate, voltage regulator and firewall controls, voltage domain definitions and state machines to control entry and exit of low power states. \n\u2022\tDesign engineer responsible as the interface with the integration team.  \n\u2022\tTechnical reviewer for the SOC clocking, design engineer leading the front end timing closure with the timing team, and executing the closure of all timing related and floor-planning related issues requiring design changes.  \n\u2022\tImplementation of top level repeaters and timing based top level architecture. \n\u2022\tWorked in the creation of a conformal-based flow to implement late arriving RTL changes requiring matching netlist edits. Staff Hardware Engineer Intel Corporation October 1997  \u2013 Present (17 years 11 months) Hillsboro, OR Intel Corporation Server Chipsets - Hillsboro, OR \nSr Design Engineer - Jaketown chipset RAID on load (ROL) 2007-2008 \n \nIntel Corporation Server Chipsets - Hillsboro, OR \nSr Post-Silicon Debug Engineer/Sr Design Engineer- Seaburg Server Chipset Memory Controller 2004\u2013 2007 \n \n\u2022\tResponsible for writing the micro-architectural specification document for the memory controller Replay, RAS (Reliability, Accessibility, Serviceability), Address decoder units, Power Management and Thermal management units.  \n\u2022\tIn charge of the RTL design, debug, timing and all front-end responsibilities of the memory controller Replay, RAS, Address Decoder, Power Management and Thermal management units of the memory controller.  \n\u2022\tMember of the post-silicon debug (PSD) team for the Seaburg north bridge server component for the Stoakley server and workstation platform. \n\u2022\tInvestigation and root-cause of System Validation (SV) , Compatibility Validation (CV), Electrical Validation (EV) and customer sightings affecting any parts of the Seaburg North Bridge memory controller.  \n\u2022\tDrove critical and non-critical sightings from initial silicon arrival through the product quality (PRQ) milestone, until product launch.  \n\u2022\tClosely coordinated the root-cause efforts among the design, pre-silicon validation, tester, System Validation, Compatibility Validation and external customer teams. \n \nIntel Corporation Server Chipsets - Hillsboro, OR \nSr Post-Silicon Debug Engineer/Sr Design Engineer- Blackford Server Chipset Memory Controller 2001\u2013 2004 \n \nIntel Corporation Server Chipsets - Hillsboro, OR \nTester Debug Engineer/Design Engineer- i870 Itanium Server Chipset North Bridge\t1999\u2013 2001 \n \nIntel Corporation Server Chipsets - Hillsboro, OR \nDesign Engineer- 460gx Itanium Server Chipset\t1997\u2013 1999 Staff Hardware Engineer Intel Corporation August 2008  \u2013  September 2011  (3 years 2 months) Hillsboro, OR Intel Corporation Ultra Mobility Group - Hillsboro, OR \nSOC South Complex Technical Lead -Tangier High-End Smartphone SOC\t2010 \u20132011  \n \n\u2022\tTechnical lead for the South Complex of Tangier, top level RTL owner, micro-architect and designer of all south complex clocking.  \n\u2022\tDesigned all south complex clocking from scratch, including connectivity to oscillator, PLLs, DFX logic, analog pins, and synchronization logic for all operating modes for all south complex interfaces.  \n\u2022\tEngineer responsible for driving all south complex technical issues to a close and in charge of all interaction with the SOC team and full chip timing teams. Defined all south complex clocks and drove timing closure for entire team.  \n\u2022\tWorked and was involved on all facets of design from lint checks to ECO flow definition to RAM/RF requirements to driving the technical aspects of project deadlines. \n \nIntel Corporation Ultra Mobility Group - Hillsboro, OR \nSOC/IP Design Engineer Intel Corporation \u2013Langell/Whitneypoint SOC 2008 \u2013 2010 \n \n\u2022\tWas part of a team that completely redesigned the Intel legacy cluster (8259/8254, IOAPIC, RTC, HPET, etc..) to convert these traditionally asynchronous components into fully-synchronous designs.  \n\u2022\tReceived an innovation award for the work that created an easily portable and reusable Intel legacy block design. The block had previously required up to six engineers to be ported from one process technology to the next. The redesign ensured that a single engineer could be responsible for the ownership of that piece of logic. \n\u2022\tIntegrated the ISP (image signal processor) the MIPI physical layer for the imaging subsystem  \n\u2022\tCompleted the SDIO/EMMC controller integration.  \n\u2022\tResponsible of all of the stages of implementation, RTL integration, clock domain crossing, timing, ECO and system validation. Principal Engineer Qualcomm April 2015  \u2013 Present (5 months) San Diego, CA Wireless Modem Principal Engineer Qualcomm April 2015  \u2013 Present (5 months) San Diego, CA Wireless Modem Senior Staff Design Engineer Qualcomm June 2014  \u2013 Present (1 year 3 months) Greater San Diego Area Wireless Modem \nSr. Staff Engineer -San Diego, CA Senior Staff Design Engineer Qualcomm June 2014  \u2013 Present (1 year 3 months) Greater San Diego Area Wireless Modem \nSr. Staff Engineer -San Diego, CA Senior Staff Design Engineer Intel Corporation September 2011  \u2013 Present (4 years) Hillsboro, OR Intel Corporation Ultra Mobility Group - Hillsboro, OR \nSOC Technical Lead -Anniedale High-End Smartphone SOC\t2011 \u2013Present  \n \n\u2022\tResponsible for the top level RTL, common libraries and front end methodology for the Anniedale high-end smartphone SOC. \n\u2022\tStitched the SOC top level RTL together working with validation, package and integration teams to meet all of the requirements associated with power distribution, validation BFMs, OVM assertions, top level timing.  \n\u2022\tOn die voltage regulator integration.  \n\u2022\tDesigned all of the south complex power management logic, power gate, voltage regulator and firewall controls, voltage domain definitions and state machines to control entry and exit of low power states. \n\u2022\tDesign engineer responsible as the interface with the integration team.  \n\u2022\tTechnical reviewer for the SOC clocking, design engineer leading the front end timing closure with the timing team, and executing the closure of all timing related and floor-planning related issues requiring design changes.  \n\u2022\tImplementation of top level repeaters and timing based top level architecture. \n\u2022\tWorked in the creation of a conformal-based flow to implement late arriving RTL changes requiring matching netlist edits. Senior Staff Design Engineer Intel Corporation September 2011  \u2013 Present (4 years) Hillsboro, OR Intel Corporation Ultra Mobility Group - Hillsboro, OR \nSOC Technical Lead -Anniedale High-End Smartphone SOC\t2011 \u2013Present  \n \n\u2022\tResponsible for the top level RTL, common libraries and front end methodology for the Anniedale high-end smartphone SOC. \n\u2022\tStitched the SOC top level RTL together working with validation, package and integration teams to meet all of the requirements associated with power distribution, validation BFMs, OVM assertions, top level timing.  \n\u2022\tOn die voltage regulator integration.  \n\u2022\tDesigned all of the south complex power management logic, power gate, voltage regulator and firewall controls, voltage domain definitions and state machines to control entry and exit of low power states. \n\u2022\tDesign engineer responsible as the interface with the integration team.  \n\u2022\tTechnical reviewer for the SOC clocking, design engineer leading the front end timing closure with the timing team, and executing the closure of all timing related and floor-planning related issues requiring design changes.  \n\u2022\tImplementation of top level repeaters and timing based top level architecture. \n\u2022\tWorked in the creation of a conformal-based flow to implement late arriving RTL changes requiring matching netlist edits. Staff Hardware Engineer Intel Corporation October 1997  \u2013 Present (17 years 11 months) Hillsboro, OR Intel Corporation Server Chipsets - Hillsboro, OR \nSr Design Engineer - Jaketown chipset RAID on load (ROL) 2007-2008 \n \nIntel Corporation Server Chipsets - Hillsboro, OR \nSr Post-Silicon Debug Engineer/Sr Design Engineer- Seaburg Server Chipset Memory Controller 2004\u2013 2007 \n \n\u2022\tResponsible for writing the micro-architectural specification document for the memory controller Replay, RAS (Reliability, Accessibility, Serviceability), Address decoder units, Power Management and Thermal management units.  \n\u2022\tIn charge of the RTL design, debug, timing and all front-end responsibilities of the memory controller Replay, RAS, Address Decoder, Power Management and Thermal management units of the memory controller.  \n\u2022\tMember of the post-silicon debug (PSD) team for the Seaburg north bridge server component for the Stoakley server and workstation platform. \n\u2022\tInvestigation and root-cause of System Validation (SV) , Compatibility Validation (CV), Electrical Validation (EV) and customer sightings affecting any parts of the Seaburg North Bridge memory controller.  \n\u2022\tDrove critical and non-critical sightings from initial silicon arrival through the product quality (PRQ) milestone, until product launch.  \n\u2022\tClosely coordinated the root-cause efforts among the design, pre-silicon validation, tester, System Validation, Compatibility Validation and external customer teams. \n \nIntel Corporation Server Chipsets - Hillsboro, OR \nSr Post-Silicon Debug Engineer/Sr Design Engineer- Blackford Server Chipset Memory Controller 2001\u2013 2004 \n \nIntel Corporation Server Chipsets - Hillsboro, OR \nTester Debug Engineer/Design Engineer- i870 Itanium Server Chipset North Bridge\t1999\u2013 2001 \n \nIntel Corporation Server Chipsets - Hillsboro, OR \nDesign Engineer- 460gx Itanium Server Chipset\t1997\u2013 1999 Staff Hardware Engineer Intel Corporation October 1997  \u2013 Present (17 years 11 months) Hillsboro, OR Intel Corporation Server Chipsets - Hillsboro, OR \nSr Design Engineer - Jaketown chipset RAID on load (ROL) 2007-2008 \n \nIntel Corporation Server Chipsets - Hillsboro, OR \nSr Post-Silicon Debug Engineer/Sr Design Engineer- Seaburg Server Chipset Memory Controller 2004\u2013 2007 \n \n\u2022\tResponsible for writing the micro-architectural specification document for the memory controller Replay, RAS (Reliability, Accessibility, Serviceability), Address decoder units, Power Management and Thermal management units.  \n\u2022\tIn charge of the RTL design, debug, timing and all front-end responsibilities of the memory controller Replay, RAS, Address Decoder, Power Management and Thermal management units of the memory controller.  \n\u2022\tMember of the post-silicon debug (PSD) team for the Seaburg north bridge server component for the Stoakley server and workstation platform. \n\u2022\tInvestigation and root-cause of System Validation (SV) , Compatibility Validation (CV), Electrical Validation (EV) and customer sightings affecting any parts of the Seaburg North Bridge memory controller.  \n\u2022\tDrove critical and non-critical sightings from initial silicon arrival through the product quality (PRQ) milestone, until product launch.  \n\u2022\tClosely coordinated the root-cause efforts among the design, pre-silicon validation, tester, System Validation, Compatibility Validation and external customer teams. \n \nIntel Corporation Server Chipsets - Hillsboro, OR \nSr Post-Silicon Debug Engineer/Sr Design Engineer- Blackford Server Chipset Memory Controller 2001\u2013 2004 \n \nIntel Corporation Server Chipsets - Hillsboro, OR \nTester Debug Engineer/Design Engineer- i870 Itanium Server Chipset North Bridge\t1999\u2013 2001 \n \nIntel Corporation Server Chipsets - Hillsboro, OR \nDesign Engineer- 460gx Itanium Server Chipset\t1997\u2013 1999 Staff Hardware Engineer Intel Corporation August 2008  \u2013  September 2011  (3 years 2 months) Hillsboro, OR Intel Corporation Ultra Mobility Group - Hillsboro, OR \nSOC South Complex Technical Lead -Tangier High-End Smartphone SOC\t2010 \u20132011  \n \n\u2022\tTechnical lead for the South Complex of Tangier, top level RTL owner, micro-architect and designer of all south complex clocking.  \n\u2022\tDesigned all south complex clocking from scratch, including connectivity to oscillator, PLLs, DFX logic, analog pins, and synchronization logic for all operating modes for all south complex interfaces.  \n\u2022\tEngineer responsible for driving all south complex technical issues to a close and in charge of all interaction with the SOC team and full chip timing teams. Defined all south complex clocks and drove timing closure for entire team.  \n\u2022\tWorked and was involved on all facets of design from lint checks to ECO flow definition to RAM/RF requirements to driving the technical aspects of project deadlines. \n \nIntel Corporation Ultra Mobility Group - Hillsboro, OR \nSOC/IP Design Engineer Intel Corporation \u2013Langell/Whitneypoint SOC 2008 \u2013 2010 \n \n\u2022\tWas part of a team that completely redesigned the Intel legacy cluster (8259/8254, IOAPIC, RTC, HPET, etc..) to convert these traditionally asynchronous components into fully-synchronous designs.  \n\u2022\tReceived an innovation award for the work that created an easily portable and reusable Intel legacy block design. The block had previously required up to six engineers to be ported from one process technology to the next. The redesign ensured that a single engineer could be responsible for the ownership of that piece of logic. \n\u2022\tIntegrated the ISP (image signal processor) the MIPI physical layer for the imaging subsystem  \n\u2022\tCompleted the SDIO/EMMC controller integration.  \n\u2022\tResponsible of all of the stages of implementation, RTL integration, clock domain crossing, timing, ECO and system validation. Staff Hardware Engineer Intel Corporation August 2008  \u2013  September 2011  (3 years 2 months) Hillsboro, OR Intel Corporation Ultra Mobility Group - Hillsboro, OR \nSOC South Complex Technical Lead -Tangier High-End Smartphone SOC\t2010 \u20132011  \n \n\u2022\tTechnical lead for the South Complex of Tangier, top level RTL owner, micro-architect and designer of all south complex clocking.  \n\u2022\tDesigned all south complex clocking from scratch, including connectivity to oscillator, PLLs, DFX logic, analog pins, and synchronization logic for all operating modes for all south complex interfaces.  \n\u2022\tEngineer responsible for driving all south complex technical issues to a close and in charge of all interaction with the SOC team and full chip timing teams. Defined all south complex clocks and drove timing closure for entire team.  \n\u2022\tWorked and was involved on all facets of design from lint checks to ECO flow definition to RAM/RF requirements to driving the technical aspects of project deadlines. \n \nIntel Corporation Ultra Mobility Group - Hillsboro, OR \nSOC/IP Design Engineer Intel Corporation \u2013Langell/Whitneypoint SOC 2008 \u2013 2010 \n \n\u2022\tWas part of a team that completely redesigned the Intel legacy cluster (8259/8254, IOAPIC, RTC, HPET, etc..) to convert these traditionally asynchronous components into fully-synchronous designs.  \n\u2022\tReceived an innovation award for the work that created an easily portable and reusable Intel legacy block design. The block had previously required up to six engineers to be ported from one process technology to the next. The redesign ensured that a single engineer could be responsible for the ownership of that piece of logic. \n\u2022\tIntegrated the ISP (image signal processor) the MIPI physical layer for the imaging subsystem  \n\u2022\tCompleted the SDIO/EMMC controller integration.  \n\u2022\tResponsible of all of the stages of implementation, RTL integration, clock domain crossing, timing, ECO and system validation. Skills RTL design RTL Development SoC Microarchitecture Architecture Clocking Power Management ASIC Computer Hardware VLSI Synopsys Primetime Verilog SystemVerilog Logic Design VHDL Logic Synthesis OCP SDIO Image Sensors Memory Controllers Post-Silicon Debug Tester Debug RTL Design Architectures Static Timing Analysis Semiconductors Integrated Circuit... Debugging See 13+ \u00a0 \u00a0 See less Skills  RTL design RTL Development SoC Microarchitecture Architecture Clocking Power Management ASIC Computer Hardware VLSI Synopsys Primetime Verilog SystemVerilog Logic Design VHDL Logic Synthesis OCP SDIO Image Sensors Memory Controllers Post-Silicon Debug Tester Debug RTL Design Architectures Static Timing Analysis Semiconductors Integrated Circuit... Debugging See 13+ \u00a0 \u00a0 See less RTL design RTL Development SoC Microarchitecture Architecture Clocking Power Management ASIC Computer Hardware VLSI Synopsys Primetime Verilog SystemVerilog Logic Design VHDL Logic Synthesis OCP SDIO Image Sensors Memory Controllers Post-Silicon Debug Tester Debug RTL Design Architectures Static Timing Analysis Semiconductors Integrated Circuit... Debugging See 13+ \u00a0 \u00a0 See less RTL design RTL Development SoC Microarchitecture Architecture Clocking Power Management ASIC Computer Hardware VLSI Synopsys Primetime Verilog SystemVerilog Logic Design VHDL Logic Synthesis OCP SDIO Image Sensors Memory Controllers Post-Silicon Debug Tester Debug RTL Design Architectures Static Timing Analysis Semiconductors Integrated Circuit... Debugging See 13+ \u00a0 \u00a0 See less Education Wright State University Master of Science (MS),  Electrical and Electronics Engineering 1992  \u2013 1997 Wright State University Bachelor of Science (BS),  Electrical and Electronics Engineering 1992  \u2013 1995 Wright State University Master of Science (MS),  Electrical and Electronics Engineering 1992  \u2013 1997 Wright State University Master of Science (MS),  Electrical and Electronics Engineering 1992  \u2013 1997 Wright State University Master of Science (MS),  Electrical and Electronics Engineering 1992  \u2013 1997 Wright State University Bachelor of Science (BS),  Electrical and Electronics Engineering 1992  \u2013 1995 Wright State University Bachelor of Science (BS),  Electrical and Electronics Engineering 1992  \u2013 1995 Wright State University Bachelor of Science (BS),  Electrical and Electronics Engineering 1992  \u2013 1995 ", "Summary I have recently changed career focus to Web Application Development. Currently I am developing database-focused, object-oriented web applications for internal engineering use in Java, MySQL, Perl. In this position, I have been able to learn new skills in software while continuing to leverage my 20+ years experience in hardware/ASIC design. With a mix of hardware and software experience, I am able to come up to speed quickly and get the \"big picture\" on technical problems, as well as drill down to the details. I enjoy working with customers, both internal and external, and I am adept at understanding their requirements and what they mean for engineering design. \n \nSpecialties: Web Applications, Database, Java, Perl, MySQL. Summary I have recently changed career focus to Web Application Development. Currently I am developing database-focused, object-oriented web applications for internal engineering use in Java, MySQL, Perl. In this position, I have been able to learn new skills in software while continuing to leverage my 20+ years experience in hardware/ASIC design. With a mix of hardware and software experience, I am able to come up to speed quickly and get the \"big picture\" on technical problems, as well as drill down to the details. I enjoy working with customers, both internal and external, and I am adept at understanding their requirements and what they mean for engineering design. \n \nSpecialties: Web Applications, Database, Java, Perl, MySQL. I have recently changed career focus to Web Application Development. Currently I am developing database-focused, object-oriented web applications for internal engineering use in Java, MySQL, Perl. In this position, I have been able to learn new skills in software while continuing to leverage my 20+ years experience in hardware/ASIC design. With a mix of hardware and software experience, I am able to come up to speed quickly and get the \"big picture\" on technical problems, as well as drill down to the details. I enjoy working with customers, both internal and external, and I am adept at understanding their requirements and what they mean for engineering design. \n \nSpecialties: Web Applications, Database, Java, Perl, MySQL. I have recently changed career focus to Web Application Development. Currently I am developing database-focused, object-oriented web applications for internal engineering use in Java, MySQL, Perl. In this position, I have been able to learn new skills in software while continuing to leverage my 20+ years experience in hardware/ASIC design. With a mix of hardware and software experience, I am able to come up to speed quickly and get the \"big picture\" on technical problems, as well as drill down to the details. I enjoy working with customers, both internal and external, and I am adept at understanding their requirements and what they mean for engineering design. \n \nSpecialties: Web Applications, Database, Java, Perl, MySQL. Experience Sr. Infrastructure Engineer Nvidia July 2011  \u2013 Present (4 years 2 months) Santa Clara, CA Developing and Supporting Internal Web Applications for Engineering Management, using Java, Perl, MySQL. Sr. ASIC Engineer Nvidia January 2005  \u2013  July 2011  (6 years 7 months) Santa Clara, CA Sr. Staff Hardware Engineer Intel Corporation April 2001  \u2013  January 2005  (3 years 10 months) Sr. Hardware Engineer VxTel, Inc. January 2000  \u2013  March 2001  (1 year 3 months) Sr. Hardware Engineer Ikos Systems, Inc. October 1991  \u2013  January 2000  (8 years 4 months) Sr. Hardware Engineer Unisys Corporation December 1988  \u2013  October 1991  (2 years 11 months) Hardware Engineer Convergent Technologies October 1987  \u2013  November 1988  (1 year 2 months) Sr. Infrastructure Engineer Nvidia July 2011  \u2013 Present (4 years 2 months) Santa Clara, CA Developing and Supporting Internal Web Applications for Engineering Management, using Java, Perl, MySQL. Sr. Infrastructure Engineer Nvidia July 2011  \u2013 Present (4 years 2 months) Santa Clara, CA Developing and Supporting Internal Web Applications for Engineering Management, using Java, Perl, MySQL. Sr. ASIC Engineer Nvidia January 2005  \u2013  July 2011  (6 years 7 months) Santa Clara, CA Sr. ASIC Engineer Nvidia January 2005  \u2013  July 2011  (6 years 7 months) Santa Clara, CA Sr. Staff Hardware Engineer Intel Corporation April 2001  \u2013  January 2005  (3 years 10 months) Sr. Staff Hardware Engineer Intel Corporation April 2001  \u2013  January 2005  (3 years 10 months) Sr. Hardware Engineer VxTel, Inc. January 2000  \u2013  March 2001  (1 year 3 months) Sr. Hardware Engineer VxTel, Inc. January 2000  \u2013  March 2001  (1 year 3 months) Sr. Hardware Engineer Ikos Systems, Inc. October 1991  \u2013  January 2000  (8 years 4 months) Sr. Hardware Engineer Ikos Systems, Inc. October 1991  \u2013  January 2000  (8 years 4 months) Sr. Hardware Engineer Unisys Corporation December 1988  \u2013  October 1991  (2 years 11 months) Sr. Hardware Engineer Unisys Corporation December 1988  \u2013  October 1991  (2 years 11 months) Hardware Engineer Convergent Technologies October 1987  \u2013  November 1988  (1 year 2 months) Hardware Engineer Convergent Technologies October 1987  \u2013  November 1988  (1 year 2 months) Skills Perl ASIC Verilog SoC RTL design Semiconductors FPGA SystemVerilog EDA Functional Verification Computer Architecture Emulation PCIe Hardware Architecture Static Timing Analysis Logic Design Timing Closure MySQL See 3+ \u00a0 \u00a0 See less Skills  Perl ASIC Verilog SoC RTL design Semiconductors FPGA SystemVerilog EDA Functional Verification Computer Architecture Emulation PCIe Hardware Architecture Static Timing Analysis Logic Design Timing Closure MySQL See 3+ \u00a0 \u00a0 See less Perl ASIC Verilog SoC RTL design Semiconductors FPGA SystemVerilog EDA Functional Verification Computer Architecture Emulation PCIe Hardware Architecture Static Timing Analysis Logic Design Timing Closure MySQL See 3+ \u00a0 \u00a0 See less Perl ASIC Verilog SoC RTL design Semiconductors FPGA SystemVerilog EDA Functional Verification Computer Architecture Emulation PCIe Hardware Architecture Static Timing Analysis Logic Design Timing Closure MySQL See 3+ \u00a0 \u00a0 See less Education Stanford University MS, BS,  Electrical Enginnering 1979  \u2013 1985 Stanford University MS, BS,  Electrical Enginnering 1979  \u2013 1985 Stanford University MS, BS,  Electrical Enginnering 1979  \u2013 1985 Stanford University MS, BS,  Electrical Enginnering 1979  \u2013 1985 ", "Experience Staff Hardware Engineer Intel Corporation June 2010  \u2013 Present (5 years 3 months) Design Engineer for Light Peak Technology R & D Engineer Avago Technologies July 2008  \u2013  June 2010  (2 years) Staff Electronic Engineer Intel Corporation July 2005  \u2013  July 2008  (3 years 1 month) Design Engineer for Optical Tranceivers/Active Optical Cables Lecturer California State Polytechnic University, San Luis Obispo September 2004  \u2013  June 2005  (10 months) Optical Engineer Optovia Corp September 2003  \u2013  August 2004  (1 year) Member of Technical Staff W.L. Gore & Associates May 2001  \u2013  June 2003  (2 years 2 months) Sr. System Engineer Sycamore Networks February 2001  \u2013  April 2001  (3 months) Staff Hardware Engineer Intel Corporation June 2010  \u2013 Present (5 years 3 months) Design Engineer for Light Peak Technology Staff Hardware Engineer Intel Corporation June 2010  \u2013 Present (5 years 3 months) Design Engineer for Light Peak Technology R & D Engineer Avago Technologies July 2008  \u2013  June 2010  (2 years) R & D Engineer Avago Technologies July 2008  \u2013  June 2010  (2 years) Staff Electronic Engineer Intel Corporation July 2005  \u2013  July 2008  (3 years 1 month) Design Engineer for Optical Tranceivers/Active Optical Cables Staff Electronic Engineer Intel Corporation July 2005  \u2013  July 2008  (3 years 1 month) Design Engineer for Optical Tranceivers/Active Optical Cables Lecturer California State Polytechnic University, San Luis Obispo September 2004  \u2013  June 2005  (10 months) Lecturer California State Polytechnic University, San Luis Obispo September 2004  \u2013  June 2005  (10 months) Optical Engineer Optovia Corp September 2003  \u2013  August 2004  (1 year) Optical Engineer Optovia Corp September 2003  \u2013  August 2004  (1 year) Member of Technical Staff W.L. Gore & Associates May 2001  \u2013  June 2003  (2 years 2 months) Member of Technical Staff W.L. Gore & Associates May 2001  \u2013  June 2003  (2 years 2 months) Sr. System Engineer Sycamore Networks February 2001  \u2013  April 2001  (3 months) Sr. System Engineer Sycamore Networks February 2001  \u2013  April 2001  (3 months) Skills Optical Fiber Skills  Optical Fiber Optical Fiber Optical Fiber Education University of Illinois at Urbana-Champaign Ph.D.,  Electrical Engineering 1996  \u2013 2000 University of Illinois at Urbana-Champaign MS,  Physics 1994  \u2013 1996 Peking University B.S.,  Physics 1990  \u2013 1994 University of Illinois at Urbana-Champaign Ph.D.,  Electrical Engineering 1996  \u2013 2000 University of Illinois at Urbana-Champaign Ph.D.,  Electrical Engineering 1996  \u2013 2000 University of Illinois at Urbana-Champaign Ph.D.,  Electrical Engineering 1996  \u2013 2000 University of Illinois at Urbana-Champaign MS,  Physics 1994  \u2013 1996 University of Illinois at Urbana-Champaign MS,  Physics 1994  \u2013 1996 University of Illinois at Urbana-Champaign MS,  Physics 1994  \u2013 1996 Peking University B.S.,  Physics 1990  \u2013 1994 Peking University B.S.,  Physics 1990  \u2013 1994 Peking University B.S.,  Physics 1990  \u2013 1994 ", "Experience Hardware Engineer Google August 2014  \u2013 Present (1 year 1 month) Portland, Oregon Area Senior Platform Engineer NVIDIA June 2010  \u2013  May 2014  (4 years) Beaverton, OR Platform Engineering Manager NVIDIA July 2006  \u2013  June 2010  (4 years) Beaverton, OR Senior Platform Engineer NVIDIA July 2001  \u2013  July 2006  (5 years 1 month) Beaverton, OR Lead Hardware Engineer Intel Corporation January 2000  \u2013  July 2001  (1 year 7 months) Hillsboro, OR Staff Hardware Engineer Intel Corporation January 1998  \u2013  January 2000  (2 years 1 month) Hillsboro, OR Hardware Engineer Intel Corporation May 1995  \u2013  January 1998  (2 years 9 months) Hillsboro, OR Hardware Engineer Google August 2014  \u2013 Present (1 year 1 month) Portland, Oregon Area Hardware Engineer Google August 2014  \u2013 Present (1 year 1 month) Portland, Oregon Area Senior Platform Engineer NVIDIA June 2010  \u2013  May 2014  (4 years) Beaverton, OR Senior Platform Engineer NVIDIA June 2010  \u2013  May 2014  (4 years) Beaverton, OR Platform Engineering Manager NVIDIA July 2006  \u2013  June 2010  (4 years) Beaverton, OR Platform Engineering Manager NVIDIA July 2006  \u2013  June 2010  (4 years) Beaverton, OR Senior Platform Engineer NVIDIA July 2001  \u2013  July 2006  (5 years 1 month) Beaverton, OR Senior Platform Engineer NVIDIA July 2001  \u2013  July 2006  (5 years 1 month) Beaverton, OR Lead Hardware Engineer Intel Corporation January 2000  \u2013  July 2001  (1 year 7 months) Hillsboro, OR Lead Hardware Engineer Intel Corporation January 2000  \u2013  July 2001  (1 year 7 months) Hillsboro, OR Staff Hardware Engineer Intel Corporation January 1998  \u2013  January 2000  (2 years 1 month) Hillsboro, OR Staff Hardware Engineer Intel Corporation January 1998  \u2013  January 2000  (2 years 1 month) Hillsboro, OR Hardware Engineer Intel Corporation May 1995  \u2013  January 1998  (2 years 9 months) Hillsboro, OR Hardware Engineer Intel Corporation May 1995  \u2013  January 1998  (2 years 9 months) Hillsboro, OR Skills Processors ASIC Debugging Hardware Computer Architecture PCIe SoC Signal Integrity Hardware Architecture ARM Microprocessors USB X86 PCB design Skills  Processors ASIC Debugging Hardware Computer Architecture PCIe SoC Signal Integrity Hardware Architecture ARM Microprocessors USB X86 PCB design Processors ASIC Debugging Hardware Computer Architecture PCIe SoC Signal Integrity Hardware Architecture ARM Microprocessors USB X86 PCB design Processors ASIC Debugging Hardware Computer Architecture PCIe SoC Signal Integrity Hardware Architecture ARM Microprocessors USB X86 PCB design Education University of Portland BSEE University of Portland BSEE University of Portland BSEE University of Portland BSEE ", "Experience Hardware Engineer Intel Corporation Hardware Engineer Intel Corporation Hardware Engineer Intel Corporation Skills Computer Architecture RTL design Verilog Microprocessors Processors Microarchitecture Functional Verification Logic Design Perl SoC Validation C++ VLSI Debugging Semiconductors ASIC SystemVerilog Continuous Integration Integration Testing Integration See 5+ \u00a0 \u00a0 See less Skills  Computer Architecture RTL design Verilog Microprocessors Processors Microarchitecture Functional Verification Logic Design Perl SoC Validation C++ VLSI Debugging Semiconductors ASIC SystemVerilog Continuous Integration Integration Testing Integration See 5+ \u00a0 \u00a0 See less Computer Architecture RTL design Verilog Microprocessors Processors Microarchitecture Functional Verification Logic Design Perl SoC Validation C++ VLSI Debugging Semiconductors ASIC SystemVerilog Continuous Integration Integration Testing Integration See 5+ \u00a0 \u00a0 See less Computer Architecture RTL design Verilog Microprocessors Processors Microarchitecture Functional Verification Logic Design Perl SoC Validation C++ VLSI Debugging Semiconductors ASIC SystemVerilog Continuous Integration Integration Testing Integration See 5+ \u00a0 \u00a0 See less Education Rochester Institute of Technology Bachelor of Science (BS),  Computer Engineering 1995  \u2013 2000 Rochester Institute of Technology Bachelor of Science (BS),  Computer Engineering 1995  \u2013 2000 Rochester Institute of Technology Bachelor of Science (BS),  Computer Engineering 1995  \u2013 2000 Rochester Institute of Technology Bachelor of Science (BS),  Computer Engineering 1995  \u2013 2000 ", "Summary Vast experience in board & platform design based on x86 & ARM architecture, including PC platform on digital hardware design & embedded controller, heavily involved in architect multiple system including package enclosure to open system board integration, with highly challenging requirement on board size, thermal, cost. Working cross multiple functional groups while fulfilling marketing needs. Summary Vast experience in board & platform design based on x86 & ARM architecture, including PC platform on digital hardware design & embedded controller, heavily involved in architect multiple system including package enclosure to open system board integration, with highly challenging requirement on board size, thermal, cost. Working cross multiple functional groups while fulfilling marketing needs. Vast experience in board & platform design based on x86 & ARM architecture, including PC platform on digital hardware design & embedded controller, heavily involved in architect multiple system including package enclosure to open system board integration, with highly challenging requirement on board size, thermal, cost. Working cross multiple functional groups while fulfilling marketing needs. Vast experience in board & platform design based on x86 & ARM architecture, including PC platform on digital hardware design & embedded controller, heavily involved in architect multiple system including package enclosure to open system board integration, with highly challenging requirement on board size, thermal, cost. Working cross multiple functional groups while fulfilling marketing needs. Experience Staff Hardware Engineer Intel Corporation May 2014  \u2013 Present (1 year 4 months) Kedah, Malaysia Design Lead working on Intel SSD solution on different form factor & interface. Principal Hardware R&D Engineer National Instruments August 2009  \u2013  May 2014  (4 years 10 months) Penang, Malaysia Tech Leading in embedded controller design based on x86 & ARM architecture, expert in high speed digital design involve latest interface such as PCIe, USB, Video interface, SATA, & etc. Conducting in-house technical course on high speed digital design, computer architecture, and etc. \nPioneer & leader on setting up National Instruments 1st R&D center in Malaysia, playing key technical role in leading projects, defining new product/system architecture related to Test & Measurement, heavily involved in recruiting, training and mentoring engineers, member of Penang site leadership on chartering Penang R&D Business Goal. Defining roadmaps on PXI & NI cRIO platforms & products for Penang R&D site by working closely with US Corporate leaders. Expert in board level design, high-speed digital design, Intel x86 platform, system/platform architecture definition. Staff Design Engineer Intel Corporation December 2001  \u2013  July 2009  (7 years 8 months) Penang, Malaysia Worked in Intel Board Design Center Malaysia as Senior board design engineer,expert in board level/high speed digital design, also involve in defining validation plan & debug, leading design & validation team on specific Video area, fully defining new motherboard architecture for future generation on PC platform. This include defining & influencing new desktop & mobile PC platform based on latest/future generation of Intel x86 architecture. Released 1st ATOM based platform & 1st Dual Core based platform boards in Intel by specializing on Core & high-speed solution in the boards. Experienced in Front-end PreSilicon validation for Intel Next Generation Chipset. Staff Hardware Engineer Intel Corporation May 2014  \u2013 Present (1 year 4 months) Kedah, Malaysia Design Lead working on Intel SSD solution on different form factor & interface. Staff Hardware Engineer Intel Corporation May 2014  \u2013 Present (1 year 4 months) Kedah, Malaysia Design Lead working on Intel SSD solution on different form factor & interface. Principal Hardware R&D Engineer National Instruments August 2009  \u2013  May 2014  (4 years 10 months) Penang, Malaysia Tech Leading in embedded controller design based on x86 & ARM architecture, expert in high speed digital design involve latest interface such as PCIe, USB, Video interface, SATA, & etc. Conducting in-house technical course on high speed digital design, computer architecture, and etc. \nPioneer & leader on setting up National Instruments 1st R&D center in Malaysia, playing key technical role in leading projects, defining new product/system architecture related to Test & Measurement, heavily involved in recruiting, training and mentoring engineers, member of Penang site leadership on chartering Penang R&D Business Goal. Defining roadmaps on PXI & NI cRIO platforms & products for Penang R&D site by working closely with US Corporate leaders. Expert in board level design, high-speed digital design, Intel x86 platform, system/platform architecture definition. Principal Hardware R&D Engineer National Instruments August 2009  \u2013  May 2014  (4 years 10 months) Penang, Malaysia Tech Leading in embedded controller design based on x86 & ARM architecture, expert in high speed digital design involve latest interface such as PCIe, USB, Video interface, SATA, & etc. Conducting in-house technical course on high speed digital design, computer architecture, and etc. \nPioneer & leader on setting up National Instruments 1st R&D center in Malaysia, playing key technical role in leading projects, defining new product/system architecture related to Test & Measurement, heavily involved in recruiting, training and mentoring engineers, member of Penang site leadership on chartering Penang R&D Business Goal. Defining roadmaps on PXI & NI cRIO platforms & products for Penang R&D site by working closely with US Corporate leaders. Expert in board level design, high-speed digital design, Intel x86 platform, system/platform architecture definition. Staff Design Engineer Intel Corporation December 2001  \u2013  July 2009  (7 years 8 months) Penang, Malaysia Worked in Intel Board Design Center Malaysia as Senior board design engineer,expert in board level/high speed digital design, also involve in defining validation plan & debug, leading design & validation team on specific Video area, fully defining new motherboard architecture for future generation on PC platform. This include defining & influencing new desktop & mobile PC platform based on latest/future generation of Intel x86 architecture. Released 1st ATOM based platform & 1st Dual Core based platform boards in Intel by specializing on Core & high-speed solution in the boards. Experienced in Front-end PreSilicon validation for Intel Next Generation Chipset. Staff Design Engineer Intel Corporation December 2001  \u2013  July 2009  (7 years 8 months) Penang, Malaysia Worked in Intel Board Design Center Malaysia as Senior board design engineer,expert in board level/high speed digital design, also involve in defining validation plan & debug, leading design & validation team on specific Video area, fully defining new motherboard architecture for future generation on PC platform. This include defining & influencing new desktop & mobile PC platform based on latest/future generation of Intel x86 architecture. Released 1st ATOM based platform & 1st Dual Core based platform boards in Intel by specializing on Core & high-speed solution in the boards. Experienced in Front-end PreSilicon validation for Intel Next Generation Chipset. Skills High Speed Digital Board Development Architecture X86 ARM cRIO PXI Motherboards Platform Design Platform Development Platform Architecture NI LabVIEW Intel Computer Architecture Integrated Circuit... Electronics Debugging Signal Integrity Hardware Testing Processors Embedded Systems PCB design FPGA USB Hardware Architecture PCIe Microprocessors Schematic Capture Circuit Design Analog IC SoC Analog Circuit Design Verilog PCB Design See 21+ \u00a0 \u00a0 See less Skills  High Speed Digital Board Development Architecture X86 ARM cRIO PXI Motherboards Platform Design Platform Development Platform Architecture NI LabVIEW Intel Computer Architecture Integrated Circuit... Electronics Debugging Signal Integrity Hardware Testing Processors Embedded Systems PCB design FPGA USB Hardware Architecture PCIe Microprocessors Schematic Capture Circuit Design Analog IC SoC Analog Circuit Design Verilog PCB Design See 21+ \u00a0 \u00a0 See less High Speed Digital Board Development Architecture X86 ARM cRIO PXI Motherboards Platform Design Platform Development Platform Architecture NI LabVIEW Intel Computer Architecture Integrated Circuit... Electronics Debugging Signal Integrity Hardware Testing Processors Embedded Systems PCB design FPGA USB Hardware Architecture PCIe Microprocessors Schematic Capture Circuit Design Analog IC SoC Analog Circuit Design Verilog PCB Design See 21+ \u00a0 \u00a0 See less High Speed Digital Board Development Architecture X86 ARM cRIO PXI Motherboards Platform Design Platform Development Platform Architecture NI LabVIEW Intel Computer Architecture Integrated Circuit... Electronics Debugging Signal Integrity Hardware Testing Processors Embedded Systems PCB design FPGA USB Hardware Architecture PCIe Microprocessors Schematic Capture Circuit Design Analog IC SoC Analog Circuit Design Verilog PCB Design See 21+ \u00a0 \u00a0 See less Education Multimedia University Bachelor of Engineering (B.Eng.),  Electrical and Electronics Engineering 1997  \u2013 2001 Multimedia University Bachelor of Engineering (B.Eng.),  Electrical and Electronics Engineering 1997  \u2013 2001 Multimedia University Bachelor of Engineering (B.Eng.),  Electrical and Electronics Engineering 1997  \u2013 2001 Multimedia University Bachelor of Engineering (B.Eng.),  Electrical and Electronics Engineering 1997  \u2013 2001 ", "Summary Experienced team leader, hardware architect, researcher and developer, with deep understanding of computing hardware, subsystems and base technologies. Extensive project engineering experience with local staff and teams abroad. Significant contributor to industry standards development. Specialties:Server architecture, microarchitecture, project engineering, storage architecture, electrical signaling, cloud computing, PC servers, manageability, datacenters Summary Experienced team leader, hardware architect, researcher and developer, with deep understanding of computing hardware, subsystems and base technologies. Extensive project engineering experience with local staff and teams abroad. Significant contributor to industry standards development. Specialties:Server architecture, microarchitecture, project engineering, storage architecture, electrical signaling, cloud computing, PC servers, manageability, datacenters Experienced team leader, hardware architect, researcher and developer, with deep understanding of computing hardware, subsystems and base technologies. Extensive project engineering experience with local staff and teams abroad. Significant contributor to industry standards development. Specialties:Server architecture, microarchitecture, project engineering, storage architecture, electrical signaling, cloud computing, PC servers, manageability, datacenters Experienced team leader, hardware architect, researcher and developer, with deep understanding of computing hardware, subsystems and base technologies. Extensive project engineering experience with local staff and teams abroad. Significant contributor to industry standards development. Specialties:Server architecture, microarchitecture, project engineering, storage architecture, electrical signaling, cloud computing, PC servers, manageability, datacenters Experience Director - System Architecture Lab Samsung Semiconductor November 2012  \u2013 Present (2 years 10 months) San Jose, CA Principal Hardware Architect Microsoft Corporation May 2007  \u2013  November 2012  (5 years 7 months) Redmond, Washington Datacenter-specific hardware architecture and development for global-scale Internet services, including servers, power/cooling infrastructure and manageability architecture.  \n* Consultation to online service architects to enable migration of services from specialized hardware platforms to low-cost, Internet-scalable hardware. \n* Standards development, including co-development (with Intel) of Data Center Manageability Interface (DCMI)  \n* Development of best practices for physical metrics collection and analysis to enable optimization of datacenter utilization and power and cooling infrastructure costs. \n* Development of TCO models for proprietary server/container solutions, including region-specific capital and operational costs  \n* Evaluattion of new CPU and I/O architectures to effect tradeoffs of capital costs with infrastructure and operational costs and performance. Staff Engineer: System Architect/Staff Hardware Engineer Intel Corporation October 2001  \u2013  October 2006  (5 years 1 month) Hudson, MA * Developed system architecture and researched high performance signaling technology.  \n* Delivered architectural and design collateral to establish innovative circuit and design techniques as strategic elements of Intel\u2019s technology roadmap. \n* Established and secured funding for a strategic research project to develop methods for measurement and debug of high-speed interfaces. \n* Architectural studies and circuit design for proprietary and industry standards such as PCIe, FBD and QPI. \n* Deployed new test/debug method for >5GT/sec. signaling with negligible effect on probed signals \uf0de Reduced silicon area of I/O and CPU package complexity, avoided annual product costs of > $50M. Architect Adaptec 1999  \u2013  2001  (2 years) RAID Hardware Architect * Defined architecture and roadmaps for PC-based RAID systems, represented corporate interests to relevant industry standards bodies and led product hardware development. \n* Represented Adaptec to Infiniband Trade Association; served as interim Chair of Mechanical subgroup at time of Volume 2, 1.0a specification publication. \n* Designed RAID system electrical hardware, including compute infrastructures and reserve power systems. \n* Provided mechanical engineering expertise for product design and manufacturing support. Consulting Engineer Digital Equipment Corporation May 1994  \u2013  August 1999  (5 years 4 months) Acton, MA Standards development, high-performance PC server architecture and development, product engineering. Principal Server Architect DEC 1994  \u2013  1999  (5 years) Senior R&D Engineer Compaq 1984  \u2013  1994  (10 years) Houston, TX * PC system product design and development \n* PC server architecture, including first\u2013to-market SystemPro server \n* Microarchitecture analysis  \n* PC Server market research, including customer and vendor interface  \n* All levels of hardware design \n* Product handoff to manufacturing Director - System Architecture Lab Samsung Semiconductor November 2012  \u2013 Present (2 years 10 months) San Jose, CA Director - System Architecture Lab Samsung Semiconductor November 2012  \u2013 Present (2 years 10 months) San Jose, CA Principal Hardware Architect Microsoft Corporation May 2007  \u2013  November 2012  (5 years 7 months) Redmond, Washington Datacenter-specific hardware architecture and development for global-scale Internet services, including servers, power/cooling infrastructure and manageability architecture.  \n* Consultation to online service architects to enable migration of services from specialized hardware platforms to low-cost, Internet-scalable hardware. \n* Standards development, including co-development (with Intel) of Data Center Manageability Interface (DCMI)  \n* Development of best practices for physical metrics collection and analysis to enable optimization of datacenter utilization and power and cooling infrastructure costs. \n* Development of TCO models for proprietary server/container solutions, including region-specific capital and operational costs  \n* Evaluattion of new CPU and I/O architectures to effect tradeoffs of capital costs with infrastructure and operational costs and performance. Principal Hardware Architect Microsoft Corporation May 2007  \u2013  November 2012  (5 years 7 months) Redmond, Washington Datacenter-specific hardware architecture and development for global-scale Internet services, including servers, power/cooling infrastructure and manageability architecture.  \n* Consultation to online service architects to enable migration of services from specialized hardware platforms to low-cost, Internet-scalable hardware. \n* Standards development, including co-development (with Intel) of Data Center Manageability Interface (DCMI)  \n* Development of best practices for physical metrics collection and analysis to enable optimization of datacenter utilization and power and cooling infrastructure costs. \n* Development of TCO models for proprietary server/container solutions, including region-specific capital and operational costs  \n* Evaluattion of new CPU and I/O architectures to effect tradeoffs of capital costs with infrastructure and operational costs and performance. Staff Engineer: System Architect/Staff Hardware Engineer Intel Corporation October 2001  \u2013  October 2006  (5 years 1 month) Hudson, MA * Developed system architecture and researched high performance signaling technology.  \n* Delivered architectural and design collateral to establish innovative circuit and design techniques as strategic elements of Intel\u2019s technology roadmap. \n* Established and secured funding for a strategic research project to develop methods for measurement and debug of high-speed interfaces. \n* Architectural studies and circuit design for proprietary and industry standards such as PCIe, FBD and QPI. \n* Deployed new test/debug method for >5GT/sec. signaling with negligible effect on probed signals \uf0de Reduced silicon area of I/O and CPU package complexity, avoided annual product costs of > $50M. Staff Engineer: System Architect/Staff Hardware Engineer Intel Corporation October 2001  \u2013  October 2006  (5 years 1 month) Hudson, MA * Developed system architecture and researched high performance signaling technology.  \n* Delivered architectural and design collateral to establish innovative circuit and design techniques as strategic elements of Intel\u2019s technology roadmap. \n* Established and secured funding for a strategic research project to develop methods for measurement and debug of high-speed interfaces. \n* Architectural studies and circuit design for proprietary and industry standards such as PCIe, FBD and QPI. \n* Deployed new test/debug method for >5GT/sec. signaling with negligible effect on probed signals \uf0de Reduced silicon area of I/O and CPU package complexity, avoided annual product costs of > $50M. Architect Adaptec 1999  \u2013  2001  (2 years) RAID Hardware Architect * Defined architecture and roadmaps for PC-based RAID systems, represented corporate interests to relevant industry standards bodies and led product hardware development. \n* Represented Adaptec to Infiniband Trade Association; served as interim Chair of Mechanical subgroup at time of Volume 2, 1.0a specification publication. \n* Designed RAID system electrical hardware, including compute infrastructures and reserve power systems. \n* Provided mechanical engineering expertise for product design and manufacturing support. Architect Adaptec 1999  \u2013  2001  (2 years) RAID Hardware Architect * Defined architecture and roadmaps for PC-based RAID systems, represented corporate interests to relevant industry standards bodies and led product hardware development. \n* Represented Adaptec to Infiniband Trade Association; served as interim Chair of Mechanical subgroup at time of Volume 2, 1.0a specification publication. \n* Designed RAID system electrical hardware, including compute infrastructures and reserve power systems. \n* Provided mechanical engineering expertise for product design and manufacturing support. Consulting Engineer Digital Equipment Corporation May 1994  \u2013  August 1999  (5 years 4 months) Acton, MA Standards development, high-performance PC server architecture and development, product engineering. Consulting Engineer Digital Equipment Corporation May 1994  \u2013  August 1999  (5 years 4 months) Acton, MA Standards development, high-performance PC server architecture and development, product engineering. Principal Server Architect DEC 1994  \u2013  1999  (5 years) Principal Server Architect DEC 1994  \u2013  1999  (5 years) Senior R&D Engineer Compaq 1984  \u2013  1994  (10 years) Houston, TX * PC system product design and development \n* PC server architecture, including first\u2013to-market SystemPro server \n* Microarchitecture analysis  \n* PC Server market research, including customer and vendor interface  \n* All levels of hardware design \n* Product handoff to manufacturing Senior R&D Engineer Compaq 1984  \u2013  1994  (10 years) Houston, TX * PC system product design and development \n* PC server architecture, including first\u2013to-market SystemPro server \n* Microarchitecture analysis  \n* PC Server market research, including customer and vendor interface  \n* All levels of hardware design \n* Product handoff to manufacturing Languages Spanish Spanish Spanish Skills Architectural and... Cadence and Mentor... HSPICE and other SPICE... PERL, TCL, C/C++ DOE analysis IPMI DCMI SAS SATA NVMe SATAe Project Engineering Computer Architecture Computer Hardware ROI Optimization PCIe QPI Infiniband Intel Architecture Windows Linux Design Tools C High Performance... C++ Distributed Systems Cloud Computing Server Architecture Servers Hardware Architecture Architectures Storage System Architecture See 18+ \u00a0 \u00a0 See less Skills  Architectural and... Cadence and Mentor... HSPICE and other SPICE... PERL, TCL, C/C++ DOE analysis IPMI DCMI SAS SATA NVMe SATAe Project Engineering Computer Architecture Computer Hardware ROI Optimization PCIe QPI Infiniband Intel Architecture Windows Linux Design Tools C High Performance... C++ Distributed Systems Cloud Computing Server Architecture Servers Hardware Architecture Architectures Storage System Architecture See 18+ \u00a0 \u00a0 See less Architectural and... Cadence and Mentor... HSPICE and other SPICE... PERL, TCL, C/C++ DOE analysis IPMI DCMI SAS SATA NVMe SATAe Project Engineering Computer Architecture Computer Hardware ROI Optimization PCIe QPI Infiniband Intel Architecture Windows Linux Design Tools C High Performance... C++ Distributed Systems Cloud Computing Server Architecture Servers Hardware Architecture Architectures Storage System Architecture See 18+ \u00a0 \u00a0 See less Architectural and... Cadence and Mentor... HSPICE and other SPICE... PERL, TCL, C/C++ DOE analysis IPMI DCMI SAS SATA NVMe SATAe Project Engineering Computer Architecture Computer Hardware ROI Optimization PCIe QPI Infiniband Intel Architecture Windows Linux Design Tools C High Performance... C++ Distributed Systems Cloud Computing Server Architecture Servers Hardware Architecture Architectures Storage System Architecture See 18+ \u00a0 \u00a0 See less Education Texas A&M University BS,  Electrical Engineering 1975  \u2013 1979 Texas A&M University BS,  Electrical Engineering 1975  \u2013 1979 Texas A&M University BS,  Electrical Engineering 1975  \u2013 1979 Texas A&M University BS,  Electrical Engineering 1975  \u2013 1979 ", "Experience Senior electrical engineer Alicat scientific Senior Staff Hardware Engineer Intel Corporation June 2000  \u2013  October 2013  (13 years 5 months) Chandler, AZ. USA Principal Engineer Motorola January 1986  \u2013  June 2000  (14 years 6 months) Senior electrical engineer Alicat scientific Senior electrical engineer Alicat scientific Senior Staff Hardware Engineer Intel Corporation June 2000  \u2013  October 2013  (13 years 5 months) Chandler, AZ. USA Senior Staff Hardware Engineer Intel Corporation June 2000  \u2013  October 2013  (13 years 5 months) Chandler, AZ. USA Principal Engineer Motorola January 1986  \u2013  June 2000  (14 years 6 months) Principal Engineer Motorola January 1986  \u2013  June 2000  (14 years 6 months) Skills ASIC Debugging Verilog Semiconductors SoC Skills  ASIC Debugging Verilog Semiconductors SoC ASIC Debugging Verilog Semiconductors SoC ASIC Debugging Verilog Semiconductors SoC ", "Summary Specialties: \n \nSystem architect, design, and integration for mobile products. \n \nDesign for signal and power integrity to achieve system stability and power optimization. \n \nDesign to mitigate electromagnetic interference (EMI ) and ESD to meet world wide regulations. \n \nTime and frequency domain simulation, measurment validation on high speed SerDes design. Summary Specialties: \n \nSystem architect, design, and integration for mobile products. \n \nDesign for signal and power integrity to achieve system stability and power optimization. \n \nDesign to mitigate electromagnetic interference (EMI ) and ESD to meet world wide regulations. \n \nTime and frequency domain simulation, measurment validation on high speed SerDes design. Specialties: \n \nSystem architect, design, and integration for mobile products. \n \nDesign for signal and power integrity to achieve system stability and power optimization. \n \nDesign to mitigate electromagnetic interference (EMI ) and ESD to meet world wide regulations. \n \nTime and frequency domain simulation, measurment validation on high speed SerDes design. Specialties: \n \nSystem architect, design, and integration for mobile products. \n \nDesign for signal and power integrity to achieve system stability and power optimization. \n \nDesign to mitigate electromagnetic interference (EMI ) and ESD to meet world wide regulations. \n \nTime and frequency domain simulation, measurment validation on high speed SerDes design. Experience Hardware System Engineer Google June 2015  \u2013 Present (3 months) Mountain View, CA R&D Hardware Engineering Section Manager Hewlett-Packard Mobility GBU July 2013  \u2013  April 2015  (1 year 10 months) Sunnyvale, CA Recruit, build, coach, and lead team of EE hardware engineers to architect and design fabulous mobile products. Sr. Staff Hardware Engineer Intel Corporation July 2011  \u2013  July 2013  (2 years 1 month) Santa Clara, CA Sr. Staff hardware engineer in Mobile Communication Group /Tablet Platform Development in Intel, Santa Clara \n \n- Lead Intel's 14-nm Atom Cherrytrail tablet platform hardware architect investigation, design, and integration. \n \n- Drove closure for CloverTrail platform's critical integration issues ( Wi-Fi, NFC, GPS, and BT, MIPI display and touch integration, camera imaging quality defects) under tremendous schedule crunch to ensure CloverTrail launch in time with Windows 8 introduction. \n \n- Developed tablet form-factor reference design ( FFRD) validation strategy to bridge the gap between SoC pocessor and final product validaion.  \n \n- Provided MIPI technology leadership to management, system and IP roadmap development. \n \n- Provided platform integration design review, identify high risk design and system integration issues, provided design trade-off options to help top-tier leading customers successfully launch products. Lead EE Design Engineer, EE System Architect Hewlett-Packard 2006  \u2013  July 2011  (5 years) Many wonderful product launches after endless hours of architect, design, integration, test, debug, certification. \n \nLots of fun work on display, touch, DDR /LPDDR, and Wi-Fi. EMC Design Engineer Hewlett-Packard 2001  \u2013  2006  (5 years) All the fun work on design review, test/debug/fix, develop solution that's cost effective and manufacturable, up to certification and submital for world-wide EMC compliance on 20+ products. \n \nLots of interesting work on switching power supply, telephony, high-speed SerDes IO, WiFi / BT, and display related challenges to meet emission, ESD, and immunity ( EFT, CI, RI) regulatory requirement. Graduate Research Assistant University of Missouri-Rolla, EMC lab January 1998  \u2013  May 2001  (3 years 5 months) - Analyzed and evaluated embedded capacitance for power bus noise and EMC mitigation in high-speed PCB and multi-chip module designs \n \n- Investigated the mechanism of signal-induced noise in fiber channel ( FC0) cable/connector assemblies \n \n- Evaluated and contributed to the development of EMC Expert system and MoM / FEM simulation software \n \n- Published 10+ papers on IEEE Transactions and IEEE Symposium Proceedings, presented on IEEE EMC Symposium in 1998-2000. Hardware System Engineer Google June 2015  \u2013 Present (3 months) Mountain View, CA Hardware System Engineer Google June 2015  \u2013 Present (3 months) Mountain View, CA R&D Hardware Engineering Section Manager Hewlett-Packard Mobility GBU July 2013  \u2013  April 2015  (1 year 10 months) Sunnyvale, CA Recruit, build, coach, and lead team of EE hardware engineers to architect and design fabulous mobile products. R&D Hardware Engineering Section Manager Hewlett-Packard Mobility GBU July 2013  \u2013  April 2015  (1 year 10 months) Sunnyvale, CA Recruit, build, coach, and lead team of EE hardware engineers to architect and design fabulous mobile products. Sr. Staff Hardware Engineer Intel Corporation July 2011  \u2013  July 2013  (2 years 1 month) Santa Clara, CA Sr. Staff hardware engineer in Mobile Communication Group /Tablet Platform Development in Intel, Santa Clara \n \n- Lead Intel's 14-nm Atom Cherrytrail tablet platform hardware architect investigation, design, and integration. \n \n- Drove closure for CloverTrail platform's critical integration issues ( Wi-Fi, NFC, GPS, and BT, MIPI display and touch integration, camera imaging quality defects) under tremendous schedule crunch to ensure CloverTrail launch in time with Windows 8 introduction. \n \n- Developed tablet form-factor reference design ( FFRD) validation strategy to bridge the gap between SoC pocessor and final product validaion.  \n \n- Provided MIPI technology leadership to management, system and IP roadmap development. \n \n- Provided platform integration design review, identify high risk design and system integration issues, provided design trade-off options to help top-tier leading customers successfully launch products. Sr. Staff Hardware Engineer Intel Corporation July 2011  \u2013  July 2013  (2 years 1 month) Santa Clara, CA Sr. Staff hardware engineer in Mobile Communication Group /Tablet Platform Development in Intel, Santa Clara \n \n- Lead Intel's 14-nm Atom Cherrytrail tablet platform hardware architect investigation, design, and integration. \n \n- Drove closure for CloverTrail platform's critical integration issues ( Wi-Fi, NFC, GPS, and BT, MIPI display and touch integration, camera imaging quality defects) under tremendous schedule crunch to ensure CloverTrail launch in time with Windows 8 introduction. \n \n- Developed tablet form-factor reference design ( FFRD) validation strategy to bridge the gap between SoC pocessor and final product validaion.  \n \n- Provided MIPI technology leadership to management, system and IP roadmap development. \n \n- Provided platform integration design review, identify high risk design and system integration issues, provided design trade-off options to help top-tier leading customers successfully launch products. Lead EE Design Engineer, EE System Architect Hewlett-Packard 2006  \u2013  July 2011  (5 years) Many wonderful product launches after endless hours of architect, design, integration, test, debug, certification. \n \nLots of fun work on display, touch, DDR /LPDDR, and Wi-Fi. Lead EE Design Engineer, EE System Architect Hewlett-Packard 2006  \u2013  July 2011  (5 years) Many wonderful product launches after endless hours of architect, design, integration, test, debug, certification. \n \nLots of fun work on display, touch, DDR /LPDDR, and Wi-Fi. EMC Design Engineer Hewlett-Packard 2001  \u2013  2006  (5 years) All the fun work on design review, test/debug/fix, develop solution that's cost effective and manufacturable, up to certification and submital for world-wide EMC compliance on 20+ products. \n \nLots of interesting work on switching power supply, telephony, high-speed SerDes IO, WiFi / BT, and display related challenges to meet emission, ESD, and immunity ( EFT, CI, RI) regulatory requirement. EMC Design Engineer Hewlett-Packard 2001  \u2013  2006  (5 years) All the fun work on design review, test/debug/fix, develop solution that's cost effective and manufacturable, up to certification and submital for world-wide EMC compliance on 20+ products. \n \nLots of interesting work on switching power supply, telephony, high-speed SerDes IO, WiFi / BT, and display related challenges to meet emission, ESD, and immunity ( EFT, CI, RI) regulatory requirement. Graduate Research Assistant University of Missouri-Rolla, EMC lab January 1998  \u2013  May 2001  (3 years 5 months) - Analyzed and evaluated embedded capacitance for power bus noise and EMC mitigation in high-speed PCB and multi-chip module designs \n \n- Investigated the mechanism of signal-induced noise in fiber channel ( FC0) cable/connector assemblies \n \n- Evaluated and contributed to the development of EMC Expert system and MoM / FEM simulation software \n \n- Published 10+ papers on IEEE Transactions and IEEE Symposium Proceedings, presented on IEEE EMC Symposium in 1998-2000. Graduate Research Assistant University of Missouri-Rolla, EMC lab January 1998  \u2013  May 2001  (3 years 5 months) - Analyzed and evaluated embedded capacitance for power bus noise and EMC mitigation in high-speed PCB and multi-chip module designs \n \n- Investigated the mechanism of signal-induced noise in fiber channel ( FC0) cable/connector assemblies \n \n- Evaluated and contributed to the development of EMC Expert system and MoM / FEM simulation software \n \n- Published 10+ papers on IEEE Transactions and IEEE Symposium Proceedings, presented on IEEE EMC Symposium in 1998-2000. Skills mobile system... Signal Integrity EMC Power delivery and... high-speed digital PCA... UI display and touch... Wi-Fi, Bluetooth, and... Consumer Electronics Integration Mobile Devices Hardware Architecture Design for Manufacturing Debugging Firmware Embedded Systems Simulations ASIC FPGA RF Hardware Verilog SoC Analog EDA Testing IC See 11+ \u00a0 \u00a0 See less Skills  mobile system... Signal Integrity EMC Power delivery and... high-speed digital PCA... UI display and touch... Wi-Fi, Bluetooth, and... Consumer Electronics Integration Mobile Devices Hardware Architecture Design for Manufacturing Debugging Firmware Embedded Systems Simulations ASIC FPGA RF Hardware Verilog SoC Analog EDA Testing IC See 11+ \u00a0 \u00a0 See less mobile system... Signal Integrity EMC Power delivery and... high-speed digital PCA... UI display and touch... Wi-Fi, Bluetooth, and... Consumer Electronics Integration Mobile Devices Hardware Architecture Design for Manufacturing Debugging Firmware Embedded Systems Simulations ASIC FPGA RF Hardware Verilog SoC Analog EDA Testing IC See 11+ \u00a0 \u00a0 See less mobile system... Signal Integrity EMC Power delivery and... high-speed digital PCA... UI display and touch... Wi-Fi, Bluetooth, and... Consumer Electronics Integration Mobile Devices Hardware Architecture Design for Manufacturing Debugging Firmware Embedded Systems Simulations ASIC FPGA RF Hardware Verilog SoC Analog EDA Testing IC See 11+ \u00a0 \u00a0 See less Education University of Missouri-Rolla Ph.D.,  EMC and High-speed digital design on signal and power integrity - ECE 1998  \u2013 2001 GPA: 4.0/4.0 \n \nDissertation titled: \nExperimental and Numerical Evaluation of Embedded Capacitance for Power Bus Noise Suppression in Multi-layer Printed Circuit Board Designs Tsinghua University M.S. and B.S.,  Electrical and Computer Engineering 1989  \u2013 1997 University of California, San Diego Technical Certificate,  RF Engineering Activities and Societies:\u00a0 RF System Design for Wireless Communication;\nRF IC Design;\nRF Circuit Design;\nSoftware Defined Radio;\nPLL Synthesis for Wireless Communication System; University of California, San Diego Leadership and Management Program 2009 University of Missouri-Rolla Ph.D.,  EMC and High-speed digital design on signal and power integrity - ECE 1998  \u2013 2001 GPA: 4.0/4.0 \n \nDissertation titled: \nExperimental and Numerical Evaluation of Embedded Capacitance for Power Bus Noise Suppression in Multi-layer Printed Circuit Board Designs University of Missouri-Rolla Ph.D.,  EMC and High-speed digital design on signal and power integrity - ECE 1998  \u2013 2001 GPA: 4.0/4.0 \n \nDissertation titled: \nExperimental and Numerical Evaluation of Embedded Capacitance for Power Bus Noise Suppression in Multi-layer Printed Circuit Board Designs University of Missouri-Rolla Ph.D.,  EMC and High-speed digital design on signal and power integrity - ECE 1998  \u2013 2001 GPA: 4.0/4.0 \n \nDissertation titled: \nExperimental and Numerical Evaluation of Embedded Capacitance for Power Bus Noise Suppression in Multi-layer Printed Circuit Board Designs Tsinghua University M.S. and B.S.,  Electrical and Computer Engineering 1989  \u2013 1997 Tsinghua University M.S. and B.S.,  Electrical and Computer Engineering 1989  \u2013 1997 Tsinghua University M.S. and B.S.,  Electrical and Computer Engineering 1989  \u2013 1997 University of California, San Diego Technical Certificate,  RF Engineering Activities and Societies:\u00a0 RF System Design for Wireless Communication;\nRF IC Design;\nRF Circuit Design;\nSoftware Defined Radio;\nPLL Synthesis for Wireless Communication System; University of California, San Diego Technical Certificate,  RF Engineering Activities and Societies:\u00a0 RF System Design for Wireless Communication;\nRF IC Design;\nRF Circuit Design;\nSoftware Defined Radio;\nPLL Synthesis for Wireless Communication System; University of California, San Diego Technical Certificate,  RF Engineering Activities and Societies:\u00a0 RF System Design for Wireless Communication;\nRF IC Design;\nRF Circuit Design;\nSoftware Defined Radio;\nPLL Synthesis for Wireless Communication System; University of California, San Diego Leadership and Management Program 2009 University of California, San Diego Leadership and Management Program 2009 University of California, San Diego Leadership and Management Program 2009 Honors & Awards Additional Honors & Awards Board member of UCSD LAMP/EPSE Alumni Association \n \nIEEE Communication Society and EMC Society \n \n2009 Match Play Champion of LHGC golf club Additional Honors & Awards Board member of UCSD LAMP/EPSE Alumni Association \n \nIEEE Communication Society and EMC Society \n \n2009 Match Play Champion of LHGC golf club Additional Honors & Awards Board member of UCSD LAMP/EPSE Alumni Association \n \nIEEE Communication Society and EMC Society \n \n2009 Match Play Champion of LHGC golf club Additional Honors & Awards Board member of UCSD LAMP/EPSE Alumni Association \n \nIEEE Communication Society and EMC Society \n \n2009 Match Play Champion of LHGC golf club "]}