<profile>

<section name = "Vivado HLS Report for 'flat'" level="0">
<item name = "Date">Fri Aug  9 10:11:14 2024
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">cnn_ap_lp</item>
<item name = "Solution">mp2_fp2_ap_d2r5_ap_d2r3</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">20.00, 8.323, 2.50</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">861, 861, 861, 861, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Row_Loop">860, 860, 172, -, -, 5, no</column>
<column name=" + Col_Loop">170, 170, 34, -, -, 5, no</column>
<column name="  ++ Filter_Loop">32, 32, 2, -, -, 16, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 197, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 117, -</column>
<column name="Register">-, -, 107, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln15_1_fu_369_p2">+, 0, 0, 15, 9, 1</column>
<column name="add_ln15_fu_273_p2">+, 0, 0, 15, 9, 5</column>
<column name="add_ln203_3_fu_311_p2">+, 0, 0, 15, 5, 5</column>
<column name="add_ln203_4_fu_348_p2">+, 0, 0, 15, 9, 9</column>
<column name="add_ln203_5_fu_359_p2">+, 0, 0, 15, 8, 8</column>
<column name="add_ln203_fu_285_p2">+, 0, 0, 12, 3, 3</column>
<column name="add_ln9_fu_255_p2">+, 0, 0, 15, 6, 4</column>
<column name="c_fu_267_p2">+, 0, 0, 12, 3, 1</column>
<column name="f_fu_330_p2">+, 0, 0, 15, 5, 1</column>
<column name="i_fu_225_p2">+, 0, 0, 15, 9, 7</column>
<column name="r_fu_219_p2">+, 0, 0, 12, 3, 1</column>
<column name="icmp_ln12_fu_324_p2">icmp, 0, 0, 11, 5, 6</column>
<column name="icmp_ln203_fu_279_p2">icmp, 0, 0, 9, 3, 2</column>
<column name="icmp_ln6_fu_213_p2">icmp, 0, 0, 9, 3, 3</column>
<column name="icmp_ln9_fu_261_p2">icmp, 0, 0, 9, 3, 3</column>
<column name="select_ln203_fu_291_p3">select, 0, 0, 3, 1, 3</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">33, 6, 1, 6</column>
<column name="ap_phi_mux_phi_ln203_phi_fu_201_p6">21, 4, 14, 56</column>
<column name="c_0_reg_154">9, 2, 3, 6</column>
<column name="f_0_reg_187">9, 2, 5, 10</column>
<column name="i_0_reg_120">9, 2, 9, 18</column>
<column name="i_1_reg_143">9, 2, 9, 18</column>
<column name="i_2_reg_176">9, 2, 9, 18</column>
<column name="phi_mul_reg_165">9, 2, 6, 12</column>
<column name="r_0_reg_132">9, 2, 3, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln15_reg_411">9, 0, 9, 0</column>
<column name="add_ln9_reg_398">6, 0, 6, 0</column>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="c_0_reg_154">3, 0, 3, 0</column>
<column name="c_reg_406">3, 0, 3, 0</column>
<column name="f_0_reg_187">5, 0, 5, 0</column>
<column name="f_reg_428">5, 0, 5, 0</column>
<column name="i_0_reg_120">9, 0, 9, 0</column>
<column name="i_1_reg_143">9, 0, 9, 0</column>
<column name="i_2_reg_176">9, 0, 9, 0</column>
<column name="i_reg_383">9, 0, 9, 0</column>
<column name="phi_mul_reg_165">6, 0, 6, 0</column>
<column name="r_0_reg_132">3, 0, 3, 0</column>
<column name="r_reg_378">3, 0, 3, 0</column>
<column name="select_ln203_reg_416">3, 0, 3, 0</column>
<column name="tmp_25_cast_reg_420">5, 0, 9, 4</column>
<column name="zext_ln14_reg_433">9, 0, 64, 55</column>
<column name="zext_ln203_reg_388">3, 0, 5, 2</column>
<column name="zext_ln9_reg_393">3, 0, 8, 5</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, flat, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, flat, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, flat, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, flat, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, flat, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, flat, return value</column>
<column name="max_pool_out_0_V_address0">out, 8, ap_memory, max_pool_out_0_V, array</column>
<column name="max_pool_out_0_V_ce0">out, 1, ap_memory, max_pool_out_0_V, array</column>
<column name="max_pool_out_0_V_q0">in, 14, ap_memory, max_pool_out_0_V, array</column>
<column name="max_pool_out_1_V_address0">out, 8, ap_memory, max_pool_out_1_V, array</column>
<column name="max_pool_out_1_V_ce0">out, 1, ap_memory, max_pool_out_1_V, array</column>
<column name="max_pool_out_1_V_q0">in, 14, ap_memory, max_pool_out_1_V, array</column>
<column name="max_pool_out_2_0_V_address0">out, 7, ap_memory, max_pool_out_2_0_V, array</column>
<column name="max_pool_out_2_0_V_ce0">out, 1, ap_memory, max_pool_out_2_0_V, array</column>
<column name="max_pool_out_2_0_V_q0">in, 14, ap_memory, max_pool_out_2_0_V, array</column>
<column name="flat_array_V_address0">out, 9, ap_memory, flat_array_V, array</column>
<column name="flat_array_V_ce0">out, 1, ap_memory, flat_array_V, array</column>
<column name="flat_array_V_we0">out, 1, ap_memory, flat_array_V, array</column>
<column name="flat_array_V_d0">out, 14, ap_memory, flat_array_V, array</column>
</table>
</item>
</section>
</profile>
