// Seed: 3818424897
`timescale 1ps / 1ps
module module_0 (
    input logic id_2,
    input logic id_3,
    output logic id_4,
    input logic id_5,
    output id_6
);
  logic id_7 = id_7;
  assign id_4 = id_7;
endmodule
