Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,3595
design__instance__area,85571.1
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_3v30,0
design__max_fanout_violation__count__corner:nom_tt_025C_3v30,9
design__max_cap_violation__count__corner:nom_tt_025C_3v30,6
power__internal__total,0.0036514399107545614
power__switching__total,0.0023971679620444775
power__leakage__total,3.6152056281935074E-7
power__total,0.006048968993127346
clock__skew__worst_hold__corner:nom_tt_025C_3v30,-0.6520638658033424
clock__skew__worst_setup__corner:nom_tt_025C_3v30,0.6619711632883875
timing__hold__ws__corner:nom_tt_025C_3v30,1.0151983985254462
timing__setup__ws__corner:nom_tt_025C_3v30,73.13123469349351
timing__hold__tns__corner:nom_tt_025C_3v30,0.0
timing__setup__tns__corner:nom_tt_025C_3v30,0.0
timing__hold__wns__corner:nom_tt_025C_3v30,0
timing__setup__wns__corner:nom_tt_025C_3v30,0.0
timing__hold_vio__count__corner:nom_tt_025C_3v30,0
timing__hold_r2r__ws__corner:nom_tt_025C_3v30,1.015198
timing__hold_r2r_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_vio__count__corner:nom_tt_025C_3v30,0
timing__setup_r2r__ws__corner:nom_tt_025C_3v30,116.878960
timing__setup_r2r_vio__count__corner:nom_tt_025C_3v30,0
design__max_slew_violation__count__corner:nom_ss_125C_3v00,10
design__max_fanout_violation__count__corner:nom_ss_125C_3v00,9
design__max_cap_violation__count__corner:nom_ss_125C_3v00,6
clock__skew__worst_hold__corner:nom_ss_125C_3v00,-1.0308199030575431
clock__skew__worst_setup__corner:nom_ss_125C_3v00,1.0502063960172303
timing__hold__ws__corner:nom_ss_125C_3v00,2.2989304444145175
timing__setup__ws__corner:nom_ss_125C_3v00,71.67394702837142
timing__hold__tns__corner:nom_ss_125C_3v00,0.0
timing__setup__tns__corner:nom_ss_125C_3v00,0.0
timing__hold__wns__corner:nom_ss_125C_3v00,0
timing__setup__wns__corner:nom_ss_125C_3v00,0.0
timing__hold_vio__count__corner:nom_ss_125C_3v00,0
timing__hold_r2r__ws__corner:nom_ss_125C_3v00,2.298930
timing__hold_r2r_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_vio__count__corner:nom_ss_125C_3v00,0
timing__setup_r2r__ws__corner:nom_ss_125C_3v00,108.365219
timing__setup_r2r_vio__count__corner:nom_ss_125C_3v00,0
design__max_slew_violation__count__corner:nom_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:nom_ff_n40C_3v60,9
design__max_cap_violation__count__corner:nom_ff_n40C_3v60,6
clock__skew__worst_hold__corner:nom_ff_n40C_3v60,-0.48853067418628143
clock__skew__worst_setup__corner:nom_ff_n40C_3v60,0.4943737781301379
timing__hold__ws__corner:nom_ff_n40C_3v60,0.4671198005062395
timing__setup__ws__corner:nom_ff_n40C_3v60,73.76611885670562
timing__hold__tns__corner:nom_ff_n40C_3v60,0.0
timing__setup__tns__corner:nom_ff_n40C_3v60,0.0
timing__hold__wns__corner:nom_ff_n40C_3v60,0
timing__setup__wns__corner:nom_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:nom_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:nom_ff_n40C_3v60,0.467120
timing__hold_r2r_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_vio__count__corner:nom_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:nom_ff_n40C_3v60,120.412430
timing__setup_r2r_vio__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count,12
design__max_fanout_violation__count,9
design__max_cap_violation__count,11
clock__skew__worst_hold,-0.48581606779199615
clock__skew__worst_setup,0.4904889966348029
timing__hold__ws,0.4638586313014734
timing__setup__ws,71.58118567159447
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.463859
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,107.868690
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 346.64 325.36
design__core__bbox,3.36 3.92 343.28 321.44
design__io,45
design__die__area,112783
design__core__area,107931
design__instance__count__stdcell,3595
design__instance__area__stdcell,85571.1
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.792829
design__instance__utilization__stdcell,0.792829
design__instance__count__class:tie_cell,6
design__instance__count__class:buffer,8
design__instance__count__class:inverter,124
design__instance__count__class:sequential_cell,543
design__instance__count__class:multi_input_combinational_cell,1657
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:endcap_cell,162
design__instance__count__class:tap_cell,705
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,96349.8
design__violations,0
design__instance__count__class:timing_repair_buffer,198
design__instance__count__class:clock_buffer,134
design__instance__count__class:clock_inverter,58
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,0
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,2659
route__net__special,2
route__drc_errors__iter:1,580
route__wirelength__iter:1,110219
route__drc_errors__iter:2,130
route__wirelength__iter:2,109605
route__drc_errors__iter:3,116
route__wirelength__iter:3,109342
route__drc_errors__iter:4,0
route__wirelength__iter:4,109269
route__drc_errors,0
route__wirelength,109269
route__vias,16827
route__vias__singlecut,16827
route__vias__multicut,0
design__disconnected_pin__count,6
design__critical_disconnected_pin__count,0
route__wirelength__max,832.41
design__instance__count__class:fill_cell,2637
timing__unannotated_net__count__corner:nom_tt_025C_3v30,94
timing__unannotated_net_filtered__count__corner:nom_tt_025C_3v30,0
timing__unannotated_net__count__corner:nom_ss_125C_3v00,94
timing__unannotated_net_filtered__count__corner:nom_ss_125C_3v00,0
timing__unannotated_net__count__corner:nom_ff_n40C_3v60,94
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_3v60,0
design__max_slew_violation__count__corner:min_tt_025C_3v30,0
design__max_fanout_violation__count__corner:min_tt_025C_3v30,9
design__max_cap_violation__count__corner:min_tt_025C_3v30,1
clock__skew__worst_hold__corner:min_tt_025C_3v30,-0.6474275743213845
clock__skew__worst_setup__corner:min_tt_025C_3v30,0.655407857648088
timing__hold__ws__corner:min_tt_025C_3v30,1.0097778454767126
timing__setup__ws__corner:min_tt_025C_3v30,73.17213353452055
timing__hold__tns__corner:min_tt_025C_3v30,0.0
timing__setup__tns__corner:min_tt_025C_3v30,0.0
timing__hold__wns__corner:min_tt_025C_3v30,0
timing__setup__wns__corner:min_tt_025C_3v30,0.0
timing__hold_vio__count__corner:min_tt_025C_3v30,0
timing__hold_r2r__ws__corner:min_tt_025C_3v30,1.009778
timing__hold_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__setup_vio__count__corner:min_tt_025C_3v30,0
timing__setup_r2r__ws__corner:min_tt_025C_3v30,117.087570
timing__setup_r2r_vio__count__corner:min_tt_025C_3v30,0
timing__unannotated_net__count__corner:min_tt_025C_3v30,94
timing__unannotated_net_filtered__count__corner:min_tt_025C_3v30,0
design__max_slew_violation__count__corner:min_ss_125C_3v00,4
design__max_fanout_violation__count__corner:min_ss_125C_3v00,9
design__max_cap_violation__count__corner:min_ss_125C_3v00,1
clock__skew__worst_hold__corner:min_ss_125C_3v00,-1.0216323631797188
clock__skew__worst_setup__corner:min_ss_125C_3v00,1.0373875385677611
timing__hold__ws__corner:min_ss_125C_3v00,2.2885334275394604
timing__setup__ws__corner:min_ss_125C_3v00,71.75109776080222
timing__hold__tns__corner:min_ss_125C_3v00,0.0
timing__setup__tns__corner:min_ss_125C_3v00,0.0
timing__hold__wns__corner:min_ss_125C_3v00,0
timing__setup__wns__corner:min_ss_125C_3v00,0.0
timing__hold_vio__count__corner:min_ss_125C_3v00,0
timing__hold_r2r__ws__corner:min_ss_125C_3v00,2.288533
timing__hold_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__setup_vio__count__corner:min_ss_125C_3v00,0
timing__setup_r2r__ws__corner:min_ss_125C_3v00,108.786613
timing__setup_r2r_vio__count__corner:min_ss_125C_3v00,0
timing__unannotated_net__count__corner:min_ss_125C_3v00,94
timing__unannotated_net_filtered__count__corner:min_ss_125C_3v00,0
design__max_slew_violation__count__corner:min_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:min_ff_n40C_3v60,9
design__max_cap_violation__count__corner:min_ff_n40C_3v60,3
clock__skew__worst_hold__corner:min_ff_n40C_3v60,-0.48581606779199615
clock__skew__worst_setup__corner:min_ff_n40C_3v60,0.4904889966348029
timing__hold__ws__corner:min_ff_n40C_3v60,0.4638586313014734
timing__setup__ws__corner:min_ff_n40C_3v60,73.79156339279281
timing__hold__tns__corner:min_ff_n40C_3v60,0.0
timing__setup__tns__corner:min_ff_n40C_3v60,0.0
timing__hold__wns__corner:min_ff_n40C_3v60,0
timing__setup__wns__corner:min_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:min_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:min_ff_n40C_3v60,0.463859
timing__hold_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_vio__count__corner:min_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:min_ff_n40C_3v60,120.529594
timing__setup_r2r_vio__count__corner:min_ff_n40C_3v60,0
timing__unannotated_net__count__corner:min_ff_n40C_3v60,94
timing__unannotated_net_filtered__count__corner:min_ff_n40C_3v60,0
design__max_slew_violation__count__corner:max_tt_025C_3v30,0
design__max_fanout_violation__count__corner:max_tt_025C_3v30,9
design__max_cap_violation__count__corner:max_tt_025C_3v30,11
clock__skew__worst_hold__corner:max_tt_025C_3v30,-0.657684925135994
clock__skew__worst_setup__corner:max_tt_025C_3v30,0.6698397581756548
timing__hold__ws__corner:max_tt_025C_3v30,1.0217185164888662
timing__setup__ws__corner:max_tt_025C_3v30,73.08232803560796
timing__hold__tns__corner:max_tt_025C_3v30,0.0
timing__setup__tns__corner:max_tt_025C_3v30,0.0
timing__hold__wns__corner:max_tt_025C_3v30,0
timing__setup__wns__corner:max_tt_025C_3v30,0.0
timing__hold_vio__count__corner:max_tt_025C_3v30,0
timing__hold_r2r__ws__corner:max_tt_025C_3v30,1.021719
timing__hold_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__setup_vio__count__corner:max_tt_025C_3v30,0
timing__setup_r2r__ws__corner:max_tt_025C_3v30,116.625099
timing__setup_r2r_vio__count__corner:max_tt_025C_3v30,0
timing__unannotated_net__count__corner:max_tt_025C_3v30,94
timing__unannotated_net_filtered__count__corner:max_tt_025C_3v30,0
design__max_slew_violation__count__corner:max_ss_125C_3v00,12
design__max_fanout_violation__count__corner:max_ss_125C_3v00,9
design__max_cap_violation__count__corner:max_ss_125C_3v00,11
clock__skew__worst_hold__corner:max_ss_125C_3v00,-1.0419481128372983
clock__skew__worst_setup__corner:max_ss_125C_3v00,1.0655823192093348
timing__hold__ws__corner:max_ss_125C_3v00,2.311443102345135
timing__setup__ws__corner:max_ss_125C_3v00,71.58118567159447
timing__hold__tns__corner:max_ss_125C_3v00,0.0
timing__setup__tns__corner:max_ss_125C_3v00,0.0
timing__hold__wns__corner:max_ss_125C_3v00,0
timing__setup__wns__corner:max_ss_125C_3v00,0.0
timing__hold_vio__count__corner:max_ss_125C_3v00,0
timing__hold_r2r__ws__corner:max_ss_125C_3v00,2.311443
timing__hold_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__setup_vio__count__corner:max_ss_125C_3v00,0
timing__setup_r2r__ws__corner:max_ss_125C_3v00,107.868690
timing__setup_r2r_vio__count__corner:max_ss_125C_3v00,0
timing__unannotated_net__count__corner:max_ss_125C_3v00,94
timing__unannotated_net_filtered__count__corner:max_ss_125C_3v00,0
design__max_slew_violation__count__corner:max_ff_n40C_3v60,0
design__max_fanout_violation__count__corner:max_ff_n40C_3v60,9
design__max_cap_violation__count__corner:max_ff_n40C_3v60,11
clock__skew__worst_hold__corner:max_ff_n40C_3v60,-0.49182226350278263
clock__skew__worst_setup__corner:max_ff_n40C_3v60,0.49902416944490735
timing__hold__ws__corner:max_ff_n40C_3v60,0.4710453271877306
timing__setup__ws__corner:max_ff_n40C_3v60,73.73575736474791
timing__hold__tns__corner:max_ff_n40C_3v60,0.0
timing__setup__tns__corner:max_ff_n40C_3v60,0.0
timing__hold__wns__corner:max_ff_n40C_3v60,0
timing__setup__wns__corner:max_ff_n40C_3v60,0.0
timing__hold_vio__count__corner:max_ff_n40C_3v60,0
timing__hold_r2r__ws__corner:max_ff_n40C_3v60,0.471045
timing__hold_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_vio__count__corner:max_ff_n40C_3v60,0
timing__setup_r2r__ws__corner:max_ff_n40C_3v60,120.252983
timing__setup_r2r_vio__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count__corner:max_ff_n40C_3v60,94
timing__unannotated_net_filtered__count__corner:max_ff_n40C_3v60,0
timing__unannotated_net__count,94
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_3v30,3.29997
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_3v30,3.29998
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_3v30,0.0000345514
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_3v30,0.0000377843
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_3v30,0.0000180852
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_3v30,0.0000377843
design_powergrid__voltage__worst,0.0000377843
design_powergrid__voltage__worst__net:VPWR,3.29997
design_powergrid__drop__worst,0.0000377843
design_powergrid__drop__worst__net:VPWR,0.0000345514
design_powergrid__voltage__worst__net:VGND,0.0000377843
design_powergrid__drop__worst__net:VGND,0.0000377843
ir__voltage__worst,3.29999999999999982236431605997495353221893310546875
ir__drop__avg,0.00001800000000000000045601543374740316494353464804589748382568359375
ir__drop__worst,0.00003460000000000000076362527412499048296012915670871734619140625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
