# system info CPU_Nios on 2024.08.12.12:54:30
system_info:
name,value
DEVICE,5CSEMA5F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1723488858
#
#
# Files generated for CPU_Nios on 2024.08.12.12:54:30
files:
filepath,kind,attributes,module,is_top
simulation/CPU_Nios.v,VERILOG,,CPU_Nios,true
simulation/submodules/CPU_Nios_cpu_Nios.v,VERILOG,,CPU_Nios_cpu_Nios,false
simulation/submodules/CPU_Nios_memory_RAM.hex,HEX,,CPU_Nios_memory_RAM,false
simulation/submodules/CPU_Nios_memory_RAM.v,VERILOG,,CPU_Nios_memory_RAM,false
simulation/submodules/CPU_Nios_pio.v,VERILOG,,CPU_Nios_pio,false
simulation/submodules/CPU_Nios_timer_interruption.v,VERILOG,,CPU_Nios_timer_interruption,false
simulation/submodules/CPU_Nios_mm_interconnect_0.v,VERILOG,,CPU_Nios_mm_interconnect_0,false
simulation/submodules/CPU_Nios_irq_mapper.sv,SYSTEM_VERILOG,,CPU_Nios_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/CPU_Nios_cpu_Nios_cpu.sdc,SDC,,CPU_Nios_cpu_Nios_cpu,false
simulation/submodules/CPU_Nios_cpu_Nios_cpu.v,VERILOG,,CPU_Nios_cpu_Nios_cpu,false
simulation/submodules/CPU_Nios_cpu_Nios_cpu_debug_slave_sysclk.v,VERILOG,,CPU_Nios_cpu_Nios_cpu,false
simulation/submodules/CPU_Nios_cpu_Nios_cpu_debug_slave_tck.v,VERILOG,,CPU_Nios_cpu_Nios_cpu,false
simulation/submodules/CPU_Nios_cpu_Nios_cpu_debug_slave_wrapper.v,VERILOG,,CPU_Nios_cpu_Nios_cpu,false
simulation/submodules/CPU_Nios_cpu_Nios_cpu_nios2_waves.do,OTHER,,CPU_Nios_cpu_Nios_cpu,false
simulation/submodules/CPU_Nios_cpu_Nios_cpu_ociram_default_contents.dat,DAT,,CPU_Nios_cpu_Nios_cpu,false
simulation/submodules/CPU_Nios_cpu_Nios_cpu_ociram_default_contents.hex,HEX,,CPU_Nios_cpu_Nios_cpu,false
simulation/submodules/CPU_Nios_cpu_Nios_cpu_ociram_default_contents.mif,MIF,,CPU_Nios_cpu_Nios_cpu,false
simulation/submodules/CPU_Nios_cpu_Nios_cpu_rf_ram_a.dat,DAT,,CPU_Nios_cpu_Nios_cpu,false
simulation/submodules/CPU_Nios_cpu_Nios_cpu_rf_ram_a.hex,HEX,,CPU_Nios_cpu_Nios_cpu,false
simulation/submodules/CPU_Nios_cpu_Nios_cpu_rf_ram_a.mif,MIF,,CPU_Nios_cpu_Nios_cpu,false
simulation/submodules/CPU_Nios_cpu_Nios_cpu_rf_ram_b.dat,DAT,,CPU_Nios_cpu_Nios_cpu,false
simulation/submodules/CPU_Nios_cpu_Nios_cpu_rf_ram_b.hex,HEX,,CPU_Nios_cpu_Nios_cpu,false
simulation/submodules/CPU_Nios_cpu_Nios_cpu_rf_ram_b.mif,MIF,,CPU_Nios_cpu_Nios_cpu,false
simulation/submodules/CPU_Nios_cpu_Nios_cpu_test_bench.v,VERILOG,,CPU_Nios_cpu_Nios_cpu,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/CPU_Nios_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,CPU_Nios_mm_interconnect_0_router,false
simulation/submodules/CPU_Nios_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,CPU_Nios_mm_interconnect_0_router_001,false
simulation/submodules/CPU_Nios_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,CPU_Nios_mm_interconnect_0_router_002,false
simulation/submodules/CPU_Nios_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,CPU_Nios_mm_interconnect_0_router_003,false
simulation/submodules/CPU_Nios_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,CPU_Nios_mm_interconnect_0_cmd_demux,false
simulation/submodules/CPU_Nios_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,CPU_Nios_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/CPU_Nios_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,CPU_Nios_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,CPU_Nios_mm_interconnect_0_cmd_mux,false
simulation/submodules/CPU_Nios_mm_interconnect_0_cmd_mux_001.sv,SYSTEM_VERILOG,,CPU_Nios_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,CPU_Nios_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/CPU_Nios_mm_interconnect_0_rsp_demux_001.sv,SYSTEM_VERILOG,,CPU_Nios_mm_interconnect_0_rsp_demux_001,false
simulation/submodules/CPU_Nios_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,CPU_Nios_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,CPU_Nios_mm_interconnect_0_rsp_mux,false
simulation/submodules/CPU_Nios_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,CPU_Nios_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,CPU_Nios_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/CPU_Nios_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,CPU_Nios_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/CPU_Nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,CPU_Nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
CPU_Nios.cpu_Nios,CPU_Nios_cpu_Nios
CPU_Nios.cpu_Nios.cpu,CPU_Nios_cpu_Nios_cpu
CPU_Nios.memory_RAM,CPU_Nios_memory_RAM
CPU_Nios.pio,CPU_Nios_pio
CPU_Nios.timer_interruption,CPU_Nios_timer_interruption
CPU_Nios.mm_interconnect_0,CPU_Nios_mm_interconnect_0
CPU_Nios.mm_interconnect_0.cpu_Nios_data_master_translator,altera_merlin_master_translator
CPU_Nios.mm_interconnect_0.cpu_Nios_instruction_master_translator,altera_merlin_master_translator
CPU_Nios.mm_interconnect_0.cpu_Nios_debug_mem_slave_translator,altera_merlin_slave_translator
CPU_Nios.mm_interconnect_0.pio_s1_translator,altera_merlin_slave_translator
CPU_Nios.mm_interconnect_0.memory_RAM_s1_translator,altera_merlin_slave_translator
CPU_Nios.mm_interconnect_0.cpu_Nios_data_master_agent,altera_merlin_master_agent
CPU_Nios.mm_interconnect_0.cpu_Nios_instruction_master_agent,altera_merlin_master_agent
CPU_Nios.mm_interconnect_0.cpu_Nios_debug_mem_slave_agent,altera_merlin_slave_agent
CPU_Nios.mm_interconnect_0.pio_s1_agent,altera_merlin_slave_agent
CPU_Nios.mm_interconnect_0.memory_RAM_s1_agent,altera_merlin_slave_agent
CPU_Nios.mm_interconnect_0.cpu_Nios_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
CPU_Nios.mm_interconnect_0.pio_s1_agent_rsp_fifo,altera_avalon_sc_fifo
CPU_Nios.mm_interconnect_0.memory_RAM_s1_agent_rsp_fifo,altera_avalon_sc_fifo
CPU_Nios.mm_interconnect_0.router,CPU_Nios_mm_interconnect_0_router
CPU_Nios.mm_interconnect_0.router_001,CPU_Nios_mm_interconnect_0_router_001
CPU_Nios.mm_interconnect_0.router_002,CPU_Nios_mm_interconnect_0_router_002
CPU_Nios.mm_interconnect_0.router_004,CPU_Nios_mm_interconnect_0_router_002
CPU_Nios.mm_interconnect_0.router_003,CPU_Nios_mm_interconnect_0_router_003
CPU_Nios.mm_interconnect_0.cmd_demux,CPU_Nios_mm_interconnect_0_cmd_demux
CPU_Nios.mm_interconnect_0.cmd_demux_001,CPU_Nios_mm_interconnect_0_cmd_demux_001
CPU_Nios.mm_interconnect_0.rsp_demux,CPU_Nios_mm_interconnect_0_cmd_demux_001
CPU_Nios.mm_interconnect_0.rsp_demux_002,CPU_Nios_mm_interconnect_0_cmd_demux_001
CPU_Nios.mm_interconnect_0.cmd_mux,CPU_Nios_mm_interconnect_0_cmd_mux
CPU_Nios.mm_interconnect_0.cmd_mux_002,CPU_Nios_mm_interconnect_0_cmd_mux
CPU_Nios.mm_interconnect_0.cmd_mux_001,CPU_Nios_mm_interconnect_0_cmd_mux_001
CPU_Nios.mm_interconnect_0.rsp_demux_001,CPU_Nios_mm_interconnect_0_rsp_demux_001
CPU_Nios.mm_interconnect_0.rsp_mux,CPU_Nios_mm_interconnect_0_rsp_mux
CPU_Nios.mm_interconnect_0.rsp_mux_001,CPU_Nios_mm_interconnect_0_rsp_mux_001
CPU_Nios.mm_interconnect_0.avalon_st_adapter,CPU_Nios_mm_interconnect_0_avalon_st_adapter
CPU_Nios.mm_interconnect_0.avalon_st_adapter.error_adapter_0,CPU_Nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0
CPU_Nios.mm_interconnect_0.avalon_st_adapter_001,CPU_Nios_mm_interconnect_0_avalon_st_adapter
CPU_Nios.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,CPU_Nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0
CPU_Nios.mm_interconnect_0.avalon_st_adapter_002,CPU_Nios_mm_interconnect_0_avalon_st_adapter
CPU_Nios.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,CPU_Nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0
CPU_Nios.irq_mapper,CPU_Nios_irq_mapper
CPU_Nios.rst_controller,altera_reset_controller
