Abali, B. and Franke, H. 2000. Operating system support for fast hardware compression of main memory contents. In Memory Wall Workshop, the 27th Annual International Symposium on Computer Architecture.
Kenneth Barr , Krste Asanović, Energy aware lossless data compression, Proceedings of the 1st international conference on Mobile systems, applications and services, p.231-244, May 05-08, 2003, San Francisco, California[doi>10.1145/1066116.1066123]
Burger, D. and Austin, T. 1997. The simplescalar tool set, version 2.0. Technical Rep. TR-97-1342, Computer Science Department, University of Wisconsin-Madison.
Fredrik Dahlgren , Michel Dubois , Per Stenstrom, Fixed and Adaptive Sequential Prefetching in Shared Memory Multiprocessors, Proceedings of the 1993 International Conference on Parallel Processing, p.56-63, August 16-20, 1993[doi>10.1109/ICPP.1993.92]
Magnus Ekman , Per Stenstrom, A Robust Main-Memory Compression Scheme, Proceedings of the 32nd annual international symposium on Computer Architecture, p.74-85, June 04-08, 2005[doi>10.1109/ISCA.2005.6]
Farkas, K., Jouppi, N. P., and Chow, P. 1994. How useful are non-blocking loads, stream buffers, and speculative execution in muliple issue processors. Technical Rep. 94/8, Digital Western Research Laboratory (Dec.)
Goossens, K., Gangwal, O. P., Röver, J., and Niranjan, A. P. 2004. Interconnect and memory organization in SoCs for advanced set-top boxes and TV — Evolution, analysis and trends. http://www.homepages.inf.ed.ac.uk/kgoossen/2004-interconnectcentric-chap15.pdf.
M. R. Guthaus , J. S. Ringenberg , D. Ernst , T. M. Austin , T. Mudge , R. B. Brown, MiBench: A free, commercially representative embedded benchmark suite, Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop, p.3-14, December 02-02, 2001[doi>10.1109/WWC.2001.15]
John L. Hennessy , David A. Patterson, Computer Architecture, Fourth Edition: A Quantitative Approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 2006
Teresa L. Johnson , Wen-mei W. Hwu, Run-time adaptive cache hierarchy management via reference analysis, Proceedings of the 24th annual international symposium on Computer architecture, p.315-326, June 01-04, 1997, Denver, Colorado, USA[doi>10.1145/264107.264213]
Norman P. Jouppi, Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers, Proceedings of the 17th annual international symposium on Computer Architecture, p.364-373, May 28-31, 1990, Seattle, Washington, USA[doi>10.1145/325164.325162]
Norman P. Jouppi, Cache write policies and performance, Proceedings of the 20th annual international symposium on computer architecture, p.191-201, May 16-19, 1993, San Diego, California, USA[doi>10.1145/165123.165154]
Gerry Kane, MIPS RISC architecture, Prentice-Hall, Inc., Upper Saddle River, NJ, 1988
H. S. Kim , N. Vijaykrishnan , M. Kandemir , E. Brockmeyer , F. Catthoor , M. J. Irwin, Estimating influence of data layout optimizations on SDRAM energy consumption, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea[doi>10.1145/871506.871520]
Sanjeev Kumar , Christopher Wilkerson, Exploiting spatial locality in data caches using spatial footprints, Proceedings of the 25th annual international symposium on Computer architecture, p.357-368, June 27-July 02, 1998, Barcelona, Spain[doi>10.1145/279358.279404]
Alvin R. Lebeck , Xiaobo Fan , Heng Zeng , Carla Ellis, Power aware page allocation, Proceedings of the ninth international conference on Architectural support for programming languages and operating systems, p.105-116, November 2000, Cambridge, Massachusetts, USA[doi>10.1145/378993.379007]
Micron. The Micron System-Power Calculator http://www.micron.com/products/dram/syscalc.html.
MicronDataSheet. The Micron: Synchronous DRAM 64Mb x32 Part number: MT48LC2M32B2 http://download.micron.com/pdf/datasheets/dram/sdram/64MSDRAMx32.pdf.
Montanaro, J., Witek, R. T., Anne, K., Black, A. J., Cooper, E. M., Dobberpuhl, D. W., Donahue, P. M., Eno, J., Hoeppner, G. W., Kruckemyer, D., Lee, T. H., Lin, P. C. M., Madden, L., Murray, D., Pearce, M. H., Santhanam, S., Snyder, K. J., Stephany, R., and Thierauf, S. C. 1996. A 160--MHz, 32--b, 0.5--W CMOS RISC microprocessor. IEEE J. Solid-State Circuits 31, 11, 1703--1714.
Shivakumar, P. and Jouppi, N. 1990. Cacti 3.0: An integrated cache timing, power, and area model. Tech. rep., Digital Equipment Corporation, COMPAQ Western Research Lab.
Scott Rixner , William J. Dally , Ujval J. Kapasi , Peter Mattson , John D. Owens, Memory access scheduling, Proceedings of the 27th annual international symposium on Computer architecture, p.128-138, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339668]
Alan Jay Smith, Characterizing the Storage Process and Its Effect on the Update of Main Memory by Write Through, Journal of the ACM (JACM), v.26 n.1, p.6-27, Jan. 1979[doi>10.1145/322108.322110]
Alan Jay Smith, Cache Memories, ACM Computing Surveys (CSUR), v.14 n.3, p.473-530, Sept. 1982[doi>10.1145/356887.356892]
Alan Jay Smith, Second bibliography on Cache memories, ACM SIGARCH Computer Architecture News, v.19 n.4, p.154-182, June 1991[doi>10.1145/122576.122592]
Yan Solihin , Jaejin Lee , Josep Torrellas, Using a user-level memory thread for correlation prefetching, Proceedings of the 29th annual international symposium on Computer architecture, May 25-29, 2002, Anchorage, Alaska
Trajkovic, J. and Veidenbaum, A. 2004. Intelligent memory controller for reducing power consumption in embedded systems. Technical Rep. ICS-TR-04-02, School of Information and Computer Science, University of California at Irvine.
Alexander V. Veidenbaum , Weiyu Tang , Rajesh Gupta , Alexandru Nicolau , Xiaomei Ji, Adapting cache line size to application behavior, Proceedings of the 13th international conference on Supercomputing, p.145-154, June 20-25, 1999, Rhodes, Greece[doi>10.1145/305138.305188]
Wattch. Wattch Version 1.02 http://www.eecs.harvard.edu/~dbrooks/sim-wattch-1.02.tar.gz.
Wilkes, M. V. 1965. Slave memories and dynamic storage allocation. IEEE Trans. Electronic Comput. EC-14, 4, 270--271.
Chuanjun Zhang , Frank Vahid , Walid Najjar, A highly configurable cache for low energy embedded systems, ACM Transactions on Embedded Computing Systems (TECS), v.4 n.2, p.363-387, May 2005[doi>10.1145/1067915.1067921]
