/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2021 MediaTek Inc.
 * Author: Owen Chen <owen.chen@mediatek.com>
 */

#ifndef _DT_BINDINGS_CLK_MT6833_H
#define _DT_BINDINGS_CLK_MT6833_H

/* TOPCKGEN */
#define CLK_TOP_AXI_SEL					0
#define CLK_TOP_SPM_SEL					1
#define CLK_TOP_SCP_SEL					2
#define CLK_TOP_BUS_AXIMEM_SEL				3
#define CLK_TOP_DISP_SEL				4
#define CLK_TOP_MDP_SEL					5
#define CLK_TOP_IMG1_SEL				6
#define CLK_TOP_IMG2_SEL				7
#define CLK_TOP_IPE_SEL					8
#define CLK_TOP_DPE_SEL					9
#define CLK_TOP_CAM_SEL					10
#define CLK_TOP_CCU_SEL					11
#define CLK_TOP_MFG_REF_SEL				12
#define CLK_TOP_MFG_PLL_SEL				13
#define CLK_TOP_CAMTG_SEL				14
#define CLK_TOP_CAMTG2_SEL				15
#define CLK_TOP_CAMTG3_SEL				16
#define CLK_TOP_CAMTG4_SEL				17
#define CLK_TOP_CAMTG5_SEL				18
#define CLK_TOP_UART_SEL				19
#define CLK_TOP_SPI_SEL					20
#define CLK_TOP_MSDC50_0_HCLK_SEL			21
#define CLK_TOP_MSDC50_0_SEL				22
#define CLK_TOP_MSDC30_1_SEL				23
#define CLK_TOP_AUDIO_SEL				24
#define CLK_TOP_AUD_INTBUS_SEL				25
#define CLK_TOP_PWRAP_ULPOSC_SEL			26
#define CLK_TOP_ATB_SEL					27
#define CLK_TOP_SSPM_SEL				28
#define CLK_TOP_SCAM_SEL				29
#define CLK_TOP_DISP_PWM_SEL				30
#define CLK_TOP_USB_TOP_SEL				31
#define CLK_TOP_USB_XHCI_SEL				32
#define CLK_TOP_I2C_SEL					33
#define CLK_TOP_SENINF_SEL				34
#define CLK_TOP_SENINF1_SEL				35
#define CLK_TOP_SENINF2_SEL				36
#define CLK_TOP_DXCC_SEL				37
#define CLK_TOP_AUD_ENGEN1_SEL				38
#define CLK_TOP_AUD_ENGEN2_SEL				39
#define CLK_TOP_AES_UFSFDE_SEL				40
#define CLK_TOP_U_SEL					41
#define CLK_TOP_AUD_1_SEL				42
#define CLK_TOP_AUD_2_SEL				43
#define CLK_TOP_ADSP_SEL				44
#define CLK_TOP_DPMAIF_MAIN_SEL				45
#define CLK_TOP_VENC_SEL				46
#define CLK_TOP_VDEC_SEL				47
#define CLK_TOP_CAMTM_SEL				48
#define CLK_TOP_PWM_SEL					49
#define CLK_TOP_AUDIO_H_SEL				50
#define CLK_TOP_SPMI_MST_SEL				51
#define CLK_TOP_DVFSRC_SEL				52
#define CLK_TOP_AES_MSDCFDE_SEL				53
#define CLK_TOP_MCUPM_SEL				54
#define CLK_TOP_SFLASH_SEL				55
#define CLK_TOP_DSI_OCC_SEL				56
#define CLK_TOP_APLL_I2S0_MCK_SEL			57
#define CLK_TOP_APLL_I2S1_MCK_SEL			58
#define CLK_TOP_APLL_I2S2_MCK_SEL			59
#define CLK_TOP_APLL_I2S3_MCK_SEL			60
#define CLK_TOP_APLL_I2S4_MCK_SEL			61
#define CLK_TOP_APLL_I2S5_MCK_SEL			62
#define CLK_TOP_APLL_I2S6_MCK_SEL			63
#define CLK_TOP_APLL_I2S7_MCK_SEL			64
#define CLK_TOP_APLL_I2S8_MCK_SEL			65
#define CLK_TOP_APLL_I2S9_MCK_SEL			66
#define CLK_TOP_APLL12_CK_DIV0				67
#define CLK_TOP_APLL12_CK_DIV1				68
#define CLK_TOP_APLL12_CK_DIV2				69
#define CLK_TOP_APLL12_CK_DIV3				70
#define CLK_TOP_APLL12_CK_DIV4				71
#define CLK_TOP_APLL12_CK_DIVB				72
#define CLK_TOP_APLL12_CK_DIV5				73
#define CLK_TOP_APLL12_CK_DIV6				74
#define CLK_TOP_APLL12_CK_DIV7				75
#define CLK_TOP_APLL12_CK_DIV8				76
#define CLK_TOP_APLL12_CK_DIV9				77
#define CLK_TOP_MFGPLL					78
#define CLK_TOP_MAINPLL					79
#define CLK_TOP_MAINPLL_D3				80
#define CLK_TOP_MAINPLL_D4				81
#define CLK_TOP_MAINPLL_D4_D2				82
#define CLK_TOP_MAINPLL_D4_D4				83
#define CLK_TOP_MAINPLL_D4_D8				84
#define CLK_TOP_MAINPLL_D4_D16				85
#define CLK_TOP_MAINPLL_D5				86
#define CLK_TOP_MAINPLL_D5_D2				87
#define CLK_TOP_MAINPLL_D5_D4				88
#define CLK_TOP_MAINPLL_D5_D8				89
#define CLK_TOP_MAINPLL_D6				90
#define CLK_TOP_MAINPLL_D6_D2				91
#define CLK_TOP_MAINPLL_D6_D4				92
#define CLK_TOP_MAINPLL_D6_D8				93
#define CLK_TOP_MAINPLL_D7				94
#define CLK_TOP_MAINPLL_D7_D2				95
#define CLK_TOP_MAINPLL_D7_D4				96
#define CLK_TOP_MAINPLL_D7_D8				97
#define CLK_TOP_MAINPLL_D9				98
#define CLK_TOP_UNIVPLL					99
#define CLK_TOP_UNIVPLL_D2				100
#define CLK_TOP_UNIVPLL_D3				101
#define CLK_TOP_UNIVPLL_D4				102
#define CLK_TOP_UNIVPLL_D4_D2				103
#define CLK_TOP_UNIVPLL_D4_D4				104
#define CLK_TOP_UNIVPLL_D4_D8				105
#define CLK_TOP_UNIVPLL_D5				106
#define CLK_TOP_UNIVPLL_D5_D2				107
#define CLK_TOP_UNIVPLL_D5_D4				108
#define CLK_TOP_UNIVPLL_D5_D8				109
#define CLK_TOP_UNIVPLL_D5_D16				110
#define CLK_TOP_UNIVPLL_D6				111
#define CLK_TOP_UNIVPLL_D6_D2				112
#define CLK_TOP_UNIVPLL_D6_D4				113
#define CLK_TOP_UNIVPLL_D6_D8				114
#define CLK_TOP_UNIVPLL_D6_D16				115
#define CLK_TOP_UNIVPLL_D7				116
#define CLK_TOP_UNIVPLL_D7_D2				117
#define CLK_TOP_UNIVPLL_192M_D2				118
#define CLK_TOP_UNIVPLL_192M_D4				119
#define CLK_TOP_UNIVPLL_192M_D8				120
#define CLK_TOP_UNIVPLL_192M_D16			121
#define CLK_TOP_UNIVPLL_192M_D32			122
#define CLK_TOP_USB20_192M				123
#define CLK_TOP_USB20_PLL_D2				124
#define CLK_TOP_USB20_PLL_D4				125
#define CLK_TOP_MPLL_208M				126
#define CLK_TOP_MPLL_D2					127
#define CLK_TOP_MPLL_D4					128
#define CLK_TOP_APLL1					129
#define CLK_TOP_APLL1_D2				130
#define CLK_TOP_APLL1_D4				131
#define CLK_TOP_APLL1_D8				132
#define CLK_TOP_APLL2					133
#define CLK_TOP_APLL2_D2				134
#define CLK_TOP_APLL2_D4				135
#define CLK_TOP_APLL2_D8				136
#define CLK_TOP_MMPLL_D3				137
#define CLK_TOP_MMPLL_D4				138
#define CLK_TOP_MMPLL_D4_D2				139
#define CLK_TOP_MMPLL_D4_D4				140
#define CLK_TOP_MMPLL_D5				141
#define CLK_TOP_MMPLL_D5_D2				142
#define CLK_TOP_MMPLL_D5_D4				143
#define CLK_TOP_MMPLL_D6				144
#define CLK_TOP_MMPLL_D6_D2				145
#define CLK_TOP_MMPLL_D7				146
#define CLK_TOP_MMPLL_D9				147
#define CLK_TOP_NPUPLL					148
#define CLK_TOP_TVDPLL					149
#define CLK_TOP_TVDPLL_D2				150
#define CLK_TOP_TVDPLL_D4				151
#define CLK_TOP_TVDPLL_D8				152
#define CLK_TOP_TVDPLL_D16				153
#define CLK_TOP_MSDCPLL					154
#define CLK_TOP_MSDCPLL_D2				155
#define CLK_TOP_MSDCPLL_D4				156
#define CLK_TOP_MSDCPLL_D8				157
#define CLK_TOP_MSDCPLL_D16				158
#define CLK_TOP_CLKRTC					159
#define CLK_TOP_TCK_26M_MX8				160
#define CLK_TOP_TCK_26M_MX9				161
#define CLK_TOP_TCK_26M_MX10				162
#define CLK_TOP_TCK_26M_MX11				163
#define CLK_TOP_TCK_26M_MX12				164
#define CLK_TOP_CSW_FAXI				165
#define CLK_TOP_F26M_CK_D52				166
#define CLK_TOP_F26M_CK_D2				167
#define CLK_TOP_OSC					168
#define CLK_TOP_OSC_D2					169
#define CLK_TOP_OSC_D4					170
#define CLK_TOP_OSC_D8					171
#define CLK_TOP_OSC_D16					172
#define CLK_TOP_OSC_D10					173
#define CLK_TOP_OSC_D20					174
#define CLK_TOP_ULPOSC					175
#define CLK_TOP_F26M					176
#define CLK_TOP_RTC					177
#define CLK_TOP_AXI					178
#define CLK_TOP_SPM					179
#define CLK_TOP_SCP					180
#define CLK_TOP_BUS					181
#define CLK_TOP_DISP					182
#define CLK_TOP_MDP					183
#define CLK_TOP_IMG1					184
#define CLK_TOP_IMG2					185
#define CLK_TOP_IPE					186
#define CLK_TOP_DPE					187
#define CLK_TOP_CAM					188
#define CLK_TOP_CCU					189
#define CLK_TOP_MFG_REF					190
#define CLK_TOP_MFG_REF_SEL_CK				191
#define CLK_TOP_CAMTG					192
#define CLK_TOP_CAMTG2					193
#define CLK_TOP_CAMTG3					194
#define CLK_TOP_CAMTG4					195
#define CLK_TOP_CAMTG5					196
#define CLK_TOP_UART					197
#define CLK_TOP_SPI					198
#define CLK_TOP_MSDC50_0_HCLK				199
#define CLK_TOP_MSDC50_0				200
#define CLK_TOP_MSDC30_1				201
#define CLK_TOP_AUDIO					202
#define CLK_TOP_AUD_INTBUS				203
#define CLK_TOP_PWRAP_ULPOSC				204
#define CLK_TOP_ATB					205
#define CLK_TOP_SSPM					206
#define CLK_TOP_SCAM					207
#define CLK_TOP_DISP_PWM				208
#define CLK_TOP_USB_TOP					209
#define CLK_TOP_USB_XHCI				210
#define CLK_TOP_I2C					211
#define CLK_TOP_SENINF					212
#define CLK_TOP_SENINF1					213
#define CLK_TOP_SENINF2					214
#define CLK_TOP_DXCC					215
#define CLK_TOP_AUD_ENGEN1				216
#define CLK_TOP_AUD_ENGEN2				217
#define CLK_TOP_AES_UFSFDE				218
#define CLK_TOP_UFS					219
#define CLK_TOP_AUD_1					220
#define CLK_TOP_AUD_2					221
#define CLK_TOP_ADSP					222
#define CLK_TOP_DPMAIF_MAIN				223
#define CLK_TOP_VENC					224
#define CLK_TOP_VDEC					225
#define CLK_TOP_CAMTM					226
#define CLK_TOP_PWM					227
#define CLK_TOP_AUDIO_H					228
#define CLK_TOP_SPMI_MST				229
#define CLK_TOP_DVFSRC					230
#define CLK_TOP_AES_MSDCFDE				231
#define CLK_TOP_MCUPM					232
#define CLK_TOP_SFLASH					233
#define CLK_TOP_DSI_OCC					234
#define CLK_TOP_SPMI_MST_32K				235
#define CLK_TOP_SYS_26M					236
#define CLK_TOP_U_SAP_CFG				237
#define CLK_TOP_U_TICK1US				238
#define CLK_TOP_I2C_PSEUDO				239
#define CLK_TOP_APDMA_PSEUDO				240
#define CLK_TOP_NR_CLK					241

/* INFRACFG_AO */
#define CLK_IFRAO_PMIC_TMR				0
#define CLK_IFRAO_PMIC_AP				1
#define CLK_IFRAO_GCE					2
#define CLK_IFRAO_GCE2					3
#define CLK_IFRAO_THERM					4
#define CLK_IFRAO_I2C_PSEUDO				5
#define CLK_IFRAO_I2C1_PSEUDO				6
#define CLK_IFRAO_PWM_HCLK				7
#define CLK_IFRAO_PWM1					8
#define CLK_IFRAO_PWM2					9
#define CLK_IFRAO_PWM3					10
#define CLK_IFRAO_PWM4					11
#define CLK_IFRAO_PWM					12
#define CLK_IFRAO_UART0					13
#define CLK_IFRAO_UART1					14
#define CLK_IFRAO_UART2					15
#define CLK_IFRAO_UART3					16
#define CLK_IFRAO_GCE_26M				17
#define CLK_IFRAO_BTIF					18
#define CLK_IFRAO_SPI0					19
#define CLK_IFRAO_MSDC0					20
#define CLK_IFRAO_MSDC1					21
#define CLK_IFRAO_MSDC0_SRC				22
#define CLK_IFRAO_AUXADC				23
#define CLK_IFRAO_CPUM					24
#define CLK_IFRAO_CCIF1_AP				25
#define CLK_IFRAO_CCIF1_MD				26
#define CLK_IFRAO_AUXADC_MD				27
#define CLK_IFRAO_MSDC1_SRC				28
#define CLK_IFRAO_MSDC0_AES				29
#define CLK_IFRAO_CCIF_AP				30
#define CLK_IFRAO_DEBUGSYS				31
#define CLK_IFRAO_CCIF_MD				32
#define CLK_IFRAO_SSUSB					33
#define CLK_IFRAO_DISP_PWM				34
#define CLK_IFRAO_CLDMA_BCLK				35
#define CLK_IFRAO_AUDIO_26M_BCLK			36
#define CLK_IFRAO_SPI1					37
#define CLK_IFRAO_SPI2					38
#define CLK_IFRAO_SPI3					39
#define CLK_IFRAO_UNIPRO_SYSCLK				40
#define CLK_IFRAO_U_SAP_BCLK				41
#define CLK_IFRAO_SPI4					42
#define CLK_IFRAO_SPI5					43
#define CLK_IFRAO_CQ_DMA				44
#define CLK_IFRAO_UFS					45
#define CLK_IFRAO_U_AES					46
#define CLK_IFRAO_USB_XHCI				47
#define CLK_IFRAO_AP_MSDC0				48
#define CLK_IFRAO_MD_MSDC0				49
#define CLK_IFRAO_CCIF5_MD				50
#define CLK_IFRAO_CCIF2_AP				51
#define CLK_IFRAO_CCIF2_MD				52
#define CLK_IFRAO_FBIST2FPC				53
#define CLK_IFRAO_DPMAIF_MAIN				54
#define CLK_IFRAO_CCIF4_MD				55
#define CLK_IFRAO_SPI6_CK				56
#define CLK_IFRAO_SPI7_CK				57
#define P						58
#define CLK_IFRAO_INFRA_FREE_DCM_133M			59
#define CLK_IFRAO_INFRA_FREE_DCM_66M			60
#define CLK_IFRAO_PERU_BUS_DCM_133M			61
#define CLK_IFRAO_PERU_BUS_DCM_66M			62
#define CLK_IFRAO_RG_FLASHIFP_26M_CK			63
#define CLK_IFRAO_RG_FLASHIF_SFLASH_CK			64
#define CLK_IFRAO_AP_DMA				65
#define CLK_IFRAO_NR_CLK				66

/* APMIXEDSYS */
#define CLK_APMIXED_ARMPLL_LL				0
#define CLK_APMIXED_ARMPLL_BL0				1
#define CLK_APMIXED_CCIPLL				2
#define CLK_APMIXED_MPLL				3
#define CLK_APMIXED_MAINPLL				4
#define CLK_APMIXED_UNIVPLL				5
#define CLK_APMIXED_MSDCPLL				6
#define CLK_APMIXED_MMPLL				7
#define CLK_APMIXED_ADSPPLL				8
#define CLK_APMIXED_MFGPLL				9
#define CLK_APMIXED_TVDPLL				10
#define CLK_APMIXED_APLL1				11
#define CLK_APMIXED_APLL2				12
#define CLK_APMIXED_NPUPLL				13
#define CLK_APMIXED_USBPLL				14
#define CLK_APMIXED_PLL_MIPIC0_26M_EN			15
#define CLK_APMIXED_PLL_MIPIC1_26M_EN			16
#define CLK_APMIXED_PLL_MIPID26M_0_EN			17
#define CLK_APMIXED_PLL_MIPID26M_1_EN			18
#define CLK_APMIXED_NR_CLK				19

/* IMP_IIC_WRAP_C */
#define CLK_IMPC_I2C10_AP_CLOCK				0
#define CLK_IMPC_I2C11_AP_CLOCK				1
#define CLK_IMPC_NR_CLK					2

/* AFE */
#define CLK_AFE_AFE					0
#define CLK_AFE_22M					1
#define CLK_AFE_24M					2
#define CLK_AFE_APLL2_TUNER				3
#define CLK_AFE_APLL_TUNER				4
#define CLK_AFE_TDM					5
#define CLK_AFE_ADC					6
#define CLK_AFE_DAC					7
#define CLK_AFE_DAC_PREDIS				8
#define CLK_AFE_TML					9
#define CLK_AFE_NLE					10
#define CLK_AFE_I2S1_BCLK				11
#define CLK_AFE_I2S2_BCLK				12
#define CLK_AFE_I2S3_BCLK				13
#define CLK_AFE_I2S4_BCLK				14
#define CLK_AFE_CONNSYS_I2S_ASRC			15
#define CLK_AFE_GENERAL1_ASRC				16
#define CLK_AFE_GENERAL2_ASRC				17
#define CLK_AFE_DAC_HIRES				18
#define CLK_AFE_ADC_HIRES				19
#define CLK_AFE_ADC_HIRES_TML				20
#define CLK_AFE_ADDA6_ADC				21
#define CLK_AFE_ADDA6_ADC_HIRES				22
#define CLK_AFE_3RD_DAC					23
#define CLK_AFE_3RD_DAC_PREDIS				24
#define CLK_AFE_3RD_DAC_TML				25
#define CLK_AFE_3RD_DAC_HIRES				26
#define CLK_AFE_I2S5_BCLK				27
#define CLK_AFE_NR_CLK					28

/* IMP_IIC_WRAP_E */
#define CLK_IMPE_I2C3_AP_CLOCK				0
#define CLK_IMPE_NR_CLK					1

/* IMP_IIC_WRAP_S */
#define CLK_IMPS_I3C9_AP_CLOCK				0
#define CLK_IMPS_I3C8_AP_CLOCK				1
#define CLK_IMPS_NR_CLK					2

/* IMP_IIC_WRAP_WS */
#define CLK_IMPWS_I2C1_AP_CLOCK				0
#define CLK_IMPWS_I3C2_AP_CLOCK				1
#define CLK_IMPWS_I3C4_AP_CLOCK				2
#define CLK_IMPWS_NR_CLK				3

/* IMP_IIC_WRAP_W */
#define CLK_IMPW_I2C0_AP_CLOCK				0
#define CLK_IMPW_I2C5_AP_CLOCK				1
#define CLK_IMPW_I3C7_AP_CLOCK				2
#define CLK_IMPW_NR_CLK					3

/* IMP_IIC_WRAP_N */
#define CLK_IMPN_I2C6_AP_CLOCK				0
#define CLK_IMPN_NR_CLK					1

/* MFG_TOP_CONFIG */
#define CLK_MFGCFG_BG3D					0
#define CLK_MFGCFG_NR_CLK				1

/* DISPSYS_CONFIG */
#define CLK_MM_DISP_MUTEX0				0
#define CLK_MM_APB_BUS					1
#define CLK_MM_DISP_OVL0				2
#define CLK_MM_DISP_RDMA0				3
#define CLK_MM_DISP_OVL0_2L				4
#define CLK_MM_DISP_WDMA0				5
#define CLK_MM_DISP_RSZ0				6
#define CLK_MM_DISP_AAL0				7
#define CLK_MM_DISP_CCORR0				8
#define CLK_MM_DISP_COLOR0				9
#define CLK_MM_SMI_INFRA				10
#define CLK_MM_DISP_GAMMA0				11
#define CLK_MM_DISP_POSTMASK0				12
#define CLK_MM_DISP_DITHER0				13
#define CLK_MM_SMI_COMMON				14
#define CLK_MM_DSI0					15
#define CLK_MM_DISP_FAKE_ENG0				16
#define CLK_MM_DISP_FAKE_ENG1				17
#define CLK_MM_SMI_GALS					18
#define CLK_MM_SMI_IOMMU				19
#define CLK_MM_DSI0_DSI_CK_DOMAIN			20
#define CLK_MM_DISP_26M					21
#define CLK_MM_NR_CLK					22

/* IMGSYS1 */
#define CLK_IMGSYS1_LARB9				0
#define CLK_IMGSYS1_LARB10				1
#define CLK_IMGSYS1_DIP					2
#define CLK_IMGSYS1_GALS				3
#define CLK_IMGSYS1_NR_CLK				4

/* IMGSYS2 */
#define CLK_IMGSYS2_LARB9				0
#define CLK_IMGSYS2_LARB10				1
#define CLK_IMGSYS2_MFB					2
#define CLK_IMGSYS2_WPE					3
#define CLK_IMGSYS2_MSS					4
#define CLK_IMGSYS2_GALS				5
#define CLK_IMGSYS2_NR_CLK				6

/* VDEC_GCON_BASE */
#define CLK_VDE2_LARB1_CKEN				0
#define CLK_VDE2_VDEC_CKEN				1
#define CLK_VDE2_VDEC_ACTIVE				2
#define CLK_VDE2_NR_CLK					3

/* VENC_GCON */
#define CLK_VEN1_CKE0_LARB				0
#define CLK_VEN1_CKE1_VENC				1
#define CLK_VEN1_CKE2_JPGENC				2
#define CLK_VEN1_CKE5_GALS				3
#define CLK_VEN1_NR_CLK					4

/* CAMSYS_MAIN */
#define CLK_CAM_M_LARB13				0
#define CLK_CAM_M_DFP_VAD				1
#define CLK_CAM_M_LARB14				2
#define CLK_CAM_M_CAM					3
#define CLK_CAM_M_CAMTG					4
#define CLK_CAM_M_SENINF				5
#define CLK_CAM_M_CAMSV1				6
#define CLK_CAM_M_CAMSV2				7
#define CLK_CAM_M_CAMSV3				8
#define CLK_CAM_M_CCU0					9
#define CLK_CAM_M_CCU1					10
#define CLK_CAM_M_MRAW0					11
#define CLK_CAM_M_FAKE_ENG				12
#define CLK_CAM_M_CCU_GALS				13
#define CLK_CAM_M_CAM2MM_GALS				14
#define CLK_CAM_M_NR_CLK				15

/* CAMSYS_RAWA */
#define CLK_CAM_RA_LARBX				0
#define CLK_CAM_RA_CAM					1
#define CLK_CAM_RA_CAMTG				2
#define CLK_CAM_RA_NR_CLK				3

/* CAMSYS_RAWB */
#define CLK_CAM_RB_LARBX				0
#define CLK_CAM_RB_CAM					1
#define CLK_CAM_RB_CAMTG				2
#define CLK_CAM_RB_NR_CLK				3

/* IPESYS */
#define CLK_IPE_LARB19					0
#define CLK_IPE_LARB20					1
#define CLK_IPE_SMI_SUBCOM				2
#define CLK_IPE_FD					3
#define CLK_IPE_FE					4
#define CLK_IPE_RSC					5
#define CLK_IPE_DPE					6
#define CLK_IPE_GALS					7
#define CLK_IPE_NR_CLK					8

/* MDPSYS_CONFIG */
#define CLK_MDP_RDMA0					0
#define CLK_MDP_TDSHP0					1
#define CLK_MDP_IMG_DL_ASYNC0				2
#define CLK_MDP_IMG_DL_ASYNC1				3
#define CLK_MDP_SMI0					4
#define CLK_MDP_APB_BUS					5
#define CLK_MDP_WROT0					6
#define CLK_MDP_RSZ0					7
#define CLK_MDP_HDR0					8
#define CLK_MDP_MUTEX0					9
#define CLK_MDP_WROT1					10
#define CLK_MDP_RSZ1					11
#define CLK_MDP_FAKE_ENG0				12
#define CLK_MDP_AAL0					13
#define CLK_MDP_IMG_DL_RELAY0_ASYNC0			14
#define CLK_MDP_IMG_DL_RELAY1_ASYNC1			15
#define CLK_MDP_NR_CLK					16

#endif /* _DT_BINDINGS_CLK_MT6833_H */
