<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="tb_top_behav.wdb" id="1">
         <top_modules>
            <top_module name="\$unit_alu_sv " />
            <top_module name="glbl" />
            <top_module name="tb_top" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="119420000fs"></ZoomStartTime>
      <ZoomEndTime time="119802201fs"></ZoomEndTime>
      <Cursor1Time time="119669000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="220"></NameColumnWidth>
      <ValueColumnWidth column_width="108"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="15" />
   <wvobject fp_name="group33" type="group">
      <obj_property name="label">SOC_TOP</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/tb_top/resetn" type="logic">
         <obj_property name="ElementShortName">resetn</obj_property>
         <obj_property name="ObjectShortName">resetn</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/clk" type="logic">
         <obj_property name="ElementShortName">clk</obj_property>
         <obj_property name="ObjectShortName">clk</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/led" type="array">
         <obj_property name="ElementShortName">led[15:0]</obj_property>
         <obj_property name="ObjectShortName">led[15:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/led_rg0" type="array">
         <obj_property name="ElementShortName">led_rg0[1:0]</obj_property>
         <obj_property name="ObjectShortName">led_rg0[1:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/led_rg1" type="array">
         <obj_property name="ElementShortName">led_rg1[1:0]</obj_property>
         <obj_property name="ObjectShortName">led_rg1[1:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/num_csn" type="array">
         <obj_property name="ElementShortName">num_csn[7:0]</obj_property>
         <obj_property name="ObjectShortName">num_csn[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/num_a_g" type="array">
         <obj_property name="ElementShortName">num_a_g[6:0]</obj_property>
         <obj_property name="ObjectShortName">num_a_g[6:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/switch" type="array">
         <obj_property name="ElementShortName">switch[7:0]</obj_property>
         <obj_property name="ObjectShortName">switch[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/btn_key_col" type="array">
         <obj_property name="ElementShortName">btn_key_col[3:0]</obj_property>
         <obj_property name="ObjectShortName">btn_key_col[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/btn_key_row" type="array">
         <obj_property name="ElementShortName">btn_key_row[3:0]</obj_property>
         <obj_property name="ObjectShortName">btn_key_row[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/btn_step" type="array">
         <obj_property name="ElementShortName">btn_step[1:0]</obj_property>
         <obj_property name="ObjectShortName">btn_step[1:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_clk" type="logic">
         <obj_property name="ElementShortName">soc_clk</obj_property>
         <obj_property name="ObjectShortName">soc_clk</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/debug_wb_pc" type="array">
         <obj_property name="ElementShortName">debug_wb_pc[31:0]</obj_property>
         <obj_property name="ObjectShortName">debug_wb_pc[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/debug_wb_rf_wen" type="array">
         <obj_property name="ElementShortName">debug_wb_rf_wen[3:0]</obj_property>
         <obj_property name="ObjectShortName">debug_wb_rf_wen[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/debug_wb_rf_wnum" type="array">
         <obj_property name="ElementShortName">debug_wb_rf_wnum[4:0]</obj_property>
         <obj_property name="ObjectShortName">debug_wb_rf_wnum[4:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/debug_wb_rf_wdata" type="array">
         <obj_property name="ElementShortName">debug_wb_rf_wdata[31:0]</obj_property>
         <obj_property name="ObjectShortName">debug_wb_rf_wdata[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/trace_ref" type="array">
         <obj_property name="ElementShortName">trace_ref[31:0]</obj_property>
         <obj_property name="ObjectShortName">trace_ref[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/trace_cmp_flag" type="logic">
         <obj_property name="ElementShortName">trace_cmp_flag</obj_property>
         <obj_property name="ObjectShortName">trace_cmp_flag</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/debug_end" type="logic">
         <obj_property name="ElementShortName">debug_end</obj_property>
         <obj_property name="ObjectShortName">debug_end</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/ref_wb_pc" type="array">
         <obj_property name="ElementShortName">ref_wb_pc[31:0]</obj_property>
         <obj_property name="ObjectShortName">ref_wb_pc[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/ref_wb_rf_wnum" type="array">
         <obj_property name="ElementShortName">ref_wb_rf_wnum[4:0]</obj_property>
         <obj_property name="ObjectShortName">ref_wb_rf_wnum[4:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/ref_wb_rf_wdata" type="array">
         <obj_property name="ElementShortName">ref_wb_rf_wdata[31:0]</obj_property>
         <obj_property name="ObjectShortName">ref_wb_rf_wdata[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/debug_wb_rf_wdata_v" type="array">
         <obj_property name="ElementShortName">debug_wb_rf_wdata_v[31:0]</obj_property>
         <obj_property name="ObjectShortName">debug_wb_rf_wdata_v[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/ref_wb_rf_wdata_v" type="array">
         <obj_property name="ElementShortName">ref_wb_rf_wdata_v[31:0]</obj_property>
         <obj_property name="ObjectShortName">ref_wb_rf_wdata_v[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/debug_wb_err" type="logic">
         <obj_property name="ElementShortName">debug_wb_err</obj_property>
         <obj_property name="ObjectShortName">debug_wb_err</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/err_count" type="array">
         <obj_property name="ElementShortName">err_count[7:0]</obj_property>
         <obj_property name="ObjectShortName">err_count[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/confreg_num_reg" type="array">
         <obj_property name="ElementShortName">confreg_num_reg[31:0]</obj_property>
         <obj_property name="ObjectShortName">confreg_num_reg[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/confreg_num_reg_r" type="array">
         <obj_property name="ElementShortName">confreg_num_reg_r[31:0]</obj_property>
         <obj_property name="ObjectShortName">confreg_num_reg_r[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/uart_display" type="logic">
         <obj_property name="ElementShortName">uart_display</obj_property>
         <obj_property name="ObjectShortName">uart_display</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/uart_data" type="array">
         <obj_property name="ElementShortName">uart_data[7:0]</obj_property>
         <obj_property name="ObjectShortName">uart_data[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/global_err" type="logic">
         <obj_property name="ElementShortName">global_err</obj_property>
         <obj_property name="ObjectShortName">global_err</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/test_end" type="logic">
         <obj_property name="ElementShortName">test_end</obj_property>
         <obj_property name="ObjectShortName">test_end</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group35" type="group">
      <obj_property name="label">BPU</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_BPU/clk" type="logic">
         <obj_property name="ElementShortName">clk</obj_property>
         <obj_property name="ObjectShortName">clk</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_BPU/reset" type="logic">
         <obj_property name="ElementShortName">reset</obj_property>
         <obj_property name="ObjectShortName">reset</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_BPU/predict_result_r" type="array">
         <obj_property name="ElementShortName">predict_result_r</obj_property>
         <obj_property name="ObjectShortName">predict_result_r</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_BPU/predict_entry_r" type="array">
         <obj_property name="ElementShortName">predict_entry_r</obj_property>
         <obj_property name="ObjectShortName">predict_entry_r</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_BPU/w_entry" type="array">
         <obj_property name="ElementShortName">w_entry</obj_property>
         <obj_property name="ObjectShortName">w_entry</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_BPU/r_entry" type="array">
         <obj_property name="ElementShortName">r_entry</obj_property>
         <obj_property name="ObjectShortName">r_entry</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_BPU/ras_data" type="array">
         <obj_property name="ElementShortName">ras_data</obj_property>
         <obj_property name="ObjectShortName">ras_data</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_BPU/es_verify_valid" type="logic">
         <obj_property name="ElementShortName">es_verify_valid</obj_property>
         <obj_property name="ObjectShortName">es_verify_valid</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_BPU/pc_add8" type="array">
         <obj_property name="ElementShortName">pc_add8[31:0]</obj_property>
         <obj_property name="ObjectShortName">pc_add8[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_BPU/target" type="array">
         <obj_property name="ElementShortName">target[31:0]</obj_property>
         <obj_property name="ObjectShortName">target[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_BPU/is_taken" type="logic">
         <obj_property name="ElementShortName">is_taken</obj_property>
         <obj_property name="ObjectShortName">is_taken</obj_property>
      </wvobject>
      <wvobject fp_name="group127" type="group">
         <obj_property name="label">control</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="isExpanded"></obj_property>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_BPU/valid" type="logic">
            <obj_property name="ElementShortName">valid</obj_property>
            <obj_property name="ObjectShortName">valid</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_BPU/state" type="logic">
            <obj_property name="ElementShortName">state</obj_property>
            <obj_property name="ObjectShortName">state</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_BPU/correction_is_taken" type="logic">
            <obj_property name="ElementShortName">correction_is_taken</obj_property>
            <obj_property name="ObjectShortName">correction_is_taken</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_BPU/correction_target" type="array">
            <obj_property name="ElementShortName">correction_target[31:0]</obj_property>
            <obj_property name="ObjectShortName">correction_target[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_BPU/flush_r" type="logic">
            <obj_property name="ElementShortName">flush_r</obj_property>
            <obj_property name="ObjectShortName">flush_r</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_BPU/bht_hit" type="logic">
            <obj_property name="ElementShortName">bht_hit</obj_property>
            <obj_property name="ObjectShortName">bht_hit</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_BPU/control/pipeline_flush" type="logic">
            <obj_property name="ElementShortName">pipeline_flush</obj_property>
            <obj_property name="ObjectShortName">pipeline_flush</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_BPU/control/br_valid" type="logic">
            <obj_property name="ElementShortName">br_valid</obj_property>
            <obj_property name="ObjectShortName">br_valid</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_BPU/control/fetch_pc" type="array">
            <obj_property name="ElementShortName">fetch_pc[31:0]</obj_property>
            <obj_property name="ObjectShortName">fetch_pc[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_BPU/control/predict_result" type="array">
            <obj_property name="ElementShortName">predict_result</obj_property>
            <obj_property name="ObjectShortName">predict_result</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_BPU/control/predict_entry" type="array">
            <obj_property name="ElementShortName">predict_entry</obj_property>
            <obj_property name="ObjectShortName">predict_entry</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_BPU/control/verify_result" type="array">
            <obj_property name="ElementShortName">verify_result</obj_property>
            <obj_property name="ObjectShortName">verify_result</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_BPU/control/correction_finish" type="logic">
            <obj_property name="ElementShortName">correction_finish</obj_property>
            <obj_property name="ObjectShortName">correction_finish</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_BPU/control/br_flush" type="logic">
            <obj_property name="ElementShortName">br_flush</obj_property>
            <obj_property name="ObjectShortName">br_flush</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_BPU/control/is_correction" type="logic">
            <obj_property name="ElementShortName">is_correction</obj_property>
            <obj_property name="ObjectShortName">is_correction</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_BPU/control/correct_target" type="array">
            <obj_property name="ElementShortName">correct_target[31:0]</obj_property>
            <obj_property name="ObjectShortName">correct_target[31:0]</obj_property>
         </wvobject>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group796" type="group">
      <obj_property name="label">control</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_control/clk" type="logic">
         <obj_property name="ElementShortName">clk</obj_property>
         <obj_property name="ObjectShortName">clk</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_control/reset" type="logic">
         <obj_property name="ElementShortName">reset</obj_property>
         <obj_property name="ObjectShortName">reset</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_control/ext_int" type="array">
         <obj_property name="ElementShortName">ext_int[5:0]</obj_property>
         <obj_property name="ObjectShortName">ext_int[5:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_control/pipeline_flush" type="logic">
         <obj_property name="ElementShortName">pipeline_flush</obj_property>
         <obj_property name="ObjectShortName">pipeline_flush</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_control/br_valid" type="logic">
         <obj_property name="ElementShortName">br_valid</obj_property>
         <obj_property name="ObjectShortName">br_valid</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_control/br_bd_valid" type="logic">
         <obj_property name="ElementShortName">br_bd_valid</obj_property>
         <obj_property name="ObjectShortName">br_bd_valid</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_control/inst_recv_valid" type="logic">
         <obj_property name="ElementShortName">inst_recv_valid</obj_property>
         <obj_property name="ObjectShortName">inst_recv_valid</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_control/bd_data_cancel" type="logic">
         <obj_property name="ElementShortName">bd_data_cancel</obj_property>
         <obj_property name="ObjectShortName">bd_data_cancel</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_control/inst_data_cancel" type="logic">
         <obj_property name="ElementShortName">inst_data_cancel</obj_property>
         <obj_property name="ObjectShortName">inst_data_cancel</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_control/data_recv_valid" type="logic">
         <obj_property name="ElementShortName">data_recv_valid</obj_property>
         <obj_property name="ObjectShortName">data_recv_valid</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_control/data_data_cancel" type="logic">
         <obj_property name="ElementShortName">data_data_cancel</obj_property>
         <obj_property name="ObjectShortName">data_data_cancel</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_control/es_rs_wait" type="logic">
         <obj_property name="ElementShortName">es_rs_wait</obj_property>
         <obj_property name="ObjectShortName">es_rs_wait</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_control/pms_rs_wait" type="logic">
         <obj_property name="ElementShortName">pms_rs_wait</obj_property>
         <obj_property name="ObjectShortName">pms_rs_wait</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_control/ms_rs_wait" type="logic">
         <obj_property name="ElementShortName">ms_rs_wait</obj_property>
         <obj_property name="ObjectShortName">ms_rs_wait</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_control/ws_rs_wait" type="logic">
         <obj_property name="ElementShortName">ws_rs_wait</obj_property>
         <obj_property name="ObjectShortName">ws_rs_wait</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_control/es_rt_wait" type="logic">
         <obj_property name="ElementShortName">es_rt_wait</obj_property>
         <obj_property name="ObjectShortName">es_rt_wait</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_control/pms_rt_wait" type="logic">
         <obj_property name="ElementShortName">pms_rt_wait</obj_property>
         <obj_property name="ObjectShortName">pms_rt_wait</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_control/ms_rt_wait" type="logic">
         <obj_property name="ElementShortName">ms_rt_wait</obj_property>
         <obj_property name="ObjectShortName">ms_rt_wait</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_control/ws_rt_wait" type="logic">
         <obj_property name="ElementShortName">ws_rt_wait</obj_property>
         <obj_property name="ObjectShortName">ws_rt_wait</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_control/rs_wait" type="logic">
         <obj_property name="ElementShortName">rs_wait</obj_property>
         <obj_property name="ObjectShortName">rs_wait</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_control/rt_wait" type="logic">
         <obj_property name="ElementShortName">rt_wait</obj_property>
         <obj_property name="ObjectShortName">rt_wait</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_control/rs_rdata" type="array">
         <obj_property name="ElementShortName">rs_rdata[31:0]</obj_property>
         <obj_property name="ObjectShortName">rs_rdata[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_control/rt_rdata" type="array">
         <obj_property name="ElementShortName">rt_rdata[31:0]</obj_property>
         <obj_property name="ObjectShortName">rt_rdata[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_control/flush_en" type="logic">
         <obj_property name="ElementShortName">flush_en</obj_property>
         <obj_property name="ObjectShortName">flush_en</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group128" type="group">
      <obj_property name="label">Pre_IF</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_if_stage/clk" type="logic">
         <obj_property name="ElementShortName">clk</obj_property>
         <obj_property name="ObjectShortName">clk</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_if_stage/reset" type="logic">
         <obj_property name="ElementShortName">reset</obj_property>
         <obj_property name="ObjectShortName">reset</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_if_stage/fs_allowin" type="logic">
         <obj_property name="ElementShortName">fs_allowin</obj_property>
         <obj_property name="ObjectShortName">fs_allowin</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_if_stage/pfs_to_valid" type="logic">
         <obj_property name="ElementShortName">pfs_to_valid</obj_property>
         <obj_property name="ObjectShortName">pfs_to_valid</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_if_stage/pfs_to_fs_bus" type="array">
         <obj_property name="ElementShortName">pfs_to_fs_bus</obj_property>
         <obj_property name="ObjectShortName">pfs_to_fs_bus</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_if_stage/to_pfs_valid" type="logic">
         <obj_property name="ElementShortName">to_pfs_valid</obj_property>
         <obj_property name="ObjectShortName">to_pfs_valid</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_if_stage/pfs_valid" type="logic">
         <obj_property name="ElementShortName">pfs_valid</obj_property>
         <obj_property name="ObjectShortName">pfs_valid</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_if_stage/pfs_ready_go" type="logic">
         <obj_property name="ElementShortName">pfs_ready_go</obj_property>
         <obj_property name="ObjectShortName">pfs_ready_go</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_if_stage/pfs_allowin" type="logic">
         <obj_property name="ElementShortName">pfs_allowin</obj_property>
         <obj_property name="ObjectShortName">pfs_allowin</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_if_stage/seq_pc" type="array">
         <obj_property name="ElementShortName">seq_pc[31:0]</obj_property>
         <obj_property name="ObjectShortName">seq_pc[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_if_stage/next_pc" type="array">
         <obj_property name="ElementShortName">next_pc[31:0]</obj_property>
         <obj_property name="ObjectShortName">next_pc[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_if_stage/pc" type="array">
         <obj_property name="ElementShortName">pc[31:0]</obj_property>
         <obj_property name="ObjectShortName">pc[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_if_stage/exception" type="array">
         <obj_property name="ElementShortName">exception</obj_property>
         <obj_property name="ObjectShortName">exception</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_if_stage/inst_tlb_refill_r" type="logic">
         <obj_property name="ElementShortName">inst_tlb_refill_r</obj_property>
         <obj_property name="ObjectShortName">inst_tlb_refill_r</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_if_stage/inst_tlb_ex_r" type="logic">
         <obj_property name="ElementShortName">inst_tlb_ex_r</obj_property>
         <obj_property name="ObjectShortName">inst_tlb_ex_r</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_if_stage/inst_tlb_exccode_r" type="array">
         <obj_property name="ElementShortName">inst_tlb_exccode_r[4:0]</obj_property>
         <obj_property name="ObjectShortName">inst_tlb_exccode_r[4:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_if_stage/req_valid" type="logic">
         <obj_property name="ElementShortName">req_valid</obj_property>
         <obj_property name="ObjectShortName">req_valid</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_if_stage/inst_recv_valid" type="logic">
         <obj_property name="ElementShortName">inst_recv_valid</obj_property>
         <obj_property name="ObjectShortName">inst_recv_valid</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_if_stage/inst_valid" type="logic">
         <obj_property name="ElementShortName">inst_valid</obj_property>
         <obj_property name="ObjectShortName">inst_valid</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_if_stage/inst_r" type="array">
         <obj_property name="ElementShortName">inst_r[31:0]</obj_property>
         <obj_property name="ObjectShortName">inst_r[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_if_stage/final_inst_valid" type="logic">
         <obj_property name="ElementShortName">final_inst_valid</obj_property>
         <obj_property name="ObjectShortName">final_inst_valid</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_if_stage/final_inst" type="array">
         <obj_property name="ElementShortName">final_inst[31:0]</obj_property>
         <obj_property name="ObjectShortName">final_inst[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_if_stage/final_inst_tlb_refill" type="logic">
         <obj_property name="ElementShortName">final_inst_tlb_refill</obj_property>
         <obj_property name="ObjectShortName">final_inst_tlb_refill</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_if_stage/final_inst_tlb_ex" type="logic">
         <obj_property name="ElementShortName">final_inst_tlb_ex</obj_property>
         <obj_property name="ObjectShortName">final_inst_tlb_ex</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_if_stage/final_inst_tlb_exccode" type="array">
         <obj_property name="ElementShortName">final_inst_tlb_exccode[4:0]</obj_property>
         <obj_property name="ObjectShortName">final_inst_tlb_exccode[4:0]</obj_property>
      </wvobject>
      <wvobject fp_name="group154" type="group">
         <obj_property name="label">control</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="isExpanded"></obj_property>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_if_stage/control/valid" type="logic">
            <obj_property name="ElementShortName">valid</obj_property>
            <obj_property name="ObjectShortName">valid</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_if_stage/control/ready_go" type="logic">
            <obj_property name="ElementShortName">ready_go</obj_property>
            <obj_property name="ObjectShortName">ready_go</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_if_stage/control/to_valid" type="logic">
            <obj_property name="ElementShortName">to_valid</obj_property>
            <obj_property name="ObjectShortName">to_valid</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_if_stage/control/allowin" type="logic">
            <obj_property name="ElementShortName">allowin</obj_property>
            <obj_property name="ObjectShortName">allowin</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_if_stage/control/pipeline_flush" type="logic">
            <obj_property name="ElementShortName">pipeline_flush</obj_property>
            <obj_property name="ObjectShortName">pipeline_flush</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_if_stage/control/br_flush" type="logic">
            <obj_property name="ElementShortName">br_flush</obj_property>
            <obj_property name="ObjectShortName">br_flush</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_if_stage/control/bd" type="logic">
            <obj_property name="ElementShortName">bd</obj_property>
            <obj_property name="ObjectShortName">bd</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_if_stage/control/predict_result" type="array">
            <obj_property name="ElementShortName">predict_result</obj_property>
            <obj_property name="ObjectShortName">predict_result</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_if_stage/control/is_correction" type="logic">
            <obj_property name="ElementShortName">is_correction</obj_property>
            <obj_property name="ObjectShortName">is_correction</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_if_stage/control/correct_target" type="array">
            <obj_property name="ElementShortName">correct_target[31:0]</obj_property>
            <obj_property name="ObjectShortName">correct_target[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_if_stage/control/inst_vaddr" type="array">
            <obj_property name="ElementShortName">inst_vaddr[31:0]</obj_property>
            <obj_property name="ObjectShortName">inst_vaddr[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_if_stage/control/icache_req" type="logic">
            <obj_property name="ElementShortName">icache_req</obj_property>
            <obj_property name="ObjectShortName">icache_req</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_if_stage/control/icache_offset" type="array">
            <obj_property name="ElementShortName">icache_offset[3:0]</obj_property>
            <obj_property name="ObjectShortName">icache_offset[3:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_if_stage/control/icache_index" type="array">
            <obj_property name="ElementShortName">icache_index[7:0]</obj_property>
            <obj_property name="ObjectShortName">icache_index[7:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_if_stage/control/icache_addr_ok" type="logic">
            <obj_property name="ElementShortName">icache_addr_ok</obj_property>
            <obj_property name="ObjectShortName">icache_addr_ok</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_if_stage/control/icache_data_ok" type="logic">
            <obj_property name="ElementShortName">icache_data_ok</obj_property>
            <obj_property name="ObjectShortName">icache_data_ok</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_if_stage/control/icache_rdata" type="array">
            <obj_property name="ElementShortName">icache_rdata[31:0]</obj_property>
            <obj_property name="ObjectShortName">icache_rdata[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_if_stage/control/exception_en" type="logic">
            <obj_property name="ElementShortName">exception_en</obj_property>
            <obj_property name="ObjectShortName">exception_en</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_if_stage/control/exception_vector" type="array">
            <obj_property name="ElementShortName">exception_vector[31:0]</obj_property>
            <obj_property name="ObjectShortName">exception_vector[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_if_stage/control/eret_en" type="logic">
            <obj_property name="ElementShortName">eret_en</obj_property>
            <obj_property name="ObjectShortName">eret_en</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_if_stage/control/epc" type="array">
            <obj_property name="ElementShortName">epc[31:0]</obj_property>
            <obj_property name="ObjectShortName">epc[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_if_stage/control/cache_tlb_op" type="logic">
            <obj_property name="ElementShortName">cache_tlb_op</obj_property>
            <obj_property name="ObjectShortName">cache_tlb_op</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_if_stage/control/cache_tlb_pc" type="array">
            <obj_property name="ElementShortName">cache_tlb_pc[31:0]</obj_property>
            <obj_property name="ObjectShortName">cache_tlb_pc[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_if_stage/control/inst_tlb_refill" type="logic">
            <obj_property name="ElementShortName">inst_tlb_refill</obj_property>
            <obj_property name="ObjectShortName">inst_tlb_refill</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_if_stage/control/inst_tlb_ex" type="logic">
            <obj_property name="ElementShortName">inst_tlb_ex</obj_property>
            <obj_property name="ObjectShortName">inst_tlb_ex</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_if_stage/control/inst_tlb_exccode" type="array">
            <obj_property name="ElementShortName">inst_tlb_exccode[4:0]</obj_property>
            <obj_property name="ObjectShortName">inst_tlb_exccode[4:0]</obj_property>
         </wvobject>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group73" type="group">
      <obj_property name="label">IF</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_if_stage/clk" type="logic">
         <obj_property name="ElementShortName">clk</obj_property>
         <obj_property name="ObjectShortName">clk</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_if_stage/reset" type="logic">
         <obj_property name="ElementShortName">reset</obj_property>
         <obj_property name="ObjectShortName">reset</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_if_stage/pfs_to_valid" type="logic">
         <obj_property name="ElementShortName">pfs_to_valid</obj_property>
         <obj_property name="ObjectShortName">pfs_to_valid</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_if_stage/fs_allowin" type="logic">
         <obj_property name="ElementShortName">fs_allowin</obj_property>
         <obj_property name="ObjectShortName">fs_allowin</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_if_stage/ds_allowin" type="logic">
         <obj_property name="ElementShortName">ds_allowin</obj_property>
         <obj_property name="ObjectShortName">ds_allowin</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_if_stage/fs_to_valid" type="logic">
         <obj_property name="ElementShortName">fs_to_valid</obj_property>
         <obj_property name="ObjectShortName">fs_to_valid</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_if_stage/pfs_to_fs_bus" type="array">
         <obj_property name="ElementShortName">pfs_to_fs_bus</obj_property>
         <obj_property name="ObjectShortName">pfs_to_fs_bus</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_if_stage/fs_to_ds_bus" type="array">
         <obj_property name="ElementShortName">fs_to_ds_bus</obj_property>
         <obj_property name="ObjectShortName">fs_to_ds_bus</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_if_stage/fs_valid" type="logic">
         <obj_property name="ElementShortName">fs_valid</obj_property>
         <obj_property name="ObjectShortName">fs_valid</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_if_stage/fs_ready_go" type="logic">
         <obj_property name="ElementShortName">fs_ready_go</obj_property>
         <obj_property name="ObjectShortName">fs_ready_go</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_if_stage/fs_inst_valid" type="logic">
         <obj_property name="ElementShortName">fs_inst_valid</obj_property>
         <obj_property name="ObjectShortName">fs_inst_valid</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_if_stage/fs_inst" type="array">
         <obj_property name="ElementShortName">fs_inst[31:0]</obj_property>
         <obj_property name="ObjectShortName">fs_inst[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_if_stage/pfs_inst_valid" type="logic">
         <obj_property name="ElementShortName">pfs_inst_valid</obj_property>
         <obj_property name="ObjectShortName">pfs_inst_valid</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_if_stage/pfs_inst" type="array">
         <obj_property name="ElementShortName">pfs_inst[31:0]</obj_property>
         <obj_property name="ObjectShortName">pfs_inst[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_if_stage/pfs_to_fs_bus_r" type="array">
         <obj_property name="ElementShortName">pfs_to_fs_bus_r</obj_property>
         <obj_property name="ObjectShortName">pfs_to_fs_bus_r</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_if_stage/exception" type="array">
         <obj_property name="ElementShortName">exception</obj_property>
         <obj_property name="ObjectShortName">exception</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_if_stage/fs_to_ds_inst" type="array">
         <obj_property name="ElementShortName">fs_to_ds_inst[31:0]</obj_property>
         <obj_property name="ObjectShortName">fs_to_ds_inst[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_if_stage/rt_d" type="array">
         <obj_property name="ElementShortName">rt_d[31:0]</obj_property>
         <obj_property name="ObjectShortName">rt_d[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_if_stage/op_d" type="array">
         <obj_property name="ElementShortName">op_d[63:0]</obj_property>
         <obj_property name="ObjectShortName">op_d[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_if_stage/func_d" type="array">
         <obj_property name="ElementShortName">func_d[63:0]</obj_property>
         <obj_property name="ObjectShortName">func_d[63:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_if_stage/op" type="array">
         <obj_property name="ElementShortName">op[5:0]</obj_property>
         <obj_property name="ObjectShortName">op[5:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_if_stage/rt" type="array">
         <obj_property name="ElementShortName">rt[4:0]</obj_property>
         <obj_property name="ObjectShortName">rt[4:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_if_stage/func" type="array">
         <obj_property name="ElementShortName">func[5:0]</obj_property>
         <obj_property name="ObjectShortName">func[5:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_if_stage/inst_beq" type="logic">
         <obj_property name="ElementShortName">inst_beq</obj_property>
         <obj_property name="ObjectShortName">inst_beq</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_if_stage/inst_bne" type="logic">
         <obj_property name="ElementShortName">inst_bne</obj_property>
         <obj_property name="ObjectShortName">inst_bne</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_if_stage/inst_bgez" type="logic">
         <obj_property name="ElementShortName">inst_bgez</obj_property>
         <obj_property name="ObjectShortName">inst_bgez</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_if_stage/inst_bgtz" type="logic">
         <obj_property name="ElementShortName">inst_bgtz</obj_property>
         <obj_property name="ObjectShortName">inst_bgtz</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_if_stage/inst_blez" type="logic">
         <obj_property name="ElementShortName">inst_blez</obj_property>
         <obj_property name="ObjectShortName">inst_blez</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_if_stage/inst_bltz" type="logic">
         <obj_property name="ElementShortName">inst_bltz</obj_property>
         <obj_property name="ObjectShortName">inst_bltz</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_if_stage/inst_bgezal" type="logic">
         <obj_property name="ElementShortName">inst_bgezal</obj_property>
         <obj_property name="ObjectShortName">inst_bgezal</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_if_stage/inst_bltzal" type="logic">
         <obj_property name="ElementShortName">inst_bltzal</obj_property>
         <obj_property name="ObjectShortName">inst_bltzal</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_if_stage/inst_j" type="logic">
         <obj_property name="ElementShortName">inst_j</obj_property>
         <obj_property name="ObjectShortName">inst_j</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_if_stage/inst_jal" type="logic">
         <obj_property name="ElementShortName">inst_jal</obj_property>
         <obj_property name="ObjectShortName">inst_jal</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_if_stage/inst_jr" type="logic">
         <obj_property name="ElementShortName">inst_jr</obj_property>
         <obj_property name="ObjectShortName">inst_jr</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_if_stage/inst_jalr" type="logic">
         <obj_property name="ElementShortName">inst_jalr</obj_property>
         <obj_property name="ObjectShortName">inst_jalr</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_if_stage/br_op" type="logic">
         <obj_property name="ElementShortName">br_op</obj_property>
         <obj_property name="ObjectShortName">br_op</obj_property>
      </wvobject>
      <wvobject fp_name="group126" type="group">
         <obj_property name="label">control</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="isExpanded"></obj_property>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_if_stage/control/valid" type="logic">
            <obj_property name="ElementShortName">valid</obj_property>
            <obj_property name="ObjectShortName">valid</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_if_stage/control/ready_go" type="logic">
            <obj_property name="ElementShortName">ready_go</obj_property>
            <obj_property name="ObjectShortName">ready_go</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_if_stage/control/to_valid" type="logic">
            <obj_property name="ElementShortName">to_valid</obj_property>
            <obj_property name="ObjectShortName">to_valid</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_if_stage/control/allowin" type="logic">
            <obj_property name="ElementShortName">allowin</obj_property>
            <obj_property name="ObjectShortName">allowin</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_if_stage/control/pipeline_flush" type="logic">
            <obj_property name="ElementShortName">pipeline_flush</obj_property>
            <obj_property name="ObjectShortName">pipeline_flush</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_if_stage/control/br_flush" type="logic">
            <obj_property name="ElementShortName">br_flush</obj_property>
            <obj_property name="ObjectShortName">br_flush</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_if_stage/control/bd" type="logic">
            <obj_property name="ElementShortName">bd</obj_property>
            <obj_property name="ObjectShortName">bd</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_if_stage/control/br_op" type="logic">
            <obj_property name="ElementShortName">br_op</obj_property>
            <obj_property name="ObjectShortName">br_op</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_if_stage/control/pc" type="array">
            <obj_property name="ElementShortName">pc[31:0]</obj_property>
            <obj_property name="ObjectShortName">pc[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_if_stage/control/data_cancel" type="logic">
            <obj_property name="ElementShortName">data_cancel</obj_property>
            <obj_property name="ObjectShortName">data_cancel</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_if_stage/control/icache_data_ok" type="logic">
            <obj_property name="ElementShortName">icache_data_ok</obj_property>
            <obj_property name="ObjectShortName">icache_data_ok</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_if_stage/control/icache_rdata" type="array">
            <obj_property name="ElementShortName">icache_rdata[31:0]</obj_property>
            <obj_property name="ObjectShortName">icache_rdata[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_if_stage/control/inst_tlb_refill" type="logic">
            <obj_property name="ElementShortName">inst_tlb_refill</obj_property>
            <obj_property name="ObjectShortName">inst_tlb_refill</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_if_stage/control/inst_tlb_ex" type="logic">
            <obj_property name="ElementShortName">inst_tlb_ex</obj_property>
            <obj_property name="ObjectShortName">inst_tlb_ex</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_if_stage/control/inst_tlb_exccode" type="array">
            <obj_property name="ElementShortName">inst_tlb_exccode[4:0]</obj_property>
            <obj_property name="ObjectShortName">inst_tlb_exccode[4:0]</obj_property>
         </wvobject>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group184" type="group">
      <obj_property name="label">ID</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="group183" type="group">
         <obj_property name="label">control</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/control/valid" type="logic">
            <obj_property name="ElementShortName">valid</obj_property>
            <obj_property name="ObjectShortName">valid</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/control/allowin" type="logic">
            <obj_property name="ElementShortName">allowin</obj_property>
            <obj_property name="ObjectShortName">allowin</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/control/pipeline_flush" type="logic">
            <obj_property name="ElementShortName">pipeline_flush</obj_property>
            <obj_property name="ObjectShortName">pipeline_flush</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/control/predict_result" type="array">
            <obj_property name="ElementShortName">predict_result</obj_property>
            <obj_property name="ObjectShortName">predict_result</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/control/predict_entry" type="array">
            <obj_property name="ElementShortName">predict_entry</obj_property>
            <obj_property name="ObjectShortName">predict_entry</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/control/rs" type="array">
            <obj_property name="ElementShortName">rs[4:0]</obj_property>
            <obj_property name="ObjectShortName">rs[4:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/control/rt" type="array">
            <obj_property name="ElementShortName">rt[4:0]</obj_property>
            <obj_property name="ObjectShortName">rt[4:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/control/rs_value" type="array">
            <obj_property name="ElementShortName">rs_value[31:0]</obj_property>
            <obj_property name="ObjectShortName">rs_value[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/control/rt_value" type="array">
            <obj_property name="ElementShortName">rt_value[31:0]</obj_property>
            <obj_property name="ObjectShortName">rt_value[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/control/stall" type="logic">
            <obj_property name="ElementShortName">stall</obj_property>
            <obj_property name="ObjectShortName">stall</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/control/hw" type="logic">
            <obj_property name="ElementShortName">hw</obj_property>
            <obj_property name="ObjectShortName">hw</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/control/sw" type="logic">
            <obj_property name="ElementShortName">sw</obj_property>
            <obj_property name="ObjectShortName">sw</obj_property>
         </wvobject>
      </wvobject>
      <wvobject fp_name="group221" type="group">
         <obj_property name="label">inst_decoder</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/inst" type="array">
            <obj_property name="ElementShortName">inst[31:0]</obj_property>
            <obj_property name="ObjectShortName">inst[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/inst_d" type="array">
            <obj_property name="ElementShortName">inst_d</obj_property>
            <obj_property name="ObjectShortName">inst_d</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/alu_ov" type="logic">
            <obj_property name="ElementShortName">alu_ov</obj_property>
            <obj_property name="ObjectShortName">alu_ov</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/alu_op" type="array">
            <obj_property name="ElementShortName">alu_op[11:0]</obj_property>
            <obj_property name="ObjectShortName">alu_op[11:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/br_op" type="array">
            <obj_property name="ElementShortName">br_op[11:0]</obj_property>
            <obj_property name="ObjectShortName">br_op[11:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/tlb_op" type="array">
            <obj_property name="ElementShortName">tlb_op[2:0]</obj_property>
            <obj_property name="ObjectShortName">tlb_op[2:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/hi_lo_op" type="array">
            <obj_property name="ElementShortName">hi_lo_op[12:0]</obj_property>
            <obj_property name="ObjectShortName">hi_lo_op[12:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/load_op" type="array">
            <obj_property name="ElementShortName">load_op[6:0]</obj_property>
            <obj_property name="ObjectShortName">load_op[6:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/store_op" type="array">
            <obj_property name="ElementShortName">store_op[4:0]</obj_property>
            <obj_property name="ObjectShortName">store_op[4:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/c0_op" type="array">
            <obj_property name="ElementShortName">c0_op[2:0]</obj_property>
            <obj_property name="ObjectShortName">c0_op[2:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/src1_is_sa" type="logic">
            <obj_property name="ElementShortName">src1_is_sa</obj_property>
            <obj_property name="ObjectShortName">src1_is_sa</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/src1_is_pc" type="logic">
            <obj_property name="ElementShortName">src1_is_pc</obj_property>
            <obj_property name="ObjectShortName">src1_is_pc</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/src2_is_simm" type="logic">
            <obj_property name="ElementShortName">src2_is_simm</obj_property>
            <obj_property name="ObjectShortName">src2_is_simm</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/src2_is_zimm" type="logic">
            <obj_property name="ElementShortName">src2_is_zimm</obj_property>
            <obj_property name="ObjectShortName">src2_is_zimm</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/src2_is_8" type="logic">
            <obj_property name="ElementShortName">src2_is_8</obj_property>
            <obj_property name="ObjectShortName">src2_is_8</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/res_from_mem" type="logic">
            <obj_property name="ElementShortName">res_from_mem</obj_property>
            <obj_property name="ObjectShortName">res_from_mem</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/res_to_mem" type="logic">
            <obj_property name="ElementShortName">res_to_mem</obj_property>
            <obj_property name="ObjectShortName">res_to_mem</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/rf_we" type="logic">
            <obj_property name="ElementShortName">rf_we</obj_property>
            <obj_property name="ObjectShortName">rf_we</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/dst_is_r31" type="logic">
            <obj_property name="ElementShortName">dst_is_r31</obj_property>
            <obj_property name="ObjectShortName">dst_is_r31</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/dst_is_rt" type="logic">
            <obj_property name="ElementShortName">dst_is_rt</obj_property>
            <obj_property name="ObjectShortName">dst_is_rt</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/dest" type="array">
            <obj_property name="ElementShortName">dest[4:0]</obj_property>
            <obj_property name="ObjectShortName">dest[4:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/imm" type="array">
            <obj_property name="ElementShortName">imm[15:0]</obj_property>
            <obj_property name="ObjectShortName">imm[15:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/op" type="array">
            <obj_property name="ElementShortName">op[5:0]</obj_property>
            <obj_property name="ObjectShortName">op[5:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/rs" type="array">
            <obj_property name="ElementShortName">rs[4:0]</obj_property>
            <obj_property name="ObjectShortName">rs[4:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/rt" type="array">
            <obj_property name="ElementShortName">rt[4:0]</obj_property>
            <obj_property name="ObjectShortName">rt[4:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/rd" type="array">
            <obj_property name="ElementShortName">rd[4:0]</obj_property>
            <obj_property name="ObjectShortName">rd[4:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/sa" type="array">
            <obj_property name="ElementShortName">sa[4:0]</obj_property>
            <obj_property name="ObjectShortName">sa[4:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/sel" type="array">
            <obj_property name="ElementShortName">sel[2:0]</obj_property>
            <obj_property name="ObjectShortName">sel[2:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/func" type="array">
            <obj_property name="ElementShortName">func[5:0]</obj_property>
            <obj_property name="ObjectShortName">func[5:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/jidx" type="array">
            <obj_property name="ElementShortName">jidx[25:0]</obj_property>
            <obj_property name="ObjectShortName">jidx[25:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/c0_addr" type="array">
            <obj_property name="ElementShortName">c0_addr[7:0]</obj_property>
            <obj_property name="ObjectShortName">c0_addr[7:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/op_d" type="array">
            <obj_property name="ElementShortName">op_d[63:0]</obj_property>
            <obj_property name="ObjectShortName">op_d[63:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/rs_d" type="array">
            <obj_property name="ElementShortName">rs_d[31:0]</obj_property>
            <obj_property name="ObjectShortName">rs_d[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/rt_d" type="array">
            <obj_property name="ElementShortName">rt_d[31:0]</obj_property>
            <obj_property name="ObjectShortName">rt_d[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/rd_d" type="array">
            <obj_property name="ElementShortName">rd_d[31:0]</obj_property>
            <obj_property name="ObjectShortName">rd_d[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/sa_d" type="array">
            <obj_property name="ElementShortName">sa_d[31:0]</obj_property>
            <obj_property name="ObjectShortName">sa_d[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/func_d" type="array">
            <obj_property name="ElementShortName">func_d[63:0]</obj_property>
            <obj_property name="ObjectShortName">func_d[63:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/inst_add" type="logic">
            <obj_property name="ElementShortName">inst_add</obj_property>
            <obj_property name="ObjectShortName">inst_add</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/inst_addi" type="logic">
            <obj_property name="ElementShortName">inst_addi</obj_property>
            <obj_property name="ObjectShortName">inst_addi</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/inst_addu" type="logic">
            <obj_property name="ElementShortName">inst_addu</obj_property>
            <obj_property name="ObjectShortName">inst_addu</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/inst_addiu" type="logic">
            <obj_property name="ElementShortName">inst_addiu</obj_property>
            <obj_property name="ObjectShortName">inst_addiu</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/inst_sub" type="logic">
            <obj_property name="ElementShortName">inst_sub</obj_property>
            <obj_property name="ObjectShortName">inst_sub</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/inst_subu" type="logic">
            <obj_property name="ElementShortName">inst_subu</obj_property>
            <obj_property name="ObjectShortName">inst_subu</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/inst_slt" type="logic">
            <obj_property name="ElementShortName">inst_slt</obj_property>
            <obj_property name="ObjectShortName">inst_slt</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/inst_slti" type="logic">
            <obj_property name="ElementShortName">inst_slti</obj_property>
            <obj_property name="ObjectShortName">inst_slti</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/inst_sltu" type="logic">
            <obj_property name="ElementShortName">inst_sltu</obj_property>
            <obj_property name="ObjectShortName">inst_sltu</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/inst_sltiu" type="logic">
            <obj_property name="ElementShortName">inst_sltiu</obj_property>
            <obj_property name="ObjectShortName">inst_sltiu</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/inst_div" type="logic">
            <obj_property name="ElementShortName">inst_div</obj_property>
            <obj_property name="ObjectShortName">inst_div</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/inst_divu" type="logic">
            <obj_property name="ElementShortName">inst_divu</obj_property>
            <obj_property name="ObjectShortName">inst_divu</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/inst_mul" type="logic">
            <obj_property name="ElementShortName">inst_mul</obj_property>
            <obj_property name="ObjectShortName">inst_mul</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/inst_mult" type="logic">
            <obj_property name="ElementShortName">inst_mult</obj_property>
            <obj_property name="ObjectShortName">inst_mult</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/inst_multu" type="logic">
            <obj_property name="ElementShortName">inst_multu</obj_property>
            <obj_property name="ObjectShortName">inst_multu</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/inst_madd" type="logic">
            <obj_property name="ElementShortName">inst_madd</obj_property>
            <obj_property name="ObjectShortName">inst_madd</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/inst_maddu" type="logic">
            <obj_property name="ElementShortName">inst_maddu</obj_property>
            <obj_property name="ObjectShortName">inst_maddu</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/inst_msub" type="logic">
            <obj_property name="ElementShortName">inst_msub</obj_property>
            <obj_property name="ObjectShortName">inst_msub</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/inst_msubu" type="logic">
            <obj_property name="ElementShortName">inst_msubu</obj_property>
            <obj_property name="ObjectShortName">inst_msubu</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/inst_and" type="logic">
            <obj_property name="ElementShortName">inst_and</obj_property>
            <obj_property name="ObjectShortName">inst_and</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/inst_andi" type="logic">
            <obj_property name="ElementShortName">inst_andi</obj_property>
            <obj_property name="ObjectShortName">inst_andi</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/inst_lui" type="logic">
            <obj_property name="ElementShortName">inst_lui</obj_property>
            <obj_property name="ObjectShortName">inst_lui</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/inst_nor" type="logic">
            <obj_property name="ElementShortName">inst_nor</obj_property>
            <obj_property name="ObjectShortName">inst_nor</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/inst_or" type="logic">
            <obj_property name="ElementShortName">inst_or</obj_property>
            <obj_property name="ObjectShortName">inst_or</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/inst_ori" type="logic">
            <obj_property name="ElementShortName">inst_ori</obj_property>
            <obj_property name="ObjectShortName">inst_ori</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/inst_xor" type="logic">
            <obj_property name="ElementShortName">inst_xor</obj_property>
            <obj_property name="ObjectShortName">inst_xor</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/inst_xori" type="logic">
            <obj_property name="ElementShortName">inst_xori</obj_property>
            <obj_property name="ObjectShortName">inst_xori</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/inst_sllv" type="logic">
            <obj_property name="ElementShortName">inst_sllv</obj_property>
            <obj_property name="ObjectShortName">inst_sllv</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/inst_sll" type="logic">
            <obj_property name="ElementShortName">inst_sll</obj_property>
            <obj_property name="ObjectShortName">inst_sll</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/inst_srav" type="logic">
            <obj_property name="ElementShortName">inst_srav</obj_property>
            <obj_property name="ObjectShortName">inst_srav</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/inst_sra" type="logic">
            <obj_property name="ElementShortName">inst_sra</obj_property>
            <obj_property name="ObjectShortName">inst_sra</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/inst_srlv" type="logic">
            <obj_property name="ElementShortName">inst_srlv</obj_property>
            <obj_property name="ObjectShortName">inst_srlv</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/inst_srl" type="logic">
            <obj_property name="ElementShortName">inst_srl</obj_property>
            <obj_property name="ObjectShortName">inst_srl</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/inst_beq" type="logic">
            <obj_property name="ElementShortName">inst_beq</obj_property>
            <obj_property name="ObjectShortName">inst_beq</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/inst_bne" type="logic">
            <obj_property name="ElementShortName">inst_bne</obj_property>
            <obj_property name="ObjectShortName">inst_bne</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/inst_bgez" type="logic">
            <obj_property name="ElementShortName">inst_bgez</obj_property>
            <obj_property name="ObjectShortName">inst_bgez</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/inst_bgtz" type="logic">
            <obj_property name="ElementShortName">inst_bgtz</obj_property>
            <obj_property name="ObjectShortName">inst_bgtz</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/inst_blez" type="logic">
            <obj_property name="ElementShortName">inst_blez</obj_property>
            <obj_property name="ObjectShortName">inst_blez</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/inst_bltz" type="logic">
            <obj_property name="ElementShortName">inst_bltz</obj_property>
            <obj_property name="ObjectShortName">inst_bltz</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/inst_bgezal" type="logic">
            <obj_property name="ElementShortName">inst_bgezal</obj_property>
            <obj_property name="ObjectShortName">inst_bgezal</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/inst_bltzal" type="logic">
            <obj_property name="ElementShortName">inst_bltzal</obj_property>
            <obj_property name="ObjectShortName">inst_bltzal</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/inst_j" type="logic">
            <obj_property name="ElementShortName">inst_j</obj_property>
            <obj_property name="ObjectShortName">inst_j</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/inst_jal" type="logic">
            <obj_property name="ElementShortName">inst_jal</obj_property>
            <obj_property name="ObjectShortName">inst_jal</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/inst_jr" type="logic">
            <obj_property name="ElementShortName">inst_jr</obj_property>
            <obj_property name="ObjectShortName">inst_jr</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/inst_jalr" type="logic">
            <obj_property name="ElementShortName">inst_jalr</obj_property>
            <obj_property name="ObjectShortName">inst_jalr</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/inst_mfhi" type="logic">
            <obj_property name="ElementShortName">inst_mfhi</obj_property>
            <obj_property name="ObjectShortName">inst_mfhi</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/inst_mflo" type="logic">
            <obj_property name="ElementShortName">inst_mflo</obj_property>
            <obj_property name="ObjectShortName">inst_mflo</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/inst_mthi" type="logic">
            <obj_property name="ElementShortName">inst_mthi</obj_property>
            <obj_property name="ObjectShortName">inst_mthi</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/inst_mtlo" type="logic">
            <obj_property name="ElementShortName">inst_mtlo</obj_property>
            <obj_property name="ObjectShortName">inst_mtlo</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/inst_break" type="logic">
            <obj_property name="ElementShortName">inst_break</obj_property>
            <obj_property name="ObjectShortName">inst_break</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/inst_syscall" type="logic">
            <obj_property name="ElementShortName">inst_syscall</obj_property>
            <obj_property name="ObjectShortName">inst_syscall</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/inst_lb" type="logic">
            <obj_property name="ElementShortName">inst_lb</obj_property>
            <obj_property name="ObjectShortName">inst_lb</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/inst_lbu" type="logic">
            <obj_property name="ElementShortName">inst_lbu</obj_property>
            <obj_property name="ObjectShortName">inst_lbu</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/inst_lh" type="logic">
            <obj_property name="ElementShortName">inst_lh</obj_property>
            <obj_property name="ObjectShortName">inst_lh</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/inst_lhu" type="logic">
            <obj_property name="ElementShortName">inst_lhu</obj_property>
            <obj_property name="ObjectShortName">inst_lhu</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/inst_lw" type="logic">
            <obj_property name="ElementShortName">inst_lw</obj_property>
            <obj_property name="ObjectShortName">inst_lw</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/inst_lwl" type="logic">
            <obj_property name="ElementShortName">inst_lwl</obj_property>
            <obj_property name="ObjectShortName">inst_lwl</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/inst_lwr" type="logic">
            <obj_property name="ElementShortName">inst_lwr</obj_property>
            <obj_property name="ObjectShortName">inst_lwr</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/inst_sb" type="logic">
            <obj_property name="ElementShortName">inst_sb</obj_property>
            <obj_property name="ObjectShortName">inst_sb</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/inst_sh" type="logic">
            <obj_property name="ElementShortName">inst_sh</obj_property>
            <obj_property name="ObjectShortName">inst_sh</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/inst_sw" type="logic">
            <obj_property name="ElementShortName">inst_sw</obj_property>
            <obj_property name="ObjectShortName">inst_sw</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/inst_swl" type="logic">
            <obj_property name="ElementShortName">inst_swl</obj_property>
            <obj_property name="ObjectShortName">inst_swl</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/inst_swr" type="logic">
            <obj_property name="ElementShortName">inst_swr</obj_property>
            <obj_property name="ObjectShortName">inst_swr</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/inst_eret" type="logic">
            <obj_property name="ElementShortName">inst_eret</obj_property>
            <obj_property name="ObjectShortName">inst_eret</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/inst_mfc0" type="logic">
            <obj_property name="ElementShortName">inst_mfc0</obj_property>
            <obj_property name="ObjectShortName">inst_mfc0</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/inst_mtc0" type="logic">
            <obj_property name="ElementShortName">inst_mtc0</obj_property>
            <obj_property name="ObjectShortName">inst_mtc0</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/inst_invalid" type="logic">
            <obj_property name="ElementShortName">inst_invalid</obj_property>
            <obj_property name="ObjectShortName">inst_invalid</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/inst_tlbp" type="logic">
            <obj_property name="ElementShortName">inst_tlbp</obj_property>
            <obj_property name="ObjectShortName">inst_tlbp</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/inst_tlbr" type="logic">
            <obj_property name="ElementShortName">inst_tlbr</obj_property>
            <obj_property name="ObjectShortName">inst_tlbr</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/inst_tlbwi" type="logic">
            <obj_property name="ElementShortName">inst_tlbwi</obj_property>
            <obj_property name="ObjectShortName">inst_tlbwi</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/u_inst_decoder/inst_cache" type="array">
            <obj_property name="ElementShortName">inst_cache[2:0]</obj_property>
            <obj_property name="ObjectShortName">inst_cache[2:0]</obj_property>
         </wvobject>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/clk" type="logic">
         <obj_property name="ElementShortName">clk</obj_property>
         <obj_property name="ObjectShortName">clk</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/reset" type="logic">
         <obj_property name="ElementShortName">reset</obj_property>
         <obj_property name="ObjectShortName">reset</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/fs_to_valid" type="logic">
         <obj_property name="ElementShortName">fs_to_valid</obj_property>
         <obj_property name="ObjectShortName">fs_to_valid</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/ds_allowin" type="logic">
         <obj_property name="ElementShortName">ds_allowin</obj_property>
         <obj_property name="ObjectShortName">ds_allowin</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/es_allowin" type="logic">
         <obj_property name="ElementShortName">es_allowin</obj_property>
         <obj_property name="ObjectShortName">es_allowin</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/ds_to_valid" type="logic">
         <obj_property name="ElementShortName">ds_to_valid</obj_property>
         <obj_property name="ObjectShortName">ds_to_valid</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/fs_to_ds_bus" type="array">
         <obj_property name="ElementShortName">fs_to_ds_bus</obj_property>
         <obj_property name="ObjectShortName">fs_to_ds_bus</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/ds_to_es_bus" type="array">
         <obj_property name="ElementShortName">ds_to_es_bus</obj_property>
         <obj_property name="ObjectShortName">ds_to_es_bus</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/exception" type="array">
         <obj_property name="ElementShortName">exception</obj_property>
         <obj_property name="ObjectShortName">exception</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/delay_slot_pc" type="array">
         <obj_property name="ElementShortName">delay_slot_pc[31:0]</obj_property>
         <obj_property name="ObjectShortName">delay_slot_pc[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/jump_target" type="array">
         <obj_property name="ElementShortName">jump_target[31:0]</obj_property>
         <obj_property name="ObjectShortName">jump_target[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/branch_target" type="array">
         <obj_property name="ElementShortName">branch_target[31:0]</obj_property>
         <obj_property name="ObjectShortName">branch_target[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/inst_d" type="array">
         <obj_property name="ElementShortName">inst_d</obj_property>
         <obj_property name="ObjectShortName">inst_d</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/ds_state" type="array">
         <obj_property name="ElementShortName">ds_state[1:0]</obj_property>
         <obj_property name="ObjectShortName">ds_state[1:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/ds_state_next" type="array">
         <obj_property name="ElementShortName">ds_state_next[1:0]</obj_property>
         <obj_property name="ObjectShortName">ds_state_next[1:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/ds_valid" type="logic">
         <obj_property name="ElementShortName">ds_valid</obj_property>
         <obj_property name="ObjectShortName">ds_valid</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/push" type="logic">
         <obj_property name="ElementShortName">push</obj_property>
         <obj_property name="ObjectShortName">push</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/pop" type="logic">
         <obj_property name="ElementShortName">pop</obj_property>
         <obj_property name="ObjectShortName">pop</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/data_out_we" type="logic">
         <obj_property name="ElementShortName">data_out_we</obj_property>
         <obj_property name="ObjectShortName">data_out_we</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/data_buffer_we" type="logic">
         <obj_property name="ElementShortName">data_buffer_we</obj_property>
         <obj_property name="ObjectShortName">data_buffer_we</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/use_buffer_data" type="logic">
         <obj_property name="ElementShortName">use_buffer_data</obj_property>
         <obj_property name="ObjectShortName">use_buffer_data</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/fs_to_ds_bus_r" type="array">
         <obj_property name="ElementShortName">fs_to_ds_bus_r</obj_property>
         <obj_property name="ObjectShortName">fs_to_ds_bus_r</obj_property>
         <obj_property name="isExpanded"></obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_idstage/fs_to_ds_bus_buffer" type="array">
         <obj_property name="ElementShortName">fs_to_ds_bus_buffer</obj_property>
         <obj_property name="ObjectShortName">fs_to_ds_bus_buffer</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group220" type="group">
      <obj_property name="label">EXE</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="group34" type="group">
         <obj_property name="label">control</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_execute_stage/control/pipeline_flush" type="logic">
            <obj_property name="ElementShortName">pipeline_flush</obj_property>
            <obj_property name="ObjectShortName">pipeline_flush</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_execute_stage/control/verify_result" type="array">
            <obj_property name="ElementShortName">verify_result</obj_property>
            <obj_property name="ObjectShortName">verify_result</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_execute_stage/control/load_op" type="logic">
            <obj_property name="ElementShortName">load_op</obj_property>
            <obj_property name="ObjectShortName">load_op</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_execute_stage/control/dest" type="array">
            <obj_property name="ElementShortName">dest[5:0]</obj_property>
            <obj_property name="ObjectShortName">dest[5:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_execute_stage/control/result" type="array">
            <obj_property name="ElementShortName">result[31:0]</obj_property>
            <obj_property name="ObjectShortName">result[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_execute_stage/control/wr_disable" type="logic">
            <obj_property name="ElementShortName">wr_disable</obj_property>
            <obj_property name="ObjectShortName">wr_disable</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_execute_stage/control/mfc0" type="logic">
            <obj_property name="ElementShortName">mfc0</obj_property>
            <obj_property name="ObjectShortName">mfc0</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_execute_stage/control/stall" type="logic">
            <obj_property name="ElementShortName">stall</obj_property>
            <obj_property name="ObjectShortName">stall</obj_property>
         </wvobject>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_execute_stage/clk" type="logic">
         <obj_property name="ElementShortName">clk</obj_property>
         <obj_property name="ObjectShortName">clk</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_execute_stage/reset" type="logic">
         <obj_property name="ElementShortName">reset</obj_property>
         <obj_property name="ObjectShortName">reset</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_execute_stage/ds_to_valid" type="logic">
         <obj_property name="ElementShortName">ds_to_valid</obj_property>
         <obj_property name="ObjectShortName">ds_to_valid</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_execute_stage/es_allowin" type="logic">
         <obj_property name="ElementShortName">es_allowin</obj_property>
         <obj_property name="ObjectShortName">es_allowin</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_execute_stage/pms_allowin" type="logic">
         <obj_property name="ElementShortName">pms_allowin</obj_property>
         <obj_property name="ObjectShortName">pms_allowin</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_execute_stage/es_to_valid" type="logic">
         <obj_property name="ElementShortName">es_to_valid</obj_property>
         <obj_property name="ObjectShortName">es_to_valid</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_execute_stage/ds_to_es_bus" type="array">
         <obj_property name="ElementShortName">ds_to_es_bus</obj_property>
         <obj_property name="ObjectShortName">ds_to_es_bus</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_execute_stage/es_to_pms_bus" type="array">
         <obj_property name="ElementShortName">es_to_pms_bus</obj_property>
         <obj_property name="ObjectShortName">es_to_pms_bus</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_execute_stage/es_valid" type="logic">
         <obj_property name="ElementShortName">es_valid</obj_property>
         <obj_property name="ObjectShortName">es_valid</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_execute_stage/es_ready_go" type="logic">
         <obj_property name="ElementShortName">es_ready_go</obj_property>
         <obj_property name="ObjectShortName">es_ready_go</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_execute_stage/ds_to_es_bus_r" type="array">
         <obj_property name="ElementShortName">ds_to_es_bus_r</obj_property>
         <obj_property name="ObjectShortName">ds_to_es_bus_r</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_execute_stage/verify_result" type="array">
         <obj_property name="ElementShortName">verify_result</obj_property>
         <obj_property name="ObjectShortName">verify_result</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_execute_stage/alu_result" type="array">
         <obj_property name="ElementShortName">alu_result[31:0]</obj_property>
         <obj_property name="ObjectShortName">alu_result[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_execute_stage/alu_ex" type="logic">
         <obj_property name="ElementShortName">alu_ex</obj_property>
         <obj_property name="ObjectShortName">alu_ex</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_execute_stage/hi_lo_ready" type="logic">
         <obj_property name="ElementShortName">hi_lo_ready</obj_property>
         <obj_property name="ObjectShortName">hi_lo_ready</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_execute_stage/hi_lo_result" type="array">
         <obj_property name="ElementShortName">hi_lo_result[31:0]</obj_property>
         <obj_property name="ObjectShortName">hi_lo_result[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_execute_stage/op_mfc0" type="logic">
         <obj_property name="ElementShortName">op_mfc0</obj_property>
         <obj_property name="ObjectShortName">op_mfc0</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_execute_stage/op_tlb" type="logic">
         <obj_property name="ElementShortName">op_tlb</obj_property>
         <obj_property name="ObjectShortName">op_tlb</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_execute_stage/op_cache" type="logic">
         <obj_property name="ElementShortName">op_cache</obj_property>
         <obj_property name="ObjectShortName">op_cache</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_execute_stage/exception" type="array">
         <obj_property name="ElementShortName">exception</obj_property>
         <obj_property name="ObjectShortName">exception</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_execute_stage/op_mtc0" type="logic">
         <obj_property name="ElementShortName">op_mtc0</obj_property>
         <obj_property name="ObjectShortName">op_mtc0</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_execute_stage/res_from_hi_lo" type="logic">
         <obj_property name="ElementShortName">res_from_hi_lo</obj_property>
         <obj_property name="ObjectShortName">res_from_hi_lo</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_execute_stage/res_from_alu" type="logic">
         <obj_property name="ElementShortName">res_from_alu</obj_property>
         <obj_property name="ObjectShortName">res_from_alu</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_execute_stage/res_from_rt" type="logic">
         <obj_property name="ElementShortName">res_from_rt</obj_property>
         <obj_property name="ObjectShortName">res_from_rt</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_execute_stage/final_result" type="array">
         <obj_property name="ElementShortName">final_result[31:0]</obj_property>
         <obj_property name="ObjectShortName">final_result[31:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group366" type="group">
      <obj_property name="label">Pre_MEM</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="group367" type="group">
         <obj_property name="label">control</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_mem_stage/control/pipeline_flush" type="logic">
            <obj_property name="ElementShortName">pipeline_flush</obj_property>
            <obj_property name="ObjectShortName">pipeline_flush</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_mem_stage/control/load_op" type="logic">
            <obj_property name="ElementShortName">load_op</obj_property>
            <obj_property name="ObjectShortName">load_op</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_mem_stage/control/dest" type="array">
            <obj_property name="ElementShortName">dest[5:0]</obj_property>
            <obj_property name="ObjectShortName">dest[5:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_mem_stage/control/result" type="array">
            <obj_property name="ElementShortName">result[31:0]</obj_property>
            <obj_property name="ObjectShortName">result[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_mem_stage/control/data_vaddr" type="array">
            <obj_property name="ElementShortName">data_vaddr[31:0]</obj_property>
            <obj_property name="ObjectShortName">data_vaddr[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_mem_stage/control/dcache_req" type="logic">
            <obj_property name="ElementShortName">dcache_req</obj_property>
            <obj_property name="ObjectShortName">dcache_req</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_mem_stage/control/dcache_addr_ok" type="logic">
            <obj_property name="ElementShortName">dcache_addr_ok</obj_property>
            <obj_property name="ObjectShortName">dcache_addr_ok</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_mem_stage/control/dcache_wr" type="logic">
            <obj_property name="ElementShortName">dcache_wr</obj_property>
            <obj_property name="ObjectShortName">dcache_wr</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_mem_stage/control/dcache_size" type="array">
            <obj_property name="ElementShortName">dcache_size[2:0]</obj_property>
            <obj_property name="ObjectShortName">dcache_size[2:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_mem_stage/control/dcache_wstrb" type="array">
            <obj_property name="ElementShortName">dcache_wstrb[3:0]</obj_property>
            <obj_property name="ObjectShortName">dcache_wstrb[3:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_mem_stage/control/dcache_offset" type="array">
            <obj_property name="ElementShortName">dcache_offset[3:0]</obj_property>
            <obj_property name="ObjectShortName">dcache_offset[3:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_mem_stage/control/dcache_index" type="array">
            <obj_property name="ElementShortName">dcache_index[7:0]</obj_property>
            <obj_property name="ObjectShortName">dcache_index[7:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_mem_stage/control/dcache_wdata" type="array">
            <obj_property name="ElementShortName">dcache_wdata[31:0]</obj_property>
            <obj_property name="ObjectShortName">dcache_wdata[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_mem_stage/control/wr_disable" type="logic">
            <obj_property name="ElementShortName">wr_disable</obj_property>
            <obj_property name="ObjectShortName">wr_disable</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_mem_stage/control/mfc0" type="logic">
            <obj_property name="ElementShortName">mfc0</obj_property>
            <obj_property name="ObjectShortName">mfc0</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_mem_stage/control/stall" type="logic">
            <obj_property name="ElementShortName">stall</obj_property>
            <obj_property name="ObjectShortName">stall</obj_property>
         </wvobject>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_mem_stage/clk" type="logic">
         <obj_property name="ElementShortName">clk</obj_property>
         <obj_property name="ObjectShortName">clk</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_mem_stage/reset" type="logic">
         <obj_property name="ElementShortName">reset</obj_property>
         <obj_property name="ObjectShortName">reset</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_mem_stage/es_to_valid" type="logic">
         <obj_property name="ElementShortName">es_to_valid</obj_property>
         <obj_property name="ObjectShortName">es_to_valid</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_mem_stage/pms_allowin" type="logic">
         <obj_property name="ElementShortName">pms_allowin</obj_property>
         <obj_property name="ObjectShortName">pms_allowin</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_mem_stage/ms_allowin" type="logic">
         <obj_property name="ElementShortName">ms_allowin</obj_property>
         <obj_property name="ObjectShortName">ms_allowin</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_mem_stage/pms_to_valid" type="logic">
         <obj_property name="ElementShortName">pms_to_valid</obj_property>
         <obj_property name="ObjectShortName">pms_to_valid</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_mem_stage/es_to_pms_bus" type="array">
         <obj_property name="ElementShortName">es_to_pms_bus</obj_property>
         <obj_property name="ObjectShortName">es_to_pms_bus</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_mem_stage/pms_to_ms_bus" type="array">
         <obj_property name="ElementShortName">pms_to_ms_bus</obj_property>
         <obj_property name="ObjectShortName">pms_to_ms_bus</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_mem_stage/pms_valid" type="logic">
         <obj_property name="ElementShortName">pms_valid</obj_property>
         <obj_property name="ObjectShortName">pms_valid</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_mem_stage/pms_ready_go" type="logic">
         <obj_property name="ElementShortName">pms_ready_go</obj_property>
         <obj_property name="ObjectShortName">pms_ready_go</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_mem_stage/pms_to_ms_valid" type="logic">
         <obj_property name="ElementShortName">pms_to_ms_valid</obj_property>
         <obj_property name="ObjectShortName">pms_to_ms_valid</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_mem_stage/es_to_pms_bus_r" type="array">
         <obj_property name="ElementShortName">es_to_pms_bus_r</obj_property>
         <obj_property name="ObjectShortName">es_to_pms_bus_r</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_mem_stage/op_mfc0" type="logic">
         <obj_property name="ElementShortName">op_mfc0</obj_property>
         <obj_property name="ObjectShortName">op_mfc0</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_mem_stage/op_tlb" type="logic">
         <obj_property name="ElementShortName">op_tlb</obj_property>
         <obj_property name="ObjectShortName">op_tlb</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_mem_stage/op_cache" type="logic">
         <obj_property name="ElementShortName">op_cache</obj_property>
         <obj_property name="ObjectShortName">op_cache</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_mem_stage/op_eret" type="logic">
         <obj_property name="ElementShortName">op_eret</obj_property>
         <obj_property name="ObjectShortName">op_eret</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_mem_stage/mem_ex" type="logic">
         <obj_property name="ElementShortName">mem_ex</obj_property>
         <obj_property name="ObjectShortName">mem_ex</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_mem_stage/mem_exccode" type="array">
         <obj_property name="ElementShortName">mem_exccode[4:0]</obj_property>
         <obj_property name="ObjectShortName">mem_exccode[4:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_mem_stage/exception" type="array">
         <obj_property name="ElementShortName">exception</obj_property>
         <obj_property name="ObjectShortName">exception</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_mem_stage/req_valid" type="logic">
         <obj_property name="ElementShortName">req_valid</obj_property>
         <obj_property name="ObjectShortName">req_valid</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_mem_stage/req_invalid" type="logic">
         <obj_property name="ElementShortName">req_invalid</obj_property>
         <obj_property name="ObjectShortName">req_invalid</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_mem_stage/res_from_mem" type="logic">
         <obj_property name="ElementShortName">res_from_mem</obj_property>
         <obj_property name="ObjectShortName">res_from_mem</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_mem_stage/res_to_mem" type="logic">
         <obj_property name="ElementShortName">res_to_mem</obj_property>
         <obj_property name="ObjectShortName">res_to_mem</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_mem_stage/load_op" type="logic">
         <obj_property name="ElementShortName">load_op</obj_property>
         <obj_property name="ObjectShortName">load_op</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_pre_mem_stage/store_op" type="logic">
         <obj_property name="ElementShortName">store_op</obj_property>
         <obj_property name="ObjectShortName">store_op</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group409" type="group">
      <obj_property name="label">MEM</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_mem_stage/clk" type="logic">
         <obj_property name="ElementShortName">clk</obj_property>
         <obj_property name="ObjectShortName">clk</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_mem_stage/reset" type="logic">
         <obj_property name="ElementShortName">reset</obj_property>
         <obj_property name="ObjectShortName">reset</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_mem_stage/pms_to_valid" type="logic">
         <obj_property name="ElementShortName">pms_to_valid</obj_property>
         <obj_property name="ObjectShortName">pms_to_valid</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_mem_stage/ms_allowin" type="logic">
         <obj_property name="ElementShortName">ms_allowin</obj_property>
         <obj_property name="ObjectShortName">ms_allowin</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_mem_stage/ws_allowin" type="logic">
         <obj_property name="ElementShortName">ws_allowin</obj_property>
         <obj_property name="ObjectShortName">ws_allowin</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_mem_stage/ms_to_valid" type="logic">
         <obj_property name="ElementShortName">ms_to_valid</obj_property>
         <obj_property name="ObjectShortName">ms_to_valid</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_mem_stage/pms_to_ms_bus" type="array">
         <obj_property name="ElementShortName">pms_to_ms_bus</obj_property>
         <obj_property name="ObjectShortName">pms_to_ms_bus</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_mem_stage/ms_to_ws_bus" type="array">
         <obj_property name="ElementShortName">ms_to_ws_bus</obj_property>
         <obj_property name="ObjectShortName">ms_to_ws_bus</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_mem_stage/ms_valid" type="logic">
         <obj_property name="ElementShortName">ms_valid</obj_property>
         <obj_property name="ObjectShortName">ms_valid</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_mem_stage/ms_ready_go" type="logic">
         <obj_property name="ElementShortName">ms_ready_go</obj_property>
         <obj_property name="ObjectShortName">ms_ready_go</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_mem_stage/res_from_mem" type="logic">
         <obj_property name="ElementShortName">res_from_mem</obj_property>
         <obj_property name="ObjectShortName">res_from_mem</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_mem_stage/res_to_mem" type="logic">
         <obj_property name="ElementShortName">res_to_mem</obj_property>
         <obj_property name="ObjectShortName">res_to_mem</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_mem_stage/pms_to_ms_bus_r" type="array">
         <obj_property name="ElementShortName">pms_to_ms_bus_r</obj_property>
         <obj_property name="ObjectShortName">pms_to_ms_bus_r</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_mem_stage/rf_we" type="array">
         <obj_property name="ElementShortName">rf_we[3:0]</obj_property>
         <obj_property name="ObjectShortName">rf_we[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_mem_stage/mem_result" type="array">
         <obj_property name="ElementShortName">mem_result[31:0]</obj_property>
         <obj_property name="ObjectShortName">mem_result[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_mem_stage/op_mfc0" type="logic">
         <obj_property name="ElementShortName">op_mfc0</obj_property>
         <obj_property name="ObjectShortName">op_mfc0</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_mem_stage/op_tlb" type="logic">
         <obj_property name="ElementShortName">op_tlb</obj_property>
         <obj_property name="ObjectShortName">op_tlb</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_mem_stage/op_cache" type="logic">
         <obj_property name="ElementShortName">op_cache</obj_property>
         <obj_property name="ObjectShortName">op_cache</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_mem_stage/op_eret" type="logic">
         <obj_property name="ElementShortName">op_eret</obj_property>
         <obj_property name="ObjectShortName">op_eret</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_mem_stage/exception" type="array">
         <obj_property name="ElementShortName">exception</obj_property>
         <obj_property name="ObjectShortName">exception</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_mem_stage/final_result" type="array">
         <obj_property name="ElementShortName">final_result[31:0]</obj_property>
         <obj_property name="ObjectShortName">final_result[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="group410" type="group">
         <obj_property name="label">control</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_mem_stage/control/pipeline_flush" type="logic">
            <obj_property name="ElementShortName">pipeline_flush</obj_property>
            <obj_property name="ObjectShortName">pipeline_flush</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_mem_stage/control/load_op" type="logic">
            <obj_property name="ElementShortName">load_op</obj_property>
            <obj_property name="ObjectShortName">load_op</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_mem_stage/control/rf_we" type="array">
            <obj_property name="ElementShortName">rf_we[3:0]</obj_property>
            <obj_property name="ObjectShortName">rf_we[3:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_mem_stage/control/dest" type="array">
            <obj_property name="ElementShortName">dest[5:0]</obj_property>
            <obj_property name="ObjectShortName">dest[5:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_mem_stage/control/result" type="array">
            <obj_property name="ElementShortName">result[31:0]</obj_property>
            <obj_property name="ObjectShortName">result[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_mem_stage/control/phy_addr" type="array">
            <obj_property name="ElementShortName">phy_addr[31:0]</obj_property>
            <obj_property name="ObjectShortName">phy_addr[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_mem_stage/control/data_cancel" type="logic">
            <obj_property name="ElementShortName">data_cancel</obj_property>
            <obj_property name="ObjectShortName">data_cancel</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_mem_stage/control/dcache_data_ok" type="logic">
            <obj_property name="ElementShortName">dcache_data_ok</obj_property>
            <obj_property name="ObjectShortName">dcache_data_ok</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_mem_stage/control/dcache_rdata" type="array">
            <obj_property name="ElementShortName">dcache_rdata[31:0]</obj_property>
            <obj_property name="ObjectShortName">dcache_rdata[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_mem_stage/control/data_tlb_refill" type="logic">
            <obj_property name="ElementShortName">data_tlb_refill</obj_property>
            <obj_property name="ObjectShortName">data_tlb_refill</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_mem_stage/control/data_tlb_ex" type="logic">
            <obj_property name="ElementShortName">data_tlb_ex</obj_property>
            <obj_property name="ObjectShortName">data_tlb_ex</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_mem_stage/control/data_tlb_exccode" type="array">
            <obj_property name="ElementShortName">data_tlb_exccode[4:0]</obj_property>
            <obj_property name="ObjectShortName">data_tlb_exccode[4:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_mem_stage/control/wr_disable" type="logic">
            <obj_property name="ElementShortName">wr_disable</obj_property>
            <obj_property name="ObjectShortName">wr_disable</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_mem_stage/control/mfc0" type="logic">
            <obj_property name="ElementShortName">mfc0</obj_property>
            <obj_property name="ObjectShortName">mfc0</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_mem_stage/control/stall" type="logic">
            <obj_property name="ElementShortName">stall</obj_property>
            <obj_property name="ObjectShortName">stall</obj_property>
         </wvobject>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group447" type="group">
      <obj_property name="label">WB</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_wb_stage/clk" type="logic">
         <obj_property name="ElementShortName">clk</obj_property>
         <obj_property name="ObjectShortName">clk</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_wb_stage/reset" type="logic">
         <obj_property name="ElementShortName">reset</obj_property>
         <obj_property name="ObjectShortName">reset</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_wb_stage/ms_to_valid" type="logic">
         <obj_property name="ElementShortName">ms_to_valid</obj_property>
         <obj_property name="ObjectShortName">ms_to_valid</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_wb_stage/ws_allowin" type="logic">
         <obj_property name="ElementShortName">ws_allowin</obj_property>
         <obj_property name="ObjectShortName">ws_allowin</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_wb_stage/ms_to_ws_bus" type="array">
         <obj_property name="ElementShortName">ms_to_ws_bus</obj_property>
         <obj_property name="ObjectShortName">ms_to_ws_bus</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_wb_stage/debug_wb_pc" type="array">
         <obj_property name="ElementShortName">debug_wb_pc[31:0]</obj_property>
         <obj_property name="ObjectShortName">debug_wb_pc[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_wb_stage/debug_wb_rf_wen" type="array">
         <obj_property name="ElementShortName">debug_wb_rf_wen[3:0]</obj_property>
         <obj_property name="ObjectShortName">debug_wb_rf_wen[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_wb_stage/debug_wb_rf_wnum" type="array">
         <obj_property name="ElementShortName">debug_wb_rf_wnum[4:0]</obj_property>
         <obj_property name="ObjectShortName">debug_wb_rf_wnum[4:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_wb_stage/debug_wb_rf_wdata" type="array">
         <obj_property name="ElementShortName">debug_wb_rf_wdata[31:0]</obj_property>
         <obj_property name="ObjectShortName">debug_wb_rf_wdata[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_wb_stage/ws_valid" type="logic">
         <obj_property name="ElementShortName">ws_valid</obj_property>
         <obj_property name="ObjectShortName">ws_valid</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_wb_stage/ws_ready_go" type="logic">
         <obj_property name="ElementShortName">ws_ready_go</obj_property>
         <obj_property name="ObjectShortName">ws_ready_go</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_wb_stage/ms_to_ws_bus_r" type="array">
         <obj_property name="ElementShortName">ms_to_ws_bus_r</obj_property>
         <obj_property name="ObjectShortName">ms_to_ws_bus_r</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_wb_stage/final_result" type="array">
         <obj_property name="ElementShortName">final_result[31:0]</obj_property>
         <obj_property name="ObjectShortName">final_result[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_wb_stage/ex_en" type="logic">
         <obj_property name="ElementShortName">ex_en</obj_property>
         <obj_property name="ObjectShortName">ex_en</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_wb_stage/op_eret" type="logic">
         <obj_property name="ElementShortName">op_eret</obj_property>
         <obj_property name="ObjectShortName">op_eret</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_wb_stage/op_mtc0" type="logic">
         <obj_property name="ElementShortName">op_mtc0</obj_property>
         <obj_property name="ObjectShortName">op_mtc0</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_wb_stage/op_mfc0" type="logic">
         <obj_property name="ElementShortName">op_mfc0</obj_property>
         <obj_property name="ObjectShortName">op_mfc0</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_wb_stage/op_tlb" type="logic">
         <obj_property name="ElementShortName">op_tlb</obj_property>
         <obj_property name="ObjectShortName">op_tlb</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_wb_stage/op_cache" type="logic">
         <obj_property name="ElementShortName">op_cache</obj_property>
         <obj_property name="ObjectShortName">op_cache</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_wb_stage/pipeline_flush" type="logic">
         <obj_property name="ElementShortName">pipeline_flush</obj_property>
         <obj_property name="ObjectShortName">pipeline_flush</obj_property>
      </wvobject>
      <wvobject fp_name="group448" type="group">
         <obj_property name="label">control</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_wb_stage/control/pipeline_flush" type="logic">
            <obj_property name="ElementShortName">pipeline_flush</obj_property>
            <obj_property name="ObjectShortName">pipeline_flush</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_wb_stage/control/rf_we" type="array">
            <obj_property name="ElementShortName">rf_we[3:0]</obj_property>
            <obj_property name="ObjectShortName">rf_we[3:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_wb_stage/control/rf_waddr" type="array">
            <obj_property name="ElementShortName">rf_waddr[5:0]</obj_property>
            <obj_property name="ObjectShortName">rf_waddr[5:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_wb_stage/control/rf_wdata" type="array">
            <obj_property name="ElementShortName">rf_wdata[31:0]</obj_property>
            <obj_property name="ObjectShortName">rf_wdata[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_wb_stage/control/dest" type="array">
            <obj_property name="ElementShortName">dest[5:0]</obj_property>
            <obj_property name="ObjectShortName">dest[5:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_wb_stage/control/result" type="array">
            <obj_property name="ElementShortName">result[31:0]</obj_property>
            <obj_property name="ObjectShortName">result[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_wb_stage/control/wr_disable" type="logic">
            <obj_property name="ElementShortName">wr_disable</obj_property>
            <obj_property name="ObjectShortName">wr_disable</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_wb_stage/control/mfc0" type="logic">
            <obj_property name="ElementShortName">mfc0</obj_property>
            <obj_property name="ObjectShortName">mfc0</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_wb_stage/control/stall" type="logic">
            <obj_property name="ElementShortName">stall</obj_property>
            <obj_property name="ObjectShortName">stall</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_wb_stage/control/eret" type="logic">
            <obj_property name="ElementShortName">eret</obj_property>
            <obj_property name="ObjectShortName">eret</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_wb_stage/control/cache_tlb_op" type="logic">
            <obj_property name="ElementShortName">cache_tlb_op</obj_property>
            <obj_property name="ObjectShortName">cache_tlb_op</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_wb_stage/control/exception" type="array">
            <obj_property name="ElementShortName">exception</obj_property>
            <obj_property name="ObjectShortName">exception</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_wb_stage/control/pc" type="array">
            <obj_property name="ElementShortName">pc[31:0]</obj_property>
            <obj_property name="ObjectShortName">pc[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_wb_stage/control/cp0_we" type="logic">
            <obj_property name="ElementShortName">cp0_we</obj_property>
            <obj_property name="ObjectShortName">cp0_we</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_wb_stage/control/cp0_addr" type="array">
            <obj_property name="ElementShortName">cp0_addr[7:0]</obj_property>
            <obj_property name="ObjectShortName">cp0_addr[7:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_wb_stage/control/cp0_wdata" type="array">
            <obj_property name="ElementShortName">cp0_wdata[31:0]</obj_property>
            <obj_property name="ObjectShortName">cp0_wdata[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_wb_stage/control/cp0_rdata" type="array">
            <obj_property name="ElementShortName">cp0_rdata[31:0]</obj_property>
            <obj_property name="ObjectShortName">cp0_rdata[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_wb_stage/control/tlb_op" type="array">
            <obj_property name="ElementShortName">tlb_op[2:0]</obj_property>
            <obj_property name="ObjectShortName">tlb_op[2:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_wb_stage/control/cache_op" type="array">
            <obj_property name="ElementShortName">cache_op[2:0]</obj_property>
            <obj_property name="ObjectShortName">cache_op[2:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_wb_stage/control/cache_vaddr" type="array">
            <obj_property name="ElementShortName">cache_vaddr[31:0]</obj_property>
            <obj_property name="ObjectShortName">cache_vaddr[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_wb_stage/control/cache_paddr" type="array">
            <obj_property name="ElementShortName">cache_paddr[31:0]</obj_property>
            <obj_property name="ObjectShortName">cache_paddr[31:0]</obj_property>
         </wvobject>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group490" type="group">
      <obj_property name="label">CP0</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_reg_cp0/clk" type="logic">
         <obj_property name="ElementShortName">clk</obj_property>
         <obj_property name="ObjectShortName">clk</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_reg_cp0/reset" type="logic">
         <obj_property name="ElementShortName">reset</obj_property>
         <obj_property name="ObjectShortName">reset</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_reg_cp0/exception" type="array">
         <obj_property name="ElementShortName">exception</obj_property>
         <obj_property name="ObjectShortName">exception</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_reg_cp0/cp0_status_out" type="array">
         <obj_property name="ElementShortName">cp0_status_out[31:0]</obj_property>
         <obj_property name="ObjectShortName">cp0_status_out[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_reg_cp0/cp0_status" type="array">
         <obj_property name="ElementShortName">cp0_status</obj_property>
         <obj_property name="ObjectShortName">cp0_status</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_reg_cp0/cp0_cause_out" type="array">
         <obj_property name="ElementShortName">cp0_cause_out[31:0]</obj_property>
         <obj_property name="ObjectShortName">cp0_cause_out[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_reg_cp0/cp0_cause" type="array">
         <obj_property name="ElementShortName">cp0_cause</obj_property>
         <obj_property name="ObjectShortName">cp0_cause</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_reg_cp0/count_eq_compare" type="logic">
         <obj_property name="ElementShortName">count_eq_compare</obj_property>
         <obj_property name="ObjectShortName">count_eq_compare</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_reg_cp0/cp0_epc" type="array">
         <obj_property name="ElementShortName">cp0_epc[31:0]</obj_property>
         <obj_property name="ObjectShortName">cp0_epc[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_reg_cp0/cp0_badvaddr" type="array">
         <obj_property name="ElementShortName">cp0_badvaddr[31:0]</obj_property>
         <obj_property name="ObjectShortName">cp0_badvaddr[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_reg_cp0/tick" type="logic">
         <obj_property name="ElementShortName">tick</obj_property>
         <obj_property name="ObjectShortName">tick</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_reg_cp0/cp0_count" type="array">
         <obj_property name="ElementShortName">cp0_count[31:0]</obj_property>
         <obj_property name="ObjectShortName">cp0_count[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_reg_cp0/cp0_compare" type="array">
         <obj_property name="ElementShortName">cp0_compare[31:0]</obj_property>
         <obj_property name="ObjectShortName">cp0_compare[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_reg_cp0/cp0_entry_hi" type="array">
         <obj_property name="ElementShortName">cp0_entry_hi[31:0]</obj_property>
         <obj_property name="ObjectShortName">cp0_entry_hi[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_reg_cp0/cp0_entry_lo0" type="array">
         <obj_property name="ElementShortName">cp0_entry_lo0[31:0]</obj_property>
         <obj_property name="ObjectShortName">cp0_entry_lo0[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_reg_cp0/cp0_entry_lo1" type="array">
         <obj_property name="ElementShortName">cp0_entry_lo1[31:0]</obj_property>
         <obj_property name="ObjectShortName">cp0_entry_lo1[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_reg_cp0/cp0_index" type="array">
         <obj_property name="ElementShortName">cp0_index[31:0]</obj_property>
         <obj_property name="ObjectShortName">cp0_index[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_reg_cp0/tlbrw_rdata" type="array">
         <obj_property name="ElementShortName">tlbrw_rdata</obj_property>
         <obj_property name="ObjectShortName">tlbrw_rdata</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_reg_cp0/cp0_tag_lo" type="array">
         <obj_property name="ElementShortName">cp0_tag_lo[31:0]</obj_property>
         <obj_property name="ObjectShortName">cp0_tag_lo[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_reg_cp0/cp0_prid" type="array">
         <obj_property name="ElementShortName">cp0_prid[31:0]</obj_property>
         <obj_property name="ObjectShortName">cp0_prid[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_reg_cp0/cp0_ebase" type="array">
         <obj_property name="ElementShortName">cp0_ebase[31:0]</obj_property>
         <obj_property name="ObjectShortName">cp0_ebase[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_reg_cp0/offset" type="array">
         <obj_property name="ElementShortName">offset[31:0]</obj_property>
         <obj_property name="ObjectShortName">offset[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_reg_cp0/base" type="array">
         <obj_property name="ElementShortName">base[31:0]</obj_property>
         <obj_property name="ObjectShortName">base[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_reg_cp0/cp0_config0" type="array">
         <obj_property name="ElementShortName">cp0_config0[31:0]</obj_property>
         <obj_property name="ObjectShortName">cp0_config0[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_reg_cp0/cp0_config1" type="array">
         <obj_property name="ElementShortName">cp0_config1[31:0]</obj_property>
         <obj_property name="ObjectShortName">cp0_config1[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_reg_cp0/tag_from_cp0" type="logic">
         <obj_property name="ElementShortName">tag_from_cp0</obj_property>
         <obj_property name="ObjectShortName">tag_from_cp0</obj_property>
      </wvobject>
      <wvobject fp_name="group491" type="group">
         <obj_property name="label">control</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_reg_cp0/control/we" type="logic">
            <obj_property name="ElementShortName">we</obj_property>
            <obj_property name="ObjectShortName">we</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_reg_cp0/control/addr" type="array">
            <obj_property name="ElementShortName">addr[7:0]</obj_property>
            <obj_property name="ObjectShortName">addr[7:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_reg_cp0/control/wdata" type="array">
            <obj_property name="ElementShortName">wdata[31:0]</obj_property>
            <obj_property name="ObjectShortName">wdata[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_reg_cp0/control/rdata" type="array">
            <obj_property name="ElementShortName">rdata[31:0]</obj_property>
            <obj_property name="ObjectShortName">rdata[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_reg_cp0/control/ext_int" type="array">
            <obj_property name="ElementShortName">ext_int[5:0]</obj_property>
            <obj_property name="ObjectShortName">ext_int[5:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_reg_cp0/control/hw" type="array">
            <obj_property name="ElementShortName">hw[5:0]</obj_property>
            <obj_property name="ObjectShortName">hw[5:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_reg_cp0/control/sw" type="array">
            <obj_property name="ElementShortName">sw[1:0]</obj_property>
            <obj_property name="ObjectShortName">sw[1:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_reg_cp0/control/eret_flush" type="logic">
            <obj_property name="ElementShortName">eret_flush</obj_property>
            <obj_property name="ObjectShortName">eret_flush</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_reg_cp0/control/exception" type="array">
            <obj_property name="ElementShortName">exception</obj_property>
            <obj_property name="ObjectShortName">exception</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_reg_cp0/control/pc" type="array">
            <obj_property name="ElementShortName">pc[31:0]</obj_property>
            <obj_property name="ObjectShortName">pc[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_reg_cp0/control/epc" type="array">
            <obj_property name="ElementShortName">epc[31:0]</obj_property>
            <obj_property name="ObjectShortName">epc[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_reg_cp0/control/exception_vector" type="array">
            <obj_property name="ElementShortName">exception_vector[31:0]</obj_property>
            <obj_property name="ObjectShortName">exception_vector[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_reg_cp0/control/kseg0_uncached" type="logic">
            <obj_property name="ElementShortName">kseg0_uncached</obj_property>
            <obj_property name="ObjectShortName">kseg0_uncached</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_reg_cp0/control/tlb_op" type="array">
            <obj_property name="ElementShortName">tlb_op[2:0]</obj_property>
            <obj_property name="ObjectShortName">tlb_op[2:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_reg_cp0/control/tlb_asid" type="array">
            <obj_property name="ElementShortName">tlb_asid[7:0]</obj_property>
            <obj_property name="ObjectShortName">tlb_asid[7:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_reg_cp0/control/tlbrw_index" type="array">
            <obj_property name="ElementShortName">tlbrw_index[3:0]</obj_property>
            <obj_property name="ObjectShortName">tlbrw_index[3:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_reg_cp0/control/tlbrw_we" type="logic">
            <obj_property name="ElementShortName">tlbrw_we</obj_property>
            <obj_property name="ObjectShortName">tlbrw_we</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_reg_cp0/control/tlbrw_wdata" type="array">
            <obj_property name="ElementShortName">tlbrw_wdata</obj_property>
            <obj_property name="ObjectShortName">tlbrw_wdata</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_reg_cp0/control/tlbrw_rdata" type="array">
            <obj_property name="ElementShortName">tlbrw_rdata</obj_property>
            <obj_property name="ObjectShortName">tlbrw_rdata</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_reg_cp0/control/tlbp_entry_hi" type="array">
            <obj_property name="ElementShortName">tlbp_entry_hi[31:0]</obj_property>
            <obj_property name="ObjectShortName">tlbp_entry_hi[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_reg_cp0/control/tlbp_index" type="array">
            <obj_property name="ElementShortName">tlbp_index[31:0]</obj_property>
            <obj_property name="ObjectShortName">tlbp_index[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_reg_cp0/control/cache_op" type="array">
            <obj_property name="ElementShortName">cache_op[2:0]</obj_property>
            <obj_property name="ObjectShortName">cache_op[2:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_reg_cp0/control/cache_vaddr" type="array">
            <obj_property name="ElementShortName">cache_vaddr[31:0]</obj_property>
            <obj_property name="ObjectShortName">cache_vaddr[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_reg_cp0/control/cache_paddr" type="array">
            <obj_property name="ElementShortName">cache_paddr[31:0]</obj_property>
            <obj_property name="ObjectShortName">cache_paddr[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_reg_cp0/control/cache_valid" type="logic">
            <obj_property name="ElementShortName">cache_valid</obj_property>
            <obj_property name="ObjectShortName">cache_valid</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_reg_cp0/control/cache_tag" type="array">
            <obj_property name="ElementShortName">cache_tag[19:0]</obj_property>
            <obj_property name="ObjectShortName">cache_tag[19:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_reg_cp0/control/cache_dirty" type="logic">
            <obj_property name="ElementShortName">cache_dirty</obj_property>
            <obj_property name="ObjectShortName">cache_dirty</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_reg_cp0/control/cache_index" type="array">
            <obj_property name="ElementShortName">cache_index[7:0]</obj_property>
            <obj_property name="ObjectShortName">cache_index[7:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_reg_cp0/control/cache_way" type="logic">
            <obj_property name="ElementShortName">cache_way</obj_property>
            <obj_property name="ObjectShortName">cache_way</obj_property>
         </wvobject>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group547" type="group">
      <obj_property name="label">MMU</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_mmu/clk" type="logic">
         <obj_property name="ElementShortName">clk</obj_property>
         <obj_property name="ObjectShortName">clk</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_mmu/reset" type="logic">
         <obj_property name="ElementShortName">reset</obj_property>
         <obj_property name="ObjectShortName">reset</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_mmu/inst_vaddr" type="array">
         <obj_property name="ElementShortName">inst_vaddr[31:0]</obj_property>
         <obj_property name="ObjectShortName">inst_vaddr[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_mmu/data_vaddr" type="array">
         <obj_property name="ElementShortName">data_vaddr[31:0]</obj_property>
         <obj_property name="ObjectShortName">data_vaddr[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_mmu/inst_result_r" type="array">
         <obj_property name="ElementShortName">inst_result_r</obj_property>
         <obj_property name="ObjectShortName">inst_result_r</obj_property>
         <obj_property name="isExpanded"></obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_mmu/data_result_r" type="array">
         <obj_property name="ElementShortName">data_result_r</obj_property>
         <obj_property name="ObjectShortName">data_result_r</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_mmu/inst_tlb_ex_r" type="array">
         <obj_property name="ElementShortName">inst_tlb_ex_r</obj_property>
         <obj_property name="ObjectShortName">inst_tlb_ex_r</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_mmu/data_tlb_ex_r" type="array">
         <obj_property name="ElementShortName">data_tlb_ex_r</obj_property>
         <obj_property name="ObjectShortName">data_tlb_ex_r</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_mmu/\generate_mmu_enabled_code.inst_mapped " type="logic">
         <obj_property name="ElementShortName">\generate_mmu_enabled_code.inst_mapped </obj_property>
         <obj_property name="ObjectShortName">\generate_mmu_enabled_code.inst_mapped </obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_mmu/\generate_mmu_enabled_code.data_mapped " type="logic">
         <obj_property name="ElementShortName">\generate_mmu_enabled_code.data_mapped </obj_property>
         <obj_property name="ObjectShortName">\generate_mmu_enabled_code.data_mapped </obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_mmu/\generate_mmu_enabled_code.inst_tlb_result " type="array">
         <obj_property name="ElementShortName">\generate_mmu_enabled_code.inst_tlb_result </obj_property>
         <obj_property name="ObjectShortName">\generate_mmu_enabled_code.inst_tlb_result </obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_mmu/\generate_mmu_enabled_code.data_tlb_result " type="array">
         <obj_property name="ElementShortName">\generate_mmu_enabled_code.data_tlb_result </obj_property>
         <obj_property name="ObjectShortName">\generate_mmu_enabled_code.data_tlb_result </obj_property>
      </wvobject>
      <wvobject fp_name="group548" type="group">
         <obj_property name="label">control</obj_property>
         <obj_property name="DisplayName">label</obj_property>
         <obj_property name="isExpanded"></obj_property>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_mmu/control/asid" type="array">
            <obj_property name="ElementShortName">asid[7:0]</obj_property>
            <obj_property name="ObjectShortName">asid[7:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_mmu/control/kseg0_uncached" type="logic">
            <obj_property name="ElementShortName">kseg0_uncached</obj_property>
            <obj_property name="ObjectShortName">kseg0_uncached</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_mmu/control/is_user_mode" type="logic">
            <obj_property name="ElementShortName">is_user_mode</obj_property>
            <obj_property name="ObjectShortName">is_user_mode</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_mmu/control/inst_vaddr" type="array">
            <obj_property name="ElementShortName">inst_vaddr[31:0]</obj_property>
            <obj_property name="ObjectShortName">inst_vaddr[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_mmu/control/inst_mmu_result" type="array">
            <obj_property name="ElementShortName">inst_mmu_result</obj_property>
            <obj_property name="ObjectShortName">inst_mmu_result</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_mmu/control/data_vaddr" type="array">
            <obj_property name="ElementShortName">data_vaddr[31:0]</obj_property>
            <obj_property name="ObjectShortName">data_vaddr[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_mmu/control/data_mmu_result" type="array">
            <obj_property name="ElementShortName">data_mmu_result</obj_property>
            <obj_property name="ObjectShortName">data_mmu_result</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_mmu/control/tlbrw_index" type="array">
            <obj_property name="ElementShortName">tlbrw_index[3:0]</obj_property>
            <obj_property name="ObjectShortName">tlbrw_index[3:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_mmu/control/tlbrw_we" type="logic">
            <obj_property name="ElementShortName">tlbrw_we</obj_property>
            <obj_property name="ObjectShortName">tlbrw_we</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_mmu/control/tlbrw_wdata" type="array">
            <obj_property name="ElementShortName">tlbrw_wdata</obj_property>
            <obj_property name="ObjectShortName">tlbrw_wdata</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_mmu/control/tlbrw_rdata" type="array">
            <obj_property name="ElementShortName">tlbrw_rdata</obj_property>
            <obj_property name="ObjectShortName">tlbrw_rdata</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_mmu/control/tlbp_entry_hi" type="array">
            <obj_property name="ElementShortName">tlbp_entry_hi[31:0]</obj_property>
            <obj_property name="ObjectShortName">tlbp_entry_hi[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_mmu/control/tlbp_index" type="array">
            <obj_property name="ElementShortName">tlbp_index[31:0]</obj_property>
            <obj_property name="ObjectShortName">tlbp_index[31:0]</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_mmu/control/load_op" type="logic">
            <obj_property name="ElementShortName">load_op</obj_property>
            <obj_property name="ObjectShortName">load_op</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_mmu/control/store_op" type="logic">
            <obj_property name="ElementShortName">store_op</obj_property>
            <obj_property name="ObjectShortName">store_op</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_mmu/control/inst_tlb_ex" type="array">
            <obj_property name="ElementShortName">inst_tlb_ex</obj_property>
            <obj_property name="ObjectShortName">inst_tlb_ex</obj_property>
         </wvobject>
         <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_core/u_mmu/control/data_tlb_ex" type="array">
            <obj_property name="ElementShortName">data_tlb_ex</obj_property>
            <obj_property name="ObjectShortName">data_tlb_ex</obj_property>
         </wvobject>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group578" type="group">
      <obj_property name="label">ICache</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_icache/clk_g" type="logic">
         <obj_property name="ElementShortName">clk_g</obj_property>
         <obj_property name="ObjectShortName">clk_g</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_icache/resetn" type="logic">
         <obj_property name="ElementShortName">resetn</obj_property>
         <obj_property name="ObjectShortName">resetn</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_icache/IBus/req" type="logic">
         <obj_property name="ElementShortName">req</obj_property>
         <obj_property name="ObjectShortName">req</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_icache/IBus/iscache" type="logic">
         <obj_property name="ElementShortName">iscache</obj_property>
         <obj_property name="ObjectShortName">iscache</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_icache/IBus/offset" type="array">
         <obj_property name="ElementShortName">offset[3:0]</obj_property>
         <obj_property name="ObjectShortName">offset[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_icache/IBus/index" type="array">
         <obj_property name="ElementShortName">index[7:0]</obj_property>
         <obj_property name="ObjectShortName">index[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_icache/IBus/tag" type="array">
         <obj_property name="ElementShortName">tag[19:0]</obj_property>
         <obj_property name="ObjectShortName">tag[19:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_icache/IBus/cache_type" type="array">
         <obj_property name="ElementShortName">cache_type</obj_property>
         <obj_property name="ObjectShortName">cache_type</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_icache/IBus/cache_valid" type="logic">
         <obj_property name="ElementShortName">cache_valid</obj_property>
         <obj_property name="ObjectShortName">cache_valid</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_icache/IBus/cache_tag" type="array">
         <obj_property name="ElementShortName">cache_tag[19:0]</obj_property>
         <obj_property name="ObjectShortName">cache_tag[19:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_icache/IBus/cache_index" type="array">
         <obj_property name="ElementShortName">cache_index[7:0]</obj_property>
         <obj_property name="ObjectShortName">cache_index[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_icache/IBus/addr_ok" type="logic">
         <obj_property name="ElementShortName">addr_ok</obj_property>
         <obj_property name="ObjectShortName">addr_ok</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_icache/IBus/data_ok" type="logic">
         <obj_property name="ElementShortName">data_ok</obj_property>
         <obj_property name="ObjectShortName">data_ok</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_icache/IBus/rdata" type="array">
         <obj_property name="ElementShortName">rdata[31:0]</obj_property>
         <obj_property name="ObjectShortName">rdata[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_icache/rd_uncache" type="logic">
         <obj_property name="ElementShortName">rd_uncache</obj_property>
         <obj_property name="ObjectShortName">rd_uncache</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_icache/rd_req" type="logic">
         <obj_property name="ElementShortName">rd_req</obj_property>
         <obj_property name="ObjectShortName">rd_req</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_icache/rd_addr" type="array">
         <obj_property name="ElementShortName">rd_addr[31:0]</obj_property>
         <obj_property name="ObjectShortName">rd_addr[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_icache/rd_rdy" type="logic">
         <obj_property name="ElementShortName">rd_rdy</obj_property>
         <obj_property name="ObjectShortName">rd_rdy</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_icache/ret_valid" type="logic">
         <obj_property name="ElementShortName">ret_valid</obj_property>
         <obj_property name="ObjectShortName">ret_valid</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_icache/ret_data" type="array">
         <obj_property name="ElementShortName">ret_data[127:0]</obj_property>
         <obj_property name="ObjectShortName">ret_data[127:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_icache/state" type="array">
         <obj_property name="ElementShortName">state[3:0]</obj_property>
         <obj_property name="ObjectShortName">state[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_icache/state_next" type="array">
         <obj_property name="ElementShortName">state_next[3:0]</obj_property>
         <obj_property name="ObjectShortName">state_next[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_icache/uncache_rdata" type="array">
         <obj_property name="ElementShortName">uncache_rdata[31:0]</obj_property>
         <obj_property name="ObjectShortName">uncache_rdata[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_icache/read_addr" type="array">
         <obj_property name="ElementShortName">read_addr[7:0]</obj_property>
         <obj_property name="ObjectShortName">read_addr[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_icache/tagv_addr" type="array">
         <obj_property name="ElementShortName">tagv_addr[7:0]</obj_property>
         <obj_property name="ObjectShortName">tagv_addr[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_icache/write_addr" type="array">
         <obj_property name="ElementShortName">write_addr[7:0]</obj_property>
         <obj_property name="ObjectShortName">write_addr[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_icache/tagv_rdata" type="array">
         <obj_property name="ElementShortName">tagv_rdata[1:0]</obj_property>
         <obj_property name="ObjectShortName">tagv_rdata[1:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_icache/tagv_wdata" type="array">
         <obj_property name="ElementShortName">tagv_wdata</obj_property>
         <obj_property name="ObjectShortName">tagv_wdata</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_icache/tagv_we" type="array">
         <obj_property name="ElementShortName">tagv_we[1:0]</obj_property>
         <obj_property name="ObjectShortName">tagv_we[1:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_icache/data_rdata" type="array">
         <obj_property name="ElementShortName">data_rdata[1:0][3:0][31:0]</obj_property>
         <obj_property name="ObjectShortName">data_rdata[1:0][3:0][31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_icache/data_rdata_sel" type="array">
         <obj_property name="ElementShortName">data_rdata_sel[1:0][31:0]</obj_property>
         <obj_property name="ObjectShortName">data_rdata_sel[1:0][31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_icache/data_rdata_final2" type="array">
         <obj_property name="ElementShortName">data_rdata_final2[31:0]</obj_property>
         <obj_property name="ObjectShortName">data_rdata_final2[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_icache/data_wdata" type="array">
         <obj_property name="ElementShortName">data_wdata[3:0][31:0]</obj_property>
         <obj_property name="ObjectShortName">data_wdata[3:0][31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_icache/data_we" type="array">
         <obj_property name="ElementShortName">data_we[1:0][3:0]</obj_property>
         <obj_property name="ObjectShortName">data_we[1:0][3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_icache/req_buffer" type="array">
         <obj_property name="ElementShortName">req_buffer</obj_property>
         <obj_property name="ObjectShortName">req_buffer</obj_property>
         <obj_property name="isExpanded"></obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_icache/req_buffer_en" type="logic">
         <obj_property name="ElementShortName">req_buffer_en</obj_property>
         <obj_property name="ObjectShortName">req_buffer_en</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_icache/lru" type="array">
         <obj_property name="ElementShortName">lru[255:0][0:0]</obj_property>
         <obj_property name="ObjectShortName">lru[255:0][0:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_icache/hit" type="array">
         <obj_property name="ElementShortName">hit[1:0]</obj_property>
         <obj_property name="ObjectShortName">hit[1:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_icache/cache_hit" type="logic">
         <obj_property name="ElementShortName">cache_hit</obj_property>
         <obj_property name="ObjectShortName">cache_hit</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_icache/pipe_hit" type="array">
         <obj_property name="ElementShortName">pipe_hit[1:0]</obj_property>
         <obj_property name="ObjectShortName">pipe_hit[1:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_icache/pipe_cache_hit" type="logic">
         <obj_property name="ElementShortName">pipe_cache_hit</obj_property>
         <obj_property name="ObjectShortName">pipe_cache_hit</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_icache/pipe_tagv_rdata" type="array">
         <obj_property name="ElementShortName">pipe_tagv_rdata[1:0]</obj_property>
         <obj_property name="ObjectShortName">pipe_tagv_rdata[1:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_icache/pipe_wr" type="logic">
         <obj_property name="ElementShortName">pipe_wr</obj_property>
         <obj_property name="ObjectShortName">pipe_wr</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_icache/req_buffer_en_r" type="logic">
         <obj_property name="ElementShortName">req_buffer_en_r</obj_property>
         <obj_property name="ObjectShortName">req_buffer_en_r</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_icache/DATA_WIDTH" type="array">
         <obj_property name="ElementShortName">DATA_WIDTH[31:0]</obj_property>
         <obj_property name="ObjectShortName">DATA_WIDTH[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_icache/LINE_WORD_NUM" type="array">
         <obj_property name="ElementShortName">LINE_WORD_NUM[31:0]</obj_property>
         <obj_property name="ObjectShortName">LINE_WORD_NUM[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_icache/ASSOC_NUM" type="array">
         <obj_property name="ElementShortName">ASSOC_NUM[31:0]</obj_property>
         <obj_property name="ObjectShortName">ASSOC_NUM[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_icache/WAY_SIZE" type="array">
         <obj_property name="ElementShortName">WAY_SIZE[31:0]</obj_property>
         <obj_property name="ObjectShortName">WAY_SIZE[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_icache/GROUP_NUM" type="array">
         <obj_property name="ElementShortName">GROUP_NUM[31:0]</obj_property>
         <obj_property name="ObjectShortName">GROUP_NUM[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_icache/BYTES_WORD" type="array">
         <obj_property name="ElementShortName">BYTES_WORD[31:0]</obj_property>
         <obj_property name="ObjectShortName">BYTES_WORD[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_icache/INDEX_WIDTH" type="array">
         <obj_property name="ElementShortName">INDEX_WIDTH[31:0]</obj_property>
         <obj_property name="ObjectShortName">INDEX_WIDTH[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_icache/OFFSET_WIDTH" type="array">
         <obj_property name="ElementShortName">OFFSET_WIDTH[31:0]</obj_property>
         <obj_property name="ObjectShortName">OFFSET_WIDTH[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_icache/TAG_WIDTH" type="array">
         <obj_property name="ElementShortName">TAG_WIDTH[31:0]</obj_property>
         <obj_property name="ObjectShortName">TAG_WIDTH[31:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group621" type="group">
      <obj_property name="label">DCache</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/clk_g" type="logic">
         <obj_property name="ElementShortName">clk_g</obj_property>
         <obj_property name="ObjectShortName">clk_g</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/resetn" type="logic">
         <obj_property name="ElementShortName">resetn</obj_property>
         <obj_property name="ObjectShortName">resetn</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/rd_req" type="logic">
         <obj_property name="ElementShortName">rd_req</obj_property>
         <obj_property name="ObjectShortName">rd_req</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/rd_addr" type="array">
         <obj_property name="ElementShortName">rd_addr[31:0]</obj_property>
         <obj_property name="ObjectShortName">rd_addr[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/rd_rdy" type="logic">
         <obj_property name="ElementShortName">rd_rdy</obj_property>
         <obj_property name="ObjectShortName">rd_rdy</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/ret_valid" type="logic">
         <obj_property name="ElementShortName">ret_valid</obj_property>
         <obj_property name="ObjectShortName">ret_valid</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/ret_data" type="array">
         <obj_property name="ElementShortName">ret_data[127:0]</obj_property>
         <obj_property name="ObjectShortName">ret_data[127:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/wr_req" type="logic">
         <obj_property name="ElementShortName">wr_req</obj_property>
         <obj_property name="ObjectShortName">wr_req</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/wr_addr" type="array">
         <obj_property name="ElementShortName">wr_addr[31:0]</obj_property>
         <obj_property name="ObjectShortName">wr_addr[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/wr_data" type="array">
         <obj_property name="ElementShortName">wr_data[127:0]</obj_property>
         <obj_property name="ObjectShortName">wr_data[127:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/wr_rdy" type="logic">
         <obj_property name="ElementShortName">wr_rdy</obj_property>
         <obj_property name="ObjectShortName">wr_rdy</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/wr_bvalid" type="logic">
         <obj_property name="ElementShortName">wr_bvalid</obj_property>
         <obj_property name="ObjectShortName">wr_bvalid</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/urd_req" type="logic">
         <obj_property name="ElementShortName">urd_req</obj_property>
         <obj_property name="ObjectShortName">urd_req</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/urd_size" type="array">
         <obj_property name="ElementShortName">urd_size[2:0]</obj_property>
         <obj_property name="ObjectShortName">urd_size[2:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/urd_addr" type="array">
         <obj_property name="ElementShortName">urd_addr[31:0]</obj_property>
         <obj_property name="ObjectShortName">urd_addr[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/urd_rdy" type="logic">
         <obj_property name="ElementShortName">urd_rdy</obj_property>
         <obj_property name="ObjectShortName">urd_rdy</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/uret_valid" type="logic">
         <obj_property name="ElementShortName">uret_valid</obj_property>
         <obj_property name="ObjectShortName">uret_valid</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/uret_data" type="array">
         <obj_property name="ElementShortName">uret_data[31:0]</obj_property>
         <obj_property name="ObjectShortName">uret_data[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/uwr_req" type="logic">
         <obj_property name="ElementShortName">uwr_req</obj_property>
         <obj_property name="ObjectShortName">uwr_req</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/uwr_size" type="array">
         <obj_property name="ElementShortName">uwr_size[2:0]</obj_property>
         <obj_property name="ObjectShortName">uwr_size[2:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/uwr_wstrb" type="array">
         <obj_property name="ElementShortName">uwr_wstrb[3:0]</obj_property>
         <obj_property name="ObjectShortName">uwr_wstrb[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/uwr_addr" type="array">
         <obj_property name="ElementShortName">uwr_addr[31:0]</obj_property>
         <obj_property name="ObjectShortName">uwr_addr[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/uwr_data" type="array">
         <obj_property name="ElementShortName">uwr_data[31:0]</obj_property>
         <obj_property name="ObjectShortName">uwr_data[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/uwr_rdy" type="logic">
         <obj_property name="ElementShortName">uwr_rdy</obj_property>
         <obj_property name="ObjectShortName">uwr_rdy</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/uwr_bvalid" type="logic">
         <obj_property name="ElementShortName">uwr_bvalid</obj_property>
         <obj_property name="ObjectShortName">uwr_bvalid</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/store_buffer" type="array">
         <obj_property name="ElementShortName">store_buffer</obj_property>
         <obj_property name="ObjectShortName">store_buffer</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/state" type="array">
         <obj_property name="ElementShortName">state[3:0]</obj_property>
         <obj_property name="ObjectShortName">state[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/state_next" type="array">
         <obj_property name="ElementShortName">state_next[3:0]</obj_property>
         <obj_property name="ObjectShortName">state_next[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/wb_state" type="array">
         <obj_property name="ElementShortName">wb_state[2:0]</obj_property>
         <obj_property name="ObjectShortName">wb_state[2:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/wb_state_next" type="array">
         <obj_property name="ElementShortName">wb_state_next[2:0]</obj_property>
         <obj_property name="ObjectShortName">wb_state_next[2:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/uncache_rdata" type="array">
         <obj_property name="ElementShortName">uncache_rdata[31:0]</obj_property>
         <obj_property name="ObjectShortName">uncache_rdata[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/read_addr" type="array">
         <obj_property name="ElementShortName">read_addr[7:0]</obj_property>
         <obj_property name="ObjectShortName">read_addr[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/write_addr" type="array">
         <obj_property name="ElementShortName">write_addr[7:0]</obj_property>
         <obj_property name="ObjectShortName">write_addr[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/tagv_addr" type="array">
         <obj_property name="ElementShortName">tagv_addr[7:0]</obj_property>
         <obj_property name="ObjectShortName">tagv_addr[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/tagv_rdata" type="array">
         <obj_property name="ElementShortName">tagv_rdata[1:0]</obj_property>
         <obj_property name="ObjectShortName">tagv_rdata[1:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/tagv_wdata" type="array">
         <obj_property name="ElementShortName">tagv_wdata</obj_property>
         <obj_property name="ObjectShortName">tagv_wdata</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/tagv_we" type="array">
         <obj_property name="ElementShortName">tagv_we[1:0]</obj_property>
         <obj_property name="ObjectShortName">tagv_we[1:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/dirty_addr" type="array">
         <obj_property name="ElementShortName">dirty_addr[7:0]</obj_property>
         <obj_property name="ObjectShortName">dirty_addr[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/dirty_rdata" type="array">
         <obj_property name="ElementShortName">dirty_rdata[1:0]</obj_property>
         <obj_property name="ObjectShortName">dirty_rdata[1:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/dirty_wdata" type="logic">
         <obj_property name="ElementShortName">dirty_wdata</obj_property>
         <obj_property name="ObjectShortName">dirty_wdata</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/dirty_we" type="array">
         <obj_property name="ElementShortName">dirty_we[1:0]</obj_property>
         <obj_property name="ObjectShortName">dirty_we[1:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/wb_we" type="array">
         <obj_property name="ElementShortName">wb_we[1:0]</obj_property>
         <obj_property name="ObjectShortName">wb_we[1:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/data_rdata" type="array">
         <obj_property name="ElementShortName">data_rdata[1:0][3:0][31:0]</obj_property>
         <obj_property name="ObjectShortName">data_rdata[1:0][3:0][31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/data_rdata_sel" type="array">
         <obj_property name="ElementShortName">data_rdata_sel[1:0][31:0]</obj_property>
         <obj_property name="ObjectShortName">data_rdata_sel[1:0][31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/data_rdata_final1" type="array">
         <obj_property name="ElementShortName">data_rdata_final1[31:0]</obj_property>
         <obj_property name="ObjectShortName">data_rdata_final1[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/data_rdata_final2" type="array">
         <obj_property name="ElementShortName">data_rdata_final2[31:0]</obj_property>
         <obj_property name="ObjectShortName">data_rdata_final2[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/data_wdata" type="array">
         <obj_property name="ElementShortName">data_wdata[3:0][31:0]</obj_property>
         <obj_property name="ObjectShortName">data_wdata[3:0][31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/data_we" type="array">
         <obj_property name="ElementShortName">data_we[1:0][3:0][3:0]</obj_property>
         <obj_property name="ObjectShortName">data_we[1:0][3:0][3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/data_read_en" type="logic">
         <obj_property name="ElementShortName">data_read_en</obj_property>
         <obj_property name="ObjectShortName">data_read_en</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/req_buffer" type="array">
         <obj_property name="ElementShortName">req_buffer</obj_property>
         <obj_property name="ObjectShortName">req_buffer</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/req_buffer_en" type="logic">
         <obj_property name="ElementShortName">req_buffer_en</obj_property>
         <obj_property name="ObjectShortName">req_buffer_en</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/lru" type="array">
         <obj_property name="ElementShortName">lru[255:0][0:0]</obj_property>
         <obj_property name="ObjectShortName">lru[255:0][0:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/hit" type="array">
         <obj_property name="ElementShortName">hit[1:0]</obj_property>
         <obj_property name="ObjectShortName">hit[1:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/cache_ins_hit" type="array">
         <obj_property name="ElementShortName">cache_ins_hit[1:0]</obj_property>
         <obj_property name="ObjectShortName">cache_ins_hit[1:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/ins_hit" type="logic">
         <obj_property name="ElementShortName">ins_hit</obj_property>
         <obj_property name="ObjectShortName">ins_hit</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/cache_hit" type="logic">
         <obj_property name="ElementShortName">cache_hit</obj_property>
         <obj_property name="ObjectShortName">cache_hit</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/stall" type="logic">
         <obj_property name="ElementShortName">stall</obj_property>
         <obj_property name="ObjectShortName">stall</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/pipe_hit" type="array">
         <obj_property name="ElementShortName">pipe_hit[1:0]</obj_property>
         <obj_property name="ObjectShortName">pipe_hit[1:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/pipe_cache_hit" type="logic">
         <obj_property name="ElementShortName">pipe_cache_hit</obj_property>
         <obj_property name="ObjectShortName">pipe_cache_hit</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/pipe_tagv_rdata" type="array">
         <obj_property name="ElementShortName">pipe_tagv_rdata[1:0]</obj_property>
         <obj_property name="ObjectShortName">pipe_tagv_rdata[1:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/pipe_wr" type="logic">
         <obj_property name="ElementShortName">pipe_wr</obj_property>
         <obj_property name="ObjectShortName">pipe_wr</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/pipe_en" type="logic">
         <obj_property name="ElementShortName">pipe_en</obj_property>
         <obj_property name="ObjectShortName">pipe_en</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/fifo_din" type="array">
         <obj_property name="ElementShortName">fifo_din</obj_property>
         <obj_property name="ObjectShortName">fifo_din</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/fifo_wr_en" type="logic">
         <obj_property name="ElementShortName">fifo_wr_en</obj_property>
         <obj_property name="ObjectShortName">fifo_wr_en</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/fifo_rd_en" type="logic">
         <obj_property name="ElementShortName">fifo_rd_en</obj_property>
         <obj_property name="ObjectShortName">fifo_rd_en</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/fifo_rd_rst_busy" type="logic">
         <obj_property name="ElementShortName">fifo_rd_rst_busy</obj_property>
         <obj_property name="ObjectShortName">fifo_rd_rst_busy</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/fifo_full" type="logic">
         <obj_property name="ElementShortName">fifo_full</obj_property>
         <obj_property name="ObjectShortName">fifo_full</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/fifo_empty" type="logic">
         <obj_property name="ElementShortName">fifo_empty</obj_property>
         <obj_property name="ObjectShortName">fifo_empty</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/fifo_dout" type="array">
         <obj_property name="ElementShortName">fifo_dout</obj_property>
         <obj_property name="ObjectShortName">fifo_dout</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/fifo_data_valid" type="logic">
         <obj_property name="ElementShortName">fifo_data_valid</obj_property>
         <obj_property name="ObjectShortName">fifo_data_valid</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/fifo_wr_ack" type="logic">
         <obj_property name="ElementShortName">fifo_wr_ack</obj_property>
         <obj_property name="ObjectShortName">fifo_wr_ack</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/fifo_wr_rst_busy" type="logic">
         <obj_property name="ElementShortName">fifo_wr_rst_busy</obj_property>
         <obj_property name="ObjectShortName">fifo_wr_rst_busy</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/wr_data1" type="array">
         <obj_property name="ElementShortName">wr_data1[127:0]</obj_property>
         <obj_property name="ObjectShortName">wr_data1[127:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/wr_data2" type="array">
         <obj_property name="ElementShortName">wr_data2[127:0]</obj_property>
         <obj_property name="ObjectShortName">wr_data2[127:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/wr_data3" type="array">
         <obj_property name="ElementShortName">wr_data3[127:0]</obj_property>
         <obj_property name="ObjectShortName">wr_data3[127:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/STORE_BUFFER_SIZE" type="array">
         <obj_property name="ElementShortName">STORE_BUFFER_SIZE[31:0]</obj_property>
         <obj_property name="ObjectShortName">STORE_BUFFER_SIZE[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/DATA_WIDTH" type="array">
         <obj_property name="ElementShortName">DATA_WIDTH[31:0]</obj_property>
         <obj_property name="ObjectShortName">DATA_WIDTH[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/LINE_WORD_NUM" type="array">
         <obj_property name="ElementShortName">LINE_WORD_NUM[31:0]</obj_property>
         <obj_property name="ObjectShortName">LINE_WORD_NUM[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/ASSOC_NUM" type="array">
         <obj_property name="ElementShortName">ASSOC_NUM[31:0]</obj_property>
         <obj_property name="ObjectShortName">ASSOC_NUM[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/WAY_SIZE" type="array">
         <obj_property name="ElementShortName">WAY_SIZE[31:0]</obj_property>
         <obj_property name="ObjectShortName">WAY_SIZE[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/GROUP_NUM" type="array">
         <obj_property name="ElementShortName">GROUP_NUM[31:0]</obj_property>
         <obj_property name="ObjectShortName">GROUP_NUM[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/BYTES_PER_WORD" type="array">
         <obj_property name="ElementShortName">BYTES_PER_WORD[31:0]</obj_property>
         <obj_property name="ObjectShortName">BYTES_PER_WORD[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/INDEX_WIDTH" type="array">
         <obj_property name="ElementShortName">INDEX_WIDTH[31:0]</obj_property>
         <obj_property name="ObjectShortName">INDEX_WIDTH[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/OFFSET_WIDTH" type="array">
         <obj_property name="ElementShortName">OFFSET_WIDTH[31:0]</obj_property>
         <obj_property name="ObjectShortName">OFFSET_WIDTH[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_dcache/TAG_WIDTH" type="array">
         <obj_property name="ElementShortName">TAG_WIDTH[31:0]</obj_property>
         <obj_property name="ObjectShortName">TAG_WIDTH[31:0]</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group707" type="group">
      <obj_property name="label">CPU_AXI</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_axi_interface/clk" type="logic">
         <obj_property name="ElementShortName">clk</obj_property>
         <obj_property name="ObjectShortName">clk</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_axi_interface/reset" type="logic">
         <obj_property name="ElementShortName">reset</obj_property>
         <obj_property name="ObjectShortName">reset</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_axi_interface/icache_uncache" type="logic">
         <obj_property name="ElementShortName">icache_uncache</obj_property>
         <obj_property name="ObjectShortName">icache_uncache</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_axi_interface/icache_req" type="logic">
         <obj_property name="ElementShortName">icache_req</obj_property>
         <obj_property name="ObjectShortName">icache_req</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_axi_interface/icache_addr" type="array">
         <obj_property name="ElementShortName">icache_addr[31:0]</obj_property>
         <obj_property name="ObjectShortName">icache_addr[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_axi_interface/icache_addr_ready" type="logic">
         <obj_property name="ElementShortName">icache_addr_ready</obj_property>
         <obj_property name="ObjectShortName">icache_addr_ready</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_axi_interface/icache_data_ready" type="logic">
         <obj_property name="ElementShortName">icache_data_ready</obj_property>
         <obj_property name="ObjectShortName">icache_data_ready</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_axi_interface/icache_rdata" type="array">
         <obj_property name="ElementShortName">icache_rdata[127:0]</obj_property>
         <obj_property name="ObjectShortName">icache_rdata[127:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_axi_interface/dcache_rd_req" type="logic">
         <obj_property name="ElementShortName">dcache_rd_req</obj_property>
         <obj_property name="ObjectShortName">dcache_rd_req</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_axi_interface/dcache_rd_addr" type="array">
         <obj_property name="ElementShortName">dcache_rd_addr[31:0]</obj_property>
         <obj_property name="ObjectShortName">dcache_rd_addr[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_axi_interface/dcache_rd_rdy" type="logic">
         <obj_property name="ElementShortName">dcache_rd_rdy</obj_property>
         <obj_property name="ObjectShortName">dcache_rd_rdy</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_axi_interface/dcache_ret_valid" type="logic">
         <obj_property name="ElementShortName">dcache_ret_valid</obj_property>
         <obj_property name="ObjectShortName">dcache_ret_valid</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_axi_interface/dcache_ret_data" type="array">
         <obj_property name="ElementShortName">dcache_ret_data[127:0]</obj_property>
         <obj_property name="ObjectShortName">dcache_ret_data[127:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_axi_interface/dcache_wr_req" type="logic">
         <obj_property name="ElementShortName">dcache_wr_req</obj_property>
         <obj_property name="ObjectShortName">dcache_wr_req</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_axi_interface/dcache_wr_addr" type="array">
         <obj_property name="ElementShortName">dcache_wr_addr[31:0]</obj_property>
         <obj_property name="ObjectShortName">dcache_wr_addr[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_axi_interface/dcache_wr_data" type="array">
         <obj_property name="ElementShortName">dcache_wr_data[127:0]</obj_property>
         <obj_property name="ObjectShortName">dcache_wr_data[127:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_axi_interface/dcache_wr_rdy" type="logic">
         <obj_property name="ElementShortName">dcache_wr_rdy</obj_property>
         <obj_property name="ObjectShortName">dcache_wr_rdy</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_axi_interface/dcache_wr_bvalid" type="logic">
         <obj_property name="ElementShortName">dcache_wr_bvalid</obj_property>
         <obj_property name="ObjectShortName">dcache_wr_bvalid</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_axi_interface/uncache_rd_req" type="logic">
         <obj_property name="ElementShortName">uncache_rd_req</obj_property>
         <obj_property name="ObjectShortName">uncache_rd_req</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_axi_interface/uncache_rd_size" type="array">
         <obj_property name="ElementShortName">uncache_rd_size[2:0]</obj_property>
         <obj_property name="ObjectShortName">uncache_rd_size[2:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_axi_interface/uncache_rd_addr" type="array">
         <obj_property name="ElementShortName">uncache_rd_addr[31:0]</obj_property>
         <obj_property name="ObjectShortName">uncache_rd_addr[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_axi_interface/uncache_rd_rdy" type="logic">
         <obj_property name="ElementShortName">uncache_rd_rdy</obj_property>
         <obj_property name="ObjectShortName">uncache_rd_rdy</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_axi_interface/uncache_ret_valid" type="logic">
         <obj_property name="ElementShortName">uncache_ret_valid</obj_property>
         <obj_property name="ObjectShortName">uncache_ret_valid</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_axi_interface/uncache_ret_data" type="array">
         <obj_property name="ElementShortName">uncache_ret_data[31:0]</obj_property>
         <obj_property name="ObjectShortName">uncache_ret_data[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_axi_interface/uncache_wr_req" type="logic">
         <obj_property name="ElementShortName">uncache_wr_req</obj_property>
         <obj_property name="ObjectShortName">uncache_wr_req</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_axi_interface/uncache_wr_size" type="array">
         <obj_property name="ElementShortName">uncache_wr_size[2:0]</obj_property>
         <obj_property name="ObjectShortName">uncache_wr_size[2:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_axi_interface/uncache_wr_wstrb" type="array">
         <obj_property name="ElementShortName">uncache_wr_wstrb[3:0]</obj_property>
         <obj_property name="ObjectShortName">uncache_wr_wstrb[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_axi_interface/uncache_wr_addr" type="array">
         <obj_property name="ElementShortName">uncache_wr_addr[31:0]</obj_property>
         <obj_property name="ObjectShortName">uncache_wr_addr[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_axi_interface/uncache_wr_data" type="array">
         <obj_property name="ElementShortName">uncache_wr_data[31:0]</obj_property>
         <obj_property name="ObjectShortName">uncache_wr_data[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_axi_interface/uncache_wr_rdy" type="logic">
         <obj_property name="ElementShortName">uncache_wr_rdy</obj_property>
         <obj_property name="ObjectShortName">uncache_wr_rdy</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_axi_interface/uncache_wr_bvalid" type="logic">
         <obj_property name="ElementShortName">uncache_wr_bvalid</obj_property>
         <obj_property name="ObjectShortName">uncache_wr_bvalid</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_axi_interface/arid" type="array">
         <obj_property name="ElementShortName">arid[3:0]</obj_property>
         <obj_property name="ObjectShortName">arid[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_axi_interface/araddr" type="array">
         <obj_property name="ElementShortName">araddr[31:0]</obj_property>
         <obj_property name="ObjectShortName">araddr[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_axi_interface/arlen" type="array">
         <obj_property name="ElementShortName">arlen[7:0]</obj_property>
         <obj_property name="ObjectShortName">arlen[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_axi_interface/arsize" type="array">
         <obj_property name="ElementShortName">arsize[2:0]</obj_property>
         <obj_property name="ObjectShortName">arsize[2:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_axi_interface/arburst" type="array">
         <obj_property name="ElementShortName">arburst[1:0]</obj_property>
         <obj_property name="ObjectShortName">arburst[1:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_axi_interface/arlock" type="array">
         <obj_property name="ElementShortName">arlock[1:0]</obj_property>
         <obj_property name="ObjectShortName">arlock[1:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_axi_interface/arcache" type="array">
         <obj_property name="ElementShortName">arcache[3:0]</obj_property>
         <obj_property name="ObjectShortName">arcache[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_axi_interface/arprot" type="array">
         <obj_property name="ElementShortName">arprot[2:0]</obj_property>
         <obj_property name="ObjectShortName">arprot[2:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_axi_interface/arvalid" type="logic">
         <obj_property name="ElementShortName">arvalid</obj_property>
         <obj_property name="ObjectShortName">arvalid</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_axi_interface/arready" type="logic">
         <obj_property name="ElementShortName">arready</obj_property>
         <obj_property name="ObjectShortName">arready</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_axi_interface/rid" type="array">
         <obj_property name="ElementShortName">rid[3:0]</obj_property>
         <obj_property name="ObjectShortName">rid[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_axi_interface/rdata" type="array">
         <obj_property name="ElementShortName">rdata[31:0]</obj_property>
         <obj_property name="ObjectShortName">rdata[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_axi_interface/rresp" type="array">
         <obj_property name="ElementShortName">rresp[1:0]</obj_property>
         <obj_property name="ObjectShortName">rresp[1:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_axi_interface/rlast" type="logic">
         <obj_property name="ElementShortName">rlast</obj_property>
         <obj_property name="ObjectShortName">rlast</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_axi_interface/rvalid" type="logic">
         <obj_property name="ElementShortName">rvalid</obj_property>
         <obj_property name="ObjectShortName">rvalid</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_axi_interface/rready" type="logic">
         <obj_property name="ElementShortName">rready</obj_property>
         <obj_property name="ObjectShortName">rready</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_axi_interface/awid" type="array">
         <obj_property name="ElementShortName">awid[3:0]</obj_property>
         <obj_property name="ObjectShortName">awid[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_axi_interface/awaddr" type="array">
         <obj_property name="ElementShortName">awaddr[31:0]</obj_property>
         <obj_property name="ObjectShortName">awaddr[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_axi_interface/awlen" type="array">
         <obj_property name="ElementShortName">awlen[7:0]</obj_property>
         <obj_property name="ObjectShortName">awlen[7:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_axi_interface/awsize" type="array">
         <obj_property name="ElementShortName">awsize[2:0]</obj_property>
         <obj_property name="ObjectShortName">awsize[2:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_axi_interface/awburst" type="array">
         <obj_property name="ElementShortName">awburst[1:0]</obj_property>
         <obj_property name="ObjectShortName">awburst[1:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_axi_interface/awlock" type="array">
         <obj_property name="ElementShortName">awlock[1:0]</obj_property>
         <obj_property name="ObjectShortName">awlock[1:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_axi_interface/awcache" type="array">
         <obj_property name="ElementShortName">awcache[3:0]</obj_property>
         <obj_property name="ObjectShortName">awcache[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_axi_interface/awprot" type="array">
         <obj_property name="ElementShortName">awprot[2:0]</obj_property>
         <obj_property name="ObjectShortName">awprot[2:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_axi_interface/awvalid" type="logic">
         <obj_property name="ElementShortName">awvalid</obj_property>
         <obj_property name="ObjectShortName">awvalid</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_axi_interface/awready" type="logic">
         <obj_property name="ElementShortName">awready</obj_property>
         <obj_property name="ObjectShortName">awready</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_axi_interface/wid" type="array">
         <obj_property name="ElementShortName">wid[3:0]</obj_property>
         <obj_property name="ObjectShortName">wid[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_axi_interface/wdata" type="array">
         <obj_property name="ElementShortName">wdata[31:0]</obj_property>
         <obj_property name="ObjectShortName">wdata[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_axi_interface/wstrb" type="array">
         <obj_property name="ElementShortName">wstrb[3:0]</obj_property>
         <obj_property name="ObjectShortName">wstrb[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_axi_interface/wlast" type="logic">
         <obj_property name="ElementShortName">wlast</obj_property>
         <obj_property name="ObjectShortName">wlast</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_axi_interface/wvalid" type="logic">
         <obj_property name="ElementShortName">wvalid</obj_property>
         <obj_property name="ObjectShortName">wvalid</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_axi_interface/wready" type="logic">
         <obj_property name="ElementShortName">wready</obj_property>
         <obj_property name="ObjectShortName">wready</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_axi_interface/bid" type="array">
         <obj_property name="ElementShortName">bid[3:0]</obj_property>
         <obj_property name="ObjectShortName">bid[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_axi_interface/bresp" type="array">
         <obj_property name="ElementShortName">bresp[1:0]</obj_property>
         <obj_property name="ObjectShortName">bresp[1:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_axi_interface/bvalid" type="logic">
         <obj_property name="ElementShortName">bvalid</obj_property>
         <obj_property name="ObjectShortName">bvalid</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_axi_interface/bready" type="logic">
         <obj_property name="ElementShortName">bready</obj_property>
         <obj_property name="ObjectShortName">bready</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_axi_interface/icache_state" type="array">
         <obj_property name="ElementShortName">icache_state[1:0]</obj_property>
         <obj_property name="ObjectShortName">icache_state[1:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_axi_interface/icache_target_size" type="array">
         <obj_property name="ElementShortName">icache_target_size[3:0]</obj_property>
         <obj_property name="ObjectShortName">icache_target_size[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_axi_interface/icache_index" type="array">
         <obj_property name="ElementShortName">icache_index[3:0]</obj_property>
         <obj_property name="ObjectShortName">icache_index[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_axi_interface/icache_data_buffer" type="array">
         <obj_property name="ElementShortName">icache_data_buffer[127:0]</obj_property>
         <obj_property name="ObjectShortName">icache_data_buffer[127:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_axi_interface/icache_axi" type="array">
         <obj_property name="ElementShortName">icache_axi</obj_property>
         <obj_property name="ObjectShortName">icache_axi</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_axi_interface/dcache_axi" type="array">
         <obj_property name="ElementShortName">dcache_axi</obj_property>
         <obj_property name="ObjectShortName">dcache_axi</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_axi_interface/dcache_state" type="array">
         <obj_property name="ElementShortName">dcache_state[2:0]</obj_property>
         <obj_property name="ObjectShortName">dcache_state[2:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_axi_interface/dcache_target_size" type="array">
         <obj_property name="ElementShortName">dcache_target_size[3:0]</obj_property>
         <obj_property name="ObjectShortName">dcache_target_size[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_axi_interface/dcache_index" type="array">
         <obj_property name="ElementShortName">dcache_index[3:0]</obj_property>
         <obj_property name="ObjectShortName">dcache_index[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_axi_interface/dcache_data_buffer" type="array">
         <obj_property name="ElementShortName">dcache_data_buffer[127:0]</obj_property>
         <obj_property name="ObjectShortName">dcache_data_buffer[127:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_axi_interface/uncache_axi" type="array">
         <obj_property name="ElementShortName">uncache_axi</obj_property>
         <obj_property name="ObjectShortName">uncache_axi</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_axi_interface/uncache_rd_state" type="array">
         <obj_property name="ElementShortName">uncache_rd_state[1:0]</obj_property>
         <obj_property name="ObjectShortName">uncache_rd_state[1:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_axi_interface/uncache_wr_state" type="array">
         <obj_property name="ElementShortName">uncache_wr_state[1:0]</obj_property>
         <obj_property name="ObjectShortName">uncache_wr_state[1:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_axi_interface/uncache_wr_data_r" type="array">
         <obj_property name="ElementShortName">uncache_wr_data_r[31:0]</obj_property>
         <obj_property name="ObjectShortName">uncache_wr_data_r[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/tb_top/soc_lite/u_cpu/u_cpu_axi_interface/uncache_wr_wstrb_r" type="array">
         <obj_property name="ElementShortName">uncache_wr_wstrb_r[3:0]</obj_property>
         <obj_property name="ObjectShortName">uncache_wr_wstrb_r[3:0]</obj_property>
      </wvobject>
   </wvobject>
</wave_config>
