EESchema Schematic File Version 4
LIBS:baikal_be-t100-cache
EELAYER 30 0
EELAYER END
$Descr A4 8268 11693 portrait
encoding utf-8
Sheet 2 22
Title "Baikal BE-T1000"
Date "2019-10-31"
Rev "001"
Comp "chipiki.ru"
Comment1 "Baikal BE-T1000"
Comment2 "Denis Tsekh"
Comment3 "Denis Tsekh"
Comment4 "Denis Tsekh"
$EndDescr
$Sheet
S 3750 1350 800  400 
U 5DB92D70
F0 "SODIMM204" 50
F1 "SODIMM204.sch" 50
$EndSheet
$Sheet
S 3750 1950 800  400 
U 5E0FD53B
F0 "GPIO" 50
F1 "GPIO.sch" 50
$EndSheet
$Sheet
S 3750 2550 800  400 
U 5E1216DA
F0 "I2C" 50
F1 "I2C.sch" 50
$EndSheet
$Sheet
S 5550 1350 550  200 
U 5E146C43
F0 "NC" 50
F1 "NC.sch" 50
$EndSheet
$Sheet
S 3750 3150 800  400 
U 5DC17EE3
F0 "CPU_POWER" 50
F1 "CPU_POWER.sch" 50
$EndSheet
$Sheet
S 3750 3750 800  350 
U 5EB7C372
F0 "PCIE" 50
F1 "PCIE.sch" 50
$EndSheet
$Sheet
S 3750 4300 800  400 
U 5DCD79EF
F0 "Ethernet" 50
F1 "Ethernet.sch" 50
$EndSheet
$Sheet
S 3750 4900 800  400 
U 5DCF98FD
F0 "SATA" 50
F1 "SATA.sch" 50
$EndSheet
$Sheet
S 3750 5500 800  400 
U 5DD10F03
F0 "SPI" 50
F1 "SPI.sch" 50
$EndSheet
$Sheet
S 3750 6100 800  400 
U 5DD34BBA
F0 "BOOT" 50
F1 "BOOT.sch" 50
$EndSheet
$Sheet
S 3750 6700 800  400 
U 5DD78DBA
F0 "UART" 50
F1 "UART.sch" 50
$EndSheet
$Sheet
S 3750 7300 800  350 
U 5DD95AF0
F0 "ULPI" 50
F1 "ULPI.sch" 50
$EndSheet
$Sheet
S 4700 4300 800  400 
U 5E3A69A8
F0 "Ethernet_XGB" 50
F1 "Ethernet_XGB.sch" 50
$EndSheet
$Sheet
S 4650 1350 800  400 
U 5DE687AF
F0 "DDR3_chip" 50
F1 "DDR3_chip.sch" 50
$EndSheet
$Sheet
S 3750 7850 850  300 
U 5E1B7954
F0 "DEBUG" 50
F1 "CPU_DEBUG.sch" 50
$EndSheet
$EndSCHEMATC
