<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3151" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3151{left:782px;bottom:68px;letter-spacing:0.09px;}
#t2_3151{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_3151{left:808px;bottom:1141px;letter-spacing:-0.16px;}
#t4_3151{left:96px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t5_3151{left:96px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t6_3151{left:70px;bottom:1045px;}
#t7_3151{left:96px;bottom:1048px;letter-spacing:-0.14px;word-spacing:-1.24px;}
#t8_3151{left:269px;bottom:1048px;letter-spacing:-0.14px;word-spacing:-1.25px;}
#t9_3151{left:96px;bottom:1031px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#ta_3151{left:96px;bottom:1014px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tb_3151{left:96px;bottom:991px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tc_3151{left:96px;bottom:975px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#td_3151{left:96px;bottom:958px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#te_3151{left:70px;bottom:908px;letter-spacing:-0.09px;}
#tf_3151{left:156px;bottom:908px;letter-spacing:-0.1px;word-spacing:0.02px;}
#tg_3151{left:70px;bottom:884px;letter-spacing:-0.15px;word-spacing:-0.85px;}
#th_3151{left:70px;bottom:867px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#ti_3151{left:70px;bottom:841px;}
#tj_3151{left:96px;bottom:844px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tk_3151{left:96px;bottom:827px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tl_3151{left:96px;bottom:810px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tm_3151{left:296px;bottom:817px;}
#tn_3151{left:70px;bottom:784px;}
#to_3151{left:96px;bottom:787px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tp_3151{left:96px;bottom:771px;letter-spacing:-0.14px;word-spacing:-0.96px;}
#tq_3151{left:96px;bottom:754px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tr_3151{left:96px;bottom:737px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#ts_3151{left:70px;bottom:711px;}
#tt_3151{left:96px;bottom:714px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tu_3151{left:96px;bottom:697px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tv_3151{left:96px;bottom:680px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tw_3151{left:96px;bottom:664px;letter-spacing:-0.13px;}
#tx_3151{left:70px;bottom:637px;}
#ty_3151{left:96px;bottom:641px;letter-spacing:-0.14px;word-spacing:-1.17px;}
#tz_3151{left:186px;bottom:641px;letter-spacing:-0.13px;word-spacing:-1.15px;}
#t10_3151{left:96px;bottom:624px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t11_3151{left:96px;bottom:607px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t12_3151{left:96px;bottom:590px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t13_3151{left:70px;bottom:564px;}
#t14_3151{left:96px;bottom:567px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#t15_3151{left:96px;bottom:551px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t16_3151{left:96px;bottom:534px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t17_3151{left:96px;bottom:517px;letter-spacing:-0.13px;}
#t18_3151{left:70px;bottom:491px;}
#t19_3151{left:96px;bottom:494px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1a_3151{left:96px;bottom:477px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#t1b_3151{left:96px;bottom:460px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1c_3151{left:96px;bottom:444px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1d_3151{left:70px;bottom:417px;}
#t1e_3151{left:96px;bottom:421px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#t1f_3151{left:96px;bottom:404px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t1g_3151{left:96px;bottom:387px;letter-spacing:-0.14px;word-spacing:-0.69px;}
#t1h_3151{left:96px;bottom:370px;letter-spacing:-0.15px;word-spacing:-1.04px;}
#t1i_3151{left:96px;bottom:354px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t1j_3151{left:70px;bottom:327px;}
#t1k_3151{left:96px;bottom:331px;letter-spacing:-0.14px;word-spacing:-1.06px;}
#t1l_3151{left:96px;bottom:314px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1m_3151{left:96px;bottom:297px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t1n_3151{left:96px;bottom:280px;letter-spacing:-0.13px;word-spacing:-0.42px;}
#t1o_3151{left:70px;bottom:254px;}
#t1p_3151{left:96px;bottom:257px;letter-spacing:-0.14px;word-spacing:-0.76px;}
#t1q_3151{left:96px;bottom:240px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1r_3151{left:96px;bottom:224px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1s_3151{left:96px;bottom:207px;letter-spacing:-0.14px;word-spacing:-1.34px;}
#t1t_3151{left:96px;bottom:190px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t1u_3151{left:70px;bottom:133px;letter-spacing:-0.11px;}
#t1v_3151{left:92px;bottom:133px;letter-spacing:-0.11px;}
#t1w_3151{left:92px;bottom:116px;letter-spacing:-0.12px;}

.s1_3151{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3151{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3151{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3151{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_3151{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3151{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s7_3151{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3151" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3151Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3151" style="-webkit-user-select: none;"><object width="935" height="1210" data="3151/3151.svg" type="image/svg+xml" id="pdf3151" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3151" class="t s1_3151">Vol. 3A </span><span id="t2_3151" class="t s1_3151">4-51 </span>
<span id="t3_3151" class="t s2_3151">PAGING </span>
<span id="t4_3151" class="t s3_3151">PDE); then invalidate any translations for the affected linear addresses (see above); and then modify the </span>
<span id="t5_3151" class="t s3_3151">relevant paging-structure entry to set the P flag and establish modified translation(s) for the new page size. </span>
<span id="t6_3151" class="t s4_3151">• </span><span id="t7_3151" class="t s3_3151">Software should clear bit </span><span id="t8_3151" class="t s3_3151">63 of the source operand to a MOV to CR3 instruction that establishes a PCID that had </span>
<span id="t9_3151" class="t s3_3151">been used earlier for a different linear-address space (e.g., with a different value in bits 51:12 of CR3). This </span>
<span id="ta_3151" class="t s3_3151">ensures invalidation of any information that may have been cached for the previous linear-address space. </span>
<span id="tb_3151" class="t s3_3151">This assumes that both linear-address spaces use the same global pages and that it is thus not necessary to </span>
<span id="tc_3151" class="t s3_3151">invalidate any global TLB entries. If that is not the case, software should invalidate those entries by executing </span>
<span id="td_3151" class="t s3_3151">MOV to CR4 to modify CR4.PGE. </span>
<span id="te_3151" class="t s5_3151">4.10.4.3 </span><span id="tf_3151" class="t s5_3151">Optional Invalidation </span>
<span id="tg_3151" class="t s3_3151">The following items describe cases in which software may choose not to invalidate and the potential consequences </span>
<span id="th_3151" class="t s3_3151">of that choice: </span>
<span id="ti_3151" class="t s4_3151">• </span><span id="tj_3151" class="t s3_3151">If a paging-structure entry is modified to change the P flag from 0 to 1, no invalidation is necessary. This is </span>
<span id="tk_3151" class="t s3_3151">because no TLB entry or paging-structure cache entry is created with information from a paging-structure </span>
<span id="tl_3151" class="t s3_3151">entry in which the P flag is 0. </span>
<span id="tm_3151" class="t s6_3151">1 </span>
<span id="tn_3151" class="t s4_3151">• </span><span id="to_3151" class="t s3_3151">If a paging-structure entry is modified to change the accessed flag from 0 to 1, no invalidation is necessary </span>
<span id="tp_3151" class="t s3_3151">(assuming that an invalidation was performed the last time the accessed flag was changed from 1 to 0). This is </span>
<span id="tq_3151" class="t s3_3151">because no TLB entry or paging-structure cache entry is created with information from a paging-structure </span>
<span id="tr_3151" class="t s3_3151">entry in which the accessed flag is 0. </span>
<span id="ts_3151" class="t s4_3151">• </span><span id="tt_3151" class="t s3_3151">If a paging-structure entry is modified to change the R/W flag from 0 to 1, failure to perform an invalidation </span>
<span id="tu_3151" class="t s3_3151">may result in a “spurious” page-fault exception (e.g., in response to an attempted write access) but no other </span>
<span id="tv_3151" class="t s3_3151">adverse behavior. Such an exception will occur at most once for each affected linear address (see Section </span>
<span id="tw_3151" class="t s3_3151">4.10.4.1). </span>
<span id="tx_3151" class="t s4_3151">• </span><span id="ty_3151" class="t s3_3151">If CR4.SMEP </span><span id="tz_3151" class="t s3_3151">= 0 and a paging-structure entry is modified to change the U/S flag from 0 to 1, failure to perform </span>
<span id="t10_3151" class="t s3_3151">an invalidation may result in a “spurious” page-fault exception (e.g., in response to an attempted user-mode </span>
<span id="t11_3151" class="t s3_3151">access) but no other adverse behavior. Such an exception will occur at most once for each affected linear </span>
<span id="t12_3151" class="t s3_3151">address (see Section 4.10.4.1). </span>
<span id="t13_3151" class="t s4_3151">• </span><span id="t14_3151" class="t s3_3151">If a paging-structure entry is modified to change the XD flag from 1 to 0, failure to perform an invalidation may </span>
<span id="t15_3151" class="t s3_3151">result in a “spurious” page-fault exception (e.g., in response to an attempted instruction fetch) but no other </span>
<span id="t16_3151" class="t s3_3151">adverse behavior. Such an exception will occur at most once for each affected linear address (see Section </span>
<span id="t17_3151" class="t s3_3151">4.10.4.1). </span>
<span id="t18_3151" class="t s4_3151">• </span><span id="t19_3151" class="t s3_3151">If a paging-structure entry is modified to change the accessed flag from 1 to 0, failure to perform an invali- </span>
<span id="t1a_3151" class="t s3_3151">dation may result in the processor not setting that bit in response to a subsequent access to a linear address </span>
<span id="t1b_3151" class="t s3_3151">whose translation uses the entry. Software cannot interpret the bit being clear as an indication that such an </span>
<span id="t1c_3151" class="t s3_3151">access has not occurred. </span>
<span id="t1d_3151" class="t s4_3151">• </span><span id="t1e_3151" class="t s3_3151">If software modifies a paging-structure entry that identifies the final physical address for a linear address </span>
<span id="t1f_3151" class="t s3_3151">(either a PTE or a paging-structure entry in which the PS flag is 1) to change the dirty flag from 1 to 0, failure </span>
<span id="t1g_3151" class="t s3_3151">to perform an invalidation may result in the processor not setting that bit in response to a subsequent write to </span>
<span id="t1h_3151" class="t s3_3151">a linear address whose translation uses the entry. Software cannot interpret the bit being clear as an indication </span>
<span id="t1i_3151" class="t s3_3151">that such a write has not occurred. </span>
<span id="t1j_3151" class="t s4_3151">• </span><span id="t1k_3151" class="t s3_3151">The read of a paging-structure entry in translating an address being used to fetch an instruction may appear to </span>
<span id="t1l_3151" class="t s3_3151">execute before an earlier write to that paging-structure entry if there is no serializing instruction between the </span>
<span id="t1m_3151" class="t s3_3151">write and the instruction fetch. Note that the invalidating instructions identified in Section 4.10.4.1 are all </span>
<span id="t1n_3151" class="t s3_3151">serializing instructions. </span>
<span id="t1o_3151" class="t s4_3151">• </span><span id="t1p_3151" class="t s3_3151">Section 4.10.3.3 describes situations in which a single paging-structure entry may contain information cached </span>
<span id="t1q_3151" class="t s3_3151">in multiple entries in the paging-structure caches. Because all entries in these caches are invalidated by any </span>
<span id="t1r_3151" class="t s3_3151">execution of INVLPG, it is not necessary to follow the modification of such a paging-structure entry by </span>
<span id="t1s_3151" class="t s3_3151">executing INVLPG multiple times solely for the purpose of invalidating these multiple cached entries. (It may be </span>
<span id="t1t_3151" class="t s3_3151">necessary to do so to invalidate multiple TLB entries.) </span>
<span id="t1u_3151" class="t s7_3151">1. </span><span id="t1v_3151" class="t s7_3151">If it is also the case that no invalidation was performed the last time the P flag was changed from 1 to 0, the processor may use a </span>
<span id="t1w_3151" class="t s7_3151">TLB entry or paging-structure cache entry that was created when the P flag had earlier been 1. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
