irun(64): 15.20-s084: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	irun(64)	15.20-s084: Started on Jan 09, 2023 at 16:11:54 CST
irun
	/home/charlie/omgGOODonly/VSD_2023/./sim/top_tb.sv
	-sdf_file /home/charlie/omgGOODonly/VSD_2023/./syn/top_syn.sdf
	+incdir+/home/charlie/omgGOODonly/VSD_2023/./syn+/home/charlie/omgGOODonly/VSD_2023/./include+/home/charlie/omgGOODonly/VSD_2023/./sim
	+define+SYN+conv2
	-define CYCLE=12.5
	-define MAX=90000000
	+access+r
	+nc64bit
	+ncmaxdelays
	+prog_path=/home/charlie/omgGOODonly/VSD_2023/./sim/conv2

   User defined plus("+") options:
	+prog_path=/home/charlie/omgGOODonly/VSD_2023/./sim/conv2

file: /home/charlie/omgGOODonly/VSD_2023/./sim/top_tb.sv
`define CYCLE 8.0 // Cycle time
                               |
ncvlog: *W,MACNDF (/home/charlie/omgGOODonly/VSD_2023/./sim/top_tb.sv,2|31): The text macro 'CYCLE' has also been defined on the command line using the -DEFINE command line option.  The compiler will ignore the definition found in the Verilog source code.
`define MAX 90000000 // Max cycle number
                                        |
ncvlog: *W,MACNDF (/home/charlie/omgGOODonly/VSD_2023/./sim/top_tb.sv,3|40): The text macro 'MAX' has also been defined on the command line using the -DEFINE command line option.  The compiler will ignore the definition found in the Verilog source code.
    $value$plusargs("prog_path=%s", prog_path);
                  |
ncvlog: *W,NOSYST (/home/charlie/omgGOODonly/VSD_2023/./sim/top_tb.sv,137|18): System function '$value$plusargs' invoked as a task. Return value will be ignored.
      $fscanf(gf, "%h\n", GOLDEN[num]);
            |
ncvlog: *W,NOSYST (/home/charlie/omgGOODonly/VSD_2023/./sim/top_tb.sv,167|12): System function '$fscanf' invoked as a task. Return value will be ignored.
	module worklib.top_tb:sv
		errors: 0, warnings: 2
ncvlog: *W,SPDUSD: Include directory /home/charlie/omgGOODonly/VSD_2023/./include given but not used.
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 3
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
  DFFSBN latch_rst_reg ( .D(rst), .CK(clk), .SB(n5), .QB(n2) );
                     |
ncelab: *W,CUVWSP (../syn/top_syn.v,76379|21): 1 output port was not connected:
ncelab: (/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/verilog/fsa0m_a_generic_core_21.lib,5439): Q

  AXI_I_axi2m0_i_inf_Master_AXI2Min_I_axi2m0_o_inf_Master_AXI2Mout_I_axi2m1_i_inf_Master_AXI2Min_I_axi2m1_o_inf_Master_AXI2Mout_I_axi2m2_i_inf_Master_AXI2Min_I_axi2m2_o_inf_Master_AXI2Mout_I_axi2s0_i_inf_Slave_AXI2Sin_I_axi2s0_o_inf_Slave_AXI2Sout_I_axi2s1_i_inf_Slave_AXI2Sin_I_axi2s1_o_inf_Slave_AXI2Sout_I_axi2s2_i_inf_Slave_AXI2Sin_I_axi2s2_o_inf_Slave_AXI2Sout_I_axi2s3_i_inf_Slave_AXI2Sin_I_axi2s3_o_inf_Slave_AXI2Sout_I_axi2s4_i_inf_Slave_AXI2Sin_I_axi2s4_o_inf_Slave_AXI2Sout_I_axi2s5_i_inf_Slave_AXI2Sin_I_axi2s5_o_inf_Slave_AXI2Sout_I_axi2s6_i_inf_Slave_AXI2Sin_I_axi2s6_o_inf_Slave_AXI2Sout_ AXI ( 
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
ncelab: *W,CUVWSP (../syn/top_syn.v,76385|605): 3 output ports were not connected:
ncelab: (../syn/top_syn.v,3160): axi2m0_o_awready
ncelab: (../syn/top_syn.v,3160): axi2m0_o_wready
ncelab: (../syn/top_syn.v,3161): axi2m0_o_bvalid

  Arbiter_0 aw_arbiter ( .id_m0_i({id_s0_o[7], id_s0_o[7], id_s0_o[7], 
                     |
ncelab: *W,CUVWSP (../syn/top_syn.v,2265|21): 1 output port was not connected:
ncelab: (../syn/top_syn.v,1522): ready_m0_o

  CPU_wrapper_I_m02axi_i_inf_Master_M2AXIin_I_m02axi_o_inf_Master_M2AXIout_I_m12axi_i_inf_Master_M2AXIin_I_m12axi_o_inf_Master_M2AXIout_ cpu_wrapper ( 
                                                                                                                                                   |
ncelab: *W,CUVWSP (../syn/top_syn.v,76719|147): 2 output ports were not connected:
ncelab: (../syn/top_syn.v,22543): m02axi_o_wlast
ncelab: (../syn/top_syn.v,22549): m12axi_o_wlast

  CPU i_CPU ( .clk(clk), .rst(n4), .inst_i(crdata_0), .dm_data_i(crdata_1), 
          |
ncelab: *W,CUVWSP (../syn/top_syn.v,22734|10): 2 output ports were not connected:
ncelab: (../syn/top_syn.v,17617): read0_o
ncelab: (../syn/top_syn.v,17618): read1_o

  DFFSBN req0_o_reg ( .D(n3), .CK(clk), .SB(n7), .Q(req0_o) );
                  |
ncelab: *W,CUVWSP (../syn/top_syn.v,17792|18): 1 output port was not connected:
ncelab: (/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/verilog/fsa0m_a_generic_core_21.lib,5439): QB

  L1C_inst L1CI ( .clk(clk), .rst(n1), .core_req(cpureq_0), .I_out(rdata_m0), 
              |
ncelab: *W,CUVWSP (../syn/top_syn.v,22747|14): 2 output ports were not connected:
ncelab: (../syn/top_syn.v,18145): I_wreq
ncelab: (../syn/top_syn.v,18145): I_write

  DFFSBN TA_write_reg ( .D(n852), .CK(clk), .SB(n825), .Q(TA_write) );
                    |
ncelab: *W,CUVWSP (../syn/top_syn.v,18305|20): 1 output port was not connected:
ncelab: (/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/verilog/fsa0m_a_generic_core_21.lib,5439): QB

  DFFSBN da_write_reg_15_ ( .D(N346), .CK(clk), .SB(n369), .Q(da_write0[15])
                        |
ncelab: *W,CUVWSP (../syn/top_syn.v,20034|24): 1 output port was not connected:
ncelab: (/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/verilog/fsa0m_a_generic_core_21.lib,5439): QB

  DFFSBN da_write_reg_14_ ( .D(N345), .CK(clk), .SB(n369), .Q(da_write0[14])
                        |
ncelab: *W,CUVWSP (../syn/top_syn.v,20036|24): 1 output port was not connected:
ncelab: (/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/verilog/fsa0m_a_generic_core_21.lib,5439): QB

  DFFSBN da_write_reg_13_ ( .D(N344), .CK(clk), .SB(n369), .Q(da_write0[13])
                        |
ncelab: *W,CUVWSP (../syn/top_syn.v,20038|24): 1 output port was not connected:
ncelab: (/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/verilog/fsa0m_a_generic_core_21.lib,5439): QB

  DFFSBN da_write_reg_12_ ( .D(N343), .CK(clk), .SB(n369), .Q(da_write0[12])
                        |
ncelab: *W,CUVWSP (../syn/top_syn.v,20040|24): 1 output port was not connected:
ncelab: (/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/verilog/fsa0m_a_generic_core_21.lib,5439): QB

  DFFSBN da_write_reg_11_ ( .D(N342), .CK(clk), .SB(n369), .Q(da_write0[11])
                        |
ncelab: *W,CUVWSP (../syn/top_syn.v,20042|24): 1 output port was not connected:
ncelab: (/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/verilog/fsa0m_a_generic_core_21.lib,5439): QB

  DFFSBN da_write_reg_10_ ( .D(N341), .CK(clk), .SB(n369), .Q(da_write0[10])
                        |
ncelab: *W,CUVWSP (../syn/top_syn.v,20044|24): 1 output port was not connected:
ncelab: (/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/verilog/fsa0m_a_generic_core_21.lib,5439): QB

  DFFSBN da_write_reg_9_ ( .D(N340), .CK(clk), .SB(n369), .Q(da_write0[9]) );
                       |
ncelab: *W,CUVWSP (../syn/top_syn.v,20046|23): 1 output port was not connected:
ncelab: (/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/verilog/fsa0m_a_generic_core_21.lib,5439): QB

  DFFSBN da_write_reg_8_ ( .D(N339), .CK(clk), .SB(n369), .Q(da_write0[8]) );
                       |
ncelab: *W,CUVWSP (../syn/top_syn.v,20047|23): 1 output port was not connected:
ncelab: (/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/verilog/fsa0m_a_generic_core_21.lib,5439): QB

  DFFSBN da_write_reg_7_ ( .D(N338), .CK(clk), .SB(n369), .Q(da_write0[7]) );
                       |
ncelab: *W,CUVWSP (../syn/top_syn.v,20048|23): 1 output port was not connected:
ncelab: (/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/verilog/fsa0m_a_generic_core_21.lib,5439): QB

  DFFSBN da_write_reg_6_ ( .D(N337), .CK(clk), .SB(n368), .Q(da_write0[6]) );
                       |
ncelab: *W,CUVWSP (../syn/top_syn.v,20049|23): 1 output port was not connected:
ncelab: (/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/verilog/fsa0m_a_generic_core_21.lib,5439): QB

  DFFSBN da_write_reg_5_ ( .D(N336), .CK(clk), .SB(n368), .Q(da_write0[5]) );
                       |
ncelab: *W,CUVWSP (../syn/top_syn.v,20050|23): 1 output port was not connected:
ncelab: (/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/verilog/fsa0m_a_generic_core_21.lib,5439): QB

  DFFSBN da_write_reg_4_ ( .D(N335), .CK(clk), .SB(n368), .Q(da_write0[4]) );
                       |
ncelab: *W,CUVWSP (../syn/top_syn.v,20051|23): 1 output port was not connected:
ncelab: (/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/verilog/fsa0m_a_generic_core_21.lib,5439): QB

  DFFSBN da_write_reg_3_ ( .D(N334), .CK(clk), .SB(n368), .Q(da_write0[3]) );
                       |
ncelab: *W,CUVWSP (../syn/top_syn.v,20052|23): 1 output port was not connected:
ncelab: (/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/verilog/fsa0m_a_generic_core_21.lib,5439): QB

  DFFSBN da_write_reg_2_ ( .D(N333), .CK(clk), .SB(n368), .Q(da_write0[2]) );
                       |
ncelab: *W,CUVWSP (../syn/top_syn.v,20053|23): 1 output port was not connected:
ncelab: (/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/verilog/fsa0m_a_generic_core_21.lib,5439): QB

  DFFSBN da_write_reg_1_ ( .D(N332), .CK(clk), .SB(n368), .Q(da_write0[1]) );
                       |
ncelab: *W,CUVWSP (../syn/top_syn.v,20054|23): 1 output port was not connected:
ncelab: (/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/verilog/fsa0m_a_generic_core_21.lib,5439): QB

  DFFSBN da_write_reg_0_ ( .D(N331), .CK(clk), .SB(n368), .Q(da_write0[0]) );
                       |
ncelab: *W,CUVWSP (../syn/top_syn.v,20055|23): 1 output port was not connected:
ncelab: (/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/verilog/fsa0m_a_generic_core_21.lib,5439): QB

  DFFSBN DA_write_reg_15_0 ( .D(N565), .CK(clk), .SB(n368), .Q(DA_write[15])
                         |
ncelab: *W,CUVWSP (../syn/top_syn.v,20056|25): 1 output port was not connected:
ncelab: (/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/verilog/fsa0m_a_generic_core_21.lib,5439): QB

  DFFSBN DA_write_reg_14_0 ( .D(N564), .CK(clk), .SB(n368), .Q(DA_write[14])
                         |
ncelab: *W,CUVWSP (../syn/top_syn.v,20058|25): 1 output port was not connected:
ncelab: (/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/verilog/fsa0m_a_generic_core_21.lib,5439): QB

  DFFSBN DA_write_reg_13_0 ( .D(N563), .CK(clk), .SB(n368), .Q(DA_write[13])
                         |
ncelab: *W,CUVWSP (../syn/top_syn.v,20060|25): 1 output port was not connected:
ncelab: (/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/verilog/fsa0m_a_generic_core_21.lib,5439): QB

  DFFSBN DA_write_reg_12_0 ( .D(N562), .CK(clk), .SB(n368), .Q(DA_write[12])
                         |
ncelab: *W,CUVWSP (../syn/top_syn.v,20062|25): 1 output port was not connected:
ncelab: (/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/verilog/fsa0m_a_generic_core_21.lib,5439): QB

  DFFSBN DA_write_reg_11_0 ( .D(N561), .CK(clk), .SB(n368), .Q(DA_write[11])
                         |
ncelab: *W,CUVWSP (../syn/top_syn.v,20064|25): 1 output port was not connected:
ncelab: (/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/verilog/fsa0m_a_generic_core_21.lib,5439): QB

  DFFSBN DA_write_reg_10_0 ( .D(N560), .CK(clk), .SB(n367), .Q(DA_write[10])
                         |
ncelab: *W,CUVWSP (../syn/top_syn.v,20066|25): 1 output port was not connected:
ncelab: (/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/verilog/fsa0m_a_generic_core_21.lib,5439): QB

  DFFSBN DA_write_reg_9_0 ( .D(N559), .CK(clk), .SB(n367), .Q(DA_write[9]) );
                        |
ncelab: *W,CUVWSP (../syn/top_syn.v,20068|24): 1 output port was not connected:
ncelab: (/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/verilog/fsa0m_a_generic_core_21.lib,5439): QB

  DFFSBN DA_write_reg_8_0 ( .D(N558), .CK(clk), .SB(n367), .Q(DA_write[8]) );
                        |
ncelab: *W,CUVWSP (../syn/top_syn.v,20069|24): 1 output port was not connected:
ncelab: (/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/verilog/fsa0m_a_generic_core_21.lib,5439): QB

  DFFSBN DA_write_reg_7_0 ( .D(N557), .CK(clk), .SB(n367), .Q(DA_write[7]) );
                        |
ncelab: *W,CUVWSP (../syn/top_syn.v,20070|24): 1 output port was not connected:
ncelab: (/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/verilog/fsa0m_a_generic_core_21.lib,5439): QB

  DFFSBN DA_write_reg_6_0 ( .D(N556), .CK(clk), .SB(n367), .Q(DA_write[6]) );
                        |
ncelab: *W,CUVWSP (../syn/top_syn.v,20071|24): 1 output port was not connected:
ncelab: (/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/verilog/fsa0m_a_generic_core_21.lib,5439): QB

  DFFSBN DA_write_reg_5_0 ( .D(N555), .CK(clk), .SB(n367), .Q(DA_write[5]) );
                        |
ncelab: *W,CUVWSP (../syn/top_syn.v,20072|24): 1 output port was not connected:
ncelab: (/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/verilog/fsa0m_a_generic_core_21.lib,5439): QB

  DFFSBN DA_write_reg_4_0 ( .D(N554), .CK(clk), .SB(n367), .Q(DA_write[4]) );
                        |
ncelab: *W,CUVWSP (../syn/top_syn.v,20073|24): 1 output port was not connected:
ncelab: (/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/verilog/fsa0m_a_generic_core_21.lib,5439): QB

  DFFSBN DA_write_reg_3_0 ( .D(N553), .CK(clk), .SB(n367), .Q(DA_write[3]) );
                        |
ncelab: *W,CUVWSP (../syn/top_syn.v,20074|24): 1 output port was not connected:
ncelab: (/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/verilog/fsa0m_a_generic_core_21.lib,5439): QB

  DFFSBN DA_write_reg_2_0 ( .D(N552), .CK(clk), .SB(n367), .Q(DA_write[2]) );
                        |
ncelab: *W,CUVWSP (../syn/top_syn.v,20075|24): 1 output port was not connected:
ncelab: (/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/verilog/fsa0m_a_generic_core_21.lib,5439): QB

  DFFSBN DA_write_reg_1_0 ( .D(N551), .CK(clk), .SB(n367), .Q(DA_write[1]) );
                        |
ncelab: *W,CUVWSP (../syn/top_syn.v,20076|24): 1 output port was not connected:
ncelab: (/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/verilog/fsa0m_a_generic_core_21.lib,5439): QB

  DFFSBN DA_write_reg_0_0 ( .D(N550), .CK(clk), .SB(n367), .Q(DA_write[0]) );
                        |
ncelab: *W,CUVWSP (../syn/top_syn.v,20077|24): 1 output port was not connected:
ncelab: (/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/verilog/fsa0m_a_generic_core_21.lib,5439): QB

  Master_I_m2axi_i_inf_Master_M2AXIin_I_m2axi_o_inf_Master_M2AXIout__1 M0 ( 
                                                                        |
ncelab: *W,CUVWSP (../syn/top_syn.v,22790|72): 1 output port was not connected:
ncelab: (../syn/top_syn.v,22032): m2axi_o_wlast

  Master_I_m2axi_i_inf_Master_M2AXIin_I_m2axi_o_inf_Master_M2AXIout__0 M1 ( 
                                                                        |
ncelab: *W,CUVWSP (../syn/top_syn.v,22831|72): 1 output port was not connected:
ncelab: (../syn/top_syn.v,22287): m2axi_o_wlast

  ROM_wrapper_I_s2axi_i_inf_Slave_S2AXIin_I_s2axi_o_inf_Slave_S2AXIout_ rom_wrapper ( 
                                                                                  |
ncelab: *W,CUVWSP (../syn/top_syn.v,76793|82): 4 output ports were not connected:
ncelab: (../syn/top_syn.v,22886): s2axi_o_awready
ncelab: (../syn/top_syn.v,22886): s2axi_o_wready
ncelab: (../syn/top_syn.v,22887): s2axi_o_bvalid
ncelab: (../syn/top_syn.v,22889): ROM_en_o

  DMA_I_m2axi_i_inf_Master_M2AXIin_I_m2axi_o_inf_Master_M2AXIout_I_s2axi_i_inf_Slave_S2AXIin_I_s2axi_o_inf_Slave_S2AXIout_ i_dma ( 
                                                                                                                               |
ncelab: *W,CUVWSP (../syn/top_syn.v,76951|127): 1 output port was not connected:
ncelab: (../syn/top_syn.v,38769): s2axi_o_rlast

  DFFRBN STATE_reg_2_ ( .D(n263), .CK(clk), .RB(n3240), .Q(STATE[2]) );
                    |
ncelab: *W,CUVWSP (../syn/top_syn.v,37901|20): 1 output port was not connected:
ncelab: (/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/verilog/fsa0m_a_generic_core_21.lib,5144): QB

  DMA_slave_I_s2axi_i_inf_Slave_S2AXIin_I_s2axi_o_inf_Slave_S2AXIout_ dma_s ( 
                                                                          |
ncelab: *W,CUVWSP (../syn/top_syn.v,38918|74): 1 output port was not connected:
ncelab: (../syn/top_syn.v,38248): s2axi_o_rlast

  DFFRBP conv_mode_reg_2_ ( .D(n241), .CK(clk), .RB(n357), .Q(n141) );
                        |
ncelab: *W,CUVWSP (../syn/top_syn.v,75525|24): 1 output port was not connected:
ncelab: (/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/verilog/fsa0m_a_generic_core_21.lib,5193): QB

  Conv_1x1_I_param_intf_sp_ram_intf__I_bias_intf_sp_ram_intf__I_weight_intf_sp_ram_intf__I_input_intf_sp_ram_intf__I_output_intf_sp_ram_intf__ i_Conv_1x1 ( 
                                                                                                                                                        |
ncelab: *W,CUVWSP (../syn/top_syn.v,74403|152): 9 output ports were not connected:
ncelab: (../syn/top_syn.v,48050): param_intf_oe
ncelab: (../syn/top_syn.v,48051): param_intf_W_req
ncelab: (../syn/top_syn.v,48052): bias_intf_oe
ncelab: (../syn/top_syn.v,48052): bias_intf_W_req
ncelab: (../syn/top_syn.v,48053): weight_intf_oe
ncelab: (../syn/top_syn.v,48053): weight_intf_W_req
ncelab: (../syn/top_syn.v,48054): input_intf_oe
ncelab: (../syn/top_syn.v,48055): input_intf_W_req
ncelab: (../syn/top_syn.v,48055): output_intf_oe

  DFFSBN output_intf_W_req_reg ( .D(n1410), .CK(clk), .SB(n1720), .Q(
                             |
ncelab: *W,CUVWSP (../syn/top_syn.v,48534|29): 1 output port was not connected:
ncelab: (/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/verilog/fsa0m_a_generic_core_21.lib,5439): QB

  Conv_3x3_I_param_intf_sp_ram_intf__I_bias_intf_sp_ram_intf__I_weight_intf_sp_ram_intf__I_input_intf_sp_ram_intf__I_output_intf_sp_ram_intf__ i_Conv_3x3 ( 
                                                                                                                                                        |
ncelab: *W,CUVWSP (../syn/top_syn.v,74551|152): 9 output ports were not connected:
ncelab: (../syn/top_syn.v,62603): param_intf_oe
ncelab: (../syn/top_syn.v,62604): param_intf_W_req
ncelab: (../syn/top_syn.v,62605): bias_intf_oe
ncelab: (../syn/top_syn.v,62606): bias_intf_W_req
ncelab: (../syn/top_syn.v,62606): weight_intf_oe
ncelab: (../syn/top_syn.v,62607): weight_intf_W_req
ncelab: (../syn/top_syn.v,62608): input_intf_oe
ncelab: (../syn/top_syn.v,62608): input_intf_W_req
ncelab: (../syn/top_syn.v,62609): output_intf_oe

  DFFSBN output_intf_W_req_reg ( .D(n3211), .CK(clk), .SB(n1054), .Q(
                             |
ncelab: *W,CUVWSP (../syn/top_syn.v,63406|29): 1 output port was not connected:
ncelab: (/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/verilog/fsa0m_a_generic_core_21.lib,5439): QB

  FA1 U2_31 ( .A(A[31]), .B(n81), .CI(carry[31]), .S(n83) );
          |
ncelab: *W,CUVWSP (../syn/top_syn.v,52771|10): 1 output port was not connected:
ncelab: (/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/verilog/fsa0m_a_generic_core_21.lib,6746): CO

  FA1P U1_15 ( .A(A[15]), .B(B[15]), .CI(carry[15]), .S(SUM[15]) );
           |
ncelab: *W,CUVWSP (../syn/top_syn.v,53307|11): 1 output port was not connected:
ncelab: (/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/verilog/fsa0m_a_generic_core_21.lib,6805): CO

  FA1P U1_15 ( .A(A[15]), .B(B[15]), .CI(carry[15]), .S(SUM[15]) );
           |
ncelab: *W,CUVWSP (../syn/top_syn.v,53377|11): 1 output port was not connected:
ncelab: (/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/verilog/fsa0m_a_generic_core_21.lib,6805): CO

  Max_pool_I_param_intf_sp_ram_intf__I_bias_intf_sp_ram_intf__I_weight_intf_sp_ram_intf__I_input_intf_sp_ram_intf__I_output_intf_sp_ram_intf__ i_Max_pool ( 
                                                                                                                                                        |
ncelab: *W,CUVWSP (../syn/top_syn.v,74693|152): 11 output ports were not connected:
ncelab: (../syn/top_syn.v,71956): param_intf_oe
ncelab: (../syn/top_syn.v,71957): param_intf_W_req
ncelab: (../syn/top_syn.v,71958): bias_intf_cs
ncelab: (../syn/top_syn.v,71958): bias_intf_oe
ncelab: (../syn/top_syn.v,71959): bias_intf_W_req
ncelab: (../syn/top_syn.v,71959): weight_intf_cs
ncelab: (../syn/top_syn.v,71959): weight_intf_oe
ncelab: (../syn/top_syn.v,71960): weight_intf_W_req
ncelab: (../syn/top_syn.v,71961): input_intf_oe
ncelab: (../syn/top_syn.v,71961): input_intf_W_req
ncelab: (../syn/top_syn.v,71962): output_intf_oe

  DFFSBN output_intf_W_req_reg ( .D(n341), .CK(clk), .SB(n620), .Q(
                             |
ncelab: *W,CUVWSP (../syn/top_syn.v,72288|29): 1 output port was not connected:
ncelab: (/usr/cad/CBDK/CBDK018_UMC_Faraday_v1.0/orig_lib/fsa0m_a/2009Q2v2.0/GENERIC_CORE/FrontEnd/verilog/fsa0m_a_generic_core_21.lib,5439): QB

	Top level design units:
		AN2P
		AN3B1S
		AN3B1T
		AN3P
		AN4P
		AN4T
		ANTENNA
		AO112P
		AO112T
		AO13
		AO13T
		AOI112H
		AOI112HP
		AOI112HT
		AOI13HP
		AOI222H
		AOI222HP
		AOI22HP
		BHD1
		BUFB1
		BUFB2
		BUFB3
		BUFT1
		BUFT2
		BUFT3
		BUFT4
		CMPE4
		CMPE4S
		DBFRBN
		DBFRSBN
		DBHRBN
		DBHRBS
		DBZRBN
		DBZRSBN
		DELA
		DELB
		DELC
		DFCLRBN
		DFCRBN
		DFFN
		DFFP
		DFFRSBN
		DFFS
		DFTRBN
		DFTRBS
		DFZCLRBN
		DFZCRBN
		DFZN
		DFZP
		DFZRBN
		DFZRBP
		DFZRBS
		DFZRBT
		DFZRSBN
		DFZS
		DFZSBN
		DFZTRBN
		DFZTRBS
		DLHN
		DLHP
		DLHRBN
		DLHRBP
		DLHRBS
		DLHS
		FA1T
		FA2
		FA2P
		FA2S
		FA3
		FA3P
		FA3S
		FACS1
		FACS1P
		FACS1S
		FACS2
		FACS2P
		FACS2S
		GCKETF
		GCKETN
		GCKETP
		GCKETT
		HA1T
		HA2
		HA2P
		HA2T
		HA3
		HA3P
		HA3T
		JKFN
		JKFRBN
		JKFRBP
		JKZN
		JKZRBN
		JKZRBP
		MAO222
		MAO222P
		MAO222S
		MAO222T
		MULBE
		MULBEP
		MULBET
		MULPA
		MULPAP
		MULPAT
		MUX2F
		MUX2P
		MUX2T
		MUX3P
		MUX3S
		MUX3T
		MUX4
		MUX4P
		MUX4S
		MUX4T
		MUXB2P
		MUXB2T
		MUXB4
		MUXB4P
		MUXB4S
		MUXB4T
		MXL2HT
		MXL3P
		MXL3T
		ND4
		ND4P
		ND4S
		ND4T
		NR4P
		NR4S
		NR4T
		OA112T
		OA222P
		OA222T
		OA22P
		OA22T
		OAI13H
		OAI13HP
		OAI13HS
		OR3B1S
		OR3B1T
		OR3B2P
		PDI
		PDIX
		PUI
		QDBHN
		QDBHS
		QDFFN
		QDFFP
		QDFFRSBN
		QDFFS
		QDFZN
		QDFZP
		QDFZRBN
		QDFZRBP
		QDFZRBS
		QDFZRBT
		QDFZRSBN
		QDFZS
		QDLHN
		QDLHP
		QDLHRBN
		QDLHRBP
		QDLHRBS
		QDLHS
		QDLHSN
		RAM2
		RAM2S
		RAM3
		RAM3S
		RAM5
		RAM5S
		XNR2HT
		XNR3P
		XNR3S
		XNR3T
		XNR4
		XNR4P
		XNR4S
		XNR4T
		XOR4
		XOR4P
		XOR4S
		XOR4T
		dffsb_pri
		pulldown_IO
		pullup2_down_IO
		pullup_IO
		pullup_down_IO
		pullup_down_IO_IEO
		pullup_down_IO_PSCN
		pullup_down_ene_IO
		pullup_down_keep_IO
		pullup_down_keep_IO_03us
		pullup_down_keep_IO_IE
		pullup_down_keep_IO_IG
		pullup_inv_IO
		top_tb
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Reading SDF file from location "/home/charlie/omgGOODonly/VSD_2023/./syn/top_syn.sdf"
	Annotating SDF timing data:
		Compiled SDF file:     top_syn.sdf.X
		Log file:              
		Backannotation scope:  top_tb.TOP
		Configuration file:    
		MTM control:           
		Scale factors:         
		Scale type:            
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I1 O)), setting to 0 <../syn/top_syn.sdf, line 134365>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I2 O)), setting to 0 <../syn/top_syn.sdf, line 134366>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I1 O)), setting to 0 <../syn/top_syn.sdf, line 134407>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I1 O)), setting to 0 <../syn/top_syn.sdf, line 134449>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I2 O)), setting to 0 <../syn/top_syn.sdf, line 134450>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 136182>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 136191>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 136200>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 136209>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 136218>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 136227>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 136236>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 136245>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 136254>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 136263>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 136272>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 136281>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 136290>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 136501>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 136510>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 136519>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 136528>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 136537>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 138730>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 138749>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 138767>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I1 O)), setting to 0 <../syn/top_syn.sdf, line 143738>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 143790>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 144577>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 144586>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 144800>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I2 O)), setting to 0 <../syn/top_syn.sdf, line 144844>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 147554>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 148517>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 148526>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 148535>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 148544>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 148553>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 148562>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 148571>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 148638>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 148647>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 148656>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 148686>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 148695>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 148704>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 148713>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 148734>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 148743>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 148752>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 148773>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I2 O)), setting to 0 <../syn/top_syn.sdf, line 150975>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((B1==1)&&(B2==1)) (IOPATH A1 O))), setting to 0 <../syn/top_syn.sdf, line 151174>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 151182>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I1 O)), setting to 0 <../syn/top_syn.sdf, line 151709>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 151904>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 151932>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH A1 O)), setting to 0 <../syn/top_syn.sdf, line 165902>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((B1==0)&&(B2==1)) (IOPATH A1 O))), setting to 0 <../syn/top_syn.sdf, line 165903>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((B1==1)&&(B2==0)) (IOPATH A1 O))), setting to 0 <../syn/top_syn.sdf, line 165904>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((B1==1)&&(B2==1)) (IOPATH A1 O))), setting to 0 <../syn/top_syn.sdf, line 165905>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH A1 O)), setting to 0 <../syn/top_syn.sdf, line 166119>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((B1==0)&&(B2==1)) (IOPATH A1 O))), setting to 0 <../syn/top_syn.sdf, line 166120>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((B1==1)&&(B2==0)) (IOPATH A1 O))), setting to 0 <../syn/top_syn.sdf, line 166121>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((B1==1)&&(B2==1)) (IOPATH A1 O))), setting to 0 <../syn/top_syn.sdf, line 166122>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((B1==1)&&(B2==0)) (IOPATH A1 O))), setting to 0 <../syn/top_syn.sdf, line 169555>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((B1==1)&&(B2==1)) (IOPATH A1 O))), setting to 0 <../syn/top_syn.sdf, line 169556>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH A1 O)), setting to 0 <../syn/top_syn.sdf, line 171217>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((B1==0)&&(B2==1)) (IOPATH A1 O))), setting to 0 <../syn/top_syn.sdf, line 171218>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((B1==1)&&(B2==0)) (IOPATH A1 O))), setting to 0 <../syn/top_syn.sdf, line 171219>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((B1==1)&&(B2==1)) (IOPATH A1 O))), setting to 0 <../syn/top_syn.sdf, line 171220>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH A1 O)), setting to 0 <../syn/top_syn.sdf, line 173659>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((B1==0)&&(B2==1)) (IOPATH A1 O))), setting to 0 <../syn/top_syn.sdf, line 173660>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((B1==1)&&(B2==0)) (IOPATH A1 O))), setting to 0 <../syn/top_syn.sdf, line 173661>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((B1==1)&&(B2==1)) (IOPATH A1 O))), setting to 0 <../syn/top_syn.sdf, line 173662>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 175897>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 175906>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH A1 O)), setting to 0 <../syn/top_syn.sdf, line 184331>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((B1==0)&&(B2==1)) (IOPATH A1 O))), setting to 0 <../syn/top_syn.sdf, line 184332>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((B1==1)&&(B2==0)) (IOPATH A1 O))), setting to 0 <../syn/top_syn.sdf, line 184333>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((B1==1)&&(B2==1)) (IOPATH A1 O))), setting to 0 <../syn/top_syn.sdf, line 184334>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH A1 O)), setting to 0 <../syn/top_syn.sdf, line 184776>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((B1==0)&&(B2==0)) (IOPATH A1 O))), setting to 0 <../syn/top_syn.sdf, line 184777>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((B1==0)&&(B2==1)) (IOPATH A1 O))), setting to 0 <../syn/top_syn.sdf, line 184778>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((B1==1)&&(B2==0)) (IOPATH A1 O))), setting to 0 <../syn/top_syn.sdf, line 184779>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH A1 O)), setting to 0 <../syn/top_syn.sdf, line 184814>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((B1==0)&&(B2==1)) (IOPATH A1 O))), setting to 0 <../syn/top_syn.sdf, line 184815>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((B1==1)&&(B2==0)) (IOPATH A1 O))), setting to 0 <../syn/top_syn.sdf, line 184816>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((B1==1)&&(B2==1)) (IOPATH A1 O))), setting to 0 <../syn/top_syn.sdf, line 184817>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH A1 O)), setting to 0 <../syn/top_syn.sdf, line 185271>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((B1==0)&&(B2==0)) (IOPATH A1 O))), setting to 0 <../syn/top_syn.sdf, line 185272>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((B1==0)&&(B2==1)) (IOPATH A1 O))), setting to 0 <../syn/top_syn.sdf, line 185273>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((B1==1)&&(B2==0)) (IOPATH A1 O))), setting to 0 <../syn/top_syn.sdf, line 185274>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 294440>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 295437>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 295519>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 295923>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 297161>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 302660>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 303939>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 305534>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I2 O)), setting to 0 <../syn/top_syn.sdf, line 322992>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I2 O)), setting to 0 <../syn/top_syn.sdf, line 323002>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 328707>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 331896>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 331914>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 331952>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 331971>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 337983>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 338782>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 357479>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 357480>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 357481>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 357482>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 358236>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 358259>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 358367>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH A1 O)), setting to 0 <../syn/top_syn.sdf, line 358493>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((B1==0)&&(B2==1)) (IOPATH A1 O))), setting to 0 <../syn/top_syn.sdf, line 358494>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((B1==1)&&(B2==0)) (IOPATH A1 O))), setting to 0 <../syn/top_syn.sdf, line 358495>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((B1==1)&&(B2==1)) (IOPATH A1 O))), setting to 0 <../syn/top_syn.sdf, line 358496>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH A1 O)), setting to 0 <../syn/top_syn.sdf, line 358507>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((B1==0)&&(B2==1)) (IOPATH A1 O))), setting to 0 <../syn/top_syn.sdf, line 358508>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((B1==1)&&(B2==0)) (IOPATH A1 O))), setting to 0 <../syn/top_syn.sdf, line 358509>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((B1==1)&&(B2==1)) (IOPATH A1 O))), setting to 0 <../syn/top_syn.sdf, line 358510>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH A1 O)), setting to 0 <../syn/top_syn.sdf, line 360304>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((B1==0)&&(B2==1)) (IOPATH A1 O))), setting to 0 <../syn/top_syn.sdf, line 360305>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((B1==1)&&(B2==0)) (IOPATH A1 O))), setting to 0 <../syn/top_syn.sdf, line 360306>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((B1==1)&&(B2==1)) (IOPATH A1 O))), setting to 0 <../syn/top_syn.sdf, line 360307>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH A1 O)), setting to 0 <../syn/top_syn.sdf, line 360347>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((B1==0)&&(B2==1)) (IOPATH A1 O))), setting to 0 <../syn/top_syn.sdf, line 360348>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((B1==1)&&(B2==0)) (IOPATH A1 O))), setting to 0 <../syn/top_syn.sdf, line 360349>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((B1==1)&&(B2==1)) (IOPATH A1 O))), setting to 0 <../syn/top_syn.sdf, line 360350>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 360982>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 361111>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 361267>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 361276>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 361285>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 368470>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 368819>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 370337>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 370477>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 370486>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 370504>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I2 O)), setting to 0 <../syn/top_syn.sdf, line 370632>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 371507>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 371516>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 371525>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 371534>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH A1 O)), setting to 0 <../syn/top_syn.sdf, line 371564>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((B1==0)&&(B2==0)) (IOPATH A1 O))), setting to 0 <../syn/top_syn.sdf, line 371565>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((B1==0)&&(B2==1)) (IOPATH A1 O))), setting to 0 <../syn/top_syn.sdf, line 371566>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((B1==1)&&(B2==0)) (IOPATH A1 O))), setting to 0 <../syn/top_syn.sdf, line 371567>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 371667>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 371676>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 371694>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 371703>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 371915>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 371916>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 371917>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 371918>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 371919>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 371920>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 371921>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 371922>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 371931>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I1 O)), setting to 0 <../syn/top_syn.sdf, line 372185>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 372286>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I1 O)), setting to 0 <../syn/top_syn.sdf, line 372441>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 372570>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 410136>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I1 O)), setting to 0 <../syn/top_syn.sdf, line 412306>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND (I1==1) (IOPATH I2 O))), setting to 0 <../syn/top_syn.sdf, line 412472>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 413154>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 413163>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 413222>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 413353>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 416768>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 416862>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 416898>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 416907>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 416916>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 419288>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 419382>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 419418>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 419427>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 419436>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 421808>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 421902>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 421938>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 421947>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 421956>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 424328>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 424422>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 424458>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 424467>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 424476>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 426848>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 426942>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 426978>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 426987>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 426996>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 429368>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 429462>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 429498>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 429507>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 429516>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 431888>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 431982>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 432018>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 432027>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 432036>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 434408>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 434502>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 434538>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 434547>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 434556>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 436928>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 437022>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 437058>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 437067>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 437076>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 440803>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 443220>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 443229>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 443238>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 443792>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 443810>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 443819>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 454129>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 454130>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 454131>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 454132>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 454133>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 454134>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 454135>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 454136>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 454283>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 454284>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 454285>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH A1 O)), setting to 0 <../syn/top_syn.sdf, line 454843>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((B1==0)&&(B2==1)) (IOPATH A1 O))), setting to 0 <../syn/top_syn.sdf, line 454844>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((B1==1)&&(B2==0)) (IOPATH A1 O))), setting to 0 <../syn/top_syn.sdf, line 454845>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((B1==1)&&(B2==1)) (IOPATH A1 O))), setting to 0 <../syn/top_syn.sdf, line 454846>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((B1==1)&&(B2==1)) (IOPATH A1 O))), setting to 0 <../syn/top_syn.sdf, line 454954>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((B1==1)&&(B2==1)) (IOPATH A2 O))), setting to 0 <../syn/top_syn.sdf, line 454958>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 454962>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I1 O)), setting to 0 <../syn/top_syn.sdf, line 456630>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 456693>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 456702>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 456711>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 456720>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 456729>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 456738>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 456747>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 456756>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 456765>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 456774>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 456783>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 456792>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 456801>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 456810>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 456819>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 456828>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 456837>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 456846>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 456855>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 456864>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 456873>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 456882>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 456891>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 456900>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 456923>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 456971>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 456980>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 456989>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 457051>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 457060>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 457122>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 459336>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 460915>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 461627>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH A1 O)), setting to 0 <../syn/top_syn.sdf, line 472278>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((C1==0)&&(C2==1)) (IOPATH A1 O))), setting to 0 <../syn/top_syn.sdf, line 472279>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((C1==1)&&(C2==0)) (IOPATH A1 O))), setting to 0 <../syn/top_syn.sdf, line 472280>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((C1==1)&&(C2==1)) (IOPATH A1 O))), setting to 0 <../syn/top_syn.sdf, line 472281>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 473436>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 473437>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 473438>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 473439>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 473440>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 473441>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 473442>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 473443>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 477065>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH A1 O)), setting to 0 <../syn/top_syn.sdf, line 482224>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND (((B1==0)&&(B2==0))&&(B3==0)) (IOPATH A1 O))), setting to 0 <../syn/top_syn.sdf, line 482225>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND (((B1==0)&&(B2==0))&&(B3==1)) (IOPATH A1 O))), setting to 0 <../syn/top_syn.sdf, line 482226>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND (((B1==0)&&(B2==1))&&(B3==0)) (IOPATH A1 O))), setting to 0 <../syn/top_syn.sdf, line 482227>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND (((B1==0)&&(B2==1))&&(B3==1)) (IOPATH A1 O))), setting to 0 <../syn/top_syn.sdf, line 482228>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND (((B1==1)&&(B2==0))&&(B3==0)) (IOPATH A1 O))), setting to 0 <../syn/top_syn.sdf, line 482229>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND (((B1==1)&&(B2==0))&&(B3==1)) (IOPATH A1 O))), setting to 0 <../syn/top_syn.sdf, line 482230>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND (((B1==1)&&(B2==1))&&(B3==0)) (IOPATH A1 O))), setting to 0 <../syn/top_syn.sdf, line 482231>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH A1 O)), setting to 0 <../syn/top_syn.sdf, line 482295>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((B1==0)&&(B2==0)) (IOPATH A1 O))), setting to 0 <../syn/top_syn.sdf, line 482296>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((B1==0)&&(B2==1)) (IOPATH A1 O))), setting to 0 <../syn/top_syn.sdf, line 482297>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((B1==1)&&(B2==0)) (IOPATH A1 O))), setting to 0 <../syn/top_syn.sdf, line 482298>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 482420>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 482688>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 482738>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 500881>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 500899>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I2 O)), setting to 0 <../syn/top_syn.sdf, line 504660>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 506218>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 506227>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 506236>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 506929>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 506938>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 506947>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 506956>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 506965>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 506974>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 506983>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 506992>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 507001>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 507010>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 507019>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 507028>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 507037>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 507046>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I2 O)), setting to 0 <../syn/top_syn.sdf, line 507363>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 507993>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 508012>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I2 O)), setting to 0 <../syn/top_syn.sdf, line 508309>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I1 O)), setting to 0 <../syn/top_syn.sdf, line 508753>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 530531>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 531133>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 531134>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 531135>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 531136>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 531137>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 531138>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 531139>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 531140>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 532573>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 532574>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 532575>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 532576>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 532577>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 532578>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 532579>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 532580>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 532597>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 532598>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 532599>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 532600>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 532601>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 532602>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 532603>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 532604>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 532621>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 532622>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 532623>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 532624>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 532625>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 532626>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 532627>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 532628>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 532645>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 532646>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 532647>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 532648>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 532649>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 532650>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 532651>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 532652>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 532669>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 532670>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 532671>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 532672>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 532673>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 532674>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 532675>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 532676>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 532693>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 532694>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 532695>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 532696>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 532697>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 532698>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 532699>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 532700>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 532717>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 532718>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 532719>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 532720>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 532721>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 532722>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 532723>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 532724>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 532741>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 532742>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 532743>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 532744>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 532745>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 532746>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 532747>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 532748>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 532765>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 532766>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 532767>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 532768>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 532769>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 532770>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 532771>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 532772>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 532789>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 532790>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 532791>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 532792>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 532793>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 532794>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 532795>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 532796>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 532813>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 532814>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 532815>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 532816>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 532817>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 532818>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 532819>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 532820>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 532837>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 532838>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 532839>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 532840>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 532841>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 532842>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 532843>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 532844>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 532861>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 532862>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 532863>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 532864>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 532865>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 532866>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 532867>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 532868>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 532885>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 532886>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 532887>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 532888>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 532889>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 532890>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 532891>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 532892>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 532909>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 532910>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 532911>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 532912>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 532913>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 532914>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 532915>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 532916>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 532933>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 532934>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 532935>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 532936>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 532937>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 532938>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 532939>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 532940>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 532957>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 532958>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 532959>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 532960>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 532961>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 532962>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 532963>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 532964>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 532981>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 532982>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 532983>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 532984>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 532985>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 532986>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 532987>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 532988>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 533005>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533006>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533007>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533008>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 533009>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533010>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533011>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533012>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 533029>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533030>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533031>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533032>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 533033>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533034>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533035>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533036>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 533053>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533054>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533055>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533056>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 533057>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533058>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533059>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533060>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 533077>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533078>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533079>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533080>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 533081>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533082>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533083>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533084>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 533101>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533102>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533103>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533104>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 533105>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533106>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533107>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533108>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 533125>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533126>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533127>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533128>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 533129>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533130>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533131>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533132>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 533149>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533150>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533151>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533152>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 533153>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533154>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533155>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533156>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 533173>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533174>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533175>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533176>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 533177>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533178>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533179>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533180>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 533197>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533198>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533199>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533200>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 533201>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533202>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533203>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533204>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 533221>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533222>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533223>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533224>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 533225>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533226>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533227>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533228>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 533245>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533246>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533247>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533248>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 533249>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533250>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533251>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533252>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 533269>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533270>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533271>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533272>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 533273>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533274>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533275>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533276>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 533293>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533294>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533295>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533296>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 533297>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533298>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533299>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533300>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH I O)), setting to 0 <../syn/top_syn.sdf, line 533363>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 533380>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533381>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533382>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533383>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 533384>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533385>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533386>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533387>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 533422>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533423>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533424>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533425>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 533426>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533427>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533428>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533429>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 533446>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533447>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533448>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533449>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 533450>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533451>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533452>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533453>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 533470>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533471>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533472>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533473>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 533474>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533475>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533476>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533477>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 533494>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533495>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533496>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533497>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 533498>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533499>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533500>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533501>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 533518>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533519>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533520>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533521>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 533522>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533523>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533524>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533525>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 533542>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533543>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533544>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533545>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 533546>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533547>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533548>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533549>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 533575>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533576>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533577>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533578>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 533579>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533580>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533581>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533582>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 533599>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533600>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533601>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533602>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 533603>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533604>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533605>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533606>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 533623>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533624>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533625>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533626>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 533627>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533628>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533629>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533630>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 533827>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533828>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533829>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533830>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 533831>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533832>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533833>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533834>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 533851>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533852>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533853>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533854>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 533855>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533856>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533857>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533858>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 533875>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533876>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533877>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533878>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 533879>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533880>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533881>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533882>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 533908>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533909>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533910>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533911>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 533912>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533913>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533914>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533915>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 533932>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533933>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533934>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533935>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 533936>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533937>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533938>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533939>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 533956>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533957>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533958>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533959>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 533960>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533961>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533962>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533963>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 533980>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533981>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533982>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 533983>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 533984>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533985>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533986>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 533987>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH A2 O)), setting to 0 <../syn/top_syn.sdf, line 534000>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((B1==0)&&(B2==0)) (IOPATH A2 O))), setting to 0 <../syn/top_syn.sdf, line 534001>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((B1==0)&&(B2==1)) (IOPATH A2 O))), setting to 0 <../syn/top_syn.sdf, line 534002>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((B1==1)&&(B2==0)) (IOPATH A2 O))), setting to 0 <../syn/top_syn.sdf, line 534003>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 534004>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534005>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534006>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534007>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 534008>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534009>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534010>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534011>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 534100>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534101>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534102>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534103>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 534104>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534105>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534106>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534107>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 534124>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534125>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534126>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534127>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 534128>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534129>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534130>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534131>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 534148>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534149>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534150>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534151>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 534152>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534153>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534154>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534155>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 534172>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534173>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534174>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534175>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 534176>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534177>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534178>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534179>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 534196>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534197>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534198>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534199>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 534200>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534201>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534202>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534203>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 534220>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534221>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534222>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534223>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 534224>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534225>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534226>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534227>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 534244>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534245>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534246>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534247>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 534248>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534249>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534250>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534251>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 534268>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534269>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534270>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534271>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 534272>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534273>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534274>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534275>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 534292>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534293>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534294>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534295>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 534296>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534297>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534298>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534299>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 534316>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534317>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534318>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534319>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 534320>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534321>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534322>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534323>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 534340>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534341>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534342>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534343>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 534344>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534345>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534346>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534347>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 534364>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534365>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534366>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534367>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 534368>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534369>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534370>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534371>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 534388>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534389>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534390>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534391>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 534392>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534393>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534394>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534395>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 534412>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534413>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534414>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534415>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 534416>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534417>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534418>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534419>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 534436>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534437>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534438>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534439>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 534440>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534441>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534442>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534443>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 534460>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534461>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534462>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534463>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 534464>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534465>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534466>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534467>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 534484>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534485>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534486>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534487>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 534488>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534489>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534490>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534491>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 534508>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534509>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534510>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534511>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 534512>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534513>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534514>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534515>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 534532>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534533>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534534>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534535>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 534536>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534537>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534538>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534539>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 534556>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534557>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534558>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534559>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 534560>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534561>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534562>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534563>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 534580>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534581>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534582>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534583>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 534584>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534585>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534586>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534587>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 534604>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534605>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534606>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534607>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 534608>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534609>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534610>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534611>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 534628>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534629>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534630>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534631>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 534632>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534633>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534634>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534635>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 534652>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534653>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534654>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534655>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 534656>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534657>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534658>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534659>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 534676>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534677>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534678>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534679>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 534680>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534681>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534682>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534683>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 534700>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534701>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534702>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534703>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 534704>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534705>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534706>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534707>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 534724>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534725>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534726>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534727>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 534728>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534729>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534730>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534731>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 534748>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534749>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534750>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534751>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 534752>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534753>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534754>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534755>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 534772>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534773>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534774>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534775>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 534776>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534777>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534778>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534779>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 534796>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534797>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534798>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534799>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 534800>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534801>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534802>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534803>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 534820>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534821>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534822>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534823>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 534824>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534825>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534826>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534827>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 534844>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534845>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534846>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534847>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B2 O)), setting to 0 <../syn/top_syn.sdf, line 534848>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534849>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534850>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==1)) (IOPATH B2 O))), setting to 0 <../syn/top_syn.sdf, line 534851>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((IOPATH B1 O)), setting to 0 <../syn/top_syn.sdf, line 534868>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==0)&&(A2==1)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534869>.
ncelab: *W,SDFNDP: Annotation resulted in a negative delay value or pulse limit to specify path or interconnect delay ((COND ((A1==1)&&(A2==0)) (IOPATH B1 O))), setting to 0 <../syn/top_syn.sdf, line 534870>.
ncelab: *W,MXWARN: Reached maximum warning limit for 'SDFNDP'(1000).
	Annotation completed with 0 Errors and 3953 Warnings
	SDF statistics: No. of Pathdelays = 373539  Annotated = 99.16% -- No. of Tchecks = 56290  Annotated = 98.95% 
				        Total 	   Annotated	  Percentage
		 Path Delays	      373539	      370383	       99.16
		       $hold	        7693	        7653	       99.48
		     $period	          24	           0	        0.00
		      $width	       23160	       22959	       99.13
		   $recovery	        7693	        7653	       99.48
		  $setuphold	       17720	       17434	       98.39
  assign product_0_ = product_1_;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,61369|7): The interconnect source top_tb.TOP.epu_wrapper.i_ConvAcc_wrapper.i_ConvAcc.i_Conv_3x3.mult_777.U345.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_ConvAcc_wrapper.i_ConvAcc.i_Conv_3x3.sub_1_root_add_777.U303.I.  The port annotation will still occur.
  assign product_2_ = b_2_;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,61370|7): The interconnect source top_tb.TOP.epu_wrapper.i_ConvAcc_wrapper.i_ConvAcc.i_Conv_3x3.mult_90.U810.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_ConvAcc_wrapper.i_ConvAcc.i_Conv_3x3.sub_1_root_add_777.U422.I.  The port annotation will still occur.
  assign DIFF[0] = A[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,60948|7): The interconnect source top_tb.TOP.epu_wrapper.i_ConvAcc_wrapper.i_ConvAcc.i_Conv_3x3.output_intf_addr_reg_0_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_ConvAcc_wrapper.i_ConvAcc.i_Conv_3x3.add_0_root_add_775.U37.I.  The port annotation will still occur.
  assign DIFF[1] = A[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,60949|7): The interconnect source top_tb.TOP.epu_wrapper.i_ConvAcc_wrapper.i_ConvAcc.i_Conv_3x3.output_intf_addr_reg_1_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_ConvAcc_wrapper.i_ConvAcc.i_Conv_3x3.add_0_root_add_775.U31.A.  The port annotation will still occur.
  assign DIFF[0] = A[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,60948|7): The interconnect source top_tb.TOP.epu_wrapper.i_ConvAcc_wrapper.i_ConvAcc.i_Conv_3x3.output_intf_addr_reg_0_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_ConvAcc_wrapper.i_ConvAcc.i_Conv_3x3.add_0_root_add_775.U31.B.  The port annotation will still occur.
  assign DIFF[0] = A[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,52619|7): The interconnect source top_tb.TOP.epu_wrapper.i_ConvAcc_wrapper.i_ConvAcc.i_Conv_3x3.input_intf_addr_reg_0_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_ConvAcc_wrapper.i_ConvAcc.i_Conv_3x3.add_0_root_add_696.U1.I.  The port annotation will still occur.
  assign DIFF[0] = A[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,52619|7): The interconnect source top_tb.TOP.epu_wrapper.i_ConvAcc_wrapper.i_ConvAcc.i_Conv_3x3.input_intf_addr_reg_0_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_ConvAcc_wrapper.i_ConvAcc.i_Conv_3x3.add_0_root_add_696.U1_1_1.B.  The port annotation will still occur.
  assign DIFF[0] = A[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,52619|7): The interconnect source top_tb.TOP.epu_wrapper.i_ConvAcc_wrapper.i_ConvAcc.i_Conv_3x3.input_intf_addr_reg_0_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_ConvAcc_wrapper.i_ConvAcc.i_Conv_3x3.add_0_root_add_716.U3.I.  The port annotation will still occur.
  assign DIFF[0] = A[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,52619|7): The interconnect source top_tb.TOP.epu_wrapper.i_ConvAcc_wrapper.i_ConvAcc.i_Conv_3x3.input_intf_addr_reg_0_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_ConvAcc_wrapper.i_ConvAcc.i_Conv_3x3.add_0_root_add_716.U1_1_1.B.  The port annotation will still occur.
  assign DIFF[2] = A[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,52203|7): The interconnect source top_tb.TOP.epu_wrapper.i_ConvAcc_wrapper.i_ConvAcc.i_Conv_3x3.weight_intf_addr_reg_2_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_ConvAcc_wrapper.i_ConvAcc.i_Conv_3x3.U1445.A1.  The port annotation will still occur.
  assign DIFF[1] = A[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,52204|7): The interconnect source top_tb.TOP.epu_wrapper.i_ConvAcc_wrapper.i_ConvAcc.i_Conv_3x3.weight_intf_addr_reg_1_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_ConvAcc_wrapper.i_ConvAcc.i_Conv_3x3.U1442.A1.  The port annotation will still occur.
  assign DIFF[0] = A[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,52205|7): The interconnect source top_tb.TOP.epu_wrapper.i_ConvAcc_wrapper.i_ConvAcc.i_Conv_3x3.weight_intf_addr_reg_0_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_ConvAcc_wrapper.i_ConvAcc.i_Conv_3x3.U1424.A1.  The port annotation will still occur.
  assign DIFF[0] = A[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,52395|7): The interconnect source top_tb.TOP.epu_wrapper.i_ConvAcc_wrapper.i_ConvAcc.i_Conv_3x3.num_kernel_reg_0_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_ConvAcc_wrapper.i_ConvAcc.i_Conv_3x3.U5.I.  The port annotation will still occur.
  assign DIFF[1] = A[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,52394|7): The interconnect source top_tb.TOP.epu_wrapper.i_ConvAcc_wrapper.i_ConvAcc.i_Conv_3x3.num_kernel_reg_1_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_ConvAcc_wrapper.i_ConvAcc.i_Conv_3x3.U3.I.  The port annotation will still occur.
  assign product_0_ = a[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,47671|7): The interconnect source top_tb.TOP.epu_wrapper.i_ConvAcc_wrapper.i_ConvAcc.i_Conv_1x1.num_row_reg_0_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_ConvAcc_wrapper.i_ConvAcc.i_Conv_1x1.mult_122_2.U326.I.  The port annotation will still occur.
  assign product_0_ = a[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,47671|7): The interconnect source top_tb.TOP.epu_wrapper.i_ConvAcc_wrapper.i_ConvAcc.i_Conv_1x1.num_row_reg_0_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_ConvAcc_wrapper.i_ConvAcc.i_Conv_1x1.mult_122_2.U435.B1.  The port annotation will still occur.
  assign product_0_ = a[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,47671|7): The interconnect source top_tb.TOP.epu_wrapper.i_ConvAcc_wrapper.i_ConvAcc.i_Conv_1x1.num_row_reg_0_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_ConvAcc_wrapper.i_ConvAcc.i_Conv_1x1.mult_122_2.U405.I1.  The port annotation will still occur.
  assign product_0_ = a[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,47671|7): The interconnect source top_tb.TOP.epu_wrapper.i_ConvAcc_wrapper.i_ConvAcc.i_Conv_1x1.num_row_reg_0_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_ConvAcc_wrapper.i_ConvAcc.i_Conv_1x1.mult_122_2.U380.I1.  The port annotation will still occur.
  assign product_0_ = a[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,47671|7): The interconnect source top_tb.TOP.epu_wrapper.i_ConvAcc_wrapper.i_ConvAcc.i_Conv_1x1.num_row_reg_0_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_ConvAcc_wrapper.i_ConvAcc.i_Conv_1x1.mult_122_2.U355.I1.  The port annotation will still occur.
  assign product_0_ = a[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,47671|7): The interconnect source top_tb.TOP.epu_wrapper.i_ConvAcc_wrapper.i_ConvAcc.i_Conv_1x1.num_row_reg_0_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_ConvAcc_wrapper.i_ConvAcc.i_Conv_1x1.mult_122_2.U341.A1.  The port annotation will still occur.
  assign product_0_ = a[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,45914|7): The interconnect source top_tb.TOP.epu_wrapper.i_ConvAcc_wrapper.i_ConvAcc.i_Conv_1x1.U46.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_ConvAcc_wrapper.i_ConvAcc.i_Conv_1x1.mult_124_2.U309.I.  The port annotation will still occur.
  assign product_0_ = a[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,45914|7): The interconnect source top_tb.TOP.epu_wrapper.i_ConvAcc_wrapper.i_ConvAcc.i_Conv_1x1.U46.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_ConvAcc_wrapper.i_ConvAcc.i_Conv_1x1.mult_124_2.U410.B1.  The port annotation will still occur.
  assign product_0_ = a[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,45914|7): The interconnect source top_tb.TOP.epu_wrapper.i_ConvAcc_wrapper.i_ConvAcc.i_Conv_1x1.U46.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_ConvAcc_wrapper.i_ConvAcc.i_Conv_1x1.mult_124_2.U381.I1.  The port annotation will still occur.
  assign product_0_ = a[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,45914|7): The interconnect source top_tb.TOP.epu_wrapper.i_ConvAcc_wrapper.i_ConvAcc.i_Conv_1x1.U46.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_ConvAcc_wrapper.i_ConvAcc.i_Conv_1x1.mult_124_2.U357.I1.  The port annotation will still occur.
  assign product_0_ = a[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,45914|7): The interconnect source top_tb.TOP.epu_wrapper.i_ConvAcc_wrapper.i_ConvAcc.i_Conv_1x1.U46.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_ConvAcc_wrapper.i_ConvAcc.i_Conv_1x1.mult_124_2.U333.I1.  The port annotation will still occur.
  assign product_0_ = a[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,45914|7): The interconnect source top_tb.TOP.epu_wrapper.i_ConvAcc_wrapper.i_ConvAcc.i_Conv_1x1.U46.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_ConvAcc_wrapper.i_ConvAcc.i_Conv_1x1.mult_124_2.U319.A1.  The port annotation will still occur.
  assign product_0_ = a[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,45965|7): The interconnect source top_tb.TOP.epu_wrapper.i_ConvAcc_wrapper.i_ConvAcc.i_Conv_1x1.U46.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_ConvAcc_wrapper.i_ConvAcc.i_Conv_1x1.sub_1_root_add_452.U52.I.  The port annotation will still occur.
  assign product_0_ = a[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,45965|7): The interconnect source top_tb.TOP.epu_wrapper.i_ConvAcc_wrapper.i_ConvAcc.i_Conv_1x1.U46.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_ConvAcc_wrapper.i_ConvAcc.i_Conv_1x1.U75.I1.  The port annotation will still occur.
  assign product_0_ = a[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,45965|7): The interconnect source top_tb.TOP.epu_wrapper.i_ConvAcc_wrapper.i_ConvAcc.i_Conv_1x1.U46.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_ConvAcc_wrapper.i_ConvAcc.i_Conv_1x1.U1645.I1.  The port annotation will still occur.
  assign product_0_ = a[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,45965|7): The interconnect source top_tb.TOP.epu_wrapper.i_ConvAcc_wrapper.i_ConvAcc.i_Conv_1x1.U46.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_ConvAcc_wrapper.i_ConvAcc.i_Conv_1x1.U1365.I.  The port annotation will still occur.
  assign product_0_ = a[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,45965|7): The interconnect source top_tb.TOP.epu_wrapper.i_ConvAcc_wrapper.i_ConvAcc.i_Conv_1x1.U46.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_ConvAcc_wrapper.i_ConvAcc.i_Conv_1x1.U1363.I2.  The port annotation will still occur.
  assign product_0_ = a[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,45965|7): The interconnect source top_tb.TOP.epu_wrapper.i_ConvAcc_wrapper.i_ConvAcc.i_Conv_1x1.U46.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_ConvAcc_wrapper.i_ConvAcc.i_Conv_1x1.U86.B1.  The port annotation will still occur.
  assign product_0_ = a[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,45965|7): The interconnect source top_tb.TOP.epu_wrapper.i_ConvAcc_wrapper.i_ConvAcc.i_Conv_1x1.U46.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_ConvAcc_wrapper.i_ConvAcc.i_Conv_1x1.U1009.I2.  The port annotation will still occur.
  assign data_s6_o[0] = data_s0_o[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2545|7): The interconnect source top_tb.TOP.AXI.i_w.U12.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Bias_wrapper.U162.B1.  The port annotation will still occur.
  assign data_s6_o[1] = data_s0_o[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2538|7): The interconnect source top_tb.TOP.AXI.i_w.U68.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Bias_wrapper.U136.B1.  The port annotation will still occur.
  assign data_s6_o[10] = data_s0_o[10];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2475|7): The interconnect source top_tb.TOP.AXI.i_w.U78.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Bias_wrapper.U155.B1.  The port annotation will still occur.
  assign data_s6_o[11] = data_s0_o[11];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2468|7): The interconnect source top_tb.TOP.AXI.i_w.U77.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Bias_wrapper.U154.B1.  The port annotation will still occur.
  assign data_s6_o[12] = data_s0_o[12];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2461|7): The interconnect source top_tb.TOP.AXI.i_w.U76.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Bias_wrapper.U153.B1.  The port annotation will still occur.
  assign data_s6_o[13] = data_s0_o[13];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2454|7): The interconnect source top_tb.TOP.AXI.i_w.U75.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Bias_wrapper.U152.B1.  The port annotation will still occur.
  assign data_s6_o[14] = data_s0_o[14];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2559|7): The interconnect source top_tb.TOP.AXI.i_w.U36.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Bias_wrapper.U164.B1.  The port annotation will still occur.
  assign data_s6_o[15] = data_s0_o[15];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2552|7): The interconnect source top_tb.TOP.AXI.i_w.U35.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Bias_wrapper.U163.B1.  The port annotation will still occur.
  assign data_s6_o[16] = data_s0_o[16];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2447|7): The interconnect source top_tb.TOP.AXI.i_w.U72.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Bias_wrapper.U157.B1.  The port annotation will still occur.
  assign data_s6_o[17] = data_s0_o[17];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2440|7): The interconnect source top_tb.TOP.AXI.i_w.U71.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Bias_wrapper.U156.B1.  The port annotation will still occur.
  assign data_s6_o[18] = data_s0_o[18];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2433|7): The interconnect source top_tb.TOP.AXI.i_w.U70.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Bias_wrapper.U150.B1.  The port annotation will still occur.
  assign data_s6_o[19] = data_s0_o[19];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2426|7): The interconnect source top_tb.TOP.AXI.i_w.U69.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Bias_wrapper.U149.B1.  The port annotation will still occur.
  assign data_s6_o[2] = data_s0_o[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2531|7): The interconnect source top_tb.TOP.AXI.i_w.U57.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Bias_wrapper.U135.B1.  The port annotation will still occur.
  assign data_s6_o[20] = data_s0_o[20];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2419|7): The interconnect source top_tb.TOP.AXI.i_w.U67.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Bias_wrapper.U148.B1.  The port annotation will still occur.
  assign data_s6_o[21] = data_s0_o[21];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2412|7): The interconnect source top_tb.TOP.AXI.i_w.U66.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Bias_wrapper.U147.B1.  The port annotation will still occur.
  assign data_s6_o[22] = data_s0_o[22];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2405|7): The interconnect source top_tb.TOP.AXI.i_w.U65.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Bias_wrapper.U146.B1.  The port annotation will still occur.
  assign data_s6_o[23] = data_s0_o[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2398|7): The interconnect source top_tb.TOP.AXI.i_w.U64.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Bias_wrapper.U145.B1.  The port annotation will still occur.
  assign data_s6_o[24] = data_s0_o[24];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2391|7): The interconnect source top_tb.TOP.AXI.i_w.U63.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Bias_wrapper.U144.B1.  The port annotation will still occur.
  assign data_s6_o[25] = data_s0_o[25];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2384|7): The interconnect source top_tb.TOP.AXI.i_w.U62.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Bias_wrapper.U143.B1.  The port annotation will still occur.
  assign data_s6_o[26] = data_s0_o[26];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2377|7): The interconnect source top_tb.TOP.AXI.i_w.U61.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Bias_wrapper.U142.B1.  The port annotation will still occur.
  assign data_s6_o[27] = data_s0_o[27];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2370|7): The interconnect source top_tb.TOP.AXI.i_w.U60.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Bias_wrapper.U141.B1.  The port annotation will still occur.
  assign data_s6_o[28] = data_s0_o[28];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2363|7): The interconnect source top_tb.TOP.AXI.i_w.U59.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Bias_wrapper.U140.B1.  The port annotation will still occur.
  assign data_s6_o[29] = data_s0_o[29];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2356|7): The interconnect source top_tb.TOP.AXI.i_w.U58.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Bias_wrapper.U139.B1.  The port annotation will still occur.
  assign data_s6_o[3] = data_s0_o[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2524|7): The interconnect source top_tb.TOP.AXI.i_w.U54.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Bias_wrapper.U134.B1.  The port annotation will still occur.
  assign data_s6_o[30] = data_s0_o[30];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2349|7): The interconnect source top_tb.TOP.AXI.i_w.U56.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Bias_wrapper.U138.B1.  The port annotation will still occur.
  assign data_s6_o[31] = data_s0_o[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2342|7): The interconnect source top_tb.TOP.AXI.i_w.U55.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Bias_wrapper.U137.B1.  The port annotation will still occur.
  assign data_s6_o[4] = data_s0_o[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2517|7): The interconnect source top_tb.TOP.AXI.i_w.U53.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Bias_wrapper.U133.B1.  The port annotation will still occur.
  assign data_s6_o[5] = data_s0_o[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2510|7): The interconnect source top_tb.TOP.AXI.i_w.U52.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Bias_wrapper.U161.B1.  The port annotation will still occur.
  assign data_s6_o[6] = data_s0_o[6];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2503|7): The interconnect source top_tb.TOP.AXI.i_w.U51.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Bias_wrapper.U160.B1.  The port annotation will still occur.
  assign data_s6_o[7] = data_s0_o[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2496|7): The interconnect source top_tb.TOP.AXI.i_w.U50.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Bias_wrapper.U159.B1.  The port annotation will still occur.
  assign data_s6_o[8] = data_s0_o[8];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2489|7): The interconnect source top_tb.TOP.AXI.i_w.U49.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Bias_wrapper.U158.B1.  The port annotation will still occur.
  assign data_s6_o[9] = data_s0_o[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2482|7): The interconnect source top_tb.TOP.AXI.i_w.U48.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Bias_wrapper.U151.B1.  The port annotation will still occur.
  assign mem_R_data[28] = mem_R_data[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,40481|7): The interconnect source top_tb.TOP.epu_wrapper.i_Weight_wrapper.i_Weight_SRAM_180k.DO_tri_17_.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Weight_wrapper.U217.I.  The port annotation will still occur.
  assign mem_R_data[26] = mem_R_data[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,40479|7): The interconnect source top_tb.TOP.epu_wrapper.i_Weight_wrapper.i_Weight_SRAM_180k.DO_tri_17_.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Weight_wrapper.U216.I.  The port annotation will still occur.
  assign mem_R_data[23] = mem_R_data[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,40476|7): The interconnect source top_tb.TOP.epu_wrapper.i_Weight_wrapper.i_Weight_SRAM_180k.DO_tri_17_.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Weight_wrapper.U215.I.  The port annotation will still occur.
  assign mem_R_data[19] = mem_R_data[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,40472|7): The interconnect source top_tb.TOP.epu_wrapper.i_Weight_wrapper.i_Weight_SRAM_180k.DO_tri_17_.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Weight_wrapper.U214.I.  The port annotation will still occur.
  assign mem_R_data[29] = mem_R_data[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,40482|7): The interconnect source top_tb.TOP.epu_wrapper.i_Weight_wrapper.i_Weight_SRAM_180k.DO_tri_17_.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Weight_wrapper.U213.I.  The port annotation will still occur.
  assign mem_R_data[25] = mem_R_data[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,40478|7): The interconnect source top_tb.TOP.epu_wrapper.i_Weight_wrapper.i_Weight_SRAM_180k.DO_tri_17_.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Weight_wrapper.U212.I.  The port annotation will still occur.
  assign mem_R_data[21] = mem_R_data[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,40474|7): The interconnect source top_tb.TOP.epu_wrapper.i_Weight_wrapper.i_Weight_SRAM_180k.DO_tri_17_.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Weight_wrapper.U211.I.  The port annotation will still occur.
  assign mem_R_data[30] = mem_R_data[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,40483|7): The interconnect source top_tb.TOP.epu_wrapper.i_Weight_wrapper.i_Weight_SRAM_180k.DO_tri_17_.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Weight_wrapper.U210.I.  The port annotation will still occur.
  assign mem_R_data[27] = mem_R_data[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,40480|7): The interconnect source top_tb.TOP.epu_wrapper.i_Weight_wrapper.i_Weight_SRAM_180k.DO_tri_17_.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Weight_wrapper.U209.I.  The port annotation will still occur.
  assign mem_R_data[24] = mem_R_data[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,40477|7): The interconnect source top_tb.TOP.epu_wrapper.i_Weight_wrapper.i_Weight_SRAM_180k.DO_tri_17_.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Weight_wrapper.U208.I.  The port annotation will still occur.
  assign mem_R_data[22] = mem_R_data[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,40475|7): The interconnect source top_tb.TOP.epu_wrapper.i_Weight_wrapper.i_Weight_SRAM_180k.DO_tri_17_.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Weight_wrapper.U207.I.  The port annotation will still occur.
  assign mem_R_data[20] = mem_R_data[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,40473|7): The interconnect source top_tb.TOP.epu_wrapper.i_Weight_wrapper.i_Weight_SRAM_180k.DO_tri_17_.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Weight_wrapper.U206.I.  The port annotation will still occur.
  assign mem_R_data[18] = mem_R_data[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,40471|7): The interconnect source top_tb.TOP.epu_wrapper.i_Weight_wrapper.i_Weight_SRAM_180k.DO_tri_17_.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Weight_wrapper.U205.I.  The port annotation will still occur.
  assign mem_R_data[17] = mem_R_data[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,40470|7): The interconnect source top_tb.TOP.epu_wrapper.i_Weight_wrapper.i_Weight_SRAM_180k.DO_tri_17_.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Weight_wrapper.U204.I.  The port annotation will still occur.
  assign data_s6_o[16] = data_s0_o[16];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2447|7): The interconnect source top_tb.TOP.AXI.i_w.U72.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Weight_wrapper.U202.I.  The port annotation will still occur.
  assign data_s6_o[17] = data_s0_o[17];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2440|7): The interconnect source top_tb.TOP.AXI.i_w.U71.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Weight_wrapper.U201.I.  The port annotation will still occur.
  assign data_s6_o[14] = data_s0_o[14];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2559|7): The interconnect source top_tb.TOP.AXI.i_w.U36.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Weight_wrapper.U96.I.  The port annotation will still occur.
  assign data_s6_o[15] = data_s0_o[15];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2552|7): The interconnect source top_tb.TOP.AXI.i_w.U35.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Weight_wrapper.U95.I.  The port annotation will still occur.
  assign data_s6_o[1] = data_s0_o[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2538|7): The interconnect source top_tb.TOP.AXI.i_w.U68.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Weight_wrapper.U80.I.  The port annotation will still occur.
  assign data_s6_o[10] = data_s0_o[10];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2475|7): The interconnect source top_tb.TOP.AXI.i_w.U78.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Weight_wrapper.U79.I.  The port annotation will still occur.
  assign data_s6_o[11] = data_s0_o[11];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2468|7): The interconnect source top_tb.TOP.AXI.i_w.U77.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Weight_wrapper.U78.I.  The port annotation will still occur.
  assign data_s6_o[12] = data_s0_o[12];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2461|7): The interconnect source top_tb.TOP.AXI.i_w.U76.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Weight_wrapper.U77.I.  The port annotation will still occur.
  assign data_s6_o[13] = data_s0_o[13];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2454|7): The interconnect source top_tb.TOP.AXI.i_w.U75.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Weight_wrapper.U76.I.  The port annotation will still occur.
  assign data_s6_o[2] = data_s0_o[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2531|7): The interconnect source top_tb.TOP.AXI.i_w.U57.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Weight_wrapper.U75.I.  The port annotation will still occur.
  assign data_s6_o[3] = data_s0_o[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2524|7): The interconnect source top_tb.TOP.AXI.i_w.U54.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Weight_wrapper.U65.I.  The port annotation will still occur.
  assign data_s6_o[4] = data_s0_o[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2517|7): The interconnect source top_tb.TOP.AXI.i_w.U53.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Weight_wrapper.U64.I.  The port annotation will still occur.
  assign data_s6_o[5] = data_s0_o[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2510|7): The interconnect source top_tb.TOP.AXI.i_w.U52.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Weight_wrapper.U62.I.  The port annotation will still occur.
  assign data_s6_o[6] = data_s0_o[6];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2503|7): The interconnect source top_tb.TOP.AXI.i_w.U51.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Weight_wrapper.U61.I.  The port annotation will still occur.
  assign data_s6_o[7] = data_s0_o[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2496|7): The interconnect source top_tb.TOP.AXI.i_w.U50.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Weight_wrapper.U60.I.  The port annotation will still occur.
  assign data_s6_o[8] = data_s0_o[8];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2489|7): The interconnect source top_tb.TOP.AXI.i_w.U49.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Weight_wrapper.U59.I.  The port annotation will still occur.
  assign data_s6_o[9] = data_s0_o[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2482|7): The interconnect source top_tb.TOP.AXI.i_w.U48.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Weight_wrapper.U58.I.  The port annotation will still occur.
  assign data_s6_o[0] = data_s0_o[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2545|7): The interconnect source top_tb.TOP.AXI.i_w.U12.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Weight_wrapper.U4.I.  The port annotation will still occur.
  assign data_s6_o[14] = data_s0_o[14];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2559|7): The interconnect source top_tb.TOP.AXI.i_w.U36.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Param_wrapper.U203.I.  The port annotation will still occur.
  assign data_s6_o[15] = data_s0_o[15];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2552|7): The interconnect source top_tb.TOP.AXI.i_w.U35.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Param_wrapper.U201.I.  The port annotation will still occur.
  assign data_s6_o[0] = data_s0_o[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2545|7): The interconnect source top_tb.TOP.AXI.i_w.U12.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Param_wrapper.U199.I.  The port annotation will still occur.
  assign data_s6_o[8] = data_s0_o[8];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2489|7): The interconnect source top_tb.TOP.AXI.i_w.U49.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Param_wrapper.U196.I.  The port annotation will still occur.
  assign data_s6_o[7] = data_s0_o[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2496|7): The interconnect source top_tb.TOP.AXI.i_w.U50.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Param_wrapper.U195.I.  The port annotation will still occur.
  assign data_s6_o[6] = data_s0_o[6];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2503|7): The interconnect source top_tb.TOP.AXI.i_w.U51.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Param_wrapper.U194.I.  The port annotation will still occur.
  assign data_s6_o[5] = data_s0_o[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2510|7): The interconnect source top_tb.TOP.AXI.i_w.U52.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Param_wrapper.U193.I.  The port annotation will still occur.
  assign data_s6_o[17] = data_s0_o[17];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2440|7): The interconnect source top_tb.TOP.AXI.i_w.U71.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Param_wrapper.U192.I.  The port annotation will still occur.
  assign data_s6_o[16] = data_s0_o[16];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2447|7): The interconnect source top_tb.TOP.AXI.i_w.U72.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Param_wrapper.U190.I.  The port annotation will still occur.
  assign data_s6_o[13] = data_s0_o[13];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2454|7): The interconnect source top_tb.TOP.AXI.i_w.U75.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Param_wrapper.U188.I.  The port annotation will still occur.
  assign data_s6_o[11] = data_s0_o[11];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2468|7): The interconnect source top_tb.TOP.AXI.i_w.U77.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Param_wrapper.U187.I.  The port annotation will still occur.
  assign data_s6_o[10] = data_s0_o[10];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2475|7): The interconnect source top_tb.TOP.AXI.i_w.U78.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Param_wrapper.U186.I.  The port annotation will still occur.
  assign data_s6_o[12] = data_s0_o[12];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2461|7): The interconnect source top_tb.TOP.AXI.i_w.U76.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Param_wrapper.U185.I.  The port annotation will still occur.
  assign data_s6_o[9] = data_s0_o[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2482|7): The interconnect source top_tb.TOP.AXI.i_w.U48.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Param_wrapper.U184.I.  The port annotation will still occur.
  assign data_s6_o[31] = data_s0_o[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2342|7): The interconnect source top_tb.TOP.AXI.i_w.U55.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Param_wrapper.U183.I.  The port annotation will still occur.
  assign data_s6_o[30] = data_s0_o[30];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2349|7): The interconnect source top_tb.TOP.AXI.i_w.U56.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Param_wrapper.U182.I.  The port annotation will still occur.
  assign data_s6_o[29] = data_s0_o[29];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2356|7): The interconnect source top_tb.TOP.AXI.i_w.U58.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Param_wrapper.U181.I.  The port annotation will still occur.
  assign data_s6_o[28] = data_s0_o[28];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2363|7): The interconnect source top_tb.TOP.AXI.i_w.U59.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Param_wrapper.U180.I.  The port annotation will still occur.
  assign data_s6_o[27] = data_s0_o[27];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2370|7): The interconnect source top_tb.TOP.AXI.i_w.U60.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Param_wrapper.U179.I.  The port annotation will still occur.
  assign data_s6_o[26] = data_s0_o[26];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2377|7): The interconnect source top_tb.TOP.AXI.i_w.U61.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Param_wrapper.U178.I.  The port annotation will still occur.
  assign data_s6_o[25] = data_s0_o[25];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2384|7): The interconnect source top_tb.TOP.AXI.i_w.U62.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Param_wrapper.U177.I.  The port annotation will still occur.
  assign data_s6_o[24] = data_s0_o[24];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2391|7): The interconnect source top_tb.TOP.AXI.i_w.U63.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Param_wrapper.U176.I.  The port annotation will still occur.
  assign data_s6_o[23] = data_s0_o[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2398|7): The interconnect source top_tb.TOP.AXI.i_w.U64.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Param_wrapper.U175.I.  The port annotation will still occur.
  assign data_s6_o[22] = data_s0_o[22];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2405|7): The interconnect source top_tb.TOP.AXI.i_w.U65.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Param_wrapper.U174.I.  The port annotation will still occur.
  assign data_s6_o[21] = data_s0_o[21];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2412|7): The interconnect source top_tb.TOP.AXI.i_w.U66.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Param_wrapper.U173.I.  The port annotation will still occur.
  assign data_s6_o[20] = data_s0_o[20];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2419|7): The interconnect source top_tb.TOP.AXI.i_w.U67.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Param_wrapper.U172.I.  The port annotation will still occur.
  assign data_s6_o[19] = data_s0_o[19];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2426|7): The interconnect source top_tb.TOP.AXI.i_w.U69.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Param_wrapper.U171.I.  The port annotation will still occur.
  assign data_s6_o[18] = data_s0_o[18];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2433|7): The interconnect source top_tb.TOP.AXI.i_w.U70.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Param_wrapper.U170.I.  The port annotation will still occur.
  assign data_s6_o[3] = data_s0_o[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2524|7): The interconnect source top_tb.TOP.AXI.i_w.U54.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Param_wrapper.U169.I.  The port annotation will still occur.
  assign data_s6_o[2] = data_s0_o[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2531|7): The interconnect source top_tb.TOP.AXI.i_w.U57.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Param_wrapper.U168.I.  The port annotation will still occur.
  assign data_s6_o[1] = data_s0_o[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2538|7): The interconnect source top_tb.TOP.AXI.i_w.U68.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Param_wrapper.U167.I.  The port annotation will still occur.
  assign data_s6_o[4] = data_s0_o[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2517|7): The interconnect source top_tb.TOP.AXI.i_w.U53.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Param_wrapper.U165.I.  The port annotation will still occur.
  assign data_s6_o[0] = data_s0_o[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2545|7): The interconnect source top_tb.TOP.AXI.i_w.U12.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Input_wrapper.U55.B1.  The port annotation will still occur.
  assign data_s6_o[1] = data_s0_o[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2538|7): The interconnect source top_tb.TOP.AXI.i_w.U68.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Input_wrapper.U52.B1.  The port annotation will still occur.
  assign data_s6_o[10] = data_s0_o[10];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2475|7): The interconnect source top_tb.TOP.AXI.i_w.U78.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Input_wrapper.U49.B1.  The port annotation will still occur.
  assign data_s6_o[11] = data_s0_o[11];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2468|7): The interconnect source top_tb.TOP.AXI.i_w.U77.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Input_wrapper.U51.B1.  The port annotation will still occur.
  assign data_s6_o[12] = data_s0_o[12];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2461|7): The interconnect source top_tb.TOP.AXI.i_w.U76.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Input_wrapper.U45.B1.  The port annotation will still occur.
  assign data_s6_o[13] = data_s0_o[13];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2454|7): The interconnect source top_tb.TOP.AXI.i_w.U75.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Input_wrapper.U54.B1.  The port annotation will still occur.
  assign data_s6_o[14] = data_s0_o[14];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2559|7): The interconnect source top_tb.TOP.AXI.i_w.U36.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Input_wrapper.U48.B1.  The port annotation will still occur.
  assign data_s6_o[15] = data_s0_o[15];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2552|7): The interconnect source top_tb.TOP.AXI.i_w.U35.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Input_wrapper.U43.B1.  The port annotation will still occur.
  assign data_s6_o[2] = data_s0_o[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2531|7): The interconnect source top_tb.TOP.AXI.i_w.U57.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Input_wrapper.U46.B1.  The port annotation will still occur.
  assign data_s6_o[3] = data_s0_o[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2524|7): The interconnect source top_tb.TOP.AXI.i_w.U54.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Input_wrapper.U41.B1.  The port annotation will still occur.
  assign data_s6_o[4] = data_s0_o[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2517|7): The interconnect source top_tb.TOP.AXI.i_w.U53.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Input_wrapper.U50.B1.  The port annotation will still occur.
  assign data_s6_o[5] = data_s0_o[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2510|7): The interconnect source top_tb.TOP.AXI.i_w.U52.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Input_wrapper.U42.B1.  The port annotation will still occur.
  assign data_s6_o[6] = data_s0_o[6];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2503|7): The interconnect source top_tb.TOP.AXI.i_w.U51.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Input_wrapper.U44.B1.  The port annotation will still occur.
  assign data_s6_o[7] = data_s0_o[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2496|7): The interconnect source top_tb.TOP.AXI.i_w.U50.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Input_wrapper.U47.B1.  The port annotation will still occur.
  assign data_s6_o[8] = data_s0_o[8];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2489|7): The interconnect source top_tb.TOP.AXI.i_w.U49.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Input_wrapper.U63.B1.  The port annotation will still occur.
  assign data_s6_o[9] = data_s0_o[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2482|7): The interconnect source top_tb.TOP.AXI.i_w.U48.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Input_wrapper.U53.B1.  The port annotation will still occur.
  assign mem_R_data[29] = mem_R_data[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,39123|7): The interconnect source top_tb.TOP.epu_wrapper.i_Input_wrapper.i_Input_SRAM_384k.U3.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Input_wrapper.U170.I.  The port annotation will still occur.
  assign mem_R_data[21] = mem_R_data[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,39115|7): The interconnect source top_tb.TOP.epu_wrapper.i_Input_wrapper.i_Input_SRAM_384k.U3.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Input_wrapper.U169.I.  The port annotation will still occur.
  assign mem_R_data[24] = mem_R_data[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,39118|7): The interconnect source top_tb.TOP.epu_wrapper.i_Input_wrapper.i_Input_SRAM_384k.U3.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Input_wrapper.U168.I.  The port annotation will still occur.
  assign mem_R_data[22] = mem_R_data[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,39116|7): The interconnect source top_tb.TOP.epu_wrapper.i_Input_wrapper.i_Input_SRAM_384k.U3.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Input_wrapper.U167.I.  The port annotation will still occur.
  assign mem_R_data[20] = mem_R_data[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,39114|7): The interconnect source top_tb.TOP.epu_wrapper.i_Input_wrapper.i_Input_SRAM_384k.U3.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Input_wrapper.U166.I.  The port annotation will still occur.
  assign mem_R_data[18] = mem_R_data[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,39112|7): The interconnect source top_tb.TOP.epu_wrapper.i_Input_wrapper.i_Input_SRAM_384k.U3.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Input_wrapper.U165.I.  The port annotation will still occur.
  assign mem_R_data[17] = mem_R_data[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,39111|7): The interconnect source top_tb.TOP.epu_wrapper.i_Input_wrapper.i_Input_SRAM_384k.U3.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Input_wrapper.U164.I.  The port annotation will still occur.
  assign mem_R_data[15] = mem_R_data[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,39109|7): The interconnect source top_tb.TOP.epu_wrapper.i_Input_wrapper.i_Input_SRAM_384k.U3.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Input_wrapper.U162.I.  The port annotation will still occur.
  assign data_s6_o[0] = data_s0_o[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2545|7): The interconnect source top_tb.TOP.AXI.i_w.U12.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Output_wrapper.U55.A1.  The port annotation will still occur.
  assign data_s6_o[10] = data_s0_o[10];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2475|7): The interconnect source top_tb.TOP.AXI.i_w.U78.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Output_wrapper.U95.A1.  The port annotation will still occur.
  assign data_s6_o[11] = data_s0_o[11];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2468|7): The interconnect source top_tb.TOP.AXI.i_w.U77.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Output_wrapper.U94.A1.  The port annotation will still occur.
  assign data_s6_o[12] = data_s0_o[12];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2461|7): The interconnect source top_tb.TOP.AXI.i_w.U76.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Output_wrapper.U93.A1.  The port annotation will still occur.
  assign data_s6_o[13] = data_s0_o[13];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2454|7): The interconnect source top_tb.TOP.AXI.i_w.U75.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Output_wrapper.U91.A1.  The port annotation will still occur.
  assign data_s6_o[14] = data_s0_o[14];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2559|7): The interconnect source top_tb.TOP.AXI.i_w.U36.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Output_wrapper.U54.A1.  The port annotation will still occur.
  assign data_s6_o[15] = data_s0_o[15];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2552|7): The interconnect source top_tb.TOP.AXI.i_w.U35.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Output_wrapper.U57.A1.  The port annotation will still occur.
  assign data_s6_o[5] = data_s0_o[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2510|7): The interconnect source top_tb.TOP.AXI.i_w.U52.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Output_wrapper.U99.A1.  The port annotation will still occur.
  assign data_s6_o[6] = data_s0_o[6];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2503|7): The interconnect source top_tb.TOP.AXI.i_w.U51.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Output_wrapper.U98.A1.  The port annotation will still occur.
  assign data_s6_o[7] = data_s0_o[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2496|7): The interconnect source top_tb.TOP.AXI.i_w.U50.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Output_wrapper.U97.A1.  The port annotation will still occur.
  assign data_s6_o[8] = data_s0_o[8];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2489|7): The interconnect source top_tb.TOP.AXI.i_w.U49.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Output_wrapper.U96.A1.  The port annotation will still occur.
  assign mem_R_data[25] = mem_R_data[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,39791|7): The interconnect source top_tb.TOP.epu_wrapper.i_Output_wrapper.i_Output_SRAM_384k.U27.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Output_wrapper.U178.I.  The port annotation will still occur.
  assign mem_R_data[21] = mem_R_data[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,39787|7): The interconnect source top_tb.TOP.epu_wrapper.i_Output_wrapper.i_Output_SRAM_384k.U27.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Output_wrapper.U177.I.  The port annotation will still occur.
  assign mem_R_data[27] = mem_R_data[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,39793|7): The interconnect source top_tb.TOP.epu_wrapper.i_Output_wrapper.i_Output_SRAM_384k.U27.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Output_wrapper.U176.I.  The port annotation will still occur.
  assign mem_R_data[24] = mem_R_data[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,39790|7): The interconnect source top_tb.TOP.epu_wrapper.i_Output_wrapper.i_Output_SRAM_384k.U27.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Output_wrapper.U175.I.  The port annotation will still occur.
  assign mem_R_data[22] = mem_R_data[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,39788|7): The interconnect source top_tb.TOP.epu_wrapper.i_Output_wrapper.i_Output_SRAM_384k.U27.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Output_wrapper.U174.I.  The port annotation will still occur.
  assign mem_R_data[20] = mem_R_data[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,39786|7): The interconnect source top_tb.TOP.epu_wrapper.i_Output_wrapper.i_Output_SRAM_384k.U27.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Output_wrapper.U173.I.  The port annotation will still occur.
  assign mem_R_data[18] = mem_R_data[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,39784|7): The interconnect source top_tb.TOP.epu_wrapper.i_Output_wrapper.i_Output_SRAM_384k.U27.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Output_wrapper.U172.I.  The port annotation will still occur.
  assign mem_R_data[17] = mem_R_data[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,39783|7): The interconnect source top_tb.TOP.epu_wrapper.i_Output_wrapper.i_Output_SRAM_384k.U27.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Output_wrapper.U171.I.  The port annotation will still occur.
  assign mem_R_data[15] = mem_R_data[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,39781|7): The interconnect source top_tb.TOP.epu_wrapper.i_Output_wrapper.i_Output_SRAM_384k.U27.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Output_wrapper.U170.I.  The port annotation will still occur.
  assign data_s6_o[1] = data_s0_o[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2538|7): The interconnect source top_tb.TOP.AXI.i_w.U68.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Output_wrapper.U22.I.  The port annotation will still occur.
  assign data_s6_o[2] = data_s0_o[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2531|7): The interconnect source top_tb.TOP.AXI.i_w.U57.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Output_wrapper.U21.I.  The port annotation will still occur.
  assign data_s6_o[9] = data_s0_o[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2482|7): The interconnect source top_tb.TOP.AXI.i_w.U48.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Output_wrapper.U18.I.  The port annotation will still occur.
  assign data_s6_o[4] = data_s0_o[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2517|7): The interconnect source top_tb.TOP.AXI.i_w.U53.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Output_wrapper.U19.I.  The port annotation will still occur.
  assign data_s6_o[3] = data_s0_o[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2524|7): The interconnect source top_tb.TOP.AXI.i_w.U54.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.i_Output_wrapper.U20.I.  The port annotation will still occur.
  assign last_s6_o = last_s0_o;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2566|7): The interconnect source top_tb.TOP.AXI.i_w.U152.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U398.I1.  The port annotation will still occur.
  assign data_s6_o[15] = data_s0_o[15];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2552|7): The interconnect source top_tb.TOP.AXI.i_w.U35.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U338.B1.  The port annotation will still occur.
  assign data_s6_o[6] = data_s0_o[6];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2503|7): The interconnect source top_tb.TOP.AXI.i_w.U51.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U337.B1.  The port annotation will still occur.
  assign data_s6_o[7] = data_s0_o[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2496|7): The interconnect source top_tb.TOP.AXI.i_w.U50.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U336.B1.  The port annotation will still occur.
  assign data_s6_o[8] = data_s0_o[8];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2489|7): The interconnect source top_tb.TOP.AXI.i_w.U49.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U335.B1.  The port annotation will still occur.
  assign data_s6_o[9] = data_s0_o[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2482|7): The interconnect source top_tb.TOP.AXI.i_w.U48.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U334.B1.  The port annotation will still occur.
  assign data_s6_o[10] = data_s0_o[10];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2475|7): The interconnect source top_tb.TOP.AXI.i_w.U78.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U333.B1.  The port annotation will still occur.
  assign data_s6_o[11] = data_s0_o[11];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2468|7): The interconnect source top_tb.TOP.AXI.i_w.U77.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U332.B1.  The port annotation will still occur.
  assign data_s6_o[12] = data_s0_o[12];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2461|7): The interconnect source top_tb.TOP.AXI.i_w.U76.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U331.B1.  The port annotation will still occur.
  assign data_s6_o[13] = data_s0_o[13];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2454|7): The interconnect source top_tb.TOP.AXI.i_w.U75.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U330.B1.  The port annotation will still occur.
  assign data_s6_o[14] = data_s0_o[14];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2559|7): The interconnect source top_tb.TOP.AXI.i_w.U36.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U329.B1.  The port annotation will still occur.
  assign data_s6_o[1] = data_s0_o[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2538|7): The interconnect source top_tb.TOP.AXI.i_w.U68.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U328.B1.  The port annotation will still occur.
  assign data_s6_o[0] = data_s0_o[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2545|7): The interconnect source top_tb.TOP.AXI.i_w.U12.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U327.B1.  The port annotation will still occur.
  assign data_s6_o[2] = data_s0_o[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2531|7): The interconnect source top_tb.TOP.AXI.i_w.U57.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U326.B1.  The port annotation will still occur.
  assign data_s6_o[3] = data_s0_o[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2524|7): The interconnect source top_tb.TOP.AXI.i_w.U54.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U325.B1.  The port annotation will still occur.
  assign data_s6_o[4] = data_s0_o[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2517|7): The interconnect source top_tb.TOP.AXI.i_w.U53.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U324.B1.  The port annotation will still occur.
  assign data_s6_o[5] = data_s0_o[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2510|7): The interconnect source top_tb.TOP.AXI.i_w.U52.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U323.B1.  The port annotation will still occur.
  assign addr_s6_o[27] = addr_s0_o[27];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2036|7): The interconnect source top_tb.TOP.AXI.i_aw.U15.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U215.B1.  The port annotation will still occur.
  assign addr_s6_o[27] = addr_s0_o[27];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,431|7): The interconnect source top_tb.TOP.AXI.i_ar.U15.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U215.C1.  The port annotation will still occur.
  assign addr_s6_o[7] = addr_s0_o[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2176|7): The interconnect source top_tb.TOP.AXI.i_aw.U8.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U262.B1.  The port annotation will still occur.
  assign addr_s6_o[7] = addr_s0_o[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,571|7): The interconnect source top_tb.TOP.AXI.i_ar.U21.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U262.C1.  The port annotation will still occur.
  assign addr_s6_o[8] = addr_s0_o[8];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2169|7): The interconnect source top_tb.TOP.AXI.i_aw.U7.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U261.B1.  The port annotation will still occur.
  assign addr_s6_o[8] = addr_s0_o[8];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,564|7): The interconnect source top_tb.TOP.AXI.i_ar.U13.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U261.C1.  The port annotation will still occur.
  assign addr_s6_o[9] = addr_s0_o[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2162|7): The interconnect source top_tb.TOP.AXI.i_aw.U12.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U260.B1.  The port annotation will still occur.
  assign addr_s6_o[9] = addr_s0_o[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,557|7): The interconnect source top_tb.TOP.AXI.i_ar.U32.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U260.C1.  The port annotation will still occur.
  assign addr_s6_o[4] = addr_s0_o[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2197|7): The interconnect source top_tb.TOP.AXI.i_aw.U11.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U265.B1.  The port annotation will still occur.
  assign addr_s6_o[4] = addr_s0_o[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,592|7): The interconnect source top_tb.TOP.AXI.i_ar.U23.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U265.C1.  The port annotation will still occur.
  assign addr_s6_o[29] = addr_s0_o[29];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2022|7): The interconnect source top_tb.TOP.AXI.i_aw.U16.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U240.B1.  The port annotation will still occur.
  assign addr_s6_o[29] = addr_s0_o[29];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,417|7): The interconnect source top_tb.TOP.AXI.i_ar.ar_arbiter.U45.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U240.C1.  The port annotation will still occur.
  assign addr_s6_o[24] = addr_s0_o[24];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2057|7): The interconnect source top_tb.TOP.AXI.i_aw.U17.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U245.B1.  The port annotation will still occur.
  assign addr_s6_o[24] = addr_s0_o[24];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,452|7): The interconnect source top_tb.TOP.AXI.i_ar.U11.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U245.C1.  The port annotation will still occur.
  assign addr_s6_o[5] = addr_s0_o[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2190|7): The interconnect source top_tb.TOP.AXI.i_aw.U10.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U264.B1.  The port annotation will still occur.
  assign addr_s6_o[5] = addr_s0_o[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,585|7): The interconnect source top_tb.TOP.AXI.i_ar.U24.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U264.C1.  The port annotation will still occur.
  assign addr_s6_o[6] = addr_s0_o[6];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2183|7): The interconnect source top_tb.TOP.AXI.i_aw.U9.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U263.B1.  The port annotation will still occur.
  assign addr_s6_o[6] = addr_s0_o[6];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,578|7): The interconnect source top_tb.TOP.AXI.i_ar.U22.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U263.C1.  The port annotation will still occur.
  assign addr_s6_o[10] = addr_s0_o[10];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2155|7): The interconnect source top_tb.TOP.AXI.i_aw.U30.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U259.B1.  The port annotation will still occur.
  assign addr_s6_o[10] = addr_s0_o[10];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,550|7): The interconnect source top_tb.TOP.AXI.i_ar.U33.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U259.C1.  The port annotation will still occur.
  assign addr_s6_o[11] = addr_s0_o[11];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2148|7): The interconnect source top_tb.TOP.AXI.i_aw.U31.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U258.B1.  The port annotation will still occur.
  assign addr_s6_o[11] = addr_s0_o[11];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,543|7): The interconnect source top_tb.TOP.AXI.i_ar.U34.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U258.C1.  The port annotation will still occur.
  assign id_s6_o[4] = id_s0_o[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1867|7): The interconnect source top_tb.TOP.AXI.i_aw.aw_arbiter.U7.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U233.B1.  The port annotation will still occur.
  assign id_s6_o[4] = id_s0_o[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,353|7): The interconnect source top_tb.TOP.AXI.i_ar.ar_arbiter.U7.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U233.C1.  The port annotation will still occur.
  assign id_s6_o[5] = id_s0_o[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1860|7): The interconnect source top_tb.TOP.AXI.i_aw.aw_arbiter.U12.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U232.B1.  The port annotation will still occur.
  assign id_s6_o[5] = id_s0_o[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,346|7): The interconnect source top_tb.TOP.AXI.i_ar.ar_arbiter.U12.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U232.C1.  The port annotation will still occur.
  assign addr_s6_o[12] = addr_s0_o[12];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2141|7): The interconnect source top_tb.TOP.AXI.i_aw.U33.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U257.B1.  The port annotation will still occur.
  assign addr_s6_o[12] = addr_s0_o[12];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,536|7): The interconnect source top_tb.TOP.AXI.i_ar.U35.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U257.C1.  The port annotation will still occur.
  assign addr_s6_o[13] = addr_s0_o[13];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2134|7): The interconnect source top_tb.TOP.AXI.i_aw.U32.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U256.B1.  The port annotation will still occur.
  assign addr_s6_o[13] = addr_s0_o[13];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,529|7): The interconnect source top_tb.TOP.AXI.i_ar.U36.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U256.C1.  The port annotation will still occur.
  assign addr_s6_o[14] = addr_s0_o[14];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2127|7): The interconnect source top_tb.TOP.AXI.i_aw.U14.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U255.B1.  The port annotation will still occur.
  assign addr_s6_o[14] = addr_s0_o[14];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,522|7): The interconnect source top_tb.TOP.AXI.i_ar.U37.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U255.C1.  The port annotation will still occur.
  assign addr_s6_o[15] = addr_s0_o[15];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2120|7): The interconnect source top_tb.TOP.AXI.i_aw.U13.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U254.B1.  The port annotation will still occur.
  assign addr_s6_o[15] = addr_s0_o[15];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,515|7): The interconnect source top_tb.TOP.AXI.i_ar.U38.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U254.C1.  The port annotation will still occur.
  assign addr_s6_o[16] = addr_s0_o[16];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2113|7): The interconnect source top_tb.TOP.AXI.i_aw.U3.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U253.B1.  The port annotation will still occur.
  assign addr_s6_o[16] = addr_s0_o[16];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,508|7): The interconnect source top_tb.TOP.AXI.i_ar.ar_arbiter.U59.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U253.C1.  The port annotation will still occur.
  assign addr_s6_o[17] = addr_s0_o[17];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2106|7): The interconnect source top_tb.TOP.AXI.i_aw.U22.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U252.B1.  The port annotation will still occur.
  assign addr_s6_o[17] = addr_s0_o[17];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,501|7): The interconnect source top_tb.TOP.AXI.i_ar.U9.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U252.C1.  The port annotation will still occur.
  assign addr_s6_o[18] = addr_s0_o[18];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2099|7): The interconnect source top_tb.TOP.AXI.i_aw.U23.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U251.B1.  The port annotation will still occur.
  assign addr_s6_o[18] = addr_s0_o[18];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,494|7): The interconnect source top_tb.TOP.AXI.i_ar.U4.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U251.C1.  The port annotation will still occur.
  assign addr_s6_o[19] = addr_s0_o[19];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2092|7): The interconnect source top_tb.TOP.AXI.i_aw.U27.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U250.B1.  The port annotation will still occur.
  assign addr_s6_o[19] = addr_s0_o[19];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,487|7): The interconnect source top_tb.TOP.AXI.i_ar.ar_arbiter.U56.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U250.C1.  The port annotation will still occur.
  assign addr_s6_o[22] = addr_s0_o[22];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2071|7): The interconnect source top_tb.TOP.AXI.i_aw.U24.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U247.B1.  The port annotation will still occur.
  assign addr_s6_o[22] = addr_s0_o[22];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,466|7): The interconnect source top_tb.TOP.AXI.i_ar.U7.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U247.C1.  The port annotation will still occur.
  assign addr_s6_o[20] = addr_s0_o[20];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2085|7): The interconnect source top_tb.TOP.AXI.i_aw.U26.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U249.B1.  The port annotation will still occur.
  assign addr_s6_o[20] = addr_s0_o[20];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,480|7): The interconnect source top_tb.TOP.AXI.i_ar.U5.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U249.C1.  The port annotation will still occur.
  assign addr_s6_o[23] = addr_s0_o[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2064|7): The interconnect source top_tb.TOP.AXI.i_aw.U18.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U246.B1.  The port annotation will still occur.
  assign addr_s6_o[23] = addr_s0_o[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,459|7): The interconnect source top_tb.TOP.AXI.i_ar.U12.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U246.C1.  The port annotation will still occur.
  assign addr_s6_o[21] = addr_s0_o[21];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2078|7): The interconnect source top_tb.TOP.AXI.i_aw.U25.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U248.B1.  The port annotation will still occur.
  assign addr_s6_o[21] = addr_s0_o[21];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,473|7): The interconnect source top_tb.TOP.AXI.i_ar.U8.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U248.C1.  The port annotation will still occur.
  assign len_s6_o[2] = len_s0_o[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1952|7): The interconnect source top_tb.TOP.AXI.i_aw.aw_arbiter.U30.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U227.B1.  The port annotation will still occur.
  assign len_s6_o[2] = len_s0_o[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,662|7): The interconnect source top_tb.TOP.AXI.i_ar.ar_arbiter.U30.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U227.C1.  The port annotation will still occur.
  assign len_s6_o[1] = len_s0_o[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1959|7): The interconnect source top_tb.TOP.AXI.i_aw.aw_arbiter.U31.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U228.B1.  The port annotation will still occur.
  assign len_s6_o[1] = len_s0_o[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,669|7): The interconnect source top_tb.TOP.AXI.i_ar.ar_arbiter.U31.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U228.C1.  The port annotation will still occur.
  assign len_s6_o[4] = len_s0_o[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1938|7): The interconnect source top_tb.TOP.AXI.i_aw.aw_arbiter.U28.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U225.B1.  The port annotation will still occur.
  assign len_s6_o[4] = len_s0_o[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,648|7): The interconnect source top_tb.TOP.AXI.i_ar.ar_arbiter.U28.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U225.C1.  The port annotation will still occur.
  assign len_s6_o[6] = len_s0_o[6];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1924|7): The interconnect source top_tb.TOP.AXI.i_aw.aw_arbiter.U26.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U223.B1.  The port annotation will still occur.
  assign len_s6_o[6] = len_s0_o[6];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,634|7): The interconnect source top_tb.TOP.AXI.i_ar.ar_arbiter.U26.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U223.C1.  The port annotation will still occur.
  assign len_s6_o[0] = len_s0_o[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1966|7): The interconnect source top_tb.TOP.AXI.i_aw.aw_arbiter.U32.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U229.B1.  The port annotation will still occur.
  assign len_s6_o[0] = len_s0_o[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,676|7): The interconnect source top_tb.TOP.AXI.i_ar.ar_arbiter.U32.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U229.C1.  The port annotation will still occur.
  assign len_s6_o[5] = len_s0_o[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1931|7): The interconnect source top_tb.TOP.AXI.i_aw.aw_arbiter.U27.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U224.B1.  The port annotation will still occur.
  assign len_s6_o[5] = len_s0_o[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,641|7): The interconnect source top_tb.TOP.AXI.i_ar.ar_arbiter.U27.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U224.C1.  The port annotation will still occur.
  assign len_s6_o[7] = len_s0_o[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1917|7): The interconnect source top_tb.TOP.AXI.i_aw.aw_arbiter.U25.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U230.B1.  The port annotation will still occur.
  assign len_s6_o[7] = len_s0_o[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,627|7): The interconnect source top_tb.TOP.AXI.i_ar.ar_arbiter.U25.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U230.C1.  The port annotation will still occur.
  assign len_s6_o[3] = len_s0_o[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1945|7): The interconnect source top_tb.TOP.AXI.i_aw.aw_arbiter.U29.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U226.B1.  The port annotation will still occur.
  assign len_s6_o[3] = len_s0_o[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,655|7): The interconnect source top_tb.TOP.AXI.i_ar.ar_arbiter.U29.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U226.C1.  The port annotation will still occur.
  assign id_s6_o[0] = id_s0_o[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1895|7): The interconnect source top_tb.TOP.AXI.i_aw.aw_arbiter.U83.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U237.B1.  The port annotation will still occur.
  assign id_s6_o[0] = id_s0_o[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,381|7): The interconnect source top_tb.TOP.AXI.i_ar.ar_arbiter.U84.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U237.C1.  The port annotation will still occur.
  assign id_s6_o[1] = id_s0_o[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1888|7): The interconnect source top_tb.TOP.AXI.i_aw.aw_arbiter.U84.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U236.B1.  The port annotation will still occur.
  assign id_s6_o[1] = id_s0_o[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,374|7): The interconnect source top_tb.TOP.AXI.i_ar.ar_arbiter.U83.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U236.C1.  The port annotation will still occur.
  assign id_s6_o[2] = id_s0_o[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1881|7): The interconnect source top_tb.TOP.AXI.i_aw.aw_arbiter.U85.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U235.B1.  The port annotation will still occur.
  assign id_s6_o[2] = id_s0_o[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,367|7): The interconnect source top_tb.TOP.AXI.i_ar.ar_arbiter.U82.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U235.C1.  The port annotation will still occur.
  assign id_s6_o[3] = id_s0_o[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1874|7): The interconnect source top_tb.TOP.AXI.i_aw.aw_arbiter.U86.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U234.B1.  The port annotation will still occur.
  assign id_s6_o[3] = id_s0_o[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,360|7): The interconnect source top_tb.TOP.AXI.i_ar.ar_arbiter.U81.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U234.C1.  The port annotation will still occur.
  assign addr_s6_o[0] = addr_s0_o[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2225|7): The interconnect source top_tb.TOP.AXI.i_aw.U6.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U269.B1.  The port annotation will still occur.
  assign addr_s6_o[0] = addr_s0_o[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,620|7): The interconnect source top_tb.TOP.AXI.i_ar.U19.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U269.C1.  The port annotation will still occur.
  assign addr_s6_o[31] = addr_s0_o[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2008|7): The interconnect source top_tb.TOP.AXI.i_aw.U4.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U270.B1.  The port annotation will still occur.
  assign addr_s6_o[31] = addr_s0_o[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,403|7): The interconnect source top_tb.TOP.AXI.i_ar.U6.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U270.C1.  The port annotation will still occur.
  assign addr_s6_o[2] = addr_s0_o[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2211|7): The interconnect source top_tb.TOP.AXI.i_aw.U28.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U267.B1.  The port annotation will still occur.
  assign addr_s6_o[2] = addr_s0_o[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,606|7): The interconnect source top_tb.TOP.AXI.i_ar.U31.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U267.C1.  The port annotation will still occur.
  assign addr_s6_o[3] = addr_s0_o[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2204|7): The interconnect source top_tb.TOP.AXI.i_aw.U29.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U266.B1.  The port annotation will still occur.
  assign addr_s6_o[3] = addr_s0_o[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,599|7): The interconnect source top_tb.TOP.AXI.i_ar.U25.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U266.C1.  The port annotation will still occur.
  assign addr_s6_o[25] = addr_s0_o[25];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2050|7): The interconnect source top_tb.TOP.AXI.i_aw.U19.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U244.B1.  The port annotation will still occur.
  assign addr_s6_o[25] = addr_s0_o[25];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,445|7): The interconnect source top_tb.TOP.AXI.i_ar.U10.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U244.C1.  The port annotation will still occur.
  assign addr_s6_o[26] = addr_s0_o[26];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2043|7): The interconnect source top_tb.TOP.AXI.i_aw.U20.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U243.B1.  The port annotation will still occur.
  assign addr_s6_o[26] = addr_s0_o[26];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,438|7): The interconnect source top_tb.TOP.AXI.i_ar.U16.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U243.C1.  The port annotation will still occur.
  assign addr_s6_o[28] = addr_s0_o[28];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2029|7): The interconnect source top_tb.TOP.AXI.i_aw.U21.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U241.B1.  The port annotation will still occur.
  assign addr_s6_o[28] = addr_s0_o[28];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,424|7): The interconnect source top_tb.TOP.AXI.i_ar.U17.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U241.C1.  The port annotation will still occur.
  assign addr_s6_o[30] = addr_s0_o[30];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2015|7): The interconnect source top_tb.TOP.AXI.i_aw.U2.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U239.B1.  The port annotation will still occur.
  assign addr_s6_o[30] = addr_s0_o[30];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,410|7): The interconnect source top_tb.TOP.AXI.i_ar.U3.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.epu_wrapper.U239.C1.  The port annotation will still occur.
  assign m2axi_o_wdata[8] = cdatain_i[8];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22373|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_in_reg_8_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_w.U49.A1.  The port annotation will still occur.
  assign m2axi_o_wdata[7] = cdatain_i[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22374|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_in_reg_7_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_w.U50.A1.  The port annotation will still occur.
  assign m2axi_o_wdata[6] = cdatain_i[6];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22375|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_in_reg_6_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_w.U51.A1.  The port annotation will still occur.
  assign m2axi_o_wdata[5] = cdatain_i[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22376|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_in_reg_5_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_w.U52.A1.  The port annotation will still occur.
  assign m2axi_o_wdata[17] = cdatain_i[17];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22364|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_in_reg_17_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_w.U71.A1.  The port annotation will still occur.
  assign m2axi_o_wdata[16] = cdatain_i[16];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22365|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_in_reg_16_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_w.U72.A1.  The port annotation will still occur.
  assign m2axi_o_wdata[13] = cdatain_i[13];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22368|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_in_reg_13_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_w.U75.A1.  The port annotation will still occur.
  assign m2axi_o_wdata[11] = cdatain_i[11];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22370|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_in_reg_11_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_w.U77.A1.  The port annotation will still occur.
  assign m2axi_o_wdata[10] = cdatain_i[10];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22371|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_in_reg_10_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_w.U78.A1.  The port annotation will still occur.
  assign m2axi_o_wdata[12] = cdatain_i[12];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22369|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_in_reg_12_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_w.U76.A1.  The port annotation will still occur.
  assign m2axi_o_wdata[9] = cdatain_i[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22372|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_in_reg_9_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_w.U48.A1.  The port annotation will still occur.
  assign m2axi_o_wdata[31] = cdatain_i[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22350|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_in_reg_31_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_w.U55.A1.  The port annotation will still occur.
  assign m2axi_o_wdata[30] = cdatain_i[30];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22351|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_in_reg_30_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_w.U56.A1.  The port annotation will still occur.
  assign m2axi_o_wdata[29] = cdatain_i[29];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22352|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_in_reg_29_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_w.U58.A1.  The port annotation will still occur.
  assign m2axi_o_wdata[28] = cdatain_i[28];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22353|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_in_reg_28_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_w.U59.A1.  The port annotation will still occur.
  assign m2axi_o_wdata[27] = cdatain_i[27];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22354|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_in_reg_27_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_w.U60.A1.  The port annotation will still occur.
  assign m2axi_o_wdata[26] = cdatain_i[26];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22355|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_in_reg_26_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_w.U61.A1.  The port annotation will still occur.
  assign m2axi_o_wdata[25] = cdatain_i[25];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22356|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_in_reg_25_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_w.U62.A1.  The port annotation will still occur.
  assign m2axi_o_wdata[24] = cdatain_i[24];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22357|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_in_reg_24_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_w.U63.A1.  The port annotation will still occur.
  assign m2axi_o_wdata[23] = cdatain_i[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22358|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_in_reg_23_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_w.U64.A1.  The port annotation will still occur.
  assign m2axi_o_wdata[22] = cdatain_i[22];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22359|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_in_reg_22_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_w.U65.A1.  The port annotation will still occur.
  assign m2axi_o_wdata[21] = cdatain_i[21];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22360|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_in_reg_21_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_w.U66.A1.  The port annotation will still occur.
  assign m2axi_o_wdata[20] = cdatain_i[20];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22361|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_in_reg_20_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_w.U67.A1.  The port annotation will still occur.
  assign m2axi_o_wdata[19] = cdatain_i[19];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22362|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_in_reg_19_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_w.U69.A1.  The port annotation will still occur.
  assign m2axi_o_wdata[18] = cdatain_i[18];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22363|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_in_reg_18_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_w.U70.A1.  The port annotation will still occur.
  assign m2axi_o_wdata[3] = cdatain_i[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22378|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_in_reg_3_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_w.U54.A1.  The port annotation will still occur.
  assign m2axi_o_wdata[2] = cdatain_i[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22379|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_in_reg_2_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_w.U57.A1.  The port annotation will still occur.
  assign m2axi_o_wdata[1] = cdatain_i[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22380|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_in_reg_1_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_w.U68.A1.  The port annotation will still occur.
  assign m2axi_o_wdata[4] = cdatain_i[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22377|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_in_reg_4_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_w.U53.A1.  The port annotation will still occur.
  assign m2axi_o_wdata[14] = cdatain_i[14];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22367|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_in_reg_14_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_w.U133.A1.  The port annotation will still occur.
  assign m2axi_o_wdata[15] = cdatain_i[15];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22366|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_in_reg_15_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_w.U132.A1.  The port annotation will still occur.
  assign m2axi_o_wdata[0] = cdatain_i[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22381|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_in_reg_0_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_w.U10.I1.  The port annotation will still occur.
  assign bid_o[3] = awid_i[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,3038|7): The interconnect source top_tb.TOP.AXI.i_aw.aw_arbiter.U86.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_b.U94.A1.  The port annotation will still occur.
  assign bid_o[2] = awid_i[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,3039|7): The interconnect source top_tb.TOP.AXI.i_aw.aw_arbiter.U85.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_b.U90.A1.  The port annotation will still occur.
  assign bid_o[1] = awid_i[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,3040|7): The interconnect source top_tb.TOP.AXI.i_aw.aw_arbiter.U84.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_b.U87.A1.  The port annotation will still occur.
  assign bid_o[0] = awid_i[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,3041|7): The interconnect source top_tb.TOP.AXI.i_aw.aw_arbiter.U83.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_b.U84.A1.  The port annotation will still occur.
  assign bid_o[5] = awid_i[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,3036|7): The interconnect source top_tb.TOP.AXI.i_aw.aw_arbiter.U12.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_b.U63.A1.  The port annotation will still occur.
  assign bid_o[4] = awid_i[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,3037|7): The interconnect source top_tb.TOP.AXI.i_aw.aw_arbiter.U7.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_b.U47.A1.  The port annotation will still occur.
  assign m2axi_o_awaddr[22] = caddr_i[22];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22401|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_addr_reg_22_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_aw.aw_arbiter.U52.A1.  The port annotation will still occur.
  assign m2axi_o_awaddr[31] = caddr_i[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22383|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_addr_reg_31_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_aw.aw_arbiter.U11.A1.  The port annotation will still occur.
  assign m2axi_o_awaddr[0] = caddr_i[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22439|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.U455.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_aw.aw_arbiter.U6.A1.  The port annotation will still occur.
  assign m2axi_o_awaddr[10] = caddr_i[10];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22425|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_addr_reg_10_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_aw.aw_arbiter.U65.A1.  The port annotation will still occur.
  assign m2axi_o_awaddr[11] = caddr_i[11];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22423|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_addr_reg_11_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_aw.aw_arbiter.U64.A1.  The port annotation will still occur.
  assign m2axi_o_awaddr[12] = caddr_i[12];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22421|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_addr_reg_12_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_aw.aw_arbiter.U63.A1.  The port annotation will still occur.
  assign m2axi_o_awaddr[13] = caddr_i[13];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22419|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_addr_reg_13_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_aw.aw_arbiter.U62.A1.  The port annotation will still occur.
  assign m2axi_o_awaddr[14] = caddr_i[14];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22417|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_addr_reg_14_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_aw.aw_arbiter.U61.A1.  The port annotation will still occur.
  assign m2axi_o_awaddr[15] = caddr_i[15];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22415|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_addr_reg_15_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_aw.aw_arbiter.U60.A1.  The port annotation will still occur.
  assign m2axi_o_awaddr[16] = caddr_i[16];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22413|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_addr_reg_16_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_aw.aw_arbiter.U59.A1.  The port annotation will still occur.
  assign m2axi_o_awaddr[17] = caddr_i[17];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22411|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_addr_reg_17_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_aw.aw_arbiter.U58.A1.  The port annotation will still occur.
  assign m2axi_o_awaddr[18] = caddr_i[18];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22409|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_addr_reg_18_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_aw.aw_arbiter.U57.A1.  The port annotation will still occur.
  assign m2axi_o_awaddr[19] = caddr_i[19];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22407|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_addr_reg_19_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_aw.aw_arbiter.U56.A1.  The port annotation will still occur.
  assign m2axi_o_awaddr[20] = caddr_i[20];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22405|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_addr_reg_20_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_aw.aw_arbiter.U54.A1.  The port annotation will still occur.
  assign m2axi_o_awaddr[21] = caddr_i[21];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22403|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_addr_reg_21_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_aw.aw_arbiter.U53.A1.  The port annotation will still occur.
  assign m2axi_o_awaddr[23] = caddr_i[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22399|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_addr_reg_23_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_aw.aw_arbiter.U51.A1.  The port annotation will still occur.
  assign m2axi_o_awaddr[24] = caddr_i[24];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22397|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_addr_reg_24_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_aw.aw_arbiter.U50.A1.  The port annotation will still occur.
  assign m2axi_o_awaddr[25] = caddr_i[25];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22395|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_addr_reg_25_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_aw.aw_arbiter.U49.A1.  The port annotation will still occur.
  assign m2axi_o_awaddr[26] = caddr_i[26];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22393|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_addr_reg_26_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_aw.aw_arbiter.U48.A1.  The port annotation will still occur.
  assign m2axi_o_awaddr[27] = caddr_i[27];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22391|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_addr_reg_27_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_aw.aw_arbiter.U47.A1.  The port annotation will still occur.
  assign m2axi_o_awaddr[28] = caddr_i[28];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22389|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_addr_reg_28_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_aw.aw_arbiter.U46.A1.  The port annotation will still occur.
  assign m2axi_o_awaddr[29] = caddr_i[29];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22387|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_addr_reg_29_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_aw.aw_arbiter.U45.A1.  The port annotation will still occur.
  assign m2axi_o_awaddr[30] = caddr_i[30];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22385|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_addr_reg_30_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_aw.aw_arbiter.U43.A1.  The port annotation will still occur.
  assign m2axi_o_awaddr[4] = caddr_i[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22437|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_addr_reg_4_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_aw.aw_arbiter.U40.A1.  The port annotation will still occur.
  assign m2axi_o_awaddr[5] = caddr_i[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22435|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_addr_reg_5_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_aw.aw_arbiter.U39.A1.  The port annotation will still occur.
  assign m2axi_o_awaddr[6] = caddr_i[6];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22433|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_addr_reg_6_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_aw.aw_arbiter.U38.A1.  The port annotation will still occur.
  assign m2axi_o_awaddr[7] = caddr_i[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22431|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_addr_reg_7_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_aw.aw_arbiter.U37.A1.  The port annotation will still occur.
  assign m2axi_o_awaddr[8] = caddr_i[8];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22429|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_addr_reg_8_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_aw.aw_arbiter.U36.A1.  The port annotation will still occur.
  assign m2axi_o_awaddr[9] = caddr_i[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22427|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_addr_reg_9_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_aw.aw_arbiter.U35.A1.  The port annotation will still occur.
  assign s2axi_o_rid[4] = s2axi_o_bid[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,23266|7): The interconnect source top_tb.TOP.IM1.ids_r_reg_4_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_r.U313.I.  The port annotation will still occur.
  assign s2axi_o_rid[4] = s2axi_o_bid[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,36039|7): The interconnect source top_tb.TOP.dram_wrapper.ids_reg_4_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_r.U185.I.  The port annotation will still occur.
  assign s2axi_o_rid[4] = s2axi_o_bid[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,38327|7): The interconnect source top_tb.TOP.i_dma.dma_s.ids_r_reg_4_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_r.U186.I.  The port annotation will still occur.
  assign s2axi_o_rid[5] = s2axi_o_bid[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,23831|7): The interconnect source top_tb.TOP.DM1.ids_r_reg_5_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_r.U386.A1.  The port annotation will still occur.
  assign s2axi_o_rid[5] = s2axi_o_bid[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,35106|7): The interconnect source top_tb.TOP.sctrl_wrapper.aids_reg_5_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_r.U310.I.  The port annotation will still occur.
  assign s2axi_o_rid[6] = s2axi_o_bid[6];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,23264|7): The interconnect source top_tb.TOP.IM1.ids_r_reg_6_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_r.U384.A1.  The port annotation will still occur.
  assign s2axi_o_rid[3] = s2axi_o_bid[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,38328|7): The interconnect source top_tb.TOP.i_dma.dma_s.ids_r_reg_3_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_r.U375.A1.  The port annotation will still occur.
  assign s2axi_o_rid[3] = s2axi_o_bid[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,36040|7): The interconnect source top_tb.TOP.dram_wrapper.ids_reg_3_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_r.U375.B1.  The port annotation will still occur.
  assign s2axi_o_rid[3] = s2axi_o_bid[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,75140|7): The interconnect source top_tb.TOP.epu_wrapper.ids_r_reg_3_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_r.U374.B1.  The port annotation will still occur.
  assign s2axi_o_rid[2] = s2axi_o_bid[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,38329|7): The interconnect source top_tb.TOP.i_dma.dma_s.ids_r_reg_2_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_r.U372.A1.  The port annotation will still occur.
  assign s2axi_o_rid[2] = s2axi_o_bid[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,36041|7): The interconnect source top_tb.TOP.dram_wrapper.ids_reg_2_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_r.U372.B1.  The port annotation will still occur.
  assign s2axi_o_rid[2] = s2axi_o_bid[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,75141|7): The interconnect source top_tb.TOP.epu_wrapper.ids_r_reg_2_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_r.U371.B1.  The port annotation will still occur.
  assign s2axi_o_rid[1] = s2axi_o_bid[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,38330|7): The interconnect source top_tb.TOP.i_dma.dma_s.ids_r_reg_1_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_r.U369.A1.  The port annotation will still occur.
  assign s2axi_o_rid[1] = s2axi_o_bid[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,36042|7): The interconnect source top_tb.TOP.dram_wrapper.ids_reg_1_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_r.U369.B1.  The port annotation will still occur.
  assign s2axi_o_rid[1] = s2axi_o_bid[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,75142|7): The interconnect source top_tb.TOP.epu_wrapper.ids_r_reg_1_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_r.U368.B1.  The port annotation will still occur.
  assign s2axi_o_rid[0] = s2axi_o_bid[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,38331|7): The interconnect source top_tb.TOP.i_dma.dma_s.ids_r_reg_0_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_r.U366.A1.  The port annotation will still occur.
  assign s2axi_o_rid[0] = s2axi_o_bid[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,36043|7): The interconnect source top_tb.TOP.dram_wrapper.ids_reg_0_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_r.U366.B1.  The port annotation will still occur.
  assign s2axi_o_rid[0] = s2axi_o_bid[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,75143|7): The interconnect source top_tb.TOP.epu_wrapper.ids_r_reg_0_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_r.U365.B1.  The port annotation will still occur.
  assign s2axi_o_rid[3] = s2axi_o_bid[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,35108|7): The interconnect source top_tb.TOP.sctrl_wrapper.aids_reg_3_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_r.U361.A1.  The port annotation will still occur.
  assign s2axi_o_rid[3] = s2axi_o_bid[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,23833|7): The interconnect source top_tb.TOP.DM1.ids_r_reg_3_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_r.U361.B1.  The port annotation will still occur.
  assign s2axi_o_rid[2] = s2axi_o_bid[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,35109|7): The interconnect source top_tb.TOP.sctrl_wrapper.aids_reg_2_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_r.U360.A1.  The port annotation will still occur.
  assign s2axi_o_rid[2] = s2axi_o_bid[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,23834|7): The interconnect source top_tb.TOP.DM1.ids_r_reg_2_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_r.U360.B1.  The port annotation will still occur.
  assign s2axi_o_rid[1] = s2axi_o_bid[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,35110|7): The interconnect source top_tb.TOP.sctrl_wrapper.aids_reg_1_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_r.U359.A1.  The port annotation will still occur.
  assign s2axi_o_rid[1] = s2axi_o_bid[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,23835|7): The interconnect source top_tb.TOP.DM1.ids_r_reg_1_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_r.U359.B1.  The port annotation will still occur.
  assign s2axi_o_rid[0] = s2axi_o_bid[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,35111|7): The interconnect source top_tb.TOP.sctrl_wrapper.aids_reg_0_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_r.U358.A1.  The port annotation will still occur.
  assign s2axi_o_rid[0] = s2axi_o_bid[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,23836|7): The interconnect source top_tb.TOP.DM1.ids_r_reg_0_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_r.U358.B1.  The port annotation will still occur.
  assign s2axi_o_rid[2] = s2axi_o_bid[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,23268|7): The interconnect source top_tb.TOP.IM1.ids_r_reg_2_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_r.U357.A1.  The port annotation will still occur.
  assign s2axi_o_rid[0] = s2axi_o_bid[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,23270|7): The interconnect source top_tb.TOP.IM1.ids_r_reg_0_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_r.U355.A1.  The port annotation will still occur.
  assign s2axi_o_rid[3] = s2axi_o_bid[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,23267|7): The interconnect source top_tb.TOP.IM1.ids_r_reg_3_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_r.U352.A1.  The port annotation will still occur.
  assign s2axi_o_rid[1] = s2axi_o_bid[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,23269|7): The interconnect source top_tb.TOP.IM1.ids_r_reg_1_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_r.U350.A1.  The port annotation will still occur.
  assign s2axi_o_rid[4] = s2axi_o_bid[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,35107|7): The interconnect source top_tb.TOP.sctrl_wrapper.aids_reg_4_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_r.U312.I.  The port annotation will still occur.
  assign s2axi_o_rid[5] = s2axi_o_bid[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,23265|7): The interconnect source top_tb.TOP.IM1.ids_r_reg_5_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_r.U311.I.  The port annotation will still occur.
  assign s2axi_o_rdata[12] = ROM_out_i[12];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22954|7): The interconnect source top_tb.TOP.ROM_out[12] is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_r.U297.B1.  The port annotation will still occur.
  assign s2axi_o_rdata[11] = ROM_out_i[11];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22955|7): The interconnect source top_tb.TOP.ROM_out[11] is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_r.U293.B1.  The port annotation will still occur.
  assign s2axi_o_rdata[8] = ROM_out_i[8];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22958|7): The interconnect source top_tb.TOP.ROM_out[8] is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_r.U288.B1.  The port annotation will still occur.
  assign s2axi_o_rdata[6] = ROM_out_i[6];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22960|7): The interconnect source top_tb.TOP.ROM_out[6] is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_r.U283.B1.  The port annotation will still occur.
  assign s2axi_o_rdata[4] = ROM_out_i[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22962|7): The interconnect source top_tb.TOP.ROM_out[4] is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_r.U278.B1.  The port annotation will still occur.
  assign s2axi_o_rdata[1] = ROM_out_i[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22965|7): The interconnect source top_tb.TOP.ROM_out[1] is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_r.U275.B1.  The port annotation will still occur.
  assign s2axi_o_rdata[13] = ROM_out_i[13];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22953|7): The interconnect source top_tb.TOP.ROM_out[13] is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_r.U267.B1.  The port annotation will still occur.
  assign s2axi_o_rdata[10] = ROM_out_i[10];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22956|7): The interconnect source top_tb.TOP.ROM_out[10] is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_r.U263.B1.  The port annotation will still occur.
  assign s2axi_o_rdata[9] = ROM_out_i[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22957|7): The interconnect source top_tb.TOP.ROM_out[9] is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_r.U259.B1.  The port annotation will still occur.
  assign s2axi_o_rdata[7] = ROM_out_i[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22959|7): The interconnect source top_tb.TOP.ROM_out[7] is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_r.U256.B1.  The port annotation will still occur.
  assign s2axi_o_rdata[5] = ROM_out_i[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22961|7): The interconnect source top_tb.TOP.ROM_out[5] is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_r.U253.B1.  The port annotation will still occur.
  assign s2axi_o_rdata[3] = ROM_out_i[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22963|7): The interconnect source top_tb.TOP.ROM_out[3] is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_r.U250.B1.  The port annotation will still occur.
  assign s2axi_o_rdata[2] = ROM_out_i[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22964|7): The interconnect source top_tb.TOP.ROM_out[2] is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_r.U247.B1.  The port annotation will still occur.
  assign s2axi_o_rdata[0] = ROM_out_i[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22966|7): The interconnect source top_tb.TOP.ROM_out[0] is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_r.U244.B1.  The port annotation will still occur.
  assign s2axi_o_rdata[31] = ROM_out_i[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22935|7): The interconnect source top_tb.TOP.ROM_out[31] is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_r.U241.B1.  The port annotation will still occur.
  assign s2axi_o_rdata[28] = ROM_out_i[28];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22938|7): The interconnect source top_tb.TOP.ROM_out[28] is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_r.U238.B1.  The port annotation will still occur.
  assign s2axi_o_rdata[26] = ROM_out_i[26];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22940|7): The interconnect source top_tb.TOP.ROM_out[26] is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_r.U235.B1.  The port annotation will still occur.
  assign s2axi_o_rdata[23] = ROM_out_i[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22943|7): The interconnect source top_tb.TOP.ROM_out[23] is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_r.U232.B1.  The port annotation will still occur.
  assign s2axi_o_rdata[19] = ROM_out_i[19];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22947|7): The interconnect source top_tb.TOP.ROM_out[19] is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_r.U229.B1.  The port annotation will still occur.
  assign s2axi_o_rdata[29] = ROM_out_i[29];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22937|7): The interconnect source top_tb.TOP.ROM_out[29] is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_r.U225.B1.  The port annotation will still occur.
  assign s2axi_o_rdata[25] = ROM_out_i[25];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22941|7): The interconnect source top_tb.TOP.ROM_out[25] is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_r.U222.B1.  The port annotation will still occur.
  assign s2axi_o_rdata[21] = ROM_out_i[21];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22945|7): The interconnect source top_tb.TOP.ROM_out[21] is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_r.U219.B1.  The port annotation will still occur.
  assign s2axi_o_rdata[30] = ROM_out_i[30];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22936|7): The interconnect source top_tb.TOP.ROM_out[30] is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_r.U217.B1.  The port annotation will still occur.
  assign s2axi_o_rdata[27] = ROM_out_i[27];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22939|7): The interconnect source top_tb.TOP.ROM_out[27] is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_r.U214.B1.  The port annotation will still occur.
  assign s2axi_o_rdata[24] = ROM_out_i[24];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22942|7): The interconnect source top_tb.TOP.ROM_out[24] is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_r.U211.B1.  The port annotation will still occur.
  assign s2axi_o_rdata[22] = ROM_out_i[22];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22944|7): The interconnect source top_tb.TOP.ROM_out[22] is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_r.U208.B1.  The port annotation will still occur.
  assign s2axi_o_rdata[20] = ROM_out_i[20];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22946|7): The interconnect source top_tb.TOP.ROM_out[20] is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_r.U205.B1.  The port annotation will still occur.
  assign s2axi_o_rdata[18] = ROM_out_i[18];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22948|7): The interconnect source top_tb.TOP.ROM_out[18] is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_r.U202.B1.  The port annotation will still occur.
  assign s2axi_o_rdata[17] = ROM_out_i[17];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22949|7): The interconnect source top_tb.TOP.ROM_out[17] is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_r.U199.B1.  The port annotation will still occur.
  assign s2axi_o_rid[6] = s2axi_o_bid[6];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,75137|7): The interconnect source top_tb.TOP.epu_wrapper.ids_r_reg_6_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_r.U191.B1.  The port annotation will still occur.
  assign s2axi_o_rid[6] = s2axi_o_bid[6];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,38325|7): The interconnect source top_tb.TOP.i_dma.dma_s.ids_r_reg_6_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_r.U190.A1.  The port annotation will still occur.
  assign s2axi_o_rid[6] = s2axi_o_bid[6];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,36037|7): The interconnect source top_tb.TOP.dram_wrapper.ids_reg_6_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_r.U190.B1.  The port annotation will still occur.
  assign s2axi_o_rid[7] = s2axi_o_bid[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,75144|7): The interconnect source top_tb.TOP.epu_wrapper.ids_r_reg_7_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_r.U189.B1.  The port annotation will still occur.
  assign s2axi_o_rid[7] = s2axi_o_bid[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,38332|7): The interconnect source top_tb.TOP.i_dma.dma_s.ids_r_reg_7_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_r.U188.A1.  The port annotation will still occur.
  assign s2axi_o_rid[7] = s2axi_o_bid[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,36044|7): The interconnect source top_tb.TOP.dram_wrapper.ids_reg_7_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_r.U188.B1.  The port annotation will still occur.
  assign s2axi_o_rid[5] = s2axi_o_bid[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,75138|7): The interconnect source top_tb.TOP.epu_wrapper.ids_r_reg_5_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_r.U187.B1.  The port annotation will still occur.
  assign s2axi_o_rdata[16] = ROM_out_i[16];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22950|7): The interconnect source top_tb.TOP.ROM_out[16] is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_r.U85.B1.  The port annotation will still occur.
  assign s2axi_o_rdata[14] = ROM_out_i[14];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22952|7): The interconnect source top_tb.TOP.ROM_out[14] is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_r.U89.B1.  The port annotation will still occur.
  assign s2axi_o_rdata[15] = ROM_out_i[15];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22951|7): The interconnect source top_tb.TOP.ROM_out[15] is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_r.U87.B1.  The port annotation will still occur.
  assign s2axi_o_rid[4] = s2axi_o_bid[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,75139|7): The interconnect source top_tb.TOP.epu_wrapper.ids_r_reg_4_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_r.U70.B1.  The port annotation will still occur.
  assign s2axi_o_rid[5] = s2axi_o_bid[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,38326|7): The interconnect source top_tb.TOP.i_dma.dma_s.ids_r_reg_5_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_r.U21.A1.  The port annotation will still occur.
  assign s2axi_o_rid[5] = s2axi_o_bid[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,36038|7): The interconnect source top_tb.TOP.dram_wrapper.ids_reg_5_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_r.U21.B1.  The port annotation will still occur.
  assign s2axi_o_rid[7] = s2axi_o_bid[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,35112|7): The interconnect source top_tb.TOP.sctrl_wrapper.aids_reg_7_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_r.U17.A1.  The port annotation will still occur.
  assign s2axi_o_rid[7] = s2axi_o_bid[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,23837|7): The interconnect source top_tb.TOP.DM1.ids_r_reg_7_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_r.U17.B1.  The port annotation will still occur.
  assign s2axi_o_rid[6] = s2axi_o_bid[6];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,35105|7): The interconnect source top_tb.TOP.sctrl_wrapper.aids_reg_6_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_r.U15.A1.  The port annotation will still occur.
  assign s2axi_o_rid[6] = s2axi_o_bid[6];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,23830|7): The interconnect source top_tb.TOP.DM1.ids_r_reg_6_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_r.U15.B1.  The port annotation will still occur.
  assign s2axi_o_rid[4] = s2axi_o_bid[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,23832|7): The interconnect source top_tb.TOP.DM1.ids_r_reg_4_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_r.U12.A1.  The port annotation will still occur.
  assign s2axi_o_rid[7] = s2axi_o_bid[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,23271|7): The interconnect source top_tb.TOP.IM1.ids_r_reg_7_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_r.U8.A1.  The port annotation will still occur.
  assign m2axi_o_araddr[16] = caddr_i[16];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22412|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_addr_reg_16_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_ar.ar_arbiter.U59.A1.  The port annotation will still occur.
  assign m2axi_o_araddr[16] = caddr_i[16];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22157|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CI.c_addr_reg_16_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_ar.ar_arbiter.U59.C1.  The port annotation will still occur.
  assign m2axi_o_araddr[19] = caddr_i[19];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22406|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_addr_reg_19_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_ar.ar_arbiter.U56.A1.  The port annotation will still occur.
  assign m2axi_o_araddr[19] = caddr_i[19];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22151|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CI.c_addr_reg_19_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_ar.ar_arbiter.U56.C1.  The port annotation will still occur.
  assign m2axi_o_araddr[29] = caddr_i[29];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22386|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_addr_reg_29_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_ar.ar_arbiter.U45.A1.  The port annotation will still occur.
  assign m2axi_o_araddr[29] = caddr_i[29];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22131|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CI.c_addr_reg_29_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_ar.ar_arbiter.U45.C1.  The port annotation will still occur.
  assign m2axi_o_arlen[7] = m2axi_o_awlen[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,37535|7): The interconnect source top_tb.TOP.i_dma.dma_m.op_qty_r_reg_7_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_ar.ar_arbiter.U25.B1.  The port annotation will still occur.
  assign m2axi_o_arlen[0] = m2axi_o_awlen[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,37534|7): The interconnect source top_tb.TOP.i_dma.dma_m.op_qty_r_reg_0_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_ar.ar_arbiter.U32.B1.  The port annotation will still occur.
  assign m2axi_o_arlen[1] = m2axi_o_awlen[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,37533|7): The interconnect source top_tb.TOP.i_dma.dma_m.op_qty_r_reg_1_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_ar.ar_arbiter.U31.B1.  The port annotation will still occur.
  assign m2axi_o_arlen[2] = m2axi_o_awlen[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,37532|7): The interconnect source top_tb.TOP.i_dma.dma_m.op_qty_r_reg_2_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_ar.ar_arbiter.U30.B1.  The port annotation will still occur.
  assign m2axi_o_arlen[3] = m2axi_o_awlen[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,37531|7): The interconnect source top_tb.TOP.i_dma.dma_m.op_qty_r_reg_3_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_ar.ar_arbiter.U29.B1.  The port annotation will still occur.
  assign m2axi_o_arlen[4] = m2axi_o_awlen[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,37530|7): The interconnect source top_tb.TOP.i_dma.dma_m.op_qty_r_reg_4_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_ar.ar_arbiter.U28.B1.  The port annotation will still occur.
  assign m2axi_o_arlen[5] = m2axi_o_awlen[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,37529|7): The interconnect source top_tb.TOP.i_dma.dma_m.op_qty_r_reg_5_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_ar.ar_arbiter.U27.B1.  The port annotation will still occur.
  assign m2axi_o_arlen[6] = m2axi_o_awlen[6];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,37528|7): The interconnect source top_tb.TOP.i_dma.dma_m.op_qty_r_reg_6_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_ar.ar_arbiter.U26.B1.  The port annotation will still occur.
  assign m2axi_o_araddr[24] = caddr_i[24];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22396|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_addr_reg_24_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_ar.ar_arbiter.U4.A1.  The port annotation will still occur.
  assign m2axi_o_araddr[24] = caddr_i[24];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22141|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CI.c_addr_reg_24_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_ar.ar_arbiter.U4.C1.  The port annotation will still occur.
  assign m2axi_o_araddr[25] = caddr_i[25];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22394|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_addr_reg_25_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_ar.ar_arbiter.U3.A1.  The port annotation will still occur.
  assign m2axi_o_araddr[25] = caddr_i[25];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22139|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CI.c_addr_reg_25_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_ar.ar_arbiter.U3.C1.  The port annotation will still occur.
  assign m2axi_o_araddr[0] = caddr_i[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22438|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.U455.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_ar.ar_arbiter.U66.A1.  The port annotation will still occur.
  assign m2axi_o_araddr[10] = caddr_i[10];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22424|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_addr_reg_10_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_ar.ar_arbiter.U65.A1.  The port annotation will still occur.
  assign m2axi_o_araddr[10] = caddr_i[10];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22169|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CI.c_addr_reg_10_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_ar.ar_arbiter.U65.C1.  The port annotation will still occur.
  assign m2axi_o_araddr[11] = caddr_i[11];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22422|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_addr_reg_11_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_ar.ar_arbiter.U64.A1.  The port annotation will still occur.
  assign m2axi_o_araddr[11] = caddr_i[11];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22167|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CI.c_addr_reg_11_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_ar.ar_arbiter.U64.C1.  The port annotation will still occur.
  assign m2axi_o_araddr[12] = caddr_i[12];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22420|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_addr_reg_12_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_ar.ar_arbiter.U63.A1.  The port annotation will still occur.
  assign m2axi_o_araddr[12] = caddr_i[12];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22165|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CI.c_addr_reg_12_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_ar.ar_arbiter.U63.C1.  The port annotation will still occur.
  assign m2axi_o_araddr[13] = caddr_i[13];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22418|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_addr_reg_13_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_ar.ar_arbiter.U62.A1.  The port annotation will still occur.
  assign m2axi_o_araddr[13] = caddr_i[13];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22163|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CI.c_addr_reg_13_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_ar.ar_arbiter.U62.C1.  The port annotation will still occur.
  assign m2axi_o_araddr[14] = caddr_i[14];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22416|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_addr_reg_14_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_ar.ar_arbiter.U61.A1.  The port annotation will still occur.
  assign m2axi_o_araddr[14] = caddr_i[14];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22161|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CI.c_addr_reg_14_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_ar.ar_arbiter.U61.C1.  The port annotation will still occur.
  assign m2axi_o_araddr[15] = caddr_i[15];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22414|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_addr_reg_15_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_ar.ar_arbiter.U60.A1.  The port annotation will still occur.
  assign m2axi_o_araddr[15] = caddr_i[15];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22159|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CI.c_addr_reg_15_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_ar.ar_arbiter.U60.C1.  The port annotation will still occur.
  assign m2axi_o_araddr[17] = caddr_i[17];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22410|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_addr_reg_17_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_ar.ar_arbiter.U58.A1.  The port annotation will still occur.
  assign m2axi_o_araddr[17] = caddr_i[17];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22155|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CI.c_addr_reg_17_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_ar.ar_arbiter.U58.C1.  The port annotation will still occur.
  assign m2axi_o_araddr[18] = caddr_i[18];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22408|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_addr_reg_18_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_ar.ar_arbiter.U57.A1.  The port annotation will still occur.
  assign m2axi_o_araddr[18] = caddr_i[18];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22153|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CI.c_addr_reg_18_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_ar.ar_arbiter.U57.C1.  The port annotation will still occur.
  assign m2axi_o_araddr[1] = m2axi_o_awaddr[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22474|7): The interconnect source top_tb.TOP.cpu_wrapper.M1.U10.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_ar.ar_arbiter.U55.A1.  The port annotation will still occur.
  assign m2axi_o_araddr[20] = caddr_i[20];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22404|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_addr_reg_20_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_ar.ar_arbiter.U54.A1.  The port annotation will still occur.
  assign m2axi_o_araddr[20] = caddr_i[20];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22149|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CI.c_addr_reg_20_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_ar.ar_arbiter.U54.C1.  The port annotation will still occur.
  assign m2axi_o_araddr[21] = caddr_i[21];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22402|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_addr_reg_21_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_ar.ar_arbiter.U53.A1.  The port annotation will still occur.
  assign m2axi_o_araddr[21] = caddr_i[21];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22147|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CI.c_addr_reg_21_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_ar.ar_arbiter.U53.C1.  The port annotation will still occur.
  assign m2axi_o_araddr[22] = caddr_i[22];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22400|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_addr_reg_22_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_ar.ar_arbiter.U52.A1.  The port annotation will still occur.
  assign m2axi_o_araddr[22] = caddr_i[22];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22145|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CI.c_addr_reg_22_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_ar.ar_arbiter.U52.C1.  The port annotation will still occur.
  assign m2axi_o_araddr[23] = caddr_i[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22398|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_addr_reg_23_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_ar.ar_arbiter.U51.A1.  The port annotation will still occur.
  assign m2axi_o_araddr[23] = caddr_i[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22143|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CI.c_addr_reg_23_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_ar.ar_arbiter.U51.C1.  The port annotation will still occur.
  assign m2axi_o_araddr[26] = caddr_i[26];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22392|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_addr_reg_26_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_ar.ar_arbiter.U48.A1.  The port annotation will still occur.
  assign m2axi_o_araddr[26] = caddr_i[26];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22137|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CI.c_addr_reg_26_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_ar.ar_arbiter.U48.C1.  The port annotation will still occur.
  assign m2axi_o_araddr[27] = caddr_i[27];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22390|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_addr_reg_27_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_ar.ar_arbiter.U47.A1.  The port annotation will still occur.
  assign m2axi_o_araddr[27] = caddr_i[27];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22135|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CI.c_addr_reg_27_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_ar.ar_arbiter.U47.C1.  The port annotation will still occur.
  assign m2axi_o_araddr[28] = caddr_i[28];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22388|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_addr_reg_28_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_ar.ar_arbiter.U46.A1.  The port annotation will still occur.
  assign m2axi_o_araddr[28] = caddr_i[28];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22133|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CI.c_addr_reg_28_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_ar.ar_arbiter.U46.C1.  The port annotation will still occur.
  assign m2axi_o_araddr[2] = m2axi_o_awaddr[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22473|7): The interconnect source top_tb.TOP.cpu_wrapper.M1.U5.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_ar.ar_arbiter.U44.A1.  The port annotation will still occur.
  assign m2axi_o_araddr[30] = caddr_i[30];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22384|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_addr_reg_30_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_ar.ar_arbiter.U43.A1.  The port annotation will still occur.
  assign m2axi_o_araddr[30] = caddr_i[30];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22129|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CI.c_addr_reg_30_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_ar.ar_arbiter.U43.C1.  The port annotation will still occur.
  assign m2axi_o_araddr[31] = caddr_i[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22382|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_addr_reg_31_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_ar.ar_arbiter.U42.A1.  The port annotation will still occur.
  assign m2axi_o_araddr[31] = caddr_i[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22127|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CI.c_addr_reg_31_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_ar.ar_arbiter.U42.C1.  The port annotation will still occur.
  assign m2axi_o_araddr[3] = m2axi_o_awaddr[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22472|7): The interconnect source top_tb.TOP.cpu_wrapper.M1.U4.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_ar.ar_arbiter.U41.A1.  The port annotation will still occur.
  assign m2axi_o_araddr[4] = caddr_i[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22436|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_addr_reg_4_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_ar.ar_arbiter.U40.A1.  The port annotation will still occur.
  assign m2axi_o_araddr[4] = caddr_i[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22181|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CI.c_addr_reg_4_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_ar.ar_arbiter.U40.C1.  The port annotation will still occur.
  assign m2axi_o_araddr[5] = caddr_i[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22434|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_addr_reg_5_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_ar.ar_arbiter.U39.A1.  The port annotation will still occur.
  assign m2axi_o_araddr[5] = caddr_i[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22179|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CI.c_addr_reg_5_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_ar.ar_arbiter.U39.C1.  The port annotation will still occur.
  assign m2axi_o_araddr[6] = caddr_i[6];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22432|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_addr_reg_6_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_ar.ar_arbiter.U38.A1.  The port annotation will still occur.
  assign m2axi_o_araddr[6] = caddr_i[6];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22177|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CI.c_addr_reg_6_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_ar.ar_arbiter.U38.C1.  The port annotation will still occur.
  assign m2axi_o_araddr[7] = caddr_i[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22430|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_addr_reg_7_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_ar.ar_arbiter.U37.A1.  The port annotation will still occur.
  assign m2axi_o_araddr[7] = caddr_i[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22175|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CI.c_addr_reg_7_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_ar.ar_arbiter.U37.C1.  The port annotation will still occur.
  assign m2axi_o_araddr[8] = caddr_i[8];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22428|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_addr_reg_8_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_ar.ar_arbiter.U36.A1.  The port annotation will still occur.
  assign m2axi_o_araddr[8] = caddr_i[8];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22173|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CI.c_addr_reg_8_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_ar.ar_arbiter.U36.C1.  The port annotation will still occur.
  assign m2axi_o_araddr[9] = caddr_i[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22426|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CD.c_addr_reg_9_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_ar.ar_arbiter.U35.A1.  The port annotation will still occur.
  assign m2axi_o_araddr[9] = caddr_i[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,22171|7): The interconnect source top_tb.TOP.cpu_wrapper.L1CI.c_addr_reg_9_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_ar.ar_arbiter.U35.C1.  The port annotation will still occur.
  assign last_sd_o = last_s0_o;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2565|7): The interconnect source top_tb.TOP.AXI.i_w.U152.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_slave.U77.B2.  The port annotation will still occur.
  assign last_sd_o = last_s0_o;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2565|7): The interconnect source top_tb.TOP.AXI.i_w.U152.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_slave.U20.A1.  The port annotation will still occur.
  assign id_sd_o[3] = id_s0_o[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,359|7): The interconnect source top_tb.TOP.AXI.i_ar.ar_arbiter.U81.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_slave.U40.B1.  The port annotation will still occur.
  assign id_sd_o[2] = id_s0_o[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,366|7): The interconnect source top_tb.TOP.AXI.i_ar.ar_arbiter.U82.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_slave.U39.B1.  The port annotation will still occur.
  assign id_sd_o[1] = id_s0_o[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,373|7): The interconnect source top_tb.TOP.AXI.i_ar.ar_arbiter.U83.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_slave.U38.B1.  The port annotation will still occur.
  assign id_sd_o[0] = id_s0_o[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,380|7): The interconnect source top_tb.TOP.AXI.i_ar.ar_arbiter.U84.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_slave.U37.B1.  The port annotation will still occur.
  assign id_sd_o[4] = id_s0_o[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,352|7): The interconnect source top_tb.TOP.AXI.i_ar.ar_arbiter.U7.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_slave.U36.B1.  The port annotation will still occur.
  assign id_sd_o[5] = id_s0_o[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,345|7): The interconnect source top_tb.TOP.AXI.i_ar.ar_arbiter.U12.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_slave.U35.B1.  The port annotation will still occur.
  assign len_sd_o[7] = len_s0_o[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,626|7): The interconnect source top_tb.TOP.AXI.i_ar.ar_arbiter.U25.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_slave.U34.A1.  The port annotation will still occur.
  assign len_sd_o[6] = len_s0_o[6];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,633|7): The interconnect source top_tb.TOP.AXI.i_ar.ar_arbiter.U26.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_slave.U33.A1.  The port annotation will still occur.
  assign len_sd_o[5] = len_s0_o[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,640|7): The interconnect source top_tb.TOP.AXI.i_ar.ar_arbiter.U27.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_slave.U32.A1.  The port annotation will still occur.
  assign len_sd_o[4] = len_s0_o[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,647|7): The interconnect source top_tb.TOP.AXI.i_ar.ar_arbiter.U28.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_slave.U31.A1.  The port annotation will still occur.
  assign len_sd_o[3] = len_s0_o[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,654|7): The interconnect source top_tb.TOP.AXI.i_ar.ar_arbiter.U29.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_slave.U30.A1.  The port annotation will still occur.
  assign len_sd_o[2] = len_s0_o[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,661|7): The interconnect source top_tb.TOP.AXI.i_ar.ar_arbiter.U30.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_slave.U29.A1.  The port annotation will still occur.
  assign len_sd_o[1] = len_s0_o[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,668|7): The interconnect source top_tb.TOP.AXI.i_ar.ar_arbiter.U31.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_slave.U28.A1.  The port annotation will still occur.
  assign last_sd_o = last_s0_o;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2565|7): The interconnect source top_tb.TOP.AXI.i_w.U152.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_slave.U24.I.  The port annotation will still occur.
  assign len_sd_o[0] = len_s0_o[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,675|7): The interconnect source top_tb.TOP.AXI.i_ar.ar_arbiter.U32.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.AXI.i_slave.U11.A1.  The port annotation will still occur.
  assign data_s5_o[0] = data_s0_o[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2546|7): The interconnect source top_tb.TOP.AXI.i_w.U12.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_s.U87.I.  The port annotation will still occur.
  assign data_s5_o[31] = data_s0_o[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2343|7): The interconnect source top_tb.TOP.AXI.i_w.U55.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_s.U71.I.  The port annotation will still occur.
  assign data_s5_o[30] = data_s0_o[30];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2350|7): The interconnect source top_tb.TOP.AXI.i_w.U56.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_s.U70.I.  The port annotation will still occur.
  assign data_s5_o[29] = data_s0_o[29];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2357|7): The interconnect source top_tb.TOP.AXI.i_w.U58.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_s.U69.I.  The port annotation will still occur.
  assign data_s5_o[28] = data_s0_o[28];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2364|7): The interconnect source top_tb.TOP.AXI.i_w.U59.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_s.U68.I.  The port annotation will still occur.
  assign data_s5_o[7] = data_s0_o[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2497|7): The interconnect source top_tb.TOP.AXI.i_w.U50.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_s.U81.I.  The port annotation will still occur.
  assign data_s5_o[5] = data_s0_o[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2511|7): The interconnect source top_tb.TOP.AXI.i_w.U52.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_s.U79.I.  The port annotation will still occur.
  assign data_s5_o[4] = data_s0_o[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2518|7): The interconnect source top_tb.TOP.AXI.i_w.U53.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_s.U57.I.  The port annotation will still occur.
  assign data_s5_o[3] = data_s0_o[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2525|7): The interconnect source top_tb.TOP.AXI.i_w.U54.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_s.U56.I.  The port annotation will still occur.
  assign data_s5_o[2] = data_s0_o[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2532|7): The interconnect source top_tb.TOP.AXI.i_w.U57.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_s.U55.I.  The port annotation will still occur.
  assign data_s5_o[1] = data_s0_o[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2539|7): The interconnect source top_tb.TOP.AXI.i_w.U68.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_s.U54.I.  The port annotation will still occur.
  assign data_s5_o[15] = data_s0_o[15];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2553|7): The interconnect source top_tb.TOP.AXI.i_w.U35.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_s.U89.I.  The port annotation will still occur.
  assign data_s5_o[14] = data_s0_o[14];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2560|7): The interconnect source top_tb.TOP.AXI.i_w.U36.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_s.U88.I.  The port annotation will still occur.
  assign data_s5_o[27] = data_s0_o[27];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2371|7): The interconnect source top_tb.TOP.AXI.i_w.U60.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_s.U67.I.  The port annotation will still occur.
  assign data_s5_o[26] = data_s0_o[26];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2378|7): The interconnect source top_tb.TOP.AXI.i_w.U61.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_s.U66.I.  The port annotation will still occur.
  assign data_s5_o[25] = data_s0_o[25];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2385|7): The interconnect source top_tb.TOP.AXI.i_w.U62.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_s.U65.I.  The port annotation will still occur.
  assign data_s5_o[24] = data_s0_o[24];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2392|7): The interconnect source top_tb.TOP.AXI.i_w.U63.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_s.U64.I.  The port annotation will still occur.
  assign data_s5_o[22] = data_s0_o[22];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2406|7): The interconnect source top_tb.TOP.AXI.i_w.U65.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_s.U62.I.  The port annotation will still occur.
  assign data_s5_o[19] = data_s0_o[19];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2427|7): The interconnect source top_tb.TOP.AXI.i_w.U69.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_s.U59.I.  The port annotation will still occur.
  assign data_s5_o[16] = data_s0_o[16];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2448|7): The interconnect source top_tb.TOP.AXI.i_w.U72.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_s.U77.I.  The port annotation will still occur.
  assign data_s5_o[13] = data_s0_o[13];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2455|7): The interconnect source top_tb.TOP.AXI.i_w.U75.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_s.U76.I.  The port annotation will still occur.
  assign data_s5_o[12] = data_s0_o[12];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2462|7): The interconnect source top_tb.TOP.AXI.i_w.U76.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_s.U75.I.  The port annotation will still occur.
  assign data_s5_o[11] = data_s0_o[11];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2469|7): The interconnect source top_tb.TOP.AXI.i_w.U77.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_s.U74.I.  The port annotation will still occur.
  assign data_s5_o[10] = data_s0_o[10];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2476|7): The interconnect source top_tb.TOP.AXI.i_w.U78.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_s.U73.I.  The port annotation will still occur.
  assign data_s5_o[9] = data_s0_o[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2483|7): The interconnect source top_tb.TOP.AXI.i_w.U48.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_s.U72.I.  The port annotation will still occur.
  assign data_s5_o[8] = data_s0_o[8];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2490|7): The interconnect source top_tb.TOP.AXI.i_w.U49.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_s.U82.I.  The port annotation will still occur.
  assign data_s5_o[6] = data_s0_o[6];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2504|7): The interconnect source top_tb.TOP.AXI.i_w.U51.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_s.U80.I.  The port annotation will still occur.
  assign data_s5_o[23] = data_s0_o[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2399|7): The interconnect source top_tb.TOP.AXI.i_w.U64.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_s.U63.I.  The port annotation will still occur.
  assign data_s5_o[21] = data_s0_o[21];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2413|7): The interconnect source top_tb.TOP.AXI.i_w.U66.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_s.U61.I.  The port annotation will still occur.
  assign data_s5_o[20] = data_s0_o[20];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2420|7): The interconnect source top_tb.TOP.AXI.i_w.U67.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_s.U60.I.  The port annotation will still occur.
  assign data_s5_o[18] = data_s0_o[18];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2434|7): The interconnect source top_tb.TOP.AXI.i_w.U70.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_s.U58.I.  The port annotation will still occur.
  assign data_s5_o[17] = data_s0_o[17];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2441|7): The interconnect source top_tb.TOP.AXI.i_w.U71.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_s.U78.I.  The port annotation will still occur.
  assign last_s5_o = last_s0_o;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2567|7): The interconnect source top_tb.TOP.AXI.i_w.U152.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_s.U85.I.  The port annotation will still occur.
  assign last_s5_o = last_s0_o;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2567|7): The interconnect source top_tb.TOP.AXI.i_w.U152.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_s.U53.I1.  The port annotation will still occur.
  assign id_s5_o[4] = id_s0_o[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1868|7): The interconnect source top_tb.TOP.AXI.i_aw.aw_arbiter.U7.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_s.U27.A1.  The port annotation will still occur.
  assign id_s5_o[4] = id_s0_o[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,354|7): The interconnect source top_tb.TOP.AXI.i_ar.ar_arbiter.U7.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_s.U27.C1.  The port annotation will still occur.
  assign id_s5_o[5] = id_s0_o[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1861|7): The interconnect source top_tb.TOP.AXI.i_aw.aw_arbiter.U12.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_s.U26.A1.  The port annotation will still occur.
  assign id_s5_o[5] = id_s0_o[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,347|7): The interconnect source top_tb.TOP.AXI.i_ar.ar_arbiter.U12.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_s.U26.C1.  The port annotation will still occur.
  assign addr_s5_o[4] = addr_s0_o[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2198|7): The interconnect source top_tb.TOP.AXI.i_aw.U11.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_s.U173.A1.  The port annotation will still occur.
  assign addr_s5_o[4] = addr_s0_o[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,593|7): The interconnect source top_tb.TOP.AXI.i_ar.U23.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_s.U173.C1.  The port annotation will still occur.
  assign addr_s5_o[3] = addr_s0_o[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2205|7): The interconnect source top_tb.TOP.AXI.i_aw.U29.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_s.U174.A1.  The port annotation will still occur.
  assign addr_s5_o[3] = addr_s0_o[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,600|7): The interconnect source top_tb.TOP.AXI.i_ar.U25.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_s.U174.C1.  The port annotation will still occur.
  assign addr_s5_o[2] = addr_s0_o[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2212|7): The interconnect source top_tb.TOP.AXI.i_aw.U28.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_s.U175.A1.  The port annotation will still occur.
  assign addr_s5_o[2] = addr_s0_o[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,607|7): The interconnect source top_tb.TOP.AXI.i_ar.U31.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_s.U175.C1.  The port annotation will still occur.
  assign id_s5_o[0] = id_s0_o[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1896|7): The interconnect source top_tb.TOP.AXI.i_aw.aw_arbiter.U83.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_s.U172.A1.  The port annotation will still occur.
  assign id_s5_o[0] = id_s0_o[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,382|7): The interconnect source top_tb.TOP.AXI.i_ar.ar_arbiter.U84.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_s.U172.C1.  The port annotation will still occur.
  assign id_s5_o[1] = id_s0_o[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1889|7): The interconnect source top_tb.TOP.AXI.i_aw.aw_arbiter.U84.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_s.U171.A1.  The port annotation will still occur.
  assign id_s5_o[1] = id_s0_o[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,375|7): The interconnect source top_tb.TOP.AXI.i_ar.ar_arbiter.U83.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_s.U171.C1.  The port annotation will still occur.
  assign id_s5_o[2] = id_s0_o[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1882|7): The interconnect source top_tb.TOP.AXI.i_aw.aw_arbiter.U85.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_s.U170.A1.  The port annotation will still occur.
  assign id_s5_o[2] = id_s0_o[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,368|7): The interconnect source top_tb.TOP.AXI.i_ar.ar_arbiter.U82.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_s.U170.C1.  The port annotation will still occur.
  assign id_s5_o[3] = id_s0_o[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1875|7): The interconnect source top_tb.TOP.AXI.i_aw.aw_arbiter.U86.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_s.U169.A1.  The port annotation will still occur.
  assign id_s5_o[3] = id_s0_o[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,361|7): The interconnect source top_tb.TOP.AXI.i_ar.ar_arbiter.U81.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_s.U169.C1.  The port annotation will still occur.
  assign ready_m2_o = ready_m1_o;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2340|7): The interconnect source top_tb.TOP.AXI.i_w.U4.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_m.U3.I.  The port annotation will still occur.
  assign data_m2_o[23] = data_m0_o[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,888|7): The interconnect source top_tb.TOP.AXI.i_r.U32.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_m.i_fifo.U93.I.  The port annotation will still occur.
  assign data_m2_o[26] = data_m0_o[26];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,882|7): The interconnect source top_tb.TOP.AXI.i_r.U35.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_m.i_fifo.U92.I.  The port annotation will still occur.
  assign data_m2_o[28] = data_m0_o[28];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,878|7): The interconnect source top_tb.TOP.AXI.i_r.U37.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_m.i_fifo.U91.I.  The port annotation will still occur.
  assign data_m2_o[31] = data_m0_o[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,872|7): The interconnect source top_tb.TOP.AXI.i_r.U40.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_m.i_fifo.U3.I.  The port annotation will still occur.
  assign data_m2_o[25] = data_m0_o[25];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,884|7): The interconnect source top_tb.TOP.AXI.i_r.U34.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_m.i_fifo.U89.I.  The port annotation will still occur.
  assign data_m2_o[29] = data_m0_o[29];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,876|7): The interconnect source top_tb.TOP.AXI.i_r.U38.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_m.i_fifo.U88.I.  The port annotation will still occur.
  assign data_m2_o[24] = data_m0_o[24];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,886|7): The interconnect source top_tb.TOP.AXI.i_r.U33.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_m.i_fifo.U85.I.  The port annotation will still occur.
  assign data_m2_o[27] = data_m0_o[27];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,880|7): The interconnect source top_tb.TOP.AXI.i_r.U36.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_m.i_fifo.U84.I.  The port annotation will still occur.
  assign data_m2_o[30] = data_m0_o[30];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,874|7): The interconnect source top_tb.TOP.AXI.i_r.U39.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_m.i_fifo.U83.I.  The port annotation will still occur.
  assign data_m2_o[0] = data_m0_o[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,934|7): The interconnect source top_tb.TOP.AXI.i_r.U3.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_m.i_fifo.U5.I.  The port annotation will still occur.
  assign data_m2_o[1] = data_m0_o[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,932|7): The interconnect source top_tb.TOP.AXI.i_r.U41.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_m.i_fifo.U101.I.  The port annotation will still occur.
  assign data_m2_o[4] = data_m0_o[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,926|7): The interconnect source top_tb.TOP.AXI.i_r.U128.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_m.i_fifo.U100.I.  The port annotation will still occur.
  assign data_m2_o[6] = data_m0_o[6];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,922|7): The interconnect source top_tb.TOP.AXI.i_r.U280.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_m.i_fifo.U11.I.  The port annotation will still occur.
  assign data_m2_o[8] = data_m0_o[8];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,918|7): The interconnect source top_tb.TOP.AXI.i_r.U286.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_m.i_fifo.U10.I.  The port annotation will still occur.
  assign data_m2_o[11] = data_m0_o[11];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,912|7): The interconnect source top_tb.TOP.AXI.i_r.U290.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_m.i_fifo.U8.I.  The port annotation will still occur.
  assign data_m2_o[12] = data_m0_o[12];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,910|7): The interconnect source top_tb.TOP.AXI.i_r.U295.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_m.i_fifo.U7.I.  The port annotation will still occur.
  assign data_m2_o[16] = data_m0_o[16];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,902|7): The interconnect source top_tb.TOP.AXI.i_r.U131.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_m.i_fifo.U99.I.  The port annotation will still occur.
  assign data_m2_o[19] = data_m0_o[19];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,896|7): The interconnect source top_tb.TOP.AXI.i_r.U28.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_m.i_fifo.U94.I.  The port annotation will still occur.
  assign data_m2_o[14] = data_m0_o[14];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,906|7): The interconnect source top_tb.TOP.AXI.i_r.U46.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_m.i_fifo.U98.I.  The port annotation will still occur.
  assign data_m2_o[21] = data_m0_o[21];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,892|7): The interconnect source top_tb.TOP.AXI.i_r.U30.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_m.i_fifo.U90.I.  The port annotation will still occur.
  assign data_m2_o[2] = data_m0_o[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,930|7): The interconnect source top_tb.TOP.AXI.i_r.U42.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_m.i_fifo.U15.I.  The port annotation will still occur.
  assign data_m2_o[3] = data_m0_o[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,928|7): The interconnect source top_tb.TOP.AXI.i_r.U127.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_m.i_fifo.U97.I.  The port annotation will still occur.
  assign data_m2_o[5] = data_m0_o[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,924|7): The interconnect source top_tb.TOP.AXI.i_r.U43.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_m.i_fifo.U96.I.  The port annotation will still occur.
  assign data_m2_o[7] = data_m0_o[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,920|7): The interconnect source top_tb.TOP.AXI.i_r.U44.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_m.i_fifo.U16.I.  The port annotation will still occur.
  assign data_m2_o[9] = data_m0_o[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,916|7): The interconnect source top_tb.TOP.AXI.i_r.U45.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_m.i_fifo.U23.I.  The port annotation will still occur.
  assign data_m2_o[10] = data_m0_o[10];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,914|7): The interconnect source top_tb.TOP.AXI.i_r.U261.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_m.i_fifo.U9.I.  The port annotation will still occur.
  assign data_m2_o[13] = data_m0_o[13];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,908|7): The interconnect source top_tb.TOP.AXI.i_r.U265.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_m.i_fifo.U6.I.  The port annotation will still occur.
  assign data_m2_o[15] = data_m0_o[15];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,904|7): The interconnect source top_tb.TOP.AXI.i_r.U47.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_m.i_fifo.U95.I.  The port annotation will still occur.
  assign data_m2_o[17] = data_m0_o[17];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,900|7): The interconnect source top_tb.TOP.AXI.i_r.U26.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_m.i_fifo.U87.I.  The port annotation will still occur.
  assign data_m2_o[18] = data_m0_o[18];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,898|7): The interconnect source top_tb.TOP.AXI.i_r.U27.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_m.i_fifo.U86.I.  The port annotation will still occur.
  assign data_m2_o[20] = data_m0_o[20];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,894|7): The interconnect source top_tb.TOP.AXI.i_r.U29.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_m.i_fifo.U17.I.  The port annotation will still occur.
  assign data_m2_o[22] = data_m0_o[22];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,890|7): The interconnect source top_tb.TOP.AXI.i_r.U31.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_m.i_fifo.U4.I.  The port annotation will still occur.
  assign ready_m2_o = ready_m1_o;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2340|7): The interconnect source top_tb.TOP.AXI.i_w.U4.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_m.U96.B2.  The port annotation will still occur.
  assign SUM[0] = A[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,37248|7): The interconnect source top_tb.TOP.i_dma.dma_m.dst_addr_r_reg_0_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_m.U33.B1.  The port annotation will still occur.
  assign SUM[1] = A[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,37247|7): The interconnect source top_tb.TOP.i_dma.dma_m.dst_addr_r_reg_1_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_m.U32.B1.  The port annotation will still occur.
  assign SUM[2] = A[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,37246|7): The interconnect source top_tb.TOP.i_dma.dma_m.dst_addr_r_reg_2_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_m.U31.B1.  The port annotation will still occur.
  assign SUM[3] = A[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,37245|7): The interconnect source top_tb.TOP.i_dma.dma_m.dst_addr_r_reg_3_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_m.U30.B1.  The port annotation will still occur.
  assign SUM[4] = A[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,37244|7): The interconnect source top_tb.TOP.i_dma.dma_m.dst_addr_r_reg_4_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_m.U29.B1.  The port annotation will still occur.
  assign SUM[5] = A[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,37243|7): The interconnect source top_tb.TOP.i_dma.dma_m.dst_addr_r_reg_5_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_m.U28.B1.  The port annotation will still occur.
  assign SUM[6] = A[6];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,37242|7): The interconnect source top_tb.TOP.i_dma.dma_m.dst_addr_r_reg_6_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_m.U27.B1.  The port annotation will still occur.
  assign SUM[7] = A[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,37241|7): The interconnect source top_tb.TOP.i_dma.dma_m.dst_addr_r_reg_7_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_m.U26.B1.  The port annotation will still occur.
  assign SUM[8] = A[8];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,37240|7): The interconnect source top_tb.TOP.i_dma.dma_m.dst_addr_r_reg_8_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_m.U25.B1.  The port annotation will still occur.
  assign SUM[9] = A[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,37239|7): The interconnect source top_tb.TOP.i_dma.dma_m.dst_addr_r_reg_9_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_m.U24.B1.  The port annotation will still occur.
  assign SUM[0] = A[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,37311|7): The interconnect source top_tb.TOP.i_dma.dma_m.src_addr_r_reg_0_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_m.U193.B1.  The port annotation will still occur.
  assign SUM[1] = A[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,37310|7): The interconnect source top_tb.TOP.i_dma.dma_m.src_addr_r_reg_1_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_m.U194.B1.  The port annotation will still occur.
  assign SUM[2] = A[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,37309|7): The interconnect source top_tb.TOP.i_dma.dma_m.src_addr_r_reg_2_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_m.U192.B1.  The port annotation will still occur.
  assign SUM[5] = A[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,37306|7): The interconnect source top_tb.TOP.i_dma.dma_m.src_addr_r_reg_5_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_m.U189.B1.  The port annotation will still occur.
  assign SUM[6] = A[6];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,37305|7): The interconnect source top_tb.TOP.i_dma.dma_m.src_addr_r_reg_6_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_m.U188.B1.  The port annotation will still occur.
  assign SUM[4] = A[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,37307|7): The interconnect source top_tb.TOP.i_dma.dma_m.src_addr_r_reg_4_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_m.U190.B1.  The port annotation will still occur.
  assign SUM[3] = A[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,37308|7): The interconnect source top_tb.TOP.i_dma.dma_m.src_addr_r_reg_3_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_m.U191.B1.  The port annotation will still occur.
  assign SUM[9] = A[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,37302|7): The interconnect source top_tb.TOP.i_dma.dma_m.src_addr_r_reg_9_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_m.U185.B1.  The port annotation will still occur.
  assign SUM[7] = A[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,37304|7): The interconnect source top_tb.TOP.i_dma.dma_m.src_addr_r_reg_7_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_m.U187.B1.  The port annotation will still occur.
  assign SUM[8] = A[8];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,37303|7): The interconnect source top_tb.TOP.i_dma.dma_m.src_addr_r_reg_8_.Q is separated by a unidirectional continuous assign from the destination top_tb.TOP.i_dma.dma_m.U186.B1.  The port annotation will still occur.
  assign data_s4_o[0] = data_s0_o[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2547|7): The interconnect source top_tb.TOP.AXI.i_w.U12.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.i_fifo.U109.I.  The port annotation will still occur.
  assign data_s4_o[23] = data_s0_o[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2400|7): The interconnect source top_tb.TOP.AXI.i_w.U64.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.i_fifo.U92.I.  The port annotation will still occur.
  assign data_s4_o[24] = data_s0_o[24];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2393|7): The interconnect source top_tb.TOP.AXI.i_w.U63.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.i_fifo.U91.I.  The port annotation will still occur.
  assign data_s4_o[25] = data_s0_o[25];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2386|7): The interconnect source top_tb.TOP.AXI.i_w.U62.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.i_fifo.U90.I.  The port annotation will still occur.
  assign data_s4_o[26] = data_s0_o[26];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2379|7): The interconnect source top_tb.TOP.AXI.i_w.U61.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.i_fifo.U89.I.  The port annotation will still occur.
  assign data_s4_o[27] = data_s0_o[27];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2372|7): The interconnect source top_tb.TOP.AXI.i_w.U60.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.i_fifo.U88.I.  The port annotation will still occur.
  assign data_s4_o[28] = data_s0_o[28];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2365|7): The interconnect source top_tb.TOP.AXI.i_w.U59.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.i_fifo.U87.I.  The port annotation will still occur.
  assign data_s4_o[29] = data_s0_o[29];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2358|7): The interconnect source top_tb.TOP.AXI.i_w.U58.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.i_fifo.U86.I.  The port annotation will still occur.
  assign data_s4_o[30] = data_s0_o[30];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2351|7): The interconnect source top_tb.TOP.AXI.i_w.U56.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.i_fifo.U85.I.  The port annotation will still occur.
  assign data_s4_o[31] = data_s0_o[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2344|7): The interconnect source top_tb.TOP.AXI.i_w.U55.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.i_fifo.U84.I.  The port annotation will still occur.
  assign data_s4_o[14] = data_s0_o[14];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2561|7): The interconnect source top_tb.TOP.AXI.i_w.U36.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.i_fifo.U111.I.  The port annotation will still occur.
  assign data_s4_o[15] = data_s0_o[15];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2554|7): The interconnect source top_tb.TOP.AXI.i_w.U35.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.i_fifo.U110.I.  The port annotation will still occur.
  assign data_s4_o[16] = data_s0_o[16];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2449|7): The interconnect source top_tb.TOP.AXI.i_w.U72.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.i_fifo.U104.I.  The port annotation will still occur.
  assign data_s4_o[17] = data_s0_o[17];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2442|7): The interconnect source top_tb.TOP.AXI.i_w.U71.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.i_fifo.U103.I.  The port annotation will still occur.
  assign data_s4_o[18] = data_s0_o[18];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2435|7): The interconnect source top_tb.TOP.AXI.i_w.U70.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.i_fifo.U97.I.  The port annotation will still occur.
  assign data_s4_o[19] = data_s0_o[19];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2428|7): The interconnect source top_tb.TOP.AXI.i_w.U69.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.i_fifo.U96.I.  The port annotation will still occur.
  assign data_s4_o[20] = data_s0_o[20];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2421|7): The interconnect source top_tb.TOP.AXI.i_w.U67.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.i_fifo.U95.I.  The port annotation will still occur.
  assign data_s4_o[21] = data_s0_o[21];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2414|7): The interconnect source top_tb.TOP.AXI.i_w.U66.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.i_fifo.U94.I.  The port annotation will still occur.
  assign data_s4_o[22] = data_s0_o[22];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2407|7): The interconnect source top_tb.TOP.AXI.i_w.U65.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.i_fifo.U93.I.  The port annotation will still occur.
  assign data_s4_o[1] = data_s0_o[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2540|7): The interconnect source top_tb.TOP.AXI.i_w.U68.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.i_fifo.U83.I.  The port annotation will still occur.
  assign data_s4_o[2] = data_s0_o[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2533|7): The interconnect source top_tb.TOP.AXI.i_w.U57.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.i_fifo.U82.I.  The port annotation will still occur.
  assign data_s4_o[3] = data_s0_o[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2526|7): The interconnect source top_tb.TOP.AXI.i_w.U54.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.i_fifo.U81.I.  The port annotation will still occur.
  assign data_s4_o[4] = data_s0_o[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2519|7): The interconnect source top_tb.TOP.AXI.i_w.U53.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.i_fifo.U80.I.  The port annotation will still occur.
  assign data_s4_o[5] = data_s0_o[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2512|7): The interconnect source top_tb.TOP.AXI.i_w.U52.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.i_fifo.U108.I.  The port annotation will still occur.
  assign data_s4_o[6] = data_s0_o[6];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2505|7): The interconnect source top_tb.TOP.AXI.i_w.U51.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.i_fifo.U107.I.  The port annotation will still occur.
  assign data_s4_o[7] = data_s0_o[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2498|7): The interconnect source top_tb.TOP.AXI.i_w.U50.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.i_fifo.U106.I.  The port annotation will still occur.
  assign data_s4_o[8] = data_s0_o[8];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2491|7): The interconnect source top_tb.TOP.AXI.i_w.U49.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.i_fifo.U105.I.  The port annotation will still occur.
  assign data_s4_o[9] = data_s0_o[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2484|7): The interconnect source top_tb.TOP.AXI.i_w.U48.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.i_fifo.U102.I.  The port annotation will still occur.
  assign data_s4_o[10] = data_s0_o[10];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2477|7): The interconnect source top_tb.TOP.AXI.i_w.U78.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.i_fifo.U101.I.  The port annotation will still occur.
  assign data_s4_o[11] = data_s0_o[11];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2470|7): The interconnect source top_tb.TOP.AXI.i_w.U77.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.i_fifo.U100.I.  The port annotation will still occur.
  assign data_s4_o[12] = data_s0_o[12];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2463|7): The interconnect source top_tb.TOP.AXI.i_w.U76.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.i_fifo.U99.I.  The port annotation will still occur.
  assign data_s4_o[13] = data_s0_o[13];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2456|7): The interconnect source top_tb.TOP.AXI.i_w.U75.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.i_fifo.U98.I.  The port annotation will still occur.
  assign addr_s4_o[12] = addr_s0_o[12];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,538|7): The interconnect source top_tb.TOP.AXI.i_ar.U35.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U229.A1.  The port annotation will still occur.
  assign addr_s4_o[12] = addr_s0_o[12];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2143|7): The interconnect source top_tb.TOP.AXI.i_aw.U33.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U229.B1.  The port annotation will still occur.
  assign addr_s4_o[13] = addr_s0_o[13];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,531|7): The interconnect source top_tb.TOP.AXI.i_ar.U36.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U226.A1.  The port annotation will still occur.
  assign addr_s4_o[13] = addr_s0_o[13];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2136|7): The interconnect source top_tb.TOP.AXI.i_aw.U32.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U226.B1.  The port annotation will still occur.
  assign addr_s4_o[14] = addr_s0_o[14];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,524|7): The interconnect source top_tb.TOP.AXI.i_ar.U37.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U223.A1.  The port annotation will still occur.
  assign addr_s4_o[14] = addr_s0_o[14];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2129|7): The interconnect source top_tb.TOP.AXI.i_aw.U14.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U223.B1.  The port annotation will still occur.
  assign addr_s4_o[15] = addr_s0_o[15];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,517|7): The interconnect source top_tb.TOP.AXI.i_ar.U38.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U219.A1.  The port annotation will still occur.
  assign addr_s4_o[15] = addr_s0_o[15];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2122|7): The interconnect source top_tb.TOP.AXI.i_aw.U13.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U219.B1.  The port annotation will still occur.
  assign addr_s4_o[16] = addr_s0_o[16];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,510|7): The interconnect source top_tb.TOP.AXI.i_ar.ar_arbiter.U59.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U216.A1.  The port annotation will still occur.
  assign addr_s4_o[16] = addr_s0_o[16];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2115|7): The interconnect source top_tb.TOP.AXI.i_aw.U3.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U216.B1.  The port annotation will still occur.
  assign addr_s4_o[17] = addr_s0_o[17];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,503|7): The interconnect source top_tb.TOP.AXI.i_ar.U9.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U213.A1.  The port annotation will still occur.
  assign addr_s4_o[17] = addr_s0_o[17];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2108|7): The interconnect source top_tb.TOP.AXI.i_aw.U22.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U213.B1.  The port annotation will still occur.
  assign addr_s4_o[18] = addr_s0_o[18];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,496|7): The interconnect source top_tb.TOP.AXI.i_ar.U4.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U210.A1.  The port annotation will still occur.
  assign addr_s4_o[18] = addr_s0_o[18];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2101|7): The interconnect source top_tb.TOP.AXI.i_aw.U23.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U210.B1.  The port annotation will still occur.
  assign addr_s4_o[19] = addr_s0_o[19];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,489|7): The interconnect source top_tb.TOP.AXI.i_ar.ar_arbiter.U56.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U205.A1.  The port annotation will still occur.
  assign addr_s4_o[19] = addr_s0_o[19];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2094|7): The interconnect source top_tb.TOP.AXI.i_aw.U27.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U205.B1.  The port annotation will still occur.
  assign addr_s4_o[20] = addr_s0_o[20];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,482|7): The interconnect source top_tb.TOP.AXI.i_ar.U5.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U202.A1.  The port annotation will still occur.
  assign addr_s4_o[20] = addr_s0_o[20];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2087|7): The interconnect source top_tb.TOP.AXI.i_aw.U26.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U202.B1.  The port annotation will still occur.
  assign addr_s4_o[21] = addr_s0_o[21];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,475|7): The interconnect source top_tb.TOP.AXI.i_ar.U8.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U199.A1.  The port annotation will still occur.
  assign addr_s4_o[21] = addr_s0_o[21];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2080|7): The interconnect source top_tb.TOP.AXI.i_aw.U25.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U199.B1.  The port annotation will still occur.
  assign addr_s4_o[22] = addr_s0_o[22];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,468|7): The interconnect source top_tb.TOP.AXI.i_ar.U7.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U196.A1.  The port annotation will still occur.
  assign addr_s4_o[22] = addr_s0_o[22];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2073|7): The interconnect source top_tb.TOP.AXI.i_aw.U24.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U196.B1.  The port annotation will still occur.
  assign addr_s4_o[10] = addr_s0_o[10];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,552|7): The interconnect source top_tb.TOP.AXI.i_ar.U33.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U189.A1.  The port annotation will still occur.
  assign addr_s4_o[10] = addr_s0_o[10];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2157|7): The interconnect source top_tb.TOP.AXI.i_aw.U30.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U189.B1.  The port annotation will still occur.
  assign addr_s4_o[11] = addr_s0_o[11];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,545|7): The interconnect source top_tb.TOP.AXI.i_ar.U34.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U187.A1.  The port annotation will still occur.
  assign addr_s4_o[11] = addr_s0_o[11];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2150|7): The interconnect source top_tb.TOP.AXI.i_aw.U31.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U187.B1.  The port annotation will still occur.
  assign addr_s4_o[3] = addr_s0_o[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,601|7): The interconnect source top_tb.TOP.AXI.i_ar.U25.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U185.A1.  The port annotation will still occur.
  assign addr_s4_o[3] = addr_s0_o[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2206|7): The interconnect source top_tb.TOP.AXI.i_aw.U29.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U185.B1.  The port annotation will still occur.
  assign addr_s4_o[5] = addr_s0_o[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,587|7): The interconnect source top_tb.TOP.AXI.i_ar.U24.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U183.A1.  The port annotation will still occur.
  assign addr_s4_o[5] = addr_s0_o[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2192|7): The interconnect source top_tb.TOP.AXI.i_aw.U10.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U183.B1.  The port annotation will still occur.
  assign addr_s4_o[8] = addr_s0_o[8];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,566|7): The interconnect source top_tb.TOP.AXI.i_ar.U13.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U181.A1.  The port annotation will still occur.
  assign addr_s4_o[8] = addr_s0_o[8];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2171|7): The interconnect source top_tb.TOP.AXI.i_aw.U7.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U181.B1.  The port annotation will still occur.
  assign addr_s4_o[4] = addr_s0_o[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,594|7): The interconnect source top_tb.TOP.AXI.i_ar.U23.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U178.A1.  The port annotation will still occur.
  assign addr_s4_o[4] = addr_s0_o[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2199|7): The interconnect source top_tb.TOP.AXI.i_aw.U11.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U178.B1.  The port annotation will still occur.
  assign addr_s4_o[7] = addr_s0_o[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,573|7): The interconnect source top_tb.TOP.AXI.i_ar.U21.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U176.A1.  The port annotation will still occur.
  assign addr_s4_o[7] = addr_s0_o[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2178|7): The interconnect source top_tb.TOP.AXI.i_aw.U8.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U176.B1.  The port annotation will still occur.
  assign addr_s4_o[9] = addr_s0_o[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,559|7): The interconnect source top_tb.TOP.AXI.i_ar.U32.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U174.A1.  The port annotation will still occur.
  assign addr_s4_o[9] = addr_s0_o[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2164|7): The interconnect source top_tb.TOP.AXI.i_aw.U12.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U174.B1.  The port annotation will still occur.
  assign addr_s4_o[6] = addr_s0_o[6];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,580|7): The interconnect source top_tb.TOP.AXI.i_ar.U22.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U172.A1.  The port annotation will still occur.
  assign addr_s4_o[6] = addr_s0_o[6];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2185|7): The interconnect source top_tb.TOP.AXI.i_aw.U9.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U172.B1.  The port annotation will still occur.
  assign addr_s4_o[2] = addr_s0_o[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,608|7): The interconnect source top_tb.TOP.AXI.i_ar.U31.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U170.A1.  The port annotation will still occur.
  assign addr_s4_o[2] = addr_s0_o[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2213|7): The interconnect source top_tb.TOP.AXI.i_aw.U28.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U170.B1.  The port annotation will still occur.
  assign last_s4_o = last_s0_o;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2568|7): The interconnect source top_tb.TOP.AXI.i_w.U152.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U160.A1.  The port annotation will still occur.
  assign last_s4_o = last_s0_o;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2568|7): The interconnect source top_tb.TOP.AXI.i_w.U152.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U153.I1.  The port annotation will still occur.
  assign data_s4_o[15] = data_s0_o[15];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2554|7): The interconnect source top_tb.TOP.AXI.i_w.U35.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U149.I.  The port annotation will still occur.
  assign data_s4_o[14] = data_s0_o[14];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2561|7): The interconnect source top_tb.TOP.AXI.i_w.U36.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U148.I.  The port annotation will still occur.
  assign id_s4_o[3] = id_s0_o[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,362|7): The interconnect source top_tb.TOP.AXI.i_ar.ar_arbiter.U81.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U77.A1.  The port annotation will still occur.
  assign id_s4_o[3] = id_s0_o[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1876|7): The interconnect source top_tb.TOP.AXI.i_aw.aw_arbiter.U86.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U77.C1.  The port annotation will still occur.
  assign id_s4_o[2] = id_s0_o[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,369|7): The interconnect source top_tb.TOP.AXI.i_ar.ar_arbiter.U82.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U76.A1.  The port annotation will still occur.
  assign id_s4_o[2] = id_s0_o[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1883|7): The interconnect source top_tb.TOP.AXI.i_aw.aw_arbiter.U85.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U76.C1.  The port annotation will still occur.
  assign id_s4_o[1] = id_s0_o[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,376|7): The interconnect source top_tb.TOP.AXI.i_ar.ar_arbiter.U83.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U75.A1.  The port annotation will still occur.
  assign id_s4_o[1] = id_s0_o[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1890|7): The interconnect source top_tb.TOP.AXI.i_aw.aw_arbiter.U84.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U75.C1.  The port annotation will still occur.
  assign id_s4_o[0] = id_s0_o[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,383|7): The interconnect source top_tb.TOP.AXI.i_ar.ar_arbiter.U84.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U74.A1.  The port annotation will still occur.
  assign id_s4_o[0] = id_s0_o[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1897|7): The interconnect source top_tb.TOP.AXI.i_aw.aw_arbiter.U83.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U74.C1.  The port annotation will still occur.
  assign id_s4_o[4] = id_s0_o[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,355|7): The interconnect source top_tb.TOP.AXI.i_ar.ar_arbiter.U7.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U73.A1.  The port annotation will still occur.
  assign id_s4_o[4] = id_s0_o[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1869|7): The interconnect source top_tb.TOP.AXI.i_aw.aw_arbiter.U7.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U73.C1.  The port annotation will still occur.
  assign id_s4_o[5] = id_s0_o[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,348|7): The interconnect source top_tb.TOP.AXI.i_ar.ar_arbiter.U12.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U72.A1.  The port annotation will still occur.
  assign id_s4_o[5] = id_s0_o[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1862|7): The interconnect source top_tb.TOP.AXI.i_aw.aw_arbiter.U12.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U72.C1.  The port annotation will still occur.
  assign len_s4_o[7] = len_s0_o[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,629|7): The interconnect source top_tb.TOP.AXI.i_ar.ar_arbiter.U25.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U71.A1.  The port annotation will still occur.
  assign len_s4_o[7] = len_s0_o[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1919|7): The interconnect source top_tb.TOP.AXI.i_aw.aw_arbiter.U25.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U71.C1.  The port annotation will still occur.
  assign len_s4_o[6] = len_s0_o[6];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,636|7): The interconnect source top_tb.TOP.AXI.i_ar.ar_arbiter.U26.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U70.A1.  The port annotation will still occur.
  assign len_s4_o[6] = len_s0_o[6];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1926|7): The interconnect source top_tb.TOP.AXI.i_aw.aw_arbiter.U26.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U70.C1.  The port annotation will still occur.
  assign len_s4_o[5] = len_s0_o[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,643|7): The interconnect source top_tb.TOP.AXI.i_ar.ar_arbiter.U27.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U69.A1.  The port annotation will still occur.
  assign len_s4_o[5] = len_s0_o[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1933|7): The interconnect source top_tb.TOP.AXI.i_aw.aw_arbiter.U27.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U69.C1.  The port annotation will still occur.
  assign len_s4_o[4] = len_s0_o[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,650|7): The interconnect source top_tb.TOP.AXI.i_ar.ar_arbiter.U28.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U68.A1.  The port annotation will still occur.
  assign len_s4_o[4] = len_s0_o[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1940|7): The interconnect source top_tb.TOP.AXI.i_aw.aw_arbiter.U28.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U68.C1.  The port annotation will still occur.
  assign len_s4_o[3] = len_s0_o[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,657|7): The interconnect source top_tb.TOP.AXI.i_ar.ar_arbiter.U29.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U67.A1.  The port annotation will still occur.
  assign len_s4_o[3] = len_s0_o[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1947|7): The interconnect source top_tb.TOP.AXI.i_aw.aw_arbiter.U29.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U67.C1.  The port annotation will still occur.
  assign len_s4_o[2] = len_s0_o[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,664|7): The interconnect source top_tb.TOP.AXI.i_ar.ar_arbiter.U30.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U66.A1.  The port annotation will still occur.
  assign len_s4_o[2] = len_s0_o[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1954|7): The interconnect source top_tb.TOP.AXI.i_aw.aw_arbiter.U30.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U66.C1.  The port annotation will still occur.
  assign len_s4_o[1] = len_s0_o[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,671|7): The interconnect source top_tb.TOP.AXI.i_ar.ar_arbiter.U31.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U65.A1.  The port annotation will still occur.
  assign len_s4_o[1] = len_s0_o[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1961|7): The interconnect source top_tb.TOP.AXI.i_aw.aw_arbiter.U31.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U65.C1.  The port annotation will still occur.
  assign len_s4_o[0] = len_s0_o[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,678|7): The interconnect source top_tb.TOP.AXI.i_ar.ar_arbiter.U32.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U64.A1.  The port annotation will still occur.
  assign len_s4_o[0] = len_s0_o[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1968|7): The interconnect source top_tb.TOP.AXI.i_aw.aw_arbiter.U32.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U64.C1.  The port annotation will still occur.
  assign data_s4_o[8] = data_s0_o[8];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2491|7): The interconnect source top_tb.TOP.AXI.i_w.U49.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U44.I.  The port annotation will still occur.
  assign data_s4_o[7] = data_s0_o[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2498|7): The interconnect source top_tb.TOP.AXI.i_w.U50.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U43.I.  The port annotation will still occur.
  assign data_s4_o[6] = data_s0_o[6];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2505|7): The interconnect source top_tb.TOP.AXI.i_w.U51.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U42.I.  The port annotation will still occur.
  assign data_s4_o[5] = data_s0_o[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2512|7): The interconnect source top_tb.TOP.AXI.i_w.U52.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U41.I.  The port annotation will still occur.
  assign data_s4_o[13] = data_s0_o[13];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2456|7): The interconnect source top_tb.TOP.AXI.i_w.U75.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U40.I.  The port annotation will still occur.
  assign data_s4_o[12] = data_s0_o[12];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2463|7): The interconnect source top_tb.TOP.AXI.i_w.U76.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U39.I.  The port annotation will still occur.
  assign data_s4_o[11] = data_s0_o[11];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2470|7): The interconnect source top_tb.TOP.AXI.i_w.U77.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U38.I.  The port annotation will still occur.
  assign data_s4_o[10] = data_s0_o[10];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2477|7): The interconnect source top_tb.TOP.AXI.i_w.U78.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U37.I.  The port annotation will still occur.
  assign data_s4_o[9] = data_s0_o[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2484|7): The interconnect source top_tb.TOP.AXI.i_w.U48.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U36.I.  The port annotation will still occur.
  assign data_s4_o[4] = data_s0_o[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2519|7): The interconnect source top_tb.TOP.AXI.i_w.U53.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U35.I.  The port annotation will still occur.
  assign data_s4_o[3] = data_s0_o[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2526|7): The interconnect source top_tb.TOP.AXI.i_w.U54.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U34.I.  The port annotation will still occur.
  assign data_s4_o[2] = data_s0_o[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2533|7): The interconnect source top_tb.TOP.AXI.i_w.U57.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U33.I.  The port annotation will still occur.
  assign data_s4_o[1] = data_s0_o[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2540|7): The interconnect source top_tb.TOP.AXI.i_w.U68.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U32.I.  The port annotation will still occur.
  assign data_s4_o[31] = data_s0_o[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2344|7): The interconnect source top_tb.TOP.AXI.i_w.U55.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U19.I.  The port annotation will still occur.
  assign data_s4_o[30] = data_s0_o[30];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2351|7): The interconnect source top_tb.TOP.AXI.i_w.U56.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U18.I.  The port annotation will still occur.
  assign data_s4_o[29] = data_s0_o[29];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2358|7): The interconnect source top_tb.TOP.AXI.i_w.U58.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U17.I.  The port annotation will still occur.
  assign data_s4_o[28] = data_s0_o[28];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2365|7): The interconnect source top_tb.TOP.AXI.i_w.U59.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U16.I.  The port annotation will still occur.
  assign data_s4_o[27] = data_s0_o[27];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2372|7): The interconnect source top_tb.TOP.AXI.i_w.U60.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U15.I.  The port annotation will still occur.
  assign data_s4_o[26] = data_s0_o[26];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2379|7): The interconnect source top_tb.TOP.AXI.i_w.U61.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U14.I.  The port annotation will still occur.
  assign data_s4_o[25] = data_s0_o[25];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2386|7): The interconnect source top_tb.TOP.AXI.i_w.U62.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U13.I.  The port annotation will still occur.
  assign data_s4_o[24] = data_s0_o[24];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2393|7): The interconnect source top_tb.TOP.AXI.i_w.U63.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U12.I.  The port annotation will still occur.
  assign data_s4_o[23] = data_s0_o[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2400|7): The interconnect source top_tb.TOP.AXI.i_w.U64.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U11.I.  The port annotation will still occur.
  assign data_s4_o[22] = data_s0_o[22];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2407|7): The interconnect source top_tb.TOP.AXI.i_w.U65.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U10.I.  The port annotation will still occur.
  assign data_s4_o[21] = data_s0_o[21];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2414|7): The interconnect source top_tb.TOP.AXI.i_w.U66.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U9.I.  The port annotation will still occur.
  assign data_s4_o[20] = data_s0_o[20];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2421|7): The interconnect source top_tb.TOP.AXI.i_w.U67.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U8.I.  The port annotation will still occur.
  assign data_s4_o[19] = data_s0_o[19];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2428|7): The interconnect source top_tb.TOP.AXI.i_w.U69.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U7.I.  The port annotation will still occur.
  assign data_s4_o[18] = data_s0_o[18];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2435|7): The interconnect source top_tb.TOP.AXI.i_w.U70.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U6.I.  The port annotation will still occur.
  assign data_s4_o[17] = data_s0_o[17];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2442|7): The interconnect source top_tb.TOP.AXI.i_w.U71.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U5.I.  The port annotation will still occur.
  assign data_s4_o[16] = data_s0_o[16];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2449|7): The interconnect source top_tb.TOP.AXI.i_w.U72.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U4.I.  The port annotation will still occur.
  assign data_s4_o[0] = data_s0_o[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2547|7): The interconnect source top_tb.TOP.AXI.i_w.U12.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U3.I.  The port annotation will still occur.
  assign addr_s4_o[1] = addr_s0_o[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,615|7): The interconnect source top_tb.TOP.AXI.i_ar.U18.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U91.A1.  The port annotation will still occur.
  assign addr_s4_o[1] = addr_s0_o[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2220|7): The interconnect source top_tb.TOP.AXI.i_aw.U5.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U91.C1.  The port annotation will still occur.
  assign addr_s4_o[0] = addr_s0_o[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,622|7): The interconnect source top_tb.TOP.AXI.i_ar.U19.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U90.A1.  The port annotation will still occur.
  assign addr_s4_o[0] = addr_s0_o[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2227|7): The interconnect source top_tb.TOP.AXI.i_aw.U6.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.dram_wrapper.U90.C1.  The port annotation will still occur.
  assign data_s3_o[0] = data_s0_o[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2548|7): The interconnect source top_tb.TOP.AXI.i_w.U12.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.sctrl_wrapper.U61.I.  The port annotation will still occur.
  assign addr_s3_o[2] = addr_s0_o[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2214|7): The interconnect source top_tb.TOP.AXI.i_aw.U28.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.sctrl_wrapper.U94.A1.  The port annotation will still occur.
  assign addr_s3_o[2] = addr_s0_o[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,609|7): The interconnect source top_tb.TOP.AXI.i_ar.U31.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.sctrl_wrapper.U93.B1.  The port annotation will still occur.
  assign addr_s3_o[4] = addr_s0_o[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2200|7): The interconnect source top_tb.TOP.AXI.i_aw.U11.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.sctrl_wrapper.U91.A1.  The port annotation will still occur.
  assign addr_s3_o[4] = addr_s0_o[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,595|7): The interconnect source top_tb.TOP.AXI.i_ar.U23.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.sctrl_wrapper.U90.B1.  The port annotation will still occur.
  assign addr_s3_o[7] = addr_s0_o[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2179|7): The interconnect source top_tb.TOP.AXI.i_aw.U8.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.sctrl_wrapper.U88.A1.  The port annotation will still occur.
  assign addr_s3_o[7] = addr_s0_o[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,574|7): The interconnect source top_tb.TOP.AXI.i_ar.U21.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.sctrl_wrapper.U87.B1.  The port annotation will still occur.
  assign addr_s3_o[3] = addr_s0_o[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2207|7): The interconnect source top_tb.TOP.AXI.i_aw.U29.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.sctrl_wrapper.U85.A1.  The port annotation will still occur.
  assign addr_s3_o[3] = addr_s0_o[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,602|7): The interconnect source top_tb.TOP.AXI.i_ar.U25.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.sctrl_wrapper.U84.B1.  The port annotation will still occur.
  assign addr_s3_o[5] = addr_s0_o[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2193|7): The interconnect source top_tb.TOP.AXI.i_aw.U10.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.sctrl_wrapper.U82.A1.  The port annotation will still occur.
  assign addr_s3_o[5] = addr_s0_o[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,588|7): The interconnect source top_tb.TOP.AXI.i_ar.U24.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.sctrl_wrapper.U81.B1.  The port annotation will still occur.
  assign addr_s3_o[6] = addr_s0_o[6];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2186|7): The interconnect source top_tb.TOP.AXI.i_aw.U9.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.sctrl_wrapper.U79.A1.  The port annotation will still occur.
  assign addr_s3_o[6] = addr_s0_o[6];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,581|7): The interconnect source top_tb.TOP.AXI.i_ar.U22.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.sctrl_wrapper.U78.B1.  The port annotation will still occur.
  assign addr_s3_o[10] = addr_s0_o[10];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2158|7): The interconnect source top_tb.TOP.AXI.i_aw.U30.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.sctrl_wrapper.U76.A1.  The port annotation will still occur.
  assign addr_s3_o[10] = addr_s0_o[10];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,553|7): The interconnect source top_tb.TOP.AXI.i_ar.U33.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.sctrl_wrapper.U75.B1.  The port annotation will still occur.
  assign addr_s3_o[8] = addr_s0_o[8];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2172|7): The interconnect source top_tb.TOP.AXI.i_aw.U7.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.sctrl_wrapper.U73.A1.  The port annotation will still occur.
  assign addr_s3_o[8] = addr_s0_o[8];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,567|7): The interconnect source top_tb.TOP.AXI.i_ar.U13.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.sctrl_wrapper.U72.B1.  The port annotation will still occur.
  assign addr_s3_o[9] = addr_s0_o[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2165|7): The interconnect source top_tb.TOP.AXI.i_aw.U12.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.sctrl_wrapper.U70.A1.  The port annotation will still occur.
  assign addr_s3_o[9] = addr_s0_o[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,560|7): The interconnect source top_tb.TOP.AXI.i_ar.U32.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.sctrl_wrapper.U69.B1.  The port annotation will still occur.
  assign last_s3_o = last_s0_o;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2569|7): The interconnect source top_tb.TOP.AXI.i_w.U152.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.sctrl_wrapper.U60.I1.  The port annotation will still occur.
  assign id_s3_o[0] = id_s0_o[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,384|7): The interconnect source top_tb.TOP.AXI.i_ar.ar_arbiter.U84.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.sctrl_wrapper.U39.B1.  The port annotation will still occur.
  assign id_s3_o[0] = id_s0_o[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1898|7): The interconnect source top_tb.TOP.AXI.i_aw.aw_arbiter.U83.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.sctrl_wrapper.U39.C1.  The port annotation will still occur.
  assign id_s3_o[1] = id_s0_o[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,377|7): The interconnect source top_tb.TOP.AXI.i_ar.ar_arbiter.U83.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.sctrl_wrapper.U38.B1.  The port annotation will still occur.
  assign id_s3_o[1] = id_s0_o[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1891|7): The interconnect source top_tb.TOP.AXI.i_aw.aw_arbiter.U84.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.sctrl_wrapper.U38.C1.  The port annotation will still occur.
  assign id_s3_o[2] = id_s0_o[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,370|7): The interconnect source top_tb.TOP.AXI.i_ar.ar_arbiter.U82.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.sctrl_wrapper.U37.B1.  The port annotation will still occur.
  assign id_s3_o[2] = id_s0_o[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1884|7): The interconnect source top_tb.TOP.AXI.i_aw.aw_arbiter.U85.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.sctrl_wrapper.U37.C1.  The port annotation will still occur.
  assign id_s3_o[3] = id_s0_o[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,363|7): The interconnect source top_tb.TOP.AXI.i_ar.ar_arbiter.U81.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.sctrl_wrapper.U36.B1.  The port annotation will still occur.
  assign id_s3_o[3] = id_s0_o[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1877|7): The interconnect source top_tb.TOP.AXI.i_aw.aw_arbiter.U86.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.sctrl_wrapper.U36.C1.  The port annotation will still occur.
  assign id_s3_o[4] = id_s0_o[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,356|7): The interconnect source top_tb.TOP.AXI.i_ar.ar_arbiter.U7.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.sctrl_wrapper.U33.B1.  The port annotation will still occur.
  assign id_s3_o[4] = id_s0_o[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1870|7): The interconnect source top_tb.TOP.AXI.i_aw.aw_arbiter.U7.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.sctrl_wrapper.U33.C1.  The port annotation will still occur.
  assign id_s3_o[5] = id_s0_o[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,349|7): The interconnect source top_tb.TOP.AXI.i_ar.ar_arbiter.U12.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.sctrl_wrapper.U32.B1.  The port annotation will still occur.
  assign id_s3_o[5] = id_s0_o[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1863|7): The interconnect source top_tb.TOP.AXI.i_aw.aw_arbiter.U12.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.sctrl_wrapper.U32.C1.  The port annotation will still occur.
  assign len_s3_o[2] = len_s0_o[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,665|7): The interconnect source top_tb.TOP.AXI.i_ar.ar_arbiter.U30.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.sctrl_wrapper.U31.B1.  The port annotation will still occur.
  assign len_s3_o[2] = len_s0_o[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1955|7): The interconnect source top_tb.TOP.AXI.i_aw.aw_arbiter.U30.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.sctrl_wrapper.U31.C1.  The port annotation will still occur.
  assign len_s3_o[3] = len_s0_o[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,658|7): The interconnect source top_tb.TOP.AXI.i_ar.ar_arbiter.U29.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.sctrl_wrapper.U30.B1.  The port annotation will still occur.
  assign len_s3_o[3] = len_s0_o[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1948|7): The interconnect source top_tb.TOP.AXI.i_aw.aw_arbiter.U29.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.sctrl_wrapper.U30.C1.  The port annotation will still occur.
  assign len_s3_o[4] = len_s0_o[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,651|7): The interconnect source top_tb.TOP.AXI.i_ar.ar_arbiter.U28.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.sctrl_wrapper.U29.B1.  The port annotation will still occur.
  assign len_s3_o[4] = len_s0_o[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1941|7): The interconnect source top_tb.TOP.AXI.i_aw.aw_arbiter.U28.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.sctrl_wrapper.U29.C1.  The port annotation will still occur.
  assign len_s3_o[5] = len_s0_o[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,644|7): The interconnect source top_tb.TOP.AXI.i_ar.ar_arbiter.U27.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.sctrl_wrapper.U28.B1.  The port annotation will still occur.
  assign len_s3_o[5] = len_s0_o[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1934|7): The interconnect source top_tb.TOP.AXI.i_aw.aw_arbiter.U27.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.sctrl_wrapper.U28.C1.  The port annotation will still occur.
  assign len_s3_o[6] = len_s0_o[6];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,637|7): The interconnect source top_tb.TOP.AXI.i_ar.ar_arbiter.U26.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.sctrl_wrapper.U27.B1.  The port annotation will still occur.
  assign len_s3_o[6] = len_s0_o[6];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1927|7): The interconnect source top_tb.TOP.AXI.i_aw.aw_arbiter.U26.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.sctrl_wrapper.U27.C1.  The port annotation will still occur.
  assign len_s3_o[7] = len_s0_o[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,630|7): The interconnect source top_tb.TOP.AXI.i_ar.ar_arbiter.U25.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.sctrl_wrapper.U26.B1.  The port annotation will still occur.
  assign len_s3_o[7] = len_s0_o[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1920|7): The interconnect source top_tb.TOP.AXI.i_aw.aw_arbiter.U25.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.sctrl_wrapper.U26.C1.  The port annotation will still occur.
  assign len_s3_o[0] = len_s0_o[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,679|7): The interconnect source top_tb.TOP.AXI.i_ar.ar_arbiter.U32.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.sctrl_wrapper.U25.B1.  The port annotation will still occur.
  assign len_s3_o[0] = len_s0_o[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1969|7): The interconnect source top_tb.TOP.AXI.i_aw.aw_arbiter.U32.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.sctrl_wrapper.U25.C1.  The port annotation will still occur.
  assign len_s3_o[1] = len_s0_o[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,672|7): The interconnect source top_tb.TOP.AXI.i_ar.ar_arbiter.U31.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.sctrl_wrapper.U24.B1.  The port annotation will still occur.
  assign len_s3_o[1] = len_s0_o[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1962|7): The interconnect source top_tb.TOP.AXI.i_aw.aw_arbiter.U31.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.sctrl_wrapper.U24.C1.  The port annotation will still occur.
  assign addr_s2_o[14] = addr_s0_o[14];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,526|7): The interconnect source top_tb.TOP.AXI.i_ar.U37.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.add_149_S2.U1_1_12.A.  The port annotation will still occur.
  assign addr_s2_o[15] = addr_s0_o[15];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,519|7): The interconnect source top_tb.TOP.AXI.i_ar.U38.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.add_149_S2.U2.I2.  The port annotation will still occur.
  assign addr_s2_o[2] = addr_s0_o[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,610|7): The interconnect source top_tb.TOP.AXI.i_ar.U31.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.add_149_S2.U1.I.  The port annotation will still occur.
  assign addr_s2_o[3] = addr_s0_o[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,603|7): The interconnect source top_tb.TOP.AXI.i_ar.U25.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.add_149_S2.U1_1_1.A.  The port annotation will still occur.
  assign addr_s2_o[2] = addr_s0_o[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,610|7): The interconnect source top_tb.TOP.AXI.i_ar.U31.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.add_149_S2.U1_1_1.B.  The port annotation will still occur.
  assign addr_s2_o[4] = addr_s0_o[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,596|7): The interconnect source top_tb.TOP.AXI.i_ar.U23.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.add_149_S2.U1_1_2.A.  The port annotation will still occur.
  assign addr_s2_o[5] = addr_s0_o[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,589|7): The interconnect source top_tb.TOP.AXI.i_ar.U24.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.add_149_S2.U1_1_3.A.  The port annotation will still occur.
  assign addr_s2_o[6] = addr_s0_o[6];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,582|7): The interconnect source top_tb.TOP.AXI.i_ar.U22.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.add_149_S2.U1_1_4.A.  The port annotation will still occur.
  assign addr_s2_o[7] = addr_s0_o[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,575|7): The interconnect source top_tb.TOP.AXI.i_ar.U21.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.add_149_S2.U1_1_5.A.  The port annotation will still occur.
  assign addr_s2_o[8] = addr_s0_o[8];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,568|7): The interconnect source top_tb.TOP.AXI.i_ar.U13.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.add_149_S2.U1_1_6.A.  The port annotation will still occur.
  assign addr_s2_o[9] = addr_s0_o[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,561|7): The interconnect source top_tb.TOP.AXI.i_ar.U32.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.add_149_S2.U1_1_7.A.  The port annotation will still occur.
  assign addr_s2_o[10] = addr_s0_o[10];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,554|7): The interconnect source top_tb.TOP.AXI.i_ar.U33.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.add_149_S2.U1_1_8.A.  The port annotation will still occur.
  assign addr_s2_o[11] = addr_s0_o[11];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,547|7): The interconnect source top_tb.TOP.AXI.i_ar.U34.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.add_149_S2.U1_1_9.A.  The port annotation will still occur.
  assign addr_s2_o[12] = addr_s0_o[12];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,540|7): The interconnect source top_tb.TOP.AXI.i_ar.U35.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.add_149_S2.U1_1_10.A.  The port annotation will still occur.
  assign addr_s2_o[13] = addr_s0_o[13];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,533|7): The interconnect source top_tb.TOP.AXI.i_ar.U36.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.add_149_S2.U1_1_11.A.  The port annotation will still occur.
  assign addr_s2_o[2] = addr_s0_o[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,610|7): The interconnect source top_tb.TOP.AXI.i_ar.U31.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U181.B1.  The port annotation will still occur.
  assign addr_s2_o[2] = addr_s0_o[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2215|7): The interconnect source top_tb.TOP.AXI.i_aw.U28.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U180.A2.  The port annotation will still occur.
  assign addr_s2_o[3] = addr_s0_o[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,603|7): The interconnect source top_tb.TOP.AXI.i_ar.U25.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U179.B1.  The port annotation will still occur.
  assign addr_s2_o[3] = addr_s0_o[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2208|7): The interconnect source top_tb.TOP.AXI.i_aw.U29.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U178.A2.  The port annotation will still occur.
  assign addr_s2_o[12] = addr_s0_o[12];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,540|7): The interconnect source top_tb.TOP.AXI.i_ar.U35.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U177.B1.  The port annotation will still occur.
  assign addr_s2_o[12] = addr_s0_o[12];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2145|7): The interconnect source top_tb.TOP.AXI.i_aw.U33.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U176.A2.  The port annotation will still occur.
  assign addr_s2_o[13] = addr_s0_o[13];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,533|7): The interconnect source top_tb.TOP.AXI.i_ar.U36.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U175.B1.  The port annotation will still occur.
  assign addr_s2_o[13] = addr_s0_o[13];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2138|7): The interconnect source top_tb.TOP.AXI.i_aw.U32.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U174.A2.  The port annotation will still occur.
  assign addr_s2_o[14] = addr_s0_o[14];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,526|7): The interconnect source top_tb.TOP.AXI.i_ar.U37.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U173.B1.  The port annotation will still occur.
  assign addr_s2_o[14] = addr_s0_o[14];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2131|7): The interconnect source top_tb.TOP.AXI.i_aw.U14.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U172.A2.  The port annotation will still occur.
  assign addr_s2_o[15] = addr_s0_o[15];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,519|7): The interconnect source top_tb.TOP.AXI.i_ar.U38.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U171.B1.  The port annotation will still occur.
  assign addr_s2_o[15] = addr_s0_o[15];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2124|7): The interconnect source top_tb.TOP.AXI.i_aw.U13.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U170.A2.  The port annotation will still occur.
  assign addr_s2_o[4] = addr_s0_o[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,596|7): The interconnect source top_tb.TOP.AXI.i_ar.U23.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U169.B1.  The port annotation will still occur.
  assign addr_s2_o[4] = addr_s0_o[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2201|7): The interconnect source top_tb.TOP.AXI.i_aw.U11.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U168.A2.  The port annotation will still occur.
  assign addr_s2_o[5] = addr_s0_o[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,589|7): The interconnect source top_tb.TOP.AXI.i_ar.U24.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U167.B1.  The port annotation will still occur.
  assign addr_s2_o[5] = addr_s0_o[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2194|7): The interconnect source top_tb.TOP.AXI.i_aw.U10.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U166.A2.  The port annotation will still occur.
  assign addr_s2_o[6] = addr_s0_o[6];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,582|7): The interconnect source top_tb.TOP.AXI.i_ar.U22.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U165.B1.  The port annotation will still occur.
  assign addr_s2_o[6] = addr_s0_o[6];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2187|7): The interconnect source top_tb.TOP.AXI.i_aw.U9.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U164.A2.  The port annotation will still occur.
  assign addr_s2_o[7] = addr_s0_o[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,575|7): The interconnect source top_tb.TOP.AXI.i_ar.U21.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U163.B1.  The port annotation will still occur.
  assign addr_s2_o[7] = addr_s0_o[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2180|7): The interconnect source top_tb.TOP.AXI.i_aw.U8.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U162.A2.  The port annotation will still occur.
  assign addr_s2_o[8] = addr_s0_o[8];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,568|7): The interconnect source top_tb.TOP.AXI.i_ar.U13.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U161.B1.  The port annotation will still occur.
  assign addr_s2_o[8] = addr_s0_o[8];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2173|7): The interconnect source top_tb.TOP.AXI.i_aw.U7.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U160.A2.  The port annotation will still occur.
  assign addr_s2_o[9] = addr_s0_o[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,561|7): The interconnect source top_tb.TOP.AXI.i_ar.U32.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U159.B1.  The port annotation will still occur.
  assign addr_s2_o[9] = addr_s0_o[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2166|7): The interconnect source top_tb.TOP.AXI.i_aw.U12.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U158.A2.  The port annotation will still occur.
  assign addr_s2_o[10] = addr_s0_o[10];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,554|7): The interconnect source top_tb.TOP.AXI.i_ar.U33.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U157.B1.  The port annotation will still occur.
  assign addr_s2_o[10] = addr_s0_o[10];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2159|7): The interconnect source top_tb.TOP.AXI.i_aw.U30.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U156.A2.  The port annotation will still occur.
  assign addr_s2_o[11] = addr_s0_o[11];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,547|7): The interconnect source top_tb.TOP.AXI.i_ar.U34.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U155.B1.  The port annotation will still occur.
  assign addr_s2_o[11] = addr_s0_o[11];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2152|7): The interconnect source top_tb.TOP.AXI.i_aw.U31.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U154.A2.  The port annotation will still occur.
  assign addr_s2_o[3] = addr_s0_o[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2208|7): The interconnect source top_tb.TOP.AXI.i_aw.U29.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U144.A1.  The port annotation will still occur.
  assign addr_s2_o[4] = addr_s0_o[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2201|7): The interconnect source top_tb.TOP.AXI.i_aw.U11.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U142.A1.  The port annotation will still occur.
  assign addr_s2_o[5] = addr_s0_o[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2194|7): The interconnect source top_tb.TOP.AXI.i_aw.U10.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U139.A1.  The port annotation will still occur.
  assign addr_s2_o[8] = addr_s0_o[8];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2173|7): The interconnect source top_tb.TOP.AXI.i_aw.U7.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U137.A1.  The port annotation will still occur.
  assign addr_s2_o[9] = addr_s0_o[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2166|7): The interconnect source top_tb.TOP.AXI.i_aw.U12.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U136.A1.  The port annotation will still occur.
  assign addr_s2_o[11] = addr_s0_o[11];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2152|7): The interconnect source top_tb.TOP.AXI.i_aw.U31.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U133.A1.  The port annotation will still occur.
  assign addr_s2_o[13] = addr_s0_o[13];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2138|7): The interconnect source top_tb.TOP.AXI.i_aw.U32.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U130.A1.  The port annotation will still occur.
  assign addr_s2_o[14] = addr_s0_o[14];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2131|7): The interconnect source top_tb.TOP.AXI.i_aw.U14.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U128.A1.  The port annotation will still occur.
  assign addr_s2_o[15] = addr_s0_o[15];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2124|7): The interconnect source top_tb.TOP.AXI.i_aw.U13.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U125.A1.  The port annotation will still occur.
  assign addr_s2_o[0] = addr_s0_o[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2229|7): The interconnect source top_tb.TOP.AXI.i_aw.U6.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U117.B1.  The port annotation will still occur.
  assign addr_s2_o[1] = addr_s0_o[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2222|7): The interconnect source top_tb.TOP.AXI.i_aw.U5.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U116.B1.  The port annotation will still occur.
  assign last_s2_o = last_s0_o;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2570|7): The interconnect source top_tb.TOP.AXI.i_w.U152.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U4.I1.  The port annotation will still occur.
  assign len_s2_o[7] = len_s0_o[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,631|7): The interconnect source top_tb.TOP.AXI.i_ar.ar_arbiter.U25.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U101.A1.  The port annotation will still occur.
  assign len_s2_o[6] = len_s0_o[6];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,638|7): The interconnect source top_tb.TOP.AXI.i_ar.ar_arbiter.U26.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U100.A1.  The port annotation will still occur.
  assign len_s2_o[5] = len_s0_o[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,645|7): The interconnect source top_tb.TOP.AXI.i_ar.ar_arbiter.U27.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U99.A1.  The port annotation will still occur.
  assign len_s2_o[4] = len_s0_o[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,652|7): The interconnect source top_tb.TOP.AXI.i_ar.ar_arbiter.U28.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U98.A1.  The port annotation will still occur.
  assign len_s2_o[3] = len_s0_o[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,659|7): The interconnect source top_tb.TOP.AXI.i_ar.ar_arbiter.U29.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U97.A1.  The port annotation will still occur.
  assign len_s2_o[2] = len_s0_o[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,666|7): The interconnect source top_tb.TOP.AXI.i_ar.ar_arbiter.U30.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U96.A1.  The port annotation will still occur.
  assign len_s2_o[1] = len_s0_o[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,673|7): The interconnect source top_tb.TOP.AXI.i_ar.ar_arbiter.U31.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U95.A1.  The port annotation will still occur.
  assign len_s2_o[0] = len_s0_o[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,680|7): The interconnect source top_tb.TOP.AXI.i_ar.ar_arbiter.U32.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U94.A1.  The port annotation will still occur.
  assign addr_s2_o[6] = addr_s0_o[6];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2187|7): The interconnect source top_tb.TOP.AXI.i_aw.U9.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U21.A1.  The port annotation will still occur.
  assign addr_s2_o[7] = addr_s0_o[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2180|7): The interconnect source top_tb.TOP.AXI.i_aw.U8.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U17.A1.  The port annotation will still occur.
  assign addr_s2_o[2] = addr_s0_o[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2215|7): The interconnect source top_tb.TOP.AXI.i_aw.U28.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U35.A1.  The port annotation will still occur.
  assign addr_s2_o[10] = addr_s0_o[10];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2159|7): The interconnect source top_tb.TOP.AXI.i_aw.U30.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U13.A1.  The port annotation will still occur.
  assign addr_s2_o[12] = addr_s0_o[12];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2145|7): The interconnect source top_tb.TOP.AXI.i_aw.U33.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U53.A1.  The port annotation will still occur.
  assign id_s2_o[5] = id_s0_o[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,350|7): The interconnect source top_tb.TOP.AXI.i_ar.ar_arbiter.U12.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U186.B1.  The port annotation will still occur.
  assign id_s2_o[5] = id_s0_o[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1864|7): The interconnect source top_tb.TOP.AXI.i_aw.aw_arbiter.U12.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U186.C1.  The port annotation will still occur.
  assign id_s2_o[4] = id_s0_o[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,357|7): The interconnect source top_tb.TOP.AXI.i_ar.ar_arbiter.U7.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U187.B1.  The port annotation will still occur.
  assign id_s2_o[4] = id_s0_o[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1871|7): The interconnect source top_tb.TOP.AXI.i_aw.aw_arbiter.U7.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U187.C1.  The port annotation will still occur.
  assign addr_s2_o[2] = addr_s0_o[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,610|7): The interconnect source top_tb.TOP.AXI.i_ar.U31.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U205.B2.  The port annotation will still occur.
  assign addr_s2_o[2] = addr_s0_o[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2215|7): The interconnect source top_tb.TOP.AXI.i_aw.U28.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U205.C2.  The port annotation will still occur.
  assign addr_s2_o[3] = addr_s0_o[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,603|7): The interconnect source top_tb.TOP.AXI.i_ar.U25.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U204.B2.  The port annotation will still occur.
  assign addr_s2_o[3] = addr_s0_o[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2208|7): The interconnect source top_tb.TOP.AXI.i_aw.U29.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U204.C2.  The port annotation will still occur.
  assign addr_s2_o[4] = addr_s0_o[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,596|7): The interconnect source top_tb.TOP.AXI.i_ar.U23.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U203.B2.  The port annotation will still occur.
  assign addr_s2_o[4] = addr_s0_o[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2201|7): The interconnect source top_tb.TOP.AXI.i_aw.U11.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U203.C2.  The port annotation will still occur.
  assign addr_s2_o[5] = addr_s0_o[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,589|7): The interconnect source top_tb.TOP.AXI.i_ar.U24.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U202.B2.  The port annotation will still occur.
  assign addr_s2_o[5] = addr_s0_o[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2194|7): The interconnect source top_tb.TOP.AXI.i_aw.U10.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U202.C2.  The port annotation will still occur.
  assign addr_s2_o[6] = addr_s0_o[6];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,582|7): The interconnect source top_tb.TOP.AXI.i_ar.U22.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U201.B2.  The port annotation will still occur.
  assign addr_s2_o[6] = addr_s0_o[6];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2187|7): The interconnect source top_tb.TOP.AXI.i_aw.U9.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U201.C2.  The port annotation will still occur.
  assign addr_s2_o[7] = addr_s0_o[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,575|7): The interconnect source top_tb.TOP.AXI.i_ar.U21.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U200.B2.  The port annotation will still occur.
  assign addr_s2_o[7] = addr_s0_o[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2180|7): The interconnect source top_tb.TOP.AXI.i_aw.U8.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U200.C2.  The port annotation will still occur.
  assign addr_s2_o[8] = addr_s0_o[8];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,568|7): The interconnect source top_tb.TOP.AXI.i_ar.U13.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U199.B2.  The port annotation will still occur.
  assign addr_s2_o[8] = addr_s0_o[8];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2173|7): The interconnect source top_tb.TOP.AXI.i_aw.U7.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U199.C2.  The port annotation will still occur.
  assign addr_s2_o[9] = addr_s0_o[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,561|7): The interconnect source top_tb.TOP.AXI.i_ar.U32.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U198.B2.  The port annotation will still occur.
  assign addr_s2_o[9] = addr_s0_o[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2166|7): The interconnect source top_tb.TOP.AXI.i_aw.U12.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U198.C2.  The port annotation will still occur.
  assign addr_s2_o[10] = addr_s0_o[10];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,554|7): The interconnect source top_tb.TOP.AXI.i_ar.U33.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U197.B2.  The port annotation will still occur.
  assign addr_s2_o[10] = addr_s0_o[10];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2159|7): The interconnect source top_tb.TOP.AXI.i_aw.U30.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U197.C2.  The port annotation will still occur.
  assign addr_s2_o[11] = addr_s0_o[11];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,547|7): The interconnect source top_tb.TOP.AXI.i_ar.U34.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U196.B2.  The port annotation will still occur.
  assign addr_s2_o[11] = addr_s0_o[11];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2152|7): The interconnect source top_tb.TOP.AXI.i_aw.U31.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U196.C2.  The port annotation will still occur.
  assign addr_s2_o[12] = addr_s0_o[12];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,540|7): The interconnect source top_tb.TOP.AXI.i_ar.U35.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U195.B2.  The port annotation will still occur.
  assign addr_s2_o[12] = addr_s0_o[12];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2145|7): The interconnect source top_tb.TOP.AXI.i_aw.U33.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U195.C2.  The port annotation will still occur.
  assign addr_s2_o[13] = addr_s0_o[13];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,533|7): The interconnect source top_tb.TOP.AXI.i_ar.U36.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U194.B2.  The port annotation will still occur.
  assign addr_s2_o[13] = addr_s0_o[13];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2138|7): The interconnect source top_tb.TOP.AXI.i_aw.U32.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U194.C2.  The port annotation will still occur.
  assign addr_s2_o[14] = addr_s0_o[14];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,526|7): The interconnect source top_tb.TOP.AXI.i_ar.U37.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U193.B2.  The port annotation will still occur.
  assign addr_s2_o[14] = addr_s0_o[14];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2131|7): The interconnect source top_tb.TOP.AXI.i_aw.U14.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U193.C2.  The port annotation will still occur.
  assign addr_s2_o[15] = addr_s0_o[15];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,519|7): The interconnect source top_tb.TOP.AXI.i_ar.U38.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U192.B2.  The port annotation will still occur.
  assign addr_s2_o[15] = addr_s0_o[15];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2124|7): The interconnect source top_tb.TOP.AXI.i_aw.U13.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U192.C2.  The port annotation will still occur.
  assign id_s2_o[0] = id_s0_o[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,385|7): The interconnect source top_tb.TOP.AXI.i_ar.ar_arbiter.U84.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U191.B1.  The port annotation will still occur.
  assign id_s2_o[0] = id_s0_o[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1899|7): The interconnect source top_tb.TOP.AXI.i_aw.aw_arbiter.U83.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U191.C1.  The port annotation will still occur.
  assign id_s2_o[1] = id_s0_o[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,378|7): The interconnect source top_tb.TOP.AXI.i_ar.ar_arbiter.U83.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U190.B1.  The port annotation will still occur.
  assign id_s2_o[1] = id_s0_o[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1892|7): The interconnect source top_tb.TOP.AXI.i_aw.aw_arbiter.U84.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U190.C1.  The port annotation will still occur.
  assign id_s2_o[2] = id_s0_o[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,371|7): The interconnect source top_tb.TOP.AXI.i_ar.ar_arbiter.U82.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U189.B1.  The port annotation will still occur.
  assign id_s2_o[2] = id_s0_o[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1885|7): The interconnect source top_tb.TOP.AXI.i_aw.aw_arbiter.U85.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U189.C1.  The port annotation will still occur.
  assign id_s2_o[3] = id_s0_o[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,364|7): The interconnect source top_tb.TOP.AXI.i_ar.ar_arbiter.U81.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U188.B1.  The port annotation will still occur.
  assign id_s2_o[3] = id_s0_o[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,1878|7): The interconnect source top_tb.TOP.AXI.i_aw.aw_arbiter.U86.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.U188.C1.  The port annotation will still occur.
  assign data_s2_o[0] = data_s0_o[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2549|7): The interconnect source top_tb.TOP.AXI.i_w.U12.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.i_SRAM.DI0.  The port annotation will still occur.
  assign data_s2_o[1] = data_s0_o[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2542|7): The interconnect source top_tb.TOP.AXI.i_w.U68.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.i_SRAM.DI1.  The port annotation will still occur.
  assign data_s2_o[10] = data_s0_o[10];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2479|7): The interconnect source top_tb.TOP.AXI.i_w.U78.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.i_SRAM.DI10.  The port annotation will still occur.
  assign data_s2_o[11] = data_s0_o[11];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2472|7): The interconnect source top_tb.TOP.AXI.i_w.U77.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.i_SRAM.DI11.  The port annotation will still occur.
  assign data_s2_o[12] = data_s0_o[12];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2465|7): The interconnect source top_tb.TOP.AXI.i_w.U76.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.i_SRAM.DI12.  The port annotation will still occur.
  assign data_s2_o[13] = data_s0_o[13];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2458|7): The interconnect source top_tb.TOP.AXI.i_w.U75.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.i_SRAM.DI13.  The port annotation will still occur.
  assign data_s2_o[14] = data_s0_o[14];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2563|7): The interconnect source top_tb.TOP.AXI.i_w.U36.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.i_SRAM.DI14.  The port annotation will still occur.
  assign data_s2_o[15] = data_s0_o[15];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2556|7): The interconnect source top_tb.TOP.AXI.i_w.U35.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.i_SRAM.DI15.  The port annotation will still occur.
  assign data_s2_o[16] = data_s0_o[16];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2451|7): The interconnect source top_tb.TOP.AXI.i_w.U72.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.i_SRAM.DI16.  The port annotation will still occur.
  assign data_s2_o[17] = data_s0_o[17];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2444|7): The interconnect source top_tb.TOP.AXI.i_w.U71.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.i_SRAM.DI17.  The port annotation will still occur.
  assign data_s2_o[18] = data_s0_o[18];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2437|7): The interconnect source top_tb.TOP.AXI.i_w.U70.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.i_SRAM.DI18.  The port annotation will still occur.
  assign data_s2_o[19] = data_s0_o[19];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2430|7): The interconnect source top_tb.TOP.AXI.i_w.U69.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.i_SRAM.DI19.  The port annotation will still occur.
  assign data_s2_o[2] = data_s0_o[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2535|7): The interconnect source top_tb.TOP.AXI.i_w.U57.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.i_SRAM.DI2.  The port annotation will still occur.
  assign data_s2_o[20] = data_s0_o[20];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2423|7): The interconnect source top_tb.TOP.AXI.i_w.U67.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.i_SRAM.DI20.  The port annotation will still occur.
  assign data_s2_o[21] = data_s0_o[21];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2416|7): The interconnect source top_tb.TOP.AXI.i_w.U66.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.i_SRAM.DI21.  The port annotation will still occur.
  assign data_s2_o[22] = data_s0_o[22];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2409|7): The interconnect source top_tb.TOP.AXI.i_w.U65.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.i_SRAM.DI22.  The port annotation will still occur.
  assign data_s2_o[23] = data_s0_o[23];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2402|7): The interconnect source top_tb.TOP.AXI.i_w.U64.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.i_SRAM.DI23.  The port annotation will still occur.
  assign data_s2_o[24] = data_s0_o[24];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2395|7): The interconnect source top_tb.TOP.AXI.i_w.U63.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.i_SRAM.DI24.  The port annotation will still occur.
  assign data_s2_o[25] = data_s0_o[25];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2388|7): The interconnect source top_tb.TOP.AXI.i_w.U62.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.i_SRAM.DI25.  The port annotation will still occur.
  assign data_s2_o[26] = data_s0_o[26];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2381|7): The interconnect source top_tb.TOP.AXI.i_w.U61.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.i_SRAM.DI26.  The port annotation will still occur.
  assign data_s2_o[27] = data_s0_o[27];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2374|7): The interconnect source top_tb.TOP.AXI.i_w.U60.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.i_SRAM.DI27.  The port annotation will still occur.
  assign data_s2_o[28] = data_s0_o[28];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2367|7): The interconnect source top_tb.TOP.AXI.i_w.U59.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.i_SRAM.DI28.  The port annotation will still occur.
  assign data_s2_o[29] = data_s0_o[29];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2360|7): The interconnect source top_tb.TOP.AXI.i_w.U58.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.i_SRAM.DI29.  The port annotation will still occur.
  assign data_s2_o[3] = data_s0_o[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2528|7): The interconnect source top_tb.TOP.AXI.i_w.U54.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.i_SRAM.DI3.  The port annotation will still occur.
  assign data_s2_o[30] = data_s0_o[30];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2353|7): The interconnect source top_tb.TOP.AXI.i_w.U56.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.i_SRAM.DI30.  The port annotation will still occur.
  assign data_s2_o[31] = data_s0_o[31];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2346|7): The interconnect source top_tb.TOP.AXI.i_w.U55.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.i_SRAM.DI31.  The port annotation will still occur.
  assign data_s2_o[4] = data_s0_o[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2521|7): The interconnect source top_tb.TOP.AXI.i_w.U53.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.i_SRAM.DI4.  The port annotation will still occur.
  assign data_s2_o[5] = data_s0_o[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2514|7): The interconnect source top_tb.TOP.AXI.i_w.U52.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.i_SRAM.DI5.  The port annotation will still occur.
  assign data_s2_o[6] = data_s0_o[6];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2507|7): The interconnect source top_tb.TOP.AXI.i_w.U51.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.i_SRAM.DI6.  The port annotation will still occur.
  assign data_s2_o[7] = data_s0_o[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2500|7): The interconnect source top_tb.TOP.AXI.i_w.U50.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.i_SRAM.DI7.  The port annotation will still occur.
  assign data_s2_o[8] = data_s0_o[8];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2493|7): The interconnect source top_tb.TOP.AXI.i_w.U49.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.i_SRAM.DI8.  The port annotation will still occur.
  assign data_s2_o[9] = data_s0_o[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2486|7): The interconnect source top_tb.TOP.AXI.i_w.U48.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.DM1.i_SRAM.DI9.  The port annotation will still occur.
  assign last_s1_o = last_s0_o;
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2571|7): The interconnect source top_tb.TOP.AXI.i_w.U152.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.IM1.U83.I1.  The port annotation will still occur.
  assign addr_s1_o[14] = addr_s0_o[14];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,527|7): The interconnect source top_tb.TOP.AXI.i_ar.U37.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.IM1.add_149_S2.U1_1_12.A.  The port annotation will still occur.
  assign addr_s1_o[15] = addr_s0_o[15];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,520|7): The interconnect source top_tb.TOP.AXI.i_ar.U38.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.IM1.add_149_S2.U2.I2.  The port annotation will still occur.
  assign addr_s1_o[2] = addr_s0_o[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,611|7): The interconnect source top_tb.TOP.AXI.i_ar.U31.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.IM1.add_149_S2.U1.I.  The port annotation will still occur.
  assign addr_s1_o[3] = addr_s0_o[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,604|7): The interconnect source top_tb.TOP.AXI.i_ar.U25.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.IM1.add_149_S2.U1_1_1.A.  The port annotation will still occur.
  assign addr_s1_o[2] = addr_s0_o[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,611|7): The interconnect source top_tb.TOP.AXI.i_ar.U31.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.IM1.add_149_S2.U1_1_1.B.  The port annotation will still occur.
  assign addr_s1_o[4] = addr_s0_o[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,597|7): The interconnect source top_tb.TOP.AXI.i_ar.U23.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.IM1.add_149_S2.U1_1_2.A.  The port annotation will still occur.
  assign addr_s1_o[5] = addr_s0_o[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,590|7): The interconnect source top_tb.TOP.AXI.i_ar.U24.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.IM1.add_149_S2.U1_1_3.A.  The port annotation will still occur.
  assign addr_s1_o[6] = addr_s0_o[6];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,583|7): The interconnect source top_tb.TOP.AXI.i_ar.U22.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.IM1.add_149_S2.U1_1_4.A.  The port annotation will still occur.
  assign addr_s1_o[7] = addr_s0_o[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,576|7): The interconnect source top_tb.TOP.AXI.i_ar.U21.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.IM1.add_149_S2.U1_1_5.A.  The port annotation will still occur.
  assign addr_s1_o[8] = addr_s0_o[8];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,569|7): The interconnect source top_tb.TOP.AXI.i_ar.U13.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.IM1.add_149_S2.U1_1_6.A.  The port annotation will still occur.
  assign addr_s1_o[9] = addr_s0_o[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,562|7): The interconnect source top_tb.TOP.AXI.i_ar.U32.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.IM1.add_149_S2.U1_1_7.A.  The port annotation will still occur.
  assign addr_s1_o[10] = addr_s0_o[10];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,555|7): The interconnect source top_tb.TOP.AXI.i_ar.U33.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.IM1.add_149_S2.U1_1_8.A.  The port annotation will still occur.
  assign addr_s1_o[11] = addr_s0_o[11];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,548|7): The interconnect source top_tb.TOP.AXI.i_ar.U34.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.IM1.add_149_S2.U1_1_9.A.  The port annotation will still occur.
  assign addr_s1_o[12] = addr_s0_o[12];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,541|7): The interconnect source top_tb.TOP.AXI.i_ar.U35.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.IM1.add_149_S2.U1_1_10.A.  The port annotation will still occur.
  assign addr_s1_o[13] = addr_s0_o[13];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,534|7): The interconnect source top_tb.TOP.AXI.i_ar.U36.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.IM1.add_149_S2.U1_1_11.A.  The port annotation will still occur.
  assign addr_s1_o[2] = addr_s0_o[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,611|7): The interconnect source top_tb.TOP.AXI.i_ar.U31.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.IM1.U210.B1.  The port annotation will still occur.
  assign addr_s1_o[2] = addr_s0_o[2];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2216|7): The interconnect source top_tb.TOP.AXI.i_aw.U28.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.IM1.U209.A2.  The port annotation will still occur.
  assign addr_s1_o[3] = addr_s0_o[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2209|7): The interconnect source top_tb.TOP.AXI.i_aw.U29.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.IM1.U208.A2.  The port annotation will still occur.
  assign addr_s1_o[12] = addr_s0_o[12];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,541|7): The interconnect source top_tb.TOP.AXI.i_ar.U35.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.IM1.U207.B1.  The port annotation will still occur.
  assign addr_s1_o[12] = addr_s0_o[12];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2146|7): The interconnect source top_tb.TOP.AXI.i_aw.U33.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.IM1.U206.A2.  The port annotation will still occur.
  assign addr_s1_o[13] = addr_s0_o[13];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,534|7): The interconnect source top_tb.TOP.AXI.i_ar.U36.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.IM1.U183.B1.  The port annotation will still occur.
  assign addr_s1_o[13] = addr_s0_o[13];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2139|7): The interconnect source top_tb.TOP.AXI.i_aw.U32.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.IM1.U182.A2.  The port annotation will still occur.
  assign addr_s1_o[14] = addr_s0_o[14];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,527|7): The interconnect source top_tb.TOP.AXI.i_ar.U37.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.IM1.U181.B1.  The port annotation will still occur.
  assign addr_s1_o[14] = addr_s0_o[14];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2132|7): The interconnect source top_tb.TOP.AXI.i_aw.U14.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.IM1.U180.A2.  The port annotation will still occur.
  assign addr_s1_o[15] = addr_s0_o[15];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,520|7): The interconnect source top_tb.TOP.AXI.i_ar.U38.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.IM1.U179.B1.  The port annotation will still occur.
  assign addr_s1_o[15] = addr_s0_o[15];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2125|7): The interconnect source top_tb.TOP.AXI.i_aw.U13.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.IM1.U178.A2.  The port annotation will still occur.
  assign addr_s1_o[4] = addr_s0_o[4];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2202|7): The interconnect source top_tb.TOP.AXI.i_aw.U11.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.IM1.U177.A2.  The port annotation will still occur.
  assign addr_s1_o[5] = addr_s0_o[5];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2195|7): The interconnect source top_tb.TOP.AXI.i_aw.U10.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.IM1.U176.A2.  The port annotation will still occur.
  assign addr_s1_o[6] = addr_s0_o[6];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2188|7): The interconnect source top_tb.TOP.AXI.i_aw.U9.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.IM1.U175.A2.  The port annotation will still occur.
  assign addr_s1_o[7] = addr_s0_o[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2181|7): The interconnect source top_tb.TOP.AXI.i_aw.U8.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.IM1.U174.A2.  The port annotation will still occur.
  assign addr_s1_o[8] = addr_s0_o[8];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,569|7): The interconnect source top_tb.TOP.AXI.i_ar.U13.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.IM1.U173.B1.  The port annotation will still occur.
  assign addr_s1_o[8] = addr_s0_o[8];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2174|7): The interconnect source top_tb.TOP.AXI.i_aw.U7.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.IM1.U172.A2.  The port annotation will still occur.
  assign addr_s1_o[9] = addr_s0_o[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,562|7): The interconnect source top_tb.TOP.AXI.i_ar.U32.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.IM1.U171.B1.  The port annotation will still occur.
  assign addr_s1_o[9] = addr_s0_o[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2167|7): The interconnect source top_tb.TOP.AXI.i_aw.U12.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.IM1.U170.A2.  The port annotation will still occur.
  assign addr_s1_o[10] = addr_s0_o[10];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,555|7): The interconnect source top_tb.TOP.AXI.i_ar.U33.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.IM1.U169.B1.  The port annotation will still occur.
  assign addr_s1_o[10] = addr_s0_o[10];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2160|7): The interconnect source top_tb.TOP.AXI.i_aw.U30.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.IM1.U168.A2.  The port annotation will still occur.
  assign addr_s1_o[11] = addr_s0_o[11];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,548|7): The interconnect source top_tb.TOP.AXI.i_ar.U34.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.IM1.U167.B1.  The port annotation will still occur.
  assign addr_s1_o[11] = addr_s0_o[11];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2153|7): The interconnect source top_tb.TOP.AXI.i_aw.U31.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.IM1.U166.A2.  The port annotation will still occur.
  assign addr_s1_o[3] = addr_s0_o[3];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2209|7): The interconnect source top_tb.TOP.AXI.i_aw.U29.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.IM1.U155.A1.  The port annotation will still occur.
  assign addr_s1_o[6] = addr_s0_o[6];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2188|7): The interconnect source top_tb.TOP.AXI.i_aw.U9.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.IM1.U151.A1.  The port annotation will still occur.
  assign addr_s1_o[9] = addr_s0_o[9];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2167|7): The interconnect source top_tb.TOP.AXI.i_aw.U12.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.IM1.U146.A1.  The port annotation will still occur.
  assign addr_s1_o[10] = addr_s0_o[10];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2160|7): The interconnect source top_tb.TOP.AXI.i_aw.U30.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.IM1.U144.A1.  The port annotation will still occur.
  assign addr_s1_o[12] = addr_s0_o[12];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2146|7): The interconnect source top_tb.TOP.AXI.i_aw.U33.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.IM1.U142.A1.  The port annotation will still occur.
  assign addr_s1_o[14] = addr_s0_o[14];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2132|7): The interconnect source top_tb.TOP.AXI.i_aw.U14.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.IM1.U139.A1.  The port annotation will still occur.
  assign addr_s1_o[15] = addr_s0_o[15];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2125|7): The interconnect source top_tb.TOP.AXI.i_aw.U13.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.IM1.U136.A1.  The port annotation will still occur.
  assign addr_s1_o[0] = addr_s0_o[0];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2230|7): The interconnect source top_tb.TOP.AXI.i_aw.U6.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.IM1.U125.B1.  The port annotation will still occur.
  assign addr_s1_o[1] = addr_s0_o[1];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,2223|7): The interconnect source top_tb.TOP.AXI.i_aw.U5.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.IM1.U124.B1.  The port annotation will still occur.
  assign len_s1_o[7] = len_s0_o[7];
       |
ncelab: *W,SDFNCAP (../syn/top_syn.v,632|7): The interconnect source top_tb.TOP.AXI.i_ar.ar_arbiter.U25.O is separated by a unidirectional continuous assign from the destination top_tb.TOP.IM1.U98.A1.  The port annotation will still occur.
ncelab: *W,MXWARN: Reached maximum warning limit for 'SDFNCAP'(1000).
    $readmemh({prog_path, "/rom0.hex"}, i_ROM.Memory_byte0);
                                                         |
ncelab: *W,MEMODR (../sim/top_tb.sv,141|57): $readmem default memory order incompatible with IEEE1364.
    $readmemh({prog_path, "/rom1.hex"}, i_ROM.Memory_byte1);
                                                         |
ncelab: *W,MEMODR (../sim/top_tb.sv,142|57): $readmem default memory order incompatible with IEEE1364.
    $readmemh({prog_path, "/rom2.hex"}, i_ROM.Memory_byte2);
                                                         |
ncelab: *W,MEMODR (../sim/top_tb.sv,143|57): $readmem default memory order incompatible with IEEE1364.
    $readmemh({prog_path, "/rom3.hex"}, i_ROM.Memory_byte3);
                                                         |
ncelab: *W,MEMODR (../sim/top_tb.sv,144|57): $readmem default memory order incompatible with IEEE1364.
    $readmemh({prog_path, "/dram0.hex"}, i_DRAM.Memory_byte0);
                                                           |
ncelab: *W,MEMODR (../sim/top_tb.sv,145|59): $readmem default memory order incompatible with IEEE1364.
    $readmemh({prog_path, "/dram1.hex"}, i_DRAM.Memory_byte1);
                                                           |
ncelab: *W,MEMODR (../sim/top_tb.sv,146|59): $readmem default memory order incompatible with IEEE1364.
    $readmemh({prog_path, "/dram2.hex"}, i_DRAM.Memory_byte2);
                                                           |
ncelab: *W,MEMODR (../sim/top_tb.sv,147|59): $readmem default memory order incompatible with IEEE1364.
    $readmemh({prog_path, "/dram3.hex"}, i_DRAM.Memory_byte3);
                                                           |
ncelab: *W,MEMODR (../sim/top_tb.sv,148|59): $readmem default memory order incompatible with IEEE1364.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.top_tb:sv <0x0264b836>
			streams:  31, words: 46781
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                      Instances  Unique
		Modules:                  49271     665
		UDPs:                      8429      11
		Primitives:               97237      14
		Timing outputs:           53436     512
		Registers:                10480    1066
		Scalar wires:             64080       -
		Expanded wires:             833      31
		Vectored wires:               8       -
		Named events:               126      72
		Always blocks:              303     177
		Initial blocks:              36      18
		Cont. assignments:          110    2768
		Pseudo assignments:          25      25
		Timing checks:            74010    8552
		Interconnect:            134167   53689
		Delayed tcheck signals:   23821    7874
		Assertions:                   5       5
		Simulation timescale:       1ps
	Writing initial simulation snapshot: worklib.AN2P:lib
Loading snapshot worklib.AN2P:lib .................... Done
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
** MEM_Error: Unknown value occurred (             6250 ps) in Address of top_tb.TOP.cpu_wrapper.L1CD.TA.i_tag_array.ErrorMessage
** MEM_Error: Unknown value occurred (             6250 ps) in Address of top_tb.TOP.cpu_wrapper.L1CD.DA.i_data_array.ErrorMessage
** MEM_Error: Unknown value occurred (             6250 ps) in Address of top_tb.TOP.cpu_wrapper.L1CI.TA.i_tag_array.ErrorMessage
** MEM_Error: Unknown value occurred (             6250 ps) in Address of top_tb.TOP.cpu_wrapper.L1CI.DA.i_data_array.ErrorMessage

Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& con_WEB0:6250 PS, posedge WEB0:6168 PS,  50.1 : 501 PS,  10.0 : 100 PS );
            File: ../sim/data_array/data_array.v, line = 3674
           Scope: top_tb.TOP.cpu_wrapper.L1CI.DA.i_data_array
            Time: 6250 PS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& con_WEB1:6250 PS, posedge WEB1:6168 PS,  50.1 : 501 PS,  10.0 : 100 PS );
            File: ../sim/data_array/data_array.v, line = 3676
           Scope: top_tb.TOP.cpu_wrapper.L1CI.DA.i_data_array
            Time: 6250 PS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& con_WEB2:6250 PS, posedge WEB2:6168 PS,  50.1 : 501 PS,  10.0 : 100 PS );
            File: ../sim/data_array/data_array.v, line = 3678
           Scope: top_tb.TOP.cpu_wrapper.L1CI.DA.i_data_array
            Time: 6250 PS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& con_WEB3:6250 PS, posedge WEB3:6168 PS,  50.1 : 501 PS,  10.0 : 100 PS );
            File: ../sim/data_array/data_array.v, line = 3680
           Scope: top_tb.TOP.cpu_wrapper.L1CI.DA.i_data_array
            Time: 6250 PS


Warning!  Timing violation
           $setuphold<setup>( posedge CK &&& con_WEB4:6250 PS, posedge WEB4:6168 PS,  50.1 : 501 PS,  10.0 : 100 PS );
            File: ../sim/data_array/data_array.v, line = 3682
           Scope: top_tb.TOP.cpu_wrapper.L1CI.DA.i_data_array
            Time: 6250 PS


Warning!  Timing violation
           $setuphold<hold>( posedge CK &&& con_WEB5:6250 PS, posedge WEB5:6290 PS,  50.1 : 501 PS,  10.0 : 100 PS );
            File: ../sim/data_array/data_array.v, line = 3684
           Scope: top_tb.TOP.cpu_wrapper.L1CI.DA.i_data_array
            Time: 6290 PS


Warning!  Timing violation
           $setuphold<hold>( posedge CK &&& con_WEB6:6250 PS, posedge WEB6:6290 PS,  50.1 : 501 PS,  10.0 : 100 PS );
            File: ../sim/data_array/data_array.v, line = 3686
           Scope: top_tb.TOP.cpu_wrapper.L1CI.DA.i_data_array
            Time: 6290 PS


Warning!  Timing violation
           $setuphold<hold>( posedge CK &&& con_WEB7:6250 PS, posedge WEB7:6290 PS,  50.1 : 501 PS,  10.0 : 100 PS );
            File: ../sim/data_array/data_array.v, line = 3688
           Scope: top_tb.TOP.cpu_wrapper.L1CI.DA.i_data_array
            Time: 6290 PS


Warning!  Timing violation
           $setuphold<hold>( posedge CK &&& con_WEB8:6250 PS, posedge WEB8:6290 PS,  50.1 : 501 PS,  10.0 : 100 PS );
            File: ../sim/data_array/data_array.v, line = 3690
           Scope: top_tb.TOP.cpu_wrapper.L1CI.DA.i_data_array
            Time: 6290 PS


Warning!  Timing violation
           $setuphold<hold>( posedge CK &&& con_WEB9:6250 PS, posedge WEB9:6290 PS,  50.1 : 501 PS,  10.0 : 100 PS );
            File: ../sim/data_array/data_array.v, line = 3692
           Scope: top_tb.TOP.cpu_wrapper.L1CI.DA.i_data_array
            Time: 6290 PS


Warning!  Timing violation
           $setuphold<hold>( posedge CK &&& con_WEB10:6250 PS, posedge WEB10:6290 PS,  50.1 : 501 PS,  10.0 : 100 PS );
            File: ../sim/data_array/data_array.v, line = 3694
           Scope: top_tb.TOP.cpu_wrapper.L1CI.DA.i_data_array
            Time: 6290 PS


Warning!  Timing violation
           $setuphold<hold>( posedge CK &&& con_WEB11:6250 PS, posedge WEB11:6290 PS,  50.1 : 501 PS,  10.0 : 100 PS );
            File: ../sim/data_array/data_array.v, line = 3696
           Scope: top_tb.TOP.cpu_wrapper.L1CI.DA.i_data_array
            Time: 6290 PS


