{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 02 16:43:02 2021 " "Info: Processing started: Sat Jan 02 16:43:02 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst\|temp\[8\] " "Warning: Node \"ALU:inst\|temp\[8\]\" is a latch" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst\|temp\[3\] " "Warning: Node \"ALU:inst\|temp\[3\]\" is a latch" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst\|temp\[1\] " "Warning: Node \"ALU:inst\|temp\[1\]\" is a latch" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst\|temp\[4\] " "Warning: Node \"ALU:inst\|temp\[4\]\" is a latch" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst\|temp\[2\] " "Warning: Node \"ALU:inst\|temp\[2\]\" is a latch" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst\|temp\[7\] " "Warning: Node \"ALU:inst\|temp\[7\]\" is a latch" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst\|temp\[5\] " "Warning: Node \"ALU:inst\|temp\[5\]\" is a latch" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst\|temp\[0\] " "Warning: Node \"ALU:inst\|temp\[0\]\" is a latch" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALU:inst\|temp\[6\] " "Warning: Node \"ALU:inst\|temp\[6\]\" is a latch" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -1048 -96 72 -1032 "clock" "" } } } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "9 " "Warning: Found 9 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "ALU:inst\|Zf~4 " "Info: Detected gated clock \"ALU:inst\|Zf~4\" as buffer" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 10 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst\|Zf~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ALU:inst\|Zf~3 " "Info: Detected gated clock \"ALU:inst\|Zf~3\" as buffer" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 10 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "ALU:inst\|Zf~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "command_decoder:inst20\|Mux12~5 " "Info: Detected gated clock \"command_decoder:inst20\|Mux12~5\" as buffer" {  } { { "../指令译码器/command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 22 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "command_decoder:inst20\|Mux12~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "command_decoder:inst20\|Mux12~4 " "Info: Detected gated clock \"command_decoder:inst20\|Mux12~4\" as buffer" {  } { { "../指令译码器/command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 22 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "command_decoder:inst20\|Mux12~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR:inst4\|output_a\[0\] " "Info: Detected ripple clock \"IR:inst4\|output_a\[0\]\" as buffer" {  } { { "../指令寄存器IR/IR.vhd" "" { Text "D:/文档/数电实验/指令寄存器IR/IR.vhd" 14 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR:inst4\|output_a\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR:inst4\|output_a\[2\] " "Info: Detected ripple clock \"IR:inst4\|output_a\[2\]\" as buffer" {  } { { "../指令寄存器IR/IR.vhd" "" { Text "D:/文档/数电实验/指令寄存器IR/IR.vhd" 14 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR:inst4\|output_a\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR:inst4\|output_a\[1\] " "Info: Detected ripple clock \"IR:inst4\|output_a\[1\]\" as buffer" {  } { { "../指令寄存器IR/IR.vhd" "" { Text "D:/文档/数电实验/指令寄存器IR/IR.vhd" 14 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR:inst4\|output_a\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR:inst4\|output_a\[3\] " "Info: Detected ripple clock \"IR:inst4\|output_a\[3\]\" as buffer" {  } { { "../指令寄存器IR/IR.vhd" "" { Text "D:/文档/数电实验/指令寄存器IR/IR.vhd" 14 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR:inst4\|output_a\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SM:inst8\|SM " "Info: Detected ripple clock \"SM:inst8\|SM\" as buffer" {  } { { "../时钟发生器SM/SM.vhd" "" { Text "D:/文档/数电实验/时钟发生器SM/SM.vhd" 13 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "SM:inst8\|SM" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register IR:inst4\|output_b\[0\] memory lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|ram_block1a4~porta_datain_reg1 30.98 MHz 32.276 ns Internal " "Info: Clock \"clock\" has Internal fmax of 30.98 MHz between source register \"IR:inst4\|output_b\[0\]\" and destination memory \"lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|ram_block1a4~porta_datain_reg1\" (period= 32.276 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.871 ns + Longest register memory " "Info: + Longest register to memory delay is 15.871 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IR:inst4\|output_b\[0\] 1 REG LC_X22_Y4_N4 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X22_Y4_N4; Fanout = 18; REG Node = 'IR:inst4\|output_b\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR:inst4|output_b[0] } "NODE_NAME" } } { "../指令寄存器IR/IR.vhd" "" { Text "D:/文档/数电实验/指令寄存器IR/IR.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.407 ns) + CELL(0.114 ns) 2.521 ns SRG_group:inst9\|S\[3\]~22 2 COMB LC_X22_Y6_N9 2 " "Info: 2: + IC(2.407 ns) + CELL(0.114 ns) = 2.521 ns; Loc. = LC_X22_Y6_N9; Fanout = 2; COMB Node = 'SRG_group:inst9\|S\[3\]~22'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.521 ns" { IR:inst4|output_b[0] SRG_group:inst9|S[3]~22 } "NODE_NAME" } } { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.390 ns) + CELL(0.114 ns) 5.025 ns SRG_group:inst9\|S\[3\]~23 3 COMB LC_X21_Y5_N7 11 " "Info: 3: + IC(2.390 ns) + CELL(0.114 ns) = 5.025 ns; Loc. = LC_X21_Y5_N7; Fanout = 11; COMB Node = 'SRG_group:inst9\|S\[3\]~23'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.504 ns" { SRG_group:inst9|S[3]~22 SRG_group:inst9|S[3]~23 } "NODE_NAME" } } { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.576 ns) + CELL(0.432 ns) 7.033 ns ALU:inst\|lpm_add_sub:Add0~5COUT1_30 4 COMB LC_X23_Y6_N3 2 " "Info: 4: + IC(1.576 ns) + CELL(0.432 ns) = 7.033 ns; Loc. = LC_X23_Y6_N3; Fanout = 2; COMB Node = 'ALU:inst\|lpm_add_sub:Add0~5COUT1_30'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.008 ns" { SRG_group:inst9|S[3]~23 ALU:inst|lpm_add_sub:Add0~5COUT1_30 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.608 ns) 7.641 ns ALU:inst\|lpm_add_sub:Add0~0 5 COMB LC_X23_Y6_N4 1 " "Info: 5: + IC(0.000 ns) + CELL(0.608 ns) = 7.641 ns; Loc. = LC_X23_Y6_N4; Fanout = 1; COMB Node = 'ALU:inst\|lpm_add_sub:Add0~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.608 ns" { ALU:inst|lpm_add_sub:Add0~5COUT1_30 ALU:inst|lpm_add_sub:Add0~0 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.338 ns) + CELL(0.292 ns) 9.271 ns ALU:inst\|T\[4\]~58 6 COMB LC_X22_Y3_N6 1 " "Info: 6: + IC(1.338 ns) + CELL(0.292 ns) = 9.271 ns; Loc. = LC_X22_Y3_N6; Fanout = 1; COMB Node = 'ALU:inst\|T\[4\]~58'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.630 ns" { ALU:inst|lpm_add_sub:Add0~0 ALU:inst|T[4]~58 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.425 ns) + CELL(0.114 ns) 9.810 ns ALU:inst\|T\[4\]~59 7 COMB LC_X22_Y3_N0 1 " "Info: 7: + IC(0.425 ns) + CELL(0.114 ns) = 9.810 ns; Loc. = LC_X22_Y3_N0; Fanout = 1; COMB Node = 'ALU:inst\|T\[4\]~59'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.539 ns" { ALU:inst|T[4]~58 ALU:inst|T[4]~59 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 10.106 ns ALU:inst\|T\[4\]~62 8 COMB LC_X22_Y3_N1 3 " "Info: 8: + IC(0.182 ns) + CELL(0.114 ns) = 10.106 ns; Loc. = LC_X22_Y3_N1; Fanout = 3; COMB Node = 'ALU:inst\|T\[4\]~62'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { ALU:inst|T[4]~59 ALU:inst|T[4]~62 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.423 ns) + CELL(0.114 ns) 10.643 ns shift:inst7\|W\[5\]~31 9 COMB LC_X22_Y3_N8 1 " "Info: 9: + IC(0.423 ns) + CELL(0.114 ns) = 10.643 ns; Loc. = LC_X22_Y3_N8; Fanout = 1; COMB Node = 'shift:inst7\|W\[5\]~31'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { ALU:inst|T[4]~62 shift:inst7|W[5]~31 } "NODE_NAME" } } { "../移位逻辑/shift.vhd" "" { Text "D:/文档/数电实验/移位逻辑/shift.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.237 ns) + CELL(0.442 ns) 12.322 ns inst17\[5\]~4 10 COMB LC_X23_Y4_N6 2 " "Info: 10: + IC(1.237 ns) + CELL(0.442 ns) = 12.322 ns; Loc. = LC_X23_Y4_N6; Fanout = 2; COMB Node = 'inst17\[5\]~4'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.679 ns" { shift:inst7|W[5]~31 inst17[5]~4 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -256 904 952 -224 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.423 ns) + CELL(0.114 ns) 12.859 ns inst17\[5\]~5 11 COMB LC_X23_Y4_N8 6 " "Info: 11: + IC(0.423 ns) + CELL(0.114 ns) = 12.859 ns; Loc. = LC_X23_Y4_N8; Fanout = 6; COMB Node = 'inst17\[5\]~5'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.537 ns" { inst17[5]~4 inst17[5]~5 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -256 904 952 -224 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.656 ns) + CELL(0.356 ns) 15.871 ns lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|ram_block1a4~porta_datain_reg1 12 MEM M4K_X13_Y6 1 " "Info: 12: + IC(2.656 ns) + CELL(0.356 ns) = 15.871 ns; Loc. = M4K_X13_Y6; Fanout = 1; MEM Node = 'lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|ram_block1a4~porta_datain_reg1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.012 ns" { inst17[5]~5 lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a4~porta_datain_reg1 } "NODE_NAME" } } { "db/altsyncram_c591.tdf" "" { Text "D:/文档/数电实验/CPU/db/altsyncram_c591.tdf" 120 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.814 ns ( 17.73 % ) " "Info: Total cell delay = 2.814 ns ( 17.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.057 ns ( 82.27 % ) " "Info: Total interconnect delay = 13.057 ns ( 82.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "15.871 ns" { IR:inst4|output_b[0] SRG_group:inst9|S[3]~22 SRG_group:inst9|S[3]~23 ALU:inst|lpm_add_sub:Add0~5COUT1_30 ALU:inst|lpm_add_sub:Add0~0 ALU:inst|T[4]~58 ALU:inst|T[4]~59 ALU:inst|T[4]~62 shift:inst7|W[5]~31 inst17[5]~4 inst17[5]~5 lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a4~porta_datain_reg1 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "15.871 ns" { IR:inst4|output_b[0] {} SRG_group:inst9|S[3]~22 {} SRG_group:inst9|S[3]~23 {} ALU:inst|lpm_add_sub:Add0~5COUT1_30 {} ALU:inst|lpm_add_sub:Add0~0 {} ALU:inst|T[4]~58 {} ALU:inst|T[4]~59 {} ALU:inst|T[4]~62 {} shift:inst7|W[5]~31 {} inst17[5]~4 {} inst17[5]~5 {} lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a4~porta_datain_reg1 {} } { 0.000ns 2.407ns 2.390ns 1.576ns 0.000ns 1.338ns 0.425ns 0.182ns 0.423ns 1.237ns 0.423ns 2.656ns } { 0.000ns 0.114ns 0.114ns 0.432ns 0.608ns 0.292ns 0.114ns 0.114ns 0.114ns 0.442ns 0.114ns 0.356ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.050 ns - Smallest " "Info: - Smallest clock skew is 0.050 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.793 ns + Shortest memory " "Info: + Shortest clock path from clock \"clock\" to destination memory is 2.793 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clock 1 CLK PIN_10 68 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 68; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -1048 -96 72 -1032 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.722 ns) 2.793 ns lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|ram_block1a4~porta_datain_reg1 2 MEM M4K_X13_Y6 1 " "Info: 2: + IC(0.602 ns) + CELL(0.722 ns) = 2.793 ns; Loc. = M4K_X13_Y6; Fanout = 1; MEM Node = 'lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|ram_block1a4~porta_datain_reg1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { clock lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a4~porta_datain_reg1 } "NODE_NAME" } } { "db/altsyncram_c591.tdf" "" { Text "D:/文档/数电实验/CPU/db/altsyncram_c591.tdf" 120 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.191 ns ( 78.45 % ) " "Info: Total cell delay = 2.191 ns ( 78.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.55 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { clock lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a4~porta_datain_reg1 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.793 ns" { clock {} clock~out0 {} lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a4~porta_datain_reg1 {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.722ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.743 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.743 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clock 1 CLK PIN_10 68 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 68; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -1048 -96 72 -1032 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.711 ns) 2.743 ns IR:inst4\|output_b\[0\] 2 REG LC_X22_Y4_N4 18 " "Info: 2: + IC(0.563 ns) + CELL(0.711 ns) = 2.743 ns; Loc. = LC_X22_Y4_N4; Fanout = 18; REG Node = 'IR:inst4\|output_b\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { clock IR:inst4|output_b[0] } "NODE_NAME" } } { "../指令寄存器IR/IR.vhd" "" { Text "D:/文档/数电实验/指令寄存器IR/IR.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 79.48 % ) " "Info: Total cell delay = 2.180 ns ( 79.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.563 ns ( 20.52 % ) " "Info: Total interconnect delay = 0.563 ns ( 20.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { clock IR:inst4|output_b[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { clock {} clock~out0 {} IR:inst4|output_b[0] {} } { 0.000ns 0.000ns 0.563ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { clock lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a4~porta_datain_reg1 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.793 ns" { clock {} clock~out0 {} lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a4~porta_datain_reg1 {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.722ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { clock IR:inst4|output_b[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { clock {} clock~out0 {} IR:inst4|output_b[0] {} } { 0.000ns 0.000ns 0.563ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "../指令寄存器IR/IR.vhd" "" { Text "D:/文档/数电实验/指令寄存器IR/IR.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.093 ns + " "Info: + Micro setup delay of destination is 0.093 ns" {  } { { "db/altsyncram_c591.tdf" "" { Text "D:/文档/数电实验/CPU/db/altsyncram_c591.tdf" 120 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../指令寄存器IR/IR.vhd" "" { Text "D:/文档/数电实验/指令寄存器IR/IR.vhd" 14 -1 0 } } { "db/altsyncram_c591.tdf" "" { Text "D:/文档/数电实验/CPU/db/altsyncram_c591.tdf" 120 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "15.871 ns" { IR:inst4|output_b[0] SRG_group:inst9|S[3]~22 SRG_group:inst9|S[3]~23 ALU:inst|lpm_add_sub:Add0~5COUT1_30 ALU:inst|lpm_add_sub:Add0~0 ALU:inst|T[4]~58 ALU:inst|T[4]~59 ALU:inst|T[4]~62 shift:inst7|W[5]~31 inst17[5]~4 inst17[5]~5 lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a4~porta_datain_reg1 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "15.871 ns" { IR:inst4|output_b[0] {} SRG_group:inst9|S[3]~22 {} SRG_group:inst9|S[3]~23 {} ALU:inst|lpm_add_sub:Add0~5COUT1_30 {} ALU:inst|lpm_add_sub:Add0~0 {} ALU:inst|T[4]~58 {} ALU:inst|T[4]~59 {} ALU:inst|T[4]~62 {} shift:inst7|W[5]~31 {} inst17[5]~4 {} inst17[5]~5 {} lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a4~porta_datain_reg1 {} } { 0.000ns 2.407ns 2.390ns 1.576ns 0.000ns 1.338ns 0.425ns 0.182ns 0.423ns 1.237ns 0.423ns 2.656ns } { 0.000ns 0.114ns 0.114ns 0.432ns 0.608ns 0.292ns 0.114ns 0.114ns 0.114ns 0.442ns 0.114ns 0.356ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { clock lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a4~porta_datain_reg1 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.793 ns" { clock {} clock~out0 {} lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a4~porta_datain_reg1 {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.722ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { clock IR:inst4|output_b[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { clock {} clock~out0 {} IR:inst4|output_b[0] {} } { 0.000ns 0.000ns 0.563ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 200 " "Warning: Circuit may not operate. Detected 200 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "SRG_group:inst9\|c\[3\] ALU:inst\|temp\[3\] clock 5.753 ns " "Info: Found hold time violation between source  pin or register \"SRG_group:inst9\|c\[3\]\" and destination pin or register \"ALU:inst\|temp\[3\]\" for clock \"clock\" (Hold time is 5.753 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "9.048 ns + Largest " "Info: + Largest clock skew is 9.048 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 11.791 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 11.791 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clock 1 CLK PIN_10 68 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 68; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -1048 -96 72 -1032 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.935 ns) 2.967 ns IR:inst4\|output_a\[3\] 2 REG LC_X22_Y4_N6 16 " "Info: 2: + IC(0.563 ns) + CELL(0.935 ns) = 2.967 ns; Loc. = LC_X22_Y4_N6; Fanout = 16; REG Node = 'IR:inst4\|output_a\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clock IR:inst4|output_a[3] } "NODE_NAME" } } { "../指令寄存器IR/IR.vhd" "" { Text "D:/文档/数电实验/指令寄存器IR/IR.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.717 ns) + CELL(0.442 ns) 5.126 ns command_decoder:inst20\|Mux12~5 3 COMB LC_X20_Y2_N2 3 " "Info: 3: + IC(1.717 ns) + CELL(0.442 ns) = 5.126 ns; Loc. = LC_X20_Y2_N2; Fanout = 3; COMB Node = 'command_decoder:inst20\|Mux12~5'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.159 ns" { IR:inst4|output_a[3] command_decoder:inst20|Mux12~5 } "NODE_NAME" } } { "../指令译码器/command_decoder.vhd" "" { Text "D:/文档/数电实验/指令译码器/command_decoder.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.126 ns) + CELL(0.114 ns) 6.366 ns ALU:inst\|Zf~4 4 COMB LC_X20_Y2_N4 11 " "Info: 4: + IC(1.126 ns) + CELL(0.114 ns) = 6.366 ns; Loc. = LC_X20_Y2_N4; Fanout = 11; COMB Node = 'ALU:inst\|Zf~4'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.240 ns" { command_decoder:inst20|Mux12~5 ALU:inst|Zf~4 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.311 ns) + CELL(0.114 ns) 11.791 ns ALU:inst\|temp\[3\] 5 REG LC_X21_Y7_N9 1 " "Info: 5: + IC(5.311 ns) + CELL(0.114 ns) = 11.791 ns; Loc. = LC_X21_Y7_N9; Fanout = 1; REG Node = 'ALU:inst\|temp\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.425 ns" { ALU:inst|Zf~4 ALU:inst|temp[3] } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.074 ns ( 26.07 % ) " "Info: Total cell delay = 3.074 ns ( 26.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.717 ns ( 73.93 % ) " "Info: Total interconnect delay = 8.717 ns ( 73.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "11.791 ns" { clock IR:inst4|output_a[3] command_decoder:inst20|Mux12~5 ALU:inst|Zf~4 ALU:inst|temp[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "11.791 ns" { clock {} clock~out0 {} IR:inst4|output_a[3] {} command_decoder:inst20|Mux12~5 {} ALU:inst|Zf~4 {} ALU:inst|temp[3] {} } { 0.000ns 0.000ns 0.563ns 1.717ns 1.126ns 5.311ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.114ns 0.114ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.743 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 2.743 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clock 1 CLK PIN_10 68 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 68; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -1048 -96 72 -1032 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.711 ns) 2.743 ns SRG_group:inst9\|c\[3\] 2 REG LC_X21_Y5_N7 4 " "Info: 2: + IC(0.563 ns) + CELL(0.711 ns) = 2.743 ns; Loc. = LC_X21_Y5_N7; Fanout = 4; REG Node = 'SRG_group:inst9\|c\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { clock SRG_group:inst9|c[3] } "NODE_NAME" } } { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 79.48 % ) " "Info: Total cell delay = 2.180 ns ( 79.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.563 ns ( 20.52 % ) " "Info: Total interconnect delay = 0.563 ns ( 20.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { clock SRG_group:inst9|c[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { clock {} clock~out0 {} SRG_group:inst9|c[3] {} } { 0.000ns 0.000ns 0.563ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "11.791 ns" { clock IR:inst4|output_a[3] command_decoder:inst20|Mux12~5 ALU:inst|Zf~4 ALU:inst|temp[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "11.791 ns" { clock {} clock~out0 {} IR:inst4|output_a[3] {} command_decoder:inst20|Mux12~5 {} ALU:inst|Zf~4 {} ALU:inst|temp[3] {} } { 0.000ns 0.000ns 0.563ns 1.717ns 1.126ns 5.311ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.114ns 0.114ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { clock SRG_group:inst9|c[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { clock {} clock~out0 {} SRG_group:inst9|c[3] {} } { 0.000ns 0.000ns 0.563ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns - " "Info: - Micro clock to output delay of source is 0.224 ns" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.071 ns - Shortest register register " "Info: - Shortest register to register delay is 3.071 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SRG_group:inst9\|c\[3\] 1 REG LC_X21_Y5_N7 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X21_Y5_N7; Fanout = 4; REG Node = 'SRG_group:inst9\|c\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRG_group:inst9|c[3] } "NODE_NAME" } } { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.378 ns) 0.378 ns SRG_group:inst9\|S\[3\]~23 2 COMB LC_X21_Y5_N7 11 " "Info: 2: + IC(0.000 ns) + CELL(0.378 ns) = 0.378 ns; Loc. = LC_X21_Y5_N7; Fanout = 11; COMB Node = 'SRG_group:inst9\|S\[3\]~23'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.378 ns" { SRG_group:inst9|c[3] SRG_group:inst9|S[3]~23 } "NODE_NAME" } } { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.264 ns) + CELL(0.590 ns) 2.232 ns ALU:inst\|lpm_add_sub:Add0\|alt_stratix_add_sub:stratix_adder\|add_sub_cell\[3\] 3 COMB LC_X21_Y7_N3 1 " "Info: 3: + IC(1.264 ns) + CELL(0.590 ns) = 2.232 ns; Loc. = LC_X21_Y7_N3; Fanout = 1; COMB Node = 'ALU:inst\|lpm_add_sub:Add0\|alt_stratix_add_sub:stratix_adder\|add_sub_cell\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.854 ns" { SRG_group:inst9|S[3]~23 ALU:inst|lpm_add_sub:Add0|alt_stratix_add_sub:stratix_adder|add_sub_cell[3] } "NODE_NAME" } } { "alt_stratix_add_sub.tdf" "" { Text "d:/quartus/libraries/megafunctions/alt_stratix_add_sub.tdf" 119 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.442 ns) 3.071 ns ALU:inst\|temp\[3\] 4 REG LC_X21_Y7_N9 1 " "Info: 4: + IC(0.397 ns) + CELL(0.442 ns) = 3.071 ns; Loc. = LC_X21_Y7_N9; Fanout = 1; REG Node = 'ALU:inst\|temp\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.839 ns" { ALU:inst|lpm_add_sub:Add0|alt_stratix_add_sub:stratix_adder|add_sub_cell[3] ALU:inst|temp[3] } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.410 ns ( 45.91 % ) " "Info: Total cell delay = 1.410 ns ( 45.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.661 ns ( 54.09 % ) " "Info: Total interconnect delay = 1.661 ns ( 54.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.071 ns" { SRG_group:inst9|c[3] SRG_group:inst9|S[3]~23 ALU:inst|lpm_add_sub:Add0|alt_stratix_add_sub:stratix_adder|add_sub_cell[3] ALU:inst|temp[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.071 ns" { SRG_group:inst9|c[3] {} SRG_group:inst9|S[3]~23 {} ALU:inst|lpm_add_sub:Add0|alt_stratix_add_sub:stratix_adder|add_sub_cell[3] {} ALU:inst|temp[3] {} } { 0.000ns 0.000ns 1.264ns 0.397ns } { 0.000ns 0.378ns 0.590ns 0.442ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "11.791 ns" { clock IR:inst4|output_a[3] command_decoder:inst20|Mux12~5 ALU:inst|Zf~4 ALU:inst|temp[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "11.791 ns" { clock {} clock~out0 {} IR:inst4|output_a[3] {} command_decoder:inst20|Mux12~5 {} ALU:inst|Zf~4 {} ALU:inst|temp[3] {} } { 0.000ns 0.000ns 0.563ns 1.717ns 1.126ns 5.311ns } { 0.000ns 1.469ns 0.935ns 0.442ns 0.114ns 0.114ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { clock SRG_group:inst9|c[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { clock {} clock~out0 {} SRG_group:inst9|c[3] {} } { 0.000ns 0.000ns 0.563ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.071 ns" { SRG_group:inst9|c[3] SRG_group:inst9|S[3]~23 ALU:inst|lpm_add_sub:Add0|alt_stratix_add_sub:stratix_adder|add_sub_cell[3] ALU:inst|temp[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "3.071 ns" { SRG_group:inst9|c[3] {} SRG_group:inst9|S[3]~23 {} ALU:inst|lpm_add_sub:Add0|alt_stratix_add_sub:stratix_adder|add_sub_cell[3] {} ALU:inst|temp[3] {} } { 0.000ns 0.000ns 1.264ns 0.397ns } { 0.000ns 0.378ns 0.590ns 0.442ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|ram_block1a4~porta_datain_reg5 IN\[1\] clock 11.790 ns memory " "Info: tsu for memory \"lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|ram_block1a4~porta_datain_reg5\" (data pin = \"IN\[1\]\", clock pin = \"clock\") is 11.790 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.490 ns + Longest pin memory " "Info: + Longest pin to memory delay is 14.490 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns IN\[1\] 1 PIN PIN_56 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_56; Fanout = 1; PIN Node = 'IN\[1\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[1] } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -248 680 848 -232 "IN\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.176 ns) + CELL(0.590 ns) 8.235 ns inst17\[1\]~15 2 COMB LC_X22_Y7_N7 1 " "Info: 2: + IC(6.176 ns) + CELL(0.590 ns) = 8.235 ns; Loc. = LC_X22_Y7_N7; Fanout = 1; COMB Node = 'inst17\[1\]~15'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.766 ns" { IN[1] inst17[1]~15 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -256 904 952 -224 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.568 ns) + CELL(0.114 ns) 9.917 ns inst17\[1\]~16 3 COMB LC_X24_Y6_N6 2 " "Info: 3: + IC(1.568 ns) + CELL(0.114 ns) = 9.917 ns; Loc. = LC_X24_Y6_N6; Fanout = 2; COMB Node = 'inst17\[1\]~16'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.682 ns" { inst17[1]~15 inst17[1]~16 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -256 904 952 -224 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.121 ns) + CELL(0.114 ns) 11.152 ns inst17\[1\]~17 4 COMB LC_X22_Y6_N7 6 " "Info: 4: + IC(1.121 ns) + CELL(0.114 ns) = 11.152 ns; Loc. = LC_X22_Y6_N7; Fanout = 6; COMB Node = 'inst17\[1\]~17'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.235 ns" { inst17[1]~16 inst17[1]~17 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -256 904 952 -224 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.982 ns) + CELL(0.356 ns) 14.490 ns lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|ram_block1a4~porta_datain_reg5 5 MEM M4K_X13_Y6 1 " "Info: 5: + IC(2.982 ns) + CELL(0.356 ns) = 14.490 ns; Loc. = M4K_X13_Y6; Fanout = 1; MEM Node = 'lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|ram_block1a4~porta_datain_reg5'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "3.338 ns" { inst17[1]~17 lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a4~porta_datain_reg5 } "NODE_NAME" } } { "db/altsyncram_c591.tdf" "" { Text "D:/文档/数电实验/CPU/db/altsyncram_c591.tdf" 120 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.643 ns ( 18.24 % ) " "Info: Total cell delay = 2.643 ns ( 18.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.847 ns ( 81.76 % ) " "Info: Total interconnect delay = 11.847 ns ( 81.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "14.490 ns" { IN[1] inst17[1]~15 inst17[1]~16 inst17[1]~17 lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a4~porta_datain_reg5 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "14.490 ns" { IN[1] {} IN[1]~out0 {} inst17[1]~15 {} inst17[1]~16 {} inst17[1]~17 {} lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a4~porta_datain_reg5 {} } { 0.000ns 0.000ns 6.176ns 1.568ns 1.121ns 2.982ns } { 0.000ns 1.469ns 0.590ns 0.114ns 0.114ns 0.356ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.093 ns + " "Info: + Micro setup delay of destination is 0.093 ns" {  } { { "db/altsyncram_c591.tdf" "" { Text "D:/文档/数电实验/CPU/db/altsyncram_c591.tdf" 120 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.793 ns - Shortest memory " "Info: - Shortest clock path from clock \"clock\" to destination memory is 2.793 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clock 1 CLK PIN_10 68 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 68; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -1048 -96 72 -1032 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.722 ns) 2.793 ns lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|ram_block1a4~porta_datain_reg5 2 MEM M4K_X13_Y6 1 " "Info: 2: + IC(0.602 ns) + CELL(0.722 ns) = 2.793 ns; Loc. = M4K_X13_Y6; Fanout = 1; MEM Node = 'lpm_ram_io:inst13\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|ram_block1a4~porta_datain_reg5'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { clock lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a4~porta_datain_reg5 } "NODE_NAME" } } { "db/altsyncram_c591.tdf" "" { Text "D:/文档/数电实验/CPU/db/altsyncram_c591.tdf" 120 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.191 ns ( 78.45 % ) " "Info: Total cell delay = 2.191 ns ( 78.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.55 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { clock lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a4~porta_datain_reg5 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.793 ns" { clock {} clock~out0 {} lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a4~porta_datain_reg5 {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.722ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "14.490 ns" { IN[1] inst17[1]~15 inst17[1]~16 inst17[1]~17 lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a4~porta_datain_reg5 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "14.490 ns" { IN[1] {} IN[1]~out0 {} inst17[1]~15 {} inst17[1]~16 {} inst17[1]~17 {} lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a4~porta_datain_reg5 {} } { 0.000ns 0.000ns 6.176ns 1.568ns 1.121ns 2.982ns } { 0.000ns 1.469ns 0.590ns 0.114ns 0.114ns 0.356ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.793 ns" { clock lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a4~porta_datain_reg5 } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.793 ns" { clock {} clock~out0 {} lpm_ram_io:inst13|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a4~porta_datain_reg5 {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.722ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock LED\[6\] IR:inst4\|output_b\[0\] 21.190 ns register " "Info: tco from clock \"clock\" to destination pin \"LED\[6\]\" through register \"IR:inst4\|output_b\[0\]\" is 21.190 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.743 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.743 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clock 1 CLK PIN_10 68 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 68; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -1048 -96 72 -1032 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.711 ns) 2.743 ns IR:inst4\|output_b\[0\] 2 REG LC_X22_Y4_N4 18 " "Info: 2: + IC(0.563 ns) + CELL(0.711 ns) = 2.743 ns; Loc. = LC_X22_Y4_N4; Fanout = 18; REG Node = 'IR:inst4\|output_b\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { clock IR:inst4|output_b[0] } "NODE_NAME" } } { "../指令寄存器IR/IR.vhd" "" { Text "D:/文档/数电实验/指令寄存器IR/IR.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 79.48 % ) " "Info: Total cell delay = 2.180 ns ( 79.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.563 ns ( 20.52 % ) " "Info: Total interconnect delay = 0.563 ns ( 20.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { clock IR:inst4|output_b[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { clock {} clock~out0 {} IR:inst4|output_b[0] {} } { 0.000ns 0.000ns 0.563ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "../指令寄存器IR/IR.vhd" "" { Text "D:/文档/数电实验/指令寄存器IR/IR.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.223 ns + Longest register pin " "Info: + Longest register to pin delay is 18.223 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IR:inst4\|output_b\[0\] 1 REG LC_X22_Y4_N4 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X22_Y4_N4; Fanout = 18; REG Node = 'IR:inst4\|output_b\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { IR:inst4|output_b[0] } "NODE_NAME" } } { "../指令寄存器IR/IR.vhd" "" { Text "D:/文档/数电实验/指令寄存器IR/IR.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.407 ns) + CELL(0.114 ns) 2.521 ns SRG_group:inst9\|S\[3\]~22 2 COMB LC_X22_Y6_N9 2 " "Info: 2: + IC(2.407 ns) + CELL(0.114 ns) = 2.521 ns; Loc. = LC_X22_Y6_N9; Fanout = 2; COMB Node = 'SRG_group:inst9\|S\[3\]~22'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.521 ns" { IR:inst4|output_b[0] SRG_group:inst9|S[3]~22 } "NODE_NAME" } } { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.390 ns) + CELL(0.114 ns) 5.025 ns SRG_group:inst9\|S\[3\]~23 3 COMB LC_X21_Y5_N7 11 " "Info: 3: + IC(2.390 ns) + CELL(0.114 ns) = 5.025 ns; Loc. = LC_X21_Y5_N7; Fanout = 11; COMB Node = 'SRG_group:inst9\|S\[3\]~23'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.504 ns" { SRG_group:inst9|S[3]~22 SRG_group:inst9|S[3]~23 } "NODE_NAME" } } { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.576 ns) + CELL(0.423 ns) 7.024 ns ALU:inst\|lpm_add_sub:Add0~5 4 COMB LC_X23_Y6_N3 2 " "Info: 4: + IC(1.576 ns) + CELL(0.423 ns) = 7.024 ns; Loc. = LC_X23_Y6_N3; Fanout = 2; COMB Node = 'ALU:inst\|lpm_add_sub:Add0~5'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.999 ns" { SRG_group:inst9|S[3]~23 ALU:inst|lpm_add_sub:Add0~5 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 7.202 ns ALU:inst\|lpm_add_sub:Add0~1 5 COMB LC_X23_Y6_N4 3 " "Info: 5: + IC(0.000 ns) + CELL(0.178 ns) = 7.202 ns; Loc. = LC_X23_Y6_N4; Fanout = 3; COMB Node = 'ALU:inst\|lpm_add_sub:Add0~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.178 ns" { ALU:inst|lpm_add_sub:Add0~5 ALU:inst|lpm_add_sub:Add0~1 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 7.823 ns ALU:inst\|lpm_add_sub:Add0~2 6 COMB LC_X23_Y6_N5 1 " "Info: 6: + IC(0.000 ns) + CELL(0.621 ns) = 7.823 ns; Loc. = LC_X23_Y6_N5; Fanout = 1; COMB Node = 'ALU:inst\|lpm_add_sub:Add0~2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.621 ns" { ALU:inst|lpm_add_sub:Add0~1 ALU:inst|lpm_add_sub:Add0~2 } "NODE_NAME" } } { "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.249 ns) + CELL(0.114 ns) 9.186 ns ALU:inst\|T\[5\]~64 7 COMB LC_X23_Y4_N1 1 " "Info: 7: + IC(1.249 ns) + CELL(0.114 ns) = 9.186 ns; Loc. = LC_X23_Y4_N1; Fanout = 1; COMB Node = 'ALU:inst\|T\[5\]~64'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { ALU:inst|lpm_add_sub:Add0~2 ALU:inst|T[5]~64 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 9.482 ns ALU:inst\|T\[5\]~65 8 COMB LC_X23_Y4_N2 1 " "Info: 8: + IC(0.182 ns) + CELL(0.114 ns) = 9.482 ns; Loc. = LC_X23_Y4_N2; Fanout = 1; COMB Node = 'ALU:inst\|T\[5\]~65'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { ALU:inst|T[5]~64 ALU:inst|T[5]~65 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 9.778 ns ALU:inst\|T\[5\]~66 9 COMB LC_X23_Y4_N3 3 " "Info: 9: + IC(0.182 ns) + CELL(0.114 ns) = 9.778 ns; Loc. = LC_X23_Y4_N3; Fanout = 3; COMB Node = 'ALU:inst\|T\[5\]~66'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { ALU:inst|T[5]~65 ALU:inst|T[5]~66 } "NODE_NAME" } } { "ALU.vhd" "" { Text "D:/文档/数电实验/CPU/ALU.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.252 ns) + CELL(0.114 ns) 11.144 ns shift:inst7\|W\[6\]~33 10 COMB LC_X22_Y3_N9 1 " "Info: 10: + IC(1.252 ns) + CELL(0.114 ns) = 11.144 ns; Loc. = LC_X22_Y3_N9; Fanout = 1; COMB Node = 'shift:inst7\|W\[6\]~33'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.366 ns" { ALU:inst|T[5]~66 shift:inst7|W[6]~33 } "NODE_NAME" } } { "../移位逻辑/shift.vhd" "" { Text "D:/文档/数电实验/移位逻辑/shift.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.252 ns) + CELL(0.114 ns) 12.510 ns inst17\[6\]~7 11 COMB LC_X22_Y4_N8 2 " "Info: 11: + IC(1.252 ns) + CELL(0.114 ns) = 12.510 ns; Loc. = LC_X22_Y4_N8; Fanout = 2; COMB Node = 'inst17\[6\]~7'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.366 ns" { shift:inst7|W[6]~33 inst17[6]~7 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -256 904 952 -224 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.589 ns) + CELL(2.124 ns) 18.223 ns LED\[6\] 12 PIN PIN_23 0 " "Info: 12: + IC(3.589 ns) + CELL(2.124 ns) = 18.223 ns; Loc. = PIN_23; Fanout = 0; PIN Node = 'LED\[6\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.713 ns" { inst17[6]~7 LED[6] } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -896 1312 1488 -880 "LED\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.144 ns ( 22.74 % ) " "Info: Total cell delay = 4.144 ns ( 22.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.079 ns ( 77.26 % ) " "Info: Total interconnect delay = 14.079 ns ( 77.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "18.223 ns" { IR:inst4|output_b[0] SRG_group:inst9|S[3]~22 SRG_group:inst9|S[3]~23 ALU:inst|lpm_add_sub:Add0~5 ALU:inst|lpm_add_sub:Add0~1 ALU:inst|lpm_add_sub:Add0~2 ALU:inst|T[5]~64 ALU:inst|T[5]~65 ALU:inst|T[5]~66 shift:inst7|W[6]~33 inst17[6]~7 LED[6] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "18.223 ns" { IR:inst4|output_b[0] {} SRG_group:inst9|S[3]~22 {} SRG_group:inst9|S[3]~23 {} ALU:inst|lpm_add_sub:Add0~5 {} ALU:inst|lpm_add_sub:Add0~1 {} ALU:inst|lpm_add_sub:Add0~2 {} ALU:inst|T[5]~64 {} ALU:inst|T[5]~65 {} ALU:inst|T[5]~66 {} shift:inst7|W[6]~33 {} inst17[6]~7 {} LED[6] {} } { 0.000ns 2.407ns 2.390ns 1.576ns 0.000ns 0.000ns 1.249ns 0.182ns 0.182ns 1.252ns 1.252ns 3.589ns } { 0.000ns 0.114ns 0.114ns 0.423ns 0.178ns 0.621ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.743 ns" { clock IR:inst4|output_b[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.743 ns" { clock {} clock~out0 {} IR:inst4|output_b[0] {} } { 0.000ns 0.000ns 0.563ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "18.223 ns" { IR:inst4|output_b[0] SRG_group:inst9|S[3]~22 SRG_group:inst9|S[3]~23 ALU:inst|lpm_add_sub:Add0~5 ALU:inst|lpm_add_sub:Add0~1 ALU:inst|lpm_add_sub:Add0~2 ALU:inst|T[5]~64 ALU:inst|T[5]~65 ALU:inst|T[5]~66 shift:inst7|W[6]~33 inst17[6]~7 LED[6] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "18.223 ns" { IR:inst4|output_b[0] {} SRG_group:inst9|S[3]~22 {} SRG_group:inst9|S[3]~23 {} ALU:inst|lpm_add_sub:Add0~5 {} ALU:inst|lpm_add_sub:Add0~1 {} ALU:inst|lpm_add_sub:Add0~2 {} ALU:inst|T[5]~64 {} ALU:inst|T[5]~65 {} ALU:inst|T[5]~66 {} shift:inst7|W[6]~33 {} inst17[6]~7 {} LED[6] {} } { 0.000ns 2.407ns 2.390ns 1.576ns 0.000ns 0.000ns 1.249ns 0.182ns 0.182ns 1.252ns 1.252ns 3.589ns } { 0.000ns 0.114ns 0.114ns 0.423ns 0.178ns 0.621ns 0.114ns 0.114ns 0.114ns 0.114ns 0.114ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "IN\[6\] LED\[6\] 15.036 ns Longest " "Info: Longest tpd from source pin \"IN\[6\]\" to destination pin \"LED\[6\]\" is 15.036 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns IN\[6\] 1 PIN PIN_70 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_70; Fanout = 1; PIN Node = 'IN\[6\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[6] } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -248 680 848 -232 "IN\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.732 ns) + CELL(0.442 ns) 7.643 ns inst17\[6\]~6 2 COMB LC_X22_Y7_N9 1 " "Info: 2: + IC(5.732 ns) + CELL(0.442 ns) = 7.643 ns; Loc. = LC_X22_Y7_N9; Fanout = 1; COMB Node = 'inst17\[6\]~6'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.174 ns" { IN[6] inst17[6]~6 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -256 904 952 -224 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.238 ns) + CELL(0.442 ns) 9.323 ns inst17\[6\]~7 3 COMB LC_X22_Y4_N8 2 " "Info: 3: + IC(1.238 ns) + CELL(0.442 ns) = 9.323 ns; Loc. = LC_X22_Y4_N8; Fanout = 2; COMB Node = 'inst17\[6\]~7'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.680 ns" { inst17[6]~6 inst17[6]~7 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -256 904 952 -224 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.589 ns) + CELL(2.124 ns) 15.036 ns LED\[6\] 4 PIN PIN_23 0 " "Info: 4: + IC(3.589 ns) + CELL(2.124 ns) = 15.036 ns; Loc. = PIN_23; Fanout = 0; PIN Node = 'LED\[6\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.713 ns" { inst17[6]~7 LED[6] } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -896 1312 1488 -880 "LED\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.477 ns ( 29.78 % ) " "Info: Total cell delay = 4.477 ns ( 29.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.559 ns ( 70.22 % ) " "Info: Total interconnect delay = 10.559 ns ( 70.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "15.036 ns" { IN[6] inst17[6]~6 inst17[6]~7 LED[6] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "15.036 ns" { IN[6] {} IN[6]~out0 {} inst17[6]~6 {} inst17[6]~7 {} LED[6] {} } { 0.000ns 0.000ns 5.732ns 1.238ns 3.589ns } { 0.000ns 1.469ns 0.442ns 0.442ns 2.124ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "SRG_group:inst9\|b\[4\] IN\[4\] clock -6.720 ns register " "Info: th for register \"SRG_group:inst9\|b\[4\]\" (data pin = \"IN\[4\]\", clock pin = \"clock\") is -6.720 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.782 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clock 1 CLK PIN_10 68 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_10; Fanout = 68; CLK Node = 'clock'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -1048 -96 72 -1032 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.711 ns) 2.782 ns SRG_group:inst9\|b\[4\] 2 REG LC_X22_Y6_N6 3 " "Info: 2: + IC(0.602 ns) + CELL(0.711 ns) = 2.782 ns; Loc. = LC_X22_Y6_N6; Fanout = 3; REG Node = 'SRG_group:inst9\|b\[4\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { clock SRG_group:inst9|b[4] } "NODE_NAME" } } { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 78.36 % ) " "Info: Total cell delay = 2.180 ns ( 78.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.602 ns ( 21.64 % ) " "Info: Total interconnect delay = 0.602 ns ( 21.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { clock SRG_group:inst9|b[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { clock {} clock~out0 {} SRG_group:inst9|b[4] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.517 ns - Shortest pin register " "Info: - Shortest pin to register delay is 9.517 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns IN\[4\] 1 PIN PIN_68 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_68; Fanout = 1; PIN Node = 'IN\[4\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN[4] } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -248 680 848 -232 "IN\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.744 ns) + CELL(0.590 ns) 7.803 ns inst17\[4\]~0 2 COMB LC_X22_Y6_N4 1 " "Info: 2: + IC(5.744 ns) + CELL(0.590 ns) = 7.803 ns; Loc. = LC_X22_Y6_N4; Fanout = 1; COMB Node = 'inst17\[4\]~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "6.334 ns" { IN[4] inst17[4]~0 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -256 904 952 -224 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.412 ns) + CELL(0.442 ns) 8.657 ns inst17\[4\]~1 3 COMB LC_X22_Y6_N1 2 " "Info: 3: + IC(0.412 ns) + CELL(0.442 ns) = 8.657 ns; Loc. = LC_X22_Y6_N1; Fanout = 2; COMB Node = 'inst17\[4\]~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.854 ns" { inst17[4]~0 inst17[4]~1 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -256 904 952 -224 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 8.953 ns inst17\[4\]~2 4 COMB LC_X22_Y6_N2 6 " "Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 8.953 ns; Loc. = LC_X22_Y6_N2; Fanout = 6; COMB Node = 'inst17\[4\]~2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.296 ns" { inst17[4]~1 inst17[4]~2 } "NODE_NAME" } } { "CPU.bdf" "" { Schematic "D:/文档/数电实验/CPU/CPU.bdf" { { -256 904 952 -224 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.449 ns) + CELL(0.115 ns) 9.517 ns SRG_group:inst9\|b\[4\] 5 REG LC_X22_Y6_N6 3 " "Info: 5: + IC(0.449 ns) + CELL(0.115 ns) = 9.517 ns; Loc. = LC_X22_Y6_N6; Fanout = 3; REG Node = 'SRG_group:inst9\|b\[4\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { inst17[4]~2 SRG_group:inst9|b[4] } "NODE_NAME" } } { "../通用寄存器组/SRG_group.vhd" "" { Text "D:/文档/数电实验/通用寄存器组/SRG_group.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.730 ns ( 28.69 % ) " "Info: Total cell delay = 2.730 ns ( 28.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.787 ns ( 71.31 % ) " "Info: Total interconnect delay = 6.787 ns ( 71.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "9.517 ns" { IN[4] inst17[4]~0 inst17[4]~1 inst17[4]~2 SRG_group:inst9|b[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "9.517 ns" { IN[4] {} IN[4]~out0 {} inst17[4]~0 {} inst17[4]~1 {} inst17[4]~2 {} SRG_group:inst9|b[4] {} } { 0.000ns 0.000ns 5.744ns 0.412ns 0.182ns 0.449ns } { 0.000ns 1.469ns 0.590ns 0.442ns 0.114ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.782 ns" { clock SRG_group:inst9|b[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.782 ns" { clock {} clock~out0 {} SRG_group:inst9|b[4] {} } { 0.000ns 0.000ns 0.602ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "9.517 ns" { IN[4] inst17[4]~0 inst17[4]~1 inst17[4]~2 SRG_group:inst9|b[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "9.517 ns" { IN[4] {} IN[4]~out0 {} inst17[4]~0 {} inst17[4]~1 {} inst17[4]~2 {} SRG_group:inst9|b[4] {} } { 0.000ns 0.000ns 5.744ns 0.412ns 0.182ns 0.449ns } { 0.000ns 1.469ns 0.590ns 0.442ns 0.114ns 0.115ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 13 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "188 " "Info: Peak virtual memory: 188 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 02 16:43:03 2021 " "Info: Processing ended: Sat Jan 02 16:43:03 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
