###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID pgmicro02)
#  Generated on:      Sun Mar 19 22:21:49 2023
#  Design:            top
#  Command:           ccopt_design
###############################################################
Path 1: MET (5.088 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST14/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST14/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST14/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.831             -0.104
      Net Latency:+          0.872 (P)          0.181 (P)
          Arrival:=         10.040              5.077
 
Clock Gating Setup:-         0.000
    Required Time:=         10.040
     Launch Clock:-          5.077
        Data Path:-         -0.124
            Slack:=          5.088
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.896  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.231  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.150  -0.014    5.217  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.249  -0.125    5.092  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.040  -0.015    5.077  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST14/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.142  -0.124    4.953  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST14/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST14/g13/B      -      B       R     AND2X4          1  0.033   0.016    4.953  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    9.169  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.160   0.821    9.990  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.309   0.051   10.040  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST14/g13/A  -      A       R     AND2X4         38  0.249   0.096   10.040  
#-------------------------------------------------------------------------------------------------------------------------------
Path 2: MET (5.089 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST23/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST23/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST23/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.831             -0.104
      Net Latency:+          0.871 (P)          0.181 (P)
          Arrival:=         10.039              5.077
 
Clock Gating Setup:-         0.000
    Required Time:=         10.039
     Launch Clock:-          5.077
        Data Path:-         -0.127
            Slack:=          5.089
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.896  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.231  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.150  -0.014    5.217  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.249  -0.125    5.092  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.040  -0.015    5.077  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST23/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.142  -0.127    4.950  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST23/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST23/g13/B      -      B       R     AND2X4          1  0.032   0.016    4.950  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    9.169  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.160   0.821    9.990  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.309   0.050   10.039  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST23/g13/A  -      A       R     AND2X4         38  0.249   0.095   10.039  
#-------------------------------------------------------------------------------------------------------------------------------
Path 3: MET (5.090 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST20/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST20/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST20/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.831             -0.104
      Net Latency:+          0.874 (P)          0.182 (P)
          Arrival:=         10.042              5.078
 
Clock Gating Setup:-         0.000
    Required Time:=         10.042
     Launch Clock:-          5.078
        Data Path:-         -0.125
            Slack:=          5.090
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.896  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.231  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.150  -0.014    5.217  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.249  -0.125    5.092  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.040  -0.014    5.078  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST20/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.142  -0.125    4.953  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST20/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST20/g13/B      -      B       R     AND2X4          1  0.034   0.016    4.953  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    9.169  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.160   0.821    9.990  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.309   0.052   10.042  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST20/g13/A  -      A       R     AND2X4         38  0.249   0.098   10.042  
#-------------------------------------------------------------------------------------------------------------------------------
Path 4: MET (5.090 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST36/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST36/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST36/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.831             -0.104
      Net Latency:+          0.875 (P)          0.182 (P)
          Arrival:=         10.044              5.078
 
Clock Gating Setup:-         0.000
    Required Time:=         10.044
     Launch Clock:-          5.078
        Data Path:-         -0.124
            Slack:=          5.090
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.896  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.231  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.150  -0.014    5.217  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.249  -0.125    5.092  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.040  -0.014    5.078  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST36/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.142  -0.124    4.954  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST36/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST36/g13/B      -      B       R     AND2X2          1  0.034   0.017    4.954  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    9.169  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.160   0.821    9.990  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.309   0.054   10.044  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST36/g13/A  -      A       R     AND2X2         38  0.249   0.099   10.044  
#-------------------------------------------------------------------------------------------------------------------------------
Path 5: MET (5.092 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST39/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST39/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST39/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.831             -0.104
      Net Latency:+          0.870 (P)          0.181 (P)
          Arrival:=         10.039              5.077
 
Clock Gating Setup:-         0.000
    Required Time:=         10.039
     Launch Clock:-          5.077
        Data Path:-         -0.129
            Slack:=          5.092
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.896  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.231  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.150  -0.014    5.217  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.249  -0.125    5.092  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.040  -0.015    5.077  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST39/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.142  -0.129    4.947  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST39/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST39/g13/B      -      B       R     AND2X4          1  0.031   0.015    4.947  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    9.169  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.160   0.821    9.990  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.309   0.049   10.039  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST39/g13/A  -      A       R     AND2X4         38  0.249   0.095   10.039  
#-------------------------------------------------------------------------------------------------------------------------------
Path 6: MET (5.094 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST40/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST40/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST40/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.831             -0.104
      Net Latency:+          0.875 (P)          0.182 (P)
          Arrival:=         10.044              5.078
 
Clock Gating Setup:-         0.000
    Required Time:=         10.044
     Launch Clock:-          5.078
        Data Path:-         -0.128
            Slack:=          5.094
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.896  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.231  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.150  -0.014    5.217  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.249  -0.125    5.092  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.040  -0.014    5.078  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST40/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.142  -0.128    4.950  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST40/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST40/g13/B      -      B       R     AND2X4          1  0.032   0.015    4.950  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    9.169  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.160   0.821    9.990  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.309   0.054   10.044  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST40/g13/A  -      A       R     AND2X4         38  0.249   0.100   10.044  
#-------------------------------------------------------------------------------------------------------------------------------
Path 7: MET (5.095 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST13/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST13/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST13/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.831             -0.104
      Net Latency:+          0.875 (P)          0.182 (P)
          Arrival:=         10.044              5.078
 
Clock Gating Setup:-         0.000
    Required Time:=         10.044
     Launch Clock:-          5.078
        Data Path:-         -0.129
            Slack:=          5.095
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.896  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.231  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.150  -0.014    5.217  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.249  -0.125    5.092  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.040  -0.014    5.078  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST13/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.142  -0.129    4.949  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST13/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST13/g13/B      -      B       R     AND2X4          1  0.033   0.015    4.949  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    9.169  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.160   0.821    9.990  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.309   0.054   10.044  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST13/g13/A  -      A       R     AND2X4         38  0.249   0.099   10.044  
#-------------------------------------------------------------------------------------------------------------------------------
Path 8: MET (5.096 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST34/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST34/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST34/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.831             -0.104
      Net Latency:+          0.878 (P)          0.182 (P)
          Arrival:=         10.047              5.078
 
Clock Gating Setup:-         0.000
    Required Time:=         10.047
     Launch Clock:-          5.078
        Data Path:-         -0.128
            Slack:=          5.096
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.896  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.231  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.150  -0.014    5.217  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.249  -0.125    5.092  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.040  -0.014    5.078  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST34/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.142  -0.128    4.950  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST34/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST34/g13/B      -      B       R     AND2X4          1  0.031   0.015    4.950  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    9.169  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.160   0.821    9.990  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.309   0.057   10.047  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST34/g13/A  -      A       R     AND2X4         38  0.249   0.102   10.047  
#-------------------------------------------------------------------------------------------------------------------------------
Path 9: MET (5.096 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST22/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST22/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST22/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.831             -0.104
      Net Latency:+          0.875 (P)          0.178 (P)
          Arrival:=         10.044              5.075
 
Clock Gating Setup:-         0.000
    Required Time:=         10.044
     Launch Clock:-          5.075
        Data Path:-         -0.127
            Slack:=          5.096
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.896  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.231  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.150  -0.014    5.217  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.249  -0.125    5.092  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.040  -0.017    5.075  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST22/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.141  -0.127    4.947  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST22/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST22/g13/B      -      B       R     AND2X4          1  0.030   0.015    4.947  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    9.169  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.160   0.821    9.990  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.309   0.054   10.044  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST22/g13/A  -      A       R     AND2X4         38  0.249   0.099   10.044  
#-------------------------------------------------------------------------------------------------------------------------------
Path 10: MET (5.097 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST21/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST21/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST21/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.831             -0.104
      Net Latency:+          0.872 (P)          0.178 (P)
          Arrival:=         10.041              5.074
 
Clock Gating Setup:-         0.000
    Required Time:=         10.041
     Launch Clock:-          5.074
        Data Path:-         -0.130
            Slack:=          5.097
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.896  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.231  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.150  -0.014    5.217  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.249  -0.125    5.092  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.040  -0.018    5.074  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST21/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.141  -0.130    4.944  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST21/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST21/g13/B      -      B       R     AND2X4          1  0.033   0.014    4.944  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    9.169  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.160   0.821    9.990  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.309   0.051   10.041  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST21/g13/A  -      A       R     AND2X4         38  0.249   0.097   10.041  
#-------------------------------------------------------------------------------------------------------------------------------
Path 11: MET (5.097 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST8/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST8/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST8/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.831             -0.104
      Net Latency:+          0.836 (P)          0.128 (P)
          Arrival:=         10.004              5.024
 
Clock Gating Setup:-         0.000
    Required Time:=         10.004
     Launch Clock:-          5.024
        Data Path:-         -0.117
            Slack:=          5.097
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  clock                                                          -      clock   F     (arrival)       1  0.160   0.000    4.896  
  clock                                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                      -      PAD->Y  F     ICP             1  0.160   0.335    5.231  
  CTS_4                                                          -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                -      A->Q    F     BUX12          38  0.150  -0.014    5.217  
  RISCV_STEEL_INST/CTS_328                                       -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                -      A->Q    F     BUX8            8  0.249  -0.142    5.075  
  RISCV_STEEL_INST/CTS_327                                       -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_42/Q               -      A->Q    F     BUX12          77  0.007  -0.051    5.024  
  RISCV_STEEL_INST/CTS_326                                       -      -       -     (net)          77      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST8/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.076  -0.117    4.907  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST8/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST8/g12/B      -      B       R     AND2X1          1  0.004   0.000    4.907  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                      -      clock   R     (arrival)       1  0.160   0.000    9.169  
  clock                                                      -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                  -      PAD->Y  R     ICP             1  0.160   0.821    9.990  
  CTS_4                                                      -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q            -      A->Q    R     BUX12          38  0.309   0.056   10.046  
  RISCV_STEEL_INST/CTS_328                                   -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q            -      A->Q    R     BUX8            8  0.249  -0.042   10.004  
  RISCV_STEEL_INST/CTS_327                                   -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST8/g12/A  -      A       R     AND2X1          8  0.023   0.004   10.004  
#--------------------------------------------------------------------------------------------------------------------------
Path 12: MET (5.098 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST12/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST12/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST12/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.831             -0.104
      Net Latency:+          0.872 (P)          0.178 (P)
          Arrival:=         10.040              5.074
 
Clock Gating Setup:-         0.000
    Required Time:=         10.040
     Launch Clock:-          5.074
        Data Path:-         -0.132
            Slack:=          5.098
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.896  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.231  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.150  -0.014    5.217  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.249  -0.125    5.092  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.040  -0.018    5.074  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST12/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.141  -0.132    4.943  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST12/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST12/g13/B      -      B       R     AND2X4          1  0.027   0.013    4.943  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    9.169  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.160   0.821    9.990  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.309   0.050   10.040  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST12/g13/A  -      A       R     AND2X4         38  0.249   0.096   10.040  
#-------------------------------------------------------------------------------------------------------------------------------
Path 13: MET (5.098 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST16/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST16/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST16/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.831             -0.104
      Net Latency:+          0.878 (P)          0.182 (P)
          Arrival:=         10.046              5.078
 
Clock Gating Setup:-         0.000
    Required Time:=         10.046
     Launch Clock:-          5.078
        Data Path:-         -0.130
            Slack:=          5.098
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.896  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.231  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.150  -0.014    5.217  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.249  -0.125    5.092  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.040  -0.014    5.078  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST16/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.142  -0.130    4.948  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST16/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST16/g13/B      -      B       R     AND2X4          1  0.030   0.014    4.948  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    9.169  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.160   0.821    9.990  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.309   0.056   10.046  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST16/g13/A  -      A       R     AND2X4         38  0.249   0.102   10.046  
#-------------------------------------------------------------------------------------------------------------------------------
Path 14: MET (5.098 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST28/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST28/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST28/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.831             -0.104
      Net Latency:+          0.872 (P)          0.177 (P)
          Arrival:=         10.041              5.074
 
Clock Gating Setup:-         0.000
    Required Time:=         10.041
     Launch Clock:-          5.074
        Data Path:-         -0.131
            Slack:=          5.098
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.896  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.231  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.150  -0.014    5.217  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.249  -0.125    5.092  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.040  -0.018    5.074  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST28/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.141  -0.131    4.943  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST28/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST28/g13/B      -      B       R     AND2X4          1  0.027   0.013    4.943  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    9.169  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.160   0.821    9.990  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.309   0.051   10.041  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST28/g13/A  -      A       R     AND2X4         38  0.249   0.096   10.041  
#-------------------------------------------------------------------------------------------------------------------------------
Path 15: MET (5.098 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST26/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST26/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST26/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.831             -0.104
      Net Latency:+          0.879 (P)          0.182 (P)
          Arrival:=         10.048              5.078
 
Clock Gating Setup:-         0.000
    Required Time:=         10.048
     Launch Clock:-          5.078
        Data Path:-         -0.128
            Slack:=          5.098
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.896  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.231  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.150  -0.014    5.217  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.249  -0.125    5.092  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.040  -0.014    5.078  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST26/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.142  -0.128    4.950  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST26/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST26/g13/B      -      B       R     AND2X4          1  0.030   0.015    4.950  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    9.169  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.160   0.821    9.990  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.309   0.058   10.048  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST26/g13/A  -      A       R     AND2X4         38  0.249   0.104   10.048  
#-------------------------------------------------------------------------------------------------------------------------------
Path 16: MET (5.099 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST35/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST35/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST35/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.831             -0.104
      Net Latency:+          0.873 (P)          0.178 (P)
          Arrival:=         10.042              5.074
 
Clock Gating Setup:-         0.000
    Required Time:=         10.042
     Launch Clock:-          5.074
        Data Path:-         -0.131
            Slack:=          5.099
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.896  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.231  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.150  -0.014    5.217  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.249  -0.125    5.092  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.040  -0.018    5.074  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST35/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.141  -0.131    4.943  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST35/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST35/g13/B      -      B       R     AND2X4          1  0.031   0.013    4.943  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    9.169  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.160   0.821    9.990  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.309   0.052   10.042  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST35/g13/A  -      A       R     AND2X4         38  0.249   0.097   10.042  
#-------------------------------------------------------------------------------------------------------------------------------
Path 17: MET (5.100 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST11/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST11/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST11/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.831             -0.104
      Net Latency:+          0.875 (P)          0.179 (P)
          Arrival:=         10.044              5.075
 
Clock Gating Setup:-         0.000
    Required Time:=         10.044
     Launch Clock:-          5.075
        Data Path:-         -0.132
            Slack:=          5.100
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.896  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.231  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.150  -0.014    5.217  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.249  -0.125    5.092  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.040  -0.017    5.075  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST11/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.142  -0.132    4.943  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST11/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST11/g13/B      -      B       R     AND2X4          1  0.027   0.013    4.943  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    9.169  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.160   0.821    9.990  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.309   0.054   10.044  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST11/g13/A  -      A       R     AND2X4         38  0.249   0.099   10.044  
#-------------------------------------------------------------------------------------------------------------------------------
Path 18: MET (5.101 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST15/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST15/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST15/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.831             -0.104
      Net Latency:+          0.877 (P)          0.181 (P)
          Arrival:=         10.045              5.077
 
Clock Gating Setup:-         0.000
    Required Time:=         10.045
     Launch Clock:-          5.077
        Data Path:-         -0.132
            Slack:=          5.101
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.896  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.231  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.150  -0.014    5.217  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.249  -0.125    5.092  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.040  -0.015    5.077  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST15/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.142  -0.132    4.945  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST15/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST15/g13/B      -      B       R     AND2X4          1  0.026   0.013    4.945  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    9.169  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.160   0.821    9.990  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.309   0.055   10.045  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST15/g13/A  -      A       R     AND2X4         38  0.249   0.101   10.045  
#-------------------------------------------------------------------------------------------------------------------------------
Path 19: MET (5.101 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST19/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST19/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST19/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.831             -0.104
      Net Latency:+          0.878 (P)          0.182 (P)
          Arrival:=         10.047              5.078
 
Clock Gating Setup:-         0.000
    Required Time:=         10.047
     Launch Clock:-          5.078
        Data Path:-         -0.132
            Slack:=          5.101
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.896  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.231  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.150  -0.014    5.217  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.249  -0.125    5.092  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.040  -0.014    5.078  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST19/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.142  -0.132    4.946  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST19/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST19/g13/B      -      B       R     AND2X4          1  0.026   0.013    4.946  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    9.169  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.160   0.821    9.990  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.309   0.057   10.047  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST19/g13/A  -      A       R     AND2X4         38  0.249   0.102   10.047  
#-------------------------------------------------------------------------------------------------------------------------------
Path 20: MET (5.101 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST38/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST38/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST38/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.831             -0.104
      Net Latency:+          0.879 (P)          0.182 (P)
          Arrival:=         10.048              5.078
 
Clock Gating Setup:-         0.000
    Required Time:=         10.048
     Launch Clock:-          5.078
        Data Path:-         -0.131
            Slack:=          5.101
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.896  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.231  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.150  -0.014    5.217  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.249  -0.125    5.092  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.040  -0.014    5.078  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST38/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.142  -0.131    4.947  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST38/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST38/g13/B      -      B       R     AND2X4          1  0.031   0.014    4.947  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    9.169  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.160   0.821    9.990  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.309   0.058   10.048  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST38/g13/A  -      A       R     AND2X4         38  0.249   0.104   10.048  
#-------------------------------------------------------------------------------------------------------------------------------
Path 21: MET (5.101 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST31/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST31/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST31/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.831             -0.104
      Net Latency:+          0.880 (P)          0.182 (P)
          Arrival:=         10.048              5.078
 
Clock Gating Setup:-         0.000
    Required Time:=         10.048
     Launch Clock:-          5.078
        Data Path:-         -0.131
            Slack:=          5.101
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.896  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.231  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.150  -0.014    5.217  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.249  -0.125    5.092  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.040  -0.014    5.078  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST31/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.142  -0.131    4.947  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST31/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST31/g13/B      -      B       R     AND2X4          1  0.031   0.014    4.947  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    9.169  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.160   0.821    9.990  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.309   0.058   10.048  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST31/g13/A  -      A       R     AND2X4         38  0.249   0.104   10.048  
#-------------------------------------------------------------------------------------------------------------------------------
Path 22: MET (5.102 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST27/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST27/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST27/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.831             -0.104
      Net Latency:+          0.874 (P)          0.177 (P)
          Arrival:=         10.043              5.074
 
Clock Gating Setup:-         0.000
    Required Time:=         10.043
     Launch Clock:-          5.074
        Data Path:-         -0.133
            Slack:=          5.102
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.896  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.231  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.150  -0.014    5.217  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.249  -0.125    5.092  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.040  -0.018    5.074  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST27/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.141  -0.133    4.941  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST27/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST27/g13/B      -      B       R     AND2X4          1  0.025   0.012    4.941  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    9.169  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.160   0.821    9.990  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.309   0.053   10.043  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST27/g13/A  -      A       R     AND2X4         38  0.249   0.098   10.043  
#-------------------------------------------------------------------------------------------------------------------------------
Path 23: MET (5.103 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST33/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST33/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST33/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.831             -0.104
      Net Latency:+          0.876 (P)          0.178 (P)
          Arrival:=         10.045              5.074
 
Clock Gating Setup:-         0.000
    Required Time:=         10.045
     Launch Clock:-          5.074
        Data Path:-         -0.132
            Slack:=          5.103
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.896  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.231  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.150  -0.014    5.217  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.249  -0.125    5.092  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.040  -0.018    5.074  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST33/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.141  -0.132    4.941  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST33/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST33/g13/B      -      B       R     AND2X4          1  0.025   0.012    4.941  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    9.169  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.160   0.821    9.990  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.309   0.055   10.045  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST33/g13/A  -      A       R     AND2X4         38  0.249   0.100   10.045  
#-------------------------------------------------------------------------------------------------------------------------------
Path 24: MET (5.103 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST30/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST30/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST30/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.831             -0.104
      Net Latency:+          0.877 (P)          0.178 (P)
          Arrival:=         10.045              5.075
 
Clock Gating Setup:-         0.000
    Required Time:=         10.045
     Launch Clock:-          5.075
        Data Path:-         -0.133
            Slack:=          5.103
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.896  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.231  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.150  -0.014    5.217  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.249  -0.125    5.092  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.040  -0.017    5.075  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST30/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.141  -0.133    4.942  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST30/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST30/g13/B      -      B       R     AND2X4          1  0.026   0.012    4.942  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    9.169  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.160   0.821    9.990  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.309   0.056   10.045  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST30/g13/A  -      A       R     AND2X4         38  0.249   0.101   10.045  
#-------------------------------------------------------------------------------------------------------------------------------
Path 25: MET (5.104 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST18/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST18/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST18/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.831             -0.104
      Net Latency:+          0.876 (P)          0.178 (P)
          Arrival:=         10.045              5.074
 
Clock Gating Setup:-         0.000
    Required Time:=         10.045
     Launch Clock:-          5.074
        Data Path:-         -0.133
            Slack:=          5.104
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.896  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.231  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.150  -0.014    5.217  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.249  -0.125    5.092  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.040  -0.018    5.074  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST18/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.141  -0.133    4.941  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST18/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST18/g13/B      -      B       R     AND2X4          1  0.027   0.012    4.941  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    9.169  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.160   0.821    9.990  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.309   0.055   10.045  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST18/g13/A  -      A       R     AND2X4         38  0.249   0.100   10.045  
#-------------------------------------------------------------------------------------------------------------------------------
Path 26: MET (5.104 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST17/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST17/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST17/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.831             -0.104
      Net Latency:+          0.878 (P)          0.180 (P)
          Arrival:=         10.046              5.077
 
Clock Gating Setup:-         0.000
    Required Time:=         10.046
     Launch Clock:-          5.077
        Data Path:-         -0.134
            Slack:=          5.104
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.896  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.231  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.150  -0.014    5.217  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.249  -0.125    5.092  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.040  -0.015    5.077  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST17/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.142  -0.134    4.943  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST17/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST17/g13/B      -      B       R     AND2X4          1  0.028   0.012    4.943  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    9.169  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.160   0.821    9.990  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.309   0.057   10.046  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST17/g13/A  -      A       R     AND2X4         38  0.249   0.102   10.046  
#-------------------------------------------------------------------------------------------------------------------------------
Path 27: MET (5.104 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST24/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST24/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST24/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.831             -0.104
      Net Latency:+          0.876 (P)          0.177 (P)
          Arrival:=         10.044              5.074
 
Clock Gating Setup:-         0.000
    Required Time:=         10.044
     Launch Clock:-          5.074
        Data Path:-         -0.134
            Slack:=          5.104
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.896  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.231  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.150  -0.014    5.217  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.249  -0.125    5.092  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.040  -0.018    5.074  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST24/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.141  -0.134    4.940  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST24/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST24/g13/B      -      B       R     AND2X4          1  0.027   0.012    4.940  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    9.169  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.160   0.821    9.990  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.309   0.054   10.044  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST24/g13/A  -      A       R     AND2X4         38  0.249   0.100   10.044  
#-------------------------------------------------------------------------------------------------------------------------------
Path 28: MET (5.107 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST32/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST32/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST32/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.831             -0.104
      Net Latency:+          0.878 (P)          0.178 (P)
          Arrival:=         10.046              5.075
 
Clock Gating Setup:-         0.000
    Required Time:=         10.046
     Launch Clock:-          5.075
        Data Path:-         -0.136
            Slack:=          5.107
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.896  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.231  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.150  -0.014    5.217  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.249  -0.125    5.092  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.040  -0.017    5.075  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST32/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.141  -0.136    4.939  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST32/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST32/g13/B      -      B       R     AND2X4          1  0.026   0.011    4.939  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    9.169  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.160   0.821    9.990  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.309   0.056   10.046  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST32/g13/A  -      A       R     AND2X4         38  0.249   0.102   10.046  
#-------------------------------------------------------------------------------------------------------------------------------
Path 29: MET (5.108 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST25/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST25/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST25/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.831             -0.104
      Net Latency:+          0.879 (P)          0.178 (P)
          Arrival:=         10.047              5.074
 
Clock Gating Setup:-         0.000
    Required Time:=         10.047
     Launch Clock:-          5.074
        Data Path:-         -0.134
            Slack:=          5.108
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.896  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.231  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.150  -0.014    5.217  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.249  -0.125    5.092  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.040  -0.018    5.074  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST25/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.141  -0.134    4.940  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST25/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST25/g13/B      -      B       R     AND2X4          1  0.027   0.012    4.940  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    9.169  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.160   0.821    9.990  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.309   0.058   10.047  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST25/g13/A  -      A       R     AND2X4         38  0.249   0.103   10.047  
#-------------------------------------------------------------------------------------------------------------------------------
Path 30: MET (5.109 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST37/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST37/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST37/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.831             -0.104
      Net Latency:+          0.879 (P)          0.179 (P)
          Arrival:=         10.048              5.075
 
Clock Gating Setup:-         0.000
    Required Time:=         10.048
     Launch Clock:-          5.075
        Data Path:-         -0.136
            Slack:=          5.109
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.896  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.231  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.150  -0.014    5.217  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.249  -0.125    5.092  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.040  -0.017    5.075  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST37/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.142  -0.136    4.939  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST37/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST37/g13/B      -      B       R     AND2X4          1  0.023   0.011    4.939  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    9.169  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.160   0.821    9.990  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.309   0.058   10.048  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST37/g13/A  -      A       R     AND2X4         38  0.249   0.103   10.048  
#-------------------------------------------------------------------------------------------------------------------------------
Path 31: MET (5.109 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST10/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST10/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST10/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.831             -0.104
      Net Latency:+          0.878 (P)          0.177 (P)
          Arrival:=         10.046              5.074
 
Clock Gating Setup:-         0.000
    Required Time:=         10.046
     Launch Clock:-          5.074
        Data Path:-         -0.136
            Slack:=          5.109
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.896  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.231  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.150  -0.014    5.217  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.249  -0.125    5.092  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.040  -0.018    5.074  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST10/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.141  -0.136    4.938  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST10/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST10/g13/B      -      B       R     AND2X4          1  0.024   0.011    4.938  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    9.169  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.160   0.821    9.990  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.309   0.057   10.046  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST10/g13/A  -      A       R     AND2X4         38  0.249   0.102   10.046  
#-------------------------------------------------------------------------------------------------------------------------------
Path 32: MET (5.113 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST29/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST29/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST29/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.831             -0.104
      Net Latency:+          0.877 (P)          0.172 (P)
          Arrival:=         10.045              5.068
 
Clock Gating Setup:-         0.000
    Required Time:=         10.045
     Launch Clock:-          5.068
        Data Path:-         -0.136
            Slack:=          5.113
     Timing Path:

#-----------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                        Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                              (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------------------------------------------
  clock                                                               -      clock   F     (arrival)       1  0.160   0.000    4.896  
  clock                                                               -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                           -      PAD->Y  F     ICP             1  0.160   0.335    5.231  
  CTS_4                                                               -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                     -      A->Q    F     BUX12          38  0.150  -0.014    5.217  
  RISCV_STEEL_INST/CTS_328                                            -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                     -      A->Q    F     BUX8            8  0.249  -0.125    5.092  
  RISCV_STEEL_INST/CTS_327                                            -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_38/Q                    -      A->Q    F     BUX12          67  0.040  -0.024    5.068  
  RISCV_STEEL_INST/CTS_322                                            -      -       -     (net)          67      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST29/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.141  -0.135    4.932  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST29/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST29/g13/B      -      B       R     AND2X4          1  0.025   0.011    4.932  
#-----------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                    Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                          (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------------------
  clock                                                           -      clock   R     (arrival)       1  0.160   0.000    9.169  
  clock                                                           -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                       -      PAD->Y  R     ICP             1  0.160   0.821    9.990  
  CTS_4                                                           -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                 -      A->Q    R     BUX12          38  0.309   0.056   10.045  
  RISCV_STEEL_INST/CTS_328                                        -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/integer_file_instance_RC_CG_HIER_INST29/g13/A  -      A       R     AND2X4         38  0.249   0.101   10.045  
#-------------------------------------------------------------------------------------------------------------------------------
Path 33: MET (5.113 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST9/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST9/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST9/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.831             -0.104
      Net Latency:+          0.833 (P)          0.107 (P)
          Arrival:=         10.002              5.003
 
Clock Gating Setup:-         0.000
    Required Time:=         10.002
     Launch Clock:-          5.003
        Data Path:-         -0.114
            Slack:=          5.113
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  clock                                                          -      clock   F     (arrival)       1  0.160   0.000    4.896  
  clock                                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                      -      PAD->Y  F     ICP             1  0.160   0.335    5.231  
  CTS_4                                                          -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                -      A->Q    F     BUX12          38  0.150  -0.014    5.217  
  RISCV_STEEL_INST/CTS_328                                       -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                -      A->Q    F     BUX8            8  0.249  -0.144    5.074  
  RISCV_STEEL_INST/CTS_327                                       -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_39/Q               -      A->Q    F     BUX12          93  0.004  -0.071    5.003  
  RISCV_STEEL_INST/CTS_323                                       -      -       -     (net)          93      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST9/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.043  -0.114    4.889  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST9/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST9/g12/B      -      B       R     AND2X1          1  0.004   0.000    4.889  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                      -      clock   R     (arrival)       1  0.160   0.000    9.169  
  clock                                                      -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                  -      PAD->Y  R     ICP             1  0.160   0.821    9.990  
  CTS_4                                                      -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q            -      A->Q    R     BUX12          38  0.309   0.056   10.046  
  RISCV_STEEL_INST/CTS_328                                   -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q            -      A->Q    R     BUX8            8  0.249  -0.044   10.002  
  RISCV_STEEL_INST/CTS_327                                   -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST9/g12/A  -      A       R     AND2X1          8  0.006   0.001   10.002  
#--------------------------------------------------------------------------------------------------------------------------
Path 34: MET (5.117 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST7/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST7/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST7/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.831             -0.104
      Net Latency:+          0.834 (P)          0.104 (P)
          Arrival:=         10.003              5.000
 
Clock Gating Setup:-         0.000
    Required Time:=         10.003
     Launch Clock:-          5.000
        Data Path:-         -0.115
            Slack:=          5.117
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  clock                                                          -      clock   F     (arrival)       1  0.160   0.000    4.896  
  clock                                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                      -      PAD->Y  F     ICP             1  0.160   0.335    5.231  
  CTS_4                                                          -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                -      A->Q    F     BUX12          38  0.150  -0.014    5.217  
  RISCV_STEEL_INST/CTS_328                                       -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                -      A->Q    F     BUX8            8  0.249  -0.144    5.074  
  RISCV_STEEL_INST/CTS_327                                       -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_39/Q               -      A->Q    F     BUX12          93  0.004  -0.073    5.000  
  RISCV_STEEL_INST/CTS_323                                       -      -       -     (net)          93      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST7/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.027  -0.115    4.886  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST7/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST7/g12/B      -      B       R     AND2X1          1  0.004   0.000    4.886  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                      -      clock   R     (arrival)       1  0.160   0.000    9.169  
  clock                                                      -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                  -      PAD->Y  R     ICP             1  0.160   0.821    9.990  
  CTS_4                                                      -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q            -      A->Q    R     BUX12          38  0.309   0.056   10.046  
  RISCV_STEEL_INST/CTS_328                                   -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q            -      A->Q    R     BUX8            8  0.249  -0.044   10.003  
  RISCV_STEEL_INST/CTS_327                                   -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST7/g12/A  -      A       R     AND2X1          8  0.008   0.002   10.003  
#--------------------------------------------------------------------------------------------------------------------------
Path 35: MET (5.156 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST1/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST1/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST1/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.831             -0.104
      Net Latency:+          0.874 (P)          0.142 (P)
          Arrival:=         10.043              5.038
 
Clock Gating Setup:-         0.000
    Required Time:=         10.043
     Launch Clock:-          5.038
        Data Path:-         -0.151
            Slack:=          5.156
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  clock                                                          -      clock   F     (arrival)       1  0.160   0.000    4.896  
  clock                                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                      -      PAD->Y  F     ICP             1  0.160   0.335    5.231  
  CTS_4                                                          -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                -      A->Q    F     BUX12          38  0.150  -0.014    5.217  
  RISCV_STEEL_INST/CTS_328                                       -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                -      A->Q    F     BUX8            8  0.249  -0.142    5.075  
  RISCV_STEEL_INST/CTS_327                                       -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_42/Q               -      A->Q    F     BUX12          77  0.007  -0.037    5.038  
  RISCV_STEEL_INST/CTS_326                                       -      -       -     (net)          77      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST1/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.081  -0.151    4.887  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST1/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST1/g12/B      -      B       R     AND2X4          1  0.008   0.004    4.887  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                      -      clock   R     (arrival)       1  0.160   0.000    9.169  
  clock                                                      -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                  -      PAD->Y  R     ICP             1  0.160   0.821    9.990  
  CTS_4                                                      -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q            -      A->Q    R     BUX12          38  0.309   0.053   10.043  
  RISCV_STEEL_INST/CTS_328                                   -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST1/g12/A  -      A       R     AND2X4         38  0.249   0.099   10.043  
#--------------------------------------------------------------------------------------------------------------------------
Path 36: MET (5.202 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST2/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST2/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST2/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.831             -0.104
      Net Latency:+          0.877 (P)          0.124 (P)
          Arrival:=         10.046              5.020
 
Clock Gating Setup:-         0.000
    Required Time:=         10.046
     Launch Clock:-          5.020
        Data Path:-         -0.176
            Slack:=          5.202
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  clock                                                          -      clock   F     (arrival)       1  0.160   0.000    4.896  
  clock                                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                      -      PAD->Y  F     ICP             1  0.160   0.335    5.231  
  CTS_4                                                          -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                -      A->Q    F     BUX12          38  0.150  -0.014    5.217  
  RISCV_STEEL_INST/CTS_328                                       -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                -      A->Q    F     BUX8            8  0.249  -0.144    5.074  
  RISCV_STEEL_INST/CTS_327                                       -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_39/Q               -      A->Q    F     BUX12          93  0.004  -0.054    5.020  
  RISCV_STEEL_INST/CTS_323                                       -      -       -     (net)          93      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST2/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.050  -0.176    4.844  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST2/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST2/g12/B      -      B       R     AND2X2          1  0.004   0.002    4.844  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                      -      clock   R     (arrival)       1  0.160   0.000    9.169  
  clock                                                      -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                  -      PAD->Y  R     ICP             1  0.160   0.821    9.990  
  CTS_4                                                      -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q            -      A->Q    R     BUX12          38  0.309   0.056   10.046  
  RISCV_STEEL_INST/CTS_328                                   -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST2/g12/A  -      A       R     AND2X2         38  0.249   0.102   10.046  
#--------------------------------------------------------------------------------------------------------------------------
Path 37: MET (5.203 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST4/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST4/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST4/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.831             -0.104
      Net Latency:+          0.872 (P)          0.136 (P)
          Arrival:=         10.040              5.032
 
Clock Gating Setup:-         0.000
    Required Time:=         10.040
     Launch Clock:-          5.032
        Data Path:-         -0.195
            Slack:=          5.203
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  clock                                                          -      clock   F     (arrival)       1  0.160   0.000    4.896  
  clock                                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                      -      PAD->Y  F     ICP             1  0.160   0.335    5.231  
  CTS_4                                                          -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                -      A->Q    F     BUX12          38  0.150  -0.014    5.217  
  RISCV_STEEL_INST/CTS_328                                       -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                -      A->Q    F     BUX8            8  0.249  -0.142    5.075  
  RISCV_STEEL_INST/CTS_327                                       -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_42/Q               -      A->Q    F     BUX12          77  0.007  -0.043    5.032  
  RISCV_STEEL_INST/CTS_326                                       -      -       -     (net)          77      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST4/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.078  -0.195    4.837  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST4/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST4/g12/B      -      B       R     AND2X1          1  0.004   0.003    4.837  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                      -      clock   R     (arrival)       1  0.160   0.000    9.169  
  clock                                                      -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                  -      PAD->Y  R     ICP             1  0.160   0.821    9.990  
  CTS_4                                                      -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q            -      A->Q    R     BUX12          38  0.309   0.050   10.040  
  RISCV_STEEL_INST/CTS_328                                   -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST4/g12/A  -      A       R     AND2X1         38  0.249   0.096   10.040  
#--------------------------------------------------------------------------------------------------------------------------
Path 38: MET (5.207 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST6/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST6/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST6/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.831             -0.104
      Net Latency:+          0.878 (P)          0.124 (P)
          Arrival:=         10.046              5.020
 
Clock Gating Setup:-         0.000
    Required Time:=         10.046
     Launch Clock:-          5.020
        Data Path:-         -0.181
            Slack:=          5.207
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  clock                                                          -      clock   F     (arrival)       1  0.160   0.000    4.896  
  clock                                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                      -      PAD->Y  F     ICP             1  0.160   0.335    5.231  
  CTS_4                                                          -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                -      A->Q    F     BUX12          38  0.150  -0.014    5.217  
  RISCV_STEEL_INST/CTS_328                                       -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                -      A->Q    F     BUX8            8  0.249  -0.144    5.074  
  RISCV_STEEL_INST/CTS_327                                       -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_39/Q               -      A->Q    F     BUX12          93  0.004  -0.053    5.020  
  RISCV_STEEL_INST/CTS_323                                       -      -       -     (net)          93      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST6/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.050  -0.181    4.840  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST6/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST6/g12/B      -      B       R     AND2X1          1  0.004   0.002    4.840  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                      -      clock   R     (arrival)       1  0.160   0.000    9.169  
  clock                                                      -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                  -      PAD->Y  R     ICP             1  0.160   0.821    9.990  
  CTS_4                                                      -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q            -      A->Q    R     BUX12          38  0.309   0.056   10.046  
  RISCV_STEEL_INST/CTS_328                                   -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST6/g12/A  -      A       R     AND2X1         38  0.249   0.102   10.046  
#--------------------------------------------------------------------------------------------------------------------------
Path 39: MET (5.216 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST3/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST3/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST3/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.831             -0.104
      Net Latency:+          0.874 (P)          0.124 (P)
          Arrival:=         10.043              5.020
 
Clock Gating Setup:-         0.000
    Required Time:=         10.043
     Launch Clock:-          5.020
        Data Path:-         -0.193
            Slack:=          5.216
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  clock                                                          -      clock   F     (arrival)       1  0.160   0.000    4.896  
  clock                                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                      -      PAD->Y  F     ICP             1  0.160   0.335    5.231  
  CTS_4                                                          -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                -      A->Q    F     BUX12          38  0.150  -0.014    5.217  
  RISCV_STEEL_INST/CTS_328                                       -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                -      A->Q    F     BUX8            8  0.249  -0.144    5.074  
  RISCV_STEEL_INST/CTS_327                                       -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_39/Q               -      A->Q    F     BUX12          93  0.004  -0.054    5.020  
  RISCV_STEEL_INST/CTS_323                                       -      -       -     (net)          93      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST3/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.050  -0.193    4.827  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST3/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST3/g12/B      -      B       R     AND2X2          1  0.004   0.003    4.827  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                      -      clock   R     (arrival)       1  0.160   0.000    9.169  
  clock                                                      -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                  -      PAD->Y  R     ICP             1  0.160   0.821    9.990  
  CTS_4                                                      -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q            -      A->Q    R     BUX12          38  0.309   0.053   10.043  
  RISCV_STEEL_INST/CTS_328                                   -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST3/g12/A  -      A       R     AND2X2         38  0.249   0.099   10.043  
#--------------------------------------------------------------------------------------------------------------------------
Path 40: MET (5.226 ns) Clock Gating Setup Check with Pin RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST5/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST5/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST5/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.831             -0.104
      Net Latency:+          0.875 (P)          0.113 (P)
          Arrival:=         10.044              5.009
 
Clock Gating Setup:-         0.000
    Required Time:=         10.044
     Launch Clock:-          5.009
        Data Path:-         -0.191
            Slack:=          5.226
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                   Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                         (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------------
  clock                                                          -      clock   F     (arrival)       1  0.160   0.000    4.896  
  clock                                                          -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                      -      PAD->Y  F     ICP             1  0.160   0.335    5.231  
  CTS_4                                                          -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q                -      A->Q    F     BUX12          38  0.150  -0.014    5.217  
  RISCV_STEEL_INST/CTS_328                                       -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L2_1/Q                -      A->Q    F     BUX8            8  0.249  -0.128    5.090  
  RISCV_STEEL_INST/CTS_327                                       -      -       -     (net)           8      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L3_40/Q               -      A->Q    F     BUX12          89  0.040  -0.081    5.009  
  RISCV_STEEL_INST/CTS_324                                       -      -       -     (net)          89      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST5/enl_reg/Q  -      GN->Q   R     DLLQX1          1  0.035  -0.191    4.817  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST5/enl        -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST5/g12/B      -      B       R     AND2X1          1  0.004   0.003    4.817  
#------------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                               Flags  Arc     Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                      -      clock   R     (arrival)       1  0.160   0.000    9.169  
  clock                                                      -      -       -     (net)           1      -       -        -  
  IOPADS_INST/PAD_clock_i/Y                                  -      PAD->Y  R     ICP             1  0.160   0.821    9.990  
  CTS_4                                                      -      -       -     (net)           1      -       -        -  
  RISCV_STEEL_INST/CTS_ccl_BUF_clock_1__G0_L1_1/Q            -      A->Q    R     BUX12          38  0.309   0.054   10.044  
  RISCV_STEEL_INST/CTS_328                                   -      -       -     (net)          38      -       -        -  
  RISCV_STEEL_INST/csr_file_instance_RC_CG_HIER_INST5/g12/A  -      A       R     AND2X1         38  0.249   0.099   10.044  
#--------------------------------------------------------------------------------------------------------------------------

