INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Tati/Desktop/A NOVENO SEMESTRE/Diseño de sistemas digitales/ACTIVIDAD VI/ACTIVIDAD VI.srcs/sources_1/new/control_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Tati/Desktop/A NOVENO SEMESTRE/Diseño de sistemas digitales/ACTIVIDAD VI/ACTIVIDAD VI.srcs/sources_1/new/datapath.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Tati/Desktop/A NOVENO SEMESTRE/Diseño de sistemas digitales/ACTIVIDAD VI/ACTIVIDAD VI.srcs/sources_1/new/gcd_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Tati/Desktop/A NOVENO SEMESTRE/Diseño de sistemas digitales/ACTIVIDAD VI/ACTIVIDAD VI.srcs/sim_1/new/gcd_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gcd_tb
