Running: E:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o G:/SUBJECTS/Course_Taught/VLSI_2019 Course/VHDL_codes_2024/FIFO/test1_isim_beh.exe -prj G:/SUBJECTS/Course_Taught/VLSI_2019 Course/VHDL_codes_2024/FIFO/test1_beh.prj work.test1 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "G:/SUBJECTS/Course_Taught/VLSI_2019 Course/VHDL_codes_2024/FIFO/FIFO_4bit.vhd" into library work
Parsing VHDL file "G:/SUBJECTS/Course_Taught/VLSI_2019 Course/VHDL_codes_2024/FIFO/test1.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity FIFO_4bit [fifo_4bit_default]
Compiling architecture behavior of entity test1
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 VHDL Units
Built simulation executable G:/SUBJECTS/Course_Taught/VLSI_2019 Course/VHDL_codes_2024/FIFO/test1_isim_beh.exe
Fuse Memory Usage: 35392 KB
Fuse CPU Usage: 671 ms
