cocci_test_suite() {
	const struct drm_private_state_funcs cocci_id/* drivers/gpu/drm/i915/display/intel_bw.c 456 */;
	struct drm_private_obj *cocci_id/* drivers/gpu/drm/i915/display/intel_bw.c 450 */;
	struct intel_crtc *cocci_id/* drivers/gpu/drm/i915/display/intel_bw.c 379 */;
	struct intel_crtc_state *cocci_id/* drivers/gpu/drm/i915/display/intel_bw.c 375 */;
	struct drm_private_state *cocci_id/* drivers/gpu/drm/i915/display/intel_bw.c 362 */;
	struct intel_atomic_state *cocci_id/* drivers/gpu/drm/i915/display/intel_bw.c 359 */;
	struct intel_bw_state *cocci_id/* drivers/gpu/drm/i915/display/intel_bw.c 358 */;
	enum pipe cocci_id/* drivers/gpu/drm/i915/display/intel_bw.c 350 */;
	const struct intel_bw_state *cocci_id/* drivers/gpu/drm/i915/display/intel_bw.c 347 */;
	void cocci_id/* drivers/gpu/drm/i915/display/intel_bw.c 318 */;
	enum plane_id cocci_id/* drivers/gpu/drm/i915/display/intel_bw.c 302 */;
	const struct intel_crtc_state *cocci_id/* drivers/gpu/drm/i915/display/intel_bw.c 298 */;
	u32 cocci_id/* drivers/gpu/drm/i915/display/intel_bw.c 28 */;
	const struct intel_bw_info *cocci_id/* drivers/gpu/drm/i915/display/intel_bw.c 248 */;
	unsigned int cocci_id/* drivers/gpu/drm/i915/display/intel_bw.c 242 */;
	const struct intel_qgv_point *cocci_id/* drivers/gpu/drm/i915/display/intel_bw.c 215 */;
	struct intel_bw_info *cocci_id/* drivers/gpu/drm/i915/display/intel_bw.c 205 */;
	bool cocci_id/* drivers/gpu/drm/i915/display/intel_bw.c 180 */;
	struct intel_qgv_info cocci_id/* drivers/gpu/drm/i915/display/intel_bw.c 179 */;
	const struct intel_sa_info *cocci_id/* drivers/gpu/drm/i915/display/intel_bw.c 177 */;
	struct drm_i915_private *cocci_id/* drivers/gpu/drm/i915/display/intel_bw.c 177 */;
	struct intel_qgv_info {
		struct intel_qgv_point points[3];
		u8 num_points;
		u8 num_channels;
		u8 t_bl;
		enum intel_dram_type dram_type;
	} cocci_id/* drivers/gpu/drm/i915/display/intel_bw.c 17 */;
	const struct intel_sa_info cocci_id/* drivers/gpu/drm/i915/display/intel_bw.c 165 */;
	struct intel_sa_info {
		u16 displayrtids;
		u8 deburst,deprogbwlimit;
	} cocci_id/* drivers/gpu/drm/i915/display/intel_bw.c 160 */;
	u16 cocci_id/* drivers/gpu/drm/i915/display/intel_bw.c 151 */;
	const struct intel_qgv_info *cocci_id/* drivers/gpu/drm/i915/display/intel_bw.c 149 */;
	int cocci_id/* drivers/gpu/drm/i915/display/intel_bw.c 143 */;
	struct intel_qgv_point {
		u16 dclk,t_rp,t_rdpre,t_rc,t_ras,t_rcd;
	} cocci_id/* drivers/gpu/drm/i915/display/intel_bw.c 13 */;
	struct intel_qgv_point *cocci_id/* drivers/gpu/drm/i915/display/intel_bw.c 129 */;
	struct intel_qgv_info *cocci_id/* drivers/gpu/drm/i915/display/intel_bw.c 117 */;
}
