TimeQuest Timing Analyzer report for sdram
Thu Aug 14 02:05:10 2014
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 19. Setup Times
 20. Hold Times
 21. Clock to Output Times
 22. Minimum Clock to Output Times
 23. Output Enable Times
 24. Minimum Output Enable Times
 25. Output Disable Times
 26. Minimum Output Disable Times
 27. Slow 1200mV 85C Model Metastability Report
 28. Slow 1200mV 0C Model Fmax Summary
 29. Slow 1200mV 0C Model Setup Summary
 30. Slow 1200mV 0C Model Hold Summary
 31. Slow 1200mV 0C Model Recovery Summary
 32. Slow 1200mV 0C Model Removal Summary
 33. Slow 1200mV 0C Model Minimum Pulse Width Summary
 34. Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 35. Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 36. Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 37. Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 38. Slow 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 39. Slow 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 40. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 41. Setup Times
 42. Hold Times
 43. Clock to Output Times
 44. Minimum Clock to Output Times
 45. Output Enable Times
 46. Minimum Output Enable Times
 47. Output Disable Times
 48. Minimum Output Disable Times
 49. Slow 1200mV 0C Model Metastability Report
 50. Fast 1200mV 0C Model Setup Summary
 51. Fast 1200mV 0C Model Hold Summary
 52. Fast 1200mV 0C Model Recovery Summary
 53. Fast 1200mV 0C Model Removal Summary
 54. Fast 1200mV 0C Model Minimum Pulse Width Summary
 55. Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 56. Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 57. Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 58. Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 59. Fast 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 60. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 61. Fast 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'
 62. Setup Times
 63. Hold Times
 64. Clock to Output Times
 65. Minimum Clock to Output Times
 66. Output Enable Times
 67. Minimum Output Enable Times
 68. Output Disable Times
 69. Minimum Output Disable Times
 70. Fast 1200mV 0C Model Metastability Report
 71. Multicorner Timing Analysis Summary
 72. Setup Times
 73. Hold Times
 74. Clock to Output Times
 75. Minimum Clock to Output Times
 76. Board Trace Model Assignments
 77. Input Transition Times
 78. Slow Corner Signal Integrity Metrics
 79. Fast Corner Signal Integrity Metrics
 80. Setup Transfers
 81. Hold Transfers
 82. Report TCCS
 83. Report RSKM
 84. Unconstrained Paths
 85. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; sdram                                                             ;
; Device Family      ; Cyclone III                                                       ;
; Device Name        ; EP3C16U484C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------+----------------------------------------------------------+
; CLOCK_50                                             ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                        ; { CLOCK_50 }                                             ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 7.500  ; 133.33 MHz ; 0.000 ; 3.750  ; 50.00      ; 3         ; 8           ;       ;        ;           ;            ; false    ; CLOCK_50 ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[1] } ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 7.500  ; 133.33 MHz ; 3.125 ; 6.875  ; 50.00      ; 3         ; 8           ; 150.0 ;        ;           ;            ; false    ; CLOCK_50 ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[2] } ;
+------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                         ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 165.78 MHz ; 165.78 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 268.31 MHz ; 268.31 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                          ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.475 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.595 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.358 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.358 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.504 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.754 ; 0.000         ;
; CLOCK_50                                             ; 9.829 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                ;
+-------+------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.475 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|address_r[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.153     ; 1.867      ;
; 0.475 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|address_r[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.153     ; 1.867      ;
; 0.475 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|address_r[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.153     ; 1.867      ;
; 0.475 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|address_r[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.153     ; 1.867      ;
; 0.475 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|address_r[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.153     ; 1.867      ;
; 0.540 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[18]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.150     ; 1.805      ;
; 0.540 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.150     ; 1.805      ;
; 0.540 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.150     ; 1.805      ;
; 0.540 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[20]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.150     ; 1.805      ;
; 0.540 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.150     ; 1.805      ;
; 0.540 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[21]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.150     ; 1.805      ;
; 0.541 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|we_i_r        ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.151     ; 1.803      ;
; 0.541 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.151     ; 1.803      ;
; 0.541 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[19]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.151     ; 1.803      ;
; 0.541 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[22]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.151     ; 1.803      ;
; 0.541 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.151     ; 1.803      ;
; 0.541 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.151     ; 1.803      ;
; 0.541 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.151     ; 1.803      ;
; 0.541 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[25]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.151     ; 1.803      ;
; 0.541 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.151     ; 1.803      ;
; 0.541 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[27]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.151     ; 1.803      ;
; 0.541 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[15]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.151     ; 1.803      ;
; 0.541 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[31]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.151     ; 1.803      ;
; 0.541 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|address_r[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.151     ; 1.803      ;
; 0.541 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|address_r[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.151     ; 1.803      ;
; 0.541 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|address_r[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.151     ; 1.803      ;
; 0.541 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|address_r[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.151     ; 1.803      ;
; 0.649 ; sdram_rw:rw_inst|rw_cntr[17] ; sdram_controller:sdram_controller_inst|address_r[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.148     ; 1.698      ;
; 0.696 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[17]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.152     ; 1.647      ;
; 0.696 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|address_r[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.152     ; 1.647      ;
; 0.696 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|address_r[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.152     ; 1.647      ;
; 0.696 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|address_r[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.152     ; 1.647      ;
; 0.696 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|address_r[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.152     ; 1.647      ;
; 0.696 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|address_r[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.152     ; 1.647      ;
; 0.696 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|address_r[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.152     ; 1.647      ;
; 0.696 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|address_r[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.152     ; 1.647      ;
; 0.696 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|address_r[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.152     ; 1.647      ;
; 0.696 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|address_r[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.152     ; 1.647      ;
; 0.696 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|address_r[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.152     ; 1.647      ;
; 0.838 ; sdram_rw:rw_inst|rw_cntr[6]  ; sdram_controller:sdram_controller_inst|address_r[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.150     ; 1.507      ;
; 0.842 ; sdram_rw:rw_inst|rw_cntr[10] ; sdram_controller:sdram_controller_inst|address_r[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.148     ; 1.505      ;
; 0.853 ; sdram_rw:rw_inst|rw_cntr[18] ; sdram_controller:sdram_controller_inst|address_r[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.149     ; 1.493      ;
; 0.877 ; sdram_rw:rw_inst|rw_cntr[7]  ; sdram_controller:sdram_controller_inst|address_r[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.149     ; 1.469      ;
; 0.887 ; sdram_rw:rw_inst|rw_cntr[14] ; sdram_controller:sdram_controller_inst|address_r[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.149     ; 1.459      ;
; 0.896 ; sdram_rw:rw_inst|rw_cntr[20] ; sdram_controller:sdram_controller_inst|address_r[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.149     ; 1.450      ;
; 0.919 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[16]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.152     ; 1.424      ;
; 0.919 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.152     ; 1.424      ;
; 0.919 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.152     ; 1.424      ;
; 0.919 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[23]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.152     ; 1.424      ;
; 0.919 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[24]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.152     ; 1.424      ;
; 0.919 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[26]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.152     ; 1.424      ;
; 0.919 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[11]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.152     ; 1.424      ;
; 0.919 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[12]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.152     ; 1.424      ;
; 0.919 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[28]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.152     ; 1.424      ;
; 0.919 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[29]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.152     ; 1.424      ;
; 0.919 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[13]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.152     ; 1.424      ;
; 0.919 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[30]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.152     ; 1.424      ;
; 0.919 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[14]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.152     ; 1.424      ;
; 0.919 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|address_r[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.152     ; 1.424      ;
; 0.919 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|address_r[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.152     ; 1.424      ;
; 0.930 ; sdram_rw:rw_inst|rw_cntr[19] ; sdram_controller:sdram_controller_inst|address_r[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.148     ; 1.417      ;
; 0.954 ; sdram_rw:rw_inst|rw_cntr[1]  ; sdram_controller:sdram_controller_inst|address_r[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.150     ; 1.391      ;
; 1.001 ; sdram_rw:rw_inst|rw_cntr[13] ; sdram_controller:sdram_controller_inst|address_r[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.150     ; 1.344      ;
; 1.026 ; sdram_rw:rw_inst|dat_i_r[8]  ; sdram_controller:sdram_controller_inst|dat_i_r[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.153     ; 1.316      ;
; 1.039 ; sdram_rw:rw_inst|rw_cntr[16] ; sdram_controller:sdram_controller_inst|address_r[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.149     ; 1.307      ;
; 1.066 ; sdram_rw:rw_inst|rw_cntr[9]  ; sdram_controller:sdram_controller_inst|address_r[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.148     ; 1.281      ;
; 1.094 ; sdram_rw:rw_inst|rw_cntr[0]  ; sdram_controller:sdram_controller_inst|address_r[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.149     ; 1.252      ;
; 1.098 ; sdram_rw:rw_inst|we_i_r      ; sdram_controller:sdram_controller_inst|we_i_r        ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.152     ; 1.245      ;
; 1.109 ; sdram_rw:rw_inst|rw_cntr[8]  ; sdram_controller:sdram_controller_inst|address_r[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.149     ; 1.237      ;
; 1.125 ; sdram_rw:rw_inst|rw_cntr[11] ; sdram_controller:sdram_controller_inst|address_r[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.149     ; 1.221      ;
; 1.132 ; sdram_rw:rw_inst|dat_i_r[29] ; sdram_controller:sdram_controller_inst|dat_i_r[29]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.153     ; 1.210      ;
; 1.139 ; sdram_rw:rw_inst|dat_i_r[11] ; sdram_controller:sdram_controller_inst|dat_i_r[11]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.153     ; 1.203      ;
; 1.142 ; sdram_rw:rw_inst|rw_cntr[3]  ; sdram_controller:sdram_controller_inst|address_r[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.151     ; 1.202      ;
; 1.163 ; sdram_rw:rw_inst|dat_i_r[13] ; sdram_controller:sdram_controller_inst|dat_i_r[13]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.154     ; 1.178      ;
; 1.169 ; sdram_rw:rw_inst|dat_i_r[27] ; sdram_controller:sdram_controller_inst|dat_i_r[27]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.153     ; 1.173      ;
; 1.172 ; sdram_rw:rw_inst|dat_i_r[9]  ; sdram_controller:sdram_controller_inst|dat_i_r[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.153     ; 1.170      ;
; 1.182 ; sdram_rw:rw_inst|dat_i_r[26] ; sdram_controller:sdram_controller_inst|dat_i_r[26]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.154     ; 1.159      ;
; 1.193 ; sdram_rw:rw_inst|dat_i_r[23] ; sdram_controller:sdram_controller_inst|dat_i_r[23]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.154     ; 1.148      ;
; 1.206 ; sdram_rw:rw_inst|dat_i_r[25] ; sdram_controller:sdram_controller_inst|dat_i_r[25]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.153     ; 1.136      ;
; 1.207 ; sdram_rw:rw_inst|dat_i_r[30] ; sdram_controller:sdram_controller_inst|dat_i_r[30]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.154     ; 1.134      ;
; 1.211 ; sdram_rw:rw_inst|rw_cntr[12] ; sdram_controller:sdram_controller_inst|address_r[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.149     ; 1.135      ;
; 1.213 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|stb_i_r       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.152     ; 1.130      ;
; 1.230 ; sdram_rw:rw_inst|rw_cntr[15] ; sdram_controller:sdram_controller_inst|address_r[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.149     ; 1.116      ;
; 1.245 ; sdram_rw:rw_inst|dat_i_r[22] ; sdram_controller:sdram_controller_inst|dat_i_r[22]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.152     ; 1.098      ;
; 1.261 ; sdram_rw:rw_inst|rw_cntr[2]  ; sdram_controller:sdram_controller_inst|address_r[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.150     ; 1.084      ;
; 1.268 ; sdram_rw:rw_inst|dat_i_r[3]  ; sdram_controller:sdram_controller_inst|dat_i_r[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.152     ; 1.075      ;
; 1.271 ; sdram_rw:rw_inst|rw_cntr[4]  ; sdram_controller:sdram_controller_inst|address_r[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.150     ; 1.074      ;
; 1.275 ; sdram_rw:rw_inst|dat_i_r[12] ; sdram_controller:sdram_controller_inst|dat_i_r[12]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.154     ; 1.066      ;
; 1.275 ; sdram_rw:rw_inst|rw_cntr[5]  ; sdram_controller:sdram_controller_inst|address_r[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.149     ; 1.071      ;
; 1.277 ; sdram_rw:rw_inst|dat_i_r[28] ; sdram_controller:sdram_controller_inst|dat_i_r[28]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.153     ; 1.065      ;
; 1.306 ; sdram_rw:rw_inst|dat_i_r[17] ; sdram_controller:sdram_controller_inst|dat_i_r[17]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.154     ; 1.035      ;
; 1.313 ; sdram_rw:rw_inst|dat_i_r[24] ; sdram_controller:sdram_controller_inst|dat_i_r[24]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.154     ; 1.028      ;
; 1.316 ; sdram_rw:rw_inst|dat_i_r[7]  ; sdram_controller:sdram_controller_inst|dat_i_r[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.153     ; 1.026      ;
; 1.317 ; sdram_rw:rw_inst|dat_i_r[31] ; sdram_controller:sdram_controller_inst|dat_i_r[31]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.153     ; 1.025      ;
; 1.319 ; sdram_rw:rw_inst|dat_i_r[6]  ; sdram_controller:sdram_controller_inst|dat_i_r[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.154     ; 1.022      ;
; 1.323 ; sdram_rw:rw_inst|dat_i_r[10] ; sdram_controller:sdram_controller_inst|dat_i_r[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.153     ; 1.019      ;
; 1.337 ; sdram_rw:rw_inst|dat_i_r[21] ; sdram_controller:sdram_controller_inst|dat_i_r[21]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.152     ; 1.006      ;
; 1.338 ; sdram_rw:rw_inst|dat_i_r[16] ; sdram_controller:sdram_controller_inst|dat_i_r[16]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.154     ; 1.003      ;
; 1.340 ; sdram_rw:rw_inst|dat_i_r[1]  ; sdram_controller:sdram_controller_inst|dat_i_r[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.154     ; 1.001      ;
; 1.343 ; sdram_rw:rw_inst|dat_i_r[15] ; sdram_controller:sdram_controller_inst|dat_i_r[15]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.153     ; 0.999      ;
+-------+------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                           ;
+--------+----------------------------------------------------+------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.595  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[9]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.151     ; 1.749      ;
; 0.595  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[8]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.151     ; 1.749      ;
; 0.692  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[16]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.152     ; 1.651      ;
; 0.692  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[10]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.152     ; 1.651      ;
; 0.692  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[11]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.152     ; 1.651      ;
; 0.692  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[14]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.152     ; 1.651      ;
; 0.692  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[13]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.152     ; 1.651      ;
; 0.692  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[7]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.152     ; 1.651      ;
; 0.692  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[27]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.152     ; 1.651      ;
; 0.692  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[28]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.152     ; 1.651      ;
; 0.692  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[26]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.152     ; 1.651      ;
; 0.692  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[25]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.152     ; 1.651      ;
; 0.692  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[18]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.152     ; 1.651      ;
; 0.692  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[29]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.152     ; 1.651      ;
; 0.692  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[30]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.152     ; 1.651      ;
; 0.692  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[31]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.152     ; 1.651      ;
; 0.692  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[0]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.152     ; 1.651      ;
; 0.847  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|cyc_i_r                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.153     ; 1.495      ;
; 0.919  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[15]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.152     ; 1.424      ;
; 0.919  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[12]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.152     ; 1.424      ;
; 0.919  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[2]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.152     ; 1.424      ;
; 0.919  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[1]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.152     ; 1.424      ;
; 0.919  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[6]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.152     ; 1.424      ;
; 0.919  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[5]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.152     ; 1.424      ;
; 0.919  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[3]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.152     ; 1.424      ;
; 0.919  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[4]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.152     ; 1.424      ;
; 0.919  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[24]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.152     ; 1.424      ;
; 0.919  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[23]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.152     ; 1.424      ;
; 0.919  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[22]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.152     ; 1.424      ;
; 0.919  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[21]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.152     ; 1.424      ;
; 0.919  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[17]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.152     ; 1.424      ;
; 0.919  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[19]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.152     ; 1.424      ;
; 0.919  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[20]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.152     ; 1.424      ;
; 1.035  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|state.WAIT_WRITE_ACK_ST ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.151     ; 1.309      ;
; 1.037  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|state.WAIT_READ_ACK_ST  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.151     ; 1.307      ;
; 1.039  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|state.WRITE_WAIT_ST     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.151     ; 1.305      ;
; 1.121  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|state.READ_WAIT_ST      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.152     ; 1.222      ;
; 1.167  ; sdram_controller:sdram_controller_inst|dat_o_r[8]  ; sdram_rw:rw_inst|number[8]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.150     ; 1.178      ;
; 1.174  ; sdram_controller:sdram_controller_inst|dat_o_r[11] ; sdram_rw:rw_inst|number[11]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.151     ; 1.170      ;
; 1.178  ; sdram_controller:sdram_controller_inst|dat_o_r[29] ; sdram_rw:rw_inst|number[29]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.151     ; 1.166      ;
; 1.183  ; sdram_controller:sdram_controller_inst|dat_o_r[25] ; sdram_rw:rw_inst|number[25]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.151     ; 1.161      ;
; 1.189  ; sdram_controller:sdram_controller_inst|dat_o_r[31] ; sdram_rw:rw_inst|number[31]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.151     ; 1.155      ;
; 1.192  ; sdram_controller:sdram_controller_inst|dat_o_r[14] ; sdram_rw:rw_inst|number[14]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.151     ; 1.152      ;
; 1.194  ; sdram_controller:sdram_controller_inst|dat_o_r[18] ; sdram_rw:rw_inst|number[18]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.151     ; 1.150      ;
; 1.195  ; sdram_controller:sdram_controller_inst|dat_o_r[6]  ; sdram_rw:rw_inst|number[6]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.151     ; 1.149      ;
; 1.197  ; sdram_controller:sdram_controller_inst|dat_o_r[9]  ; sdram_rw:rw_inst|number[9]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.150     ; 1.148      ;
; 1.202  ; sdram_controller:sdram_controller_inst|dat_o_r[3]  ; sdram_rw:rw_inst|number[3]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.151     ; 1.142      ;
; 1.204  ; sdram_controller:sdram_controller_inst|dat_o_r[27] ; sdram_rw:rw_inst|number[27]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.151     ; 1.140      ;
; 1.206  ; sdram_controller:sdram_controller_inst|dat_o_r[23] ; sdram_rw:rw_inst|number[23]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.151     ; 1.138      ;
; 1.215  ; sdram_controller:sdram_controller_inst|dat_o_r[12] ; sdram_rw:rw_inst|number[12]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.151     ; 1.129      ;
; 1.299  ; sdram_controller:sdram_controller_inst|dat_o_r[7]  ; sdram_rw:rw_inst|number[7]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.151     ; 1.045      ;
; 1.302  ; sdram_controller:sdram_controller_inst|dat_o_r[13] ; sdram_rw:rw_inst|number[13]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.151     ; 1.042      ;
; 1.302  ; sdram_controller:sdram_controller_inst|dat_o_r[0]  ; sdram_rw:rw_inst|number[0]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.151     ; 1.042      ;
; 1.311  ; sdram_controller:sdram_controller_inst|dat_o_r[30] ; sdram_rw:rw_inst|number[30]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.151     ; 1.033      ;
; 1.314  ; sdram_controller:sdram_controller_inst|dat_o_r[16] ; sdram_rw:rw_inst|number[16]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.151     ; 1.030      ;
; 1.317  ; sdram_controller:sdram_controller_inst|dat_o_r[26] ; sdram_rw:rw_inst|number[26]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.151     ; 1.027      ;
; 1.321  ; sdram_controller:sdram_controller_inst|dat_o_r[15] ; sdram_rw:rw_inst|number[15]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.151     ; 1.023      ;
; 1.322  ; sdram_controller:sdram_controller_inst|dat_o_r[10] ; sdram_rw:rw_inst|number[10]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.151     ; 1.022      ;
; 1.345  ; sdram_controller:sdram_controller_inst|dat_o_r[2]  ; sdram_rw:rw_inst|number[2]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.151     ; 0.999      ;
; 1.345  ; sdram_controller:sdram_controller_inst|dat_o_r[28] ; sdram_rw:rw_inst|number[28]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.151     ; 0.999      ;
; 1.351  ; sdram_controller:sdram_controller_inst|dat_o_r[17] ; sdram_rw:rw_inst|number[17]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.151     ; 0.993      ;
; 1.351  ; sdram_controller:sdram_controller_inst|dat_o_r[20] ; sdram_rw:rw_inst|number[20]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.151     ; 0.993      ;
; 1.355  ; sdram_controller:sdram_controller_inst|dat_o_r[19] ; sdram_rw:rw_inst|number[19]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.151     ; 0.989      ;
; 1.375  ; sdram_controller:sdram_controller_inst|dat_o_r[21] ; sdram_rw:rw_inst|number[21]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.151     ; 0.969      ;
; 1.382  ; sdram_controller:sdram_controller_inst|dat_o_r[1]  ; sdram_rw:rw_inst|number[1]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.151     ; 0.962      ;
; 1.495  ; sdram_controller:sdram_controller_inst|dat_o_r[24] ; sdram_rw:rw_inst|number[24]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.151     ; 0.849      ;
; 1.496  ; sdram_controller:sdram_controller_inst|dat_o_r[22] ; sdram_rw:rw_inst|number[22]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.151     ; 0.848      ;
; 1.521  ; sdram_controller:sdram_controller_inst|dat_o_r[5]  ; sdram_rw:rw_inst|number[5]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.151     ; 0.823      ;
; 1.521  ; sdram_controller:sdram_controller_inst|dat_o_r[4]  ; sdram_rw:rw_inst|number[4]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.151     ; 0.823      ;
; 13.968 ; sdram_rw:rw_inst|rw_cntr[13]                       ; sdram_rw:rw_inst|mem_value[27]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.057     ; 5.970      ;
; 13.981 ; sdram_rw:rw_inst|rw_cntr[13]                       ; sdram_rw:rw_inst|mem_value[16]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.057     ; 5.957      ;
; 13.981 ; sdram_rw:rw_inst|rw_cntr[13]                       ; sdram_rw:rw_inst|mem_value[20]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.057     ; 5.957      ;
; 13.981 ; sdram_rw:rw_inst|rw_cntr[13]                       ; sdram_rw:rw_inst|mem_value[21]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.057     ; 5.957      ;
; 13.981 ; sdram_rw:rw_inst|rw_cntr[13]                       ; sdram_rw:rw_inst|mem_value[22]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.057     ; 5.957      ;
; 13.981 ; sdram_rw:rw_inst|rw_cntr[13]                       ; sdram_rw:rw_inst|mem_value[23]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.057     ; 5.957      ;
; 13.981 ; sdram_rw:rw_inst|rw_cntr[13]                       ; sdram_rw:rw_inst|mem_value[29]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.057     ; 5.957      ;
; 13.981 ; sdram_rw:rw_inst|rw_cntr[13]                       ; sdram_rw:rw_inst|mem_value[31]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.057     ; 5.957      ;
; 14.069 ; sdram_rw:rw_inst|rw_cntr[3]                        ; sdram_rw:rw_inst|mem_value[27]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 5.867      ;
; 14.081 ; sdram_rw:rw_inst|rw_cntr[3]                        ; sdram_rw:rw_inst|mem_value[16]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 5.855      ;
; 14.081 ; sdram_rw:rw_inst|rw_cntr[3]                        ; sdram_rw:rw_inst|mem_value[20]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 5.855      ;
; 14.081 ; sdram_rw:rw_inst|rw_cntr[3]                        ; sdram_rw:rw_inst|mem_value[21]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 5.855      ;
; 14.081 ; sdram_rw:rw_inst|rw_cntr[3]                        ; sdram_rw:rw_inst|mem_value[22]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 5.855      ;
; 14.081 ; sdram_rw:rw_inst|rw_cntr[3]                        ; sdram_rw:rw_inst|mem_value[23]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 5.855      ;
; 14.081 ; sdram_rw:rw_inst|rw_cntr[3]                        ; sdram_rw:rw_inst|mem_value[29]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 5.855      ;
; 14.081 ; sdram_rw:rw_inst|rw_cntr[3]                        ; sdram_rw:rw_inst|mem_value[31]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 5.855      ;
; 14.110 ; sdram_rw:rw_inst|rw_cntr[13]                       ; sdram_rw:rw_inst|rw_cntr[3]              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.059     ; 5.826      ;
; 14.122 ; sdram_rw:rw_inst|rw_cntr[13]                       ; sdram_rw:rw_inst|rw_cntr[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.061     ; 5.812      ;
; 14.122 ; sdram_rw:rw_inst|rw_cntr[13]                       ; sdram_rw:rw_inst|rw_cntr[1]              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.061     ; 5.812      ;
; 14.122 ; sdram_rw:rw_inst|rw_cntr[13]                       ; sdram_rw:rw_inst|rw_cntr[2]              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.061     ; 5.812      ;
; 14.122 ; sdram_rw:rw_inst|rw_cntr[13]                       ; sdram_rw:rw_inst|rw_cntr[4]              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.061     ; 5.812      ;
; 14.122 ; sdram_rw:rw_inst|rw_cntr[13]                       ; sdram_rw:rw_inst|rw_cntr[5]              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.061     ; 5.812      ;
; 14.122 ; sdram_rw:rw_inst|rw_cntr[13]                       ; sdram_rw:rw_inst|rw_cntr[6]              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.061     ; 5.812      ;
; 14.122 ; sdram_rw:rw_inst|rw_cntr[13]                       ; sdram_rw:rw_inst|rw_cntr[7]              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.061     ; 5.812      ;
; 14.122 ; sdram_rw:rw_inst|rw_cntr[13]                       ; sdram_rw:rw_inst|rw_cntr[8]              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.061     ; 5.812      ;
; 14.122 ; sdram_rw:rw_inst|rw_cntr[13]                       ; sdram_rw:rw_inst|rw_cntr[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.061     ; 5.812      ;
; 14.122 ; sdram_rw:rw_inst|rw_cntr[13]                       ; sdram_rw:rw_inst|rw_cntr[10]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.061     ; 5.812      ;
; 14.122 ; sdram_rw:rw_inst|rw_cntr[13]                       ; sdram_rw:rw_inst|rw_cntr[11]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.061     ; 5.812      ;
; 14.129 ; sdram_rw:rw_inst|rw_cntr[13]                       ; sdram_rw:rw_inst|rw_cntr[12]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.061     ; 5.805      ;
; 14.129 ; sdram_rw:rw_inst|rw_cntr[13]                       ; sdram_rw:rw_inst|rw_cntr[13]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.061     ; 5.805      ;
; 14.129 ; sdram_rw:rw_inst|rw_cntr[13]                       ; sdram_rw:rw_inst|rw_cntr[14]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.061     ; 5.805      ;
+--------+----------------------------------------------------+------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                    ; To Node                                                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.358 ; sdram_controller:sdram_controller_inst|ack_o_r                               ; sdram_controller:sdram_controller_inst|ack_o_r                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; sdram_controller:sdram_controller_inst|current_state.REFRESH_WAIT_ST         ; sdram_controller:sdram_controller_inst|current_state.REFRESH_WAIT_ST         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_controller:sdram_controller_inst|do_refresh                            ; sdram_controller:sdram_controller_inst|do_refresh                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_controller:sdram_controller_inst|current_init_state.INIT_WAIT_PRE      ; sdram_controller:sdram_controller_inst|current_init_state.INIT_WAIT_PRE      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_controller:sdram_controller_inst|current_init_state.INIT_IDLE          ; sdram_controller:sdram_controller_inst|current_init_state.INIT_IDLE          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_controller:sdram_controller_inst|current_init_state.INIT_WAIT_200us    ; sdram_controller:sdram_controller_inst|current_init_state.INIT_WAIT_200us    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_controller:sdram_controller_inst|init_pre_cntr[0]                      ; sdram_controller:sdram_controller_inst|init_pre_cntr[0]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_controller:sdram_controller_inst|init_pre_cntr[1]                      ; sdram_controller:sdram_controller_inst|init_pre_cntr[1]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_controller:sdram_controller_inst|init_pre_cntr[2]                      ; sdram_controller:sdram_controller_inst|init_pre_cntr[2]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_controller:sdram_controller_inst|init_pre_cntr[3]                      ; sdram_controller:sdram_controller_inst|init_pre_cntr[3]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_controller:sdram_controller_inst|stb_i_r                               ; sdram_controller:sdram_controller_inst|stb_i_r                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_controller:sdram_controller_inst|trcd_cntr[1]                          ; sdram_controller:sdram_controller_inst|trcd_cntr[1]                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_controller:sdram_controller_inst|current_init_state.INIT_WAIT_MODE_REG ; sdram_controller:sdram_controller_inst|current_init_state.INIT_WAIT_MODE_REG ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_controller:sdram_controller_inst|init_done                             ; sdram_controller:sdram_controller_inst|init_done                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_controller:sdram_controller_inst|current_state.WAIT_ACT_ST             ; sdram_controller:sdram_controller_inst|current_state.WAIT_ACT_ST             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_controller:sdram_controller_inst|trc_cntr[1]                           ; sdram_controller:sdram_controller_inst|trc_cntr[1]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_controller:sdram_controller_inst|trc_cntr[2]                           ; sdram_controller:sdram_controller_inst|trc_cntr[2]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_controller:sdram_controller_inst|current_state.WAIT_PRE_ST             ; sdram_controller:sdram_controller_inst|current_state.WAIT_PRE_ST             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.362 ; sdram_controller:sdram_controller_inst|trcd_cntr[0]                          ; sdram_controller:sdram_controller_inst|trcd_cntr[0]                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.580      ;
; 0.362 ; sdram_controller:sdram_controller_inst|trc_cntr[0]                           ; sdram_controller:sdram_controller_inst|trc_cntr[0]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.580      ;
; 0.374 ; sdram_controller:sdram_controller_inst|dat_i_r[5]                            ; sdram_controller:sdram_controller_inst|dram_dq_r[5]                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.592      ;
; 0.375 ; sdram_controller:sdram_controller_inst|current_state.READ1_ST                ; sdram_controller:sdram_controller_inst|current_state.READ2_ST                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; sdram_controller:sdram_controller_inst|current_state.READ2_ST                ; sdram_controller:sdram_controller_inst|current_state.READ3_ST                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.593      ;
; 0.376 ; sdram_controller:sdram_controller_inst|dat_i_r[4]                            ; sdram_controller:sdram_controller_inst|dram_dq_r[4]                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.594      ;
; 0.377 ; sdram_controller:sdram_controller_inst|address_r[2]                          ; sdram_controller:sdram_controller_inst|dram_addr_r[2]                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.595      ;
; 0.380 ; sdram_controller:sdram_controller_inst|current_state.WAIT_ACT_ST             ; sdram_controller:sdram_controller_inst|current_state.WRITE0_ST               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.598      ;
; 0.382 ; sdram_controller:sdram_controller_inst|current_state.WAIT_ACT_ST             ; sdram_controller:sdram_controller_inst|current_state.READ0_ST                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.600      ;
; 0.391 ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[24]                     ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[24]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.609      ;
; 0.392 ; sdram_controller:sdram_controller_inst|current_state.REFRESH_WAIT_ST         ; sdram_controller:sdram_controller_inst|current_state.IDLE_ST                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.610      ;
; 0.394 ; sdram_controller:sdram_controller_inst|trcd_cntr[2]                          ; sdram_controller:sdram_controller_inst|current_init_state.INIT_DONE_ST       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.612      ;
; 0.395 ; sdram_controller:sdram_controller_inst|current_state.READ0_ST                ; sdram_controller:sdram_controller_inst|current_state.READ1_ST                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.613      ;
; 0.395 ; sdram_rw:rw_inst|dat_i_r[20]                                                 ; sdram_controller:sdram_controller_inst|dat_i_r[20]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.151      ; 0.723      ;
; 0.400 ; sdram_controller:sdram_controller_inst|init_done                             ; sdram_controller:sdram_controller_inst|current_init_state.INIT_WAIT_200us    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.618      ;
; 0.400 ; sdram_controller:sdram_controller_inst|trcd_cntr[0]                          ; sdram_controller:sdram_controller_inst|trcd_cntr[1]                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.618      ;
; 0.414 ; sdram_rw:rw_inst|dat_i_r[18]                                                 ; sdram_controller:sdram_controller_inst|dat_i_r[18]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.151      ; 0.742      ;
; 0.416 ; sdram_rw:rw_inst|dat_i_r[4]                                                  ; sdram_controller:sdram_controller_inst|dat_i_r[4]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.151      ; 0.744      ;
; 0.421 ; sdram_controller:sdram_controller_inst|current_state.WRITE0_ST               ; sdram_controller:sdram_controller_inst|dram_dq_r[10]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.639      ;
; 0.423 ; sdram_controller:sdram_controller_inst|current_state.WRITE0_ST               ; sdram_controller:sdram_controller_inst|dram_dq_r[6]                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.641      ;
; 0.424 ; sdram_controller:sdram_controller_inst|current_state.WRITE0_ST               ; sdram_controller:sdram_controller_inst|dram_dq_r[7]                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.642      ;
; 0.431 ; sdram_controller:sdram_controller_inst|current_state.REFRESH_ST              ; sdram_controller:sdram_controller_inst|trc_cntr[1]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.649      ;
; 0.436 ; sdram_controller:sdram_controller_inst|current_state.REFRESH_ST              ; sdram_controller:sdram_controller_inst|current_state.REFRESH_WAIT_ST         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.654      ;
; 0.436 ; sdram_controller:sdram_controller_inst|current_state.REFRESH_ST              ; sdram_controller:sdram_controller_inst|trc_cntr[0]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.654      ;
; 0.479 ; sdram_controller:sdram_controller_inst|current_state.READ3_ST                ; sdram_controller:sdram_controller_inst|current_state.READ4_ST                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.697      ;
; 0.480 ; sdram_controller:sdram_controller_inst|current_init_state.INIT_WAIT_200us    ; sdram_controller:sdram_controller_inst|current_init_state.INIT_INIT_PRE      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.698      ;
; 0.484 ; sdram_controller:sdram_controller_inst|current_init_state.INIT_WAIT_MODE_REG ; sdram_controller:sdram_controller_inst|current_init_state.INIT_DONE_ST       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.702      ;
; 0.505 ; sdram_controller:sdram_controller_inst|address_r[9]                          ; sdram_controller:sdram_controller_inst|dram_addr_r[1]                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.722      ;
; 0.515 ; sdram_controller:sdram_controller_inst|current_state.PRE_ST                  ; sdram_controller:sdram_controller_inst|trc_cntr[3]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.733      ;
; 0.527 ; sdram_controller:sdram_controller_inst|address_r[6]                          ; sdram_controller:sdram_controller_inst|dram_addr_r[6]                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.744      ;
; 0.527 ; sdram_controller:sdram_controller_inst|address_r[15]                         ; sdram_controller:sdram_controller_inst|dram_addr_r[7]                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.744      ;
; 0.531 ; sdram_rw:rw_inst|dat_i_r[5]                                                  ; sdram_controller:sdram_controller_inst|dat_i_r[5]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.151      ; 0.859      ;
; 0.532 ; sdram_controller:sdram_controller_inst|dat_i_r[15]                           ; sdram_controller:sdram_controller_inst|dram_dq_r[15]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.751      ;
; 0.537 ; sdram_controller:sdram_controller_inst|dat_i_r[19]                           ; sdram_controller:sdram_controller_inst|dram_dq_r[3]                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.756      ;
; 0.537 ; sdram_controller:sdram_controller_inst|current_init_state.INIT_INIT_PRE      ; sdram_controller:sdram_controller_inst|init_pre_cntr[1]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.755      ;
; 0.538 ; sdram_controller:sdram_controller_inst|current_init_state.INIT_INIT_PRE      ; sdram_controller:sdram_controller_inst|init_pre_cntr[2]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.756      ;
; 0.553 ; sdram_controller:sdram_controller_inst|dat_i_r[21]                           ; sdram_controller:sdram_controller_inst|dram_dq_r[5]                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.771      ;
; 0.553 ; sdram_controller:sdram_controller_inst|dat_i_r[3]                            ; sdram_controller:sdram_controller_inst|dram_dq_r[3]                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.771      ;
; 0.554 ; sdram_controller:sdram_controller_inst|dat_i_r[20]                           ; sdram_controller:sdram_controller_inst|dram_dq_r[4]                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.772      ;
; 0.556 ; sdram_controller:sdram_controller_inst|address_r[7]                          ; sdram_controller:sdram_controller_inst|dram_addr_r[7]                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.774      ;
; 0.557 ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[12]                     ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[12]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.775      ;
; 0.557 ; sdram_controller:sdram_controller_inst|address_r[14]                         ; sdram_controller:sdram_controller_inst|dram_addr_r[6]                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.775      ;
; 0.558 ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[2]                      ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[2]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.776      ;
; 0.558 ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[9]                      ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[9]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.776      ;
; 0.558 ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[11]                     ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[11]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.776      ;
; 0.558 ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[15]                     ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[15]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.776      ;
; 0.559 ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[1]                      ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[1]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.777      ;
; 0.559 ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[7]                      ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[7]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.777      ;
; 0.559 ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[8]                      ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[8]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.777      ;
; 0.559 ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[14]                     ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[14]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.777      ;
; 0.559 ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[17]                     ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[17]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.777      ;
; 0.559 ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[18]                     ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[18]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.777      ;
; 0.560 ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[4]                      ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[4]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.778      ;
; 0.560 ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[10]                     ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[10]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.778      ;
; 0.560 ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[13]                     ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[13]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.778      ;
; 0.560 ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[16]                     ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[16]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.778      ;
; 0.560 ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[23]                     ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[23]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.778      ;
; 0.561 ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[20]                     ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[20]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.779      ;
; 0.563 ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[3]                      ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[3]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.781      ;
; 0.563 ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[5]                      ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[5]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.781      ;
; 0.564 ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[19]                     ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[19]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.782      ;
; 0.564 ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[21]                     ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[21]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.782      ;
; 0.569 ; sdram_controller:sdram_controller_inst|init_pre_cntr[1]                      ; sdram_controller:sdram_controller_inst|init_pre_cntr[2]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.787      ;
; 0.570 ; sdram_controller:sdram_controller_inst|wait_200us_cntr[2]                    ; sdram_controller:sdram_controller_inst|wait_200us_cntr[2]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; sdram_controller:sdram_controller_inst|wait_200us_cntr[3]                    ; sdram_controller:sdram_controller_inst|wait_200us_cntr[3]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; sdram_controller:sdram_controller_inst|wait_200us_cntr[6]                    ; sdram_controller:sdram_controller_inst|wait_200us_cntr[6]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; sdram_controller:sdram_controller_inst|wait_200us_cntr[13]                   ; sdram_controller:sdram_controller_inst|wait_200us_cntr[13]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570 ; sdram_rw:rw_inst|dat_i_r[14]                                                 ; sdram_controller:sdram_controller_inst|dat_i_r[14]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.150      ; 0.897      ;
; 0.571 ; sdram_controller:sdram_controller_inst|wait_200us_cntr[5]                    ; sdram_controller:sdram_controller_inst|wait_200us_cntr[5]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; sdram_controller:sdram_controller_inst|wait_200us_cntr[11]                   ; sdram_controller:sdram_controller_inst|wait_200us_cntr[11]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; sdram_controller:sdram_controller_inst|wait_200us_cntr[14]                   ; sdram_controller:sdram_controller_inst|wait_200us_cntr[14]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.571 ; sdram_controller:sdram_controller_inst|wait_200us_cntr[15]                   ; sdram_controller:sdram_controller_inst|wait_200us_cntr[15]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.572 ; sdram_controller:sdram_controller_inst|wait_200us_cntr[1]                    ; sdram_controller:sdram_controller_inst|wait_200us_cntr[1]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; sdram_controller:sdram_controller_inst|wait_200us_cntr[4]                    ; sdram_controller:sdram_controller_inst|wait_200us_cntr[4]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; sdram_controller:sdram_controller_inst|wait_200us_cntr[8]                    ; sdram_controller:sdram_controller_inst|wait_200us_cntr[8]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; sdram_controller:sdram_controller_inst|wait_200us_cntr[10]                   ; sdram_controller:sdram_controller_inst|wait_200us_cntr[10]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572 ; sdram_controller:sdram_controller_inst|wait_200us_cntr[12]                   ; sdram_controller:sdram_controller_inst|wait_200us_cntr[12]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.573 ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[6]                      ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[6]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.574 ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[22]                     ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[22]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.792      ;
; 0.574 ; sdram_controller:sdram_controller_inst|wait_200us_cntr[7]                    ; sdram_controller:sdram_controller_inst|wait_200us_cntr[7]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.793      ;
; 0.574 ; sdram_controller:sdram_controller_inst|wait_200us_cntr[9]                    ; sdram_controller:sdram_controller_inst|wait_200us_cntr[9]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.793      ;
; 0.576 ; sdram_rw:rw_inst|dat_i_r[2]                                                  ; sdram_controller:sdram_controller_inst|dat_i_r[2]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.151      ; 0.904      ;
+-------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                           ;
+-------+----------------------------------------------------+------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.358 ; sdram_rw:rw_inst|state.WAIT_READ_ACK_ST            ; sdram_rw:rw_inst|state.WAIT_READ_ACK_ST  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_rw:rw_inst|state.WAIT_WRITE_ACK_ST           ; sdram_rw:rw_inst|state.WAIT_WRITE_ACK_ST ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_rw:rw_inst|cyc_i_r                           ; sdram_rw:rw_inst|cyc_i_r                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_rw:rw_inst|red_led_r[0]                      ; sdram_rw:rw_inst|red_led_r[0]            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_rw:rw_inst|state.DONE_ST                     ; sdram_rw:rw_inst|state.DONE_ST           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; sdram_rw:rw_inst|green_led_r[0]                    ; sdram_rw:rw_inst|green_led_r[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; sdram_rw:rw_inst|we_i_r                            ; sdram_rw:rw_inst|we_i_r                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.391 ; sdram_rw:rw_inst|red_led_r[0]                      ; sdram_rw:rw_inst|green_led_r[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.610      ;
; 0.392 ; sdram_rw:rw_inst|mem_value[3]                      ; sdram_rw:rw_inst|dat_i_r[3]              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.610      ;
; 0.400 ; sdram_controller:sdram_controller_inst|dat_o_r[5]  ; sdram_rw:rw_inst|number[5]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.152      ; 0.729      ;
; 0.401 ; sdram_controller:sdram_controller_inst|dat_o_r[4]  ; sdram_rw:rw_inst|number[4]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.152      ; 0.730      ;
; 0.424 ; sdram_controller:sdram_controller_inst|dat_o_r[24] ; sdram_rw:rw_inst|number[24]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.152      ; 0.753      ;
; 0.426 ; sdram_controller:sdram_controller_inst|dat_o_r[22] ; sdram_rw:rw_inst|number[22]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.152      ; 0.755      ;
; 0.499 ; sdram_rw:rw_inst|state.WRITE_WAIT_ST               ; sdram_rw:rw_inst|state.WRITE_ST          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.718      ;
; 0.503 ; sdram_rw:rw_inst|state.WRITE_WAIT_ST               ; sdram_rw:rw_inst|state.START_READ_ST     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.722      ;
; 0.507 ; sdram_controller:sdram_controller_inst|dat_o_r[1]  ; sdram_rw:rw_inst|number[1]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.152      ; 0.836      ;
; 0.531 ; sdram_rw:rw_inst|mem_value[23]                     ; sdram_rw:rw_inst|dat_i_r[23]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.750      ;
; 0.537 ; sdram_controller:sdram_controller_inst|dat_o_r[19] ; sdram_rw:rw_inst|number[19]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.152      ; 0.866      ;
; 0.545 ; sdram_controller:sdram_controller_inst|dat_o_r[21] ; sdram_rw:rw_inst|number[21]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.152      ; 0.874      ;
; 0.555 ; sdram_rw:rw_inst|state.READ_ST                     ; sdram_rw:rw_inst|we_i_r                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.773      ;
; 0.561 ; sdram_rw:rw_inst|rw_cntr[23]                       ; sdram_rw:rw_inst|rw_cntr[23]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.779      ;
; 0.561 ; sdram_rw:rw_inst|rw_cntr[21]                       ; sdram_rw:rw_inst|rw_cntr[21]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.779      ;
; 0.564 ; sdram_rw:rw_inst|rw_cntr[22]                       ; sdram_rw:rw_inst|rw_cntr[22]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.782      ;
; 0.571 ; sdram_rw:rw_inst|rw_cntr[13]                       ; sdram_rw:rw_inst|rw_cntr[13]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.789      ;
; 0.572 ; sdram_controller:sdram_controller_inst|dat_o_r[20] ; sdram_rw:rw_inst|number[20]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.152      ; 0.901      ;
; 0.572 ; sdram_rw:rw_inst|rw_cntr[12]                       ; sdram_rw:rw_inst|rw_cntr[12]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.790      ;
; 0.573 ; sdram_rw:rw_inst|rw_cntr[10]                       ; sdram_rw:rw_inst|rw_cntr[10]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.791      ;
; 0.574 ; sdram_controller:sdram_controller_inst|dat_o_r[2]  ; sdram_rw:rw_inst|number[2]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.152      ; 0.903      ;
; 0.574 ; sdram_rw:rw_inst|state.WAIT_WRITE_ACK_ST           ; sdram_rw:rw_inst|state.WRITE_WAIT_ST     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.793      ;
; 0.574 ; sdram_rw:rw_inst|rw_cntr[14]                       ; sdram_rw:rw_inst|rw_cntr[14]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.792      ;
; 0.574 ; sdram_rw:rw_inst|rw_cntr[19]                       ; sdram_rw:rw_inst|rw_cntr[19]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.792      ;
; 0.575 ; sdram_controller:sdram_controller_inst|dat_o_r[17] ; sdram_rw:rw_inst|number[17]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.152      ; 0.904      ;
; 0.575 ; sdram_rw:rw_inst|state.READ_ST                     ; sdram_rw:rw_inst|state.WAIT_READ_ACK_ST  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.794      ;
; 0.576 ; sdram_rw:rw_inst|rw_cntr[20]                       ; sdram_rw:rw_inst|rw_cntr[20]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.794      ;
; 0.577 ; sdram_rw:rw_inst|rw_cntr[7]                        ; sdram_rw:rw_inst|rw_cntr[7]              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.795      ;
; 0.577 ; sdram_rw:rw_inst|rw_cntr[9]                        ; sdram_rw:rw_inst|rw_cntr[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.795      ;
; 0.577 ; sdram_rw:rw_inst|rw_cntr[11]                       ; sdram_rw:rw_inst|rw_cntr[11]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.795      ;
; 0.578 ; sdram_rw:rw_inst|state.START_READ_ST               ; sdram_rw:rw_inst|state.READ_ST           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.797      ;
; 0.578 ; sdram_rw:rw_inst|rw_cntr[1]                        ; sdram_rw:rw_inst|rw_cntr[1]              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.796      ;
; 0.578 ; sdram_rw:rw_inst|rw_cntr[17]                       ; sdram_rw:rw_inst|rw_cntr[17]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.796      ;
; 0.579 ; sdram_rw:rw_inst|rw_cntr[2]                        ; sdram_rw:rw_inst|rw_cntr[2]              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.797      ;
; 0.580 ; sdram_rw:rw_inst|rw_cntr[5]                        ; sdram_rw:rw_inst|rw_cntr[5]              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.798      ;
; 0.580 ; sdram_rw:rw_inst|rw_cntr[8]                        ; sdram_rw:rw_inst|rw_cntr[8]              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.798      ;
; 0.580 ; sdram_rw:rw_inst|rw_cntr[18]                       ; sdram_rw:rw_inst|rw_cntr[18]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.798      ;
; 0.582 ; sdram_rw:rw_inst|rw_cntr[16]                       ; sdram_rw:rw_inst|rw_cntr[16]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.800      ;
; 0.583 ; sdram_rw:rw_inst|rw_cntr[6]                        ; sdram_rw:rw_inst|rw_cntr[6]              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.801      ;
; 0.586 ; sdram_controller:sdram_controller_inst|dat_o_r[28] ; sdram_rw:rw_inst|number[28]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.153      ; 0.916      ;
; 0.593 ; sdram_rw:rw_inst|state.WRITE_ST                    ; sdram_rw:rw_inst|state.WAIT_WRITE_ACK_ST ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.812      ;
; 0.602 ; sdram_rw:rw_inst|rw_cntr[0]                        ; sdram_rw:rw_inst|rw_cntr[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.820      ;
; 0.604 ; sdram_controller:sdram_controller_inst|dat_o_r[26] ; sdram_rw:rw_inst|number[26]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.153      ; 0.934      ;
; 0.605 ; sdram_controller:sdram_controller_inst|dat_o_r[10] ; sdram_rw:rw_inst|number[10]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.153      ; 0.935      ;
; 0.605 ; sdram_rw:rw_inst|state.DONE_ST                     ; sdram_rw:rw_inst|green_led_r[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.824      ;
; 0.611 ; sdram_controller:sdram_controller_inst|dat_o_r[15] ; sdram_rw:rw_inst|number[15]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.153      ; 0.941      ;
; 0.611 ; sdram_controller:sdram_controller_inst|dat_o_r[30] ; sdram_rw:rw_inst|number[30]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.153      ; 0.941      ;
; 0.612 ; sdram_controller:sdram_controller_inst|dat_o_r[16] ; sdram_rw:rw_inst|number[16]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.153      ; 0.942      ;
; 0.614 ; sdram_controller:sdram_controller_inst|dat_o_r[0]  ; sdram_rw:rw_inst|number[0]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.153      ; 0.944      ;
; 0.625 ; sdram_controller:sdram_controller_inst|dat_o_r[13] ; sdram_rw:rw_inst|number[13]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.153      ; 0.955      ;
; 0.630 ; sdram_controller:sdram_controller_inst|dat_o_r[7]  ; sdram_rw:rw_inst|number[7]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.152      ; 0.959      ;
; 0.679 ; sdram_rw:rw_inst|mem_value[16]                     ; sdram_rw:rw_inst|dat_i_r[16]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.898      ;
; 0.695 ; sdram_rw:rw_inst|mem_value[28]                     ; sdram_rw:rw_inst|dat_i_r[28]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 0.912      ;
; 0.703 ; sdram_rw:rw_inst|rw_cntr[4]                        ; sdram_rw:rw_inst|rw_cntr[4]              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.921      ;
; 0.708 ; sdram_rw:rw_inst|rw_cntr[15]                       ; sdram_rw:rw_inst|rw_cntr[15]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.926      ;
; 0.711 ; sdram_controller:sdram_controller_inst|dat_o_r[12] ; sdram_rw:rw_inst|number[12]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.153      ; 1.041      ;
; 0.713 ; sdram_controller:sdram_controller_inst|dat_o_r[27] ; sdram_rw:rw_inst|number[27]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.153      ; 1.043      ;
; 0.726 ; sdram_controller:sdram_controller_inst|dat_o_r[3]  ; sdram_rw:rw_inst|number[3]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.152      ; 1.055      ;
; 0.726 ; sdram_controller:sdram_controller_inst|dat_o_r[23] ; sdram_rw:rw_inst|number[23]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.152      ; 1.055      ;
; 0.727 ; sdram_controller:sdram_controller_inst|dat_o_r[9]  ; sdram_rw:rw_inst|number[9]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.153      ; 1.057      ;
; 0.728 ; sdram_rw:rw_inst|mem_value[2]                      ; sdram_rw:rw_inst|dat_i_r[2]              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 0.945      ;
; 0.731 ; sdram_controller:sdram_controller_inst|dat_o_r[6]  ; sdram_rw:rw_inst|number[6]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.152      ; 1.060      ;
; 0.732 ; sdram_controller:sdram_controller_inst|dat_o_r[14] ; sdram_rw:rw_inst|number[14]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.153      ; 1.062      ;
; 0.737 ; sdram_controller:sdram_controller_inst|dat_o_r[31] ; sdram_rw:rw_inst|number[31]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.153      ; 1.067      ;
; 0.742 ; sdram_controller:sdram_controller_inst|dat_o_r[25] ; sdram_rw:rw_inst|number[25]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.153      ; 1.072      ;
; 0.742 ; sdram_rw:rw_inst|state.WRITE_ST                    ; sdram_rw:rw_inst|we_i_r                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.960      ;
; 0.748 ; sdram_controller:sdram_controller_inst|dat_o_r[18] ; sdram_rw:rw_inst|number[18]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.152      ; 1.077      ;
; 0.748 ; sdram_controller:sdram_controller_inst|dat_o_r[29] ; sdram_rw:rw_inst|number[29]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.153      ; 1.078      ;
; 0.750 ; sdram_controller:sdram_controller_inst|dat_o_r[8]  ; sdram_rw:rw_inst|number[8]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.152      ; 1.079      ;
; 0.755 ; sdram_controller:sdram_controller_inst|dat_o_r[11] ; sdram_rw:rw_inst|number[11]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.153      ; 1.085      ;
; 0.772 ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|state.READ_WAIT_ST      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.152      ; 1.101      ;
; 0.778 ; sdram_rw:rw_inst|mem_value[11]                     ; sdram_rw:rw_inst|dat_i_r[11]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 0.995      ;
; 0.789 ; sdram_rw:rw_inst|state.START_WRITE_ST              ; sdram_rw:rw_inst|mem_value[2]            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.008      ;
; 0.792 ; sdram_rw:rw_inst|state.START_WRITE_ST              ; sdram_rw:rw_inst|mem_value[3]            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.011      ;
; 0.796 ; sdram_rw:rw_inst|state.START_WRITE_ST              ; sdram_rw:rw_inst|mem_value[18]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.015      ;
; 0.797 ; sdram_rw:rw_inst|state.START_WRITE_ST              ; sdram_rw:rw_inst|mem_value[28]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.016      ;
; 0.828 ; sdram_rw:rw_inst|mem_value[20]                     ; sdram_rw:rw_inst|dat_i_r[20]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.047      ;
; 0.835 ; sdram_rw:rw_inst|mem_value[14]                     ; sdram_rw:rw_inst|dat_i_r[14]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.053      ;
; 0.835 ; sdram_rw:rw_inst|rw_cntr[21]                       ; sdram_rw:rw_inst|rw_cntr[22]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.053      ;
; 0.845 ; sdram_rw:rw_inst|rw_cntr[13]                       ; sdram_rw:rw_inst|rw_cntr[14]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.063      ;
; 0.848 ; sdram_rw:rw_inst|rw_cntr[19]                       ; sdram_rw:rw_inst|rw_cntr[20]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.066      ;
; 0.851 ; sdram_rw:rw_inst|rw_cntr[22]                       ; sdram_rw:rw_inst|rw_cntr[23]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.069      ;
; 0.852 ; sdram_rw:rw_inst|mem_value[31]                     ; sdram_rw:rw_inst|dat_i_r[31]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.071      ;
; 0.852 ; sdram_rw:rw_inst|rw_cntr[11]                       ; sdram_rw:rw_inst|rw_cntr[12]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.070      ;
; 0.852 ; sdram_rw:rw_inst|rw_cntr[9]                        ; sdram_rw:rw_inst|rw_cntr[10]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.070      ;
; 0.852 ; sdram_rw:rw_inst|rw_cntr[7]                        ; sdram_rw:rw_inst|rw_cntr[8]              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.070      ;
; 0.853 ; sdram_rw:rw_inst|rw_cntr[1]                        ; sdram_rw:rw_inst|rw_cntr[2]              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.071      ;
; 0.853 ; sdram_rw:rw_inst|rw_cntr[17]                       ; sdram_rw:rw_inst|rw_cntr[18]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.071      ;
; 0.854 ; sdram_rw:rw_inst|rw_cntr[5]                        ; sdram_rw:rw_inst|rw_cntr[6]              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.072      ;
; 0.856 ; sdram_rw:rw_inst|mem_value[27]                     ; sdram_rw:rw_inst|dat_i_r[27]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.075      ;
; 0.859 ; sdram_rw:rw_inst|rw_cntr[12]                       ; sdram_rw:rw_inst|rw_cntr[13]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.077      ;
; 0.860 ; sdram_rw:rw_inst|mem_value[17]                     ; sdram_rw:rw_inst|dat_i_r[17]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 1.079      ;
; 0.860 ; sdram_rw:rw_inst|rw_cntr[10]                       ; sdram_rw:rw_inst|rw_cntr[11]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 1.078      ;
+-------+----------------------------------------------------+------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                        ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+---------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                    ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+---------------------------------------------------------------------------+
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|address_r[12]                      ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|address_r[13]                      ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|address_r[14]                      ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|address_r[15]                      ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|address_r[16]                      ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|address_r[17]                      ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|address_r[1]                       ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|address_r[21]                      ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|address_r[2]                       ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|address_r[3]                       ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|address_r[4]                       ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|address_r[5]                       ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|address_r[6]                       ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|address_r[7]                       ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|address_r[9]                       ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|current_init_state.INIT_IDLE       ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|current_init_state.INIT_INIT_PRE   ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|current_init_state.INIT_WAIT_200us ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|current_state.ACT_ST               ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|current_state.IDLE_ST              ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|current_state.PRE_ST               ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|current_state.READ0_ST             ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|current_state.READ1_ST             ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|current_state.READ2_ST             ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|current_state.READ3_ST             ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|current_state.READ4_ST             ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|current_state.READ_PRE_ST          ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|current_state.REFRESH_ST           ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|current_state.REFRESH_WAIT_ST      ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|current_state.WAIT_ACT_ST          ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|current_state.WAIT_PRE_ST          ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|current_state.WRITE0_ST            ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|current_state.WRITE1_ST            ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|current_state.WRITE_PRE_ST         ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_i_r[17]                        ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_i_r[18]                        ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_i_r[20]                        ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_i_r[21]                        ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_i_r[3]                         ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_i_r[4]                         ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_i_r[5]                         ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_o_r[17]                        ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_o_r[18]                        ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_o_r[19]                        ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_o_r[1]                         ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_o_r[20]                        ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_o_r[21]                        ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_o_r[22]                        ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_o_r[23]                        ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_o_r[24]                        ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_o_r[2]                         ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_o_r[3]                         ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_o_r[4]                         ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_o_r[5]                         ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_o_r[6]                         ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_o_r[7]                         ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_o_r[8]                         ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|do_refresh                         ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dram_addr_r[0]                     ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dram_addr_r[10]                    ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dram_addr_r[11]                    ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dram_addr_r[1]                     ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dram_addr_r[2]                     ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dram_addr_r[5]                     ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dram_addr_r[6]                     ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dram_addr_r[7]                     ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dram_addr_r[8]                     ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dram_addr_r[9]                     ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dram_cas_n_r                       ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dram_dq_r[0]                       ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dram_dq_r[10]                      ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dram_dq_r[11]                      ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dram_dq_r[12]                      ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dram_dq_r[13]                      ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dram_dq_r[14]                      ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dram_dq_r[15]                      ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dram_dq_r[1]                       ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dram_dq_r[2]                       ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dram_dq_r[3]                       ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dram_dq_r[4]                       ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dram_dq_r[5]                       ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dram_dq_r[6]                       ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dram_dq_r[7]                       ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dram_dq_r[8]                       ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dram_dq_r[9]                       ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dram_ras_n_r                       ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|init_done                          ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|init_pre_cntr[0]                   ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|init_pre_cntr[1]                   ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|init_pre_cntr[2]                   ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|init_pre_cntr[3]                   ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|oe_r                               ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[12]                  ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[13]                  ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[14]                  ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[15]                  ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[16]                  ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[17]                  ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[18]                  ;
; 3.504 ; 3.720        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[19]                  ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                       ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                   ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------------------+
; 9.754 ; 9.970        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[11]             ;
; 9.754 ; 9.970        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[22]             ;
; 9.754 ; 9.970        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[28]             ;
; 9.754 ; 9.970        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[29]             ;
; 9.754 ; 9.970        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[2]              ;
; 9.754 ; 9.970        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[3]              ;
; 9.754 ; 9.970        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[8]              ;
; 9.754 ; 9.970        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|green_led_r[0]          ;
; 9.754 ; 9.970        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[10]           ;
; 9.754 ; 9.970        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[11]           ;
; 9.754 ; 9.970        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[12]           ;
; 9.754 ; 9.970        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[13]           ;
; 9.754 ; 9.970        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[14]           ;
; 9.754 ; 9.970        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[15]           ;
; 9.754 ; 9.970        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[18]           ;
; 9.754 ; 9.970        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[19]           ;
; 9.754 ; 9.970        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[1]            ;
; 9.754 ; 9.970        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[28]           ;
; 9.754 ; 9.970        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[2]            ;
; 9.754 ; 9.970        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[3]            ;
; 9.754 ; 9.970        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[4]            ;
; 9.754 ; 9.970        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[5]            ;
; 9.754 ; 9.970        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[6]            ;
; 9.754 ; 9.970        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[7]            ;
; 9.754 ; 9.970        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[8]            ;
; 9.754 ; 9.970        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[9]            ;
; 9.754 ; 9.970        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|number[8]               ;
; 9.754 ; 9.970        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|number[9]               ;
; 9.754 ; 9.970        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|red_led_r[0]            ;
; 9.754 ; 9.970        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|rw_cntr[0]              ;
; 9.754 ; 9.970        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|rw_cntr[10]             ;
; 9.754 ; 9.970        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|rw_cntr[11]             ;
; 9.754 ; 9.970        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|rw_cntr[12]             ;
; 9.754 ; 9.970        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|rw_cntr[13]             ;
; 9.754 ; 9.970        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|rw_cntr[14]             ;
; 9.754 ; 9.970        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|rw_cntr[15]             ;
; 9.754 ; 9.970        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|rw_cntr[16]             ;
; 9.754 ; 9.970        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|rw_cntr[17]             ;
; 9.754 ; 9.970        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|rw_cntr[18]             ;
; 9.754 ; 9.970        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|rw_cntr[19]             ;
; 9.754 ; 9.970        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|rw_cntr[1]              ;
; 9.754 ; 9.970        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|rw_cntr[20]             ;
; 9.754 ; 9.970        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|rw_cntr[21]             ;
; 9.754 ; 9.970        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|rw_cntr[22]             ;
; 9.754 ; 9.970        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|rw_cntr[23]             ;
; 9.754 ; 9.970        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|rw_cntr[2]              ;
; 9.754 ; 9.970        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|rw_cntr[3]              ;
; 9.754 ; 9.970        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|rw_cntr[4]              ;
; 9.754 ; 9.970        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|rw_cntr[5]              ;
; 9.754 ; 9.970        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|rw_cntr[6]              ;
; 9.754 ; 9.970        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|rw_cntr[7]              ;
; 9.754 ; 9.970        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|rw_cntr[8]              ;
; 9.754 ; 9.970        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|rw_cntr[9]              ;
; 9.754 ; 9.970        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|state.DONE_ST           ;
; 9.754 ; 9.970        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|state.READ_ST           ;
; 9.754 ; 9.970        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|state.START_READ_ST     ;
; 9.754 ; 9.970        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|state.START_WRITE_ST    ;
; 9.754 ; 9.970        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|state.WAIT_READ_ACK_ST  ;
; 9.754 ; 9.970        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|state.WAIT_WRITE_ACK_ST ;
; 9.754 ; 9.970        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|state.WRITE_ST          ;
; 9.754 ; 9.970        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|state.WRITE_WAIT_ST     ;
; 9.754 ; 9.970        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|we_i_r                  ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|cyc_i_r                 ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[10]             ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[12]             ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[13]             ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[14]             ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[15]             ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[16]             ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[17]             ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[18]             ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[19]             ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[1]              ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[20]             ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[21]             ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[23]             ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[24]             ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[25]             ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[26]             ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[27]             ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[30]             ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[31]             ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[4]              ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[5]              ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[6]              ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[7]              ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[9]              ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[16]           ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[17]           ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[20]           ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[21]           ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[22]           ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[23]           ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[24]           ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[25]           ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[26]           ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[27]           ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[29]           ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[30]           ;
; 9.755 ; 9.971        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[31]           ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------+
; 9.829  ; 9.829        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.829  ; 9.829        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.829  ; 9.829        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.829  ; 9.829        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                               ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                               ;
; 10.140 ; 10.140       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                               ;
; 10.169 ; 10.169       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.169 ; 10.169       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.169 ; 10.169       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.169 ; 10.169       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                       ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                   ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 4.260 ; 4.682 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.162 ; 4.585 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.828 ; 4.256 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.669 ; 4.088 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.875 ; 4.285 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.689 ; 4.095 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.844 ; 4.268 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.707 ; 4.124 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.019 ; 4.426 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.199 ; 4.620 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.201 ; 4.615 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.197 ; 4.620 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.143 ; 4.578 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.190 ; 4.607 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.175 ; 4.596 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.260 ; 4.682 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.688 ; 4.108 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                      ;
+--------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+--------+--------+------------+------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; -2.992 ; -3.392 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -3.463 ; -3.867 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -3.156 ; -3.574 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -2.992 ; -3.392 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -3.191 ; -3.582 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -3.012 ; -3.399 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -3.172 ; -3.586 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -3.027 ; -3.425 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -3.337 ; -3.735 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -3.500 ; -3.902 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -3.501 ; -3.897 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; -3.497 ; -3.900 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; -3.458 ; -3.882 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; -3.491 ; -3.888 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; -3.475 ; -3.877 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; -3.568 ; -3.979 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; -3.009 ; -3.408 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                           ;
+----------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+----------------+------------+-------+-------+------------+------------------------------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; 3.633 ; 3.622 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 3.596 ; 3.561 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 3.633 ; 3.622 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 3.566 ; 3.533 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 3.399 ; 3.406 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 3.200 ; 3.194 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 3.554 ; 3.519 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 3.160 ; 3.145 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 3.135 ; 3.117 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 3.152 ; 3.141 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 3.450 ; 3.420 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 3.427 ; 3.394 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 3.565 ; 3.550 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_0      ; CLOCK_50   ; 3.217 ; 3.234 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_1      ; CLOCK_50   ; 3.230 ; 3.250 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 3.392 ; 3.361 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 4.602 ; 4.692 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 3.601 ; 3.579 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 3.096 ; 3.069 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 3.106 ; 3.082 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 4.602 ; 4.692 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 3.118 ; 3.097 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 3.132 ; 3.113 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 3.329 ; 3.290 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 3.344 ; 3.304 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 3.503 ; 3.488 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 3.441 ; 3.432 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 3.613 ; 3.589 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 3.419 ; 3.413 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 3.620 ; 3.593 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 3.822 ; 3.801 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 3.657 ; 3.653 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 3.145 ; 3.127 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 3.595 ; 3.559 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 4.663 ; 4.780 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]        ; CLOCK_50   ; 3.864 ; 3.940 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  LEDG[1]       ; CLOCK_50   ; 3.864 ; 3.940 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; LEDR[*]        ; CLOCK_50   ; 3.807 ; 3.819 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  LEDR[0]       ; CLOCK_50   ; 3.807 ; 3.819 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ; 5.304 ;       ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; DRAM_CLK       ; CLOCK_50   ;       ; 5.251 ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
+----------------+------------+-------+-------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                   ;
+----------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+----------------+------------+-------+-------+------------+------------------------------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.718 ; 2.699 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 3.160 ; 3.124 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 3.196 ; 3.184 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 3.132 ; 3.098 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.972 ; 2.976 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.780 ; 2.772 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 3.119 ; 3.084 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.741 ; 2.725 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.718 ; 2.699 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.734 ; 2.721 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 3.020 ; 2.989 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.998 ; 2.964 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 3.130 ; 3.114 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_0      ; CLOCK_50   ; 2.796 ; 2.810 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_1      ; CLOCK_50   ; 2.809 ; 2.826 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 2.964 ; 2.932 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 2.680 ; 2.651 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 3.165 ; 3.141 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 2.680 ; 2.651 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 2.690 ; 2.664 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 4.177 ; 4.267 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 2.701 ; 2.679 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 2.714 ; 2.694 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 2.904 ; 2.865 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 2.918 ; 2.878 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 3.071 ; 3.054 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 3.011 ; 3.000 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 3.177 ; 3.151 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 2.989 ; 2.982 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 3.183 ; 3.155 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 3.377 ; 3.354 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 3.218 ; 3.212 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 2.726 ; 2.707 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 3.159 ; 3.122 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 4.236 ; 4.351 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]        ; CLOCK_50   ; 3.422 ; 3.495 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  LEDG[1]       ; CLOCK_50   ; 3.422 ; 3.495 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; LEDR[*]        ; CLOCK_50   ; 3.368 ; 3.379 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  LEDR[0]       ; CLOCK_50   ; 3.368 ; 3.379 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ; 4.934 ;       ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; DRAM_CLK       ; CLOCK_50   ;       ; 4.881 ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
+----------------+------------+-------+-------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                           ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.189 ; 3.189 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.705 ; 3.705 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.189 ; 3.189 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.209 ; 3.209 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.407 ; 3.407 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.430 ; 3.430 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.199 ; 3.199 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.450 ; 3.450 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.396 ; 3.396 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.737 ; 3.737 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.727 ; 3.727 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.725 ; 3.725 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.717 ; 3.717 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.715 ; 3.715 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.715 ; 3.715 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.705 ; 3.705 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.420 ; 3.420 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                   ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.591 ; 2.591 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.087 ; 3.087 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.591 ; 2.591 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.611 ; 2.611 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.801 ; 2.801 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.823 ; 2.823 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.601 ; 2.601 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.843 ; 2.843 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.790 ; 2.790 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.118 ; 3.118 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.108 ; 3.108 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.107 ; 3.107 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.098 ; 3.098 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.097 ; 3.097 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.097 ; 3.097 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.087 ; 3.087 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.813 ; 2.813 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                  ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.133     ; 3.224     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.655     ; 3.746     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.133     ; 3.224     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.153     ; 3.244     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.344     ; 3.435     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.366     ; 3.457     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.143     ; 3.234     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.386     ; 3.477     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.336     ; 3.427     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.687     ; 3.778     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.677     ; 3.768     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.675     ; 3.766     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.667     ; 3.758     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.665     ; 3.756     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.665     ; 3.756     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.655     ; 3.746     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.356     ; 3.447     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                          ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.625     ; 2.633     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.126     ; 3.134     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.625     ; 2.633     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.645     ; 2.653     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.827     ; 2.835     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.849     ; 2.857     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.635     ; 2.643     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.869     ; 2.877     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.820     ; 2.828     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.158     ; 3.166     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.148     ; 3.156     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.146     ; 3.154     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.138     ; 3.146     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.136     ; 3.144     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.136     ; 3.144     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.126     ; 3.134     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.839     ; 2.847     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                          ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 181.52 MHz ; 181.52 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 295.6 MHz  ; 295.6 MHz       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.677 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.777 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.312 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.312 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.499 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.749 ; 0.000         ;
; CLOCK_50                                             ; 9.790 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                 ;
+-------+------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.677 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|address_r[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.137     ; 1.681      ;
; 0.677 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|address_r[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.137     ; 1.681      ;
; 0.677 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|address_r[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.137     ; 1.681      ;
; 0.677 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|address_r[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.137     ; 1.681      ;
; 0.677 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|address_r[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.137     ; 1.681      ;
; 0.734 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|we_i_r        ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.134     ; 1.627      ;
; 0.734 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.134     ; 1.627      ;
; 0.734 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[19]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.134     ; 1.627      ;
; 0.734 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[22]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.134     ; 1.627      ;
; 0.734 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.134     ; 1.627      ;
; 0.734 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.134     ; 1.627      ;
; 0.734 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.134     ; 1.627      ;
; 0.734 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[25]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.134     ; 1.627      ;
; 0.734 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.134     ; 1.627      ;
; 0.734 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[27]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.134     ; 1.627      ;
; 0.734 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[15]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.134     ; 1.627      ;
; 0.734 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[31]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.134     ; 1.627      ;
; 0.734 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|address_r[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.134     ; 1.627      ;
; 0.734 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|address_r[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.134     ; 1.627      ;
; 0.734 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|address_r[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.134     ; 1.627      ;
; 0.734 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|address_r[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.134     ; 1.627      ;
; 0.736 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[18]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.134     ; 1.625      ;
; 0.736 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.134     ; 1.625      ;
; 0.736 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.134     ; 1.625      ;
; 0.736 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[20]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.134     ; 1.625      ;
; 0.736 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.134     ; 1.625      ;
; 0.736 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[21]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.134     ; 1.625      ;
; 0.836 ; sdram_rw:rw_inst|rw_cntr[17] ; sdram_controller:sdram_controller_inst|address_r[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.128     ; 1.531      ;
; 0.872 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[17]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.136     ; 1.487      ;
; 0.872 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|address_r[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.136     ; 1.487      ;
; 0.872 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|address_r[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.136     ; 1.487      ;
; 0.872 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|address_r[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.136     ; 1.487      ;
; 0.872 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|address_r[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.136     ; 1.487      ;
; 0.872 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|address_r[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.136     ; 1.487      ;
; 0.872 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|address_r[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.136     ; 1.487      ;
; 0.872 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|address_r[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.136     ; 1.487      ;
; 0.872 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|address_r[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.136     ; 1.487      ;
; 0.872 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|address_r[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.136     ; 1.487      ;
; 0.872 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|address_r[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.136     ; 1.487      ;
; 1.000 ; sdram_rw:rw_inst|rw_cntr[10] ; sdram_controller:sdram_controller_inst|address_r[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.131     ; 1.364      ;
; 1.027 ; sdram_rw:rw_inst|rw_cntr[6]  ; sdram_controller:sdram_controller_inst|address_r[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.134     ; 1.334      ;
; 1.040 ; sdram_rw:rw_inst|rw_cntr[18] ; sdram_controller:sdram_controller_inst|address_r[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.129     ; 1.326      ;
; 1.059 ; sdram_rw:rw_inst|rw_cntr[20] ; sdram_controller:sdram_controller_inst|address_r[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.130     ; 1.306      ;
; 1.060 ; sdram_rw:rw_inst|rw_cntr[7]  ; sdram_controller:sdram_controller_inst|address_r[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.132     ; 1.303      ;
; 1.074 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[16]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.135     ; 1.286      ;
; 1.074 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.135     ; 1.286      ;
; 1.074 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.135     ; 1.286      ;
; 1.074 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[23]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.135     ; 1.286      ;
; 1.074 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[24]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.135     ; 1.286      ;
; 1.074 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[26]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.135     ; 1.286      ;
; 1.074 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[11]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.135     ; 1.286      ;
; 1.074 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[12]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.135     ; 1.286      ;
; 1.074 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[28]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.135     ; 1.286      ;
; 1.074 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[29]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.135     ; 1.286      ;
; 1.074 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[13]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.135     ; 1.286      ;
; 1.074 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[30]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.135     ; 1.286      ;
; 1.074 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[14]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.135     ; 1.286      ;
; 1.074 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|address_r[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.135     ; 1.286      ;
; 1.074 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|address_r[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.135     ; 1.286      ;
; 1.076 ; sdram_rw:rw_inst|rw_cntr[14] ; sdram_controller:sdram_controller_inst|address_r[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.130     ; 1.289      ;
; 1.095 ; sdram_rw:rw_inst|rw_cntr[19] ; sdram_controller:sdram_controller_inst|address_r[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.128     ; 1.272      ;
; 1.100 ; sdram_rw:rw_inst|rw_cntr[1]  ; sdram_controller:sdram_controller_inst|address_r[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.134     ; 1.261      ;
; 1.158 ; sdram_rw:rw_inst|rw_cntr[13] ; sdram_controller:sdram_controller_inst|address_r[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.131     ; 1.206      ;
; 1.179 ; sdram_rw:rw_inst|dat_i_r[8]  ; sdram_controller:sdram_controller_inst|dat_i_r[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.136     ; 1.180      ;
; 1.192 ; sdram_rw:rw_inst|rw_cntr[16] ; sdram_controller:sdram_controller_inst|address_r[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.130     ; 1.173      ;
; 1.221 ; sdram_rw:rw_inst|rw_cntr[9]  ; sdram_controller:sdram_controller_inst|address_r[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.131     ; 1.143      ;
; 1.244 ; sdram_rw:rw_inst|rw_cntr[0]  ; sdram_controller:sdram_controller_inst|address_r[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.133     ; 1.118      ;
; 1.254 ; sdram_rw:rw_inst|we_i_r      ; sdram_controller:sdram_controller_inst|we_i_r        ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.135     ; 1.106      ;
; 1.258 ; sdram_rw:rw_inst|rw_cntr[8]  ; sdram_controller:sdram_controller_inst|address_r[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.133     ; 1.104      ;
; 1.271 ; sdram_rw:rw_inst|rw_cntr[11] ; sdram_controller:sdram_controller_inst|address_r[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.133     ; 1.091      ;
; 1.279 ; sdram_rw:rw_inst|dat_i_r[29] ; sdram_controller:sdram_controller_inst|dat_i_r[29]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.136     ; 1.080      ;
; 1.286 ; sdram_rw:rw_inst|dat_i_r[11] ; sdram_controller:sdram_controller_inst|dat_i_r[11]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.136     ; 1.073      ;
; 1.294 ; sdram_rw:rw_inst|rw_cntr[3]  ; sdram_controller:sdram_controller_inst|address_r[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.135     ; 1.066      ;
; 1.304 ; sdram_rw:rw_inst|dat_i_r[13] ; sdram_controller:sdram_controller_inst|dat_i_r[13]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.137     ; 1.054      ;
; 1.310 ; sdram_rw:rw_inst|dat_i_r[9]  ; sdram_controller:sdram_controller_inst|dat_i_r[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.136     ; 1.049      ;
; 1.312 ; sdram_rw:rw_inst|dat_i_r[27] ; sdram_controller:sdram_controller_inst|dat_i_r[27]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.136     ; 1.047      ;
; 1.319 ; sdram_rw:rw_inst|dat_i_r[26] ; sdram_controller:sdram_controller_inst|dat_i_r[26]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.137     ; 1.039      ;
; 1.338 ; sdram_rw:rw_inst|dat_i_r[23] ; sdram_controller:sdram_controller_inst|dat_i_r[23]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.136     ; 1.021      ;
; 1.344 ; sdram_rw:rw_inst|dat_i_r[30] ; sdram_controller:sdram_controller_inst|dat_i_r[30]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.136     ; 1.015      ;
; 1.349 ; sdram_rw:rw_inst|dat_i_r[25] ; sdram_controller:sdram_controller_inst|dat_i_r[25]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.136     ; 1.010      ;
; 1.351 ; sdram_rw:rw_inst|rw_cntr[12] ; sdram_controller:sdram_controller_inst|address_r[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.130     ; 1.014      ;
; 1.359 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|stb_i_r       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.136     ; 1.000      ;
; 1.368 ; sdram_rw:rw_inst|rw_cntr[15] ; sdram_controller:sdram_controller_inst|address_r[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.130     ; 0.997      ;
; 1.387 ; sdram_rw:rw_inst|dat_i_r[22] ; sdram_controller:sdram_controller_inst|dat_i_r[22]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.135     ; 0.973      ;
; 1.395 ; sdram_rw:rw_inst|rw_cntr[2]  ; sdram_controller:sdram_controller_inst|address_r[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.134     ; 0.966      ;
; 1.403 ; sdram_rw:rw_inst|rw_cntr[4]  ; sdram_controller:sdram_controller_inst|address_r[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.134     ; 0.958      ;
; 1.405 ; sdram_rw:rw_inst|dat_i_r[3]  ; sdram_controller:sdram_controller_inst|dat_i_r[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.136     ; 0.954      ;
; 1.409 ; sdram_rw:rw_inst|rw_cntr[5]  ; sdram_controller:sdram_controller_inst|address_r[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.133     ; 0.953      ;
; 1.411 ; sdram_rw:rw_inst|dat_i_r[12] ; sdram_controller:sdram_controller_inst|dat_i_r[12]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.136     ; 0.948      ;
; 1.412 ; sdram_rw:rw_inst|dat_i_r[28] ; sdram_controller:sdram_controller_inst|dat_i_r[28]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.136     ; 0.947      ;
; 1.438 ; sdram_rw:rw_inst|dat_i_r[17] ; sdram_controller:sdram_controller_inst|dat_i_r[17]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.138     ; 0.919      ;
; 1.449 ; sdram_rw:rw_inst|dat_i_r[24] ; sdram_controller:sdram_controller_inst|dat_i_r[24]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.136     ; 0.910      ;
; 1.451 ; sdram_rw:rw_inst|dat_i_r[7]  ; sdram_controller:sdram_controller_inst|dat_i_r[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.136     ; 0.908      ;
; 1.452 ; sdram_rw:rw_inst|dat_i_r[31] ; sdram_controller:sdram_controller_inst|dat_i_r[31]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.136     ; 0.907      ;
; 1.454 ; sdram_rw:rw_inst|dat_i_r[6]  ; sdram_controller:sdram_controller_inst|dat_i_r[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.137     ; 0.904      ;
; 1.456 ; sdram_rw:rw_inst|dat_i_r[10] ; sdram_controller:sdram_controller_inst|dat_i_r[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.135     ; 0.904      ;
; 1.471 ; sdram_rw:rw_inst|dat_i_r[2]  ; sdram_controller:sdram_controller_inst|dat_i_r[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.135     ; 0.889      ;
; 1.471 ; sdram_rw:rw_inst|dat_i_r[21] ; sdram_controller:sdram_controller_inst|dat_i_r[21]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.136     ; 0.888      ;
; 1.474 ; sdram_rw:rw_inst|dat_i_r[16] ; sdram_controller:sdram_controller_inst|dat_i_r[16]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.136     ; 0.885      ;
; 1.474 ; sdram_rw:rw_inst|dat_i_r[15] ; sdram_controller:sdram_controller_inst|dat_i_r[15]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.135     ; 0.886      ;
+-------+------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                            ;
+--------+----------------------------------------------------+------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.777  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[9]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.134     ; 1.584      ;
; 0.777  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[8]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.134     ; 1.584      ;
; 0.879  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[16]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.134     ; 1.482      ;
; 0.879  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[10]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.134     ; 1.482      ;
; 0.879  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[11]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.134     ; 1.482      ;
; 0.879  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[14]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.134     ; 1.482      ;
; 0.879  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[13]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.134     ; 1.482      ;
; 0.879  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[7]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.134     ; 1.482      ;
; 0.879  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[27]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.134     ; 1.482      ;
; 0.879  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[28]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.134     ; 1.482      ;
; 0.879  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[26]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.134     ; 1.482      ;
; 0.879  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[25]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.134     ; 1.482      ;
; 0.879  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[18]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.134     ; 1.482      ;
; 0.879  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[29]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.134     ; 1.482      ;
; 0.879  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[30]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.134     ; 1.482      ;
; 0.879  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[31]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.134     ; 1.482      ;
; 0.879  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[0]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.134     ; 1.482      ;
; 1.016  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|cyc_i_r                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.135     ; 1.344      ;
; 1.074  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[15]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.134     ; 1.287      ;
; 1.074  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[12]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.134     ; 1.287      ;
; 1.074  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[2]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.134     ; 1.287      ;
; 1.074  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[1]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.134     ; 1.287      ;
; 1.074  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[6]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.134     ; 1.287      ;
; 1.074  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[5]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.134     ; 1.287      ;
; 1.074  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[3]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.134     ; 1.287      ;
; 1.074  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[4]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.134     ; 1.287      ;
; 1.074  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[24]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.134     ; 1.287      ;
; 1.074  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[23]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.134     ; 1.287      ;
; 1.074  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[22]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.134     ; 1.287      ;
; 1.074  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[21]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.134     ; 1.287      ;
; 1.074  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[17]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.134     ; 1.287      ;
; 1.074  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[19]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.134     ; 1.287      ;
; 1.074  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[20]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.134     ; 1.287      ;
; 1.184  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|state.WRITE_WAIT_ST     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.133     ; 1.178      ;
; 1.185  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|state.WAIT_READ_ACK_ST  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.133     ; 1.177      ;
; 1.185  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|state.WAIT_WRITE_ACK_ST ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.133     ; 1.177      ;
; 1.282  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|state.READ_WAIT_ST      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.134     ; 1.079      ;
; 1.311  ; sdram_controller:sdram_controller_inst|dat_o_r[8]  ; sdram_rw:rw_inst|number[8]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.134     ; 1.050      ;
; 1.315  ; sdram_controller:sdram_controller_inst|dat_o_r[11] ; sdram_rw:rw_inst|number[11]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.133     ; 1.047      ;
; 1.322  ; sdram_controller:sdram_controller_inst|dat_o_r[29] ; sdram_rw:rw_inst|number[29]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.133     ; 1.040      ;
; 1.327  ; sdram_controller:sdram_controller_inst|dat_o_r[25] ; sdram_rw:rw_inst|number[25]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.133     ; 1.035      ;
; 1.329  ; sdram_controller:sdram_controller_inst|dat_o_r[9]  ; sdram_rw:rw_inst|number[9]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.133     ; 1.033      ;
; 1.330  ; sdram_controller:sdram_controller_inst|dat_o_r[14] ; sdram_rw:rw_inst|number[14]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.133     ; 1.032      ;
; 1.330  ; sdram_controller:sdram_controller_inst|dat_o_r[18] ; sdram_rw:rw_inst|number[18]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.134     ; 1.031      ;
; 1.332  ; sdram_controller:sdram_controller_inst|dat_o_r[31] ; sdram_rw:rw_inst|number[31]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.133     ; 1.030      ;
; 1.335  ; sdram_controller:sdram_controller_inst|dat_o_r[6]  ; sdram_rw:rw_inst|number[6]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.134     ; 1.026      ;
; 1.340  ; sdram_controller:sdram_controller_inst|dat_o_r[23] ; sdram_rw:rw_inst|number[23]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.134     ; 1.021      ;
; 1.344  ; sdram_controller:sdram_controller_inst|dat_o_r[3]  ; sdram_rw:rw_inst|number[3]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.134     ; 1.017      ;
; 1.346  ; sdram_controller:sdram_controller_inst|dat_o_r[27] ; sdram_rw:rw_inst|number[27]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.133     ; 1.016      ;
; 1.349  ; sdram_controller:sdram_controller_inst|dat_o_r[12] ; sdram_rw:rw_inst|number[12]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.133     ; 1.013      ;
; 1.434  ; sdram_controller:sdram_controller_inst|dat_o_r[7]  ; sdram_rw:rw_inst|number[7]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.134     ; 0.927      ;
; 1.442  ; sdram_controller:sdram_controller_inst|dat_o_r[13] ; sdram_rw:rw_inst|number[13]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.133     ; 0.920      ;
; 1.449  ; sdram_controller:sdram_controller_inst|dat_o_r[26] ; sdram_rw:rw_inst|number[26]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.133     ; 0.913      ;
; 1.449  ; sdram_controller:sdram_controller_inst|dat_o_r[0]  ; sdram_rw:rw_inst|number[0]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.133     ; 0.913      ;
; 1.450  ; sdram_controller:sdram_controller_inst|dat_o_r[30] ; sdram_rw:rw_inst|number[30]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.133     ; 0.912      ;
; 1.453  ; sdram_controller:sdram_controller_inst|dat_o_r[16] ; sdram_rw:rw_inst|number[16]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.133     ; 0.909      ;
; 1.455  ; sdram_controller:sdram_controller_inst|dat_o_r[15] ; sdram_rw:rw_inst|number[15]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.133     ; 0.907      ;
; 1.459  ; sdram_controller:sdram_controller_inst|dat_o_r[10] ; sdram_rw:rw_inst|number[10]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.133     ; 0.903      ;
; 1.472  ; sdram_controller:sdram_controller_inst|dat_o_r[2]  ; sdram_rw:rw_inst|number[2]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.134     ; 0.889      ;
; 1.474  ; sdram_controller:sdram_controller_inst|dat_o_r[28] ; sdram_rw:rw_inst|number[28]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.133     ; 0.888      ;
; 1.477  ; sdram_controller:sdram_controller_inst|dat_o_r[17] ; sdram_rw:rw_inst|number[17]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.134     ; 0.884      ;
; 1.477  ; sdram_controller:sdram_controller_inst|dat_o_r[20] ; sdram_rw:rw_inst|number[20]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.134     ; 0.884      ;
; 1.486  ; sdram_controller:sdram_controller_inst|dat_o_r[19] ; sdram_rw:rw_inst|number[19]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.134     ; 0.875      ;
; 1.497  ; sdram_controller:sdram_controller_inst|dat_o_r[21] ; sdram_rw:rw_inst|number[21]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.134     ; 0.864      ;
; 1.508  ; sdram_controller:sdram_controller_inst|dat_o_r[1]  ; sdram_rw:rw_inst|number[1]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.134     ; 0.853      ;
; 1.614  ; sdram_controller:sdram_controller_inst|dat_o_r[24] ; sdram_rw:rw_inst|number[24]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.134     ; 0.747      ;
; 1.614  ; sdram_controller:sdram_controller_inst|dat_o_r[22] ; sdram_rw:rw_inst|number[22]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.134     ; 0.747      ;
; 1.636  ; sdram_controller:sdram_controller_inst|dat_o_r[5]  ; sdram_rw:rw_inst|number[5]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.134     ; 0.725      ;
; 1.637  ; sdram_controller:sdram_controller_inst|dat_o_r[4]  ; sdram_rw:rw_inst|number[4]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.134     ; 0.724      ;
; 14.491 ; sdram_rw:rw_inst|rw_cntr[13]                       ; sdram_rw:rw_inst|mem_value[27]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.048     ; 5.456      ;
; 14.509 ; sdram_rw:rw_inst|rw_cntr[13]                       ; sdram_rw:rw_inst|mem_value[16]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.047     ; 5.439      ;
; 14.509 ; sdram_rw:rw_inst|rw_cntr[13]                       ; sdram_rw:rw_inst|mem_value[20]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.047     ; 5.439      ;
; 14.509 ; sdram_rw:rw_inst|rw_cntr[13]                       ; sdram_rw:rw_inst|mem_value[21]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.047     ; 5.439      ;
; 14.509 ; sdram_rw:rw_inst|rw_cntr[13]                       ; sdram_rw:rw_inst|mem_value[22]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.047     ; 5.439      ;
; 14.509 ; sdram_rw:rw_inst|rw_cntr[13]                       ; sdram_rw:rw_inst|mem_value[23]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.047     ; 5.439      ;
; 14.509 ; sdram_rw:rw_inst|rw_cntr[13]                       ; sdram_rw:rw_inst|mem_value[29]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.047     ; 5.439      ;
; 14.509 ; sdram_rw:rw_inst|rw_cntr[13]                       ; sdram_rw:rw_inst|mem_value[31]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.047     ; 5.439      ;
; 14.604 ; sdram_rw:rw_inst|rw_cntr[3]                        ; sdram_rw:rw_inst|mem_value[27]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.053     ; 5.338      ;
; 14.622 ; sdram_rw:rw_inst|rw_cntr[3]                        ; sdram_rw:rw_inst|mem_value[16]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.052     ; 5.321      ;
; 14.622 ; sdram_rw:rw_inst|rw_cntr[3]                        ; sdram_rw:rw_inst|mem_value[20]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.052     ; 5.321      ;
; 14.622 ; sdram_rw:rw_inst|rw_cntr[3]                        ; sdram_rw:rw_inst|mem_value[21]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.052     ; 5.321      ;
; 14.622 ; sdram_rw:rw_inst|rw_cntr[3]                        ; sdram_rw:rw_inst|mem_value[22]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.052     ; 5.321      ;
; 14.622 ; sdram_rw:rw_inst|rw_cntr[3]                        ; sdram_rw:rw_inst|mem_value[23]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.052     ; 5.321      ;
; 14.622 ; sdram_rw:rw_inst|rw_cntr[3]                        ; sdram_rw:rw_inst|mem_value[29]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.052     ; 5.321      ;
; 14.622 ; sdram_rw:rw_inst|rw_cntr[3]                        ; sdram_rw:rw_inst|mem_value[31]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.052     ; 5.321      ;
; 14.629 ; sdram_rw:rw_inst|rw_cntr[13]                       ; sdram_rw:rw_inst|rw_cntr[3]              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.050     ; 5.316      ;
; 14.642 ; sdram_rw:rw_inst|rw_cntr[13]                       ; sdram_rw:rw_inst|rw_cntr[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.052     ; 5.301      ;
; 14.642 ; sdram_rw:rw_inst|rw_cntr[13]                       ; sdram_rw:rw_inst|rw_cntr[1]              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.052     ; 5.301      ;
; 14.642 ; sdram_rw:rw_inst|rw_cntr[13]                       ; sdram_rw:rw_inst|rw_cntr[2]              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.052     ; 5.301      ;
; 14.642 ; sdram_rw:rw_inst|rw_cntr[13]                       ; sdram_rw:rw_inst|rw_cntr[4]              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.052     ; 5.301      ;
; 14.642 ; sdram_rw:rw_inst|rw_cntr[13]                       ; sdram_rw:rw_inst|rw_cntr[5]              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.052     ; 5.301      ;
; 14.642 ; sdram_rw:rw_inst|rw_cntr[13]                       ; sdram_rw:rw_inst|rw_cntr[6]              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.052     ; 5.301      ;
; 14.642 ; sdram_rw:rw_inst|rw_cntr[13]                       ; sdram_rw:rw_inst|rw_cntr[7]              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.052     ; 5.301      ;
; 14.642 ; sdram_rw:rw_inst|rw_cntr[13]                       ; sdram_rw:rw_inst|rw_cntr[8]              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.052     ; 5.301      ;
; 14.642 ; sdram_rw:rw_inst|rw_cntr[13]                       ; sdram_rw:rw_inst|rw_cntr[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.052     ; 5.301      ;
; 14.642 ; sdram_rw:rw_inst|rw_cntr[13]                       ; sdram_rw:rw_inst|rw_cntr[10]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.052     ; 5.301      ;
; 14.642 ; sdram_rw:rw_inst|rw_cntr[13]                       ; sdram_rw:rw_inst|rw_cntr[11]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.052     ; 5.301      ;
; 14.647 ; sdram_rw:rw_inst|rw_cntr[13]                       ; sdram_rw:rw_inst|rw_cntr[12]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.054     ; 5.294      ;
; 14.647 ; sdram_rw:rw_inst|rw_cntr[13]                       ; sdram_rw:rw_inst|rw_cntr[13]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.054     ; 5.294      ;
; 14.647 ; sdram_rw:rw_inst|rw_cntr[13]                       ; sdram_rw:rw_inst|rw_cntr[14]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.054     ; 5.294      ;
+--------+----------------------------------------------------+------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                    ; To Node                                                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.312 ; sdram_controller:sdram_controller_inst|current_state.REFRESH_WAIT_ST         ; sdram_controller:sdram_controller_inst|current_state.REFRESH_WAIT_ST         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_controller:sdram_controller_inst|do_refresh                            ; sdram_controller:sdram_controller_inst|do_refresh                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_controller:sdram_controller_inst|current_init_state.INIT_WAIT_PRE      ; sdram_controller:sdram_controller_inst|current_init_state.INIT_WAIT_PRE      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_controller:sdram_controller_inst|current_init_state.INIT_IDLE          ; sdram_controller:sdram_controller_inst|current_init_state.INIT_IDLE          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_controller:sdram_controller_inst|current_init_state.INIT_WAIT_200us    ; sdram_controller:sdram_controller_inst|current_init_state.INIT_WAIT_200us    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_controller:sdram_controller_inst|init_pre_cntr[0]                      ; sdram_controller:sdram_controller_inst|init_pre_cntr[0]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_controller:sdram_controller_inst|init_pre_cntr[1]                      ; sdram_controller:sdram_controller_inst|init_pre_cntr[1]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_controller:sdram_controller_inst|init_pre_cntr[2]                      ; sdram_controller:sdram_controller_inst|init_pre_cntr[2]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_controller:sdram_controller_inst|init_pre_cntr[3]                      ; sdram_controller:sdram_controller_inst|init_pre_cntr[3]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_controller:sdram_controller_inst|stb_i_r                               ; sdram_controller:sdram_controller_inst|stb_i_r                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_controller:sdram_controller_inst|trcd_cntr[1]                          ; sdram_controller:sdram_controller_inst|trcd_cntr[1]                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_controller:sdram_controller_inst|current_init_state.INIT_WAIT_MODE_REG ; sdram_controller:sdram_controller_inst|current_init_state.INIT_WAIT_MODE_REG ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_controller:sdram_controller_inst|init_done                             ; sdram_controller:sdram_controller_inst|init_done                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_controller:sdram_controller_inst|current_state.WAIT_ACT_ST             ; sdram_controller:sdram_controller_inst|current_state.WAIT_ACT_ST             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_controller:sdram_controller_inst|trc_cntr[1]                           ; sdram_controller:sdram_controller_inst|trc_cntr[1]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_controller:sdram_controller_inst|trc_cntr[2]                           ; sdram_controller:sdram_controller_inst|trc_cntr[2]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_controller:sdram_controller_inst|current_state.WAIT_PRE_ST             ; sdram_controller:sdram_controller_inst|current_state.WAIT_PRE_ST             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; sdram_controller:sdram_controller_inst|ack_o_r                               ; sdram_controller:sdram_controller_inst|ack_o_r                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.320 ; sdram_controller:sdram_controller_inst|trcd_cntr[0]                          ; sdram_controller:sdram_controller_inst|trcd_cntr[0]                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; sdram_controller:sdram_controller_inst|trc_cntr[0]                           ; sdram_controller:sdram_controller_inst|trc_cntr[0]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.339 ; sdram_controller:sdram_controller_inst|current_state.READ2_ST                ; sdram_controller:sdram_controller_inst|current_state.READ3_ST                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; sdram_controller:sdram_controller_inst|dat_i_r[5]                            ; sdram_controller:sdram_controller_inst|dram_dq_r[5]                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; sdram_controller:sdram_controller_inst|current_state.READ1_ST                ; sdram_controller:sdram_controller_inst|current_state.READ2_ST                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; sdram_controller:sdram_controller_inst|dat_i_r[4]                            ; sdram_controller:sdram_controller_inst|dram_dq_r[4]                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; sdram_controller:sdram_controller_inst|address_r[2]                          ; sdram_controller:sdram_controller_inst|dram_addr_r[2]                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.345 ; sdram_controller:sdram_controller_inst|current_state.WAIT_ACT_ST             ; sdram_controller:sdram_controller_inst|current_state.WRITE0_ST               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.544      ;
; 0.346 ; sdram_controller:sdram_controller_inst|current_state.WAIT_ACT_ST             ; sdram_controller:sdram_controller_inst|current_state.READ0_ST                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.545      ;
; 0.347 ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[24]                     ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[24]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.546      ;
; 0.349 ; sdram_controller:sdram_controller_inst|current_state.REFRESH_WAIT_ST         ; sdram_controller:sdram_controller_inst|current_state.IDLE_ST                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.548      ;
; 0.351 ; sdram_controller:sdram_controller_inst|trcd_cntr[2]                          ; sdram_controller:sdram_controller_inst|current_init_state.INIT_DONE_ST       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.550      ;
; 0.354 ; sdram_controller:sdram_controller_inst|init_done                             ; sdram_controller:sdram_controller_inst|current_init_state.INIT_WAIT_200us    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.553      ;
; 0.356 ; sdram_controller:sdram_controller_inst|trcd_cntr[0]                          ; sdram_controller:sdram_controller_inst|trcd_cntr[1]                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.555      ;
; 0.358 ; sdram_controller:sdram_controller_inst|current_state.READ0_ST                ; sdram_controller:sdram_controller_inst|current_state.READ1_ST                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.557      ;
; 0.364 ; sdram_rw:rw_inst|dat_i_r[20]                                                 ; sdram_controller:sdram_controller_inst|dat_i_r[20]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 0.663      ;
; 0.375 ; sdram_controller:sdram_controller_inst|current_state.WRITE0_ST               ; sdram_controller:sdram_controller_inst|dram_dq_r[10]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.574      ;
; 0.377 ; sdram_controller:sdram_controller_inst|current_state.WRITE0_ST               ; sdram_controller:sdram_controller_inst|dram_dq_r[6]                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.576      ;
; 0.378 ; sdram_controller:sdram_controller_inst|current_state.WRITE0_ST               ; sdram_controller:sdram_controller_inst|dram_dq_r[7]                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.577      ;
; 0.380 ; sdram_rw:rw_inst|dat_i_r[18]                                                 ; sdram_controller:sdram_controller_inst|dat_i_r[18]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 0.679      ;
; 0.381 ; sdram_rw:rw_inst|dat_i_r[4]                                                  ; sdram_controller:sdram_controller_inst|dat_i_r[4]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 0.680      ;
; 0.382 ; sdram_controller:sdram_controller_inst|current_state.REFRESH_ST              ; sdram_controller:sdram_controller_inst|trc_cntr[1]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.581      ;
; 0.393 ; sdram_controller:sdram_controller_inst|current_state.REFRESH_ST              ; sdram_controller:sdram_controller_inst|current_state.REFRESH_WAIT_ST         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.592      ;
; 0.393 ; sdram_controller:sdram_controller_inst|current_state.REFRESH_ST              ; sdram_controller:sdram_controller_inst|trc_cntr[0]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.592      ;
; 0.431 ; sdram_controller:sdram_controller_inst|current_state.READ3_ST                ; sdram_controller:sdram_controller_inst|current_state.READ4_ST                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.630      ;
; 0.432 ; sdram_controller:sdram_controller_inst|current_init_state.INIT_WAIT_200us    ; sdram_controller:sdram_controller_inst|current_init_state.INIT_INIT_PRE      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.631      ;
; 0.436 ; sdram_controller:sdram_controller_inst|current_init_state.INIT_WAIT_MODE_REG ; sdram_controller:sdram_controller_inst|current_init_state.INIT_DONE_ST       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.635      ;
; 0.461 ; sdram_controller:sdram_controller_inst|current_state.PRE_ST                  ; sdram_controller:sdram_controller_inst|trc_cntr[3]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.660      ;
; 0.465 ; sdram_controller:sdram_controller_inst|address_r[9]                          ; sdram_controller:sdram_controller_inst|dram_addr_r[1]                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.663      ;
; 0.482 ; sdram_controller:sdram_controller_inst|address_r[6]                          ; sdram_controller:sdram_controller_inst|dram_addr_r[6]                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.680      ;
; 0.482 ; sdram_controller:sdram_controller_inst|address_r[15]                         ; sdram_controller:sdram_controller_inst|dram_addr_r[7]                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.680      ;
; 0.486 ; sdram_rw:rw_inst|dat_i_r[5]                                                  ; sdram_controller:sdram_controller_inst|dat_i_r[5]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.135      ; 0.785      ;
; 0.490 ; sdram_controller:sdram_controller_inst|dat_i_r[15]                           ; sdram_controller:sdram_controller_inst|dram_dq_r[15]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.689      ;
; 0.492 ; sdram_controller:sdram_controller_inst|current_init_state.INIT_INIT_PRE      ; sdram_controller:sdram_controller_inst|init_pre_cntr[1]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.691      ;
; 0.493 ; sdram_controller:sdram_controller_inst|current_init_state.INIT_INIT_PRE      ; sdram_controller:sdram_controller_inst|init_pre_cntr[2]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.692      ;
; 0.495 ; sdram_controller:sdram_controller_inst|dat_i_r[3]                            ; sdram_controller:sdram_controller_inst|dram_dq_r[3]                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.694      ;
; 0.495 ; sdram_controller:sdram_controller_inst|dat_i_r[19]                           ; sdram_controller:sdram_controller_inst|dram_dq_r[3]                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.694      ;
; 0.496 ; sdram_controller:sdram_controller_inst|dat_i_r[21]                           ; sdram_controller:sdram_controller_inst|dram_dq_r[5]                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.695      ;
; 0.496 ; sdram_controller:sdram_controller_inst|dat_i_r[20]                           ; sdram_controller:sdram_controller_inst|dram_dq_r[4]                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.695      ;
; 0.499 ; sdram_controller:sdram_controller_inst|address_r[7]                          ; sdram_controller:sdram_controller_inst|dram_addr_r[7]                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.698      ;
; 0.500 ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[12]                     ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[12]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.699      ;
; 0.500 ; sdram_controller:sdram_controller_inst|address_r[14]                         ; sdram_controller:sdram_controller_inst|dram_addr_r[6]                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.699      ;
; 0.501 ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[7]                      ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[7]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.699      ;
; 0.501 ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[9]                      ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[9]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.699      ;
; 0.501 ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[11]                     ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[11]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.699      ;
; 0.501 ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[14]                     ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[14]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.700      ;
; 0.501 ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[15]                     ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[15]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.700      ;
; 0.501 ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[18]                     ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[18]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.700      ;
; 0.502 ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[1]                      ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[1]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.700      ;
; 0.502 ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[2]                      ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[2]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.700      ;
; 0.502 ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[10]                     ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[10]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.700      ;
; 0.502 ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[13]                     ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[13]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.701      ;
; 0.502 ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[16]                     ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[16]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.701      ;
; 0.502 ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[17]                     ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[17]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.701      ;
; 0.502 ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[23]                     ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[23]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.701      ;
; 0.503 ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[8]                      ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[8]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.701      ;
; 0.504 ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[4]                      ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[4]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.702      ;
; 0.504 ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[20]                     ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[20]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.703      ;
; 0.505 ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[3]                      ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[3]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.703      ;
; 0.505 ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[5]                      ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[5]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.703      ;
; 0.505 ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[21]                     ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[21]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.704      ;
; 0.506 ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[19]                     ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[19]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.705      ;
; 0.510 ; sdram_controller:sdram_controller_inst|init_pre_cntr[1]                      ; sdram_controller:sdram_controller_inst|init_pre_cntr[2]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.709      ;
; 0.512 ; sdram_controller:sdram_controller_inst|wait_200us_cntr[3]                    ; sdram_controller:sdram_controller_inst|wait_200us_cntr[3]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; sdram_controller:sdram_controller_inst|wait_200us_cntr[6]                    ; sdram_controller:sdram_controller_inst|wait_200us_cntr[6]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; sdram_controller:sdram_controller_inst|wait_200us_cntr[13]                   ; sdram_controller:sdram_controller_inst|wait_200us_cntr[13]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.513 ; sdram_controller:sdram_controller_inst|wait_200us_cntr[2]                    ; sdram_controller:sdram_controller_inst|wait_200us_cntr[2]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; sdram_controller:sdram_controller_inst|wait_200us_cntr[5]                    ; sdram_controller:sdram_controller_inst|wait_200us_cntr[5]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; sdram_controller:sdram_controller_inst|wait_200us_cntr[11]                   ; sdram_controller:sdram_controller_inst|wait_200us_cntr[11]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.712      ;
; 0.513 ; sdram_controller:sdram_controller_inst|wait_200us_cntr[15]                   ; sdram_controller:sdram_controller_inst|wait_200us_cntr[15]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.712      ;
; 0.514 ; sdram_controller:sdram_controller_inst|wait_200us_cntr[1]                    ; sdram_controller:sdram_controller_inst|wait_200us_cntr[1]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; sdram_controller:sdram_controller_inst|wait_200us_cntr[4]                    ; sdram_controller:sdram_controller_inst|wait_200us_cntr[4]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; sdram_controller:sdram_controller_inst|wait_200us_cntr[12]                   ; sdram_controller:sdram_controller_inst|wait_200us_cntr[12]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; sdram_controller:sdram_controller_inst|wait_200us_cntr[14]                   ; sdram_controller:sdram_controller_inst|wait_200us_cntr[14]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.514 ; sdram_controller:sdram_controller_inst|init_pre_cntr[0]                      ; sdram_controller:sdram_controller_inst|init_pre_cntr[1]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.515 ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[6]                      ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[6]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[22]                     ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[22]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; sdram_controller:sdram_controller_inst|wait_200us_cntr[8]                    ; sdram_controller:sdram_controller_inst|wait_200us_cntr[8]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; sdram_controller:sdram_controller_inst|wait_200us_cntr[10]                   ; sdram_controller:sdram_controller_inst|wait_200us_cntr[10]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.516 ; sdram_controller:sdram_controller_inst|init_pre_cntr[0]                      ; sdram_controller:sdram_controller_inst|init_pre_cntr[2]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.517 ; sdram_controller:sdram_controller_inst|wait_200us_cntr[7]                    ; sdram_controller:sdram_controller_inst|wait_200us_cntr[7]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.716      ;
; 0.517 ; sdram_controller:sdram_controller_inst|wait_200us_cntr[9]                    ; sdram_controller:sdram_controller_inst|wait_200us_cntr[9]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.716      ;
+-------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                            ;
+-------+----------------------------------------------------+------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.312 ; sdram_rw:rw_inst|state.WAIT_READ_ACK_ST            ; sdram_rw:rw_inst|state.WAIT_READ_ACK_ST  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_rw:rw_inst|state.WAIT_WRITE_ACK_ST           ; sdram_rw:rw_inst|state.WAIT_WRITE_ACK_ST ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_rw:rw_inst|cyc_i_r                           ; sdram_rw:rw_inst|cyc_i_r                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_rw:rw_inst|we_i_r                            ; sdram_rw:rw_inst|we_i_r                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_rw:rw_inst|red_led_r[0]                      ; sdram_rw:rw_inst|red_led_r[0]            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_rw:rw_inst|state.DONE_ST                     ; sdram_rw:rw_inst|state.DONE_ST           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; sdram_rw:rw_inst|green_led_r[0]                    ; sdram_rw:rw_inst|green_led_r[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.348 ; sdram_rw:rw_inst|mem_value[3]                      ; sdram_rw:rw_inst|dat_i_r[3]              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.547      ;
; 0.348 ; sdram_rw:rw_inst|red_led_r[0]                      ; sdram_rw:rw_inst|green_led_r[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.547      ;
; 0.371 ; sdram_controller:sdram_controller_inst|dat_o_r[5]  ; sdram_rw:rw_inst|number[5]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.135      ; 0.670      ;
; 0.372 ; sdram_controller:sdram_controller_inst|dat_o_r[4]  ; sdram_rw:rw_inst|number[4]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.135      ; 0.671      ;
; 0.391 ; sdram_controller:sdram_controller_inst|dat_o_r[24] ; sdram_rw:rw_inst|number[24]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.135      ; 0.690      ;
; 0.394 ; sdram_controller:sdram_controller_inst|dat_o_r[22] ; sdram_rw:rw_inst|number[22]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.135      ; 0.693      ;
; 0.450 ; sdram_rw:rw_inst|state.WRITE_WAIT_ST               ; sdram_rw:rw_inst|state.WRITE_ST          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.649      ;
; 0.453 ; sdram_rw:rw_inst|state.WRITE_WAIT_ST               ; sdram_rw:rw_inst|state.START_READ_ST     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.652      ;
; 0.465 ; sdram_controller:sdram_controller_inst|dat_o_r[1]  ; sdram_rw:rw_inst|number[1]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.135      ; 0.764      ;
; 0.483 ; sdram_rw:rw_inst|mem_value[23]                     ; sdram_rw:rw_inst|dat_i_r[23]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.681      ;
; 0.495 ; sdram_controller:sdram_controller_inst|dat_o_r[19] ; sdram_rw:rw_inst|number[19]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.135      ; 0.794      ;
; 0.499 ; sdram_controller:sdram_controller_inst|dat_o_r[21] ; sdram_rw:rw_inst|number[21]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.135      ; 0.798      ;
; 0.502 ; sdram_rw:rw_inst|rw_cntr[23]                       ; sdram_rw:rw_inst|rw_cntr[23]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.700      ;
; 0.503 ; sdram_rw:rw_inst|state.READ_ST                     ; sdram_rw:rw_inst|we_i_r                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.701      ;
; 0.505 ; sdram_rw:rw_inst|rw_cntr[21]                       ; sdram_rw:rw_inst|rw_cntr[21]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.703      ;
; 0.506 ; sdram_rw:rw_inst|rw_cntr[22]                       ; sdram_rw:rw_inst|rw_cntr[22]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.704      ;
; 0.514 ; sdram_rw:rw_inst|rw_cntr[13]                       ; sdram_rw:rw_inst|rw_cntr[13]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.712      ;
; 0.515 ; sdram_rw:rw_inst|rw_cntr[10]                       ; sdram_rw:rw_inst|rw_cntr[10]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.714      ;
; 0.515 ; sdram_rw:rw_inst|rw_cntr[12]                       ; sdram_rw:rw_inst|rw_cntr[12]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.713      ;
; 0.516 ; sdram_rw:rw_inst|rw_cntr[11]                       ; sdram_rw:rw_inst|rw_cntr[11]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.715      ;
; 0.516 ; sdram_rw:rw_inst|rw_cntr[14]                       ; sdram_rw:rw_inst|rw_cntr[14]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.714      ;
; 0.516 ; sdram_rw:rw_inst|rw_cntr[19]                       ; sdram_rw:rw_inst|rw_cntr[19]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.714      ;
; 0.517 ; sdram_rw:rw_inst|state.WAIT_WRITE_ACK_ST           ; sdram_rw:rw_inst|state.WRITE_WAIT_ST     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.716      ;
; 0.517 ; sdram_rw:rw_inst|rw_cntr[7]                        ; sdram_rw:rw_inst|rw_cntr[7]              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.716      ;
; 0.517 ; sdram_rw:rw_inst|rw_cntr[9]                        ; sdram_rw:rw_inst|rw_cntr[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.716      ;
; 0.517 ; sdram_rw:rw_inst|state.READ_ST                     ; sdram_rw:rw_inst|state.WAIT_READ_ACK_ST  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.716      ;
; 0.518 ; sdram_rw:rw_inst|state.START_READ_ST               ; sdram_rw:rw_inst|state.READ_ST           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.717      ;
; 0.518 ; sdram_rw:rw_inst|rw_cntr[20]                       ; sdram_rw:rw_inst|rw_cntr[20]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.716      ;
; 0.519 ; sdram_rw:rw_inst|rw_cntr[1]                        ; sdram_rw:rw_inst|rw_cntr[1]              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.718      ;
; 0.519 ; sdram_rw:rw_inst|rw_cntr[2]                        ; sdram_rw:rw_inst|rw_cntr[2]              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.718      ;
; 0.519 ; sdram_rw:rw_inst|rw_cntr[17]                       ; sdram_rw:rw_inst|rw_cntr[17]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.717      ;
; 0.521 ; sdram_rw:rw_inst|rw_cntr[5]                        ; sdram_rw:rw_inst|rw_cntr[5]              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.720      ;
; 0.521 ; sdram_rw:rw_inst|rw_cntr[8]                        ; sdram_rw:rw_inst|rw_cntr[8]              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.720      ;
; 0.521 ; sdram_rw:rw_inst|rw_cntr[18]                       ; sdram_rw:rw_inst|rw_cntr[18]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.719      ;
; 0.522 ; sdram_rw:rw_inst|rw_cntr[6]                        ; sdram_rw:rw_inst|rw_cntr[6]              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.721      ;
; 0.523 ; sdram_rw:rw_inst|rw_cntr[16]                       ; sdram_rw:rw_inst|rw_cntr[16]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.721      ;
; 0.527 ; sdram_controller:sdram_controller_inst|dat_o_r[20] ; sdram_rw:rw_inst|number[20]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.135      ; 0.826      ;
; 0.528 ; sdram_controller:sdram_controller_inst|dat_o_r[2]  ; sdram_rw:rw_inst|number[2]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.135      ; 0.827      ;
; 0.529 ; sdram_controller:sdram_controller_inst|dat_o_r[17] ; sdram_rw:rw_inst|number[17]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.135      ; 0.828      ;
; 0.534 ; sdram_rw:rw_inst|state.WRITE_ST                    ; sdram_rw:rw_inst|state.WAIT_WRITE_ACK_ST ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.733      ;
; 0.537 ; sdram_controller:sdram_controller_inst|dat_o_r[28] ; sdram_rw:rw_inst|number[28]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.136      ; 0.837      ;
; 0.538 ; sdram_rw:rw_inst|rw_cntr[0]                        ; sdram_rw:rw_inst|rw_cntr[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.737      ;
; 0.542 ; sdram_rw:rw_inst|state.DONE_ST                     ; sdram_rw:rw_inst|green_led_r[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.741      ;
; 0.557 ; sdram_controller:sdram_controller_inst|dat_o_r[10] ; sdram_rw:rw_inst|number[10]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.136      ; 0.857      ;
; 0.562 ; sdram_controller:sdram_controller_inst|dat_o_r[15] ; sdram_rw:rw_inst|number[15]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.135      ; 0.861      ;
; 0.563 ; sdram_controller:sdram_controller_inst|dat_o_r[16] ; sdram_rw:rw_inst|number[16]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.136      ; 0.863      ;
; 0.566 ; sdram_controller:sdram_controller_inst|dat_o_r[26] ; sdram_rw:rw_inst|number[26]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.136      ; 0.866      ;
; 0.566 ; sdram_controller:sdram_controller_inst|dat_o_r[30] ; sdram_rw:rw_inst|number[30]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.136      ; 0.866      ;
; 0.566 ; sdram_controller:sdram_controller_inst|dat_o_r[0]  ; sdram_rw:rw_inst|number[0]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.136      ; 0.866      ;
; 0.573 ; sdram_controller:sdram_controller_inst|dat_o_r[13] ; sdram_rw:rw_inst|number[13]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.136      ; 0.873      ;
; 0.580 ; sdram_controller:sdram_controller_inst|dat_o_r[7]  ; sdram_rw:rw_inst|number[7]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.136      ; 0.880      ;
; 0.619 ; sdram_rw:rw_inst|mem_value[16]                     ; sdram_rw:rw_inst|dat_i_r[16]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.817      ;
; 0.638 ; sdram_rw:rw_inst|rw_cntr[4]                        ; sdram_rw:rw_inst|rw_cntr[4]              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.837      ;
; 0.638 ; sdram_rw:rw_inst|mem_value[28]                     ; sdram_rw:rw_inst|dat_i_r[28]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.836      ;
; 0.642 ; sdram_rw:rw_inst|rw_cntr[15]                       ; sdram_rw:rw_inst|rw_cntr[15]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.840      ;
; 0.656 ; sdram_controller:sdram_controller_inst|dat_o_r[27] ; sdram_rw:rw_inst|number[27]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.136      ; 0.956      ;
; 0.658 ; sdram_controller:sdram_controller_inst|dat_o_r[12] ; sdram_rw:rw_inst|number[12]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.135      ; 0.957      ;
; 0.666 ; sdram_rw:rw_inst|mem_value[2]                      ; sdram_rw:rw_inst|dat_i_r[2]              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.864      ;
; 0.668 ; sdram_controller:sdram_controller_inst|dat_o_r[9]  ; sdram_rw:rw_inst|number[9]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.136      ; 0.968      ;
; 0.671 ; sdram_controller:sdram_controller_inst|dat_o_r[3]  ; sdram_rw:rw_inst|number[3]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.135      ; 0.970      ;
; 0.674 ; sdram_rw:rw_inst|state.WRITE_ST                    ; sdram_rw:rw_inst|we_i_r                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.872      ;
; 0.675 ; sdram_controller:sdram_controller_inst|dat_o_r[23] ; sdram_rw:rw_inst|number[23]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.135      ; 0.974      ;
; 0.679 ; sdram_controller:sdram_controller_inst|dat_o_r[14] ; sdram_rw:rw_inst|number[14]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.136      ; 0.979      ;
; 0.679 ; sdram_controller:sdram_controller_inst|dat_o_r[6]  ; sdram_rw:rw_inst|number[6]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.135      ; 0.978      ;
; 0.684 ; sdram_controller:sdram_controller_inst|dat_o_r[25] ; sdram_rw:rw_inst|number[25]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.136      ; 0.984      ;
; 0.685 ; sdram_controller:sdram_controller_inst|dat_o_r[31] ; sdram_rw:rw_inst|number[31]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.136      ; 0.985      ;
; 0.689 ; sdram_controller:sdram_controller_inst|dat_o_r[18] ; sdram_rw:rw_inst|number[18]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.136      ; 0.989      ;
; 0.689 ; sdram_controller:sdram_controller_inst|dat_o_r[29] ; sdram_rw:rw_inst|number[29]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.136      ; 0.989      ;
; 0.696 ; sdram_controller:sdram_controller_inst|dat_o_r[11] ; sdram_rw:rw_inst|number[11]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.136      ; 0.996      ;
; 0.704 ; sdram_controller:sdram_controller_inst|dat_o_r[8]  ; sdram_rw:rw_inst|number[8]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.136      ; 1.004      ;
; 0.709 ; sdram_rw:rw_inst|mem_value[11]                     ; sdram_rw:rw_inst|dat_i_r[11]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.907      ;
; 0.710 ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|state.READ_WAIT_ST      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.135      ; 1.009      ;
; 0.737 ; sdram_rw:rw_inst|state.START_WRITE_ST              ; sdram_rw:rw_inst|mem_value[2]            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.937      ;
; 0.742 ; sdram_rw:rw_inst|state.START_WRITE_ST              ; sdram_rw:rw_inst|mem_value[3]            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.942      ;
; 0.743 ; sdram_rw:rw_inst|state.START_WRITE_ST              ; sdram_rw:rw_inst|mem_value[18]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.943      ;
; 0.744 ; sdram_rw:rw_inst|state.START_WRITE_ST              ; sdram_rw:rw_inst|mem_value[28]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.944      ;
; 0.750 ; sdram_rw:rw_inst|rw_cntr[21]                       ; sdram_rw:rw_inst|rw_cntr[22]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.948      ;
; 0.755 ; sdram_rw:rw_inst|mem_value[14]                     ; sdram_rw:rw_inst|dat_i_r[14]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.954      ;
; 0.755 ; sdram_rw:rw_inst|rw_cntr[22]                       ; sdram_rw:rw_inst|rw_cntr[23]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.953      ;
; 0.756 ; sdram_rw:rw_inst|mem_value[20]                     ; sdram_rw:rw_inst|dat_i_r[20]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.954      ;
; 0.759 ; sdram_rw:rw_inst|rw_cntr[13]                       ; sdram_rw:rw_inst|rw_cntr[14]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.957      ;
; 0.761 ; sdram_rw:rw_inst|rw_cntr[9]                        ; sdram_rw:rw_inst|rw_cntr[10]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.960      ;
; 0.761 ; sdram_rw:rw_inst|rw_cntr[19]                       ; sdram_rw:rw_inst|rw_cntr[20]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.959      ;
; 0.761 ; sdram_rw:rw_inst|rw_cntr[7]                        ; sdram_rw:rw_inst|rw_cntr[8]              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.960      ;
; 0.763 ; sdram_rw:rw_inst|rw_cntr[11]                       ; sdram_rw:rw_inst|rw_cntr[12]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.052      ; 0.959      ;
; 0.763 ; sdram_rw:rw_inst|rw_cntr[1]                        ; sdram_rw:rw_inst|rw_cntr[2]              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.962      ;
; 0.763 ; sdram_rw:rw_inst|rw_cntr[17]                       ; sdram_rw:rw_inst|rw_cntr[18]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.961      ;
; 0.764 ; sdram_rw:rw_inst|rw_cntr[10]                       ; sdram_rw:rw_inst|rw_cntr[11]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.963      ;
; 0.764 ; sdram_rw:rw_inst|rw_cntr[12]                       ; sdram_rw:rw_inst|rw_cntr[13]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.962      ;
; 0.765 ; sdram_rw:rw_inst|rw_cntr[14]                       ; sdram_rw:rw_inst|rw_cntr[15]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.963      ;
; 0.766 ; sdram_rw:rw_inst|rw_cntr[5]                        ; sdram_rw:rw_inst|rw_cntr[6]              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.965      ;
; 0.767 ; sdram_rw:rw_inst|rw_cntr[20]                       ; sdram_rw:rw_inst|rw_cntr[21]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.965      ;
; 0.770 ; sdram_rw:rw_inst|rw_cntr[8]                        ; sdram_rw:rw_inst|rw_cntr[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.969      ;
+-------+----------------------------------------------------+------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                         ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+---------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                    ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+---------------------------------------------------------------------------+
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|address_r[12]                      ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|address_r[13]                      ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|address_r[14]                      ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|address_r[15]                      ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|address_r[16]                      ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|address_r[17]                      ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|address_r[19]                      ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|address_r[1]                       ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|address_r[21]                      ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|address_r[2]                       ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|address_r[3]                       ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|address_r[4]                       ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|address_r[5]                       ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|address_r[6]                       ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|address_r[7]                       ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|address_r[8]                       ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|address_r[9]                       ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|current_init_state.INIT_IDLE       ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|current_init_state.INIT_INIT_PRE   ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|current_init_state.INIT_WAIT_200us ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|current_state.ACT_ST               ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|current_state.IDLE_ST              ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|current_state.PRE_ST               ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|current_state.READ0_ST             ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|current_state.READ1_ST             ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|current_state.READ2_ST             ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|current_state.READ3_ST             ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|current_state.READ4_ST             ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|current_state.READ_PRE_ST          ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|current_state.REFRESH_ST           ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|current_state.REFRESH_WAIT_ST      ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|current_state.WAIT_ACT_ST          ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|current_state.WAIT_PRE_ST          ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|current_state.WRITE0_ST            ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|current_state.WRITE1_ST            ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|current_state.WRITE_PRE_ST         ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_i_r[11]                        ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_i_r[12]                        ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_i_r[13]                        ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_i_r[14]                        ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_i_r[16]                        ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_i_r[17]                        ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_i_r[18]                        ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_i_r[1]                         ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_i_r[20]                        ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_i_r[21]                        ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_i_r[23]                        ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_i_r[24]                        ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_i_r[26]                        ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_i_r[28]                        ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_i_r[29]                        ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_i_r[30]                        ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_i_r[3]                         ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_i_r[4]                         ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_i_r[5]                         ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_i_r[6]                         ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_o_r[17]                        ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_o_r[18]                        ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_o_r[19]                        ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_o_r[1]                         ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_o_r[20]                        ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_o_r[21]                        ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_o_r[22]                        ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_o_r[23]                        ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_o_r[24]                        ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_o_r[2]                         ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_o_r[3]                         ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_o_r[4]                         ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_o_r[5]                         ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_o_r[6]                         ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_o_r[7]                         ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_o_r[8]                         ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|do_refresh                         ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dram_addr_r[0]                     ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dram_addr_r[10]                    ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dram_addr_r[11]                    ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dram_addr_r[1]                     ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dram_addr_r[2]                     ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dram_addr_r[5]                     ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dram_addr_r[6]                     ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dram_addr_r[7]                     ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dram_addr_r[8]                     ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dram_addr_r[9]                     ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dram_cas_n_r                       ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dram_dq_r[0]                       ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dram_dq_r[10]                      ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dram_dq_r[11]                      ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dram_dq_r[12]                      ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dram_dq_r[13]                      ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dram_dq_r[14]                      ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dram_dq_r[15]                      ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dram_dq_r[1]                       ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dram_dq_r[2]                       ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dram_dq_r[3]                       ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dram_dq_r[4]                       ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dram_dq_r[5]                       ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dram_dq_r[6]                       ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dram_dq_r[7]                       ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dram_dq_r[8]                       ;
; 3.499 ; 3.715        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dram_dq_r[9]                       ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                        ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                   ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------------------+
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|cyc_i_r                 ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[11]             ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[13]             ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[14]             ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[17]             ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[21]             ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[22]             ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[25]             ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[26]             ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[27]             ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[28]             ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[29]             ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[2]              ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[31]             ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[3]              ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[6]              ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[7]              ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[8]              ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[9]              ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|green_led_r[0]          ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[10]           ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[11]           ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[12]           ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[13]           ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[14]           ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[15]           ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[16]           ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[17]           ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[18]           ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[19]           ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[1]            ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[20]           ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[21]           ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[22]           ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[23]           ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[24]           ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[25]           ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[26]           ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[28]           ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[29]           ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[2]            ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[30]           ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[31]           ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[3]            ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[4]            ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[5]            ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[6]            ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[7]            ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[8]            ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[9]            ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|number[0]               ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|number[10]              ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|number[11]              ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|number[13]              ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|number[14]              ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|number[16]              ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|number[18]              ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|number[25]              ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|number[26]              ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|number[27]              ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|number[28]              ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|number[29]              ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|number[30]              ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|number[31]              ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|number[7]               ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|number[8]               ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|number[9]               ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|red_led_r[0]            ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|rw_cntr[0]              ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|rw_cntr[10]             ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|rw_cntr[11]             ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|rw_cntr[1]              ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|rw_cntr[2]              ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|rw_cntr[3]              ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|rw_cntr[4]              ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|rw_cntr[5]              ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|rw_cntr[6]              ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|rw_cntr[7]              ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|rw_cntr[8]              ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|rw_cntr[9]              ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|state.DONE_ST           ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|state.READ_ST           ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|state.READ_WAIT_ST      ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|state.START_READ_ST     ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|state.START_WRITE_ST    ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|state.WAIT_READ_ACK_ST  ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|state.WAIT_WRITE_ACK_ST ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|state.WRITE_ST          ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|state.WRITE_WAIT_ST     ;
; 9.749 ; 9.965        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|we_i_r                  ;
; 9.750 ; 9.966        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[10]             ;
; 9.750 ; 9.966        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[12]             ;
; 9.750 ; 9.966        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[15]             ;
; 9.750 ; 9.966        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[16]             ;
; 9.750 ; 9.966        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[18]             ;
; 9.750 ; 9.966        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[19]             ;
; 9.750 ; 9.966        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[1]              ;
; 9.750 ; 9.966        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[20]             ;
; 9.750 ; 9.966        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[23]             ;
; 9.750 ; 9.966        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[24]             ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                               ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------+
; 9.790  ; 9.790        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.790  ; 9.790        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.790  ; 9.790        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.790  ; 9.790        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                               ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                               ;
; 10.139 ; 10.139       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.161 ; 10.161       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                               ;
; 10.209 ; 10.209       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.209 ; 10.209       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.209 ; 10.209       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.209 ; 10.209       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                       ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                   ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.697 ; 4.026 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.609 ; 3.935 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.290 ; 3.647 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.151 ; 3.492 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.339 ; 3.669 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.162 ; 3.499 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.297 ; 3.664 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.181 ; 3.528 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.463 ; 3.801 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.639 ; 3.974 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.645 ; 3.967 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.639 ; 3.975 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.581 ; 3.941 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.633 ; 3.954 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.621 ; 3.942 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.697 ; 4.026 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.160 ; 3.510 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                      ;
+--------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+--------+--------+------------+------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; -2.553 ; -2.880 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -2.992 ; -3.303 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -2.697 ; -3.045 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -2.553 ; -2.880 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -2.734 ; -3.051 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -2.563 ; -2.887 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -2.704 ; -3.062 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -2.579 ; -2.914 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -2.861 ; -3.191 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -3.020 ; -3.343 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -3.028 ; -3.337 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; -3.021 ; -3.345 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; -2.978 ; -3.329 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; -3.015 ; -3.324 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; -3.004 ; -3.312 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; -3.086 ; -3.407 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; -2.561 ; -2.896 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                           ;
+----------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+----------------+------------+-------+-------+------------+------------------------------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; 3.622 ; 3.566 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 3.586 ; 3.533 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 3.622 ; 3.566 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 3.552 ; 3.477 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 3.400 ; 3.369 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 3.205 ; 3.195 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 3.545 ; 3.462 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 3.169 ; 3.131 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 3.146 ; 3.107 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 3.166 ; 3.143 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 3.430 ; 3.376 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 3.427 ; 3.366 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 3.543 ; 3.512 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_0      ; CLOCK_50   ; 3.225 ; 3.211 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_1      ; CLOCK_50   ; 3.234 ; 3.224 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 3.388 ; 3.331 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 4.604 ; 4.667 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 3.588 ; 3.518 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 3.118 ; 3.067 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 3.124 ; 3.077 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 4.604 ; 4.667 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 3.132 ; 3.089 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 3.148 ; 3.106 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 3.338 ; 3.266 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 3.348 ; 3.279 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 3.489 ; 3.442 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 3.429 ; 3.384 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 3.595 ; 3.529 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 3.410 ; 3.365 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 3.603 ; 3.531 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 3.787 ; 3.714 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 3.634 ; 3.596 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 3.157 ; 3.114 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 3.578 ; 3.514 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 4.657 ; 4.736 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]        ; CLOCK_50   ; 3.838 ; 3.853 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  LEDG[1]       ; CLOCK_50   ; 3.838 ; 3.853 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; LEDR[*]        ; CLOCK_50   ; 3.793 ; 3.761 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  LEDR[0]       ; CLOCK_50   ; 3.793 ; 3.761 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ; 5.406 ;       ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; DRAM_CLK       ; CLOCK_50   ;       ; 5.334 ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
+----------------+------------+-------+-------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                   ;
+----------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+----------------+------------+-------+-------+------------+------------------------------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.776 ; 2.736 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 3.198 ; 3.145 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 3.232 ; 3.177 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 3.165 ; 3.091 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 3.020 ; 2.987 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.832 ; 2.820 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 3.158 ; 3.077 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.798 ; 2.759 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.776 ; 2.736 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.795 ; 2.770 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 3.047 ; 2.994 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 3.045 ; 2.985 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 3.156 ; 3.124 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_0      ; CLOCK_50   ; 2.851 ; 2.835 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_1      ; CLOCK_50   ; 2.860 ; 2.848 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 3.007 ; 2.950 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 2.747 ; 2.697 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 3.199 ; 3.130 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 2.747 ; 2.697 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 2.754 ; 2.707 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 4.226 ; 4.290 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 2.762 ; 2.718 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 2.777 ; 2.735 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 2.960 ; 2.889 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 2.969 ; 2.901 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 3.104 ; 3.058 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 3.047 ; 3.002 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 3.207 ; 3.141 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 3.028 ; 2.983 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 3.214 ; 3.143 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 3.391 ; 3.319 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 3.243 ; 3.205 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 2.785 ; 2.742 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 3.190 ; 3.126 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 4.277 ; 4.356 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]        ; CLOCK_50   ; 3.446 ; 3.459 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  LEDG[1]       ; CLOCK_50   ; 3.446 ; 3.459 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; LEDR[*]        ; CLOCK_50   ; 3.403 ; 3.372 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  LEDR[0]       ; CLOCK_50   ; 3.403 ; 3.372 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ; 5.078 ;       ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; DRAM_CLK       ; CLOCK_50   ;       ; 5.007 ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
+----------------+------------+-------+-------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                           ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.139 ; 3.141 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.617 ; 3.619 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.139 ; 3.141 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.159 ; 3.161 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.340 ; 3.342 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.369 ; 3.371 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.149 ; 3.151 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.389 ; 3.391 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.334 ; 3.336 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.648 ; 3.650 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.638 ; 3.640 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.637 ; 3.639 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.628 ; 3.630 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.627 ; 3.629 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.627 ; 3.629 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.617 ; 3.619 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.359 ; 3.361 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                   ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.381 ; 2.381 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.840 ; 2.840 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.381 ; 2.381 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.401 ; 2.401 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.574 ; 2.574 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.602 ; 2.602 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.391 ; 2.391 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.622 ; 2.622 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.569 ; 2.569 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.870 ; 2.870 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.860 ; 2.860 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.860 ; 2.860 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.850 ; 2.850 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.850 ; 2.850 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.850 ; 2.850 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.840 ; 2.840 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.592 ; 2.592 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                  ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.154     ; 3.154     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.631     ; 3.631     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.154     ; 3.154     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.174     ; 3.174     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.341     ; 3.341     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.365     ; 3.365     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.164     ; 3.164     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.385     ; 3.385     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.333     ; 3.333     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.655     ; 3.655     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.645     ; 3.645     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.651     ; 3.651     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.635     ; 3.635     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.641     ; 3.641     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.641     ; 3.641     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.631     ; 3.631     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.355     ; 3.355     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                          ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.393     ; 2.494     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.851     ; 2.952     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.393     ; 2.494     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.413     ; 2.514     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.573     ; 2.674     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.596     ; 2.697     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.403     ; 2.504     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.616     ; 2.717     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.566     ; 2.667     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.875     ; 2.976     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.865     ; 2.966     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.871     ; 2.972     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.855     ; 2.956     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.861     ; 2.962     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.861     ; 2.962     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.851     ; 2.952     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.586     ; 2.687     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.355 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.422 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.184 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.186 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 3.535 ; 0.000         ;
; CLOCK_50                                             ; 9.583 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 9.785 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                 ;
+-------+------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                    ; To Node                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.355 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|address_r[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.091     ; 1.041      ;
; 1.355 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|address_r[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.091     ; 1.041      ;
; 1.355 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|address_r[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.091     ; 1.041      ;
; 1.355 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|address_r[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.091     ; 1.041      ;
; 1.355 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|address_r[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.091     ; 1.041      ;
; 1.384 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[18]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.089     ; 1.014      ;
; 1.384 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.089     ; 1.014      ;
; 1.384 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[4]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.089     ; 1.014      ;
; 1.384 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[20]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.089     ; 1.014      ;
; 1.384 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[5]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.089     ; 1.014      ;
; 1.384 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[21]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.089     ; 1.014      ;
; 1.389 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|we_i_r        ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.089     ; 1.009      ;
; 1.389 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.089     ; 1.009      ;
; 1.389 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[19]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.089     ; 1.009      ;
; 1.389 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[22]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.089     ; 1.009      ;
; 1.389 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.089     ; 1.009      ;
; 1.389 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.089     ; 1.009      ;
; 1.389 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.089     ; 1.009      ;
; 1.389 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[25]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.089     ; 1.009      ;
; 1.389 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.089     ; 1.009      ;
; 1.389 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[27]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.089     ; 1.009      ;
; 1.389 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[15]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.089     ; 1.009      ;
; 1.389 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[31]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.089     ; 1.009      ;
; 1.389 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|address_r[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.089     ; 1.009      ;
; 1.389 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|address_r[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.089     ; 1.009      ;
; 1.389 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|address_r[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.089     ; 1.009      ;
; 1.389 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|address_r[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.089     ; 1.009      ;
; 1.410 ; sdram_rw:rw_inst|rw_cntr[17] ; sdram_controller:sdram_controller_inst|address_r[18] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.086     ; 0.991      ;
; 1.484 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[17]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.091     ; 0.912      ;
; 1.484 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|address_r[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.091     ; 0.912      ;
; 1.484 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|address_r[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.091     ; 0.912      ;
; 1.484 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|address_r[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.091     ; 0.912      ;
; 1.484 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|address_r[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.091     ; 0.912      ;
; 1.484 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|address_r[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.091     ; 0.912      ;
; 1.484 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|address_r[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.091     ; 0.912      ;
; 1.484 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|address_r[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.091     ; 0.912      ;
; 1.484 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|address_r[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.091     ; 0.912      ;
; 1.484 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|address_r[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.091     ; 0.912      ;
; 1.484 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|address_r[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.091     ; 0.912      ;
; 1.528 ; sdram_rw:rw_inst|rw_cntr[6]  ; sdram_controller:sdram_controller_inst|address_r[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.089     ; 0.870      ;
; 1.537 ; sdram_rw:rw_inst|rw_cntr[10] ; sdram_controller:sdram_controller_inst|address_r[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.087     ; 0.863      ;
; 1.558 ; sdram_rw:rw_inst|rw_cntr[18] ; sdram_controller:sdram_controller_inst|address_r[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.087     ; 0.842      ;
; 1.560 ; sdram_rw:rw_inst|rw_cntr[7]  ; sdram_controller:sdram_controller_inst|address_r[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.088     ; 0.839      ;
; 1.562 ; sdram_rw:rw_inst|rw_cntr[14] ; sdram_controller:sdram_controller_inst|address_r[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.088     ; 0.837      ;
; 1.567 ; sdram_rw:rw_inst|rw_cntr[20] ; sdram_controller:sdram_controller_inst|address_r[21] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.088     ; 0.832      ;
; 1.575 ; sdram_rw:rw_inst|rw_cntr[19] ; sdram_controller:sdram_controller_inst|address_r[20] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.086     ; 0.826      ;
; 1.582 ; sdram_rw:rw_inst|rw_cntr[1]  ; sdram_controller:sdram_controller_inst|address_r[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.089     ; 0.816      ;
; 1.592 ; sdram_rw:rw_inst|rw_cntr[13] ; sdram_controller:sdram_controller_inst|address_r[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.088     ; 0.807      ;
; 1.619 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[16]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.090     ; 0.778      ;
; 1.619 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.090     ; 0.778      ;
; 1.619 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.090     ; 0.778      ;
; 1.619 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[23]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.090     ; 0.778      ;
; 1.619 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[24]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.090     ; 0.778      ;
; 1.619 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[26]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.090     ; 0.778      ;
; 1.619 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[11]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.090     ; 0.778      ;
; 1.619 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[12]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.090     ; 0.778      ;
; 1.619 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[28]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.090     ; 0.778      ;
; 1.619 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[29]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.090     ; 0.778      ;
; 1.619 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[13]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.090     ; 0.778      ;
; 1.619 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[30]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.090     ; 0.778      ;
; 1.619 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|dat_i_r[14]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.090     ; 0.778      ;
; 1.619 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|address_r[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.090     ; 0.778      ;
; 1.619 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|address_r[19] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.090     ; 0.778      ;
; 1.646 ; sdram_rw:rw_inst|dat_i_r[8]  ; sdram_controller:sdram_controller_inst|dat_i_r[8]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.091     ; 0.750      ;
; 1.649 ; sdram_rw:rw_inst|rw_cntr[16] ; sdram_controller:sdram_controller_inst|address_r[17] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.088     ; 0.750      ;
; 1.651 ; sdram_rw:rw_inst|rw_cntr[9]  ; sdram_controller:sdram_controller_inst|address_r[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.087     ; 0.749      ;
; 1.688 ; sdram_rw:rw_inst|we_i_r      ; sdram_controller:sdram_controller_inst|we_i_r        ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.090     ; 0.709      ;
; 1.692 ; sdram_rw:rw_inst|rw_cntr[0]  ; sdram_controller:sdram_controller_inst|address_r[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.089     ; 0.706      ;
; 1.694 ; sdram_rw:rw_inst|rw_cntr[8]  ; sdram_controller:sdram_controller_inst|address_r[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.089     ; 0.704      ;
; 1.703 ; sdram_rw:rw_inst|rw_cntr[11] ; sdram_controller:sdram_controller_inst|address_r[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.089     ; 0.695      ;
; 1.707 ; sdram_rw:rw_inst|dat_i_r[29] ; sdram_controller:sdram_controller_inst|dat_i_r[29]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.091     ; 0.689      ;
; 1.711 ; sdram_rw:rw_inst|dat_i_r[11] ; sdram_controller:sdram_controller_inst|dat_i_r[11]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.091     ; 0.685      ;
; 1.727 ; sdram_rw:rw_inst|rw_cntr[3]  ; sdram_controller:sdram_controller_inst|address_r[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.090     ; 0.670      ;
; 1.742 ; sdram_rw:rw_inst|rw_cntr[12] ; sdram_controller:sdram_controller_inst|address_r[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.088     ; 0.657      ;
; 1.745 ; sdram_rw:rw_inst|dat_i_r[13] ; sdram_controller:sdram_controller_inst|dat_i_r[13]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.092     ; 0.650      ;
; 1.746 ; sdram_rw:rw_inst|cyc_i_r     ; sdram_controller:sdram_controller_inst|stb_i_r       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.091     ; 0.650      ;
; 1.749 ; sdram_rw:rw_inst|dat_i_r[27] ; sdram_controller:sdram_controller_inst|dat_i_r[27]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.091     ; 0.647      ;
; 1.752 ; sdram_rw:rw_inst|rw_cntr[15] ; sdram_controller:sdram_controller_inst|address_r[16] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.088     ; 0.647      ;
; 1.756 ; sdram_rw:rw_inst|dat_i_r[23] ; sdram_controller:sdram_controller_inst|dat_i_r[23]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.092     ; 0.639      ;
; 1.756 ; sdram_rw:rw_inst|dat_i_r[26] ; sdram_controller:sdram_controller_inst|dat_i_r[26]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.092     ; 0.639      ;
; 1.757 ; sdram_rw:rw_inst|dat_i_r[9]  ; sdram_controller:sdram_controller_inst|dat_i_r[9]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.091     ; 0.639      ;
; 1.760 ; sdram_rw:rw_inst|dat_i_r[25] ; sdram_controller:sdram_controller_inst|dat_i_r[25]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.091     ; 0.636      ;
; 1.763 ; sdram_rw:rw_inst|dat_i_r[22] ; sdram_controller:sdram_controller_inst|dat_i_r[22]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.090     ; 0.634      ;
; 1.776 ; sdram_rw:rw_inst|dat_i_r[3]  ; sdram_controller:sdram_controller_inst|dat_i_r[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.091     ; 0.620      ;
; 1.776 ; sdram_rw:rw_inst|rw_cntr[2]  ; sdram_controller:sdram_controller_inst|address_r[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.089     ; 0.622      ;
; 1.778 ; sdram_rw:rw_inst|dat_i_r[30] ; sdram_controller:sdram_controller_inst|dat_i_r[30]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.092     ; 0.617      ;
; 1.781 ; sdram_rw:rw_inst|rw_cntr[4]  ; sdram_controller:sdram_controller_inst|address_r[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.089     ; 0.617      ;
; 1.782 ; sdram_rw:rw_inst|dat_i_r[28] ; sdram_controller:sdram_controller_inst|dat_i_r[28]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.091     ; 0.614      ;
; 1.786 ; sdram_rw:rw_inst|rw_cntr[5]  ; sdram_controller:sdram_controller_inst|address_r[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.089     ; 0.612      ;
; 1.797 ; sdram_rw:rw_inst|dat_i_r[12] ; sdram_controller:sdram_controller_inst|dat_i_r[12]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.092     ; 0.598      ;
; 1.809 ; sdram_rw:rw_inst|dat_i_r[17] ; sdram_controller:sdram_controller_inst|dat_i_r[17]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.093     ; 0.585      ;
; 1.816 ; sdram_rw:rw_inst|dat_i_r[24] ; sdram_controller:sdram_controller_inst|dat_i_r[24]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.092     ; 0.579      ;
; 1.817 ; sdram_rw:rw_inst|dat_i_r[7]  ; sdram_controller:sdram_controller_inst|dat_i_r[7]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.091     ; 0.579      ;
; 1.818 ; sdram_rw:rw_inst|dat_i_r[31] ; sdram_controller:sdram_controller_inst|dat_i_r[31]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.091     ; 0.578      ;
; 1.821 ; sdram_rw:rw_inst|dat_i_r[6]  ; sdram_controller:sdram_controller_inst|dat_i_r[6]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.092     ; 0.574      ;
; 1.827 ; sdram_rw:rw_inst|dat_i_r[21] ; sdram_controller:sdram_controller_inst|dat_i_r[21]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.091     ; 0.569      ;
; 1.827 ; sdram_rw:rw_inst|dat_i_r[10] ; sdram_controller:sdram_controller_inst|dat_i_r[10]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.091     ; 0.569      ;
; 1.830 ; sdram_rw:rw_inst|dat_i_r[16] ; sdram_controller:sdram_controller_inst|dat_i_r[16]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.092     ; 0.565      ;
; 1.831 ; sdram_rw:rw_inst|dat_i_r[1]  ; sdram_controller:sdram_controller_inst|dat_i_r[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.092     ; 0.564      ;
; 1.839 ; sdram_rw:rw_inst|dat_i_r[15] ; sdram_controller:sdram_controller_inst|dat_i_r[15]   ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.500        ; -0.091     ; 0.557      ;
+-------+------------------------------+------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                            ;
+--------+----------------------------------------------------+------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                          ; To Node                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------+------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.422  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[9]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.090     ; 0.975      ;
; 1.422  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[8]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.090     ; 0.975      ;
; 1.482  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[16]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.090     ; 0.915      ;
; 1.482  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[10]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.090     ; 0.915      ;
; 1.482  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[11]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.090     ; 0.915      ;
; 1.482  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[14]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.090     ; 0.915      ;
; 1.482  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[13]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.090     ; 0.915      ;
; 1.482  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[7]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.090     ; 0.915      ;
; 1.482  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[27]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.090     ; 0.915      ;
; 1.482  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[28]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.090     ; 0.915      ;
; 1.482  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[26]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.090     ; 0.915      ;
; 1.482  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[25]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.090     ; 0.915      ;
; 1.482  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[18]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.090     ; 0.915      ;
; 1.482  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[29]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.090     ; 0.915      ;
; 1.482  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[30]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.090     ; 0.915      ;
; 1.482  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[31]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.090     ; 0.915      ;
; 1.482  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[0]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.090     ; 0.915      ;
; 1.542  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|cyc_i_r                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.091     ; 0.854      ;
; 1.617  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[15]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.091     ; 0.779      ;
; 1.617  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[12]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.091     ; 0.779      ;
; 1.617  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[2]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.091     ; 0.779      ;
; 1.617  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[1]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.091     ; 0.779      ;
; 1.617  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[6]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.091     ; 0.779      ;
; 1.617  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[5]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.091     ; 0.779      ;
; 1.617  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[3]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.091     ; 0.779      ;
; 1.617  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[4]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.091     ; 0.779      ;
; 1.617  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[24]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.091     ; 0.779      ;
; 1.617  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[23]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.091     ; 0.779      ;
; 1.617  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[22]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.091     ; 0.779      ;
; 1.617  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[21]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.091     ; 0.779      ;
; 1.617  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[17]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.091     ; 0.779      ;
; 1.617  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[19]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.091     ; 0.779      ;
; 1.617  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|number[20]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.091     ; 0.779      ;
; 1.642  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|state.WRITE_WAIT_ST     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.090     ; 0.755      ;
; 1.645  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|state.WAIT_READ_ACK_ST  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.090     ; 0.752      ;
; 1.646  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|state.WAIT_WRITE_ACK_ST ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.090     ; 0.751      ;
; 1.718  ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|state.READ_WAIT_ST      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.090     ; 0.679      ;
; 1.753  ; sdram_controller:sdram_controller_inst|dat_o_r[29] ; sdram_rw:rw_inst|number[29]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.089     ; 0.645      ;
; 1.755  ; sdram_controller:sdram_controller_inst|dat_o_r[8]  ; sdram_rw:rw_inst|number[8]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.090     ; 0.642      ;
; 1.758  ; sdram_controller:sdram_controller_inst|dat_o_r[25] ; sdram_rw:rw_inst|number[25]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.089     ; 0.640      ;
; 1.761  ; sdram_controller:sdram_controller_inst|dat_o_r[11] ; sdram_rw:rw_inst|number[11]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.089     ; 0.637      ;
; 1.761  ; sdram_controller:sdram_controller_inst|dat_o_r[14] ; sdram_rw:rw_inst|number[14]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.089     ; 0.637      ;
; 1.763  ; sdram_controller:sdram_controller_inst|dat_o_r[18] ; sdram_rw:rw_inst|number[18]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.090     ; 0.634      ;
; 1.763  ; sdram_controller:sdram_controller_inst|dat_o_r[31] ; sdram_rw:rw_inst|number[31]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.089     ; 0.635      ;
; 1.766  ; sdram_controller:sdram_controller_inst|dat_o_r[6]  ; sdram_rw:rw_inst|number[6]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.091     ; 0.630      ;
; 1.767  ; sdram_controller:sdram_controller_inst|dat_o_r[9]  ; sdram_rw:rw_inst|number[9]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.089     ; 0.631      ;
; 1.771  ; sdram_controller:sdram_controller_inst|dat_o_r[23] ; sdram_rw:rw_inst|number[23]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.091     ; 0.625      ;
; 1.772  ; sdram_controller:sdram_controller_inst|dat_o_r[3]  ; sdram_rw:rw_inst|number[3]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.091     ; 0.624      ;
; 1.774  ; sdram_controller:sdram_controller_inst|dat_o_r[12] ; sdram_rw:rw_inst|number[12]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.090     ; 0.623      ;
; 1.776  ; sdram_controller:sdram_controller_inst|dat_o_r[27] ; sdram_rw:rw_inst|number[27]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.089     ; 0.622      ;
; 1.805  ; sdram_controller:sdram_controller_inst|dat_o_r[7]  ; sdram_rw:rw_inst|number[7]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.090     ; 0.592      ;
; 1.807  ; sdram_controller:sdram_controller_inst|dat_o_r[0]  ; sdram_rw:rw_inst|number[0]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.089     ; 0.591      ;
; 1.809  ; sdram_controller:sdram_controller_inst|dat_o_r[13] ; sdram_rw:rw_inst|number[13]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.089     ; 0.589      ;
; 1.815  ; sdram_controller:sdram_controller_inst|dat_o_r[16] ; sdram_rw:rw_inst|number[16]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.089     ; 0.583      ;
; 1.815  ; sdram_controller:sdram_controller_inst|dat_o_r[30] ; sdram_rw:rw_inst|number[30]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.089     ; 0.583      ;
; 1.819  ; sdram_controller:sdram_controller_inst|dat_o_r[15] ; sdram_rw:rw_inst|number[15]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.090     ; 0.578      ;
; 1.819  ; sdram_controller:sdram_controller_inst|dat_o_r[10] ; sdram_rw:rw_inst|number[10]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.089     ; 0.579      ;
; 1.821  ; sdram_controller:sdram_controller_inst|dat_o_r[26] ; sdram_rw:rw_inst|number[26]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.089     ; 0.577      ;
; 1.833  ; sdram_controller:sdram_controller_inst|dat_o_r[28] ; sdram_rw:rw_inst|number[28]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.089     ; 0.565      ;
; 1.853  ; sdram_controller:sdram_controller_inst|dat_o_r[19] ; sdram_rw:rw_inst|number[19]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.091     ; 0.543      ;
; 1.858  ; sdram_controller:sdram_controller_inst|dat_o_r[2]  ; sdram_rw:rw_inst|number[2]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.091     ; 0.538      ;
; 1.861  ; sdram_controller:sdram_controller_inst|dat_o_r[17] ; sdram_rw:rw_inst|number[17]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.091     ; 0.535      ;
; 1.864  ; sdram_controller:sdram_controller_inst|dat_o_r[20] ; sdram_rw:rw_inst|number[20]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.091     ; 0.532      ;
; 1.869  ; sdram_controller:sdram_controller_inst|dat_o_r[1]  ; sdram_rw:rw_inst|number[1]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.091     ; 0.527      ;
; 1.878  ; sdram_controller:sdram_controller_inst|dat_o_r[21] ; sdram_rw:rw_inst|number[21]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.091     ; 0.518      ;
; 1.928  ; sdram_controller:sdram_controller_inst|dat_o_r[24] ; sdram_rw:rw_inst|number[24]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.091     ; 0.468      ;
; 1.928  ; sdram_controller:sdram_controller_inst|dat_o_r[22] ; sdram_rw:rw_inst|number[22]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.091     ; 0.468      ;
; 1.944  ; sdram_controller:sdram_controller_inst|dat_o_r[4]  ; sdram_rw:rw_inst|number[4]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.091     ; 0.452      ;
; 1.945  ; sdram_controller:sdram_controller_inst|dat_o_r[5]  ; sdram_rw:rw_inst|number[5]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.500        ; -0.091     ; 0.451      ;
; 16.535 ; sdram_rw:rw_inst|rw_cntr[13]                       ; sdram_rw:rw_inst|mem_value[27]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.031     ; 3.421      ;
; 16.542 ; sdram_rw:rw_inst|rw_cntr[13]                       ; sdram_rw:rw_inst|mem_value[16]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.030     ; 3.415      ;
; 16.542 ; sdram_rw:rw_inst|rw_cntr[13]                       ; sdram_rw:rw_inst|mem_value[20]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.030     ; 3.415      ;
; 16.542 ; sdram_rw:rw_inst|rw_cntr[13]                       ; sdram_rw:rw_inst|mem_value[21]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.030     ; 3.415      ;
; 16.542 ; sdram_rw:rw_inst|rw_cntr[13]                       ; sdram_rw:rw_inst|mem_value[22]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.030     ; 3.415      ;
; 16.542 ; sdram_rw:rw_inst|rw_cntr[13]                       ; sdram_rw:rw_inst|mem_value[23]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.030     ; 3.415      ;
; 16.542 ; sdram_rw:rw_inst|rw_cntr[13]                       ; sdram_rw:rw_inst|mem_value[29]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.030     ; 3.415      ;
; 16.542 ; sdram_rw:rw_inst|rw_cntr[13]                       ; sdram_rw:rw_inst|mem_value[31]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.030     ; 3.415      ;
; 16.607 ; sdram_rw:rw_inst|rw_cntr[13]                       ; sdram_rw:rw_inst|rw_cntr[12]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 3.345      ;
; 16.607 ; sdram_rw:rw_inst|rw_cntr[13]                       ; sdram_rw:rw_inst|rw_cntr[13]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 3.345      ;
; 16.607 ; sdram_rw:rw_inst|rw_cntr[13]                       ; sdram_rw:rw_inst|rw_cntr[14]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 3.345      ;
; 16.607 ; sdram_rw:rw_inst|rw_cntr[13]                       ; sdram_rw:rw_inst|rw_cntr[15]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 3.345      ;
; 16.607 ; sdram_rw:rw_inst|rw_cntr[13]                       ; sdram_rw:rw_inst|rw_cntr[16]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 3.345      ;
; 16.607 ; sdram_rw:rw_inst|rw_cntr[13]                       ; sdram_rw:rw_inst|rw_cntr[17]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 3.345      ;
; 16.607 ; sdram_rw:rw_inst|rw_cntr[13]                       ; sdram_rw:rw_inst|rw_cntr[18]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 3.345      ;
; 16.607 ; sdram_rw:rw_inst|rw_cntr[13]                       ; sdram_rw:rw_inst|rw_cntr[19]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 3.345      ;
; 16.607 ; sdram_rw:rw_inst|rw_cntr[13]                       ; sdram_rw:rw_inst|rw_cntr[20]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 3.345      ;
; 16.607 ; sdram_rw:rw_inst|rw_cntr[13]                       ; sdram_rw:rw_inst|rw_cntr[22]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 3.345      ;
; 16.607 ; sdram_rw:rw_inst|rw_cntr[13]                       ; sdram_rw:rw_inst|rw_cntr[23]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 3.345      ;
; 16.607 ; sdram_rw:rw_inst|rw_cntr[13]                       ; sdram_rw:rw_inst|rw_cntr[21]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.035     ; 3.345      ;
; 16.610 ; sdram_rw:rw_inst|rw_cntr[3]                        ; sdram_rw:rw_inst|mem_value[27]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.033     ; 3.344      ;
; 16.615 ; sdram_rw:rw_inst|rw_cntr[13]                       ; sdram_rw:rw_inst|rw_cntr[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.034     ; 3.338      ;
; 16.615 ; sdram_rw:rw_inst|rw_cntr[13]                       ; sdram_rw:rw_inst|rw_cntr[1]              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.034     ; 3.338      ;
; 16.615 ; sdram_rw:rw_inst|rw_cntr[13]                       ; sdram_rw:rw_inst|rw_cntr[2]              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.034     ; 3.338      ;
; 16.615 ; sdram_rw:rw_inst|rw_cntr[13]                       ; sdram_rw:rw_inst|rw_cntr[4]              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.034     ; 3.338      ;
; 16.615 ; sdram_rw:rw_inst|rw_cntr[13]                       ; sdram_rw:rw_inst|rw_cntr[5]              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.034     ; 3.338      ;
; 16.615 ; sdram_rw:rw_inst|rw_cntr[13]                       ; sdram_rw:rw_inst|rw_cntr[6]              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.034     ; 3.338      ;
; 16.615 ; sdram_rw:rw_inst|rw_cntr[13]                       ; sdram_rw:rw_inst|rw_cntr[7]              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.034     ; 3.338      ;
; 16.615 ; sdram_rw:rw_inst|rw_cntr[13]                       ; sdram_rw:rw_inst|rw_cntr[8]              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.034     ; 3.338      ;
; 16.615 ; sdram_rw:rw_inst|rw_cntr[13]                       ; sdram_rw:rw_inst|rw_cntr[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.034     ; 3.338      ;
; 16.615 ; sdram_rw:rw_inst|rw_cntr[13]                       ; sdram_rw:rw_inst|rw_cntr[10]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 20.000       ; -0.034     ; 3.338      ;
+--------+----------------------------------------------------+------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                    ; To Node                                                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.184 ; sdram_rw:rw_inst|dat_i_r[20]                                                 ; sdram_controller:sdram_controller_inst|dat_i_r[20]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.378      ;
; 0.187 ; sdram_controller:sdram_controller_inst|do_refresh                            ; sdram_controller:sdram_controller_inst|do_refresh                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:sdram_controller_inst|current_init_state.INIT_WAIT_PRE      ; sdram_controller:sdram_controller_inst|current_init_state.INIT_WAIT_PRE      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:sdram_controller_inst|current_init_state.INIT_IDLE          ; sdram_controller:sdram_controller_inst|current_init_state.INIT_IDLE          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:sdram_controller_inst|current_init_state.INIT_WAIT_200us    ; sdram_controller:sdram_controller_inst|current_init_state.INIT_WAIT_200us    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:sdram_controller_inst|init_pre_cntr[0]                      ; sdram_controller:sdram_controller_inst|init_pre_cntr[0]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:sdram_controller_inst|init_pre_cntr[1]                      ; sdram_controller:sdram_controller_inst|init_pre_cntr[1]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:sdram_controller_inst|init_pre_cntr[2]                      ; sdram_controller:sdram_controller_inst|init_pre_cntr[2]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:sdram_controller_inst|init_pre_cntr[3]                      ; sdram_controller:sdram_controller_inst|init_pre_cntr[3]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:sdram_controller_inst|trcd_cntr[1]                          ; sdram_controller:sdram_controller_inst|trcd_cntr[1]                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:sdram_controller_inst|current_init_state.INIT_WAIT_MODE_REG ; sdram_controller:sdram_controller_inst|current_init_state.INIT_WAIT_MODE_REG ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:sdram_controller_inst|init_done                             ; sdram_controller:sdram_controller_inst|init_done                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:sdram_controller_inst|current_state.WAIT_ACT_ST             ; sdram_controller:sdram_controller_inst|current_state.WAIT_ACT_ST             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:sdram_controller_inst|ack_o_r                               ; sdram_controller:sdram_controller_inst|ack_o_r                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; sdram_controller:sdram_controller_inst|current_state.REFRESH_WAIT_ST         ; sdram_controller:sdram_controller_inst|current_state.REFRESH_WAIT_ST         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sdram_controller:sdram_controller_inst|stb_i_r                               ; sdram_controller:sdram_controller_inst|stb_i_r                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sdram_controller:sdram_controller_inst|trc_cntr[1]                           ; sdram_controller:sdram_controller_inst|trc_cntr[1]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sdram_controller:sdram_controller_inst|trc_cntr[2]                           ; sdram_controller:sdram_controller_inst|trc_cntr[2]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sdram_controller:sdram_controller_inst|current_state.WAIT_PRE_ST             ; sdram_controller:sdram_controller_inst|current_state.WAIT_PRE_ST             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.192 ; sdram_rw:rw_inst|dat_i_r[4]                                                  ; sdram_controller:sdram_controller_inst|dat_i_r[4]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.386      ;
; 0.193 ; sdram_rw:rw_inst|dat_i_r[18]                                                 ; sdram_controller:sdram_controller_inst|dat_i_r[18]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.387      ;
; 0.194 ; sdram_controller:sdram_controller_inst|trcd_cntr[0]                          ; sdram_controller:sdram_controller_inst|trcd_cntr[0]                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_controller:sdram_controller_inst|current_state.READ1_ST                ; sdram_controller:sdram_controller_inst|current_state.READ2_ST                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_controller:sdram_controller_inst|current_state.READ2_ST                ; sdram_controller:sdram_controller_inst|current_state.READ3_ST                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sdram_controller:sdram_controller_inst|trc_cntr[0]                           ; sdram_controller:sdram_controller_inst|trc_cntr[0]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; sdram_controller:sdram_controller_inst|dat_i_r[5]                            ; sdram_controller:sdram_controller_inst|dram_dq_r[5]                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.314      ;
; 0.197 ; sdram_controller:sdram_controller_inst|current_state.WAIT_ACT_ST             ; sdram_controller:sdram_controller_inst|current_state.WRITE0_ST               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sdram_controller:sdram_controller_inst|dat_i_r[4]                            ; sdram_controller:sdram_controller_inst|dram_dq_r[4]                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; sdram_controller:sdram_controller_inst|address_r[2]                          ; sdram_controller:sdram_controller_inst|dram_addr_r[2]                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.316      ;
; 0.198 ; sdram_controller:sdram_controller_inst|current_state.WAIT_ACT_ST             ; sdram_controller:sdram_controller_inst|current_state.READ0_ST                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.318      ;
; 0.205 ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[24]                     ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[24]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; sdram_controller:sdram_controller_inst|current_state.READ0_ST                ; sdram_controller:sdram_controller_inst|current_state.READ1_ST                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.210 ; sdram_controller:sdram_controller_inst|current_state.REFRESH_WAIT_ST         ; sdram_controller:sdram_controller_inst|current_state.IDLE_ST                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.329      ;
; 0.212 ; sdram_controller:sdram_controller_inst|trcd_cntr[2]                          ; sdram_controller:sdram_controller_inst|current_init_state.INIT_DONE_ST       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.332      ;
; 0.212 ; sdram_controller:sdram_controller_inst|trcd_cntr[0]                          ; sdram_controller:sdram_controller_inst|trcd_cntr[1]                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.332      ;
; 0.215 ; sdram_controller:sdram_controller_inst|init_done                             ; sdram_controller:sdram_controller_inst|current_init_state.INIT_WAIT_200us    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.335      ;
; 0.223 ; sdram_controller:sdram_controller_inst|current_state.WRITE0_ST               ; sdram_controller:sdram_controller_inst|dram_dq_r[10]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.343      ;
; 0.227 ; sdram_controller:sdram_controller_inst|current_state.WRITE0_ST               ; sdram_controller:sdram_controller_inst|dram_dq_r[6]                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.347      ;
; 0.227 ; sdram_controller:sdram_controller_inst|current_state.WRITE0_ST               ; sdram_controller:sdram_controller_inst|dram_dq_r[7]                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.347      ;
; 0.230 ; sdram_controller:sdram_controller_inst|current_state.REFRESH_ST              ; sdram_controller:sdram_controller_inst|current_state.REFRESH_WAIT_ST         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.349      ;
; 0.230 ; sdram_controller:sdram_controller_inst|current_state.REFRESH_ST              ; sdram_controller:sdram_controller_inst|trc_cntr[0]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.349      ;
; 0.234 ; sdram_controller:sdram_controller_inst|current_state.REFRESH_ST              ; sdram_controller:sdram_controller_inst|trc_cntr[1]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.353      ;
; 0.253 ; sdram_controller:sdram_controller_inst|current_init_state.INIT_WAIT_200us    ; sdram_controller:sdram_controller_inst|current_init_state.INIT_INIT_PRE      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; sdram_controller:sdram_controller_inst|current_state.READ3_ST                ; sdram_controller:sdram_controller_inst|current_state.READ4_ST                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.256 ; sdram_controller:sdram_controller_inst|current_init_state.INIT_WAIT_MODE_REG ; sdram_controller:sdram_controller_inst|current_init_state.INIT_DONE_ST       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.376      ;
; 0.258 ; sdram_rw:rw_inst|dat_i_r[5]                                                  ; sdram_controller:sdram_controller_inst|dat_i_r[5]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.452      ;
; 0.259 ; sdram_controller:sdram_controller_inst|address_r[9]                          ; sdram_controller:sdram_controller_inst|dram_addr_r[1]                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.378      ;
; 0.268 ; sdram_controller:sdram_controller_inst|address_r[6]                          ; sdram_controller:sdram_controller_inst|dram_addr_r[6]                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.387      ;
; 0.269 ; sdram_controller:sdram_controller_inst|address_r[15]                         ; sdram_controller:sdram_controller_inst|dram_addr_r[7]                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.388      ;
; 0.272 ; sdram_controller:sdram_controller_inst|dat_i_r[15]                           ; sdram_controller:sdram_controller_inst|dram_dq_r[15]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.391      ;
; 0.275 ; sdram_controller:sdram_controller_inst|current_state.PRE_ST                  ; sdram_controller:sdram_controller_inst|trc_cntr[3]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.394      ;
; 0.276 ; sdram_controller:sdram_controller_inst|dat_i_r[19]                           ; sdram_controller:sdram_controller_inst|dram_dq_r[3]                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.395      ;
; 0.277 ; sdram_rw:rw_inst|dat_i_r[2]                                                  ; sdram_controller:sdram_controller_inst|dat_i_r[2]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.471      ;
; 0.278 ; sdram_controller:sdram_controller_inst|current_init_state.INIT_INIT_PRE      ; sdram_controller:sdram_controller_inst|init_pre_cntr[1]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.398      ;
; 0.279 ; sdram_controller:sdram_controller_inst|current_init_state.INIT_INIT_PRE      ; sdram_controller:sdram_controller_inst|init_pre_cntr[2]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.399      ;
; 0.281 ; sdram_rw:rw_inst|dat_i_r[14]                                                 ; sdram_controller:sdram_controller_inst|dat_i_r[14]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.473      ;
; 0.283 ; sdram_rw:rw_inst|dat_i_r[19]                                                 ; sdram_controller:sdram_controller_inst|dat_i_r[19]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.477      ;
; 0.284 ; sdram_rw:rw_inst|dat_i_r[15]                                                 ; sdram_controller:sdram_controller_inst|dat_i_r[15]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.478      ;
; 0.286 ; sdram_rw:rw_inst|dat_i_r[1]                                                  ; sdram_controller:sdram_controller_inst|dat_i_r[1]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.479      ;
; 0.287 ; sdram_rw:rw_inst|dat_i_r[16]                                                 ; sdram_controller:sdram_controller_inst|dat_i_r[16]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.480      ;
; 0.290 ; sdram_rw:rw_inst|dat_i_r[21]                                                 ; sdram_controller:sdram_controller_inst|dat_i_r[21]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.483      ;
; 0.294 ; sdram_rw:rw_inst|dat_i_r[6]                                                  ; sdram_controller:sdram_controller_inst|dat_i_r[6]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.486      ;
; 0.295 ; sdram_controller:sdram_controller_inst|dat_i_r[3]                            ; sdram_controller:sdram_controller_inst|dram_dq_r[3]                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.414      ;
; 0.295 ; sdram_rw:rw_inst|dat_i_r[10]                                                 ; sdram_controller:sdram_controller_inst|dat_i_r[10]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.489      ;
; 0.296 ; sdram_controller:sdram_controller_inst|dat_i_r[21]                           ; sdram_controller:sdram_controller_inst|dram_dq_r[5]                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; sdram_controller:sdram_controller_inst|dat_i_r[20]                           ; sdram_controller:sdram_controller_inst|dram_dq_r[4]                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.415      ;
; 0.296 ; sdram_controller:sdram_controller_inst|address_r[7]                          ; sdram_controller:sdram_controller_inst|dram_addr_r[7]                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.415      ;
; 0.297 ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[12]                     ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[12]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; sdram_controller:sdram_controller_inst|address_r[14]                         ; sdram_controller:sdram_controller_inst|dram_addr_r[6]                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.416      ;
; 0.298 ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[14]                     ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[14]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[17]                     ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[17]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[18]                     ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[18]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; sdram_rw:rw_inst|dat_i_r[7]                                                  ; sdram_controller:sdram_controller_inst|dat_i_r[7]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.491      ;
; 0.298 ; sdram_rw:rw_inst|dat_i_r[31]                                                 ; sdram_controller:sdram_controller_inst|dat_i_r[31]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.491      ;
; 0.299 ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[1]                      ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[1]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[2]                      ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[2]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[4]                      ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[4]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[8]                      ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[8]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[9]                      ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[9]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[10]                     ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[10]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[11]                     ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[11]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.418      ;
; 0.299 ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[13]                     ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[13]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[15]                     ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[15]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[16]                     ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[16]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[20]                     ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[20]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[7]                      ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[7]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[19]                     ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[19]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[23]                     ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[23]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[3]                      ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[3]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.420      ;
; 0.301 ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[5]                      ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[5]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.420      ;
; 0.301 ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[21]                     ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[21]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.421      ;
; 0.303 ; sdram_rw:rw_inst|dat_i_r[17]                                                 ; sdram_controller:sdram_controller_inst|dat_i_r[17]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.495      ;
; 0.304 ; sdram_controller:sdram_controller_inst|init_pre_cntr[1]                      ; sdram_controller:sdram_controller_inst|init_pre_cntr[2]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; sdram_rw:rw_inst|dat_i_r[24]                                                 ; sdram_controller:sdram_controller_inst|dat_i_r[24]                           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.497      ;
; 0.306 ; sdram_controller:sdram_controller_inst|wait_200us_cntr[2]                    ; sdram_controller:sdram_controller_inst|wait_200us_cntr[2]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; sdram_controller:sdram_controller_inst|wait_200us_cntr[6]                    ; sdram_controller:sdram_controller_inst|wait_200us_cntr[6]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; sdram_controller:sdram_controller_inst|wait_200us_cntr[13]                   ; sdram_controller:sdram_controller_inst|wait_200us_cntr[13]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.306 ; sdram_controller:sdram_controller_inst|wait_200us_cntr[15]                   ; sdram_controller:sdram_controller_inst|wait_200us_cntr[15]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.425      ;
; 0.307 ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[6]                      ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[6]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[22]                     ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[22]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
+-------+------------------------------------------------------------------------------+------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                            ;
+-------+----------------------------------------------------+------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                  ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.186 ; sdram_controller:sdram_controller_inst|dat_o_r[5]  ; sdram_rw:rw_inst|number[5]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.381      ;
; 0.186 ; sdram_controller:sdram_controller_inst|dat_o_r[4]  ; sdram_rw:rw_inst|number[4]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.381      ;
; 0.187 ; sdram_rw:rw_inst|state.WAIT_READ_ACK_ST            ; sdram_rw:rw_inst|state.WAIT_READ_ACK_ST  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_rw:rw_inst|state.WAIT_WRITE_ACK_ST           ; sdram_rw:rw_inst|state.WAIT_WRITE_ACK_ST ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_rw:rw_inst|red_led_r[0]                      ; sdram_rw:rw_inst|red_led_r[0]            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_rw:rw_inst|state.DONE_ST                     ; sdram_rw:rw_inst|state.DONE_ST           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_rw:rw_inst|green_led_r[0]                    ; sdram_rw:rw_inst|green_led_r[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; sdram_rw:rw_inst|cyc_i_r                           ; sdram_rw:rw_inst|cyc_i_r                 ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sdram_rw:rw_inst|we_i_r                            ; sdram_rw:rw_inst|we_i_r                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.198 ; sdram_controller:sdram_controller_inst|dat_o_r[24] ; sdram_rw:rw_inst|number[24]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.393      ;
; 0.198 ; sdram_controller:sdram_controller_inst|dat_o_r[22] ; sdram_rw:rw_inst|number[22]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.393      ;
; 0.210 ; sdram_rw:rw_inst|mem_value[3]                      ; sdram_rw:rw_inst|dat_i_r[3]              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.329      ;
; 0.210 ; sdram_rw:rw_inst|red_led_r[0]                      ; sdram_rw:rw_inst|green_led_r[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.330      ;
; 0.247 ; sdram_controller:sdram_controller_inst|dat_o_r[1]  ; sdram_rw:rw_inst|number[1]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.442      ;
; 0.259 ; sdram_controller:sdram_controller_inst|dat_o_r[19] ; sdram_rw:rw_inst|number[19]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.454      ;
; 0.260 ; sdram_controller:sdram_controller_inst|dat_o_r[21] ; sdram_rw:rw_inst|number[21]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.455      ;
; 0.267 ; sdram_rw:rw_inst|state.WRITE_WAIT_ST               ; sdram_rw:rw_inst|state.START_READ_ST     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.387      ;
; 0.270 ; sdram_rw:rw_inst|state.WRITE_WAIT_ST               ; sdram_rw:rw_inst|state.WRITE_ST          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.390      ;
; 0.271 ; sdram_controller:sdram_controller_inst|dat_o_r[20] ; sdram_rw:rw_inst|number[20]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.466      ;
; 0.273 ; sdram_controller:sdram_controller_inst|dat_o_r[17] ; sdram_rw:rw_inst|number[17]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.468      ;
; 0.275 ; sdram_controller:sdram_controller_inst|dat_o_r[2]  ; sdram_rw:rw_inst|number[2]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.470      ;
; 0.281 ; sdram_rw:rw_inst|mem_value[23]                     ; sdram_rw:rw_inst|dat_i_r[23]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.400      ;
; 0.291 ; sdram_controller:sdram_controller_inst|dat_o_r[28] ; sdram_rw:rw_inst|number[28]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.486      ;
; 0.292 ; sdram_rw:rw_inst|state.READ_ST                     ; sdram_rw:rw_inst|we_i_r                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.411      ;
; 0.296 ; sdram_controller:sdram_controller_inst|dat_o_r[15] ; sdram_rw:rw_inst|number[15]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.491      ;
; 0.297 ; sdram_controller:sdram_controller_inst|dat_o_r[26] ; sdram_rw:rw_inst|number[26]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.492      ;
; 0.297 ; sdram_controller:sdram_controller_inst|dat_o_r[30] ; sdram_rw:rw_inst|number[30]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.492      ;
; 0.298 ; sdram_controller:sdram_controller_inst|dat_o_r[10] ; sdram_rw:rw_inst|number[10]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.493      ;
; 0.300 ; sdram_rw:rw_inst|rw_cntr[23]                       ; sdram_rw:rw_inst|rw_cntr[23]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.419      ;
; 0.300 ; sdram_rw:rw_inst|rw_cntr[21]                       ; sdram_rw:rw_inst|rw_cntr[21]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.419      ;
; 0.302 ; sdram_controller:sdram_controller_inst|dat_o_r[16] ; sdram_rw:rw_inst|number[16]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.497      ;
; 0.302 ; sdram_rw:rw_inst|rw_cntr[22]                       ; sdram_rw:rw_inst|rw_cntr[22]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.421      ;
; 0.303 ; sdram_controller:sdram_controller_inst|dat_o_r[0]  ; sdram_rw:rw_inst|number[0]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.498      ;
; 0.305 ; sdram_controller:sdram_controller_inst|dat_o_r[13] ; sdram_rw:rw_inst|number[13]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.500      ;
; 0.306 ; sdram_rw:rw_inst|rw_cntr[13]                       ; sdram_rw:rw_inst|rw_cntr[13]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.425      ;
; 0.307 ; sdram_rw:rw_inst|rw_cntr[10]                       ; sdram_rw:rw_inst|rw_cntr[10]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; sdram_rw:rw_inst|rw_cntr[12]                       ; sdram_rw:rw_inst|rw_cntr[12]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; sdram_rw:rw_inst|rw_cntr[19]                       ; sdram_rw:rw_inst|rw_cntr[19]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.426      ;
; 0.308 ; sdram_controller:sdram_controller_inst|dat_o_r[7]  ; sdram_rw:rw_inst|number[7]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.503      ;
; 0.308 ; sdram_rw:rw_inst|state.WAIT_WRITE_ACK_ST           ; sdram_rw:rw_inst|state.WRITE_WAIT_ST     ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; sdram_rw:rw_inst|rw_cntr[14]                       ; sdram_rw:rw_inst|rw_cntr[14]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; sdram_rw:rw_inst|rw_cntr[20]                       ; sdram_rw:rw_inst|rw_cntr[20]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.427      ;
; 0.308 ; sdram_rw:rw_inst|state.READ_ST                     ; sdram_rw:rw_inst|state.WAIT_READ_ACK_ST  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; sdram_rw:rw_inst|rw_cntr[9]                        ; sdram_rw:rw_inst|rw_cntr[9]              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.428      ;
; 0.309 ; sdram_rw:rw_inst|rw_cntr[11]                       ; sdram_rw:rw_inst|rw_cntr[11]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.428      ;
; 0.310 ; sdram_rw:rw_inst|state.START_READ_ST               ; sdram_rw:rw_inst|state.READ_ST           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; sdram_rw:rw_inst|rw_cntr[7]                        ; sdram_rw:rw_inst|rw_cntr[7]              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.429      ;
; 0.310 ; sdram_rw:rw_inst|rw_cntr[17]                       ; sdram_rw:rw_inst|rw_cntr[17]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.429      ;
; 0.311 ; sdram_rw:rw_inst|rw_cntr[1]                        ; sdram_rw:rw_inst|rw_cntr[1]              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.430      ;
; 0.311 ; sdram_rw:rw_inst|rw_cntr[2]                        ; sdram_rw:rw_inst|rw_cntr[2]              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.430      ;
; 0.311 ; sdram_rw:rw_inst|rw_cntr[5]                        ; sdram_rw:rw_inst|rw_cntr[5]              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.430      ;
; 0.311 ; sdram_rw:rw_inst|rw_cntr[8]                        ; sdram_rw:rw_inst|rw_cntr[8]              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.430      ;
; 0.312 ; sdram_rw:rw_inst|rw_cntr[6]                        ; sdram_rw:rw_inst|rw_cntr[6]              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.431      ;
; 0.312 ; sdram_rw:rw_inst|rw_cntr[18]                       ; sdram_rw:rw_inst|rw_cntr[18]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.431      ;
; 0.313 ; sdram_rw:rw_inst|rw_cntr[16]                       ; sdram_rw:rw_inst|rw_cntr[16]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.432      ;
; 0.319 ; sdram_rw:rw_inst|state.WRITE_ST                    ; sdram_rw:rw_inst|state.WAIT_WRITE_ACK_ST ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.439      ;
; 0.324 ; sdram_rw:rw_inst|rw_cntr[0]                        ; sdram_rw:rw_inst|rw_cntr[0]              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.443      ;
; 0.324 ; sdram_rw:rw_inst|state.DONE_ST                     ; sdram_rw:rw_inst|green_led_r[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.444      ;
; 0.351 ; sdram_rw:rw_inst|mem_value[16]                     ; sdram_rw:rw_inst|dat_i_r[16]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.470      ;
; 0.354 ; sdram_controller:sdram_controller_inst|dat_o_r[12] ; sdram_rw:rw_inst|number[12]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.549      ;
; 0.354 ; sdram_controller:sdram_controller_inst|dat_o_r[27] ; sdram_rw:rw_inst|number[27]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.549      ;
; 0.357 ; sdram_controller:sdram_controller_inst|dat_o_r[3]  ; sdram_rw:rw_inst|number[3]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.552      ;
; 0.359 ; sdram_controller:sdram_controller_inst|dat_o_r[23] ; sdram_rw:rw_inst|number[23]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.554      ;
; 0.361 ; sdram_controller:sdram_controller_inst|dat_o_r[6]  ; sdram_rw:rw_inst|number[6]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.556      ;
; 0.363 ; sdram_rw:rw_inst|mem_value[28]                     ; sdram_rw:rw_inst|dat_i_r[28]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.481      ;
; 0.364 ; sdram_controller:sdram_controller_inst|dat_o_r[9]  ; sdram_rw:rw_inst|number[9]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.559      ;
; 0.364 ; sdram_controller:sdram_controller_inst|dat_o_r[14] ; sdram_rw:rw_inst|number[14]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.559      ;
; 0.364 ; sdram_controller:sdram_controller_inst|dat_o_r[31] ; sdram_rw:rw_inst|number[31]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.559      ;
; 0.367 ; sdram_controller:sdram_controller_inst|dat_o_r[25] ; sdram_rw:rw_inst|number[25]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.562      ;
; 0.367 ; sdram_controller:sdram_controller_inst|dat_o_r[18] ; sdram_rw:rw_inst|number[18]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.562      ;
; 0.370 ; sdram_controller:sdram_controller_inst|dat_o_r[8]  ; sdram_rw:rw_inst|number[8]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.565      ;
; 0.371 ; sdram_rw:rw_inst|rw_cntr[4]                        ; sdram_rw:rw_inst|rw_cntr[4]              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.490      ;
; 0.372 ; sdram_controller:sdram_controller_inst|dat_o_r[11] ; sdram_rw:rw_inst|number[11]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.567      ;
; 0.372 ; sdram_controller:sdram_controller_inst|dat_o_r[29] ; sdram_rw:rw_inst|number[29]              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.567      ;
; 0.372 ; sdram_rw:rw_inst|rw_cntr[15]                       ; sdram_rw:rw_inst|rw_cntr[15]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.491      ;
; 0.385 ; sdram_rw:rw_inst|mem_value[2]                      ; sdram_rw:rw_inst|dat_i_r[2]              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.503      ;
; 0.387 ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|state.READ_WAIT_ST      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.582      ;
; 0.394 ; sdram_rw:rw_inst|state.WRITE_ST                    ; sdram_rw:rw_inst|we_i_r                  ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.513      ;
; 0.405 ; sdram_rw:rw_inst|mem_value[11]                     ; sdram_rw:rw_inst|dat_i_r[11]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.523      ;
; 0.418 ; sdram_rw:rw_inst|state.START_WRITE_ST              ; sdram_rw:rw_inst|mem_value[2]            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.538      ;
; 0.423 ; sdram_rw:rw_inst|state.START_WRITE_ST              ; sdram_rw:rw_inst|mem_value[3]            ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.543      ;
; 0.425 ; sdram_rw:rw_inst|state.START_WRITE_ST              ; sdram_rw:rw_inst|mem_value[18]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.545      ;
; 0.426 ; sdram_rw:rw_inst|state.START_WRITE_ST              ; sdram_rw:rw_inst|mem_value[28]           ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.546      ;
; 0.439 ; sdram_rw:rw_inst|mem_value[20]                     ; sdram_rw:rw_inst|dat_i_r[20]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.558      ;
; 0.442 ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|state.WRITE_WAIT_ST     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.638      ;
; 0.442 ; sdram_rw:rw_inst|mem_value[17]                     ; sdram_rw:rw_inst|dat_i_r[17]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.561      ;
; 0.444 ; sdram_rw:rw_inst|mem_value[14]                     ; sdram_rw:rw_inst|dat_i_r[14]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.563      ;
; 0.444 ; sdram_rw:rw_inst|mem_value[31]                     ; sdram_rw:rw_inst|dat_i_r[31]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.563      ;
; 0.445 ; sdram_rw:rw_inst|mem_value[27]                     ; sdram_rw:rw_inst|dat_i_r[27]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.565      ;
; 0.446 ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|state.WAIT_WRITE_ACK_ST ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.642      ;
; 0.447 ; sdram_controller:sdram_controller_inst|ack_o_r     ; sdram_rw:rw_inst|state.WAIT_READ_ACK_ST  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.643      ;
; 0.449 ; sdram_rw:rw_inst|rw_cntr[21]                       ; sdram_rw:rw_inst|rw_cntr[22]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.568      ;
; 0.455 ; sdram_rw:rw_inst|rw_cntr[13]                       ; sdram_rw:rw_inst|rw_cntr[14]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.574      ;
; 0.456 ; sdram_rw:rw_inst|rw_cntr[19]                       ; sdram_rw:rw_inst|rw_cntr[20]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.575      ;
; 0.458 ; sdram_rw:rw_inst|rw_cntr[9]                        ; sdram_rw:rw_inst|rw_cntr[10]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.577      ;
; 0.459 ; sdram_rw:rw_inst|mem_value[25]                     ; sdram_rw:rw_inst|dat_i_r[25]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.578      ;
; 0.459 ; sdram_rw:rw_inst|rw_cntr[11]                       ; sdram_rw:rw_inst|rw_cntr[12]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.577      ;
; 0.459 ; sdram_rw:rw_inst|rw_cntr[7]                        ; sdram_rw:rw_inst|rw_cntr[8]              ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.578      ;
; 0.459 ; sdram_rw:rw_inst|rw_cntr[17]                       ; sdram_rw:rw_inst|rw_cntr[18]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.578      ;
; 0.460 ; sdram_rw:rw_inst|rw_cntr[22]                       ; sdram_rw:rw_inst|rw_cntr[23]             ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.579      ;
+-------+----------------------------------------------------+------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                       ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                                                  ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------+
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|address_r[10]                    ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|address_r[11]                    ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|address_r[14]                    ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|address_r[18]                    ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|address_r[19]                    ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|address_r[20]                    ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|address_r[2]                     ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|address_r[3]                     ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|address_r[5]                     ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|address_r[7]                     ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|address_r[8]                     ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|current_init_state.INIT_MODE_REG ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|current_state.ACT_ST             ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|current_state.IDLE_ST            ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|current_state.PRE_ST             ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|current_state.READ_PRE_ST        ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|current_state.REFRESH_ST         ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|current_state.REFRESH_WAIT_ST    ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|current_state.WAIT_PRE_ST        ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|current_state.WRITE1_ST          ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|current_state.WRITE_PRE_ST       ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_i_r[10]                      ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_i_r[11]                      ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_i_r[12]                      ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_i_r[13]                      ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_i_r[14]                      ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_i_r[15]                      ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_i_r[16]                      ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_i_r[18]                      ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_i_r[19]                      ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_i_r[1]                       ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_i_r[20]                      ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_i_r[21]                      ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_i_r[22]                      ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_i_r[23]                      ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_i_r[24]                      ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_i_r[25]                      ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_i_r[26]                      ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_i_r[27]                      ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_i_r[28]                      ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_i_r[29]                      ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_i_r[2]                       ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_i_r[30]                      ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_i_r[31]                      ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_i_r[3]                       ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_i_r[4]                       ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_i_r[5]                       ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_i_r[6]                       ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_i_r[7]                       ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_i_r[8]                       ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_i_r[9]                       ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_o_r[0]                       ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_o_r[10]                      ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_o_r[11]                      ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_o_r[12]                      ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_o_r[13]                      ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_o_r[14]                      ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_o_r[15]                      ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_o_r[16]                      ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_o_r[25]                      ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_o_r[26]                      ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_o_r[27]                      ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_o_r[28]                      ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_o_r[29]                      ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_o_r[30]                      ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_o_r[31]                      ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dat_o_r[9]                       ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dram_addr_r[1]                   ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dram_addr_r[2]                   ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dram_addr_r[6]                   ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dram_addr_r[7]                   ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dram_dq_r[11]                    ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dram_dq_r[13]                    ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dram_dq_r[15]                    ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dram_dq_r[3]                     ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dram_dq_r[4]                     ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dram_dq_r[5]                     ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|dram_dq_r[9]                     ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|oe_r                             ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[0]                 ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[10]                ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[11]                ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[1]                 ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[2]                 ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[3]                 ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[4]                 ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[5]                 ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[6]                 ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[7]                 ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[8]                 ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|rfsh_int_cntr[9]                 ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|trc_cntr[0]                      ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|trc_cntr[1]                      ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|trc_cntr[2]                      ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|trc_cntr[3]                      ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|wait_200us_cntr[0]               ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|wait_200us_cntr[10]              ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|wait_200us_cntr[11]              ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|wait_200us_cntr[12]              ;
; 3.535 ; 3.751        ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sdram_controller:sdram_controller_inst|wait_200us_cntr[13]              ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+-------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                               ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                         ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------+
; 9.583  ; 9.583        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.583  ; 9.583        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.583  ; 9.583        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.583  ; 9.583        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.618  ; 9.618        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                               ;
; 9.628  ; 9.628        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                               ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                               ;
; 10.371 ; 10.371       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.382 ; 10.382       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                               ;
; 10.414 ; 10.414       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.414 ; 10.414       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.414 ; 10.414       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.414 ; 10.414       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                       ;
+--------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'pll_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                     ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+---------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                ; Clock Edge ; Target                                ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+---------------------------------------+
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|cyc_i_r              ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[11]          ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[13]          ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[14]          ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[17]          ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[21]          ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[22]          ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[25]          ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[26]          ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[27]          ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[28]          ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[29]          ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[2]           ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[31]          ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[3]           ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[6]           ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[7]           ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[8]           ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[9]           ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[10]        ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[11]        ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[12]        ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[13]        ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[14]        ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[15]        ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[16]        ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[17]        ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[18]        ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[19]        ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[1]         ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[20]        ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[21]        ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[22]        ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[23]        ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[24]        ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[25]        ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[26]        ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[28]        ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[29]        ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[2]         ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[30]        ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[31]        ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[3]         ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[4]         ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[5]         ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[6]         ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[7]         ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[8]         ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|mem_value[9]         ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|number[0]            ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|number[10]           ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|number[11]           ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|number[13]           ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|number[14]           ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|number[16]           ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|number[18]           ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|number[25]           ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|number[26]           ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|number[27]           ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|number[28]           ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|number[29]           ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|number[30]           ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|number[31]           ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|number[7]            ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|number[8]            ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|number[9]            ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|rw_cntr[0]           ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|rw_cntr[10]          ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|rw_cntr[11]          ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|rw_cntr[12]          ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|rw_cntr[13]          ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|rw_cntr[14]          ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|rw_cntr[15]          ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|rw_cntr[16]          ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|rw_cntr[17]          ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|rw_cntr[18]          ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|rw_cntr[19]          ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|rw_cntr[1]           ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|rw_cntr[20]          ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|rw_cntr[21]          ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|rw_cntr[22]          ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|rw_cntr[23]          ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|rw_cntr[2]           ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|rw_cntr[4]           ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|rw_cntr[5]           ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|rw_cntr[6]           ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|rw_cntr[7]           ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|rw_cntr[8]           ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|rw_cntr[9]           ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|state.READ_WAIT_ST   ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|state.START_WRITE_ST ;
; 9.785 ; 10.001       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|we_i_r               ;
; 9.786 ; 10.002       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[10]          ;
; 9.786 ; 10.002       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[12]          ;
; 9.786 ; 10.002       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[15]          ;
; 9.786 ; 10.002       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[16]          ;
; 9.786 ; 10.002       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[18]          ;
; 9.786 ; 10.002       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[19]          ;
; 9.786 ; 10.002       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[1]           ;
; 9.786 ; 10.002       ; 0.216          ; High Pulse Width ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sdram_rw:rw_inst|dat_i_r[20]          ;
+-------+--------------+----------------+------------------+------------------------------------------------------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                   ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.466 ; 3.063 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.417 ; 3.027 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.222 ; 2.794 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.148 ; 2.720 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.259 ; 2.843 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.148 ; 2.715 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.232 ; 2.802 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.172 ; 2.748 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.328 ; 2.899 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.440 ; 3.050 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.439 ; 3.048 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.445 ; 3.043 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.405 ; 3.006 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.434 ; 3.044 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.431 ; 3.041 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.466 ; 3.063 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.148 ; 2.724 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                      ;
+--------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+--------+--------+------------+------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; -1.753 ; -2.307 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -2.011 ; -2.604 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -1.828 ; -2.391 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -1.753 ; -2.312 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -1.861 ; -2.430 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -1.754 ; -2.307 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -1.838 ; -2.401 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -1.775 ; -2.336 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -1.929 ; -2.492 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -2.034 ; -2.628 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -2.034 ; -2.627 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; -2.040 ; -2.622 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; -2.006 ; -2.598 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; -2.028 ; -2.621 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; -2.025 ; -2.619 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; -2.062 ; -2.650 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; -1.754 ; -2.316 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                           ;
+----------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+----------------+------------+-------+-------+------------+------------------------------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.136 ; 2.209 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.110 ; 2.176 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.136 ; 2.209 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 2.089 ; 2.145 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.021 ; 2.069 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 1.899 ; 1.951 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.071 ; 2.135 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 1.863 ; 1.902 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 1.849 ; 1.885 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 1.860 ; 1.906 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 2.015 ; 2.075 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.020 ; 2.075 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 2.101 ; 2.169 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_0      ; CLOCK_50   ; 1.921 ; 1.962 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_1      ; CLOCK_50   ; 1.933 ; 1.976 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 1.993 ; 2.046 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 2.878 ; 3.022 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 2.106 ; 2.162 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 1.815 ; 1.846 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 1.831 ; 1.863 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 2.878 ; 3.022 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 1.835 ; 1.870 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 1.845 ; 1.881 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 1.955 ; 1.997 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 1.954 ; 1.995 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 2.069 ; 2.137 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 2.026 ; 2.081 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 2.120 ; 2.186 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 2.011 ; 2.066 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 2.116 ; 2.182 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 2.230 ; 2.309 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 2.150 ; 2.220 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 1.846 ; 1.883 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 2.100 ; 2.175 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 2.925 ; 3.077 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]        ; CLOCK_50   ; 2.358 ; 2.425 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  LEDG[1]       ; CLOCK_50   ; 2.358 ; 2.425 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; LEDR[*]        ; CLOCK_50   ; 2.303 ; 2.348 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  LEDR[0]       ; CLOCK_50   ; 2.303 ; 2.348 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ; 4.446 ;       ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; DRAM_CLK       ; CLOCK_50   ;       ; 4.467 ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
+----------------+------------+-------+-------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                   ;
+----------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+----------------+------------+-------+-------+------------+------------------------------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; 1.599 ; 1.633 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 1.850 ; 1.913 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 1.875 ; 1.944 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 1.829 ; 1.883 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 1.763 ; 1.809 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 1.646 ; 1.695 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 1.812 ; 1.872 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 1.612 ; 1.649 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 1.599 ; 1.633 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 1.609 ; 1.653 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 1.758 ; 1.815 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 1.763 ; 1.816 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 1.841 ; 1.905 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_0      ; CLOCK_50   ; 1.667 ; 1.706 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_1      ; CLOCK_50   ; 1.679 ; 1.720 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 1.736 ; 1.787 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 1.564 ; 1.594 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 1.843 ; 1.898 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 1.564 ; 1.594 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 1.581 ; 1.611 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 2.624 ; 2.766 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 1.585 ; 1.618 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 1.595 ; 1.629 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 1.700 ; 1.740 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 1.698 ; 1.737 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 1.810 ; 1.875 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 1.768 ; 1.821 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 1.858 ; 1.921 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 1.754 ; 1.806 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 1.854 ; 1.917 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 1.964 ; 2.040 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 1.887 ; 1.954 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 1.595 ; 1.631 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 1.840 ; 1.911 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 2.667 ; 2.817 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]        ; CLOCK_50   ; 2.093 ; 2.156 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  LEDG[1]       ; CLOCK_50   ; 2.093 ; 2.156 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; LEDR[*]        ; CLOCK_50   ; 2.041 ; 2.083 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  LEDR[0]       ; CLOCK_50   ; 2.041 ; 2.083 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ; 4.222 ;       ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; DRAM_CLK       ; CLOCK_50   ;       ; 4.242 ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
+----------------+------------+-------+-------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                           ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.648 ; 2.645 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.947 ; 2.944 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.648 ; 2.645 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.668 ; 2.665 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.771 ; 2.768 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.779 ; 2.776 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.658 ; 2.655 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.799 ; 2.796 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.768 ; 2.765 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.970 ; 2.967 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.960 ; 2.957 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.967 ; 2.964 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.950 ; 2.947 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.957 ; 2.954 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.957 ; 2.954 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.947 ; 2.944 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.769 ; 2.766 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                   ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.558 ; 1.558 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.845 ; 1.845 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.558 ; 1.558 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.578 ; 1.578 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.676 ; 1.676 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.684 ; 1.684 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.568 ; 1.568 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.704 ; 1.704 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.673 ; 1.673 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.867 ; 1.867 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.857 ; 1.857 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.865 ; 1.865 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.847 ; 1.847 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.855 ; 1.855 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.855 ; 1.855 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.845 ; 1.845 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.674 ; 1.674 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                  ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.695     ; 2.695     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.039     ; 3.039     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.695     ; 2.695     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.715     ; 2.715     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.824     ; 2.824     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.840     ; 2.840     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.705     ; 2.705     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.860     ; 2.860     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.829     ; 2.829     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.051     ; 3.051     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.041     ; 3.041     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.059     ; 3.059     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.031     ; 3.031     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.049     ; 3.049     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.049     ; 3.049     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.039     ; 3.039     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.830     ; 2.830     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                          ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.603     ; 1.669     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.933     ; 1.999     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.603     ; 1.669     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.623     ; 1.689     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.727     ; 1.793     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.742     ; 1.808     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.613     ; 1.679     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.762     ; 1.828     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.732     ; 1.798     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.945     ; 2.011     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.935     ; 2.001     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.953     ; 2.019     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.925     ; 1.991     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.943     ; 2.009     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.943     ; 2.009     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.933     ; 1.999     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.732     ; 1.798     ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                              ;
+-------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; 0.475 ; 0.184 ; N/A      ; N/A     ; 3.499               ;
;  CLOCK_50                                             ; N/A   ; N/A   ; N/A      ; N/A     ; 9.583               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.475 ; 0.184 ; N/A      ; N/A     ; 3.499               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.595 ; 0.186 ; N/A      ; N/A     ; 9.749               ;
; Design-wide TNS                                       ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                             ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------------+-------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                   ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 4.260 ; 4.682 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.162 ; 4.585 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.828 ; 4.256 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.669 ; 4.088 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.875 ; 4.285 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.689 ; 4.095 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.844 ; 4.268 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.707 ; 4.124 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.019 ; 4.426 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.199 ; 4.620 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.201 ; 4.615 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.197 ; 4.620 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.143 ; 4.578 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.190 ; 4.607 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.175 ; 4.596 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.260 ; 4.682 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.688 ; 4.108 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                      ;
+--------------+------------+--------+--------+------------+------------------------------------------------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                      ;
+--------------+------------+--------+--------+------------+------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; -1.753 ; -2.307 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; -2.011 ; -2.604 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; -1.828 ; -2.391 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; -1.753 ; -2.312 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; -1.861 ; -2.430 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; -1.754 ; -2.307 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; -1.838 ; -2.401 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; -1.775 ; -2.336 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; -1.929 ; -2.492 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; -2.034 ; -2.628 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; -2.034 ; -2.627 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; -2.040 ; -2.622 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; -2.006 ; -2.598 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; -2.028 ; -2.621 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; -2.025 ; -2.619 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; -2.062 ; -2.650 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; -1.754 ; -2.316 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+--------+--------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                           ;
+----------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+----------------+------------+-------+-------+------------+------------------------------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; 3.633 ; 3.622 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 3.596 ; 3.561 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 3.633 ; 3.622 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 3.566 ; 3.533 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 3.400 ; 3.406 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 3.205 ; 3.195 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 3.554 ; 3.519 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 3.169 ; 3.145 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 3.146 ; 3.117 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 3.166 ; 3.143 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 3.450 ; 3.420 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 3.427 ; 3.394 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 3.565 ; 3.550 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_0      ; CLOCK_50   ; 3.225 ; 3.234 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_1      ; CLOCK_50   ; 3.234 ; 3.250 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 3.392 ; 3.361 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 4.604 ; 4.692 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 3.601 ; 3.579 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 3.118 ; 3.069 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 3.124 ; 3.082 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 4.604 ; 4.692 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 3.132 ; 3.097 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 3.148 ; 3.113 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 3.338 ; 3.290 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 3.348 ; 3.304 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 3.503 ; 3.488 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 3.441 ; 3.432 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 3.613 ; 3.589 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 3.419 ; 3.413 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 3.620 ; 3.593 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 3.822 ; 3.801 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 3.657 ; 3.653 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 3.157 ; 3.127 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 3.595 ; 3.559 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 4.663 ; 4.780 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]        ; CLOCK_50   ; 3.864 ; 3.940 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  LEDG[1]       ; CLOCK_50   ; 3.864 ; 3.940 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; LEDR[*]        ; CLOCK_50   ; 3.807 ; 3.819 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  LEDR[0]       ; CLOCK_50   ; 3.807 ; 3.819 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ; 5.406 ;       ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; DRAM_CLK       ; CLOCK_50   ;       ; 5.334 ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
+----------------+------------+-------+-------+------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                   ;
+----------------+------------+-------+-------+------------+------------------------------------------------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                      ;
+----------------+------------+-------+-------+------------+------------------------------------------------------+
; DRAM_ADDR[*]   ; CLOCK_50   ; 1.599 ; 1.633 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 1.850 ; 1.913 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 1.875 ; 1.944 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 1.829 ; 1.883 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 1.763 ; 1.809 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 1.646 ; 1.695 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 1.812 ; 1.872 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 1.612 ; 1.649 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 1.599 ; 1.633 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 1.609 ; 1.653 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 1.758 ; 1.815 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 1.763 ; 1.816 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 1.841 ; 1.905 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_0      ; CLOCK_50   ; 1.667 ; 1.706 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA_1      ; CLOCK_50   ; 1.679 ; 1.720 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 1.736 ; 1.787 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 1.564 ; 1.594 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 1.843 ; 1.898 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 1.564 ; 1.594 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 1.581 ; 1.611 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 2.624 ; 2.766 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 1.585 ; 1.618 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 1.595 ; 1.629 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 1.700 ; 1.740 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 1.698 ; 1.737 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 1.810 ; 1.875 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 1.768 ; 1.821 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 1.858 ; 1.921 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 1.754 ; 1.806 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 1.854 ; 1.917 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 1.964 ; 2.040 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 1.887 ; 1.954 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 1.595 ; 1.631 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 1.840 ; 1.911 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 2.667 ; 2.817 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;
; LEDG[*]        ; CLOCK_50   ; 2.093 ; 2.156 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  LEDG[1]       ; CLOCK_50   ; 2.093 ; 2.156 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; LEDR[*]        ; CLOCK_50   ; 2.041 ; 2.083 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
;  LEDR[0]       ; CLOCK_50   ; 2.041 ; 2.083 ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ; 4.222 ;       ; Rise       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
; DRAM_CLK       ; CLOCK_50   ;       ; 4.242 ; Fall       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;
+----------------+------------+-------+-------+------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA_0     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA_1     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_LDQM     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_UDQM     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; DRAM_DQ[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[10]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[11]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[12]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[13]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[14]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[15]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA_0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA_1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_LDQM     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_UDQM     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.33 V              ; -0.00341 V          ; 0.17 V                               ; 0.084 V                              ; 3.33e-09 s                  ; 3.24e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.33 V             ; -0.00341 V         ; 0.17 V                              ; 0.084 V                             ; 3.33e-09 s                 ; 3.24e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.33 V              ; -0.00341 V          ; 0.17 V                               ; 0.084 V                              ; 3.33e-09 s                  ; 3.24e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.33 V             ; -0.00341 V         ; 0.17 V                              ; 0.084 V                             ; 3.33e-09 s                 ; 3.24e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00444 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-10 s                  ; 9.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00444 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-10 s                 ; 9.82e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA_0     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA_1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_LDQM     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_UDQM     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-09 s                  ; 2.29e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-09 s                 ; 2.29e-09 s                 ; No                        ; Yes                       ;
; DRAM_DQ[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.64 V              ; -0.011 V            ; 0.212 V                              ; 0.198 V                              ; 2.38e-09 s                  ; 2.29e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.64 V             ; -0.011 V           ; 0.212 V                             ; 0.198 V                             ; 2.38e-09 s                 ; 2.29e-09 s                 ; No                        ; Yes                       ;
; DRAM_DQ[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1646     ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 107      ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 69       ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 3110     ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1646     ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 107      ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 69       ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; 3110     ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 17    ; 17   ;
; Unconstrained Input Port Paths  ; 33    ; 33   ;
; Unconstrained Output Ports      ; 38    ; 38   ;
; Unconstrained Output Port Paths ; 54    ; 54   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Aug 14 02:05:08 2014
Info: Command: quartus_sta sdram -c sdram
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'sdram.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 3 -multiply_by 8 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[1]} {pll_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 3 -multiply_by 8 -phase 150.00 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[2]} {pll_inst|altpll_component|auto_generated|pll1|clk[2]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.475
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.475         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.595         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.358
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.358         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.358         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.504
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.504         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.754         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.829         0.000 CLOCK_50 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.677
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.677         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.777         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.312
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.312         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.312         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.499
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.499         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.749         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.790         0.000 CLOCK_50 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.355
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.355         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.422         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case hold slack is 0.184
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.184         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.186         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.535
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     3.535         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.583         0.000 CLOCK_50 
    Info (332119):     9.785         0.000 pll_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 359 megabytes
    Info: Processing ended: Thu Aug 14 02:05:10 2014
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:03


