Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date             : Mon Jul 24 16:46:40 2017
| Host             : jdbureau running 64-bit major release  (build 9200)
| Command          : 
| Design           : red_pitaya_top
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 2.426 |
| Dynamic (W)              | 2.268 |
| Device Static (W)        | 0.158 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 57.0  |
| Junction Temperature (C) | 53.0  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.070 |       14 |       --- |             --- |
| Slice Logic              |     0.093 |    23908 |       --- |             --- |
|   LUT as Logic           |     0.073 |     7284 |     17600 |           41.39 |
|   CARRY4                 |     0.008 |     1349 |      4400 |           30.66 |
|   Register               |     0.008 |    11161 |     35200 |           31.71 |
|   LUT as Shift Register  |     0.002 |      223 |      6000 |            3.72 |
|   LUT as Distributed RAM |    <0.001 |      208 |      6000 |            3.47 |
|   Others                 |     0.000 |     1430 |       --- |             --- |
| Signals                  |     0.135 |    19906 |       --- |             --- |
| Block RAM                |     0.193 |     57.5 |        60 |           95.83 |
| PLL                      |     0.097 |        1 |         2 |           50.00 |
| DSPs                     |     0.111 |       78 |        80 |           97.50 |
| I/O                      |     0.273 |       89 |       100 |           89.00 |
| XADC                     |     0.004 |        1 |       --- |             --- |
| PS7                      |     1.292 |        1 |       --- |             --- |
| Static Power             |     0.158 |          |           |                 |
| Total                    |     2.426 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.604 |       0.592 |      0.012 |
| Vccaux    |       1.800 |     0.069 |       0.056 |      0.012 |
| Vcco33    |       3.300 |     0.081 |       0.080 |      0.001 |
| Vcco25    |       2.500 |     0.001 |       0.000 |      0.001 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.022 |       0.016 |      0.005 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.718 |       0.678 |      0.040 |
| Vccpaux   |       1.800 |     0.038 |       0.027 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.356 |       0.354 |      0.002 |
| Vcco_mio0 |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco_mio1 |       2.500 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.022 |       0.002 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+----------------+-----------------------------------------------------------------------+-----------------+
| Clock          | Domain                                                                | Constraint (ns) |
+----------------+-----------------------------------------------------------------------+-----------------+
| adc_clk        | adc_clk_p_i                                                           |             8.0 |
| clk_fb         | pll/clk_fb                                                            |             8.0 |
| clk_fpga_3     | i_ps/system_i/system_i/processing_system7/inst/FCLK_CLK_unbuffered[3] |             5.0 |
| pll_adc_clk    | pll/pll_adc_clk                                                       |             8.0 |
| pll_clk_adc_2x | pll/pll_clk_adc_2x                                                    |             4.0 |
| pll_dac_clk_1x | pll/pll_dac_clk_1x                                                    |             8.0 |
| pll_dac_clk_2p | pll/pll_dac_clk_2p                                                    |             4.0 |
| pll_dac_clk_2x | pll/pll_dac_clk_2x                                                    |             4.0 |
| rx_clk         | daisy_p_i[1]                                                          |             4.0 |
+----------------+-----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------------------------------------------+-----------+
| Name                                                                          | Power (W) |
+-------------------------------------------------------------------------------+-----------+
| red_pitaya_top                                                                |     2.268 |
|   dpll_wrapper_inst                                                           |     0.463 |
|     DDC0_inst                                                                 |     0.140 |
|       CORDIC_inst                                                             |     0.021 |
|         U0                                                                    |     0.021 |
|           i_synth                                                             |     0.021 |
|             i_synth                                                           |     0.021 |
|               gen_cordic.cordic_engine                                        |     0.017 |
|                 gen_para_arch.gen_iteration[0].eng                            |     0.002 |
|                   cntrl                                                       |    <0.001 |
|                     engine_mode_dly                                           |    <0.001 |
|                   data_slice                                                  |     0.001 |
|                     x_plus_y_shift                                            |    <0.001 |
|                       inst                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                          |    <0.001 |
|                           no_pipelining.the_addsub                            |    <0.001 |
|                             i_lut6.i_lut6_addsub                              |    <0.001 |
|                               i_q.i_simple.qreg                               |    <0.001 |
|                     y_plus_x_shift                                            |    <0.001 |
|                       inst                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                          |    <0.001 |
|                           no_pipelining.the_addsub                            |    <0.001 |
|                             i_lut6.i_lut6_addsub                              |    <0.001 |
|                               i_q.i_simple.qreg                               |    <0.001 |
|                   phase_slice                                                 |    <0.001 |
|                     phase_plus_atan                                           |    <0.001 |
|                       inst                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                          |    <0.001 |
|                           no_pipelining.the_addsub                            |    <0.001 |
|                             i_lut6.i_lut6_addsub                              |    <0.001 |
|                               i_q.i_simple.qreg                               |    <0.001 |
|                 gen_para_arch.gen_iteration[1].eng                            |     0.002 |
|                   cntrl                                                       |    <0.001 |
|                     engine_mode_dly                                           |    <0.001 |
|                   data_slice                                                  |     0.001 |
|                     x_plus_y_shift                                            |    <0.001 |
|                       inst                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                          |    <0.001 |
|                           no_pipelining.the_addsub                            |    <0.001 |
|                             i_lut6.i_lut6_addsub                              |    <0.001 |
|                               i_q.i_simple.qreg                               |    <0.001 |
|                     y_plus_x_shift                                            |    <0.001 |
|                       inst                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                          |    <0.001 |
|                           no_pipelining.the_addsub                            |    <0.001 |
|                             i_lut6.i_lut6_addsub                              |    <0.001 |
|                               i_q.i_simple.qreg                               |    <0.001 |
|                   phase_slice                                                 |    <0.001 |
|                     phase_plus_atan                                           |    <0.001 |
|                       inst                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                          |    <0.001 |
|                           no_pipelining.the_addsub                            |    <0.001 |
|                             i_lut6.i_lut6_addsub                              |    <0.001 |
|                               i_q.i_simple.qreg                               |    <0.001 |
|                 gen_para_arch.gen_iteration[2].eng                            |     0.002 |
|                   cntrl                                                       |    <0.001 |
|                     engine_mode_dly                                           |    <0.001 |
|                   data_slice                                                  |     0.002 |
|                     x_plus_y_shift                                            |    <0.001 |
|                       inst                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                          |    <0.001 |
|                           no_pipelining.the_addsub                            |    <0.001 |
|                             i_lut6.i_lut6_addsub                              |    <0.001 |
|                               i_q.i_simple.qreg                               |    <0.001 |
|                     y_plus_x_shift                                            |    <0.001 |
|                       inst                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                          |    <0.001 |
|                           no_pipelining.the_addsub                            |    <0.001 |
|                             i_lut6.i_lut6_addsub                              |    <0.001 |
|                               i_q.i_simple.qreg                               |    <0.001 |
|                   phase_slice                                                 |    <0.001 |
|                     phase_plus_atan                                           |    <0.001 |
|                       inst                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                          |    <0.001 |
|                           no_pipelining.the_addsub                            |    <0.001 |
|                             i_lut6.i_lut6_addsub                              |    <0.001 |
|                               i_q.i_simple.qreg                               |    <0.001 |
|                 gen_para_arch.gen_iteration[3].eng                            |     0.002 |
|                   cntrl                                                       |    <0.001 |
|                     engine_mode_dly                                           |    <0.001 |
|                   data_slice                                                  |     0.001 |
|                     x_plus_y_shift                                            |    <0.001 |
|                       inst                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                          |    <0.001 |
|                           no_pipelining.the_addsub                            |    <0.001 |
|                             i_lut6.i_lut6_addsub                              |    <0.001 |
|                               i_q.i_simple.qreg                               |    <0.001 |
|                     y_plus_x_shift                                            |    <0.001 |
|                       inst                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                          |    <0.001 |
|                           no_pipelining.the_addsub                            |    <0.001 |
|                             i_lut6.i_lut6_addsub                              |    <0.001 |
|                               i_q.i_simple.qreg                               |    <0.001 |
|                   phase_slice                                                 |    <0.001 |
|                     phase_plus_atan                                           |    <0.001 |
|                       inst                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                          |    <0.001 |
|                           no_pipelining.the_addsub                            |    <0.001 |
|                             i_lut6.i_lut6_addsub                              |    <0.001 |
|                               i_q.i_simple.qreg                               |    <0.001 |
|                 gen_para_arch.gen_iteration[4].eng                            |     0.002 |
|                   cntrl                                                       |    <0.001 |
|                     engine_mode_dly                                           |    <0.001 |
|                   data_slice                                                  |     0.001 |
|                     x_plus_y_shift                                            |    <0.001 |
|                       inst                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                          |    <0.001 |
|                           no_pipelining.the_addsub                            |    <0.001 |
|                             i_lut6.i_lut6_addsub                              |    <0.001 |
|                               i_q.i_simple.qreg                               |    <0.001 |
|                     y_plus_x_shift                                            |    <0.001 |
|                       inst                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                          |    <0.001 |
|                           no_pipelining.the_addsub                            |    <0.001 |
|                             i_lut6.i_lut6_addsub                              |    <0.001 |
|                               i_q.i_simple.qreg                               |    <0.001 |
|                   phase_slice                                                 |    <0.001 |
|                     phase_plus_atan                                           |    <0.001 |
|                       inst                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                          |    <0.001 |
|                           no_pipelining.the_addsub                            |    <0.001 |
|                             i_lut6.i_lut6_addsub                              |    <0.001 |
|                               i_q.i_simple.qreg                               |    <0.001 |
|                 gen_para_arch.gen_iteration[5].eng                            |     0.002 |
|                   cntrl                                                       |    <0.001 |
|                     engine_mode_dly                                           |    <0.001 |
|                   data_slice                                                  |     0.001 |
|                     x_plus_y_shift                                            |    <0.001 |
|                       inst                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                          |    <0.001 |
|                           no_pipelining.the_addsub                            |    <0.001 |
|                             i_lut6.i_lut6_addsub                              |    <0.001 |
|                               i_q.i_simple.qreg                               |    <0.001 |
|                     y_plus_x_shift                                            |    <0.001 |
|                       inst                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                          |    <0.001 |
|                           no_pipelining.the_addsub                            |    <0.001 |
|                             i_lut6.i_lut6_addsub                              |    <0.001 |
|                               i_q.i_simple.qreg                               |    <0.001 |
|                   phase_slice                                                 |    <0.001 |
|                     phase_plus_atan                                           |    <0.001 |
|                       inst                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                          |    <0.001 |
|                           no_pipelining.the_addsub                            |    <0.001 |
|                             i_lut6.i_lut6_addsub                              |    <0.001 |
|                               i_q.i_simple.qreg                               |    <0.001 |
|                 gen_para_arch.gen_iteration[6].eng                            |     0.002 |
|                   cntrl                                                       |    <0.001 |
|                     engine_mode_dly                                           |    <0.001 |
|                   data_slice                                                  |     0.001 |
|                     x_plus_y_shift                                            |    <0.001 |
|                       inst                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                          |    <0.001 |
|                           no_pipelining.the_addsub                            |    <0.001 |
|                             i_lut6.i_lut6_addsub                              |    <0.001 |
|                               i_q.i_simple.qreg                               |    <0.001 |
|                     y_plus_x_shift                                            |    <0.001 |
|                       inst                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                          |    <0.001 |
|                           no_pipelining.the_addsub                            |    <0.001 |
|                             i_lut6.i_lut6_addsub                              |    <0.001 |
|                               i_q.i_simple.qreg                               |    <0.001 |
|                   phase_slice                                                 |    <0.001 |
|                     phase_plus_atan                                           |    <0.001 |
|                       inst                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                          |    <0.001 |
|                           no_pipelining.the_addsub                            |    <0.001 |
|                             i_lut6.i_lut6_addsub                              |    <0.001 |
|                               i_q.i_simple.qreg                               |    <0.001 |
|                 gen_para_arch.gen_iteration[7].eng                            |     0.002 |
|                   cntrl                                                       |    <0.001 |
|                     engine_mode_dly                                           |    <0.001 |
|                   data_slice                                                  |     0.001 |
|                     x_plus_y_shift                                            |    <0.001 |
|                       inst                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                          |    <0.001 |
|                           no_pipelining.the_addsub                            |    <0.001 |
|                             i_lut6.i_lut6_addsub                              |    <0.001 |
|                               i_q.i_simple.qreg                               |    <0.001 |
|                     y_plus_x_shift                                            |    <0.001 |
|                       inst                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                          |    <0.001 |
|                           no_pipelining.the_addsub                            |    <0.001 |
|                             i_lut6.i_lut6_addsub                              |    <0.001 |
|                               i_q.i_simple.qreg                               |    <0.001 |
|                   phase_slice                                                 |    <0.001 |
|                     phase_plus_atan                                           |    <0.001 |
|                       inst                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                          |    <0.001 |
|                           no_pipelining.the_addsub                            |    <0.001 |
|                             i_lut6.i_lut6_addsub                              |    <0.001 |
|                               i_q.i_simple.qreg                               |    <0.001 |
|                 gen_para_arch.gen_iteration[8].eng                            |    <0.001 |
|                   cntrl                                                       |    <0.001 |
|                     cntrl_vect_dly                                            |    <0.001 |
|                     engine_mode_dly                                           |    <0.001 |
|                   data_slice                                                  |    <0.001 |
|                     y_plus_x_shift                                            |    <0.001 |
|                       inst                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                          |    <0.001 |
|                           no_pipelining.the_addsub                            |    <0.001 |
|                             i_lut6.i_lut6_addsub                              |    <0.001 |
|                               i_q.i_simple.qreg                               |    <0.001 |
|                   phase_slice                                                 |    <0.001 |
|                     phase_plus_atan                                           |    <0.001 |
|                       inst                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                          |    <0.001 |
|                           no_pipelining.the_addsub                            |    <0.001 |
|                             i_lut6.i_lut6_addsub                              |    <0.001 |
|                               i_q.i_simple.qreg                               |    <0.001 |
|                 gen_para_arch.gen_iteration[9].eng                            |    <0.001 |
|                   cntrl                                                       |    <0.001 |
|                     cntrl_vect_dly                                            |    <0.001 |
|                   phase_slice                                                 |    <0.001 |
|                     phase_plus_atan                                           |    <0.001 |
|                       inst                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                          |    <0.001 |
|                           no_pipelining.the_addsub                            |    <0.001 |
|                             i_lut6.i_lut6_addsub                              |    <0.001 |
|                               i_q.i_simple.qreg                               |    <0.001 |
|               gen_cordic.input_stage                                          |     0.003 |
|                 gen_rotation.gen_rot_xy.gen_data_x_int_dly                    |    <0.001 |
|                 gen_rotation.gen_rot_xy.gen_data_y_int_dly                    |    <0.001 |
|                 gen_rotation.gen_rot_xy.gen_neg_data_x_swap                   |    <0.001 |
|                   inst                                                        |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                              |    <0.001 |
|                       no_pipelining.the_addsub                                |    <0.001 |
|                         i_lut6.i_lut6_addsub                                  |    <0.001 |
|                           i_q.i_simple.qreg                                   |    <0.001 |
|                 gen_rotation.gen_rot_xy.gen_neg_data_y_swap                   |    <0.001 |
|                   inst                                                        |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                              |    <0.001 |
|                       no_pipelining.the_addsub                                |    <0.001 |
|                         i_lut6.i_lut6_addsub                                  |    <0.001 |
|                           i_q.i_simple.qreg                                   |    <0.001 |
|                 gen_rotation.gen_rot_xy.gen_x_min_y                           |    <0.001 |
|                   inst                                                        |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                              |    <0.001 |
|                       no_pipelining.the_addsub                                |    <0.001 |
|                         i_lut6.i_lut6_addsub                                  |    <0.001 |
|                           i_q.i_simple.qreg                                   |    <0.001 |
|                 gen_rotation.gen_rot_xy.gen_x_plus_y                          |    <0.001 |
|                   inst                                                        |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                              |    <0.001 |
|                       no_pipelining.the_addsub                                |    <0.001 |
|                         i_lut6.i_lut6_addsub                                  |    <0.001 |
|                           i_q.i_simple.qreg                                   |    <0.001 |
|               gen_cordic.output_stage                                         |     0.001 |
|                 gen_phase_out.round                                           |    <0.001 |
|                   gen_nearest_even.adder                                      |    <0.001 |
|                     inst                                                      |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                            |    <0.001 |
|                         no_pipelining.the_addsub                              |    <0.001 |
|                           i_lut6.i_lut6_addsub                                |    <0.001 |
|                             i_q.i_simple.qreg                                 |    <0.001 |
|                 gen_rotation.gen_rdy_cr                                       |    <0.001 |
|                 gen_rotation.gen_translate.gen_phase_addsub_reg               |    <0.001 |
|                 gen_rotation.gen_translate.gen_phase_cr                       |    <0.001 |
|                   inst                                                        |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                              |    <0.001 |
|                       no_pipelining.the_addsub                                |    <0.001 |
|                         i_lut6.i_lut6_addsub                                  |    <0.001 |
|                           i_q.i_simple.qreg                                   |    <0.001 |
|                 gen_rotation.gen_translate.gen_phase_in_reg                   |    <0.001 |
|                 gen_rotation.gen_translate.gen_phase_rot_reg                  |    <0.001 |
|       LO_DDS_inst                                                             |     0.043 |
|         U0                                                                    |     0.043 |
|           i_synth                                                             |     0.043 |
|             i_dds                                                             |     0.043 |
|               I_PHASEGEN.i_conventional_accum.i_accum                         |    <0.001 |
|                 i_dsp48.i_struct.i_single_channel.I_DSP                       |    <0.001 |
|               I_PHASEGEN.i_conventional_accum.i_phase_final_speedup           |    <0.001 |
|               I_SINCOS.i_std_rom.i_rom                                        |     0.041 |
|                 i_rtl.i_quarter_table.i_addr_reg_c                            |    <0.001 |
|                 i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ls           |    <0.001 |
|                 i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ms           |    <0.001 |
|                 i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls           |    <0.001 |
|                 i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms           |    <0.001 |
|                 i_rtl.i_quarter_table.i_piped_map.i_original_cos_ls           |    <0.001 |
|                 i_rtl.i_quarter_table.i_piped_map.i_original_cos_ms           |    <0.001 |
|                 i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls           |    <0.001 |
|                 i_rtl.i_quarter_table.i_piped_map.i_original_sin_ms           |    <0.001 |
|                 i_rtl.i_quarter_table.i_rom_reg_a                             |    <0.001 |
|                 i_rtl.i_quarter_table.i_rom_reg_b                             |    <0.001 |
|       ddc_frontend_lowpass_filter_inst_I                                      |     0.031 |
|         N_times_clk_FIR_wrapper_inst                                          |     0.024 |
|           fir_compiler_minimumphase_N_times_clk_inst                          |     0.021 |
|             U0                                                                |     0.021 |
|               i_synth                                                         |     0.021 |
|                 g_transpose_single_rate.i_transpose_single_rate               |     0.021 |
|                   g_cntrl_coef_addr.i_cntrl_coef_addr                         |    <0.001 |
|                   g_paths[0].g_coef_mem_array[0].i_mem                        |    <0.001 |
|                     g_individual.g_mem_b.i_mem_b                              |    <0.001 |
|                     g_individual.i_mem_a                                      |    <0.001 |
|                   g_paths[0].g_coef_mem_array[1].i_mem                        |    <0.001 |
|                     g_individual.g_mem_b.i_mem_b                              |    <0.001 |
|                     g_individual.i_mem_a                                      |    <0.001 |
|                   g_paths[0].g_coef_mem_array[2].i_mem                        |    <0.001 |
|                     g_individual.g_mem_b.i_mem_b                              |    <0.001 |
|                     g_individual.i_mem_a                                      |    <0.001 |
|                   g_paths[0].g_coef_mem_array[3].i_mem                        |    <0.001 |
|                     g_individual.g_mem_b.i_mem_b                              |    <0.001 |
|                     g_individual.i_mem_a                                      |    <0.001 |
|                   g_paths[0].g_data_array.g_data_mem.i_data_mem               |    <0.001 |
|                   g_paths[0].g_madd[0].i_madd                                 |     0.003 |
|                     i_addsub_mult_accum                                       |     0.003 |
|                   g_paths[0].g_madd[1].i_madd                                 |     0.002 |
|                     i_addsub_mult_accum                                       |     0.002 |
|                   g_paths[0].g_madd[2].i_madd                                 |     0.002 |
|                     i_addsub_mult_accum                                       |     0.002 |
|                   g_paths[0].g_madd[3].i_madd                                 |     0.002 |
|                     i_addsub_mult_accum                                       |     0.002 |
|                   g_paths[0].g_madd[4].i_madd                                 |     0.002 |
|                     i_addsub_mult_accum                                       |     0.002 |
|                   g_paths[0].g_madd[5].i_madd                                 |     0.002 |
|                     i_addsub_mult_accum                                       |     0.002 |
|                   g_paths[0].g_madd[6].i_madd                                 |     0.002 |
|                     i_addsub_mult_accum                                       |     0.002 |
|                   g_paths[0].g_madd[7].i_madd                                 |     0.002 |
|                     i_addsub_mult_accum                                       |     0.002 |
|                   i_cntrl_opcode                                              |    <0.001 |
|                   i_data_in                                                   |    <0.001 |
|                   i_latch_op                                                  |    <0.001 |
|         boxcar_2_pts_filter_inst1                                             |    <0.001 |
|         boxcar_2_pts_filter_inst2                                             |    <0.001 |
|         boxcar_2_pts_filter_inst3                                             |    <0.001 |
|         boxcar_4_pts_filter_inst                                              |     0.004 |
|         boxcar_filter_16_pts_inst                                             |     0.001 |
|           delay_inst                                                          |     0.001 |
|             RAM_reg_0_31_0_5                                                  |    <0.001 |
|             RAM_reg_0_31_12_17                                                |    <0.001 |
|             RAM_reg_0_31_6_11                                                 |    <0.001 |
|       ddc_frontend_lowpass_filter_inst_Q                                      |     0.031 |
|         N_times_clk_FIR_wrapper_inst                                          |     0.024 |
|           fir_compiler_minimumphase_N_times_clk_inst                          |     0.021 |
|             U0                                                                |     0.021 |
|               i_synth                                                         |     0.021 |
|                 g_transpose_single_rate.i_transpose_single_rate               |     0.021 |
|                   g_cntrl_coef_addr.i_cntrl_coef_addr                         |    <0.001 |
|                   g_paths[0].g_coef_mem_array[0].i_mem                        |    <0.001 |
|                     g_individual.g_mem_b.i_mem_b                              |    <0.001 |
|                     g_individual.i_mem_a                                      |    <0.001 |
|                   g_paths[0].g_coef_mem_array[1].i_mem                        |    <0.001 |
|                     g_individual.g_mem_b.i_mem_b                              |    <0.001 |
|                     g_individual.i_mem_a                                      |    <0.001 |
|                   g_paths[0].g_coef_mem_array[2].i_mem                        |    <0.001 |
|                     g_individual.g_mem_b.i_mem_b                              |    <0.001 |
|                     g_individual.i_mem_a                                      |    <0.001 |
|                   g_paths[0].g_coef_mem_array[3].i_mem                        |    <0.001 |
|                     g_individual.g_mem_b.i_mem_b                              |    <0.001 |
|                     g_individual.i_mem_a                                      |    <0.001 |
|                   g_paths[0].g_data_array.g_data_mem.i_data_mem               |    <0.001 |
|                   g_paths[0].g_madd[0].i_madd                                 |     0.003 |
|                     i_addsub_mult_accum                                       |     0.003 |
|                   g_paths[0].g_madd[1].i_madd                                 |     0.002 |
|                     i_addsub_mult_accum                                       |     0.002 |
|                   g_paths[0].g_madd[2].i_madd                                 |     0.002 |
|                     i_addsub_mult_accum                                       |     0.002 |
|                   g_paths[0].g_madd[3].i_madd                                 |     0.002 |
|                     i_addsub_mult_accum                                       |     0.002 |
|                   g_paths[0].g_madd[4].i_madd                                 |     0.002 |
|                     i_addsub_mult_accum                                       |     0.002 |
|                   g_paths[0].g_madd[5].i_madd                                 |     0.002 |
|                     i_addsub_mult_accum                                       |     0.002 |
|                   g_paths[0].g_madd[6].i_madd                                 |     0.002 |
|                     i_addsub_mult_accum                                       |     0.002 |
|                   g_paths[0].g_madd[7].i_madd                                 |     0.002 |
|                     i_addsub_mult_accum                                       |     0.002 |
|                   i_cntrl_opcode                                              |    <0.001 |
|                   i_data_in                                                   |    <0.001 |
|                   i_latch_op                                                  |    <0.001 |
|         boxcar_2_pts_filter_inst1                                             |    <0.001 |
|         boxcar_2_pts_filter_inst2                                             |    <0.001 |
|         boxcar_2_pts_filter_inst3                                             |    <0.001 |
|         boxcar_4_pts_filter_inst                                              |     0.004 |
|         boxcar_filter_16_pts_inst                                             |     0.001 |
|           delay_inst                                                          |     0.001 |
|             RAM_reg_0_31_0_5                                                  |    <0.001 |
|             RAM_reg_0_31_12_17                                                |    <0.001 |
|             RAM_reg_0_31_6_11                                                 |    <0.001 |
|       first_order_IIR_highpass_filter_inst                                    |     0.003 |
|       inphase_limiter                                                         |    <0.001 |
|       inphase_quantizer                                                       |     0.003 |
|       input_multiplier_I                                                      |     0.002 |
|         U0                                                                    |     0.002 |
|           i_mult                                                              |     0.002 |
|             gDSP.gDSP_only.iDSP                                               |     0.002 |
|       input_multiplier_Q                                                      |     0.002 |
|         U0                                                                    |     0.002 |
|           i_mult                                                              |     0.002 |
|             gDSP.gDSP_only.iDSP                                               |     0.002 |
|       quadrature_limiter                                                      |    <0.001 |
|       quadrature_quantizer                                                    |     0.003 |
|     DDC1_inst                                                                 |     0.141 |
|       CORDIC_inst                                                             |     0.021 |
|         U0                                                                    |     0.021 |
|           i_synth                                                             |     0.021 |
|             i_synth                                                           |     0.021 |
|               gen_cordic.cordic_engine                                        |     0.017 |
|                 gen_para_arch.gen_iteration[0].eng                            |     0.002 |
|                   cntrl                                                       |    <0.001 |
|                     engine_mode_dly                                           |    <0.001 |
|                   data_slice                                                  |     0.001 |
|                     x_plus_y_shift                                            |    <0.001 |
|                       inst                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                          |    <0.001 |
|                           no_pipelining.the_addsub                            |    <0.001 |
|                             i_lut6.i_lut6_addsub                              |    <0.001 |
|                               i_q.i_simple.qreg                               |    <0.001 |
|                     y_plus_x_shift                                            |    <0.001 |
|                       inst                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                          |    <0.001 |
|                           no_pipelining.the_addsub                            |    <0.001 |
|                             i_lut6.i_lut6_addsub                              |    <0.001 |
|                               i_q.i_simple.qreg                               |    <0.001 |
|                   phase_slice                                                 |    <0.001 |
|                     phase_plus_atan                                           |    <0.001 |
|                       inst                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                          |    <0.001 |
|                           no_pipelining.the_addsub                            |    <0.001 |
|                             i_lut6.i_lut6_addsub                              |    <0.001 |
|                               i_q.i_simple.qreg                               |    <0.001 |
|                 gen_para_arch.gen_iteration[1].eng                            |     0.002 |
|                   cntrl                                                       |    <0.001 |
|                     engine_mode_dly                                           |    <0.001 |
|                   data_slice                                                  |     0.001 |
|                     x_plus_y_shift                                            |    <0.001 |
|                       inst                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                          |    <0.001 |
|                           no_pipelining.the_addsub                            |    <0.001 |
|                             i_lut6.i_lut6_addsub                              |    <0.001 |
|                               i_q.i_simple.qreg                               |    <0.001 |
|                     y_plus_x_shift                                            |    <0.001 |
|                       inst                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                          |    <0.001 |
|                           no_pipelining.the_addsub                            |    <0.001 |
|                             i_lut6.i_lut6_addsub                              |    <0.001 |
|                               i_q.i_simple.qreg                               |    <0.001 |
|                   phase_slice                                                 |    <0.001 |
|                     phase_plus_atan                                           |    <0.001 |
|                       inst                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                          |    <0.001 |
|                           no_pipelining.the_addsub                            |    <0.001 |
|                             i_lut6.i_lut6_addsub                              |    <0.001 |
|                               i_q.i_simple.qreg                               |    <0.001 |
|                 gen_para_arch.gen_iteration[2].eng                            |     0.002 |
|                   cntrl                                                       |    <0.001 |
|                     engine_mode_dly                                           |    <0.001 |
|                   data_slice                                                  |     0.001 |
|                     x_plus_y_shift                                            |    <0.001 |
|                       inst                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                          |    <0.001 |
|                           no_pipelining.the_addsub                            |    <0.001 |
|                             i_lut6.i_lut6_addsub                              |    <0.001 |
|                               i_q.i_simple.qreg                               |    <0.001 |
|                     y_plus_x_shift                                            |    <0.001 |
|                       inst                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                          |    <0.001 |
|                           no_pipelining.the_addsub                            |    <0.001 |
|                             i_lut6.i_lut6_addsub                              |    <0.001 |
|                               i_q.i_simple.qreg                               |    <0.001 |
|                   phase_slice                                                 |    <0.001 |
|                     phase_plus_atan                                           |    <0.001 |
|                       inst                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                          |    <0.001 |
|                           no_pipelining.the_addsub                            |    <0.001 |
|                             i_lut6.i_lut6_addsub                              |    <0.001 |
|                               i_q.i_simple.qreg                               |    <0.001 |
|                 gen_para_arch.gen_iteration[3].eng                            |     0.002 |
|                   cntrl                                                       |    <0.001 |
|                     engine_mode_dly                                           |    <0.001 |
|                   data_slice                                                  |     0.001 |
|                     x_plus_y_shift                                            |    <0.001 |
|                       inst                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                          |    <0.001 |
|                           no_pipelining.the_addsub                            |    <0.001 |
|                             i_lut6.i_lut6_addsub                              |    <0.001 |
|                               i_q.i_simple.qreg                               |    <0.001 |
|                     y_plus_x_shift                                            |    <0.001 |
|                       inst                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                          |    <0.001 |
|                           no_pipelining.the_addsub                            |    <0.001 |
|                             i_lut6.i_lut6_addsub                              |    <0.001 |
|                               i_q.i_simple.qreg                               |    <0.001 |
|                   phase_slice                                                 |    <0.001 |
|                     phase_plus_atan                                           |    <0.001 |
|                       inst                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                          |    <0.001 |
|                           no_pipelining.the_addsub                            |    <0.001 |
|                             i_lut6.i_lut6_addsub                              |    <0.001 |
|                               i_q.i_simple.qreg                               |    <0.001 |
|                 gen_para_arch.gen_iteration[4].eng                            |     0.002 |
|                   cntrl                                                       |    <0.001 |
|                     engine_mode_dly                                           |    <0.001 |
|                   data_slice                                                  |     0.001 |
|                     x_plus_y_shift                                            |    <0.001 |
|                       inst                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                          |    <0.001 |
|                           no_pipelining.the_addsub                            |    <0.001 |
|                             i_lut6.i_lut6_addsub                              |    <0.001 |
|                               i_q.i_simple.qreg                               |    <0.001 |
|                     y_plus_x_shift                                            |    <0.001 |
|                       inst                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                          |    <0.001 |
|                           no_pipelining.the_addsub                            |    <0.001 |
|                             i_lut6.i_lut6_addsub                              |    <0.001 |
|                               i_q.i_simple.qreg                               |    <0.001 |
|                   phase_slice                                                 |    <0.001 |
|                     phase_plus_atan                                           |    <0.001 |
|                       inst                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                          |    <0.001 |
|                           no_pipelining.the_addsub                            |    <0.001 |
|                             i_lut6.i_lut6_addsub                              |    <0.001 |
|                               i_q.i_simple.qreg                               |    <0.001 |
|                 gen_para_arch.gen_iteration[5].eng                            |     0.002 |
|                   cntrl                                                       |    <0.001 |
|                     engine_mode_dly                                           |    <0.001 |
|                   data_slice                                                  |     0.001 |
|                     x_plus_y_shift                                            |    <0.001 |
|                       inst                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                          |    <0.001 |
|                           no_pipelining.the_addsub                            |    <0.001 |
|                             i_lut6.i_lut6_addsub                              |    <0.001 |
|                               i_q.i_simple.qreg                               |    <0.001 |
|                     y_plus_x_shift                                            |    <0.001 |
|                       inst                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                          |    <0.001 |
|                           no_pipelining.the_addsub                            |    <0.001 |
|                             i_lut6.i_lut6_addsub                              |    <0.001 |
|                               i_q.i_simple.qreg                               |    <0.001 |
|                   phase_slice                                                 |    <0.001 |
|                     phase_plus_atan                                           |    <0.001 |
|                       inst                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                          |    <0.001 |
|                           no_pipelining.the_addsub                            |    <0.001 |
|                             i_lut6.i_lut6_addsub                              |    <0.001 |
|                               i_q.i_simple.qreg                               |    <0.001 |
|                 gen_para_arch.gen_iteration[6].eng                            |     0.002 |
|                   cntrl                                                       |    <0.001 |
|                     engine_mode_dly                                           |    <0.001 |
|                   data_slice                                                  |     0.001 |
|                     x_plus_y_shift                                            |    <0.001 |
|                       inst                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                          |    <0.001 |
|                           no_pipelining.the_addsub                            |    <0.001 |
|                             i_lut6.i_lut6_addsub                              |    <0.001 |
|                               i_q.i_simple.qreg                               |    <0.001 |
|                     y_plus_x_shift                                            |    <0.001 |
|                       inst                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                          |    <0.001 |
|                           no_pipelining.the_addsub                            |    <0.001 |
|                             i_lut6.i_lut6_addsub                              |    <0.001 |
|                               i_q.i_simple.qreg                               |    <0.001 |
|                   phase_slice                                                 |    <0.001 |
|                     phase_plus_atan                                           |    <0.001 |
|                       inst                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                          |    <0.001 |
|                           no_pipelining.the_addsub                            |    <0.001 |
|                             i_lut6.i_lut6_addsub                              |    <0.001 |
|                               i_q.i_simple.qreg                               |    <0.001 |
|                 gen_para_arch.gen_iteration[7].eng                            |     0.002 |
|                   cntrl                                                       |    <0.001 |
|                     engine_mode_dly                                           |    <0.001 |
|                   data_slice                                                  |     0.001 |
|                     x_plus_y_shift                                            |    <0.001 |
|                       inst                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                          |    <0.001 |
|                           no_pipelining.the_addsub                            |    <0.001 |
|                             i_lut6.i_lut6_addsub                              |    <0.001 |
|                               i_q.i_simple.qreg                               |    <0.001 |
|                     y_plus_x_shift                                            |    <0.001 |
|                       inst                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                          |    <0.001 |
|                           no_pipelining.the_addsub                            |    <0.001 |
|                             i_lut6.i_lut6_addsub                              |    <0.001 |
|                               i_q.i_simple.qreg                               |    <0.001 |
|                   phase_slice                                                 |    <0.001 |
|                     phase_plus_atan                                           |    <0.001 |
|                       inst                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                          |    <0.001 |
|                           no_pipelining.the_addsub                            |    <0.001 |
|                             i_lut6.i_lut6_addsub                              |    <0.001 |
|                               i_q.i_simple.qreg                               |    <0.001 |
|                 gen_para_arch.gen_iteration[8].eng                            |    <0.001 |
|                   cntrl                                                       |    <0.001 |
|                     cntrl_vect_dly                                            |    <0.001 |
|                     engine_mode_dly                                           |    <0.001 |
|                   data_slice                                                  |    <0.001 |
|                     y_plus_x_shift                                            |    <0.001 |
|                       inst                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                          |    <0.001 |
|                           no_pipelining.the_addsub                            |    <0.001 |
|                             i_lut6.i_lut6_addsub                              |    <0.001 |
|                               i_q.i_simple.qreg                               |    <0.001 |
|                   phase_slice                                                 |    <0.001 |
|                     phase_plus_atan                                           |    <0.001 |
|                       inst                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                          |    <0.001 |
|                           no_pipelining.the_addsub                            |    <0.001 |
|                             i_lut6.i_lut6_addsub                              |    <0.001 |
|                               i_q.i_simple.qreg                               |    <0.001 |
|                 gen_para_arch.gen_iteration[9].eng                            |    <0.001 |
|                   cntrl                                                       |    <0.001 |
|                     cntrl_vect_dly                                            |    <0.001 |
|                   phase_slice                                                 |    <0.001 |
|                     phase_plus_atan                                           |    <0.001 |
|                       inst                                                    |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                          |    <0.001 |
|                           no_pipelining.the_addsub                            |    <0.001 |
|                             i_lut6.i_lut6_addsub                              |    <0.001 |
|                               i_q.i_simple.qreg                               |    <0.001 |
|               gen_cordic.input_stage                                          |     0.003 |
|                 gen_rotation.gen_rot_xy.gen_data_x_int_dly                    |    <0.001 |
|                 gen_rotation.gen_rot_xy.gen_data_y_int_dly                    |    <0.001 |
|                 gen_rotation.gen_rot_xy.gen_neg_data_x_swap                   |    <0.001 |
|                   inst                                                        |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                              |    <0.001 |
|                       no_pipelining.the_addsub                                |    <0.001 |
|                         i_lut6.i_lut6_addsub                                  |    <0.001 |
|                           i_q.i_simple.qreg                                   |    <0.001 |
|                 gen_rotation.gen_rot_xy.gen_neg_data_y_swap                   |    <0.001 |
|                   inst                                                        |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                              |    <0.001 |
|                       no_pipelining.the_addsub                                |    <0.001 |
|                         i_lut6.i_lut6_addsub                                  |    <0.001 |
|                           i_q.i_simple.qreg                                   |    <0.001 |
|                 gen_rotation.gen_rot_xy.gen_x_min_y                           |    <0.001 |
|                   inst                                                        |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                              |    <0.001 |
|                       no_pipelining.the_addsub                                |    <0.001 |
|                         i_lut6.i_lut6_addsub                                  |    <0.001 |
|                           i_q.i_simple.qreg                                   |    <0.001 |
|                 gen_rotation.gen_rot_xy.gen_x_plus_y                          |    <0.001 |
|                   inst                                                        |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                              |    <0.001 |
|                       no_pipelining.the_addsub                                |    <0.001 |
|                         i_lut6.i_lut6_addsub                                  |    <0.001 |
|                           i_q.i_simple.qreg                                   |    <0.001 |
|               gen_cordic.output_stage                                         |     0.001 |
|                 gen_phase_out.round                                           |    <0.001 |
|                   gen_nearest_even.adder                                      |    <0.001 |
|                     inst                                                      |    <0.001 |
|                       i_baseblox.i_baseblox_addsub                            |    <0.001 |
|                         no_pipelining.the_addsub                              |    <0.001 |
|                           i_lut6.i_lut6_addsub                                |    <0.001 |
|                             i_q.i_simple.qreg                                 |    <0.001 |
|                 gen_rotation.gen_rdy_cr                                       |    <0.001 |
|                 gen_rotation.gen_translate.gen_phase_addsub_reg               |    <0.001 |
|                 gen_rotation.gen_translate.gen_phase_cr                       |    <0.001 |
|                   inst                                                        |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                              |    <0.001 |
|                       no_pipelining.the_addsub                                |    <0.001 |
|                         i_lut6.i_lut6_addsub                                  |    <0.001 |
|                           i_q.i_simple.qreg                                   |    <0.001 |
|                 gen_rotation.gen_translate.gen_phase_in_reg                   |    <0.001 |
|                 gen_rotation.gen_translate.gen_phase_rot_reg                  |    <0.001 |
|       LO_DDS_inst                                                             |     0.043 |
|         U0                                                                    |     0.043 |
|           i_synth                                                             |     0.043 |
|             i_dds                                                             |     0.043 |
|               I_PHASEGEN.i_conventional_accum.i_accum                         |     0.001 |
|                 i_dsp48.i_struct.i_single_channel.I_DSP                       |     0.001 |
|               I_PHASEGEN.i_conventional_accum.i_phase_final_speedup           |    <0.001 |
|               I_SINCOS.i_std_rom.i_rom                                        |     0.041 |
|                 i_rtl.i_quarter_table.i_addr_reg_c                            |    <0.001 |
|                 i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ls           |    <0.001 |
|                 i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ms           |    <0.001 |
|                 i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls           |    <0.001 |
|                 i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms           |    <0.001 |
|                 i_rtl.i_quarter_table.i_piped_map.i_original_cos_ls           |    <0.001 |
|                 i_rtl.i_quarter_table.i_piped_map.i_original_cos_ms           |    <0.001 |
|                 i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls           |    <0.001 |
|                 i_rtl.i_quarter_table.i_piped_map.i_original_sin_ms           |    <0.001 |
|                 i_rtl.i_quarter_table.i_rom_reg_a                             |    <0.001 |
|                 i_rtl.i_quarter_table.i_rom_reg_b                             |    <0.001 |
|       ddc_frontend_lowpass_filter_inst_I                                      |     0.031 |
|         N_times_clk_FIR_wrapper_inst                                          |     0.023 |
|           fir_compiler_minimumphase_N_times_clk_inst                          |     0.021 |
|             U0                                                                |     0.021 |
|               i_synth                                                         |     0.021 |
|                 g_transpose_single_rate.i_transpose_single_rate               |     0.021 |
|                   g_cntrl_coef_addr.i_cntrl_coef_addr                         |    <0.001 |
|                   g_paths[0].g_coef_mem_array[0].i_mem                        |    <0.001 |
|                     g_individual.g_mem_b.i_mem_b                              |    <0.001 |
|                     g_individual.i_mem_a                                      |    <0.001 |
|                   g_paths[0].g_coef_mem_array[1].i_mem                        |    <0.001 |
|                     g_individual.g_mem_b.i_mem_b                              |    <0.001 |
|                     g_individual.i_mem_a                                      |    <0.001 |
|                   g_paths[0].g_coef_mem_array[2].i_mem                        |    <0.001 |
|                     g_individual.g_mem_b.i_mem_b                              |    <0.001 |
|                     g_individual.i_mem_a                                      |    <0.001 |
|                   g_paths[0].g_coef_mem_array[3].i_mem                        |    <0.001 |
|                     g_individual.g_mem_b.i_mem_b                              |    <0.001 |
|                     g_individual.i_mem_a                                      |    <0.001 |
|                   g_paths[0].g_data_array.g_data_mem.i_data_mem               |    <0.001 |
|                   g_paths[0].g_madd[0].i_madd                                 |     0.003 |
|                     i_addsub_mult_accum                                       |     0.003 |
|                   g_paths[0].g_madd[1].i_madd                                 |     0.002 |
|                     i_addsub_mult_accum                                       |     0.002 |
|                   g_paths[0].g_madd[2].i_madd                                 |     0.002 |
|                     i_addsub_mult_accum                                       |     0.002 |
|                   g_paths[0].g_madd[3].i_madd                                 |     0.002 |
|                     i_addsub_mult_accum                                       |     0.002 |
|                   g_paths[0].g_madd[4].i_madd                                 |     0.002 |
|                     i_addsub_mult_accum                                       |     0.002 |
|                   g_paths[0].g_madd[5].i_madd                                 |     0.002 |
|                     i_addsub_mult_accum                                       |     0.002 |
|                   g_paths[0].g_madd[6].i_madd                                 |     0.002 |
|                     i_addsub_mult_accum                                       |     0.002 |
|                   g_paths[0].g_madd[7].i_madd                                 |     0.002 |
|                     i_addsub_mult_accum                                       |     0.002 |
|                   i_cntrl_opcode                                              |    <0.001 |
|                   i_data_in                                                   |    <0.001 |
|                   i_latch_op                                                  |    <0.001 |
|         boxcar_2_pts_filter_inst1                                             |    <0.001 |
|         boxcar_2_pts_filter_inst2                                             |    <0.001 |
|         boxcar_2_pts_filter_inst3                                             |    <0.001 |
|         boxcar_4_pts_filter_inst                                              |     0.004 |
|         boxcar_filter_16_pts_inst                                             |     0.001 |
|           delay_inst                                                          |     0.001 |
|             RAM_reg_0_31_0_5                                                  |    <0.001 |
|             RAM_reg_0_31_12_17                                                |    <0.001 |
|             RAM_reg_0_31_6_11                                                 |    <0.001 |
|       ddc_frontend_lowpass_filter_inst_Q                                      |     0.031 |
|         N_times_clk_FIR_wrapper_inst                                          |     0.024 |
|           fir_compiler_minimumphase_N_times_clk_inst                          |     0.022 |
|             U0                                                                |     0.022 |
|               i_synth                                                         |     0.022 |
|                 g_transpose_single_rate.i_transpose_single_rate               |     0.022 |
|                   g_cntrl_coef_addr.i_cntrl_coef_addr                         |    <0.001 |
|                   g_paths[0].g_coef_mem_array[0].i_mem                        |    <0.001 |
|                     g_individual.g_mem_b.i_mem_b                              |    <0.001 |
|                     g_individual.i_mem_a                                      |    <0.001 |
|                   g_paths[0].g_coef_mem_array[1].i_mem                        |    <0.001 |
|                     g_individual.g_mem_b.i_mem_b                              |    <0.001 |
|                     g_individual.i_mem_a                                      |    <0.001 |
|                   g_paths[0].g_coef_mem_array[2].i_mem                        |    <0.001 |
|                     g_individual.g_mem_b.i_mem_b                              |    <0.001 |
|                     g_individual.i_mem_a                                      |    <0.001 |
|                   g_paths[0].g_coef_mem_array[3].i_mem                        |    <0.001 |
|                     g_individual.g_mem_b.i_mem_b                              |    <0.001 |
|                     g_individual.i_mem_a                                      |    <0.001 |
|                   g_paths[0].g_data_array.g_data_mem.i_data_mem               |    <0.001 |
|                   g_paths[0].g_madd[0].i_madd                                 |     0.003 |
|                     i_addsub_mult_accum                                       |     0.003 |
|                   g_paths[0].g_madd[1].i_madd                                 |     0.002 |
|                     i_addsub_mult_accum                                       |     0.002 |
|                   g_paths[0].g_madd[2].i_madd                                 |     0.002 |
|                     i_addsub_mult_accum                                       |     0.002 |
|                   g_paths[0].g_madd[3].i_madd                                 |     0.002 |
|                     i_addsub_mult_accum                                       |     0.002 |
|                   g_paths[0].g_madd[4].i_madd                                 |     0.002 |
|                     i_addsub_mult_accum                                       |     0.002 |
|                   g_paths[0].g_madd[5].i_madd                                 |     0.002 |
|                     i_addsub_mult_accum                                       |     0.002 |
|                   g_paths[0].g_madd[6].i_madd                                 |     0.002 |
|                     i_addsub_mult_accum                                       |     0.002 |
|                   g_paths[0].g_madd[7].i_madd                                 |     0.002 |
|                     i_addsub_mult_accum                                       |     0.002 |
|                   i_cntrl_opcode                                              |    <0.001 |
|                   i_data_in                                                   |    <0.001 |
|                   i_latch_op                                                  |    <0.001 |
|         boxcar_2_pts_filter_inst1                                             |    <0.001 |
|         boxcar_2_pts_filter_inst2                                             |    <0.001 |
|         boxcar_2_pts_filter_inst3                                             |    <0.001 |
|         boxcar_4_pts_filter_inst                                              |     0.004 |
|         boxcar_filter_16_pts_inst                                             |     0.001 |
|           delay_inst                                                          |     0.001 |
|             RAM_reg_0_31_0_5                                                  |    <0.001 |
|             RAM_reg_0_31_12_17                                                |    <0.001 |
|             RAM_reg_0_31_6_11                                                 |    <0.001 |
|       first_order_IIR_highpass_filter_inst                                    |     0.003 |
|       inphase_limiter                                                         |    <0.001 |
|       inphase_quantizer                                                       |     0.003 |
|       input_multiplier_I                                                      |     0.001 |
|         U0                                                                    |     0.001 |
|           i_mult                                                              |     0.001 |
|             gDSP.gDSP_only.iDSP                                               |     0.001 |
|       input_multiplier_Q                                                      |     0.002 |
|         U0                                                                    |     0.002 |
|           i_mult                                                              |     0.002 |
|             gDSP.gDSP_only.iDSP                                               |     0.002 |
|       quadrature_limiter                                                      |    <0.001 |
|       quadrature_quantizer                                                    |     0.003 |
|     PLL0_loop_filters                                                         |     0.033 |
|       IIR_LPF_inst                                                            |     0.002 |
|       d_saturation_inst                                                       |    <0.001 |
|       i_saturation_inst                                                       |    <0.001 |
|       ii_saturation_inst                                                      |     0.001 |
|       integrator_with_saturation_inst2                                        |     0.001 |
|       out_saturation_inst                                                     |    <0.001 |
|       p_saturation_inst                                                       |    <0.001 |
|       pll_32x32_mult_i_inst                                                   |     0.006 |
|         U0                                                                    |     0.006 |
|           i_mult                                                              |     0.006 |
|             gDSP.gDSP_only.iDSP                                               |     0.006 |
|               use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay |    <0.001 |
|               use_prim.appDSP48[1].bppDSP48[1].need_output_delay.output_delay |    <0.001 |
|               use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay             |    <0.001 |
|               use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay             |    <0.001 |
|       pll_32x32_mult_ii_inst                                                  |     0.007 |
|         U0                                                                    |     0.007 |
|           i_mult                                                              |     0.007 |
|             gDSP.gDSP_only.iDSP                                               |     0.007 |
|               use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay |    <0.001 |
|               use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay |    <0.001 |
|               use_prim.appDSP48[1].bppDSP48[1].need_output_delay.output_delay |    <0.001 |
|               use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay             |    <0.001 |
|               use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay             |    <0.001 |
|       pll_wide_mult_d                                                         |     0.006 |
|         U0                                                                    |     0.006 |
|           i_mult                                                              |     0.006 |
|             gDSP.gDSP_only.iDSP                                               |     0.006 |
|               use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay |    <0.001 |
|               use_prim.appDSP48[1].bppDSP48[1].need_output_delay.output_delay |    <0.001 |
|               use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay             |    <0.001 |
|               use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay             |    <0.001 |
|       pll_wide_mult_p                                                         |     0.002 |
|         U0                                                                    |     0.002 |
|           i_mult                                                              |     0.002 |
|             gDSP.gDSP_only.iDSP                                               |     0.002 |
|               use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay |    <0.001 |
|               use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay |    <0.001 |
|     PLL1_loop_filters                                                         |     0.031 |
|       IIR_LPF_inst                                                            |     0.002 |
|       d_saturation_inst                                                       |    <0.001 |
|       i_saturation_inst                                                       |    <0.001 |
|       ii_saturation_inst                                                      |     0.001 |
|       integrator_with_saturation_inst2                                        |     0.001 |
|       out_saturation_inst                                                     |    <0.001 |
|       p_saturation_inst                                                       |    <0.001 |
|       pll_32x32_mult_i_inst                                                   |     0.006 |
|         U0                                                                    |     0.006 |
|           i_mult                                                              |     0.006 |
|             gDSP.gDSP_only.iDSP                                               |     0.006 |
|               use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay |    <0.001 |
|               use_prim.appDSP48[1].bppDSP48[1].need_output_delay.output_delay |    <0.001 |
|               use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay             |    <0.001 |
|               use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay             |    <0.001 |
|       pll_32x32_mult_ii_inst                                                  |     0.007 |
|         U0                                                                    |     0.007 |
|           i_mult                                                              |     0.007 |
|             gDSP.gDSP_only.iDSP                                               |     0.007 |
|               use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay |    <0.001 |
|               use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay |    <0.001 |
|               use_prim.appDSP48[1].bppDSP48[1].need_output_delay.output_delay |    <0.001 |
|               use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay             |    <0.001 |
|               use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay             |    <0.001 |
|       pll_wide_mult_d                                                         |     0.006 |
|         U0                                                                    |     0.006 |
|           i_mult                                                              |     0.006 |
|             gDSP.gDSP_only.iDSP                                               |     0.006 |
|               use_prim.appDSP48[1].bppDSP48[0].need_output_delay.output_delay |    <0.001 |
|               use_prim.appDSP48[1].bppDSP48[1].need_output_delay.output_delay |    <0.001 |
|               use_prim.iBdelx[1].iBdely[0].need_delay_line.Bdelay             |    <0.001 |
|               use_prim.iBdelx[1].iBdely[1].need_delay_line.Bdelay             |    <0.001 |
|       pll_wide_mult_p                                                         |     0.003 |
|         U0                                                                    |     0.003 |
|           i_mult                                                              |     0.003 |
|             gDSP.gDSP_only.iDSP                                               |     0.003 |
|               use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay |    <0.001 |
|               use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay |    <0.001 |
|     aux_data_mux_inst                                                         |     0.002 |
|     dither_lockin_wrapper0                                                    |     0.006 |
|       dither_lockin_inst                                                      |     0.006 |
|         quadrature_dither_generator_inst                                      |    <0.001 |
|       parallel_bus_register_N_periods                                         |    <0.001 |
|       parallel_bus_register_amplitude                                         |    <0.001 |
|       parallel_bus_register_enable                                            |    <0.001 |
|       parallel_bus_register_period                                            |    <0.001 |
|     dither_lockin_wrapper1                                                    |     0.006 |
|       dither_lockin_inst                                                      |     0.005 |
|         quadrature_dither_generator_inst                                      |    <0.001 |
|       parallel_bus_register_N_periods                                         |    <0.001 |
|       parallel_bus_register_amplitude                                         |    <0.001 |
|       parallel_bus_register_enable                                            |    <0.001 |
|       parallel_bus_register_period                                            |    <0.001 |
|     dual_type_frequency_counter_inst0                                         |     0.013 |
|       triangular_frequency_counter_inst1                                      |     0.006 |
|       triangular_frequency_counter_inst2                                      |     0.006 |
|     dual_type_frequency_counter_inst1                                         |     0.012 |
|       triangular_frequency_counter_inst1                                      |     0.006 |
|       triangular_frequency_counter_inst2                                      |     0.006 |
|     loop_filters_1_mux                                                        |    <0.001 |
|     multiplexer_NbitsxMsignals_to_Nbits_inst                                  |     0.002 |
|     output_summing_dac0                                                       |     0.002 |
|     output_summing_dac0_auxilary                                              |    <0.001 |
|     output_summing_dac1                                                       |     0.002 |
|     output_summing_dac1_auxilary                                              |    <0.001 |
|     parallel_bus_register_64_bits_or_less_angleSelect                         |    <0.001 |
|     parallel_bus_register_64_bits_or_less_freq0                               |    <0.001 |
|     parallel_bus_register_64_bits_or_less_freq1                               |     0.001 |
|     parallel_bus_register_counter_mode                                        |    <0.001 |
|     parallel_bus_register_dac0_limits                                         |    <0.001 |
|     parallel_bus_register_dac1_limits                                         |    <0.001 |
|     parallel_bus_register_ddc_filter_select                                   |    <0.001 |
|     parallel_bus_register_logger_mux_select                                   |    <0.001 |
|     parallel_bus_register_manual_offset_dac0                                  |    <0.001 |
|     parallel_bus_register_manual_offset_dac1                                  |    <0.001 |
|     parallel_bus_register_mux_pll1                                            |    <0.001 |
|     parallel_bus_register_ok_reset                                            |    <0.001 |
|     parallel_bus_register_phase_ok_reset_frontend                             |    <0.001 |
|     parallel_bus_register_pll0_coefdfilter                                    |    <0.001 |
|     parallel_bus_register_pll0_gaind                                          |    <0.001 |
|     parallel_bus_register_pll0_gaini                                          |    <0.001 |
|     parallel_bus_register_pll0_gainii                                         |    <0.001 |
|     parallel_bus_register_pll0_gainp                                          |    <0.001 |
|     parallel_bus_register_pll0_settings                                       |    <0.001 |
|     parallel_bus_register_pll1_coefdfilter                                    |    <0.001 |
|     parallel_bus_register_pll1_gaind                                          |    <0.001 |
|     parallel_bus_register_pll1_gaini                                          |    <0.001 |
|     parallel_bus_register_pll1_gainii                                         |    <0.001 |
|     parallel_bus_register_pll1_gainp                                          |    <0.001 |
|     parallel_bus_register_pll1_settings                                       |    <0.001 |
|     parallel_bus_register_trigger_identification                              |    <0.001 |
|     registers_read_inst                                                       |     0.005 |
|       fifo_generator_0_inst                                                   |     0.004 |
|         U0                                                                    |     0.004 |
|           inst_fifo_gen                                                       |     0.004 |
|             gconvfifo.rf                                                      |     0.004 |
|               grf.rf                                                          |     0.004 |
|                 gntv_or_sync_fifo.gl0.rd                                      |    <0.001 |
|                   grss.gdc.dc                                                 |    <0.001 |
|                     gsym_dc.dc                                                |    <0.001 |
|                   grss.gpe.rdpe                                               |    <0.001 |
|                   grss.rsts                                                   |    <0.001 |
|                     c1                                                        |    <0.001 |
|                     c2                                                        |    <0.001 |
|                   rpntr                                                       |    <0.001 |
|                 gntv_or_sync_fifo.gl0.wr                                      |    <0.001 |
|                   gwss.wsts                                                   |    <0.001 |
|                     c0                                                        |    <0.001 |
|                     c1                                                        |    <0.001 |
|                   wpntr                                                       |    <0.001 |
|                 gntv_or_sync_fifo.mem                                         |     0.003 |
|                   gbm.gbmg.gbmga.ngecc.bmg                                    |     0.003 |
|                     inst_blk_mem_gen                                          |     0.003 |
|                       gnativebmg.native_blk_mem_gen                           |     0.003 |
|                         valid.cstr                                            |     0.003 |
|                           ramloop[0].ram.r                                    |     0.002 |
|                             prim_noinit.ram                                   |     0.002 |
|                           ramloop[1].ram.r                                    |     0.002 |
|                             prim_noinit.ram                                   |     0.002 |
|     system_identification_vna_inst                                            |     0.059 |
|       system_identification_vna_inst                                          |     0.057 |
|         LO_DDS_inst                                                           |     0.045 |
|           U0                                                                  |     0.045 |
|             i_synth                                                           |     0.045 |
|               i_dds                                                           |     0.045 |
|                 I_PHASEGEN.i_conventional_accum.i_accum                       |     0.001 |
|                   i_dsp48.i_struct.i_single_channel.I_DSP                     |     0.001 |
|                 I_PHASEGEN.i_conventional_accum.i_phase_final_speedup         |    <0.001 |
|                 I_SINCOS.i_std_rom.i_rom                                      |     0.041 |
|                   i_rtl.i_quarter_table.i_addr_reg_c                          |    <0.001 |
|                   i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ls         |    <0.001 |
|                   i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ms         |    <0.001 |
|                   i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls         |    <0.001 |
|                   i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms         |    <0.001 |
|                   i_rtl.i_quarter_table.i_piped_map.i_original_cos_ls         |    <0.001 |
|                   i_rtl.i_quarter_table.i_piped_map.i_original_cos_ms         |    <0.001 |
|                   i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls         |    <0.001 |
|                   i_rtl.i_quarter_table.i_piped_map.i_original_sin_ms         |    <0.001 |
|                   i_rtl.i_quarter_table.i_rom_reg_a                           |    <0.001 |
|                   i_rtl.i_quarter_table.i_rom_reg_b                           |    <0.001 |
|                 i_phase_out.del                                               |     0.002 |
|         output_mult_inst                                                      |    <0.001 |
|           U0                                                                  |    <0.001 |
|             i_mult                                                            |    <0.001 |
|               gDSP.gDSP_only.iDSP                                             |    <0.001 |
|         system_identification_macc_cos_inst                                   |     0.004 |
|         system_identification_macc_sin_inst                                   |     0.004 |
|   i_hk                                                                        |     0.001 |
|   i_iobufn[0]                                                                 |    <0.001 |
|   i_iobufn[1]                                                                 |    <0.001 |
|   i_iobufn[2]                                                                 |    <0.001 |
|   i_iobufn[3]                                                                 |    <0.001 |
|   i_iobufn[4]                                                                 |    <0.001 |
|   i_iobufn[5]                                                                 |    <0.001 |
|   i_iobufn[6]                                                                 |    <0.001 |
|   i_iobufn[7]                                                                 |    <0.001 |
|   i_iobufp[0]                                                                 |    <0.001 |
|   i_iobufp[1]                                                                 |    <0.001 |
|   i_iobufp[2]                                                                 |    <0.001 |
|   i_iobufp[3]                                                                 |    <0.001 |
|   i_iobufp[4]                                                                 |    <0.001 |
|   i_iobufp[5]                                                                 |    <0.001 |
|   i_iobufp[6]                                                                 |    <0.001 |
|   i_iobufp[7]                                                                 |    <0.001 |
|   i_ps                                                                        |     1.321 |
|     axi_master[0]                                                             |     0.002 |
|       axi_awfifo_reg_0_15_0_5                                                 |    <0.001 |
|       axi_awfifo_reg_0_15_12_17                                               |    <0.001 |
|       axi_awfifo_reg_0_15_18_23                                               |    <0.001 |
|       axi_awfifo_reg_0_15_24_29                                               |    <0.001 |
|       axi_awfifo_reg_0_15_30_35                                               |    <0.001 |
|       axi_awfifo_reg_0_15_36_36                                               |    <0.001 |
|       axi_awfifo_reg_0_15_6_11                                                |    <0.001 |
|       axi_wfifo_reg_0_15_0_5                                                  |    <0.001 |
|       axi_wfifo_reg_0_15_12_17                                                |    <0.001 |
|       axi_wfifo_reg_0_15_18_23                                                |    <0.001 |
|       axi_wfifo_reg_0_15_24_29                                                |    <0.001 |
|       axi_wfifo_reg_0_15_30_35                                                |    <0.001 |
|       axi_wfifo_reg_0_15_36_41                                                |    <0.001 |
|       axi_wfifo_reg_0_15_42_47                                                |    <0.001 |
|       axi_wfifo_reg_0_15_48_53                                                |    <0.001 |
|       axi_wfifo_reg_0_15_54_59                                                |    <0.001 |
|       axi_wfifo_reg_0_15_60_65                                                |    <0.001 |
|       axi_wfifo_reg_0_15_66_71                                                |    <0.001 |
|       axi_wfifo_reg_0_15_6_11                                                 |    <0.001 |
|       axi_wfifo_reg_0_15_72_72                                                |    <0.001 |
|     axi_master[1]                                                             |     0.002 |
|       axi_awfifo_reg_0_15_0_5                                                 |    <0.001 |
|       axi_awfifo_reg_0_15_12_17                                               |    <0.001 |
|       axi_awfifo_reg_0_15_18_23                                               |    <0.001 |
|       axi_awfifo_reg_0_15_24_29                                               |    <0.001 |
|       axi_awfifo_reg_0_15_30_35                                               |    <0.001 |
|       axi_awfifo_reg_0_15_36_36                                               |    <0.001 |
|       axi_awfifo_reg_0_15_6_11                                                |    <0.001 |
|       axi_wfifo_reg_0_15_0_5                                                  |    <0.001 |
|       axi_wfifo_reg_0_15_12_17                                                |    <0.001 |
|       axi_wfifo_reg_0_15_18_23                                                |    <0.001 |
|       axi_wfifo_reg_0_15_24_29                                                |    <0.001 |
|       axi_wfifo_reg_0_15_30_35                                                |    <0.001 |
|       axi_wfifo_reg_0_15_36_41                                                |    <0.001 |
|       axi_wfifo_reg_0_15_42_47                                                |    <0.001 |
|       axi_wfifo_reg_0_15_48_53                                                |    <0.001 |
|       axi_wfifo_reg_0_15_54_59                                                |    <0.001 |
|       axi_wfifo_reg_0_15_60_65                                                |    <0.001 |
|       axi_wfifo_reg_0_15_66_71                                                |    <0.001 |
|       axi_wfifo_reg_0_15_6_11                                                 |    <0.001 |
|       axi_wfifo_reg_0_15_72_72                                                |    <0.001 |
|     axi_slave_gp0                                                             |     0.002 |
|     system_i                                                                  |     1.314 |
|       system_i                                                                |     1.314 |
|         axi_protocol_converter_0                                              |     0.012 |
|           inst                                                                |     0.012 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                              |     0.012 |
|               RD.ar_channel_0                                                 |     0.003 |
|                 ar_cmd_fsm_0                                                  |    <0.001 |
|                 cmd_translator_0                                              |     0.002 |
|                   incr_cmd_0                                                  |    <0.001 |
|                   wrap_cmd_0                                                  |    <0.001 |
|               RD.r_channel_0                                                  |     0.002 |
|                 rd_data_fifo_0                                                |     0.001 |
|                 transaction_fifo_0                                            |    <0.001 |
|               SI_REG                                                          |     0.003 |
|                 ar_pipe                                                       |    <0.001 |
|                 aw_pipe                                                       |    <0.001 |
|                 b_pipe                                                        |    <0.001 |
|                 r_pipe                                                        |     0.001 |
|               WR.aw_channel_0                                                 |     0.003 |
|                 aw_cmd_fsm_0                                                  |     0.001 |
|                 cmd_translator_0                                              |     0.002 |
|                   incr_cmd_0                                                  |    <0.001 |
|                   wrap_cmd_0                                                  |     0.001 |
|               WR.b_channel_0                                                  |    <0.001 |
|                 bid_fifo_0                                                    |    <0.001 |
|                 bresp_fifo_0                                                  |    <0.001 |
|         proc_sys_reset                                                        |    <0.001 |
|           U0                                                                  |    <0.001 |
|             EXT_LPF                                                           |    <0.001 |
|               ACTIVE_LOW_EXT.ACT_LO_EXT                                       |    <0.001 |
|             SEQ                                                               |    <0.001 |
|               SEQ_COUNTER                                                     |    <0.001 |
|         processing_system7                                                    |     1.293 |
|           inst                                                                |     1.293 |
|             xlnx_axi_wrshim_unwrap_inst_gp0                                   |     0.000 |
|             xlnx_axi_wrshim_unwrap_inst_gp1                                   |     0.000 |
|         xadc                                                                  |     0.008 |
|           inst                                                                |     0.008 |
|             AXI_LITE_IPIF_I                                                   |     0.002 |
|               I_SLAVE_ATTACHMENT                                              |     0.002 |
|                 I_DECODER                                                     |     0.001 |
|             AXI_XADC_CORE_I                                                   |     0.005 |
|             INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I                              |    <0.001 |
|             SOFT_RESET_I                                                      |    <0.001 |
|   i_scope                                                                     |     0.005 |
|     i_wr0                                                                     |     0.003 |
|     i_wr1                                                                     |     0.003 |
|   internal_vco_0                                                              |     0.025 |
|     LO_DDS_inst                                                               |     0.024 |
|       U0                                                                      |     0.024 |
|         i_synth                                                               |     0.024 |
|           i_dds                                                               |     0.024 |
|             I_PHASEGEN.i_conventional_accum.i_accum                           |     0.001 |
|               i_dsp48.i_struct.i_single_channel.I_DSP                         |     0.001 |
|             I_PHASEGEN.i_conventional_accum.i_phase_final_speedup             |    <0.001 |
|             I_SINCOS.i_std_rom.i_rom                                          |     0.022 |
|               i_rtl.i_quarter_table.i_addr_reg_c                              |    <0.001 |
|               i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ls             |    <0.001 |
|               i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ms             |    <0.001 |
|               i_rtl.i_quarter_table.i_piped_map.i_original_cos_ls             |    <0.001 |
|               i_rtl.i_quarter_table.i_piped_map.i_original_cos_ms             |    <0.001 |
|               i_rtl.i_quarter_table.i_rom_reg_b                               |    <0.001 |
|   internal_vco_1                                                              |     0.027 |
|     LO_DDS_inst                                                               |     0.025 |
|       U0                                                                      |     0.025 |
|         i_synth                                                               |     0.025 |
|           i_dds                                                               |     0.025 |
|             I_PHASEGEN.i_conventional_accum.i_accum                           |     0.001 |
|               i_dsp48.i_struct.i_single_channel.I_DSP                         |     0.001 |
|             I_PHASEGEN.i_conventional_accum.i_phase_final_speedup             |    <0.001 |
|             I_SINCOS.i_std_rom.i_rom                                          |     0.023 |
|               i_rtl.i_quarter_table.i_addr_reg_c                              |    <0.001 |
|               i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ls             |    <0.001 |
|               i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ms             |    <0.001 |
|               i_rtl.i_quarter_table.i_piped_map.i_original_cos_ls             |    <0.001 |
|               i_rtl.i_quarter_table.i_piped_map.i_original_cos_ms             |    <0.001 |
|               i_rtl.i_quarter_table.i_rom_reg_b                               |    <0.001 |
|   muxDAC                                                                      |     0.003 |
|   pll                                                                         |     0.097 |
|   ram_data_logger_i                                                           |     0.046 |
|     ram_inst                                                                  |     0.045 |
+-------------------------------------------------------------------------------+-----------+


