# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../Lab3/Lab3.srcs/sources_1/new/RegisterMem.v"
verilog xil_defaultlib  "../../../Adder_SE/Adder_SE.srcs/sources_1/new/adder.v"
verilog xil_defaultlib  "../../../FinalProject.srcs/sources_1/new/section2.v"
verilog xil_defaultlib  "../../../FinalProject.srcs/sources_1/new/test_section2.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
