###############################################################
#  Generated by:      Cadence Encounter 14.26-s039_1
#  OS:                Linux x86_64(Host ID EEX109)
#  Generated on:      Wed May 16 11:28:42 2018
#  Design:            FIR
#  Command:           optDesign -preCTS -outDir reports/preCTSTimingReports
###############################################################
Path 1: MET Setup Check with Pin MAC_inst_1/ac_sum_old_reg_9_/CK 
Endpoint:   MAC_inst_1/ac_sum_old_reg_9_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_1/op_1_reg_1_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.107
+ Phase Shift                  50.000
= Required Time                49.893
- Arrival Time                  7.239
= Slack Time                   42.654
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   42.655 | 
     | MAC_inst_1/op_1_reg_1_/CK                    |   ^   | clk                                                | DFF_X1    | 0.000 |   0.000 |   42.655 | 
     | MAC_inst_1/op_1_reg_1_/Q                     |   ^   | MAC_inst_1/op_1[1]                                 | DFF_X1    | 0.356 |   0.357 |   43.011 | 
     | MAC_inst_1/mac_operate_inst/U68/A2           |   ^   | MAC_inst_1/op_1[1]                                 | NOR2_X1   | 0.001 |   0.358 |   43.012 | 
     | MAC_inst_1/mac_operate_inst/U68/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.056 |   0.414 |   43.069 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.414 |   43.069 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.522 |   43.176 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.522 |   43.177 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   0.628 |   43.282 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   0.628 |   43.282 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.109 |   0.736 |   43.391 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/B            |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   0.736 |   43.391 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/Z            |   v   | MAC_inst_1/mac_operate_inst/N10                    | XOR2_X1   | 0.199 |   0.936 |   43.590 | 
     | MAC_inst_1/mac_operate_inst/U40/A1           |   v   | MAC_inst_1/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   0.936 |   43.591 | 
     | MAC_inst_1/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n44                    | AOI22_X1  | 0.375 |   1.311 |   43.966 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_1/mac_operate_inst/n44                    | NOR2_X1   | 0.000 |   1.312 |   43.966 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.091 |   1.403 |   44.058 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.404 |   44.058 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   1.636 |   44.290 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   1.636 |   44.290 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.417 |   2.053 |   44.707 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.053 |   44.708 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | FA_X1     | 0.318 |   2.371 |   45.025 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.371 |   45.025 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.386 |   2.757 |   45.411 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   2.757 |   45.411 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | INV_X1    | 0.059 |   2.816 |   45.470 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   2.816 |   45.470 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.321 |   3.137 |   45.791 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.137 |   45.792 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | INV_X1    | 0.057 |   3.194 |   45.848 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.194 |   45.848 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.280 |   3.474 |   46.129 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.475 |   46.129 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.282 |   3.757 |   46.411 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   3.757 |   46.412 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.279 |   4.036 |   46.691 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.037 |   46.691 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.315 |   46.969 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.315 |   46.969 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/S    |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | FA_X1     | 0.427 |   4.742 |   47.397 | 
     | MAC_inst_1/mac_operate_inst/U8/A             |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | INV_X1    | 0.000 |   4.742 |   47.397 | 
     | MAC_inst_1/mac_operate_inst/U8/ZN            |   v   | MAC_inst_1/mac_operate_inst/n5                     | INV_X1    | 0.038 |   4.780 |   47.435 | 
     | MAC_inst_1/mac_operate_inst/U74/A            |   v   | MAC_inst_1/mac_operate_inst/n5                     | XOR2_X1   | 0.000 |   4.780 |   47.435 | 
     | MAC_inst_1/mac_operate_inst/U74/Z            |   v   | MAC_inst_1/mac_operate_inst/N25                    | XOR2_X1   | 0.178 |   4.958 |   47.612 | 
     | MAC_inst_1/mac_operate_inst/U42/B1           |   v   | MAC_inst_1/mac_operate_inst/N25                    | AOI22_X1  | 0.000 |   4.958 |   47.613 | 
     | MAC_inst_1/mac_operate_inst/U42/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n52                    | AOI22_X1  | 0.182 |   5.140 |   47.795 | 
     | MAC_inst_1/mac_operate_inst/U41/A            |   ^   | MAC_inst_1/mac_operate_inst/n52                    | INV_X1    | 0.000 |   5.141 |   47.795 | 
     | MAC_inst_1/mac_operate_inst/U41/ZN           |   v   | MAC_inst_1/mac_operate_inst/n28                    | INV_X1    | 0.074 |   5.215 |   47.869 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/B   |   v   | MAC_inst_1/mac_operate_inst/n28                    | FA_X1     | 0.002 |   5.216 |   47.871 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.308 |   5.524 |   48.179 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_5/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.000 |   5.524 |   48.179 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.276 |   5.801 |   48.455 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   5.801 |   48.455 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.283 |   6.084 |   48.738 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.084 |   48.739 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_7/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.280 |   6.364 |   49.018 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_8/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.000 |   6.364 |   49.018 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_8/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[9]       | FA_X1     | 0.277 |   6.641 |   49.296 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_9/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[9]       | FA_X1     | 0.000 |   6.641 |   49.296 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_9/S   |   ^   | MAC_inst_1/ac_sum_new[9]                           | FA_X1     | 0.413 |   7.054 |   49.709 | 
     | MAC_inst_1/U111/A                            |   ^   | MAC_inst_1/ac_sum_new[9]                           | INV_X1    | 0.000 |   7.054 |   49.709 | 
     | MAC_inst_1/U111/ZN                           |   v   | MAC_inst_1/n2                                      | INV_X1    | 0.035 |   7.090 |   49.744 | 
     | MAC_inst_1/U28/B2                            |   v   | MAC_inst_1/n2                                      | OAI22_X1  | 0.000 |   7.090 |   49.744 | 
     | MAC_inst_1/U28/ZN                            |   ^   | MAC_inst_1/n103                                    | OAI22_X1  | 0.149 |   7.239 |   49.893 | 
     | MAC_inst_1/ac_sum_old_reg_9_/D               |   ^   | MAC_inst_1/n103                                    | DFF_X1    | 0.000 |   7.239 |   49.893 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                 |       |       |        |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                             |   ^   | clk   |        |       |   0.000 |  -42.654 | 
     | MAC_inst_1/ac_sum_old_reg_9_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -42.654 | 
     +---------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin MAC_inst_4/ac_sum_old_reg_9_/CK 
Endpoint:   MAC_inst_4/ac_sum_old_reg_9_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_4/op_1_reg_1_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.106
+ Phase Shift                  50.000
= Required Time                49.894
- Arrival Time                  7.238
= Slack Time                   42.656
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   42.656 | 
     | MAC_inst_4/op_1_reg_1_/CK                    |   ^   | clk                                                | DFF_X1    | 0.000 |   0.000 |   42.656 | 
     | MAC_inst_4/op_1_reg_1_/Q                     |   ^   | MAC_inst_4/op_1[1]                                 | DFF_X1    | 0.356 |   0.356 |   43.012 | 
     | MAC_inst_4/mac_operate_inst/U68/A2           |   ^   | MAC_inst_4/op_1[1]                                 | NOR2_X1   | 0.001 |   0.358 |   43.014 | 
     | MAC_inst_4/mac_operate_inst/U68/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.056 |   0.414 |   43.070 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.414 |   43.070 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.522 |   43.178 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.522 |   43.178 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   0.627 |   43.283 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   0.627 |   43.283 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.109 |   0.736 |   43.392 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/B            |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   0.737 |   43.393 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/Z            |   v   | MAC_inst_4/mac_operate_inst/N10                    | XOR2_X1   | 0.201 |   0.937 |   43.593 | 
     | MAC_inst_4/mac_operate_inst/U40/A1           |   v   | MAC_inst_4/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   0.937 |   43.593 | 
     | MAC_inst_4/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n63                    | AOI22_X1  | 0.376 |   1.313 |   43.969 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_4/mac_operate_inst/n63                    | NOR2_X1   | 0.001 |   1.314 |   43.970 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.090 |   1.404 |   44.060 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.404 |   44.060 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   1.635 |   44.291 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   1.635 |   44.291 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.416 |   2.052 |   44.708 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.052 |   44.708 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | FA_X1     | 0.319 |   2.371 |   45.027 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.371 |   45.027 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.396 |   2.767 |   45.423 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   2.767 |   45.423 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   2.827 |   45.484 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   2.828 |   45.484 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.325 |   3.152 |   45.808 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.152 |   45.808 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | INV_X1    | 0.061 |   3.213 |   45.869 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.213 |   45.869 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.278 |   3.491 |   46.147 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.491 |   46.147 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.279 |   3.770 |   46.427 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   3.771 |   46.427 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.278 |   4.049 |   46.705 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.049 |   46.705 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.327 |   46.983 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.328 |   46.984 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n2            | FA_X1     | 0.279 |   4.607 |   47.263 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U2/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n2            | FA_X1     | 0.000 |   4.607 |   47.263 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U2/S    |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[12]           | FA_X1     | 0.436 |   5.043 |   47.699 | 
     | MAC_inst_4/mac_operate_inst/U9/A             |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[12]           | INV_X1    | 0.000 |   5.043 |   47.699 | 
     | MAC_inst_4/mac_operate_inst/U9/ZN            |   v   | MAC_inst_4/mac_operate_inst/n6                     | INV_X1    | 0.043 |   5.086 |   47.742 | 
     | MAC_inst_4/mac_operate_inst/U72/A            |   v   | MAC_inst_4/mac_operate_inst/n6                     | XOR2_X1   | 0.000 |   5.086 |   47.742 | 
     | MAC_inst_4/mac_operate_inst/U72/Z            |   v   | MAC_inst_4/mac_operate_inst/N26                    | XOR2_X1   | 0.179 |   5.265 |   47.921 | 
     | MAC_inst_4/mac_operate_inst/U45/B1           |   v   | MAC_inst_4/mac_operate_inst/N26                    | AOI22_X1  | 0.000 |   5.265 |   47.921 | 
     | MAC_inst_4/mac_operate_inst/U45/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n56                    | AOI22_X1  | 0.176 |   5.442 |   48.098 | 
     | MAC_inst_4/mac_operate_inst/U43/A            |   ^   | MAC_inst_4/mac_operate_inst/n56                    | INV_X1    | 0.000 |   5.442 |   48.098 | 
     | MAC_inst_4/mac_operate_inst/U43/ZN           |   v   | MAC_inst_4/mac_operate_inst/n27                    | INV_X1    | 0.059 |   5.501 |   48.157 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_5/B   |   v   | MAC_inst_4/mac_operate_inst/n27                    | FA_X1     | 0.001 |   5.501 |   48.158 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.305 |   5.806 |   48.462 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   5.806 |   48.462 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.281 |   6.087 |   48.743 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.087 |   48.743 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_7/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.280 |   6.367 |   49.023 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_8/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.000 |   6.367 |   49.023 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_8/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[9]       | FA_X1     | 0.280 |   6.647 |   49.303 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_9/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[9]       | FA_X1     | 0.000 |   6.647 |   49.303 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_9/S   |   ^   | MAC_inst_4/ac_sum_new[9]                           | FA_X1     | 0.412 |   7.059 |   49.715 | 
     | MAC_inst_4/U111/A                            |   ^   | MAC_inst_4/ac_sum_new[9]                           | INV_X1    | 0.000 |   7.059 |   49.715 | 
     | MAC_inst_4/U111/ZN                           |   v   | MAC_inst_4/n2                                      | INV_X1    | 0.033 |   7.092 |   49.748 | 
     | MAC_inst_4/U28/B2                            |   v   | MAC_inst_4/n2                                      | OAI22_X1  | 0.000 |   7.092 |   49.748 | 
     | MAC_inst_4/U28/ZN                            |   ^   | MAC_inst_4/n154                                    | OAI22_X1  | 0.146 |   7.238 |   49.894 | 
     | MAC_inst_4/ac_sum_old_reg_9_/D               |   ^   | MAC_inst_4/n154                                    | DFF_X1    | 0.000 |   7.238 |   49.894 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                 |       |       |        |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                             |   ^   | clk   |        |       |   0.000 |  -42.656 | 
     | MAC_inst_4/ac_sum_old_reg_9_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -42.656 | 
     +---------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin MAC_inst_2/ac_sum_old_reg_9_/CK 
Endpoint:   MAC_inst_2/ac_sum_old_reg_9_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_2/op_1_reg_1_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.109
+ Phase Shift                  50.000
= Required Time                49.891
- Arrival Time                  7.207
= Slack Time                   42.684
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   42.684 | 
     | MAC_inst_2/op_1_reg_1_/CK                    |   ^   | clk                                                | DFF_X1    | 0.000 |   0.000 |   42.684 | 
     | MAC_inst_2/op_1_reg_1_/Q                     |   ^   | MAC_inst_2/op_1[1]                                 | DFF_X1    | 0.358 |   0.359 |   43.043 | 
     | MAC_inst_2/mac_operate_inst/U68/A2           |   ^   | MAC_inst_2/op_1[1]                                 | NOR2_X1   | 0.001 |   0.360 |   43.044 | 
     | MAC_inst_2/mac_operate_inst/U68/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.057 |   0.417 |   43.101 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.417 |   43.101 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.524 |   43.208 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.524 |   43.208 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.106 |   0.630 |   43.314 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   0.631 |   43.315 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.107 |   0.738 |   43.422 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/B            |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   0.738 |   43.422 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/Z            |   v   | MAC_inst_2/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   0.938 |   43.622 | 
     | MAC_inst_2/mac_operate_inst/U40/A1           |   v   | MAC_inst_2/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   0.938 |   43.622 | 
     | MAC_inst_2/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n63                    | AOI22_X1  | 0.382 |   1.320 |   44.004 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_2/mac_operate_inst/n63                    | NOR2_X1   | 0.002 |   1.322 |   44.006 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.088 |   1.410 |   44.094 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.410 |   44.094 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   1.642 |   44.326 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   1.642 |   44.326 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.413 |   2.055 |   44.739 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.055 |   44.739 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | FA_X1     | 0.316 |   2.371 |   45.055 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.371 |   45.055 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.407 |   2.778 |   45.462 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   2.778 |   45.462 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | INV_X1    | 0.062 |   2.839 |   45.523 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   2.840 |   45.524 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.318 |   3.158 |   45.842 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.158 |   45.842 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.214 |   45.898 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.215 |   45.899 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.279 |   3.493 |   46.177 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.494 |   46.178 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.279 |   3.773 |   46.457 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   3.773 |   46.457 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.278 |   4.051 |   46.735 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.052 |   46.736 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.283 |   4.334 |   47.018 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.335 |   47.019 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n2            | FA_X1     | 0.279 |   4.613 |   47.297 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U2/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n2            | FA_X1     | 0.000 |   4.613 |   47.297 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U2/S    |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[12]           | FA_X1     | 0.429 |   5.043 |   47.727 | 
     | MAC_inst_2/mac_operate_inst/U9/A             |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[12]           | INV_X1    | 0.000 |   5.043 |   47.727 | 
     | MAC_inst_2/mac_operate_inst/U9/ZN            |   v   | MAC_inst_2/mac_operate_inst/n6                     | INV_X1    | 0.041 |   5.084 |   47.768 | 
     | MAC_inst_2/mac_operate_inst/U72/A            |   v   | MAC_inst_2/mac_operate_inst/n6                     | XOR2_X1   | 0.000 |   5.084 |   47.768 | 
     | MAC_inst_2/mac_operate_inst/U72/Z            |   v   | MAC_inst_2/mac_operate_inst/N26                    | XOR2_X1   | 0.178 |   5.262 |   47.946 | 
     | MAC_inst_2/mac_operate_inst/U45/B1           |   v   | MAC_inst_2/mac_operate_inst/N26                    | AOI22_X1  | 0.000 |   5.262 |   47.946 | 
     | MAC_inst_2/mac_operate_inst/U45/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n56                    | AOI22_X1  | 0.159 |   5.421 |   48.105 | 
     | MAC_inst_2/mac_operate_inst/U43/A            |   ^   | MAC_inst_2/mac_operate_inst/n56                    | INV_X1    | 0.000 |   5.421 |   48.105 | 
     | MAC_inst_2/mac_operate_inst/U43/ZN           |   v   | MAC_inst_2/mac_operate_inst/n27                    | INV_X1    | 0.052 |   5.472 |   48.156 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_5/B   |   v   | MAC_inst_2/mac_operate_inst/n27                    | FA_X1     | 0.000 |   5.473 |   48.157 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.299 |   5.772 |   48.456 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   5.772 |   48.456 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.281 |   6.053 |   48.737 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.053 |   48.737 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_7/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.280 |   6.333 |   49.017 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_8/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.000 |   6.333 |   49.017 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_8/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[9]       | FA_X1     | 0.276 |   6.610 |   49.294 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_9/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[9]       | FA_X1     | 0.000 |   6.610 |   49.294 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_9/S   |   ^   | MAC_inst_2/ac_sum_new[9]                           | FA_X1     | 0.411 |   7.021 |   49.705 | 
     | MAC_inst_2/U111/A                            |   ^   | MAC_inst_2/ac_sum_new[9]                           | INV_X1    | 0.000 |   7.021 |   49.705 | 
     | MAC_inst_2/U111/ZN                           |   v   | MAC_inst_2/n3                                      | INV_X1    | 0.033 |   7.054 |   49.738 | 
     | MAC_inst_2/U28/B2                            |   v   | MAC_inst_2/n3                                      | OAI22_X1  | 0.000 |   7.054 |   49.738 | 
     | MAC_inst_2/U28/ZN                            |   ^   | MAC_inst_2/n155                                    | OAI22_X1  | 0.153 |   7.207 |   49.891 | 
     | MAC_inst_2/ac_sum_old_reg_9_/D               |   ^   | MAC_inst_2/n155                                    | DFF_X1    | 0.000 |   7.207 |   49.891 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                 |       |       |        |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                             |   ^   | clk   |        |       |   0.000 |  -42.684 | 
     | MAC_inst_2/ac_sum_old_reg_9_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -42.684 | 
     +---------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin MAC_inst_3/ac_sum_old_reg_9_/CK 
Endpoint:   MAC_inst_3/ac_sum_old_reg_9_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_3/op_1_reg_0_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.106
+ Phase Shift                  50.000
= Required Time                49.894
- Arrival Time                  7.202
= Slack Time                   42.692
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   42.693 | 
     | MAC_inst_3/op_1_reg_0_/CK                    |   ^   | clk                                                | DFF_X1    | 0.000 |   0.000 |   42.693 | 
     | MAC_inst_3/op_1_reg_0_/Q                     |   ^   | MAC_inst_3/op_1[0]                                 | DFF_X1    | 0.376 |   0.376 |   43.069 | 
     | MAC_inst_3/mac_operate_inst/U68/A1           |   ^   | MAC_inst_3/op_1[0]                                 | NOR2_X1   | 0.002 |   0.378 |   43.071 | 
     | MAC_inst_3/mac_operate_inst/U68/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.057 |   0.435 |   43.127 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.435 |   43.128 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.110 |   0.545 |   43.237 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.545 |   43.238 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   0.650 |   43.343 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   0.650 |   43.343 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.109 |   0.759 |   43.452 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/B            |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   0.759 |   43.452 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/Z            |   v   | MAC_inst_3/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   0.959 |   43.651 | 
     | MAC_inst_3/mac_operate_inst/U40/A1           |   v   | MAC_inst_3/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   0.959 |   43.651 | 
     | MAC_inst_3/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n63                    | AOI22_X1  | 0.393 |   1.352 |   44.045 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_3/mac_operate_inst/n63                    | NOR2_X1   | 0.002 |   1.355 |   44.047 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.089 |   1.444 |   44.136 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.444 |   44.136 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   1.676 |   44.369 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   1.676 |   44.369 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.416 |   2.092 |   44.785 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.092 |   44.785 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | FA_X1     | 0.319 |   2.411 |   45.103 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.411 |   45.103 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.382 |   2.794 |   45.486 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   2.794 |   45.486 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   2.854 |   45.546 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   2.854 |   45.546 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.312 |   3.165 |   45.858 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.165 |   45.858 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.222 |   45.914 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.222 |   45.914 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.276 |   3.498 |   46.191 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.498 |   46.191 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.276 |   3.775 |   46.467 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   3.775 |   46.467 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/S    |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[9]            | FA_X1     | 0.427 |   4.202 |   46.894 | 
     | MAC_inst_3/mac_operate_inst/U5/A             |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[9]            | INV_X1    | 0.000 |   4.202 |   46.894 | 
     | MAC_inst_3/mac_operate_inst/U5/ZN            |   v   | MAC_inst_3/mac_operate_inst/n3                     | INV_X1    | 0.038 |   4.240 |   46.932 | 
     | MAC_inst_3/mac_operate_inst/U78/A            |   v   | MAC_inst_3/mac_operate_inst/n3                     | XOR2_X1   | 0.000 |   4.240 |   46.932 | 
     | MAC_inst_3/mac_operate_inst/U78/Z            |   v   | MAC_inst_3/mac_operate_inst/N23                    | XOR2_X1   | 0.178 |   4.417 |   47.110 | 
     | MAC_inst_3/mac_operate_inst/U18/B1           |   v   | MAC_inst_3/mac_operate_inst/N23                    | AOI22_X1  | 0.000 |   4.418 |   47.110 | 
     | MAC_inst_3/mac_operate_inst/U18/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n35                    | AOI22_X1  | 0.162 |   4.580 |   47.272 | 
     | MAC_inst_3/mac_operate_inst/U17/A            |   ^   | MAC_inst_3/mac_operate_inst/n35                    | INV_X1    | 0.000 |   4.580 |   47.272 | 
     | MAC_inst_3/mac_operate_inst/U17/ZN           |   v   | MAC_inst_3/mac_operate_inst/n30                    | INV_X1    | 0.053 |   4.633 |   47.325 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_2/B   |   v   | MAC_inst_3/mac_operate_inst/n30                    | FA_X1     | 0.000 |   4.633 |   47.326 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_2/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[3]       | FA_X1     | 0.304 |   4.937 |   47.630 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_3/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[3]       | FA_X1     | 0.000 |   4.938 |   47.630 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_3/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[4]       | FA_X1     | 0.279 |   5.217 |   47.909 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_4/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[4]       | FA_X1     | 0.000 |   5.217 |   47.909 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_4/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.281 |   5.498 |   48.190 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_5/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.000 |   5.498 |   48.191 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.280 |   5.778 |   48.471 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   5.778 |   48.471 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.276 |   6.055 |   48.747 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.055 |   48.747 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_7/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.280 |   6.335 |   49.028 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_8/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.000 |   6.336 |   49.028 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_8/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[9]       | FA_X1     | 0.277 |   6.612 |   49.305 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_9/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[9]       | FA_X1     | 0.000 |   6.612 |   49.305 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_9/S   |   ^   | MAC_inst_3/ac_sum_new[9]                           | FA_X1     | 0.409 |   7.022 |   49.714 | 
     | MAC_inst_3/U111/A                            |   ^   | MAC_inst_3/ac_sum_new[9]                           | INV_X1    | 0.000 |   7.022 |   49.714 | 
     | MAC_inst_3/U111/ZN                           |   v   | MAC_inst_3/n2                                      | INV_X1    | 0.034 |   7.055 |   49.748 | 
     | MAC_inst_3/U28/B2                            |   v   | MAC_inst_3/n2                                      | OAI22_X1  | 0.000 |   7.056 |   49.748 | 
     | MAC_inst_3/U28/ZN                            |   ^   | MAC_inst_3/n154                                    | OAI22_X1  | 0.146 |   7.202 |   49.894 | 
     | MAC_inst_3/ac_sum_old_reg_9_/D               |   ^   | MAC_inst_3/n154                                    | DFF_X1    | 0.000 |   7.202 |   49.894 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                 |       |       |        |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                             |   ^   | clk   |        |       |   0.000 |  -42.692 | 
     | MAC_inst_3/ac_sum_old_reg_9_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -42.692 | 
     +---------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin MAC_inst_1/data_out_reg_9_/CK 
Endpoint:   MAC_inst_1/data_out_reg_9_/D (v) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_1/op_1_reg_1_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.178
+ Phase Shift                  50.000
= Required Time                49.822
- Arrival Time                  7.123
= Slack Time                   42.699
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   42.699 | 
     | MAC_inst_1/op_1_reg_1_/CK                    |   ^   | clk                                                | DFF_X1    | 0.000 |   0.000 |   42.699 | 
     | MAC_inst_1/op_1_reg_1_/Q                     |   ^   | MAC_inst_1/op_1[1]                                 | DFF_X1    | 0.356 |   0.357 |   43.055 | 
     | MAC_inst_1/mac_operate_inst/U68/A2           |   ^   | MAC_inst_1/op_1[1]                                 | NOR2_X1   | 0.001 |   0.358 |   43.056 | 
     | MAC_inst_1/mac_operate_inst/U68/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.056 |   0.414 |   43.113 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.414 |   43.113 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.522 |   43.221 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.522 |   43.221 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   0.628 |   43.326 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   0.628 |   43.326 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.109 |   0.736 |   43.435 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/B            |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   0.737 |   43.435 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/Z            |   v   | MAC_inst_1/mac_operate_inst/N10                    | XOR2_X1   | 0.199 |   0.936 |   43.635 | 
     | MAC_inst_1/mac_operate_inst/U40/A1           |   v   | MAC_inst_1/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   0.936 |   43.635 | 
     | MAC_inst_1/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n44                    | AOI22_X1  | 0.375 |   1.312 |   44.010 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_1/mac_operate_inst/n44                    | NOR2_X1   | 0.000 |   1.312 |   44.011 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.091 |   1.403 |   44.102 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.404 |   44.102 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   1.636 |   44.335 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   1.636 |   44.335 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.417 |   2.053 |   44.752 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.053 |   44.752 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | FA_X1     | 0.318 |   2.371 |   45.070 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.371 |   45.070 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.386 |   2.757 |   45.455 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   2.757 |   45.456 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | INV_X1    | 0.059 |   2.816 |   45.514 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   2.816 |   45.515 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.321 |   3.137 |   45.836 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.137 |   45.836 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | INV_X1    | 0.057 |   3.194 |   45.893 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.194 |   45.893 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.280 |   3.475 |   46.173 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.475 |   46.174 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.282 |   3.757 |   46.456 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   3.757 |   46.456 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.279 |   4.037 |   46.735 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.037 |   46.735 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.315 |   47.013 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.315 |   47.014 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/S    |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | FA_X1     | 0.427 |   4.742 |   47.441 | 
     | MAC_inst_1/mac_operate_inst/U8/A             |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | INV_X1    | 0.000 |   4.742 |   47.441 | 
     | MAC_inst_1/mac_operate_inst/U8/ZN            |   v   | MAC_inst_1/mac_operate_inst/n5                     | INV_X1    | 0.038 |   4.780 |   47.479 | 
     | MAC_inst_1/mac_operate_inst/U74/A            |   v   | MAC_inst_1/mac_operate_inst/n5                     | XOR2_X1   | 0.000 |   4.780 |   47.479 | 
     | MAC_inst_1/mac_operate_inst/U74/Z            |   v   | MAC_inst_1/mac_operate_inst/N25                    | XOR2_X1   | 0.178 |   4.958 |   47.657 | 
     | MAC_inst_1/mac_operate_inst/U42/B1           |   v   | MAC_inst_1/mac_operate_inst/N25                    | AOI22_X1  | 0.000 |   4.958 |   47.657 | 
     | MAC_inst_1/mac_operate_inst/U42/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n52                    | AOI22_X1  | 0.182 |   5.140 |   47.839 | 
     | MAC_inst_1/mac_operate_inst/U41/A            |   ^   | MAC_inst_1/mac_operate_inst/n52                    | INV_X1    | 0.000 |   5.141 |   47.839 | 
     | MAC_inst_1/mac_operate_inst/U41/ZN           |   v   | MAC_inst_1/mac_operate_inst/n28                    | INV_X1    | 0.074 |   5.215 |   47.913 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/B   |   v   | MAC_inst_1/mac_operate_inst/n28                    | FA_X1     | 0.002 |   5.216 |   47.915 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.308 |   5.524 |   48.223 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_5/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.000 |   5.524 |   48.223 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.276 |   5.801 |   48.500 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   5.801 |   48.500 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.283 |   6.084 |   48.783 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.084 |   48.783 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_7/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.280 |   6.364 |   49.062 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_8/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.000 |   6.364 |   49.063 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_8/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[9]       | FA_X1     | 0.277 |   6.641 |   49.340 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_9/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[9]       | FA_X1     | 0.000 |   6.641 |   49.340 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_9/S   |   v   | MAC_inst_1/ac_sum_new[9]                           | FA_X1     | 0.353 |   6.994 |   49.693 | 
     | MAC_inst_1/U111/A                            |   v   | MAC_inst_1/ac_sum_new[9]                           | INV_X1    | 0.000 |   6.994 |   49.693 | 
     | MAC_inst_1/U111/ZN                           |   ^   | MAC_inst_1/n2                                      | INV_X1    | 0.080 |   7.075 |   49.773 | 
     | MAC_inst_1/U87/B2                            |   ^   | MAC_inst_1/n2                                      | OAI21_X1  | 0.000 |   7.075 |   49.774 | 
     | MAC_inst_1/U87/ZN                            |   v   | MAC_inst_1/n93                                     | OAI21_X1  | 0.048 |   7.123 |   49.822 | 
     | MAC_inst_1/data_out_reg_9_/D                 |   v   | MAC_inst_1/n93                                     | DFF_X1    | 0.000 |   7.123 |   49.822 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                               |       |       |        |       |  Time   |   Time   | 
     |-------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                           |   ^   | clk   |        |       |   0.000 |  -42.699 | 
     | MAC_inst_1/data_out_reg_9_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -42.699 | 
     +-------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin MAC_inst_4/data_out_reg_9_/CK 
Endpoint:   MAC_inst_4/data_out_reg_9_/D (v) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_4/op_1_reg_1_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.176
+ Phase Shift                  50.000
= Required Time                49.824
- Arrival Time                  7.120
= Slack Time                   42.703
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   42.704 | 
     | MAC_inst_4/op_1_reg_1_/CK                    |   ^   | clk                                                | DFF_X1    | 0.000 |   0.000 |   42.704 | 
     | MAC_inst_4/op_1_reg_1_/Q                     |   ^   | MAC_inst_4/op_1[1]                                 | DFF_X1    | 0.356 |   0.356 |   43.060 | 
     | MAC_inst_4/mac_operate_inst/U68/A2           |   ^   | MAC_inst_4/op_1[1]                                 | NOR2_X1   | 0.001 |   0.358 |   43.061 | 
     | MAC_inst_4/mac_operate_inst/U68/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.056 |   0.414 |   43.118 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.414 |   43.118 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.522 |   43.225 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.522 |   43.225 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   0.627 |   43.330 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   0.627 |   43.331 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.109 |   0.736 |   43.440 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/B            |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   0.737 |   43.440 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/Z            |   v   | MAC_inst_4/mac_operate_inst/N10                    | XOR2_X1   | 0.201 |   0.937 |   43.641 | 
     | MAC_inst_4/mac_operate_inst/U40/A1           |   v   | MAC_inst_4/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   0.937 |   43.641 | 
     | MAC_inst_4/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n63                    | AOI22_X1  | 0.376 |   1.313 |   44.016 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_4/mac_operate_inst/n63                    | NOR2_X1   | 0.001 |   1.314 |   44.017 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.090 |   1.404 |   44.107 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.404 |   44.108 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   1.635 |   44.339 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   1.635 |   44.339 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.416 |   2.052 |   44.755 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.052 |   44.755 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | FA_X1     | 0.319 |   2.371 |   45.074 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.371 |   45.074 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.396 |   2.767 |   45.471 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   2.767 |   45.471 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   2.828 |   45.531 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   2.828 |   45.531 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.325 |   3.152 |   45.856 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.152 |   45.856 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | INV_X1    | 0.061 |   3.213 |   45.916 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.213 |   45.917 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.278 |   3.491 |   46.194 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.491 |   46.194 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.279 |   3.771 |   46.474 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   3.771 |   46.474 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.278 |   4.049 |   46.753 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.049 |   46.753 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.327 |   47.031 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.328 |   47.031 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n2            | FA_X1     | 0.279 |   4.607 |   47.310 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U2/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n2            | FA_X1     | 0.000 |   4.607 |   47.310 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U2/S    |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[12]           | FA_X1     | 0.436 |   5.043 |   47.746 | 
     | MAC_inst_4/mac_operate_inst/U9/A             |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[12]           | INV_X1    | 0.000 |   5.043 |   47.747 | 
     | MAC_inst_4/mac_operate_inst/U9/ZN            |   v   | MAC_inst_4/mac_operate_inst/n6                     | INV_X1    | 0.043 |   5.086 |   47.789 | 
     | MAC_inst_4/mac_operate_inst/U72/A            |   v   | MAC_inst_4/mac_operate_inst/n6                     | XOR2_X1   | 0.000 |   5.086 |   47.790 | 
     | MAC_inst_4/mac_operate_inst/U72/Z            |   v   | MAC_inst_4/mac_operate_inst/N26                    | XOR2_X1   | 0.179 |   5.265 |   47.969 | 
     | MAC_inst_4/mac_operate_inst/U45/B1           |   v   | MAC_inst_4/mac_operate_inst/N26                    | AOI22_X1  | 0.000 |   5.265 |   47.969 | 
     | MAC_inst_4/mac_operate_inst/U45/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n56                    | AOI22_X1  | 0.176 |   5.442 |   48.145 | 
     | MAC_inst_4/mac_operate_inst/U43/A            |   ^   | MAC_inst_4/mac_operate_inst/n56                    | INV_X1    | 0.000 |   5.442 |   48.146 | 
     | MAC_inst_4/mac_operate_inst/U43/ZN           |   v   | MAC_inst_4/mac_operate_inst/n27                    | INV_X1    | 0.059 |   5.501 |   48.204 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_5/B   |   v   | MAC_inst_4/mac_operate_inst/n27                    | FA_X1     | 0.001 |   5.502 |   48.205 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.305 |   5.806 |   48.509 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   5.806 |   48.510 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.281 |   6.087 |   48.790 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.087 |   48.791 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_7/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.280 |   6.367 |   49.071 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_8/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.000 |   6.367 |   49.071 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_8/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[9]       | FA_X1     | 0.280 |   6.647 |   49.350 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_9/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[9]       | FA_X1     | 0.000 |   6.647 |   49.351 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_9/S   |   v   | MAC_inst_4/ac_sum_new[9]                           | FA_X1     | 0.351 |   6.998 |   49.701 | 
     | MAC_inst_4/U111/A                            |   v   | MAC_inst_4/ac_sum_new[9]                           | INV_X1    | 0.000 |   6.998 |   49.701 | 
     | MAC_inst_4/U111/ZN                           |   ^   | MAC_inst_4/n2                                      | INV_X1    | 0.077 |   7.075 |   49.778 | 
     | MAC_inst_4/U87/B2                            |   ^   | MAC_inst_4/n2                                      | OAI21_X1  | 0.000 |   7.075 |   49.778 | 
     | MAC_inst_4/U87/ZN                            |   v   | MAC_inst_4/n164                                    | OAI21_X1  | 0.045 |   7.120 |   49.823 | 
     | MAC_inst_4/data_out_reg_9_/D                 |   v   | MAC_inst_4/n164                                    | DFF_X1    | 0.000 |   7.120 |   49.824 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                               |       |       |        |       |  Time   |   Time   | 
     |-------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                           |   ^   | clk   |        |       |   0.000 |  -42.703 | 
     | MAC_inst_4/data_out_reg_9_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -42.703 | 
     +-------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin MAC_inst_3/data_out_reg_9_/CK 
Endpoint:   MAC_inst_3/data_out_reg_9_/D (v) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_3/op_1_reg_0_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.179
+ Phase Shift                  50.000
= Required Time                49.821
- Arrival Time                  7.088
= Slack Time                   42.734
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   42.734 | 
     | MAC_inst_3/op_1_reg_0_/CK                    |   ^   | clk                                                | DFF_X1    | 0.000 |   0.000 |   42.734 | 
     | MAC_inst_3/op_1_reg_0_/Q                     |   ^   | MAC_inst_3/op_1[0]                                 | DFF_X1    | 0.376 |   0.376 |   43.110 | 
     | MAC_inst_3/mac_operate_inst/U68/A1           |   ^   | MAC_inst_3/op_1[0]                                 | NOR2_X1   | 0.002 |   0.378 |   43.112 | 
     | MAC_inst_3/mac_operate_inst/U68/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.057 |   0.435 |   43.169 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.435 |   43.169 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.110 |   0.545 |   43.279 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.545 |   43.279 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   0.650 |   43.384 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   0.650 |   43.384 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.109 |   0.759 |   43.493 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/B            |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   0.759 |   43.493 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/Z            |   v   | MAC_inst_3/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   0.959 |   43.693 | 
     | MAC_inst_3/mac_operate_inst/U40/A1           |   v   | MAC_inst_3/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   0.959 |   43.693 | 
     | MAC_inst_3/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n63                    | AOI22_X1  | 0.393 |   1.353 |   44.086 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_3/mac_operate_inst/n63                    | NOR2_X1   | 0.002 |   1.355 |   44.088 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.089 |   1.444 |   44.178 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.444 |   44.178 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   1.676 |   44.410 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   1.676 |   44.410 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.416 |   2.092 |   44.826 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.093 |   44.826 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | FA_X1     | 0.319 |   2.411 |   45.145 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.411 |   45.145 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.382 |   2.794 |   45.527 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   2.794 |   45.527 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   2.854 |   45.588 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   2.854 |   45.588 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.312 |   3.165 |   45.899 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.166 |   45.899 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.222 |   45.956 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.222 |   45.956 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.276 |   3.498 |   46.232 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.499 |   46.232 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.276 |   3.775 |   46.509 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   3.775 |   46.509 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/S    |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[9]            | FA_X1     | 0.427 |   4.202 |   46.935 | 
     | MAC_inst_3/mac_operate_inst/U5/A             |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[9]            | INV_X1    | 0.000 |   4.202 |   46.936 | 
     | MAC_inst_3/mac_operate_inst/U5/ZN            |   v   | MAC_inst_3/mac_operate_inst/n3                     | INV_X1    | 0.038 |   4.240 |   46.973 | 
     | MAC_inst_3/mac_operate_inst/U78/A            |   v   | MAC_inst_3/mac_operate_inst/n3                     | XOR2_X1   | 0.000 |   4.240 |   46.973 | 
     | MAC_inst_3/mac_operate_inst/U78/Z            |   v   | MAC_inst_3/mac_operate_inst/N23                    | XOR2_X1   | 0.178 |   4.418 |   47.151 | 
     | MAC_inst_3/mac_operate_inst/U18/B1           |   v   | MAC_inst_3/mac_operate_inst/N23                    | AOI22_X1  | 0.000 |   4.418 |   47.151 | 
     | MAC_inst_3/mac_operate_inst/U18/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n35                    | AOI22_X1  | 0.162 |   4.580 |   47.314 | 
     | MAC_inst_3/mac_operate_inst/U17/A            |   ^   | MAC_inst_3/mac_operate_inst/n35                    | INV_X1    | 0.000 |   4.580 |   47.314 | 
     | MAC_inst_3/mac_operate_inst/U17/ZN           |   v   | MAC_inst_3/mac_operate_inst/n30                    | INV_X1    | 0.053 |   4.633 |   47.367 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_2/B   |   v   | MAC_inst_3/mac_operate_inst/n30                    | FA_X1     | 0.000 |   4.633 |   47.367 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_2/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[3]       | FA_X1     | 0.304 |   4.938 |   47.671 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_3/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[3]       | FA_X1     | 0.000 |   4.938 |   47.672 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_3/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[4]       | FA_X1     | 0.279 |   5.217 |   47.950 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_4/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[4]       | FA_X1     | 0.000 |   5.217 |   47.951 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_4/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.281 |   5.498 |   48.232 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_5/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.000 |   5.498 |   48.232 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.280 |   5.778 |   48.512 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   5.779 |   48.512 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.276 |   6.055 |   48.789 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.055 |   48.789 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_7/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.280 |   6.335 |   49.069 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_8/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.000 |   6.336 |   49.069 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_8/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[9]       | FA_X1     | 0.277 |   6.612 |   49.346 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_9/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[9]       | FA_X1     | 0.000 |   6.612 |   49.346 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_9/S   |   v   | MAC_inst_3/ac_sum_new[9]                           | FA_X1     | 0.348 |   6.961 |   49.694 | 
     | MAC_inst_3/U111/A                            |   v   | MAC_inst_3/ac_sum_new[9]                           | INV_X1    | 0.000 |   6.961 |   49.694 | 
     | MAC_inst_3/U111/ZN                           |   ^   | MAC_inst_3/n2                                      | INV_X1    | 0.079 |   7.040 |   49.773 | 
     | MAC_inst_3/U87/B2                            |   ^   | MAC_inst_3/n2                                      | OAI21_X1  | 0.000 |   7.040 |   49.773 | 
     | MAC_inst_3/U87/ZN                            |   v   | MAC_inst_3/n164                                    | OAI21_X1  | 0.048 |   7.088 |   49.821 | 
     | MAC_inst_3/data_out_reg_9_/D                 |   v   | MAC_inst_3/n164                                    | DFF_X1    | 0.000 |   7.088 |   49.821 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                               |       |       |        |       |  Time   |   Time   | 
     |-------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                           |   ^   | clk   |        |       |   0.000 |  -42.734 | 
     | MAC_inst_3/data_out_reg_9_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -42.734 | 
     +-------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin MAC_inst_2/data_out_reg_9_/CK 
Endpoint:   MAC_inst_2/data_out_reg_9_/D (^) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_2/op_1_reg_1_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.098
+ Phase Shift                  50.000
= Required Time                49.902
- Arrival Time                  7.165
= Slack Time                   42.737
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   42.737 | 
     | MAC_inst_2/op_1_reg_1_/CK                    |   ^   | clk                                                | DFF_X1    | 0.000 |   0.000 |   42.737 | 
     | MAC_inst_2/op_1_reg_1_/Q                     |   ^   | MAC_inst_2/op_1[1]                                 | DFF_X1    | 0.358 |   0.359 |   43.096 | 
     | MAC_inst_2/mac_operate_inst/U68/A2           |   ^   | MAC_inst_2/op_1[1]                                 | NOR2_X1   | 0.001 |   0.360 |   43.097 | 
     | MAC_inst_2/mac_operate_inst/U68/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.057 |   0.417 |   43.154 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.417 |   43.154 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.524 |   43.262 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.524 |   43.262 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.106 |   0.630 |   43.368 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   0.631 |   43.368 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.107 |   0.738 |   43.475 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/B            |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   0.738 |   43.475 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/Z            |   v   | MAC_inst_2/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   0.938 |   43.675 | 
     | MAC_inst_2/mac_operate_inst/U40/A1           |   v   | MAC_inst_2/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   0.938 |   43.675 | 
     | MAC_inst_2/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n63                    | AOI22_X1  | 0.382 |   1.320 |   44.057 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_2/mac_operate_inst/n63                    | NOR2_X1   | 0.002 |   1.322 |   44.059 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.088 |   1.410 |   44.147 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.410 |   44.147 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   1.642 |   44.379 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   1.642 |   44.379 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.413 |   2.055 |   44.792 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.055 |   44.792 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | FA_X1     | 0.316 |   2.371 |   45.108 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.371 |   45.108 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.407 |   2.778 |   45.515 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   2.778 |   45.515 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | INV_X1    | 0.062 |   2.839 |   45.577 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   2.840 |   45.577 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.318 |   3.158 |   45.895 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.158 |   45.895 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.214 |   45.952 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.215 |   45.952 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.279 |   3.493 |   46.230 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.494 |   46.231 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.279 |   3.773 |   46.510 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   3.773 |   46.510 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.278 |   4.051 |   46.789 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.052 |   46.789 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.283 |   4.334 |   47.071 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.335 |   47.072 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n2            | FA_X1     | 0.279 |   4.613 |   47.351 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U2/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n2            | FA_X1     | 0.000 |   4.613 |   47.351 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U2/S    |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[12]           | FA_X1     | 0.429 |   5.043 |   47.780 | 
     | MAC_inst_2/mac_operate_inst/U9/A             |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[12]           | INV_X1    | 0.000 |   5.043 |   47.780 | 
     | MAC_inst_2/mac_operate_inst/U9/ZN            |   v   | MAC_inst_2/mac_operate_inst/n6                     | INV_X1    | 0.041 |   5.084 |   47.821 | 
     | MAC_inst_2/mac_operate_inst/U72/A            |   v   | MAC_inst_2/mac_operate_inst/n6                     | XOR2_X1   | 0.000 |   5.084 |   47.821 | 
     | MAC_inst_2/mac_operate_inst/U72/Z            |   v   | MAC_inst_2/mac_operate_inst/N26                    | XOR2_X1   | 0.178 |   5.262 |   47.999 | 
     | MAC_inst_2/mac_operate_inst/U45/B1           |   v   | MAC_inst_2/mac_operate_inst/N26                    | AOI22_X1  | 0.000 |   5.262 |   47.999 | 
     | MAC_inst_2/mac_operate_inst/U45/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n56                    | AOI22_X1  | 0.159 |   5.421 |   48.158 | 
     | MAC_inst_2/mac_operate_inst/U43/A            |   ^   | MAC_inst_2/mac_operate_inst/n56                    | INV_X1    | 0.000 |   5.421 |   48.158 | 
     | MAC_inst_2/mac_operate_inst/U43/ZN           |   v   | MAC_inst_2/mac_operate_inst/n27                    | INV_X1    | 0.052 |   5.472 |   48.210 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_5/B   |   v   | MAC_inst_2/mac_operate_inst/n27                    | FA_X1     | 0.000 |   5.473 |   48.210 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.299 |   5.772 |   48.509 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   5.772 |   48.509 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.281 |   6.053 |   48.790 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.053 |   48.790 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_7/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.280 |   6.333 |   49.070 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_8/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.000 |   6.333 |   49.070 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_8/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[9]       | FA_X1     | 0.276 |   6.610 |   49.347 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_9/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[9]       | FA_X1     | 0.000 |   6.610 |   49.347 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_9/S   |   ^   | MAC_inst_2/ac_sum_new[9]                           | FA_X1     | 0.411 |   7.021 |   49.758 | 
     | MAC_inst_2/U111/A                            |   ^   | MAC_inst_2/ac_sum_new[9]                           | INV_X1    | 0.000 |   7.021 |   49.758 | 
     | MAC_inst_2/U111/ZN                           |   v   | MAC_inst_2/n3                                      | INV_X1    | 0.033 |   7.054 |   49.791 | 
     | MAC_inst_2/U87/B2                            |   v   | MAC_inst_2/n3                                      | OAI21_X1  | 0.000 |   7.054 |   49.791 | 
     | MAC_inst_2/U87/ZN                            |   ^   | MAC_inst_2/n165                                    | OAI21_X1  | 0.111 |   7.165 |   49.902 | 
     | MAC_inst_2/data_out_reg_9_/D                 |   ^   | MAC_inst_2/n165                                    | DFF_X1    | 0.000 |   7.165 |   49.902 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                               |       |       |        |       |  Time   |   Time   | 
     |-------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                           |   ^   | clk   |        |       |   0.000 |  -42.737 | 
     | MAC_inst_2/data_out_reg_9_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -42.737 | 
     +-------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin MAC_inst_4/ac_sum_old_reg_8_/CK 
Endpoint:   MAC_inst_4/ac_sum_old_reg_8_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_4/op_1_reg_1_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.106
+ Phase Shift                  50.000
= Required Time                49.894
- Arrival Time                  6.961
= Slack Time                   42.933
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   42.933 | 
     | MAC_inst_4/op_1_reg_1_/CK                    |   ^   | clk                                                | DFF_X1    | 0.000 |   0.000 |   42.933 | 
     | MAC_inst_4/op_1_reg_1_/Q                     |   ^   | MAC_inst_4/op_1[1]                                 | DFF_X1    | 0.356 |   0.356 |   43.289 | 
     | MAC_inst_4/mac_operate_inst/U68/A2           |   ^   | MAC_inst_4/op_1[1]                                 | NOR2_X1   | 0.001 |   0.358 |   43.291 | 
     | MAC_inst_4/mac_operate_inst/U68/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.056 |   0.414 |   43.347 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.414 |   43.347 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.522 |   43.455 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.522 |   43.455 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   0.627 |   43.560 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   0.627 |   43.560 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.109 |   0.736 |   43.669 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/B            |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   0.737 |   43.670 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/Z            |   v   | MAC_inst_4/mac_operate_inst/N10                    | XOR2_X1   | 0.201 |   0.937 |   43.870 | 
     | MAC_inst_4/mac_operate_inst/U40/A1           |   v   | MAC_inst_4/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   0.937 |   43.870 | 
     | MAC_inst_4/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n63                    | AOI22_X1  | 0.376 |   1.313 |   44.246 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_4/mac_operate_inst/n63                    | NOR2_X1   | 0.001 |   1.314 |   44.247 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.090 |   1.404 |   44.337 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.404 |   44.337 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   1.635 |   44.568 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   1.635 |   44.568 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.416 |   2.052 |   44.985 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.052 |   44.985 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | FA_X1     | 0.319 |   2.371 |   45.304 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.371 |   45.304 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.396 |   2.767 |   45.700 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   2.767 |   45.700 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   2.827 |   45.761 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   2.828 |   45.761 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.325 |   3.152 |   46.085 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.152 |   46.085 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | INV_X1    | 0.061 |   3.213 |   46.146 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.213 |   46.146 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.278 |   3.491 |   46.424 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.491 |   46.424 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.279 |   3.770 |   46.704 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   3.771 |   46.704 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.278 |   4.049 |   46.982 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.049 |   46.982 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.327 |   47.260 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.328 |   47.261 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n2            | FA_X1     | 0.279 |   4.607 |   47.540 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U2/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n2            | FA_X1     | 0.000 |   4.607 |   47.540 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U2/S    |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[12]           | FA_X1     | 0.436 |   5.043 |   47.976 | 
     | MAC_inst_4/mac_operate_inst/U9/A             |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[12]           | INV_X1    | 0.000 |   5.043 |   47.976 | 
     | MAC_inst_4/mac_operate_inst/U9/ZN            |   v   | MAC_inst_4/mac_operate_inst/n6                     | INV_X1    | 0.043 |   5.086 |   48.019 | 
     | MAC_inst_4/mac_operate_inst/U72/A            |   v   | MAC_inst_4/mac_operate_inst/n6                     | XOR2_X1   | 0.000 |   5.086 |   48.019 | 
     | MAC_inst_4/mac_operate_inst/U72/Z            |   v   | MAC_inst_4/mac_operate_inst/N26                    | XOR2_X1   | 0.179 |   5.265 |   48.198 | 
     | MAC_inst_4/mac_operate_inst/U45/B1           |   v   | MAC_inst_4/mac_operate_inst/N26                    | AOI22_X1  | 0.000 |   5.265 |   48.198 | 
     | MAC_inst_4/mac_operate_inst/U45/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n56                    | AOI22_X1  | 0.176 |   5.442 |   48.375 | 
     | MAC_inst_4/mac_operate_inst/U43/A            |   ^   | MAC_inst_4/mac_operate_inst/n56                    | INV_X1    | 0.000 |   5.442 |   48.375 | 
     | MAC_inst_4/mac_operate_inst/U43/ZN           |   v   | MAC_inst_4/mac_operate_inst/n27                    | INV_X1    | 0.059 |   5.501 |   48.434 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_5/B   |   v   | MAC_inst_4/mac_operate_inst/n27                    | FA_X1     | 0.001 |   5.501 |   48.435 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.305 |   5.806 |   48.739 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   5.806 |   48.739 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.281 |   6.087 |   49.020 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.087 |   49.020 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_7/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.280 |   6.367 |   49.300 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_8/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.000 |   6.367 |   49.300 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_8/S   |   ^   | MAC_inst_4/ac_sum_new[8]                           | FA_X1     | 0.412 |   6.779 |   49.712 | 
     | MAC_inst_4/U17/A                             |   ^   | MAC_inst_4/ac_sum_new[8]                           | INV_X1    | 0.000 |   6.779 |   49.712 | 
     | MAC_inst_4/U17/ZN                            |   v   | MAC_inst_4/n3                                      | INV_X1    | 0.035 |   6.815 |   49.748 | 
     | MAC_inst_4/U29/B2                            |   v   | MAC_inst_4/n3                                      | OAI22_X1  | 0.000 |   6.815 |   49.748 | 
     | MAC_inst_4/U29/ZN                            |   ^   | MAC_inst_4/n153                                    | OAI22_X1  | 0.146 |   6.961 |   49.894 | 
     | MAC_inst_4/ac_sum_old_reg_8_/D               |   ^   | MAC_inst_4/n153                                    | DFF_X1    | 0.000 |   6.961 |   49.894 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                 |       |       |        |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                             |   ^   | clk   |        |       |   0.000 |  -42.933 | 
     | MAC_inst_4/ac_sum_old_reg_8_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -42.933 | 
     +---------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin MAC_inst_1/ac_sum_old_reg_8_/CK 
Endpoint:   MAC_inst_1/ac_sum_old_reg_8_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_1/op_1_reg_1_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.106
+ Phase Shift                  50.000
= Required Time                49.894
- Arrival Time                  6.960
= Slack Time                   42.934
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   42.934 | 
     | MAC_inst_1/op_1_reg_1_/CK                    |   ^   | clk                                                | DFF_X1    | 0.000 |   0.000 |   42.934 | 
     | MAC_inst_1/op_1_reg_1_/Q                     |   ^   | MAC_inst_1/op_1[1]                                 | DFF_X1    | 0.356 |   0.357 |   43.291 | 
     | MAC_inst_1/mac_operate_inst/U68/A2           |   ^   | MAC_inst_1/op_1[1]                                 | NOR2_X1   | 0.001 |   0.358 |   43.292 | 
     | MAC_inst_1/mac_operate_inst/U68/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.056 |   0.414 |   43.348 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.414 |   43.348 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.522 |   43.456 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.522 |   43.456 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   0.628 |   43.561 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   0.628 |   43.562 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.109 |   0.736 |   43.670 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/B            |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   0.736 |   43.670 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/Z            |   v   | MAC_inst_1/mac_operate_inst/N10                    | XOR2_X1   | 0.199 |   0.936 |   43.870 | 
     | MAC_inst_1/mac_operate_inst/U40/A1           |   v   | MAC_inst_1/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   0.936 |   43.870 | 
     | MAC_inst_1/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n44                    | AOI22_X1  | 0.375 |   1.311 |   44.245 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_1/mac_operate_inst/n44                    | NOR2_X1   | 0.000 |   1.312 |   44.246 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.091 |   1.403 |   44.337 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.404 |   44.338 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   1.636 |   44.570 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   1.636 |   44.570 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.417 |   2.053 |   44.987 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.053 |   44.987 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | FA_X1     | 0.318 |   2.371 |   45.305 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.371 |   45.305 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.386 |   2.757 |   45.691 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   2.757 |   45.691 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | INV_X1    | 0.059 |   2.816 |   45.750 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   2.816 |   45.750 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.321 |   3.137 |   46.071 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.137 |   46.071 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | INV_X1    | 0.057 |   3.194 |   46.128 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.194 |   46.128 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.280 |   3.474 |   46.408 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.475 |   46.409 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.282 |   3.757 |   46.691 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   3.757 |   46.691 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.279 |   4.036 |   46.970 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.037 |   46.971 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.315 |   47.248 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.315 |   47.249 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/S    |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | FA_X1     | 0.427 |   4.742 |   47.676 | 
     | MAC_inst_1/mac_operate_inst/U8/A             |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | INV_X1    | 0.000 |   4.742 |   47.676 | 
     | MAC_inst_1/mac_operate_inst/U8/ZN            |   v   | MAC_inst_1/mac_operate_inst/n5                     | INV_X1    | 0.038 |   4.780 |   47.714 | 
     | MAC_inst_1/mac_operate_inst/U74/A            |   v   | MAC_inst_1/mac_operate_inst/n5                     | XOR2_X1   | 0.000 |   4.780 |   47.714 | 
     | MAC_inst_1/mac_operate_inst/U74/Z            |   v   | MAC_inst_1/mac_operate_inst/N25                    | XOR2_X1   | 0.178 |   4.958 |   47.892 | 
     | MAC_inst_1/mac_operate_inst/U42/B1           |   v   | MAC_inst_1/mac_operate_inst/N25                    | AOI22_X1  | 0.000 |   4.958 |   47.892 | 
     | MAC_inst_1/mac_operate_inst/U42/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n52                    | AOI22_X1  | 0.182 |   5.140 |   48.074 | 
     | MAC_inst_1/mac_operate_inst/U41/A            |   ^   | MAC_inst_1/mac_operate_inst/n52                    | INV_X1    | 0.000 |   5.141 |   48.075 | 
     | MAC_inst_1/mac_operate_inst/U41/ZN           |   v   | MAC_inst_1/mac_operate_inst/n28                    | INV_X1    | 0.074 |   5.215 |   48.148 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/B   |   v   | MAC_inst_1/mac_operate_inst/n28                    | FA_X1     | 0.002 |   5.216 |   48.150 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.308 |   5.524 |   48.458 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_5/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.000 |   5.524 |   48.458 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.276 |   5.801 |   48.735 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   5.801 |   48.735 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.283 |   6.084 |   49.018 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.084 |   49.018 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_7/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.280 |   6.364 |   49.298 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_8/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.000 |   6.364 |   49.298 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_8/S   |   ^   | MAC_inst_1/ac_sum_new[8]                           | FA_X1     | 0.412 |   6.775 |   49.709 | 
     | MAC_inst_1/U17/A                             |   ^   | MAC_inst_1/ac_sum_new[8]                           | INV_X1    | 0.000 |   6.775 |   49.709 | 
     | MAC_inst_1/U17/ZN                            |   v   | MAC_inst_1/n3                                      | INV_X1    | 0.036 |   6.812 |   49.746 | 
     | MAC_inst_1/U29/B2                            |   v   | MAC_inst_1/n3                                      | OAI22_X1  | 0.000 |   6.812 |   49.746 | 
     | MAC_inst_1/U29/ZN                            |   ^   | MAC_inst_1/n104                                    | OAI22_X1  | 0.148 |   6.960 |   49.894 | 
     | MAC_inst_1/ac_sum_old_reg_8_/D               |   ^   | MAC_inst_1/n104                                    | DFF_X1    | 0.000 |   6.960 |   49.894 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                 |       |       |        |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                             |   ^   | clk   |        |       |   0.000 |  -42.934 | 
     | MAC_inst_1/ac_sum_old_reg_8_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -42.934 | 
     +---------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin MAC_inst_2/ac_sum_old_reg_8_/CK 
Endpoint:   MAC_inst_2/ac_sum_old_reg_8_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_2/op_1_reg_1_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.106
+ Phase Shift                  50.000
= Required Time                49.894
- Arrival Time                  6.925
= Slack Time                   42.969
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   42.969 | 
     | MAC_inst_2/op_1_reg_1_/CK                    |   ^   | clk                                                | DFF_X1    | 0.000 |   0.000 |   42.969 | 
     | MAC_inst_2/op_1_reg_1_/Q                     |   ^   | MAC_inst_2/op_1[1]                                 | DFF_X1    | 0.358 |   0.359 |   43.328 | 
     | MAC_inst_2/mac_operate_inst/U68/A2           |   ^   | MAC_inst_2/op_1[1]                                 | NOR2_X1   | 0.001 |   0.360 |   43.329 | 
     | MAC_inst_2/mac_operate_inst/U68/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.057 |   0.417 |   43.386 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.417 |   43.386 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.524 |   43.493 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.524 |   43.494 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.106 |   0.630 |   43.600 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   0.631 |   43.600 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.107 |   0.738 |   43.707 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/B            |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   0.738 |   43.707 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/Z            |   v   | MAC_inst_2/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   0.938 |   43.907 | 
     | MAC_inst_2/mac_operate_inst/U40/A1           |   v   | MAC_inst_2/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   0.938 |   43.907 | 
     | MAC_inst_2/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n63                    | AOI22_X1  | 0.382 |   1.320 |   44.289 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_2/mac_operate_inst/n63                    | NOR2_X1   | 0.002 |   1.322 |   44.291 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.088 |   1.410 |   44.379 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.410 |   44.379 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   1.642 |   44.611 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   1.642 |   44.611 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.413 |   2.055 |   45.024 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.055 |   45.024 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | FA_X1     | 0.316 |   2.371 |   45.340 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.371 |   45.340 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.407 |   2.778 |   45.747 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   2.778 |   45.747 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | INV_X1    | 0.062 |   2.839 |   45.809 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   2.840 |   45.809 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.318 |   3.158 |   46.127 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.158 |   46.127 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.214 |   46.184 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.215 |   46.184 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.279 |   3.493 |   46.462 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.494 |   46.463 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.279 |   3.773 |   46.742 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   3.773 |   46.742 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.278 |   4.051 |   47.021 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.052 |   47.021 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.283 |   4.334 |   47.303 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.335 |   47.304 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n2            | FA_X1     | 0.279 |   4.613 |   47.582 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U2/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n2            | FA_X1     | 0.000 |   4.613 |   47.583 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U2/S    |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[12]           | FA_X1     | 0.429 |   5.043 |   48.012 | 
     | MAC_inst_2/mac_operate_inst/U9/A             |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[12]           | INV_X1    | 0.000 |   5.043 |   48.012 | 
     | MAC_inst_2/mac_operate_inst/U9/ZN            |   v   | MAC_inst_2/mac_operate_inst/n6                     | INV_X1    | 0.041 |   5.083 |   48.053 | 
     | MAC_inst_2/mac_operate_inst/U72/A            |   v   | MAC_inst_2/mac_operate_inst/n6                     | XOR2_X1   | 0.000 |   5.084 |   48.053 | 
     | MAC_inst_2/mac_operate_inst/U72/Z            |   v   | MAC_inst_2/mac_operate_inst/N26                    | XOR2_X1   | 0.178 |   5.262 |   48.231 | 
     | MAC_inst_2/mac_operate_inst/U45/B1           |   v   | MAC_inst_2/mac_operate_inst/N26                    | AOI22_X1  | 0.000 |   5.262 |   48.231 | 
     | MAC_inst_2/mac_operate_inst/U45/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n56                    | AOI22_X1  | 0.159 |   5.420 |   48.390 | 
     | MAC_inst_2/mac_operate_inst/U43/A            |   ^   | MAC_inst_2/mac_operate_inst/n56                    | INV_X1    | 0.000 |   5.421 |   48.390 | 
     | MAC_inst_2/mac_operate_inst/U43/ZN           |   v   | MAC_inst_2/mac_operate_inst/n27                    | INV_X1    | 0.052 |   5.472 |   48.441 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_5/B   |   v   | MAC_inst_2/mac_operate_inst/n27                    | FA_X1     | 0.000 |   5.473 |   48.442 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.299 |   5.772 |   48.741 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   5.772 |   48.741 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.281 |   6.053 |   49.022 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.053 |   49.022 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_7/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.280 |   6.333 |   49.302 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_8/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.000 |   6.333 |   49.302 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_8/S   |   ^   | MAC_inst_2/ac_sum_new[8]                           | FA_X1     | 0.411 |   6.744 |   49.713 | 
     | MAC_inst_2/U17/A                             |   ^   | MAC_inst_2/ac_sum_new[8]                           | INV_X1    | 0.000 |   6.744 |   49.713 | 
     | MAC_inst_2/U17/ZN                            |   v   | MAC_inst_2/n4                                      | INV_X1    | 0.034 |   6.778 |   49.747 | 
     | MAC_inst_2/U29/B2                            |   v   | MAC_inst_2/n4                                      | OAI22_X1  | 0.000 |   6.778 |   49.747 | 
     | MAC_inst_2/U29/ZN                            |   ^   | MAC_inst_2/n154                                    | OAI22_X1  | 0.147 |   6.925 |   49.894 | 
     | MAC_inst_2/ac_sum_old_reg_8_/D               |   ^   | MAC_inst_2/n154                                    | DFF_X1    | 0.000 |   6.925 |   49.894 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                 |       |       |        |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                             |   ^   | clk   |        |       |   0.000 |  -42.969 | 
     | MAC_inst_2/ac_sum_old_reg_8_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -42.969 | 
     +---------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin MAC_inst_3/ac_sum_old_reg_8_/CK 
Endpoint:   MAC_inst_3/ac_sum_old_reg_8_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_3/op_1_reg_0_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.106
+ Phase Shift                  50.000
= Required Time                49.894
- Arrival Time                  6.924
= Slack Time                   42.969
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   42.970 | 
     | MAC_inst_3/op_1_reg_0_/CK                    |   ^   | clk                                                | DFF_X1    | 0.000 |   0.000 |   42.970 | 
     | MAC_inst_3/op_1_reg_0_/Q                     |   ^   | MAC_inst_3/op_1[0]                                 | DFF_X1    | 0.376 |   0.376 |   43.346 | 
     | MAC_inst_3/mac_operate_inst/U68/A1           |   ^   | MAC_inst_3/op_1[0]                                 | NOR2_X1   | 0.002 |   0.378 |   43.348 | 
     | MAC_inst_3/mac_operate_inst/U68/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.057 |   0.435 |   43.405 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.435 |   43.405 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.110 |   0.545 |   43.515 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.545 |   43.515 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   0.650 |   43.620 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   0.650 |   43.620 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.109 |   0.759 |   43.729 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/B            |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   0.759 |   43.729 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/Z            |   v   | MAC_inst_3/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   0.959 |   43.928 | 
     | MAC_inst_3/mac_operate_inst/U40/A1           |   v   | MAC_inst_3/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   0.959 |   43.929 | 
     | MAC_inst_3/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n63                    | AOI22_X1  | 0.393 |   1.352 |   44.322 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_3/mac_operate_inst/n63                    | NOR2_X1   | 0.002 |   1.355 |   44.324 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.089 |   1.444 |   44.413 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.444 |   44.414 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   1.676 |   44.646 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   1.676 |   44.646 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.416 |   2.092 |   45.062 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.092 |   45.062 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | FA_X1     | 0.319 |   2.411 |   45.380 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.411 |   45.381 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.382 |   2.794 |   45.763 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   2.794 |   45.763 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   2.854 |   45.823 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   2.854 |   45.823 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.312 |   3.165 |   46.135 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.165 |   46.135 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.222 |   46.191 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.222 |   46.192 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.276 |   3.498 |   46.468 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.498 |   46.468 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.276 |   3.775 |   46.744 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   3.775 |   46.744 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/S    |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[9]            | FA_X1     | 0.427 |   4.202 |   47.171 | 
     | MAC_inst_3/mac_operate_inst/U5/A             |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[9]            | INV_X1    | 0.000 |   4.202 |   47.171 | 
     | MAC_inst_3/mac_operate_inst/U5/ZN            |   v   | MAC_inst_3/mac_operate_inst/n3                     | INV_X1    | 0.038 |   4.240 |   47.209 | 
     | MAC_inst_3/mac_operate_inst/U78/A            |   v   | MAC_inst_3/mac_operate_inst/n3                     | XOR2_X1   | 0.000 |   4.240 |   47.209 | 
     | MAC_inst_3/mac_operate_inst/U78/Z            |   v   | MAC_inst_3/mac_operate_inst/N23                    | XOR2_X1   | 0.178 |   4.417 |   47.387 | 
     | MAC_inst_3/mac_operate_inst/U18/B1           |   v   | MAC_inst_3/mac_operate_inst/N23                    | AOI22_X1  | 0.000 |   4.418 |   47.387 | 
     | MAC_inst_3/mac_operate_inst/U18/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n35                    | AOI22_X1  | 0.162 |   4.580 |   47.549 | 
     | MAC_inst_3/mac_operate_inst/U17/A            |   ^   | MAC_inst_3/mac_operate_inst/n35                    | INV_X1    | 0.000 |   4.580 |   47.549 | 
     | MAC_inst_3/mac_operate_inst/U17/ZN           |   v   | MAC_inst_3/mac_operate_inst/n30                    | INV_X1    | 0.053 |   4.633 |   47.603 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_2/B   |   v   | MAC_inst_3/mac_operate_inst/n30                    | FA_X1     | 0.000 |   4.633 |   47.603 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_2/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[3]       | FA_X1     | 0.304 |   4.937 |   47.907 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_3/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[3]       | FA_X1     | 0.000 |   4.938 |   47.907 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_3/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[4]       | FA_X1     | 0.279 |   5.217 |   48.186 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_4/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[4]       | FA_X1     | 0.000 |   5.217 |   48.186 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_4/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.281 |   5.498 |   48.467 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_5/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.000 |   5.498 |   48.468 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.280 |   5.778 |   48.748 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   5.778 |   48.748 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.276 |   6.055 |   49.024 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.055 |   49.024 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_7/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.280 |   6.335 |   49.305 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_8/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.000 |   6.336 |   49.305 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_8/S   |   ^   | MAC_inst_3/ac_sum_new[8]                           | FA_X1     | 0.410 |   6.745 |   49.715 | 
     | MAC_inst_3/U17/A                             |   ^   | MAC_inst_3/ac_sum_new[8]                           | INV_X1    | 0.000 |   6.745 |   49.715 | 
     | MAC_inst_3/U17/ZN                            |   v   | MAC_inst_3/n3                                      | INV_X1    | 0.032 |   6.778 |   49.747 | 
     | MAC_inst_3/U29/B2                            |   v   | MAC_inst_3/n3                                      | OAI22_X1  | 0.000 |   6.778 |   49.747 | 
     | MAC_inst_3/U29/ZN                            |   ^   | MAC_inst_3/n153                                    | OAI22_X1  | 0.147 |   6.924 |   49.894 | 
     | MAC_inst_3/ac_sum_old_reg_8_/D               |   ^   | MAC_inst_3/n153                                    | DFF_X1    | 0.000 |   6.924 |   49.894 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                 |       |       |        |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                             |   ^   | clk   |        |       |   0.000 |  -42.969 | 
     | MAC_inst_3/ac_sum_old_reg_8_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -42.969 | 
     +---------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin MAC_inst_1/data_out_reg_8_/CK 
Endpoint:   MAC_inst_1/data_out_reg_8_/D (v) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_1/op_1_reg_1_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.178
+ Phase Shift                  50.000
= Required Time                49.822
- Arrival Time                  6.849
= Slack Time                   42.973
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   42.973 | 
     | MAC_inst_1/op_1_reg_1_/CK                    |   ^   | clk                                                | DFF_X1    | 0.000 |   0.000 |   42.973 | 
     | MAC_inst_1/op_1_reg_1_/Q                     |   ^   | MAC_inst_1/op_1[1]                                 | DFF_X1    | 0.356 |   0.357 |   43.330 | 
     | MAC_inst_1/mac_operate_inst/U68/A2           |   ^   | MAC_inst_1/op_1[1]                                 | NOR2_X1   | 0.001 |   0.358 |   43.331 | 
     | MAC_inst_1/mac_operate_inst/U68/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.056 |   0.414 |   43.387 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.414 |   43.387 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.522 |   43.495 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.522 |   43.495 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   0.628 |   43.601 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   0.628 |   43.601 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.109 |   0.736 |   43.709 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/B            |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   0.737 |   43.710 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/Z            |   v   | MAC_inst_1/mac_operate_inst/N10                    | XOR2_X1   | 0.199 |   0.936 |   43.909 | 
     | MAC_inst_1/mac_operate_inst/U40/A1           |   v   | MAC_inst_1/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   0.936 |   43.909 | 
     | MAC_inst_1/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n44                    | AOI22_X1  | 0.375 |   1.312 |   44.285 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_1/mac_operate_inst/n44                    | NOR2_X1   | 0.000 |   1.312 |   44.285 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.091 |   1.403 |   44.377 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.404 |   44.377 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   1.636 |   44.609 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   1.636 |   44.609 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.417 |   2.053 |   45.026 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.053 |   45.026 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | FA_X1     | 0.318 |   2.371 |   45.344 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.371 |   45.344 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.386 |   2.757 |   45.730 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   2.757 |   45.730 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | INV_X1    | 0.059 |   2.816 |   45.789 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   2.816 |   45.789 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.321 |   3.137 |   46.110 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.137 |   46.110 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | INV_X1    | 0.057 |   3.194 |   46.167 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.194 |   46.167 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.280 |   3.475 |   46.448 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.475 |   46.448 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.282 |   3.757 |   46.730 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   3.757 |   46.730 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.279 |   4.037 |   47.010 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.037 |   47.010 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.315 |   47.288 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.315 |   47.288 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/S    |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | FA_X1     | 0.427 |   4.742 |   47.715 | 
     | MAC_inst_1/mac_operate_inst/U8/A             |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | INV_X1    | 0.000 |   4.742 |   47.716 | 
     | MAC_inst_1/mac_operate_inst/U8/ZN            |   v   | MAC_inst_1/mac_operate_inst/n5                     | INV_X1    | 0.038 |   4.780 |   47.753 | 
     | MAC_inst_1/mac_operate_inst/U74/A            |   v   | MAC_inst_1/mac_operate_inst/n5                     | XOR2_X1   | 0.000 |   4.780 |   47.753 | 
     | MAC_inst_1/mac_operate_inst/U74/Z            |   v   | MAC_inst_1/mac_operate_inst/N25                    | XOR2_X1   | 0.178 |   4.958 |   47.931 | 
     | MAC_inst_1/mac_operate_inst/U42/B1           |   v   | MAC_inst_1/mac_operate_inst/N25                    | AOI22_X1  | 0.000 |   4.958 |   47.931 | 
     | MAC_inst_1/mac_operate_inst/U42/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n52                    | AOI22_X1  | 0.182 |   5.140 |   48.113 | 
     | MAC_inst_1/mac_operate_inst/U41/A            |   ^   | MAC_inst_1/mac_operate_inst/n52                    | INV_X1    | 0.000 |   5.141 |   48.114 | 
     | MAC_inst_1/mac_operate_inst/U41/ZN           |   v   | MAC_inst_1/mac_operate_inst/n28                    | INV_X1    | 0.074 |   5.215 |   48.188 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/B   |   v   | MAC_inst_1/mac_operate_inst/n28                    | FA_X1     | 0.002 |   5.216 |   48.189 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.308 |   5.524 |   48.497 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_5/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.000 |   5.524 |   48.498 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.276 |   5.801 |   48.774 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   5.801 |   48.774 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.283 |   6.084 |   49.057 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.084 |   49.057 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_7/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.280 |   6.364 |   49.337 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_8/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.000 |   6.364 |   49.337 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_8/S   |   v   | MAC_inst_1/ac_sum_new[8]                           | FA_X1     | 0.351 |   6.715 |   49.688 | 
     | MAC_inst_1/U17/A                             |   v   | MAC_inst_1/ac_sum_new[8]                           | INV_X1    | 0.000 |   6.715 |   49.688 | 
     | MAC_inst_1/U17/ZN                            |   ^   | MAC_inst_1/n3                                      | INV_X1    | 0.084 |   6.799 |   49.772 | 
     | MAC_inst_1/U89/B2                            |   ^   | MAC_inst_1/n3                                      | OAI21_X1  | 0.000 |   6.800 |   49.773 | 
     | MAC_inst_1/U89/ZN                            |   v   | MAC_inst_1/n94                                     | OAI21_X1  | 0.049 |   6.849 |   49.822 | 
     | MAC_inst_1/data_out_reg_8_/D                 |   v   | MAC_inst_1/n94                                     | DFF_X1    | 0.000 |   6.849 |   49.822 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                               |       |       |        |       |  Time   |   Time   | 
     |-------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                           |   ^   | clk   |        |       |   0.000 |  -42.973 | 
     | MAC_inst_1/data_out_reg_8_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -42.973 | 
     +-------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin MAC_inst_4/data_out_reg_8_/CK 
Endpoint:   MAC_inst_4/data_out_reg_8_/D (v) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_4/op_1_reg_1_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.176
+ Phase Shift                  50.000
= Required Time                49.824
- Arrival Time                  6.849
= Slack Time                   42.975
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   42.975 | 
     | MAC_inst_4/op_1_reg_1_/CK                    |   ^   | clk                                                | DFF_X1    | 0.000 |   0.000 |   42.975 | 
     | MAC_inst_4/op_1_reg_1_/Q                     |   ^   | MAC_inst_4/op_1[1]                                 | DFF_X1    | 0.356 |   0.356 |   43.331 | 
     | MAC_inst_4/mac_operate_inst/U68/A2           |   ^   | MAC_inst_4/op_1[1]                                 | NOR2_X1   | 0.001 |   0.358 |   43.333 | 
     | MAC_inst_4/mac_operate_inst/U68/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.056 |   0.414 |   43.389 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.414 |   43.389 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.522 |   43.497 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.522 |   43.497 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   0.627 |   43.602 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   0.627 |   43.602 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.109 |   0.736 |   43.711 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/B            |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   0.737 |   43.712 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/Z            |   v   | MAC_inst_4/mac_operate_inst/N10                    | XOR2_X1   | 0.201 |   0.937 |   43.912 | 
     | MAC_inst_4/mac_operate_inst/U40/A1           |   v   | MAC_inst_4/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   0.937 |   43.912 | 
     | MAC_inst_4/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n63                    | AOI22_X1  | 0.376 |   1.313 |   44.288 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_4/mac_operate_inst/n63                    | NOR2_X1   | 0.001 |   1.314 |   44.289 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.090 |   1.404 |   44.379 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.404 |   44.379 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   1.635 |   44.610 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   1.635 |   44.610 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.416 |   2.052 |   45.027 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.052 |   45.027 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | FA_X1     | 0.319 |   2.371 |   45.346 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.371 |   45.346 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.396 |   2.767 |   45.742 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   2.767 |   45.742 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   2.828 |   45.802 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   2.828 |   45.803 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.325 |   3.152 |   46.127 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.152 |   46.127 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | INV_X1    | 0.061 |   3.213 |   46.188 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.213 |   46.188 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.278 |   3.491 |   46.466 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.491 |   46.466 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.279 |   3.771 |   46.745 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   3.771 |   46.746 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.278 |   4.049 |   47.024 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.049 |   47.024 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.327 |   47.302 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.328 |   47.303 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n2            | FA_X1     | 0.279 |   4.607 |   47.582 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U2/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n2            | FA_X1     | 0.000 |   4.607 |   47.582 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U2/S    |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[12]           | FA_X1     | 0.436 |   5.043 |   48.018 | 
     | MAC_inst_4/mac_operate_inst/U9/A             |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[12]           | INV_X1    | 0.000 |   5.043 |   48.018 | 
     | MAC_inst_4/mac_operate_inst/U9/ZN            |   v   | MAC_inst_4/mac_operate_inst/n6                     | INV_X1    | 0.043 |   5.086 |   48.061 | 
     | MAC_inst_4/mac_operate_inst/U72/A            |   v   | MAC_inst_4/mac_operate_inst/n6                     | XOR2_X1   | 0.000 |   5.086 |   48.061 | 
     | MAC_inst_4/mac_operate_inst/U72/Z            |   v   | MAC_inst_4/mac_operate_inst/N26                    | XOR2_X1   | 0.179 |   5.265 |   48.240 | 
     | MAC_inst_4/mac_operate_inst/U45/B1           |   v   | MAC_inst_4/mac_operate_inst/N26                    | AOI22_X1  | 0.000 |   5.265 |   48.240 | 
     | MAC_inst_4/mac_operate_inst/U45/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n56                    | AOI22_X1  | 0.176 |   5.442 |   48.417 | 
     | MAC_inst_4/mac_operate_inst/U43/A            |   ^   | MAC_inst_4/mac_operate_inst/n56                    | INV_X1    | 0.000 |   5.442 |   48.417 | 
     | MAC_inst_4/mac_operate_inst/U43/ZN           |   v   | MAC_inst_4/mac_operate_inst/n27                    | INV_X1    | 0.059 |   5.501 |   48.476 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_5/B   |   v   | MAC_inst_4/mac_operate_inst/n27                    | FA_X1     | 0.001 |   5.502 |   48.476 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.305 |   5.806 |   48.781 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   5.806 |   48.781 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.281 |   6.087 |   49.062 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.087 |   49.062 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_7/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.280 |   6.367 |   49.342 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_8/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.000 |   6.367 |   49.342 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_8/S   |   v   | MAC_inst_4/ac_sum_new[8]                           | FA_X1     | 0.351 |   6.719 |   49.694 | 
     | MAC_inst_4/U17/A                             |   v   | MAC_inst_4/ac_sum_new[8]                           | INV_X1    | 0.000 |   6.719 |   49.694 | 
     | MAC_inst_4/U17/ZN                            |   ^   | MAC_inst_4/n3                                      | INV_X1    | 0.082 |   6.801 |   49.776 | 
     | MAC_inst_4/U89/B2                            |   ^   | MAC_inst_4/n3                                      | OAI21_X1  | 0.000 |   6.801 |   49.776 | 
     | MAC_inst_4/U89/ZN                            |   v   | MAC_inst_4/n163                                    | OAI21_X1  | 0.047 |   6.849 |   49.824 | 
     | MAC_inst_4/data_out_reg_8_/D                 |   v   | MAC_inst_4/n163                                    | DFF_X1    | 0.000 |   6.849 |   49.824 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                               |       |       |        |       |  Time   |   Time   | 
     |-------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                           |   ^   | clk   |        |       |   0.000 |  -42.975 | 
     | MAC_inst_4/data_out_reg_8_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -42.975 | 
     +-------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin MAC_inst_3/data_out_reg_8_/CK 
Endpoint:   MAC_inst_3/data_out_reg_8_/D (^) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_3/op_1_reg_0_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.100
+ Phase Shift                  50.000
= Required Time                49.900
- Arrival Time                  6.889
= Slack Time                   43.011
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.011 | 
     | MAC_inst_3/op_1_reg_0_/CK                    |   ^   | clk                                                | DFF_X1    | 0.000 |   0.000 |   43.011 | 
     | MAC_inst_3/op_1_reg_0_/Q                     |   ^   | MAC_inst_3/op_1[0]                                 | DFF_X1    | 0.376 |   0.376 |   43.387 | 
     | MAC_inst_3/mac_operate_inst/U68/A1           |   ^   | MAC_inst_3/op_1[0]                                 | NOR2_X1   | 0.002 |   0.378 |   43.389 | 
     | MAC_inst_3/mac_operate_inst/U68/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.057 |   0.435 |   43.446 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.435 |   43.446 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.110 |   0.545 |   43.556 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.545 |   43.556 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   0.650 |   43.661 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   0.650 |   43.661 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.109 |   0.759 |   43.770 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/B            |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   0.759 |   43.770 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/Z            |   v   | MAC_inst_3/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   0.959 |   43.970 | 
     | MAC_inst_3/mac_operate_inst/U40/A1           |   v   | MAC_inst_3/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   0.959 |   43.970 | 
     | MAC_inst_3/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n63                    | AOI22_X1  | 0.393 |   1.352 |   44.363 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_3/mac_operate_inst/n63                    | NOR2_X1   | 0.002 |   1.355 |   44.365 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.089 |   1.444 |   44.455 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.444 |   44.455 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   1.676 |   44.687 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   1.676 |   44.687 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.416 |   2.092 |   45.103 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.092 |   45.103 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | FA_X1     | 0.319 |   2.411 |   45.422 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.411 |   45.422 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.382 |   2.794 |   45.804 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   2.794 |   45.804 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   2.854 |   45.864 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   2.854 |   45.864 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.312 |   3.165 |   46.176 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.165 |   46.176 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.222 |   46.233 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.222 |   46.233 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.276 |   3.498 |   46.509 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.498 |   46.509 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.276 |   3.775 |   46.785 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   3.775 |   46.785 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/S    |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[9]            | FA_X1     | 0.427 |   4.202 |   47.212 | 
     | MAC_inst_3/mac_operate_inst/U5/A             |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[9]            | INV_X1    | 0.000 |   4.202 |   47.212 | 
     | MAC_inst_3/mac_operate_inst/U5/ZN            |   v   | MAC_inst_3/mac_operate_inst/n3                     | INV_X1    | 0.038 |   4.240 |   47.250 | 
     | MAC_inst_3/mac_operate_inst/U78/A            |   v   | MAC_inst_3/mac_operate_inst/n3                     | XOR2_X1   | 0.000 |   4.240 |   47.250 | 
     | MAC_inst_3/mac_operate_inst/U78/Z            |   v   | MAC_inst_3/mac_operate_inst/N23                    | XOR2_X1   | 0.178 |   4.417 |   47.428 | 
     | MAC_inst_3/mac_operate_inst/U18/B1           |   v   | MAC_inst_3/mac_operate_inst/N23                    | AOI22_X1  | 0.000 |   4.418 |   47.428 | 
     | MAC_inst_3/mac_operate_inst/U18/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n35                    | AOI22_X1  | 0.162 |   4.580 |   47.590 | 
     | MAC_inst_3/mac_operate_inst/U17/A            |   ^   | MAC_inst_3/mac_operate_inst/n35                    | INV_X1    | 0.000 |   4.580 |   47.591 | 
     | MAC_inst_3/mac_operate_inst/U17/ZN           |   v   | MAC_inst_3/mac_operate_inst/n30                    | INV_X1    | 0.053 |   4.633 |   47.644 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_2/B   |   v   | MAC_inst_3/mac_operate_inst/n30                    | FA_X1     | 0.000 |   4.633 |   47.644 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_2/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[3]       | FA_X1     | 0.304 |   4.937 |   47.948 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_3/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[3]       | FA_X1     | 0.000 |   4.938 |   47.948 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_3/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[4]       | FA_X1     | 0.279 |   5.217 |   48.227 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_4/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[4]       | FA_X1     | 0.000 |   5.217 |   48.227 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_4/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.281 |   5.498 |   48.509 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_5/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.000 |   5.498 |   48.509 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.280 |   5.778 |   48.789 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   5.778 |   48.789 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.276 |   6.055 |   49.065 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.055 |   49.065 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_7/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.280 |   6.335 |   49.346 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_8/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.000 |   6.336 |   49.346 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_8/S   |   ^   | MAC_inst_3/ac_sum_new[8]                           | FA_X1     | 0.410 |   6.745 |   49.756 | 
     | MAC_inst_3/U17/A                             |   ^   | MAC_inst_3/ac_sum_new[8]                           | INV_X1    | 0.000 |   6.745 |   49.756 | 
     | MAC_inst_3/U17/ZN                            |   v   | MAC_inst_3/n3                                      | INV_X1    | 0.032 |   6.778 |   49.788 | 
     | MAC_inst_3/U89/B2                            |   v   | MAC_inst_3/n3                                      | OAI21_X1  | 0.000 |   6.778 |   49.788 | 
     | MAC_inst_3/U89/ZN                            |   ^   | MAC_inst_3/n163                                    | OAI21_X1  | 0.111 |   6.889 |   49.900 | 
     | MAC_inst_3/data_out_reg_8_/D                 |   ^   | MAC_inst_3/n163                                    | DFF_X1    | 0.000 |   6.889 |   49.900 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                               |       |       |        |       |  Time   |   Time   | 
     |-------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                           |   ^   | clk   |        |       |   0.000 |  -43.011 | 
     | MAC_inst_3/data_out_reg_8_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -43.011 | 
     +-------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin MAC_inst_2/data_out_reg_8_/CK 
Endpoint:   MAC_inst_2/data_out_reg_8_/D (v) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_2/op_1_reg_1_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.176
+ Phase Shift                  50.000
= Required Time                49.824
- Arrival Time                  6.811
= Slack Time                   43.013
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.013 | 
     | MAC_inst_2/op_1_reg_1_/CK                    |   ^   | clk                                                | DFF_X1    | 0.000 |   0.000 |   43.013 | 
     | MAC_inst_2/op_1_reg_1_/Q                     |   ^   | MAC_inst_2/op_1[1]                                 | DFF_X1    | 0.358 |   0.359 |   43.372 | 
     | MAC_inst_2/mac_operate_inst/U68/A2           |   ^   | MAC_inst_2/op_1[1]                                 | NOR2_X1   | 0.001 |   0.360 |   43.373 | 
     | MAC_inst_2/mac_operate_inst/U68/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.057 |   0.417 |   43.430 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.417 |   43.430 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.524 |   43.538 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.525 |   43.538 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.106 |   0.631 |   43.644 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   0.631 |   43.644 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.107 |   0.738 |   43.751 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/B            |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   0.738 |   43.751 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/Z            |   v   | MAC_inst_2/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   0.938 |   43.951 | 
     | MAC_inst_2/mac_operate_inst/U40/A1           |   v   | MAC_inst_2/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   0.938 |   43.951 | 
     | MAC_inst_2/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n63                    | AOI22_X1  | 0.382 |   1.320 |   44.333 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_2/mac_operate_inst/n63                    | NOR2_X1   | 0.002 |   1.322 |   44.335 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.088 |   1.410 |   44.423 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.410 |   44.423 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   1.642 |   44.655 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   1.642 |   44.655 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.413 |   2.055 |   45.068 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.055 |   45.069 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | FA_X1     | 0.316 |   2.371 |   45.384 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.371 |   45.384 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.407 |   2.778 |   45.791 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   2.778 |   45.791 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | INV_X1    | 0.062 |   2.840 |   45.853 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   2.840 |   45.853 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.318 |   3.158 |   46.171 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.158 |   46.171 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.215 |   46.228 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.215 |   46.228 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.279 |   3.493 |   46.507 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.494 |   46.507 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.279 |   3.773 |   46.786 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   3.773 |   46.786 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.278 |   4.052 |   47.065 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.052 |   47.065 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.283 |   4.334 |   47.348 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.335 |   47.348 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n2            | FA_X1     | 0.279 |   4.613 |   47.627 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U2/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n2            | FA_X1     | 0.000 |   4.614 |   47.627 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U2/S    |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[12]           | FA_X1     | 0.429 |   5.043 |   48.056 | 
     | MAC_inst_2/mac_operate_inst/U9/A             |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[12]           | INV_X1    | 0.000 |   5.043 |   48.056 | 
     | MAC_inst_2/mac_operate_inst/U9/ZN            |   v   | MAC_inst_2/mac_operate_inst/n6                     | INV_X1    | 0.041 |   5.084 |   48.097 | 
     | MAC_inst_2/mac_operate_inst/U72/A            |   v   | MAC_inst_2/mac_operate_inst/n6                     | XOR2_X1   | 0.000 |   5.084 |   48.097 | 
     | MAC_inst_2/mac_operate_inst/U72/Z            |   v   | MAC_inst_2/mac_operate_inst/N26                    | XOR2_X1   | 0.178 |   5.262 |   48.275 | 
     | MAC_inst_2/mac_operate_inst/U45/B1           |   v   | MAC_inst_2/mac_operate_inst/N26                    | AOI22_X1  | 0.000 |   5.262 |   48.275 | 
     | MAC_inst_2/mac_operate_inst/U45/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n56                    | AOI22_X1  | 0.159 |   5.421 |   48.434 | 
     | MAC_inst_2/mac_operate_inst/U43/A            |   ^   | MAC_inst_2/mac_operate_inst/n56                    | INV_X1    | 0.000 |   5.421 |   48.434 | 
     | MAC_inst_2/mac_operate_inst/U43/ZN           |   v   | MAC_inst_2/mac_operate_inst/n27                    | INV_X1    | 0.052 |   5.472 |   48.486 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_5/B   |   v   | MAC_inst_2/mac_operate_inst/n27                    | FA_X1     | 0.000 |   5.473 |   48.486 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.299 |   5.772 |   48.785 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   5.772 |   48.785 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.281 |   6.053 |   49.066 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.053 |   49.067 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_7/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.280 |   6.333 |   49.346 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_8/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[8]       | FA_X1     | 0.000 |   6.333 |   49.347 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_8/S   |   v   | MAC_inst_2/ac_sum_new[8]                           | FA_X1     | 0.350 |   6.683 |   49.696 | 
     | MAC_inst_2/U17/A                             |   v   | MAC_inst_2/ac_sum_new[8]                           | INV_X1    | 0.000 |   6.683 |   49.696 | 
     | MAC_inst_2/U17/ZN                            |   ^   | MAC_inst_2/n4                                      | INV_X1    | 0.080 |   6.763 |   49.776 | 
     | MAC_inst_2/U89/B2                            |   ^   | MAC_inst_2/n4                                      | OAI21_X1  | 0.000 |   6.763 |   49.776 | 
     | MAC_inst_2/U89/ZN                            |   v   | MAC_inst_2/n164                                    | OAI21_X1  | 0.048 |   6.811 |   49.824 | 
     | MAC_inst_2/data_out_reg_8_/D                 |   v   | MAC_inst_2/n164                                    | DFF_X1    | 0.000 |   6.811 |   49.824 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                               |       |       |        |       |  Time   |   Time   | 
     |-------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                           |   ^   | clk   |        |       |   0.000 |  -43.013 | 
     | MAC_inst_2/data_out_reg_8_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -43.013 | 
     +-------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin MAC_inst_1/ac_sum_old_reg_7_/CK 
Endpoint:   MAC_inst_1/ac_sum_old_reg_7_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_1/op_1_reg_1_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.108
+ Phase Shift                  50.000
= Required Time                49.892
- Arrival Time                  6.685
= Slack Time                   43.207
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.207 | 
     | MAC_inst_1/op_1_reg_1_/CK                    |   ^   | clk                                                | DFF_X1    | 0.000 |   0.000 |   43.207 | 
     | MAC_inst_1/op_1_reg_1_/Q                     |   ^   | MAC_inst_1/op_1[1]                                 | DFF_X1    | 0.356 |   0.357 |   43.564 | 
     | MAC_inst_1/mac_operate_inst/U68/A2           |   ^   | MAC_inst_1/op_1[1]                                 | NOR2_X1   | 0.001 |   0.358 |   43.565 | 
     | MAC_inst_1/mac_operate_inst/U68/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.056 |   0.414 |   43.621 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.414 |   43.621 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.522 |   43.729 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.522 |   43.729 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   0.628 |   43.834 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   0.628 |   43.834 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.109 |   0.736 |   43.943 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/B            |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   0.736 |   43.943 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/Z            |   v   | MAC_inst_1/mac_operate_inst/N10                    | XOR2_X1   | 0.199 |   0.936 |   44.143 | 
     | MAC_inst_1/mac_operate_inst/U40/A1           |   v   | MAC_inst_1/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   0.936 |   44.143 | 
     | MAC_inst_1/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n44                    | AOI22_X1  | 0.375 |   1.311 |   44.518 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_1/mac_operate_inst/n44                    | NOR2_X1   | 0.000 |   1.312 |   44.519 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.091 |   1.403 |   44.610 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.404 |   44.611 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   1.636 |   44.843 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   1.636 |   44.843 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.417 |   2.053 |   45.260 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.053 |   45.260 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | FA_X1     | 0.318 |   2.371 |   45.578 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.371 |   45.578 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.386 |   2.757 |   45.964 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   2.757 |   45.964 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | INV_X1    | 0.059 |   2.816 |   46.022 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   2.816 |   46.023 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.321 |   3.137 |   46.344 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.137 |   46.344 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | INV_X1    | 0.057 |   3.194 |   46.401 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.194 |   46.401 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.280 |   3.474 |   46.681 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.475 |   46.682 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.282 |   3.757 |   46.964 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   3.757 |   46.964 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.279 |   4.036 |   47.243 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.037 |   47.243 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.315 |   47.521 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.315 |   47.522 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/S    |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | FA_X1     | 0.427 |   4.742 |   47.949 | 
     | MAC_inst_1/mac_operate_inst/U8/A             |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | INV_X1    | 0.000 |   4.742 |   47.949 | 
     | MAC_inst_1/mac_operate_inst/U8/ZN            |   v   | MAC_inst_1/mac_operate_inst/n5                     | INV_X1    | 0.038 |   4.780 |   47.987 | 
     | MAC_inst_1/mac_operate_inst/U74/A            |   v   | MAC_inst_1/mac_operate_inst/n5                     | XOR2_X1   | 0.000 |   4.780 |   47.987 | 
     | MAC_inst_1/mac_operate_inst/U74/Z            |   v   | MAC_inst_1/mac_operate_inst/N25                    | XOR2_X1   | 0.178 |   4.958 |   48.165 | 
     | MAC_inst_1/mac_operate_inst/U42/B1           |   v   | MAC_inst_1/mac_operate_inst/N25                    | AOI22_X1  | 0.000 |   4.958 |   48.165 | 
     | MAC_inst_1/mac_operate_inst/U42/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n52                    | AOI22_X1  | 0.182 |   5.140 |   48.347 | 
     | MAC_inst_1/mac_operate_inst/U41/A            |   ^   | MAC_inst_1/mac_operate_inst/n52                    | INV_X1    | 0.000 |   5.141 |   48.347 | 
     | MAC_inst_1/mac_operate_inst/U41/ZN           |   v   | MAC_inst_1/mac_operate_inst/n28                    | INV_X1    | 0.074 |   5.215 |   48.421 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/B   |   v   | MAC_inst_1/mac_operate_inst/n28                    | FA_X1     | 0.002 |   5.216 |   48.423 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.308 |   5.524 |   48.731 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_5/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.000 |   5.524 |   48.731 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.276 |   5.801 |   49.008 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   5.801 |   49.008 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.283 |   6.084 |   49.291 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.084 |   49.291 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_7/S   |   ^   | MAC_inst_1/ac_sum_new[7]                           | FA_X1     | 0.413 |   6.497 |   49.704 | 
     | MAC_inst_1/U18/A                             |   ^   | MAC_inst_1/ac_sum_new[7]                           | INV_X1    | 0.000 |   6.497 |   49.704 | 
     | MAC_inst_1/U18/ZN                            |   v   | MAC_inst_1/n4                                      | INV_X1    | 0.036 |   6.533 |   49.740 | 
     | MAC_inst_1/U30/B2                            |   v   | MAC_inst_1/n4                                      | OAI22_X1  | 0.000 |   6.533 |   49.740 | 
     | MAC_inst_1/U30/ZN                            |   ^   | MAC_inst_1/n105                                    | OAI22_X1  | 0.152 |   6.685 |   49.892 | 
     | MAC_inst_1/ac_sum_old_reg_7_/D               |   ^   | MAC_inst_1/n105                                    | DFF_X1    | 0.000 |   6.685 |   49.892 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                 |       |       |        |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                             |   ^   | clk   |        |       |   0.000 |  -43.207 | 
     | MAC_inst_1/ac_sum_old_reg_7_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -43.207 | 
     +---------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin MAC_inst_4/ac_sum_old_reg_7_/CK 
Endpoint:   MAC_inst_4/ac_sum_old_reg_7_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_4/op_1_reg_1_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.107
+ Phase Shift                  50.000
= Required Time                49.893
- Arrival Time                  6.685
= Slack Time                   43.208
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.209 | 
     | MAC_inst_4/op_1_reg_1_/CK                    |   ^   | clk                                                | DFF_X1    | 0.000 |   0.000 |   43.209 | 
     | MAC_inst_4/op_1_reg_1_/Q                     |   ^   | MAC_inst_4/op_1[1]                                 | DFF_X1    | 0.356 |   0.356 |   43.565 | 
     | MAC_inst_4/mac_operate_inst/U68/A2           |   ^   | MAC_inst_4/op_1[1]                                 | NOR2_X1   | 0.001 |   0.358 |   43.566 | 
     | MAC_inst_4/mac_operate_inst/U68/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.056 |   0.414 |   43.623 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.414 |   43.623 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.522 |   43.730 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.522 |   43.730 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   0.627 |   43.835 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   0.627 |   43.836 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.109 |   0.736 |   43.945 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/B            |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   0.737 |   43.945 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/Z            |   v   | MAC_inst_4/mac_operate_inst/N10                    | XOR2_X1   | 0.201 |   0.937 |   44.146 | 
     | MAC_inst_4/mac_operate_inst/U40/A1           |   v   | MAC_inst_4/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   0.937 |   44.146 | 
     | MAC_inst_4/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n63                    | AOI22_X1  | 0.376 |   1.313 |   44.521 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_4/mac_operate_inst/n63                    | NOR2_X1   | 0.001 |   1.314 |   44.522 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.090 |   1.404 |   44.612 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.404 |   44.613 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   1.635 |   44.844 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   1.635 |   44.844 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.416 |   2.052 |   45.260 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.052 |   45.260 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | FA_X1     | 0.319 |   2.371 |   45.579 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.371 |   45.579 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.396 |   2.767 |   45.976 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   2.767 |   45.976 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   2.827 |   46.036 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   2.828 |   46.036 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.325 |   3.152 |   46.361 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.152 |   46.361 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | INV_X1    | 0.061 |   3.213 |   46.421 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.213 |   46.422 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.278 |   3.491 |   46.699 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.491 |   46.699 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.279 |   3.770 |   46.979 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   3.771 |   46.979 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.278 |   4.049 |   47.258 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.049 |   47.258 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.327 |   47.536 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.328 |   47.536 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n2            | FA_X1     | 0.279 |   4.607 |   47.815 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U2/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n2            | FA_X1     | 0.000 |   4.607 |   47.815 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U2/S    |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[12]           | FA_X1     | 0.436 |   5.043 |   48.251 | 
     | MAC_inst_4/mac_operate_inst/U9/A             |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[12]           | INV_X1    | 0.000 |   5.043 |   48.252 | 
     | MAC_inst_4/mac_operate_inst/U9/ZN            |   v   | MAC_inst_4/mac_operate_inst/n6                     | INV_X1    | 0.043 |   5.086 |   48.294 | 
     | MAC_inst_4/mac_operate_inst/U72/A            |   v   | MAC_inst_4/mac_operate_inst/n6                     | XOR2_X1   | 0.000 |   5.086 |   48.295 | 
     | MAC_inst_4/mac_operate_inst/U72/Z            |   v   | MAC_inst_4/mac_operate_inst/N26                    | XOR2_X1   | 0.179 |   5.265 |   48.474 | 
     | MAC_inst_4/mac_operate_inst/U45/B1           |   v   | MAC_inst_4/mac_operate_inst/N26                    | AOI22_X1  | 0.000 |   5.265 |   48.474 | 
     | MAC_inst_4/mac_operate_inst/U45/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n56                    | AOI22_X1  | 0.176 |   5.442 |   48.650 | 
     | MAC_inst_4/mac_operate_inst/U43/A            |   ^   | MAC_inst_4/mac_operate_inst/n56                    | INV_X1    | 0.000 |   5.442 |   48.651 | 
     | MAC_inst_4/mac_operate_inst/U43/ZN           |   v   | MAC_inst_4/mac_operate_inst/n27                    | INV_X1    | 0.059 |   5.501 |   48.709 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_5/B   |   v   | MAC_inst_4/mac_operate_inst/n27                    | FA_X1     | 0.001 |   5.501 |   48.710 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.305 |   5.806 |   49.014 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   5.806 |   49.015 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.281 |   6.087 |   49.295 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.087 |   49.296 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_7/S   |   ^   | MAC_inst_4/ac_sum_new[7]                           | FA_X1     | 0.413 |   6.500 |   49.708 | 
     | MAC_inst_4/U18/A                             |   ^   | MAC_inst_4/ac_sum_new[7]                           | INV_X1    | 0.000 |   6.500 |   49.708 | 
     | MAC_inst_4/U18/ZN                            |   v   | MAC_inst_4/n4                                      | INV_X1    | 0.036 |   6.536 |   49.744 | 
     | MAC_inst_4/U30/B2                            |   v   | MAC_inst_4/n4                                      | OAI22_X1  | 0.000 |   6.536 |   49.744 | 
     | MAC_inst_4/U30/ZN                            |   ^   | MAC_inst_4/n152                                    | OAI22_X1  | 0.149 |   6.685 |   49.893 | 
     | MAC_inst_4/ac_sum_old_reg_7_/D               |   ^   | MAC_inst_4/n152                                    | DFF_X1    | 0.000 |   6.685 |   49.893 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                 |       |       |        |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                             |   ^   | clk   |        |       |   0.000 |  -43.208 | 
     | MAC_inst_4/ac_sum_old_reg_7_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -43.208 | 
     +---------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin MAC_inst_3/ac_sum_old_reg_7_/CK 
Endpoint:   MAC_inst_3/ac_sum_old_reg_7_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_3/op_1_reg_0_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.107
+ Phase Shift                  50.000
= Required Time                49.893
- Arrival Time                  6.650
= Slack Time                   43.243
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.243 | 
     | MAC_inst_3/op_1_reg_0_/CK                    |   ^   | clk                                                | DFF_X1    | 0.000 |   0.000 |   43.243 | 
     | MAC_inst_3/op_1_reg_0_/Q                     |   ^   | MAC_inst_3/op_1[0]                                 | DFF_X1    | 0.376 |   0.376 |   43.620 | 
     | MAC_inst_3/mac_operate_inst/U68/A1           |   ^   | MAC_inst_3/op_1[0]                                 | NOR2_X1   | 0.002 |   0.378 |   43.622 | 
     | MAC_inst_3/mac_operate_inst/U68/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.057 |   0.435 |   43.678 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.435 |   43.679 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.110 |   0.545 |   43.788 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.545 |   43.789 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   0.650 |   43.894 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   0.650 |   43.894 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.109 |   0.759 |   44.002 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/B            |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   0.759 |   44.003 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/Z            |   v   | MAC_inst_3/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   0.959 |   44.202 | 
     | MAC_inst_3/mac_operate_inst/U40/A1           |   v   | MAC_inst_3/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   0.959 |   44.202 | 
     | MAC_inst_3/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n63                    | AOI22_X1  | 0.393 |   1.352 |   44.596 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_3/mac_operate_inst/n63                    | NOR2_X1   | 0.002 |   1.355 |   44.598 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.089 |   1.444 |   44.687 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.444 |   44.687 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   1.676 |   44.919 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   1.676 |   44.920 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.416 |   2.092 |   45.335 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.092 |   45.336 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | FA_X1     | 0.319 |   2.411 |   45.654 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.411 |   45.654 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.382 |   2.794 |   46.037 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   2.794 |   46.037 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   2.854 |   46.097 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   2.854 |   46.097 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.312 |   3.165 |   46.409 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.165 |   46.409 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.222 |   46.465 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.222 |   46.465 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.276 |   3.498 |   46.742 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.498 |   46.742 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.276 |   3.775 |   47.018 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   3.775 |   47.018 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/S    |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[9]            | FA_X1     | 0.427 |   4.202 |   47.445 | 
     | MAC_inst_3/mac_operate_inst/U5/A             |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[9]            | INV_X1    | 0.000 |   4.202 |   47.445 | 
     | MAC_inst_3/mac_operate_inst/U5/ZN            |   v   | MAC_inst_3/mac_operate_inst/n3                     | INV_X1    | 0.038 |   4.240 |   47.483 | 
     | MAC_inst_3/mac_operate_inst/U78/A            |   v   | MAC_inst_3/mac_operate_inst/n3                     | XOR2_X1   | 0.000 |   4.240 |   47.483 | 
     | MAC_inst_3/mac_operate_inst/U78/Z            |   v   | MAC_inst_3/mac_operate_inst/N23                    | XOR2_X1   | 0.178 |   4.417 |   47.661 | 
     | MAC_inst_3/mac_operate_inst/U18/B1           |   v   | MAC_inst_3/mac_operate_inst/N23                    | AOI22_X1  | 0.000 |   4.418 |   47.661 | 
     | MAC_inst_3/mac_operate_inst/U18/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n35                    | AOI22_X1  | 0.162 |   4.580 |   47.823 | 
     | MAC_inst_3/mac_operate_inst/U17/A            |   ^   | MAC_inst_3/mac_operate_inst/n35                    | INV_X1    | 0.000 |   4.580 |   47.823 | 
     | MAC_inst_3/mac_operate_inst/U17/ZN           |   v   | MAC_inst_3/mac_operate_inst/n30                    | INV_X1    | 0.053 |   4.633 |   47.876 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_2/B   |   v   | MAC_inst_3/mac_operate_inst/n30                    | FA_X1     | 0.000 |   4.633 |   47.877 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_2/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[3]       | FA_X1     | 0.304 |   4.937 |   48.181 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_3/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[3]       | FA_X1     | 0.000 |   4.938 |   48.181 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_3/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[4]       | FA_X1     | 0.279 |   5.217 |   48.460 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_4/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[4]       | FA_X1     | 0.000 |   5.217 |   48.460 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_4/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.281 |   5.498 |   48.741 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_5/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.000 |   5.498 |   48.742 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.280 |   5.778 |   49.022 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   5.778 |   49.022 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.276 |   6.055 |   49.298 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.055 |   49.298 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_7/S   |   ^   | MAC_inst_3/ac_sum_new[7]                           | FA_X1     | 0.411 |   6.466 |   49.709 | 
     | MAC_inst_3/U18/A                             |   ^   | MAC_inst_3/ac_sum_new[7]                           | INV_X1    | 0.000 |   6.466 |   49.709 | 
     | MAC_inst_3/U18/ZN                            |   v   | MAC_inst_3/n4                                      | INV_X1    | 0.034 |   6.500 |   49.743 | 
     | MAC_inst_3/U30/B2                            |   v   | MAC_inst_3/n4                                      | OAI22_X1  | 0.000 |   6.500 |   49.743 | 
     | MAC_inst_3/U30/ZN                            |   ^   | MAC_inst_3/n152                                    | OAI22_X1  | 0.149 |   6.650 |   49.893 | 
     | MAC_inst_3/ac_sum_old_reg_7_/D               |   ^   | MAC_inst_3/n152                                    | DFF_X1    | 0.000 |   6.650 |   49.893 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                 |       |       |        |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                             |   ^   | clk   |        |       |   0.000 |  -43.243 | 
     | MAC_inst_3/ac_sum_old_reg_7_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -43.243 | 
     +---------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin MAC_inst_2/ac_sum_old_reg_7_/CK 
Endpoint:   MAC_inst_2/ac_sum_old_reg_7_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_2/op_1_reg_1_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.106
+ Phase Shift                  50.000
= Required Time                49.894
- Arrival Time                  6.646
= Slack Time                   43.248
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.248 | 
     | MAC_inst_2/op_1_reg_1_/CK                    |   ^   | clk                                                | DFF_X1    | 0.000 |   0.000 |   43.248 | 
     | MAC_inst_2/op_1_reg_1_/Q                     |   ^   | MAC_inst_2/op_1[1]                                 | DFF_X1    | 0.358 |   0.359 |   43.606 | 
     | MAC_inst_2/mac_operate_inst/U68/A2           |   ^   | MAC_inst_2/op_1[1]                                 | NOR2_X1   | 0.001 |   0.360 |   43.608 | 
     | MAC_inst_2/mac_operate_inst/U68/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.057 |   0.417 |   43.664 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.417 |   43.664 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.524 |   43.772 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.524 |   43.772 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.106 |   0.630 |   43.878 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   0.631 |   43.878 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.107 |   0.738 |   43.986 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/B            |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   0.738 |   43.986 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/Z            |   v   | MAC_inst_2/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   0.938 |   44.186 | 
     | MAC_inst_2/mac_operate_inst/U40/A1           |   v   | MAC_inst_2/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   0.938 |   44.186 | 
     | MAC_inst_2/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n63                    | AOI22_X1  | 0.382 |   1.320 |   44.568 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_2/mac_operate_inst/n63                    | NOR2_X1   | 0.002 |   1.322 |   44.570 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.088 |   1.410 |   44.658 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.410 |   44.658 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   1.642 |   44.890 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   1.642 |   44.890 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.413 |   2.055 |   45.303 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.055 |   45.303 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | FA_X1     | 0.316 |   2.371 |   45.619 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.371 |   45.619 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.407 |   2.778 |   46.025 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   2.778 |   46.026 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | INV_X1    | 0.062 |   2.839 |   46.087 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   2.840 |   46.087 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.318 |   3.158 |   46.406 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.158 |   46.406 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.214 |   46.462 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.214 |   46.462 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.279 |   3.493 |   46.741 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.493 |   46.741 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.279 |   3.773 |   47.021 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   3.773 |   47.021 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.278 |   4.051 |   47.299 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.052 |   47.299 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.283 |   4.334 |   47.582 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.335 |   47.582 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n2            | FA_X1     | 0.279 |   4.613 |   47.861 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U2/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n2            | FA_X1     | 0.000 |   4.613 |   47.861 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U2/S    |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[12]           | FA_X1     | 0.429 |   5.043 |   48.290 | 
     | MAC_inst_2/mac_operate_inst/U9/A             |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[12]           | INV_X1    | 0.000 |   5.043 |   48.291 | 
     | MAC_inst_2/mac_operate_inst/U9/ZN            |   v   | MAC_inst_2/mac_operate_inst/n6                     | INV_X1    | 0.041 |   5.083 |   48.331 | 
     | MAC_inst_2/mac_operate_inst/U72/A            |   v   | MAC_inst_2/mac_operate_inst/n6                     | XOR2_X1   | 0.000 |   5.084 |   48.331 | 
     | MAC_inst_2/mac_operate_inst/U72/Z            |   v   | MAC_inst_2/mac_operate_inst/N26                    | XOR2_X1   | 0.178 |   5.262 |   48.510 | 
     | MAC_inst_2/mac_operate_inst/U45/B1           |   v   | MAC_inst_2/mac_operate_inst/N26                    | AOI22_X1  | 0.000 |   5.262 |   48.510 | 
     | MAC_inst_2/mac_operate_inst/U45/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n56                    | AOI22_X1  | 0.159 |   5.420 |   48.668 | 
     | MAC_inst_2/mac_operate_inst/U43/A            |   ^   | MAC_inst_2/mac_operate_inst/n56                    | INV_X1    | 0.000 |   5.421 |   48.668 | 
     | MAC_inst_2/mac_operate_inst/U43/ZN           |   v   | MAC_inst_2/mac_operate_inst/n27                    | INV_X1    | 0.052 |   5.472 |   48.720 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_5/B   |   v   | MAC_inst_2/mac_operate_inst/n27                    | FA_X1     | 0.000 |   5.473 |   48.720 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.299 |   5.772 |   49.019 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   5.772 |   49.019 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.281 |   6.053 |   49.301 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.053 |   49.301 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_7/S   |   ^   | MAC_inst_2/ac_sum_new[7]                           | FA_X1     | 0.412 |   6.465 |   49.713 | 
     | MAC_inst_2/U18/A                             |   ^   | MAC_inst_2/ac_sum_new[7]                           | INV_X1    | 0.000 |   6.465 |   49.713 | 
     | MAC_inst_2/U18/ZN                            |   v   | MAC_inst_2/n5                                      | INV_X1    | 0.033 |   6.498 |   49.746 | 
     | MAC_inst_2/U30/B2                            |   v   | MAC_inst_2/n5                                      | OAI22_X1  | 0.000 |   6.498 |   49.746 | 
     | MAC_inst_2/U30/ZN                            |   ^   | MAC_inst_2/n153                                    | OAI22_X1  | 0.148 |   6.646 |   49.894 | 
     | MAC_inst_2/ac_sum_old_reg_7_/D               |   ^   | MAC_inst_2/n153                                    | DFF_X1    | 0.000 |   6.646 |   49.894 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                 |       |       |        |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                             |   ^   | clk   |        |       |   0.000 |  -43.248 | 
     | MAC_inst_2/ac_sum_old_reg_7_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -43.248 | 
     +---------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin MAC_inst_4/data_out_reg_7_/CK 
Endpoint:   MAC_inst_4/data_out_reg_7_/D (v) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_4/op_1_reg_1_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.177
+ Phase Shift                  50.000
= Required Time                49.823
- Arrival Time                  6.570
= Slack Time                   43.254
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.254 | 
     | MAC_inst_4/op_1_reg_1_/CK                    |   ^   | clk                                                | DFF_X1    | 0.000 |   0.000 |   43.254 | 
     | MAC_inst_4/op_1_reg_1_/Q                     |   ^   | MAC_inst_4/op_1[1]                                 | DFF_X1    | 0.356 |   0.356 |   43.610 | 
     | MAC_inst_4/mac_operate_inst/U68/A2           |   ^   | MAC_inst_4/op_1[1]                                 | NOR2_X1   | 0.001 |   0.358 |   43.612 | 
     | MAC_inst_4/mac_operate_inst/U68/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.056 |   0.414 |   43.668 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.414 |   43.668 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.522 |   43.776 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.522 |   43.776 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   0.627 |   43.881 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   0.627 |   43.881 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.109 |   0.736 |   43.990 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/B            |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   0.737 |   43.990 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/Z            |   v   | MAC_inst_4/mac_operate_inst/N10                    | XOR2_X1   | 0.201 |   0.937 |   44.191 | 
     | MAC_inst_4/mac_operate_inst/U40/A1           |   v   | MAC_inst_4/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   0.937 |   44.191 | 
     | MAC_inst_4/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n63                    | AOI22_X1  | 0.376 |   1.313 |   44.567 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_4/mac_operate_inst/n63                    | NOR2_X1   | 0.001 |   1.314 |   44.568 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.090 |   1.404 |   44.658 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.404 |   44.658 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   1.635 |   44.889 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   1.635 |   44.889 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.416 |   2.052 |   45.306 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.052 |   45.306 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | FA_X1     | 0.319 |   2.371 |   45.625 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.371 |   45.625 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.396 |   2.767 |   46.021 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   2.767 |   46.021 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   2.828 |   46.081 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   2.828 |   46.081 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.325 |   3.152 |   46.406 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.152 |   46.406 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | INV_X1    | 0.061 |   3.213 |   46.467 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.213 |   46.467 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.278 |   3.491 |   46.745 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.491 |   46.745 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.279 |   3.771 |   47.024 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   3.771 |   47.025 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.278 |   4.049 |   47.303 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.049 |   47.303 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.327 |   47.581 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.328 |   47.581 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n2            | FA_X1     | 0.279 |   4.607 |   47.861 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U2/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n2            | FA_X1     | 0.000 |   4.607 |   47.861 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U2/S    |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[12]           | FA_X1     | 0.436 |   5.043 |   48.297 | 
     | MAC_inst_4/mac_operate_inst/U9/A             |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[12]           | INV_X1    | 0.000 |   5.043 |   48.297 | 
     | MAC_inst_4/mac_operate_inst/U9/ZN            |   v   | MAC_inst_4/mac_operate_inst/n6                     | INV_X1    | 0.043 |   5.086 |   48.340 | 
     | MAC_inst_4/mac_operate_inst/U72/A            |   v   | MAC_inst_4/mac_operate_inst/n6                     | XOR2_X1   | 0.000 |   5.086 |   48.340 | 
     | MAC_inst_4/mac_operate_inst/U72/Z            |   v   | MAC_inst_4/mac_operate_inst/N26                    | XOR2_X1   | 0.179 |   5.265 |   48.519 | 
     | MAC_inst_4/mac_operate_inst/U45/B1           |   v   | MAC_inst_4/mac_operate_inst/N26                    | AOI22_X1  | 0.000 |   5.265 |   48.519 | 
     | MAC_inst_4/mac_operate_inst/U45/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n56                    | AOI22_X1  | 0.176 |   5.442 |   48.696 | 
     | MAC_inst_4/mac_operate_inst/U43/A            |   ^   | MAC_inst_4/mac_operate_inst/n56                    | INV_X1    | 0.000 |   5.442 |   48.696 | 
     | MAC_inst_4/mac_operate_inst/U43/ZN           |   v   | MAC_inst_4/mac_operate_inst/n27                    | INV_X1    | 0.059 |   5.501 |   48.755 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_5/B   |   v   | MAC_inst_4/mac_operate_inst/n27                    | FA_X1     | 0.001 |   5.502 |   48.755 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.305 |   5.806 |   49.060 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   5.806 |   49.060 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.281 |   6.087 |   49.341 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.087 |   49.341 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_7/S   |   v   | MAC_inst_4/ac_sum_new[7]                           | FA_X1     | 0.352 |   6.439 |   49.693 | 
     | MAC_inst_4/U18/A                             |   v   | MAC_inst_4/ac_sum_new[7]                           | INV_X1    | 0.000 |   6.440 |   49.693 | 
     | MAC_inst_4/U18/ZN                            |   ^   | MAC_inst_4/n4                                      | INV_X1    | 0.082 |   6.522 |   49.776 | 
     | MAC_inst_4/U91/B2                            |   ^   | MAC_inst_4/n4                                      | OAI21_X1  | 0.000 |   6.522 |   49.776 | 
     | MAC_inst_4/U91/ZN                            |   v   | MAC_inst_4/n162                                    | OAI21_X1  | 0.047 |   6.570 |   49.823 | 
     | MAC_inst_4/data_out_reg_7_/D                 |   v   | MAC_inst_4/n162                                    | DFF_X1    | 0.000 |   6.570 |   49.823 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                               |       |       |        |       |  Time   |   Time   | 
     |-------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                           |   ^   | clk   |        |       |   0.000 |  -43.254 | 
     | MAC_inst_4/data_out_reg_7_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -43.254 | 
     +-------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin MAC_inst_1/data_out_reg_7_/CK 
Endpoint:   MAC_inst_1/data_out_reg_7_/D (v) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_1/op_1_reg_1_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.178
+ Phase Shift                  50.000
= Required Time                49.822
- Arrival Time                  6.567
= Slack Time                   43.256
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.256 | 
     | MAC_inst_1/op_1_reg_1_/CK                    |   ^   | clk                                                | DFF_X1    | 0.000 |   0.000 |   43.256 | 
     | MAC_inst_1/op_1_reg_1_/Q                     |   ^   | MAC_inst_1/op_1[1]                                 | DFF_X1    | 0.356 |   0.357 |   43.612 | 
     | MAC_inst_1/mac_operate_inst/U68/A2           |   ^   | MAC_inst_1/op_1[1]                                 | NOR2_X1   | 0.001 |   0.358 |   43.613 | 
     | MAC_inst_1/mac_operate_inst/U68/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.056 |   0.414 |   43.670 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.414 |   43.670 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.522 |   43.778 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.522 |   43.778 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   0.628 |   43.883 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   0.628 |   43.883 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.109 |   0.736 |   43.992 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/B            |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   0.737 |   43.992 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/Z            |   v   | MAC_inst_1/mac_operate_inst/N10                    | XOR2_X1   | 0.199 |   0.936 |   44.192 | 
     | MAC_inst_1/mac_operate_inst/U40/A1           |   v   | MAC_inst_1/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   0.936 |   44.192 | 
     | MAC_inst_1/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n44                    | AOI22_X1  | 0.375 |   1.312 |   44.567 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_1/mac_operate_inst/n44                    | NOR2_X1   | 0.000 |   1.312 |   44.568 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.091 |   1.403 |   44.659 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.404 |   44.659 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   1.636 |   44.892 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   1.636 |   44.892 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.417 |   2.053 |   45.309 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.053 |   45.309 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | FA_X1     | 0.318 |   2.371 |   45.627 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.371 |   45.627 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.386 |   2.757 |   46.012 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   2.757 |   46.013 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | INV_X1    | 0.059 |   2.816 |   46.071 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   2.816 |   46.072 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.321 |   3.137 |   46.393 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.137 |   46.393 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | INV_X1    | 0.057 |   3.194 |   46.450 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.194 |   46.450 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.280 |   3.475 |   46.730 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.475 |   46.731 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.282 |   3.757 |   47.013 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   3.757 |   47.013 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.279 |   4.037 |   47.292 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.037 |   47.292 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.315 |   47.570 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.315 |   47.571 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/S    |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | FA_X1     | 0.427 |   4.742 |   47.998 | 
     | MAC_inst_1/mac_operate_inst/U8/A             |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | INV_X1    | 0.000 |   4.742 |   47.998 | 
     | MAC_inst_1/mac_operate_inst/U8/ZN            |   v   | MAC_inst_1/mac_operate_inst/n5                     | INV_X1    | 0.038 |   4.780 |   48.036 | 
     | MAC_inst_1/mac_operate_inst/U74/A            |   v   | MAC_inst_1/mac_operate_inst/n5                     | XOR2_X1   | 0.000 |   4.780 |   48.036 | 
     | MAC_inst_1/mac_operate_inst/U74/Z            |   v   | MAC_inst_1/mac_operate_inst/N25                    | XOR2_X1   | 0.178 |   4.958 |   48.214 | 
     | MAC_inst_1/mac_operate_inst/U42/B1           |   v   | MAC_inst_1/mac_operate_inst/N25                    | AOI22_X1  | 0.000 |   4.958 |   48.214 | 
     | MAC_inst_1/mac_operate_inst/U42/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n52                    | AOI22_X1  | 0.182 |   5.140 |   48.396 | 
     | MAC_inst_1/mac_operate_inst/U41/A            |   ^   | MAC_inst_1/mac_operate_inst/n52                    | INV_X1    | 0.000 |   5.141 |   48.396 | 
     | MAC_inst_1/mac_operate_inst/U41/ZN           |   v   | MAC_inst_1/mac_operate_inst/n28                    | INV_X1    | 0.074 |   5.215 |   48.470 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/B   |   v   | MAC_inst_1/mac_operate_inst/n28                    | FA_X1     | 0.002 |   5.216 |   48.472 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.308 |   5.524 |   48.780 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_5/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.000 |   5.524 |   48.780 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.276 |   5.801 |   49.057 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   5.801 |   49.057 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.283 |   6.084 |   49.340 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.084 |   49.340 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_7/S   |   v   | MAC_inst_1/ac_sum_new[7]                           | FA_X1     | 0.352 |   6.436 |   49.692 | 
     | MAC_inst_1/U18/A                             |   v   | MAC_inst_1/ac_sum_new[7]                           | INV_X1    | 0.000 |   6.437 |   49.692 | 
     | MAC_inst_1/U18/ZN                            |   ^   | MAC_inst_1/n4                                      | INV_X1    | 0.082 |   6.519 |   49.774 | 
     | MAC_inst_1/U91/B2                            |   ^   | MAC_inst_1/n4                                      | OAI21_X1  | 0.000 |   6.519 |   49.775 | 
     | MAC_inst_1/U91/ZN                            |   v   | MAC_inst_1/n95                                     | OAI21_X1  | 0.048 |   6.567 |   49.822 | 
     | MAC_inst_1/data_out_reg_7_/D                 |   v   | MAC_inst_1/n95                                     | DFF_X1    | 0.000 |   6.567 |   49.822 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                               |       |       |        |       |  Time   |   Time   | 
     |-------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                           |   ^   | clk   |        |       |   0.000 |  -43.256 | 
     | MAC_inst_1/data_out_reg_7_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -43.256 | 
     +-------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin MAC_inst_3/data_out_reg_7_/CK 
Endpoint:   MAC_inst_3/data_out_reg_7_/D (v) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_3/op_1_reg_0_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.179
+ Phase Shift                  50.000
= Required Time                49.821
- Arrival Time                  6.534
= Slack Time                   43.287
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.287 | 
     | MAC_inst_3/op_1_reg_0_/CK                    |   ^   | clk                                                | DFF_X1    | 0.000 |   0.000 |   43.287 | 
     | MAC_inst_3/op_1_reg_0_/Q                     |   ^   | MAC_inst_3/op_1[0]                                 | DFF_X1    | 0.376 |   0.376 |   43.663 | 
     | MAC_inst_3/mac_operate_inst/U68/A1           |   ^   | MAC_inst_3/op_1[0]                                 | NOR2_X1   | 0.002 |   0.378 |   43.665 | 
     | MAC_inst_3/mac_operate_inst/U68/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.057 |   0.435 |   43.722 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.435 |   43.722 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.110 |   0.545 |   43.832 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.545 |   43.832 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   0.650 |   43.937 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   0.650 |   43.937 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.109 |   0.759 |   44.046 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/B            |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   0.759 |   44.046 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/Z            |   v   | MAC_inst_3/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   0.959 |   44.246 | 
     | MAC_inst_3/mac_operate_inst/U40/A1           |   v   | MAC_inst_3/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   0.959 |   44.246 | 
     | MAC_inst_3/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n63                    | AOI22_X1  | 0.393 |   1.353 |   44.639 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_3/mac_operate_inst/n63                    | NOR2_X1   | 0.002 |   1.355 |   44.641 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.089 |   1.444 |   44.731 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.444 |   44.731 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   1.676 |   44.963 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   1.676 |   44.963 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.416 |   2.092 |   45.379 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.093 |   45.379 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | FA_X1     | 0.319 |   2.411 |   45.698 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.411 |   45.698 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.382 |   2.794 |   46.080 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   2.794 |   46.080 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   2.854 |   46.140 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   2.854 |   46.141 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.312 |   3.165 |   46.452 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.166 |   46.452 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.222 |   46.509 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.222 |   46.509 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.276 |   3.498 |   46.785 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.499 |   46.785 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.276 |   3.775 |   47.061 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   3.775 |   47.062 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/S    |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[9]            | FA_X1     | 0.427 |   4.202 |   47.488 | 
     | MAC_inst_3/mac_operate_inst/U5/A             |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[9]            | INV_X1    | 0.000 |   4.202 |   47.488 | 
     | MAC_inst_3/mac_operate_inst/U5/ZN            |   v   | MAC_inst_3/mac_operate_inst/n3                     | INV_X1    | 0.038 |   4.240 |   47.526 | 
     | MAC_inst_3/mac_operate_inst/U78/A            |   v   | MAC_inst_3/mac_operate_inst/n3                     | XOR2_X1   | 0.000 |   4.240 |   47.526 | 
     | MAC_inst_3/mac_operate_inst/U78/Z            |   v   | MAC_inst_3/mac_operate_inst/N23                    | XOR2_X1   | 0.178 |   4.418 |   47.704 | 
     | MAC_inst_3/mac_operate_inst/U18/B1           |   v   | MAC_inst_3/mac_operate_inst/N23                    | AOI22_X1  | 0.000 |   4.418 |   47.704 | 
     | MAC_inst_3/mac_operate_inst/U18/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n35                    | AOI22_X1  | 0.162 |   4.580 |   47.867 | 
     | MAC_inst_3/mac_operate_inst/U17/A            |   ^   | MAC_inst_3/mac_operate_inst/n35                    | INV_X1    | 0.000 |   4.580 |   47.867 | 
     | MAC_inst_3/mac_operate_inst/U17/ZN           |   v   | MAC_inst_3/mac_operate_inst/n30                    | INV_X1    | 0.053 |   4.633 |   47.920 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_2/B   |   v   | MAC_inst_3/mac_operate_inst/n30                    | FA_X1     | 0.000 |   4.633 |   47.920 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_2/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[3]       | FA_X1     | 0.304 |   4.938 |   48.224 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_3/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[3]       | FA_X1     | 0.000 |   4.938 |   48.224 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_3/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[4]       | FA_X1     | 0.279 |   5.217 |   48.503 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_4/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[4]       | FA_X1     | 0.000 |   5.217 |   48.504 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_4/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.281 |   5.498 |   48.785 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_5/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.000 |   5.498 |   48.785 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.280 |   5.778 |   49.065 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   5.779 |   49.065 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.276 |   6.055 |   49.341 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.055 |   49.342 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_7/S   |   v   | MAC_inst_3/ac_sum_new[7]                           | FA_X1     | 0.350 |   6.405 |   49.692 | 
     | MAC_inst_3/U18/A                             |   v   | MAC_inst_3/ac_sum_new[7]                           | INV_X1    | 0.000 |   6.405 |   49.692 | 
     | MAC_inst_3/U18/ZN                            |   ^   | MAC_inst_3/n4                                      | INV_X1    | 0.080 |   6.485 |   49.772 | 
     | MAC_inst_3/U91/B2                            |   ^   | MAC_inst_3/n4                                      | OAI21_X1  | 0.000 |   6.485 |   49.772 | 
     | MAC_inst_3/U91/ZN                            |   v   | MAC_inst_3/n162                                    | OAI21_X1  | 0.049 |   6.534 |   49.821 | 
     | MAC_inst_3/data_out_reg_7_/D                 |   v   | MAC_inst_3/n162                                    | DFF_X1    | 0.000 |   6.534 |   49.821 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                               |       |       |        |       |  Time   |   Time   | 
     |-------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                           |   ^   | clk   |        |       |   0.000 |  -43.287 | 
     | MAC_inst_3/data_out_reg_7_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -43.287 | 
     +-------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin MAC_inst_2/data_out_reg_7_/CK 
Endpoint:   MAC_inst_2/data_out_reg_7_/D (^) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_2/op_1_reg_1_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.098
+ Phase Shift                  50.000
= Required Time                49.902
- Arrival Time                  6.607
= Slack Time                   43.296
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.296 | 
     | MAC_inst_2/op_1_reg_1_/CK                    |   ^   | clk                                                | DFF_X1    | 0.000 |   0.000 |   43.296 | 
     | MAC_inst_2/op_1_reg_1_/Q                     |   ^   | MAC_inst_2/op_1[1]                                 | DFF_X1    | 0.358 |   0.359 |   43.654 | 
     | MAC_inst_2/mac_operate_inst/U68/A2           |   ^   | MAC_inst_2/op_1[1]                                 | NOR2_X1   | 0.001 |   0.360 |   43.655 | 
     | MAC_inst_2/mac_operate_inst/U68/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.057 |   0.417 |   43.712 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.417 |   43.712 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.524 |   43.820 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.524 |   43.820 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.106 |   0.630 |   43.926 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   0.631 |   43.926 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.107 |   0.738 |   44.034 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/B            |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   0.738 |   44.034 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/Z            |   v   | MAC_inst_2/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   0.938 |   44.233 | 
     | MAC_inst_2/mac_operate_inst/U40/A1           |   v   | MAC_inst_2/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   0.938 |   44.234 | 
     | MAC_inst_2/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n63                    | AOI22_X1  | 0.382 |   1.320 |   44.616 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_2/mac_operate_inst/n63                    | NOR2_X1   | 0.002 |   1.322 |   44.618 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.088 |   1.410 |   44.706 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.410 |   44.706 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   1.642 |   44.937 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   1.642 |   44.937 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.413 |   2.055 |   45.351 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.055 |   45.351 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | FA_X1     | 0.316 |   2.371 |   45.667 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.371 |   45.667 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.407 |   2.778 |   46.073 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   2.778 |   46.074 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | INV_X1    | 0.062 |   2.839 |   46.135 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   2.840 |   46.135 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.318 |   3.158 |   46.453 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.158 |   46.454 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.214 |   46.510 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.215 |   46.510 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.279 |   3.493 |   46.789 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.494 |   46.789 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.279 |   3.773 |   47.068 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   3.773 |   47.069 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.278 |   4.051 |   47.347 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.052 |   47.347 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.283 |   4.334 |   47.630 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.335 |   47.630 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n2            | FA_X1     | 0.279 |   4.613 |   47.909 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U2/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n2            | FA_X1     | 0.000 |   4.613 |   47.909 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U2/S    |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[12]           | FA_X1     | 0.429 |   5.043 |   48.338 | 
     | MAC_inst_2/mac_operate_inst/U9/A             |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[12]           | INV_X1    | 0.000 |   5.043 |   48.338 | 
     | MAC_inst_2/mac_operate_inst/U9/ZN            |   v   | MAC_inst_2/mac_operate_inst/n6                     | INV_X1    | 0.041 |   5.084 |   48.379 | 
     | MAC_inst_2/mac_operate_inst/U72/A            |   v   | MAC_inst_2/mac_operate_inst/n6                     | XOR2_X1   | 0.000 |   5.084 |   48.379 | 
     | MAC_inst_2/mac_operate_inst/U72/Z            |   v   | MAC_inst_2/mac_operate_inst/N26                    | XOR2_X1   | 0.178 |   5.262 |   48.557 | 
     | MAC_inst_2/mac_operate_inst/U45/B1           |   v   | MAC_inst_2/mac_operate_inst/N26                    | AOI22_X1  | 0.000 |   5.262 |   48.558 | 
     | MAC_inst_2/mac_operate_inst/U45/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n56                    | AOI22_X1  | 0.159 |   5.421 |   48.716 | 
     | MAC_inst_2/mac_operate_inst/U43/A            |   ^   | MAC_inst_2/mac_operate_inst/n56                    | INV_X1    | 0.000 |   5.421 |   48.716 | 
     | MAC_inst_2/mac_operate_inst/U43/ZN           |   v   | MAC_inst_2/mac_operate_inst/n27                    | INV_X1    | 0.052 |   5.472 |   48.768 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_5/B   |   v   | MAC_inst_2/mac_operate_inst/n27                    | FA_X1     | 0.000 |   5.473 |   48.768 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.299 |   5.772 |   49.067 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   5.772 |   49.067 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_6/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.281 |   6.053 |   49.349 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_7/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[7]       | FA_X1     | 0.000 |   6.053 |   49.349 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_7/S   |   ^   | MAC_inst_2/ac_sum_new[7]                           | FA_X1     | 0.412 |   6.465 |   49.761 | 
     | MAC_inst_2/U18/A                             |   ^   | MAC_inst_2/ac_sum_new[7]                           | INV_X1    | 0.000 |   6.465 |   49.761 | 
     | MAC_inst_2/U18/ZN                            |   v   | MAC_inst_2/n5                                      | INV_X1    | 0.033 |   6.498 |   49.794 | 
     | MAC_inst_2/U91/B2                            |   v   | MAC_inst_2/n5                                      | OAI21_X1  | 0.000 |   6.498 |   49.794 | 
     | MAC_inst_2/U91/ZN                            |   ^   | MAC_inst_2/n163                                    | OAI21_X1  | 0.109 |   6.607 |   49.902 | 
     | MAC_inst_2/data_out_reg_7_/D                 |   ^   | MAC_inst_2/n163                                    | DFF_X1    | 0.000 |   6.607 |   49.902 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                               |       |       |        |       |  Time   |   Time   | 
     |-------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                           |   ^   | clk   |        |       |   0.000 |  -43.296 | 
     | MAC_inst_2/data_out_reg_7_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -43.296 | 
     +-------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin MAC_inst_4/ac_sum_old_reg_6_/CK 
Endpoint:   MAC_inst_4/ac_sum_old_reg_6_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_4/op_1_reg_1_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.109
+ Phase Shift                  50.000
= Required Time                49.891
- Arrival Time                  6.407
= Slack Time                   43.485
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.485 | 
     | MAC_inst_4/op_1_reg_1_/CK                    |   ^   | clk                                                | DFF_X1    | 0.000 |   0.000 |   43.485 | 
     | MAC_inst_4/op_1_reg_1_/Q                     |   ^   | MAC_inst_4/op_1[1]                                 | DFF_X1    | 0.356 |   0.356 |   43.841 | 
     | MAC_inst_4/mac_operate_inst/U68/A2           |   ^   | MAC_inst_4/op_1[1]                                 | NOR2_X1   | 0.001 |   0.358 |   43.842 | 
     | MAC_inst_4/mac_operate_inst/U68/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.056 |   0.414 |   43.899 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.414 |   43.899 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.522 |   44.007 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.522 |   44.007 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   0.627 |   44.112 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   0.627 |   44.112 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.109 |   0.736 |   44.221 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/B            |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   0.737 |   44.221 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/Z            |   v   | MAC_inst_4/mac_operate_inst/N10                    | XOR2_X1   | 0.201 |   0.937 |   44.422 | 
     | MAC_inst_4/mac_operate_inst/U40/A1           |   v   | MAC_inst_4/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   0.937 |   44.422 | 
     | MAC_inst_4/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n63                    | AOI22_X1  | 0.376 |   1.313 |   44.798 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_4/mac_operate_inst/n63                    | NOR2_X1   | 0.001 |   1.314 |   44.799 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.090 |   1.404 |   44.889 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.404 |   44.889 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   1.635 |   45.120 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   1.635 |   45.120 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.416 |   2.052 |   45.536 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.052 |   45.537 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | FA_X1     | 0.319 |   2.371 |   45.856 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.371 |   45.856 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.396 |   2.767 |   46.252 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   2.767 |   46.252 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   2.827 |   46.312 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   2.828 |   46.312 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.325 |   3.152 |   46.637 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.152 |   46.637 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | INV_X1    | 0.061 |   3.213 |   46.698 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.213 |   46.698 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.278 |   3.491 |   46.976 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.491 |   46.976 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.279 |   3.770 |   47.255 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   3.771 |   47.255 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.278 |   4.049 |   47.534 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.049 |   47.534 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.327 |   47.812 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.328 |   47.812 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n2            | FA_X1     | 0.279 |   4.607 |   48.091 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U2/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n2            | FA_X1     | 0.000 |   4.607 |   48.092 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U2/S    |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[12]           | FA_X1     | 0.436 |   5.043 |   48.528 | 
     | MAC_inst_4/mac_operate_inst/U9/A             |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[12]           | INV_X1    | 0.000 |   5.043 |   48.528 | 
     | MAC_inst_4/mac_operate_inst/U9/ZN            |   v   | MAC_inst_4/mac_operate_inst/n6                     | INV_X1    | 0.043 |   5.086 |   48.571 | 
     | MAC_inst_4/mac_operate_inst/U72/A            |   v   | MAC_inst_4/mac_operate_inst/n6                     | XOR2_X1   | 0.000 |   5.086 |   48.571 | 
     | MAC_inst_4/mac_operate_inst/U72/Z            |   v   | MAC_inst_4/mac_operate_inst/N26                    | XOR2_X1   | 0.179 |   5.265 |   48.750 | 
     | MAC_inst_4/mac_operate_inst/U45/B1           |   v   | MAC_inst_4/mac_operate_inst/N26                    | AOI22_X1  | 0.000 |   5.265 |   48.750 | 
     | MAC_inst_4/mac_operate_inst/U45/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n56                    | AOI22_X1  | 0.176 |   5.442 |   48.927 | 
     | MAC_inst_4/mac_operate_inst/U43/A            |   ^   | MAC_inst_4/mac_operate_inst/n56                    | INV_X1    | 0.000 |   5.442 |   48.927 | 
     | MAC_inst_4/mac_operate_inst/U43/ZN           |   v   | MAC_inst_4/mac_operate_inst/n27                    | INV_X1    | 0.059 |   5.501 |   48.986 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_5/B   |   v   | MAC_inst_4/mac_operate_inst/n27                    | FA_X1     | 0.001 |   5.501 |   48.986 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.305 |   5.806 |   49.291 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   5.806 |   49.291 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_6/S   |   ^   | MAC_inst_4/ac_sum_new[6]                           | FA_X1     | 0.410 |   6.217 |   49.701 | 
     | MAC_inst_4/U19/A                             |   ^   | MAC_inst_4/ac_sum_new[6]                           | INV_X1    | 0.000 |   6.217 |   49.701 | 
     | MAC_inst_4/U19/ZN                            |   v   | MAC_inst_4/n5                                      | INV_X1    | 0.036 |   6.253 |   49.738 | 
     | MAC_inst_4/U31/B2                            |   v   | MAC_inst_4/n5                                      | OAI22_X1  | 0.000 |   6.253 |   49.738 | 
     | MAC_inst_4/U31/ZN                            |   ^   | MAC_inst_4/n151                                    | OAI22_X1  | 0.153 |   6.407 |   49.891 | 
     | MAC_inst_4/ac_sum_old_reg_6_/D               |   ^   | MAC_inst_4/n151                                    | DFF_X1    | 0.000 |   6.407 |   49.891 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                 |       |       |        |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                             |   ^   | clk   |        |       |   0.000 |  -43.485 | 
     | MAC_inst_4/ac_sum_old_reg_6_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -43.485 | 
     +---------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin MAC_inst_1/ac_sum_old_reg_6_/CK 
Endpoint:   MAC_inst_1/ac_sum_old_reg_6_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_1/op_1_reg_1_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.106
+ Phase Shift                  50.000
= Required Time                49.894
- Arrival Time                  6.392
= Slack Time                   43.503
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.503 | 
     | MAC_inst_1/op_1_reg_1_/CK                    |   ^   | clk                                                | DFF_X1    | 0.000 |   0.000 |   43.503 | 
     | MAC_inst_1/op_1_reg_1_/Q                     |   ^   | MAC_inst_1/op_1[1]                                 | DFF_X1    | 0.356 |   0.357 |   43.859 | 
     | MAC_inst_1/mac_operate_inst/U68/A2           |   ^   | MAC_inst_1/op_1[1]                                 | NOR2_X1   | 0.001 |   0.358 |   43.860 | 
     | MAC_inst_1/mac_operate_inst/U68/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.056 |   0.414 |   43.917 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.414 |   43.917 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.522 |   44.025 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.522 |   44.025 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   0.628 |   44.130 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   0.628 |   44.130 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.109 |   0.736 |   44.239 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/B            |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   0.736 |   44.239 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/Z            |   v   | MAC_inst_1/mac_operate_inst/N10                    | XOR2_X1   | 0.199 |   0.936 |   44.439 | 
     | MAC_inst_1/mac_operate_inst/U40/A1           |   v   | MAC_inst_1/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   0.936 |   44.439 | 
     | MAC_inst_1/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n44                    | AOI22_X1  | 0.375 |   1.311 |   44.814 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_1/mac_operate_inst/n44                    | NOR2_X1   | 0.000 |   1.312 |   44.815 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.091 |   1.403 |   44.906 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.404 |   44.906 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   1.636 |   45.138 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   1.636 |   45.139 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.417 |   2.053 |   45.556 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.053 |   45.556 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | FA_X1     | 0.318 |   2.371 |   45.873 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.371 |   45.874 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.386 |   2.757 |   46.259 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   2.757 |   46.259 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | INV_X1    | 0.059 |   2.816 |   46.318 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   2.816 |   46.318 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.321 |   3.137 |   46.640 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.137 |   46.640 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | INV_X1    | 0.057 |   3.194 |   46.696 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.194 |   46.697 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.280 |   3.474 |   46.977 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.475 |   46.977 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.282 |   3.757 |   47.260 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   3.757 |   47.260 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.279 |   4.036 |   47.539 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.037 |   47.539 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.315 |   47.817 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.315 |   47.817 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/S    |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | FA_X1     | 0.427 |   4.742 |   48.245 | 
     | MAC_inst_1/mac_operate_inst/U8/A             |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | INV_X1    | 0.000 |   4.742 |   48.245 | 
     | MAC_inst_1/mac_operate_inst/U8/ZN            |   v   | MAC_inst_1/mac_operate_inst/n5                     | INV_X1    | 0.038 |   4.780 |   48.283 | 
     | MAC_inst_1/mac_operate_inst/U74/A            |   v   | MAC_inst_1/mac_operate_inst/n5                     | XOR2_X1   | 0.000 |   4.780 |   48.283 | 
     | MAC_inst_1/mac_operate_inst/U74/Z            |   v   | MAC_inst_1/mac_operate_inst/N25                    | XOR2_X1   | 0.178 |   4.958 |   48.461 | 
     | MAC_inst_1/mac_operate_inst/U42/B1           |   v   | MAC_inst_1/mac_operate_inst/N25                    | AOI22_X1  | 0.000 |   4.958 |   48.461 | 
     | MAC_inst_1/mac_operate_inst/U42/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n52                    | AOI22_X1  | 0.182 |   5.140 |   48.643 | 
     | MAC_inst_1/mac_operate_inst/U41/A            |   ^   | MAC_inst_1/mac_operate_inst/n52                    | INV_X1    | 0.000 |   5.141 |   48.643 | 
     | MAC_inst_1/mac_operate_inst/U41/ZN           |   v   | MAC_inst_1/mac_operate_inst/n28                    | INV_X1    | 0.074 |   5.215 |   48.717 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/B   |   v   | MAC_inst_1/mac_operate_inst/n28                    | FA_X1     | 0.002 |   5.216 |   48.719 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.308 |   5.524 |   49.027 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_5/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.000 |   5.524 |   49.027 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.276 |   5.801 |   49.303 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   5.801 |   49.304 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_6/S   |   ^   | MAC_inst_1/ac_sum_new[6]                           | FA_X1     | 0.411 |   6.212 |   49.715 | 
     | MAC_inst_1/U19/A                             |   ^   | MAC_inst_1/ac_sum_new[6]                           | INV_X1    | 0.000 |   6.212 |   49.715 | 
     | MAC_inst_1/U19/ZN                            |   v   | MAC_inst_1/n5                                      | INV_X1    | 0.033 |   6.245 |   49.748 | 
     | MAC_inst_1/U31/B2                            |   v   | MAC_inst_1/n5                                      | OAI22_X1  | 0.000 |   6.245 |   49.748 | 
     | MAC_inst_1/U31/ZN                            |   ^   | MAC_inst_1/n106                                    | OAI22_X1  | 0.146 |   6.392 |   49.894 | 
     | MAC_inst_1/ac_sum_old_reg_6_/D               |   ^   | MAC_inst_1/n106                                    | DFF_X1    | 0.000 |   6.392 |   49.894 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                 |       |       |        |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                             |   ^   | clk   |        |       |   0.000 |  -43.503 | 
     | MAC_inst_1/ac_sum_old_reg_6_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -43.503 | 
     +---------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin MAC_inst_3/ac_sum_old_reg_6_/CK 
Endpoint:   MAC_inst_3/ac_sum_old_reg_6_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_3/op_1_reg_0_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.106
+ Phase Shift                  50.000
= Required Time                49.894
- Arrival Time                  6.371
= Slack Time                   43.523
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.523 | 
     | MAC_inst_3/op_1_reg_0_/CK                    |   ^   | clk                                                | DFF_X1    | 0.000 |   0.000 |   43.523 | 
     | MAC_inst_3/op_1_reg_0_/Q                     |   ^   | MAC_inst_3/op_1[0]                                 | DFF_X1    | 0.376 |   0.376 |   43.899 | 
     | MAC_inst_3/mac_operate_inst/U68/A1           |   ^   | MAC_inst_3/op_1[0]                                 | NOR2_X1   | 0.002 |   0.378 |   43.901 | 
     | MAC_inst_3/mac_operate_inst/U68/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.057 |   0.435 |   43.958 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.435 |   43.958 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.110 |   0.545 |   44.068 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.545 |   44.068 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   0.650 |   44.173 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   0.650 |   44.173 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.109 |   0.759 |   44.282 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/B            |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   0.759 |   44.282 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/Z            |   v   | MAC_inst_3/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   0.959 |   44.482 | 
     | MAC_inst_3/mac_operate_inst/U40/A1           |   v   | MAC_inst_3/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   0.959 |   44.482 | 
     | MAC_inst_3/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n63                    | AOI22_X1  | 0.393 |   1.352 |   44.875 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_3/mac_operate_inst/n63                    | NOR2_X1   | 0.002 |   1.355 |   44.878 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.089 |   1.444 |   44.967 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.444 |   44.967 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   1.676 |   45.199 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   1.676 |   45.199 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.416 |   2.092 |   45.615 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.092 |   45.615 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | FA_X1     | 0.319 |   2.411 |   45.934 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.411 |   45.934 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.382 |   2.794 |   46.316 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   2.794 |   46.317 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   2.854 |   46.377 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   2.854 |   46.377 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.312 |   3.165 |   46.688 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.165 |   46.688 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.222 |   46.745 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.222 |   46.745 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.276 |   3.498 |   47.021 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.498 |   47.021 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.276 |   3.775 |   47.298 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   3.775 |   47.298 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/S    |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[9]            | FA_X1     | 0.427 |   4.201 |   47.724 | 
     | MAC_inst_3/mac_operate_inst/U5/A             |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[9]            | INV_X1    | 0.000 |   4.202 |   47.725 | 
     | MAC_inst_3/mac_operate_inst/U5/ZN            |   v   | MAC_inst_3/mac_operate_inst/n3                     | INV_X1    | 0.038 |   4.239 |   47.762 | 
     | MAC_inst_3/mac_operate_inst/U78/A            |   v   | MAC_inst_3/mac_operate_inst/n3                     | XOR2_X1   | 0.000 |   4.240 |   47.763 | 
     | MAC_inst_3/mac_operate_inst/U78/Z            |   v   | MAC_inst_3/mac_operate_inst/N23                    | XOR2_X1   | 0.178 |   4.417 |   47.940 | 
     | MAC_inst_3/mac_operate_inst/U18/B1           |   v   | MAC_inst_3/mac_operate_inst/N23                    | AOI22_X1  | 0.000 |   4.417 |   47.940 | 
     | MAC_inst_3/mac_operate_inst/U18/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n35                    | AOI22_X1  | 0.162 |   4.580 |   48.103 | 
     | MAC_inst_3/mac_operate_inst/U17/A            |   ^   | MAC_inst_3/mac_operate_inst/n35                    | INV_X1    | 0.000 |   4.580 |   48.103 | 
     | MAC_inst_3/mac_operate_inst/U17/ZN           |   v   | MAC_inst_3/mac_operate_inst/n30                    | INV_X1    | 0.053 |   4.633 |   48.156 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_2/B   |   v   | MAC_inst_3/mac_operate_inst/n30                    | FA_X1     | 0.000 |   4.633 |   48.156 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_2/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[3]       | FA_X1     | 0.304 |   4.937 |   48.460 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_3/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[3]       | FA_X1     | 0.000 |   4.938 |   48.461 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_3/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[4]       | FA_X1     | 0.279 |   5.217 |   48.740 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_4/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[4]       | FA_X1     | 0.000 |   5.217 |   48.740 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_4/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.281 |   5.498 |   49.021 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_5/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.000 |   5.498 |   49.021 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.280 |   5.778 |   49.301 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   5.778 |   49.301 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_6/S   |   ^   | MAC_inst_3/ac_sum_new[6]                           | FA_X1     | 0.414 |   6.192 |   49.715 | 
     | MAC_inst_3/U19/A                             |   ^   | MAC_inst_3/ac_sum_new[6]                           | INV_X1    | 0.000 |   6.192 |   49.715 | 
     | MAC_inst_3/U19/ZN                            |   v   | MAC_inst_3/n5                                      | INV_X1    | 0.034 |   6.226 |   49.749 | 
     | MAC_inst_3/U31/B2                            |   v   | MAC_inst_3/n5                                      | OAI22_X1  | 0.000 |   6.226 |   49.749 | 
     | MAC_inst_3/U31/ZN                            |   ^   | MAC_inst_3/n151                                    | OAI22_X1  | 0.145 |   6.371 |   49.894 | 
     | MAC_inst_3/ac_sum_old_reg_6_/D               |   ^   | MAC_inst_3/n151                                    | DFF_X1    | 0.000 |   6.371 |   49.894 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                 |       |       |        |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                             |   ^   | clk   |        |       |   0.000 |  -43.523 | 
     | MAC_inst_3/ac_sum_old_reg_6_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -43.523 | 
     +---------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin MAC_inst_4/data_out_reg_6_/CK 
Endpoint:   MAC_inst_4/data_out_reg_6_/D (v) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_4/op_1_reg_1_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.176
+ Phase Shift                  50.000
= Required Time                49.824
- Arrival Time                  6.291
= Slack Time                   43.533
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.533 | 
     | MAC_inst_4/op_1_reg_1_/CK                    |   ^   | clk                                                | DFF_X1    | 0.000 |   0.000 |   43.533 | 
     | MAC_inst_4/op_1_reg_1_/Q                     |   ^   | MAC_inst_4/op_1[1]                                 | DFF_X1    | 0.356 |   0.356 |   43.889 | 
     | MAC_inst_4/mac_operate_inst/U68/A2           |   ^   | MAC_inst_4/op_1[1]                                 | NOR2_X1   | 0.001 |   0.358 |   43.890 | 
     | MAC_inst_4/mac_operate_inst/U68/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.056 |   0.414 |   43.947 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.414 |   43.947 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.522 |   44.055 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.522 |   44.055 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   0.627 |   44.160 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   0.627 |   44.160 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.109 |   0.736 |   44.269 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/B            |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   0.737 |   44.269 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/Z            |   v   | MAC_inst_4/mac_operate_inst/N10                    | XOR2_X1   | 0.201 |   0.937 |   44.470 | 
     | MAC_inst_4/mac_operate_inst/U40/A1           |   v   | MAC_inst_4/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   0.937 |   44.470 | 
     | MAC_inst_4/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n63                    | AOI22_X1  | 0.376 |   1.313 |   44.846 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_4/mac_operate_inst/n63                    | NOR2_X1   | 0.001 |   1.314 |   44.847 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.090 |   1.404 |   44.937 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.404 |   44.937 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   1.635 |   45.168 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   1.635 |   45.168 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.416 |   2.052 |   45.584 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.052 |   45.585 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | FA_X1     | 0.319 |   2.371 |   45.904 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.371 |   45.904 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.396 |   2.767 |   46.300 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   2.767 |   46.300 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   2.828 |   46.360 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   2.828 |   46.360 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.325 |   3.152 |   46.685 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.152 |   46.685 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | INV_X1    | 0.061 |   3.213 |   46.746 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.213 |   46.746 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.278 |   3.491 |   47.024 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.491 |   47.024 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.279 |   3.771 |   47.303 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   3.771 |   47.303 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.278 |   4.049 |   47.582 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.049 |   47.582 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.327 |   47.860 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.328 |   47.860 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n2            | FA_X1     | 0.279 |   4.607 |   48.139 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U2/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n2            | FA_X1     | 0.000 |   4.607 |   48.140 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U2/S    |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[12]           | FA_X1     | 0.436 |   5.043 |   48.576 | 
     | MAC_inst_4/mac_operate_inst/U9/A             |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[12]           | INV_X1    | 0.000 |   5.043 |   48.576 | 
     | MAC_inst_4/mac_operate_inst/U9/ZN            |   v   | MAC_inst_4/mac_operate_inst/n6                     | INV_X1    | 0.043 |   5.086 |   48.619 | 
     | MAC_inst_4/mac_operate_inst/U72/A            |   v   | MAC_inst_4/mac_operate_inst/n6                     | XOR2_X1   | 0.000 |   5.086 |   48.619 | 
     | MAC_inst_4/mac_operate_inst/U72/Z            |   v   | MAC_inst_4/mac_operate_inst/N26                    | XOR2_X1   | 0.179 |   5.265 |   48.798 | 
     | MAC_inst_4/mac_operate_inst/U45/B1           |   v   | MAC_inst_4/mac_operate_inst/N26                    | AOI22_X1  | 0.000 |   5.265 |   48.798 | 
     | MAC_inst_4/mac_operate_inst/U45/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n56                    | AOI22_X1  | 0.176 |   5.442 |   48.975 | 
     | MAC_inst_4/mac_operate_inst/U43/A            |   ^   | MAC_inst_4/mac_operate_inst/n56                    | INV_X1    | 0.000 |   5.442 |   48.975 | 
     | MAC_inst_4/mac_operate_inst/U43/ZN           |   v   | MAC_inst_4/mac_operate_inst/n27                    | INV_X1    | 0.059 |   5.501 |   49.034 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_5/B   |   v   | MAC_inst_4/mac_operate_inst/n27                    | FA_X1     | 0.001 |   5.502 |   49.034 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.305 |   5.806 |   49.339 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   5.806 |   49.339 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_6/S   |   v   | MAC_inst_4/ac_sum_new[6]                           | FA_X1     | 0.349 |   6.155 |   49.688 | 
     | MAC_inst_4/U19/A                             |   v   | MAC_inst_4/ac_sum_new[6]                           | INV_X1    | 0.000 |   6.155 |   49.688 | 
     | MAC_inst_4/U19/ZN                            |   ^   | MAC_inst_4/n5                                      | INV_X1    | 0.087 |   6.242 |   49.775 | 
     | MAC_inst_4/U93/B2                            |   ^   | MAC_inst_4/n5                                      | OAI21_X1  | 0.000 |   6.242 |   49.775 | 
     | MAC_inst_4/U93/ZN                            |   v   | MAC_inst_4/n161                                    | OAI21_X1  | 0.049 |   6.291 |   49.824 | 
     | MAC_inst_4/data_out_reg_6_/D                 |   v   | MAC_inst_4/n161                                    | DFF_X1    | 0.000 |   6.291 |   49.824 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                               |       |       |        |       |  Time   |   Time   | 
     |-------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                           |   ^   | clk   |        |       |   0.000 |  -43.533 | 
     | MAC_inst_4/data_out_reg_6_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -43.533 | 
     +-------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin MAC_inst_2/ac_sum_old_reg_6_/CK 
Endpoint:   MAC_inst_2/ac_sum_old_reg_6_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_2/op_1_reg_1_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.106
+ Phase Shift                  50.000
= Required Time                49.894
- Arrival Time                  6.360
= Slack Time                   43.534
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.534 | 
     | MAC_inst_2/op_1_reg_1_/CK                    |   ^   | clk                                                | DFF_X1    | 0.000 |   0.000 |   43.534 | 
     | MAC_inst_2/op_1_reg_1_/Q                     |   ^   | MAC_inst_2/op_1[1]                                 | DFF_X1    | 0.358 |   0.359 |   43.893 | 
     | MAC_inst_2/mac_operate_inst/U68/A2           |   ^   | MAC_inst_2/op_1[1]                                 | NOR2_X1   | 0.001 |   0.360 |   43.894 | 
     | MAC_inst_2/mac_operate_inst/U68/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.057 |   0.417 |   43.951 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.417 |   43.951 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.524 |   44.059 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.524 |   44.059 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.106 |   0.630 |   44.165 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   0.631 |   44.165 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.107 |   0.738 |   44.272 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/B            |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   0.738 |   44.272 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/Z            |   v   | MAC_inst_2/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   0.938 |   44.472 | 
     | MAC_inst_2/mac_operate_inst/U40/A1           |   v   | MAC_inst_2/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   0.938 |   44.472 | 
     | MAC_inst_2/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n63                    | AOI22_X1  | 0.382 |   1.320 |   44.854 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_2/mac_operate_inst/n63                    | NOR2_X1   | 0.002 |   1.322 |   44.856 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.088 |   1.410 |   44.944 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.410 |   44.944 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   1.642 |   45.176 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   1.642 |   45.176 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.413 |   2.055 |   45.589 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.055 |   45.590 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | FA_X1     | 0.316 |   2.371 |   45.905 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.371 |   45.905 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.407 |   2.778 |   46.312 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   2.778 |   46.312 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | INV_X1    | 0.062 |   2.839 |   46.374 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   2.840 |   46.374 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.318 |   3.158 |   46.692 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.158 |   46.692 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.214 |   46.749 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.215 |   46.749 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.279 |   3.493 |   47.028 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.494 |   47.028 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.279 |   3.773 |   47.307 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   3.773 |   47.307 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.278 |   4.051 |   47.586 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.052 |   47.586 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.283 |   4.334 |   47.869 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.335 |   47.869 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n2            | FA_X1     | 0.279 |   4.613 |   48.148 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U2/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n2            | FA_X1     | 0.000 |   4.613 |   48.148 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U2/S    |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[12]           | FA_X1     | 0.429 |   5.043 |   48.577 | 
     | MAC_inst_2/mac_operate_inst/U9/A             |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[12]           | INV_X1    | 0.000 |   5.043 |   48.577 | 
     | MAC_inst_2/mac_operate_inst/U9/ZN            |   v   | MAC_inst_2/mac_operate_inst/n6                     | INV_X1    | 0.041 |   5.083 |   48.618 | 
     | MAC_inst_2/mac_operate_inst/U72/A            |   v   | MAC_inst_2/mac_operate_inst/n6                     | XOR2_X1   | 0.000 |   5.084 |   48.618 | 
     | MAC_inst_2/mac_operate_inst/U72/Z            |   v   | MAC_inst_2/mac_operate_inst/N26                    | XOR2_X1   | 0.178 |   5.262 |   48.796 | 
     | MAC_inst_2/mac_operate_inst/U45/B1           |   v   | MAC_inst_2/mac_operate_inst/N26                    | AOI22_X1  | 0.000 |   5.262 |   48.796 | 
     | MAC_inst_2/mac_operate_inst/U45/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n56                    | AOI22_X1  | 0.159 |   5.420 |   48.955 | 
     | MAC_inst_2/mac_operate_inst/U43/A            |   ^   | MAC_inst_2/mac_operate_inst/n56                    | INV_X1    | 0.000 |   5.421 |   48.955 | 
     | MAC_inst_2/mac_operate_inst/U43/ZN           |   v   | MAC_inst_2/mac_operate_inst/n27                    | INV_X1    | 0.052 |   5.472 |   49.007 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_5/B   |   v   | MAC_inst_2/mac_operate_inst/n27                    | FA_X1     | 0.000 |   5.473 |   49.007 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.299 |   5.772 |   49.306 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   5.772 |   49.306 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_6/S   |   ^   | MAC_inst_2/ac_sum_new[6]                           | FA_X1     | 0.408 |   6.180 |   49.714 | 
     | MAC_inst_2/U19/A                             |   ^   | MAC_inst_2/ac_sum_new[6]                           | INV_X1    | 0.000 |   6.180 |   49.714 | 
     | MAC_inst_2/U19/ZN                            |   v   | MAC_inst_2/n7                                      | INV_X1    | 0.033 |   6.213 |   49.747 | 
     | MAC_inst_2/U31/B2                            |   v   | MAC_inst_2/n7                                      | OAI22_X1  | 0.000 |   6.213 |   49.748 | 
     | MAC_inst_2/U31/ZN                            |   ^   | MAC_inst_2/n152                                    | OAI22_X1  | 0.147 |   6.360 |   49.894 | 
     | MAC_inst_2/ac_sum_old_reg_6_/D               |   ^   | MAC_inst_2/n152                                    | DFF_X1    | 0.000 |   6.360 |   49.894 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                 |       |       |        |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                             |   ^   | clk   |        |       |   0.000 |  -43.534 | 
     | MAC_inst_2/ac_sum_old_reg_6_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -43.534 | 
     +---------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin MAC_inst_1/data_out_reg_6_/CK 
Endpoint:   MAC_inst_1/data_out_reg_6_/D (v) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_1/op_1_reg_1_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.178
+ Phase Shift                  50.000
= Required Time                49.822
- Arrival Time                  6.274
= Slack Time                   43.548
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.548 | 
     | MAC_inst_1/op_1_reg_1_/CK                    |   ^   | clk                                                | DFF_X1    | 0.000 |   0.000 |   43.548 | 
     | MAC_inst_1/op_1_reg_1_/Q                     |   ^   | MAC_inst_1/op_1[1]                                 | DFF_X1    | 0.356 |   0.357 |   43.905 | 
     | MAC_inst_1/mac_operate_inst/U68/A2           |   ^   | MAC_inst_1/op_1[1]                                 | NOR2_X1   | 0.001 |   0.358 |   43.906 | 
     | MAC_inst_1/mac_operate_inst/U68/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.056 |   0.414 |   43.962 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.414 |   43.962 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.522 |   44.070 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.522 |   44.070 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   0.628 |   44.176 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   0.628 |   44.176 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.109 |   0.736 |   44.285 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/B            |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   0.737 |   44.285 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/Z            |   v   | MAC_inst_1/mac_operate_inst/N10                    | XOR2_X1   | 0.199 |   0.936 |   44.484 | 
     | MAC_inst_1/mac_operate_inst/U40/A1           |   v   | MAC_inst_1/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   0.936 |   44.484 | 
     | MAC_inst_1/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n44                    | AOI22_X1  | 0.375 |   1.312 |   44.860 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_1/mac_operate_inst/n44                    | NOR2_X1   | 0.000 |   1.312 |   44.860 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.091 |   1.403 |   44.952 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.404 |   44.952 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   1.636 |   45.184 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   1.636 |   45.184 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.417 |   2.053 |   45.601 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.053 |   45.602 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | FA_X1     | 0.318 |   2.371 |   45.919 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.371 |   45.919 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.386 |   2.757 |   46.305 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   2.757 |   46.305 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | INV_X1    | 0.059 |   2.816 |   46.364 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   2.816 |   46.364 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.321 |   3.137 |   46.685 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.137 |   46.685 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | INV_X1    | 0.057 |   3.194 |   46.742 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.194 |   46.742 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.280 |   3.475 |   47.023 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.475 |   47.023 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.282 |   3.757 |   47.305 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   3.757 |   47.306 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.279 |   4.037 |   47.585 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.037 |   47.585 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.315 |   47.863 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.315 |   47.863 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/S    |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | FA_X1     | 0.427 |   4.742 |   48.290 | 
     | MAC_inst_1/mac_operate_inst/U8/A             |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | INV_X1    | 0.000 |   4.742 |   48.291 | 
     | MAC_inst_1/mac_operate_inst/U8/ZN            |   v   | MAC_inst_1/mac_operate_inst/n5                     | INV_X1    | 0.038 |   4.780 |   48.328 | 
     | MAC_inst_1/mac_operate_inst/U74/A            |   v   | MAC_inst_1/mac_operate_inst/n5                     | XOR2_X1   | 0.000 |   4.780 |   48.328 | 
     | MAC_inst_1/mac_operate_inst/U74/Z            |   v   | MAC_inst_1/mac_operate_inst/N25                    | XOR2_X1   | 0.178 |   4.958 |   48.506 | 
     | MAC_inst_1/mac_operate_inst/U42/B1           |   v   | MAC_inst_1/mac_operate_inst/N25                    | AOI22_X1  | 0.000 |   4.958 |   48.506 | 
     | MAC_inst_1/mac_operate_inst/U42/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n52                    | AOI22_X1  | 0.182 |   5.140 |   48.689 | 
     | MAC_inst_1/mac_operate_inst/U41/A            |   ^   | MAC_inst_1/mac_operate_inst/n52                    | INV_X1    | 0.000 |   5.141 |   48.689 | 
     | MAC_inst_1/mac_operate_inst/U41/ZN           |   v   | MAC_inst_1/mac_operate_inst/n28                    | INV_X1    | 0.074 |   5.215 |   48.763 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/B   |   v   | MAC_inst_1/mac_operate_inst/n28                    | FA_X1     | 0.002 |   5.216 |   48.764 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.308 |   5.524 |   49.072 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_5/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.000 |   5.524 |   49.073 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.276 |   5.801 |   49.349 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   5.801 |   49.349 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_6/S   |   v   | MAC_inst_1/ac_sum_new[6]                           | FA_X1     | 0.351 |   6.152 |   49.700 | 
     | MAC_inst_1/U19/A                             |   v   | MAC_inst_1/ac_sum_new[6]                           | INV_X1    | 0.000 |   6.152 |   49.700 | 
     | MAC_inst_1/U19/ZN                            |   ^   | MAC_inst_1/n5                                      | INV_X1    | 0.076 |   6.228 |   49.776 | 
     | MAC_inst_1/U93/B2                            |   ^   | MAC_inst_1/n5                                      | OAI21_X1  | 0.000 |   6.228 |   49.776 | 
     | MAC_inst_1/U93/ZN                            |   v   | MAC_inst_1/n96                                     | OAI21_X1  | 0.045 |   6.274 |   49.822 | 
     | MAC_inst_1/data_out_reg_6_/D                 |   v   | MAC_inst_1/n96                                     | DFF_X1    | 0.000 |   6.274 |   49.822 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                               |       |       |        |       |  Time   |   Time   | 
     |-------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                           |   ^   | clk   |        |       |   0.000 |  -43.548 | 
     | MAC_inst_1/data_out_reg_6_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -43.548 | 
     +-------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin MAC_inst_3/data_out_reg_6_/CK 
Endpoint:   MAC_inst_3/data_out_reg_6_/D (v) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_3/op_1_reg_0_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.178
+ Phase Shift                  50.000
= Required Time                49.822
- Arrival Time                  6.257
= Slack Time                   43.565
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.565 | 
     | MAC_inst_3/op_1_reg_0_/CK                    |   ^   | clk                                                | DFF_X1    | 0.000 |   0.000 |   43.565 | 
     | MAC_inst_3/op_1_reg_0_/Q                     |   ^   | MAC_inst_3/op_1[0]                                 | DFF_X1    | 0.376 |   0.376 |   43.942 | 
     | MAC_inst_3/mac_operate_inst/U68/A1           |   ^   | MAC_inst_3/op_1[0]                                 | NOR2_X1   | 0.002 |   0.378 |   43.944 | 
     | MAC_inst_3/mac_operate_inst/U68/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.057 |   0.435 |   44.000 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.435 |   44.000 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.110 |   0.545 |   44.110 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.545 |   44.110 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   0.650 |   44.215 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   0.650 |   44.216 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.109 |   0.759 |   44.324 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/B            |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   0.759 |   44.325 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/Z            |   v   | MAC_inst_3/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   0.959 |   44.524 | 
     | MAC_inst_3/mac_operate_inst/U40/A1           |   v   | MAC_inst_3/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   0.959 |   44.524 | 
     | MAC_inst_3/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n63                    | AOI22_X1  | 0.393 |   1.353 |   44.918 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_3/mac_operate_inst/n63                    | NOR2_X1   | 0.002 |   1.355 |   44.920 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.089 |   1.444 |   45.009 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.444 |   45.009 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   1.676 |   45.241 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   1.676 |   45.241 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.416 |   2.092 |   45.657 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.093 |   45.658 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | FA_X1     | 0.319 |   2.411 |   45.976 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.411 |   45.976 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.382 |   2.794 |   46.359 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   2.794 |   46.359 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   2.854 |   46.419 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   2.854 |   46.419 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.312 |   3.165 |   46.731 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.166 |   46.731 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.222 |   46.787 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.222 |   46.787 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.276 |   3.498 |   47.063 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.499 |   47.064 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.276 |   3.775 |   47.340 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   3.775 |   47.340 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/S    |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[9]            | FA_X1     | 0.427 |   4.202 |   47.767 | 
     | MAC_inst_3/mac_operate_inst/U5/A             |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[9]            | INV_X1    | 0.000 |   4.202 |   47.767 | 
     | MAC_inst_3/mac_operate_inst/U5/ZN            |   v   | MAC_inst_3/mac_operate_inst/n3                     | INV_X1    | 0.038 |   4.240 |   47.805 | 
     | MAC_inst_3/mac_operate_inst/U78/A            |   v   | MAC_inst_3/mac_operate_inst/n3                     | XOR2_X1   | 0.000 |   4.240 |   47.805 | 
     | MAC_inst_3/mac_operate_inst/U78/Z            |   v   | MAC_inst_3/mac_operate_inst/N23                    | XOR2_X1   | 0.178 |   4.418 |   47.983 | 
     | MAC_inst_3/mac_operate_inst/U18/B1           |   v   | MAC_inst_3/mac_operate_inst/N23                    | AOI22_X1  | 0.000 |   4.418 |   47.983 | 
     | MAC_inst_3/mac_operate_inst/U18/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n35                    | AOI22_X1  | 0.162 |   4.580 |   48.145 | 
     | MAC_inst_3/mac_operate_inst/U17/A            |   ^   | MAC_inst_3/mac_operate_inst/n35                    | INV_X1    | 0.000 |   4.580 |   48.145 | 
     | MAC_inst_3/mac_operate_inst/U17/ZN           |   v   | MAC_inst_3/mac_operate_inst/n30                    | INV_X1    | 0.053 |   4.633 |   48.198 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_2/B   |   v   | MAC_inst_3/mac_operate_inst/n30                    | FA_X1     | 0.000 |   4.633 |   48.199 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_2/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[3]       | FA_X1     | 0.304 |   4.938 |   48.503 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_3/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[3]       | FA_X1     | 0.000 |   4.938 |   48.503 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_3/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[4]       | FA_X1     | 0.279 |   5.217 |   48.782 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_4/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[4]       | FA_X1     | 0.000 |   5.217 |   48.782 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_4/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.281 |   5.498 |   49.063 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_5/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.000 |   5.498 |   49.063 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.280 |   5.778 |   49.343 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   5.779 |   49.344 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_6/S   |   v   | MAC_inst_3/ac_sum_new[6]                           | FA_X1     | 0.353 |   6.132 |   49.697 | 
     | MAC_inst_3/U19/A                             |   v   | MAC_inst_3/ac_sum_new[6]                           | INV_X1    | 0.000 |   6.132 |   49.697 | 
     | MAC_inst_3/U19/ZN                            |   ^   | MAC_inst_3/n5                                      | INV_X1    | 0.078 |   6.210 |   49.775 | 
     | MAC_inst_3/U93/B2                            |   ^   | MAC_inst_3/n5                                      | OAI21_X1  | 0.000 |   6.210 |   49.775 | 
     | MAC_inst_3/U93/ZN                            |   v   | MAC_inst_3/n161                                    | OAI21_X1  | 0.046 |   6.257 |   49.822 | 
     | MAC_inst_3/data_out_reg_6_/D                 |   v   | MAC_inst_3/n161                                    | DFF_X1    | 0.000 |   6.257 |   49.822 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                               |       |       |        |       |  Time   |   Time   | 
     |-------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                           |   ^   | clk   |        |       |   0.000 |  -43.565 | 
     | MAC_inst_3/data_out_reg_6_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -43.565 | 
     +-------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin MAC_inst_2/data_out_reg_6_/CK 
Endpoint:   MAC_inst_2/data_out_reg_6_/D (v) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_2/op_1_reg_1_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.176
+ Phase Shift                  50.000
= Required Time                49.824
- Arrival Time                  6.243
= Slack Time                   43.581
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.581 | 
     | MAC_inst_2/op_1_reg_1_/CK                    |   ^   | clk                                                | DFF_X1    | 0.000 |   0.000 |   43.581 | 
     | MAC_inst_2/op_1_reg_1_/Q                     |   ^   | MAC_inst_2/op_1[1]                                 | DFF_X1    | 0.358 |   0.359 |   43.940 | 
     | MAC_inst_2/mac_operate_inst/U68/A2           |   ^   | MAC_inst_2/op_1[1]                                 | NOR2_X1   | 0.001 |   0.360 |   43.941 | 
     | MAC_inst_2/mac_operate_inst/U68/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.057 |   0.417 |   43.998 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.417 |   43.998 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.524 |   44.105 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.525 |   44.105 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.106 |   0.631 |   44.211 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   0.631 |   44.212 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.107 |   0.738 |   44.319 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/B            |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   0.738 |   44.319 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/Z            |   v   | MAC_inst_2/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   0.938 |   44.519 | 
     | MAC_inst_2/mac_operate_inst/U40/A1           |   v   | MAC_inst_2/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   0.938 |   44.519 | 
     | MAC_inst_2/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n63                    | AOI22_X1  | 0.382 |   1.320 |   44.901 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_2/mac_operate_inst/n63                    | NOR2_X1   | 0.002 |   1.322 |   44.903 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.088 |   1.410 |   44.991 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.410 |   44.991 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   1.642 |   45.223 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   1.642 |   45.223 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.413 |   2.055 |   45.636 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.055 |   45.636 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | FA_X1     | 0.316 |   2.371 |   45.952 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.371 |   45.952 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.407 |   2.778 |   46.359 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   2.778 |   46.359 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | INV_X1    | 0.062 |   2.840 |   46.420 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   2.840 |   46.421 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.318 |   3.158 |   46.739 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.158 |   46.739 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.215 |   46.795 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.215 |   46.796 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.279 |   3.493 |   47.074 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.494 |   47.075 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.279 |   3.773 |   47.354 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   3.773 |   47.354 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.278 |   4.052 |   47.632 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.052 |   47.633 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.283 |   4.334 |   47.915 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.335 |   47.916 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n2            | FA_X1     | 0.279 |   4.613 |   48.194 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U2/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n2            | FA_X1     | 0.000 |   4.614 |   48.194 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U2/S    |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[12]           | FA_X1     | 0.429 |   5.043 |   48.624 | 
     | MAC_inst_2/mac_operate_inst/U9/A             |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[12]           | INV_X1    | 0.000 |   5.043 |   48.624 | 
     | MAC_inst_2/mac_operate_inst/U9/ZN            |   v   | MAC_inst_2/mac_operate_inst/n6                     | INV_X1    | 0.041 |   5.084 |   48.665 | 
     | MAC_inst_2/mac_operate_inst/U72/A            |   v   | MAC_inst_2/mac_operate_inst/n6                     | XOR2_X1   | 0.000 |   5.084 |   48.665 | 
     | MAC_inst_2/mac_operate_inst/U72/Z            |   v   | MAC_inst_2/mac_operate_inst/N26                    | XOR2_X1   | 0.178 |   5.262 |   48.843 | 
     | MAC_inst_2/mac_operate_inst/U45/B1           |   v   | MAC_inst_2/mac_operate_inst/N26                    | AOI22_X1  | 0.000 |   5.262 |   48.843 | 
     | MAC_inst_2/mac_operate_inst/U45/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n56                    | AOI22_X1  | 0.159 |   5.421 |   49.001 | 
     | MAC_inst_2/mac_operate_inst/U43/A            |   ^   | MAC_inst_2/mac_operate_inst/n56                    | INV_X1    | 0.000 |   5.421 |   49.002 | 
     | MAC_inst_2/mac_operate_inst/U43/ZN           |   v   | MAC_inst_2/mac_operate_inst/n27                    | INV_X1    | 0.052 |   5.472 |   49.053 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_5/B   |   v   | MAC_inst_2/mac_operate_inst/n27                    | FA_X1     | 0.000 |   5.473 |   49.054 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_5/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.299 |   5.772 |   49.353 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_6/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[6]       | FA_X1     | 0.000 |   5.772 |   49.353 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_6/S   |   v   | MAC_inst_2/ac_sum_new[6]                           | FA_X1     | 0.347 |   6.119 |   49.700 | 
     | MAC_inst_2/U19/A                             |   v   | MAC_inst_2/ac_sum_new[6]                           | INV_X1    | 0.000 |   6.119 |   49.700 | 
     | MAC_inst_2/U19/ZN                            |   ^   | MAC_inst_2/n7                                      | INV_X1    | 0.078 |   6.196 |   49.777 | 
     | MAC_inst_2/U93/B2                            |   ^   | MAC_inst_2/n7                                      | OAI21_X1  | 0.000 |   6.197 |   49.778 | 
     | MAC_inst_2/U93/ZN                            |   v   | MAC_inst_2/n162                                    | OAI21_X1  | 0.047 |   6.243 |   49.824 | 
     | MAC_inst_2/data_out_reg_6_/D                 |   v   | MAC_inst_2/n162                                    | DFF_X1    | 0.000 |   6.243 |   49.824 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                               |       |       |        |       |  Time   |   Time   | 
     |-------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                           |   ^   | clk   |        |       |   0.000 |  -43.581 | 
     | MAC_inst_2/data_out_reg_6_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -43.581 | 
     +-------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin MAC_inst_1/ac_sum_old_reg_5_/CK 
Endpoint:   MAC_inst_1/ac_sum_old_reg_5_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_1/op_1_reg_1_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.106
+ Phase Shift                  50.000
= Required Time                49.894
- Arrival Time                  6.127
= Slack Time                   43.766
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.767 | 
     | MAC_inst_1/op_1_reg_1_/CK                    |   ^   | clk                                                | DFF_X1    | 0.000 |   0.000 |   43.767 | 
     | MAC_inst_1/op_1_reg_1_/Q                     |   ^   | MAC_inst_1/op_1[1]                                 | DFF_X1    | 0.356 |   0.357 |   44.123 | 
     | MAC_inst_1/mac_operate_inst/U68/A2           |   ^   | MAC_inst_1/op_1[1]                                 | NOR2_X1   | 0.001 |   0.358 |   44.124 | 
     | MAC_inst_1/mac_operate_inst/U68/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.056 |   0.414 |   44.180 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.414 |   44.181 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.522 |   44.288 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.522 |   44.289 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   0.628 |   44.394 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   0.628 |   44.394 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.109 |   0.736 |   44.503 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/B            |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   0.736 |   44.503 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/Z            |   v   | MAC_inst_1/mac_operate_inst/N10                    | XOR2_X1   | 0.199 |   0.936 |   44.702 | 
     | MAC_inst_1/mac_operate_inst/U40/A1           |   v   | MAC_inst_1/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   0.936 |   44.702 | 
     | MAC_inst_1/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n44                    | AOI22_X1  | 0.375 |   1.311 |   45.078 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_1/mac_operate_inst/n44                    | NOR2_X1   | 0.000 |   1.312 |   45.078 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.091 |   1.403 |   45.170 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.404 |   45.170 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   1.636 |   45.402 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   1.636 |   45.402 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.417 |   2.053 |   45.819 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.053 |   45.820 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | FA_X1     | 0.318 |   2.371 |   46.137 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.371 |   46.137 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.386 |   2.757 |   46.523 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   2.757 |   46.523 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | INV_X1    | 0.059 |   2.816 |   46.582 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   2.816 |   46.582 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.321 |   3.137 |   46.903 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.137 |   46.904 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | INV_X1    | 0.057 |   3.194 |   46.960 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.194 |   46.960 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.280 |   3.474 |   47.241 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.475 |   47.241 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.282 |   3.757 |   47.523 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   3.757 |   47.524 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.279 |   4.036 |   47.803 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.037 |   47.803 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.315 |   48.081 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.315 |   48.081 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/S    |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | FA_X1     | 0.427 |   4.742 |   48.509 | 
     | MAC_inst_1/mac_operate_inst/U8/A             |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | INV_X1    | 0.000 |   4.742 |   48.509 | 
     | MAC_inst_1/mac_operate_inst/U8/ZN            |   v   | MAC_inst_1/mac_operate_inst/n5                     | INV_X1    | 0.038 |   4.780 |   48.546 | 
     | MAC_inst_1/mac_operate_inst/U74/A            |   v   | MAC_inst_1/mac_operate_inst/n5                     | XOR2_X1   | 0.000 |   4.780 |   48.547 | 
     | MAC_inst_1/mac_operate_inst/U74/Z            |   v   | MAC_inst_1/mac_operate_inst/N25                    | XOR2_X1   | 0.178 |   4.958 |   48.724 | 
     | MAC_inst_1/mac_operate_inst/U42/B1           |   v   | MAC_inst_1/mac_operate_inst/N25                    | AOI22_X1  | 0.000 |   4.958 |   48.724 | 
     | MAC_inst_1/mac_operate_inst/U42/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n52                    | AOI22_X1  | 0.182 |   5.140 |   48.907 | 
     | MAC_inst_1/mac_operate_inst/U41/A            |   ^   | MAC_inst_1/mac_operate_inst/n52                    | INV_X1    | 0.000 |   5.141 |   48.907 | 
     | MAC_inst_1/mac_operate_inst/U41/ZN           |   v   | MAC_inst_1/mac_operate_inst/n28                    | INV_X1    | 0.074 |   5.215 |   48.981 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/B   |   v   | MAC_inst_1/mac_operate_inst/n28                    | FA_X1     | 0.002 |   5.216 |   48.982 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.308 |   5.524 |   49.291 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_5/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.000 |   5.524 |   49.291 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_5/S   |   ^   | MAC_inst_1/ac_sum_new[5]                           | FA_X1     | 0.413 |   5.937 |   49.703 | 
     | MAC_inst_1/U20/A                             |   ^   | MAC_inst_1/ac_sum_new[5]                           | INV_X1    | 0.000 |   5.937 |   49.703 | 
     | MAC_inst_1/U20/ZN                            |   v   | MAC_inst_1/n7                                      | INV_X1    | 0.040 |   5.977 |   49.743 | 
     | MAC_inst_1/U32/B2                            |   v   | MAC_inst_1/n7                                      | OAI22_X1  | 0.001 |   5.977 |   49.744 | 
     | MAC_inst_1/U32/ZN                            |   ^   | MAC_inst_1/n107                                    | OAI22_X1  | 0.150 |   6.127 |   49.893 | 
     | MAC_inst_1/ac_sum_old_reg_5_/D               |   ^   | MAC_inst_1/n107                                    | DFF_X1    | 0.000 |   6.127 |   49.894 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                 |       |       |        |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                             |   ^   | clk   |        |       |   0.000 |  -43.766 | 
     | MAC_inst_1/ac_sum_old_reg_5_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -43.766 | 
     +---------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin MAC_inst_4/ac_sum_old_reg_5_/CK 
Endpoint:   MAC_inst_4/ac_sum_old_reg_5_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_4/op_1_reg_1_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.107
+ Phase Shift                  50.000
= Required Time                49.893
- Arrival Time                  6.124
= Slack Time                   43.769
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.769 | 
     | MAC_inst_4/op_1_reg_1_/CK                    |   ^   | clk                                                | DFF_X1    | 0.000 |   0.000 |   43.769 | 
     | MAC_inst_4/op_1_reg_1_/Q                     |   ^   | MAC_inst_4/op_1[1]                                 | DFF_X1    | 0.356 |   0.356 |   44.125 | 
     | MAC_inst_4/mac_operate_inst/U68/A2           |   ^   | MAC_inst_4/op_1[1]                                 | NOR2_X1   | 0.001 |   0.358 |   44.126 | 
     | MAC_inst_4/mac_operate_inst/U68/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.056 |   0.414 |   44.183 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.414 |   44.183 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.522 |   44.291 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.522 |   44.291 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   0.627 |   44.396 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   0.627 |   44.396 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.109 |   0.736 |   44.505 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/B            |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   0.736 |   44.505 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/Z            |   v   | MAC_inst_4/mac_operate_inst/N10                    | XOR2_X1   | 0.201 |   0.937 |   44.706 | 
     | MAC_inst_4/mac_operate_inst/U40/A1           |   v   | MAC_inst_4/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   0.937 |   44.706 | 
     | MAC_inst_4/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n63                    | AOI22_X1  | 0.376 |   1.313 |   45.082 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_4/mac_operate_inst/n63                    | NOR2_X1   | 0.001 |   1.314 |   45.083 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.090 |   1.404 |   45.173 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.404 |   45.173 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   1.635 |   45.404 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   1.635 |   45.404 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.416 |   2.052 |   45.820 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.052 |   45.820 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | FA_X1     | 0.319 |   2.371 |   46.139 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.371 |   46.140 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.396 |   2.767 |   46.536 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   2.767 |   46.536 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   2.827 |   46.596 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   2.827 |   46.596 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.325 |   3.152 |   46.921 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.152 |   46.921 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | INV_X1    | 0.061 |   3.213 |   46.982 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.213 |   46.982 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.278 |   3.491 |   47.259 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.491 |   47.260 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.279 |   3.770 |   47.539 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   3.771 |   47.539 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.278 |   4.049 |   47.818 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.049 |   47.818 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.327 |   48.096 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.327 |   48.096 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n2            | FA_X1     | 0.279 |   4.607 |   48.375 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U2/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n2            | FA_X1     | 0.000 |   4.607 |   48.375 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U2/S    |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[12]           | FA_X1     | 0.436 |   5.043 |   48.811 | 
     | MAC_inst_4/mac_operate_inst/U9/A             |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[12]           | INV_X1    | 0.000 |   5.043 |   48.812 | 
     | MAC_inst_4/mac_operate_inst/U9/ZN            |   v   | MAC_inst_4/mac_operate_inst/n6                     | INV_X1    | 0.043 |   5.086 |   48.855 | 
     | MAC_inst_4/mac_operate_inst/U72/A            |   v   | MAC_inst_4/mac_operate_inst/n6                     | XOR2_X1   | 0.000 |   5.086 |   48.855 | 
     | MAC_inst_4/mac_operate_inst/U72/Z            |   v   | MAC_inst_4/mac_operate_inst/N26                    | XOR2_X1   | 0.179 |   5.265 |   49.034 | 
     | MAC_inst_4/mac_operate_inst/U45/B1           |   v   | MAC_inst_4/mac_operate_inst/N26                    | AOI22_X1  | 0.000 |   5.265 |   49.034 | 
     | MAC_inst_4/mac_operate_inst/U45/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n56                    | AOI22_X1  | 0.176 |   5.442 |   49.210 | 
     | MAC_inst_4/mac_operate_inst/U43/A            |   ^   | MAC_inst_4/mac_operate_inst/n56                    | INV_X1    | 0.000 |   5.442 |   49.211 | 
     | MAC_inst_4/mac_operate_inst/U43/ZN           |   v   | MAC_inst_4/mac_operate_inst/n27                    | INV_X1    | 0.059 |   5.501 |   49.270 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_5/B   |   v   | MAC_inst_4/mac_operate_inst/n27                    | FA_X1     | 0.001 |   5.501 |   49.270 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_5/S   |   ^   | MAC_inst_4/ac_sum_new[5]                           | FA_X1     | 0.436 |   5.937 |   49.706 | 
     | MAC_inst_4/U20/A                             |   ^   | MAC_inst_4/ac_sum_new[5]                           | INV_X1    | 0.000 |   5.937 |   49.706 | 
     | MAC_inst_4/U20/ZN                            |   v   | MAC_inst_4/n7                                      | INV_X1    | 0.037 |   5.974 |   49.743 | 
     | MAC_inst_4/U32/B2                            |   v   | MAC_inst_4/n7                                      | OAI22_X1  | 0.000 |   5.974 |   49.743 | 
     | MAC_inst_4/U32/ZN                            |   ^   | MAC_inst_4/n150                                    | OAI22_X1  | 0.150 |   6.124 |   49.893 | 
     | MAC_inst_4/ac_sum_old_reg_5_/D               |   ^   | MAC_inst_4/n150                                    | DFF_X1    | 0.000 |   6.124 |   49.893 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                 |       |       |        |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                             |   ^   | clk   |        |       |   0.000 |  -43.769 | 
     | MAC_inst_4/ac_sum_old_reg_5_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -43.769 | 
     +---------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin MAC_inst_1/data_out_reg_5_/CK 
Endpoint:   MAC_inst_1/data_out_reg_5_/D (v) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_1/op_1_reg_1_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.178
+ Phase Shift                  50.000
= Required Time                49.822
- Arrival Time                  6.023
= Slack Time                   43.800
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.800 | 
     | MAC_inst_1/op_1_reg_1_/CK                    |   ^   | clk                                                | DFF_X1    | 0.000 |   0.000 |   43.800 | 
     | MAC_inst_1/op_1_reg_1_/Q                     |   ^   | MAC_inst_1/op_1[1]                                 | DFF_X1    | 0.356 |   0.357 |   44.156 | 
     | MAC_inst_1/mac_operate_inst/U68/A2           |   ^   | MAC_inst_1/op_1[1]                                 | NOR2_X1   | 0.001 |   0.358 |   44.157 | 
     | MAC_inst_1/mac_operate_inst/U68/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.056 |   0.414 |   44.214 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.414 |   44.214 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.522 |   44.322 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.522 |   44.322 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   0.628 |   44.427 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   0.628 |   44.427 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.109 |   0.736 |   44.536 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/B            |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   0.737 |   44.536 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/Z            |   v   | MAC_inst_1/mac_operate_inst/N10                    | XOR2_X1   | 0.199 |   0.936 |   44.736 | 
     | MAC_inst_1/mac_operate_inst/U40/A1           |   v   | MAC_inst_1/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   0.936 |   44.736 | 
     | MAC_inst_1/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n44                    | AOI22_X1  | 0.375 |   1.312 |   45.111 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_1/mac_operate_inst/n44                    | NOR2_X1   | 0.000 |   1.312 |   45.112 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.091 |   1.403 |   45.203 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.404 |   45.203 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   1.636 |   45.435 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   1.636 |   45.436 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.417 |   2.053 |   45.853 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.053 |   45.853 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | FA_X1     | 0.318 |   2.371 |   46.171 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.371 |   46.171 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.386 |   2.757 |   46.556 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   2.757 |   46.556 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | INV_X1    | 0.059 |   2.816 |   46.615 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   2.816 |   46.615 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.321 |   3.137 |   46.937 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.137 |   46.937 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | INV_X1    | 0.057 |   3.194 |   46.994 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.194 |   46.994 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.280 |   3.475 |   47.274 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.475 |   47.274 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.282 |   3.757 |   47.557 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   3.757 |   47.557 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.279 |   4.037 |   47.836 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.037 |   47.836 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.315 |   48.114 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.315 |   48.114 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/S    |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | FA_X1     | 0.427 |   4.742 |   48.542 | 
     | MAC_inst_1/mac_operate_inst/U8/A             |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | INV_X1    | 0.000 |   4.742 |   48.542 | 
     | MAC_inst_1/mac_operate_inst/U8/ZN            |   v   | MAC_inst_1/mac_operate_inst/n5                     | INV_X1    | 0.038 |   4.780 |   48.580 | 
     | MAC_inst_1/mac_operate_inst/U74/A            |   v   | MAC_inst_1/mac_operate_inst/n5                     | XOR2_X1   | 0.000 |   4.780 |   48.580 | 
     | MAC_inst_1/mac_operate_inst/U74/Z            |   v   | MAC_inst_1/mac_operate_inst/N25                    | XOR2_X1   | 0.178 |   4.958 |   48.758 | 
     | MAC_inst_1/mac_operate_inst/U42/B1           |   v   | MAC_inst_1/mac_operate_inst/N25                    | AOI22_X1  | 0.000 |   4.958 |   48.758 | 
     | MAC_inst_1/mac_operate_inst/U42/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n52                    | AOI22_X1  | 0.182 |   5.140 |   48.940 | 
     | MAC_inst_1/mac_operate_inst/U41/A            |   ^   | MAC_inst_1/mac_operate_inst/n52                    | INV_X1    | 0.000 |   5.141 |   48.940 | 
     | MAC_inst_1/mac_operate_inst/U41/ZN           |   v   | MAC_inst_1/mac_operate_inst/n28                    | INV_X1    | 0.074 |   5.215 |   49.014 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/B   |   v   | MAC_inst_1/mac_operate_inst/n28                    | FA_X1     | 0.002 |   5.216 |   49.016 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/CO  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.308 |   5.524 |   49.324 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_5/CI  |   v   | MAC_inst_1/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.000 |   5.524 |   49.324 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_5/S   |   v   | MAC_inst_1/ac_sum_new[5]                           | FA_X1     | 0.352 |   5.877 |   49.676 | 
     | MAC_inst_1/U20/A                             |   v   | MAC_inst_1/ac_sum_new[5]                           | INV_X1    | 0.000 |   5.877 |   49.676 | 
     | MAC_inst_1/U20/ZN                            |   ^   | MAC_inst_1/n7                                      | INV_X1    | 0.094 |   5.971 |   49.770 | 
     | MAC_inst_1/U95/B2                            |   ^   | MAC_inst_1/n7                                      | OAI21_X1  | 0.001 |   5.971 |   49.771 | 
     | MAC_inst_1/U95/ZN                            |   v   | MAC_inst_1/n97                                     | OAI21_X1  | 0.052 |   6.023 |   49.822 | 
     | MAC_inst_1/data_out_reg_5_/D                 |   v   | MAC_inst_1/n97                                     | DFF_X1    | 0.000 |   6.023 |   49.822 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                               |       |       |        |       |  Time   |   Time   | 
     |-------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                           |   ^   | clk   |        |       |   0.000 |  -43.800 | 
     | MAC_inst_1/data_out_reg_5_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -43.800 | 
     +-------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin MAC_inst_3/ac_sum_old_reg_5_/CK 
Endpoint:   MAC_inst_3/ac_sum_old_reg_5_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_3/op_1_reg_0_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.106
+ Phase Shift                  50.000
= Required Time                49.894
- Arrival Time                  6.090
= Slack Time                   43.804
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.804 | 
     | MAC_inst_3/op_1_reg_0_/CK                    |   ^   | clk                                                | DFF_X1    | 0.000 |   0.000 |   43.804 | 
     | MAC_inst_3/op_1_reg_0_/Q                     |   ^   | MAC_inst_3/op_1[0]                                 | DFF_X1    | 0.376 |   0.376 |   44.180 | 
     | MAC_inst_3/mac_operate_inst/U68/A1           |   ^   | MAC_inst_3/op_1[0]                                 | NOR2_X1   | 0.002 |   0.378 |   44.182 | 
     | MAC_inst_3/mac_operate_inst/U68/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.057 |   0.435 |   44.239 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.435 |   44.239 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.110 |   0.545 |   44.349 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.545 |   44.349 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   0.650 |   44.454 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   0.650 |   44.454 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.109 |   0.759 |   44.563 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/B            |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   0.759 |   44.563 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/Z            |   v   | MAC_inst_3/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   0.959 |   44.763 | 
     | MAC_inst_3/mac_operate_inst/U40/A1           |   v   | MAC_inst_3/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   0.959 |   44.763 | 
     | MAC_inst_3/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n63                    | AOI22_X1  | 0.393 |   1.352 |   45.156 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_3/mac_operate_inst/n63                    | NOR2_X1   | 0.002 |   1.355 |   45.158 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.089 |   1.444 |   45.248 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.444 |   45.248 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   1.676 |   45.480 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   1.676 |   45.480 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.416 |   2.092 |   45.896 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.092 |   45.896 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | FA_X1     | 0.319 |   2.411 |   46.215 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.411 |   46.215 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.382 |   2.794 |   46.597 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   2.794 |   46.597 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   2.854 |   46.657 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   2.854 |   46.658 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.312 |   3.165 |   46.969 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.165 |   46.969 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.222 |   47.026 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.222 |   47.026 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.276 |   3.498 |   47.302 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.498 |   47.302 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.276 |   3.775 |   47.578 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   3.775 |   47.579 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/S    |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[9]            | FA_X1     | 0.427 |   4.202 |   48.005 | 
     | MAC_inst_3/mac_operate_inst/U5/A             |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[9]            | INV_X1    | 0.000 |   4.202 |   48.005 | 
     | MAC_inst_3/mac_operate_inst/U5/ZN            |   v   | MAC_inst_3/mac_operate_inst/n3                     | INV_X1    | 0.038 |   4.240 |   48.043 | 
     | MAC_inst_3/mac_operate_inst/U78/A            |   v   | MAC_inst_3/mac_operate_inst/n3                     | XOR2_X1   | 0.000 |   4.240 |   48.043 | 
     | MAC_inst_3/mac_operate_inst/U78/Z            |   v   | MAC_inst_3/mac_operate_inst/N23                    | XOR2_X1   | 0.178 |   4.417 |   48.221 | 
     | MAC_inst_3/mac_operate_inst/U18/B1           |   v   | MAC_inst_3/mac_operate_inst/N23                    | AOI22_X1  | 0.000 |   4.418 |   48.221 | 
     | MAC_inst_3/mac_operate_inst/U18/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n35                    | AOI22_X1  | 0.162 |   4.580 |   48.384 | 
     | MAC_inst_3/mac_operate_inst/U17/A            |   ^   | MAC_inst_3/mac_operate_inst/n35                    | INV_X1    | 0.000 |   4.580 |   48.384 | 
     | MAC_inst_3/mac_operate_inst/U17/ZN           |   v   | MAC_inst_3/mac_operate_inst/n30                    | INV_X1    | 0.053 |   4.633 |   48.437 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_2/B   |   v   | MAC_inst_3/mac_operate_inst/n30                    | FA_X1     | 0.000 |   4.633 |   48.437 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_2/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[3]       | FA_X1     | 0.304 |   4.937 |   48.741 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_3/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[3]       | FA_X1     | 0.000 |   4.938 |   48.741 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_3/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[4]       | FA_X1     | 0.279 |   5.217 |   49.020 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_4/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[4]       | FA_X1     | 0.000 |   5.217 |   49.021 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_4/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.281 |   5.498 |   49.302 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_5/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.000 |   5.498 |   49.302 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_5/S   |   ^   | MAC_inst_3/ac_sum_new[5]                           | FA_X1     | 0.410 |   5.908 |   49.712 | 
     | MAC_inst_3/U20/A                             |   ^   | MAC_inst_3/ac_sum_new[5]                           | INV_X1    | 0.000 |   5.908 |   49.712 | 
     | MAC_inst_3/U20/ZN                            |   v   | MAC_inst_3/n7                                      | INV_X1    | 0.034 |   5.942 |   49.746 | 
     | MAC_inst_3/U32/B2                            |   v   | MAC_inst_3/n7                                      | OAI22_X1  | 0.000 |   5.942 |   49.746 | 
     | MAC_inst_3/U32/ZN                            |   ^   | MAC_inst_3/n150                                    | OAI22_X1  | 0.147 |   6.090 |   49.894 | 
     | MAC_inst_3/ac_sum_old_reg_5_/D               |   ^   | MAC_inst_3/n150                                    | DFF_X1    | 0.000 |   6.090 |   49.894 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                 |       |       |        |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                             |   ^   | clk   |        |       |   0.000 |  -43.804 | 
     | MAC_inst_3/ac_sum_old_reg_5_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -43.804 | 
     +---------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin MAC_inst_2/ac_sum_old_reg_5_/CK 
Endpoint:   MAC_inst_2/ac_sum_old_reg_5_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_2/op_1_reg_1_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.108
+ Phase Shift                  50.000
= Required Time                49.892
- Arrival Time                  6.088
= Slack Time                   43.804
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.804 | 
     | MAC_inst_2/op_1_reg_1_/CK                    |   ^   | clk                                                | DFF_X1    | 0.000 |   0.000 |   43.804 | 
     | MAC_inst_2/op_1_reg_1_/Q                     |   ^   | MAC_inst_2/op_1[1]                                 | DFF_X1    | 0.358 |   0.359 |   44.163 | 
     | MAC_inst_2/mac_operate_inst/U68/A2           |   ^   | MAC_inst_2/op_1[1]                                 | NOR2_X1   | 0.001 |   0.360 |   44.164 | 
     | MAC_inst_2/mac_operate_inst/U68/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.057 |   0.417 |   44.221 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.417 |   44.221 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.524 |   44.329 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.524 |   44.329 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.106 |   0.630 |   44.435 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   0.631 |   44.435 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.107 |   0.738 |   44.542 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/B            |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   0.738 |   44.542 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/Z            |   v   | MAC_inst_2/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   0.938 |   44.742 | 
     | MAC_inst_2/mac_operate_inst/U40/A1           |   v   | MAC_inst_2/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   0.938 |   44.742 | 
     | MAC_inst_2/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n63                    | AOI22_X1  | 0.382 |   1.320 |   45.124 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_2/mac_operate_inst/n63                    | NOR2_X1   | 0.002 |   1.322 |   45.126 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.088 |   1.410 |   45.214 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.410 |   45.214 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   1.642 |   45.446 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   1.642 |   45.446 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.413 |   2.055 |   45.859 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.055 |   45.859 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | FA_X1     | 0.316 |   2.371 |   46.175 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.371 |   46.175 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.407 |   2.778 |   46.582 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   2.778 |   46.582 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | INV_X1    | 0.062 |   2.839 |   46.644 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   2.840 |   46.644 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.318 |   3.158 |   46.962 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.158 |   46.962 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.214 |   47.019 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.215 |   47.019 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.279 |   3.493 |   47.297 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.494 |   47.298 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.279 |   3.773 |   47.577 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   3.773 |   47.577 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.278 |   4.051 |   47.856 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.052 |   47.856 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.283 |   4.334 |   48.138 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.335 |   48.139 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/S    |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[11]           | FA_X1     | 0.429 |   4.764 |   48.568 | 
     | MAC_inst_2/mac_operate_inst/U8/A             |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[11]           | INV_X1    | 0.000 |   4.764 |   48.568 | 
     | MAC_inst_2/mac_operate_inst/U8/ZN            |   v   | MAC_inst_2/mac_operate_inst/n5                     | INV_X1    | 0.039 |   4.803 |   48.607 | 
     | MAC_inst_2/mac_operate_inst/U74/A            |   v   | MAC_inst_2/mac_operate_inst/n5                     | XOR2_X1   | 0.000 |   4.803 |   48.607 | 
     | MAC_inst_2/mac_operate_inst/U74/Z            |   v   | MAC_inst_2/mac_operate_inst/N25                    | XOR2_X1   | 0.178 |   4.981 |   48.785 | 
     | MAC_inst_2/mac_operate_inst/U42/B1           |   v   | MAC_inst_2/mac_operate_inst/N25                    | AOI22_X1  | 0.000 |   4.981 |   48.785 | 
     | MAC_inst_2/mac_operate_inst/U42/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n55                    | AOI22_X1  | 0.162 |   5.143 |   48.947 | 
     | MAC_inst_2/mac_operate_inst/U41/A            |   ^   | MAC_inst_2/mac_operate_inst/n55                    | INV_X1    | 0.000 |   5.143 |   48.947 | 
     | MAC_inst_2/mac_operate_inst/U41/ZN           |   v   | MAC_inst_2/mac_operate_inst/n28                    | INV_X1    | 0.051 |   5.194 |   48.998 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_4/B   |   v   | MAC_inst_2/mac_operate_inst/n28                    | FA_X1     | 0.000 |   5.194 |   48.999 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_4/CO  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.300 |   5.495 |   49.299 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_5/CI  |   v   | MAC_inst_2/mac_operate_inst/add_131/carry[5]       | FA_X1     | 0.000 |   5.495 |   49.299 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_5/S   |   ^   | MAC_inst_2/ac_sum_new[5]                           | FA_X1     | 0.410 |   5.905 |   49.709 | 
     | MAC_inst_2/U20/A                             |   ^   | MAC_inst_2/ac_sum_new[5]                           | INV_X1    | 0.000 |   5.905 |   49.709 | 
     | MAC_inst_2/U20/ZN                            |   v   | MAC_inst_2/n8                                      | INV_X1    | 0.033 |   5.937 |   49.741 | 
     | MAC_inst_2/U32/B2                            |   v   | MAC_inst_2/n8                                      | OAI22_X1  | 0.000 |   5.937 |   49.742 | 
     | MAC_inst_2/U32/ZN                            |   ^   | MAC_inst_2/n151                                    | OAI22_X1  | 0.151 |   6.088 |   49.892 | 
     | MAC_inst_2/ac_sum_old_reg_5_/D               |   ^   | MAC_inst_2/n151                                    | DFF_X1    | 0.000 |   6.088 |   49.892 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                 |       |       |        |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                             |   ^   | clk   |        |       |   0.000 |  -43.804 | 
     | MAC_inst_2/ac_sum_old_reg_5_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -43.804 | 
     +---------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin MAC_inst_4/data_out_reg_5_/CK 
Endpoint:   MAC_inst_4/data_out_reg_5_/D (v) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_4/op_1_reg_1_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.176
+ Phase Shift                  50.000
= Required Time                49.824
- Arrival Time                  6.017
= Slack Time                   43.806
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.806 | 
     | MAC_inst_4/op_1_reg_1_/CK                    |   ^   | clk                                                | DFF_X1    | 0.000 |   0.000 |   43.806 | 
     | MAC_inst_4/op_1_reg_1_/Q                     |   ^   | MAC_inst_4/op_1[1]                                 | DFF_X1    | 0.356 |   0.356 |   44.163 | 
     | MAC_inst_4/mac_operate_inst/U68/A2           |   ^   | MAC_inst_4/op_1[1]                                 | NOR2_X1   | 0.001 |   0.358 |   44.164 | 
     | MAC_inst_4/mac_operate_inst/U68/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.056 |   0.414 |   44.220 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.414 |   44.221 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.522 |   44.328 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.522 |   44.328 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   0.627 |   44.433 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   0.627 |   44.433 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.109 |   0.736 |   44.543 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/B            |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   0.737 |   44.543 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/Z            |   v   | MAC_inst_4/mac_operate_inst/N10                    | XOR2_X1   | 0.201 |   0.937 |   44.744 | 
     | MAC_inst_4/mac_operate_inst/U40/A1           |   v   | MAC_inst_4/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   0.937 |   44.744 | 
     | MAC_inst_4/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n63                    | AOI22_X1  | 0.376 |   1.313 |   45.119 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_4/mac_operate_inst/n63                    | NOR2_X1   | 0.001 |   1.314 |   45.120 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.090 |   1.404 |   45.210 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.404 |   45.211 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   1.635 |   45.441 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   1.635 |   45.442 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.416 |   2.052 |   45.858 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.052 |   45.858 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | FA_X1     | 0.319 |   2.371 |   46.177 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.371 |   46.177 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.396 |   2.767 |   46.573 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   2.767 |   46.574 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   2.827 |   46.634 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   2.828 |   46.634 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.325 |   3.152 |   46.958 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.152 |   46.959 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | INV_X1    | 0.061 |   3.213 |   47.019 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.213 |   47.019 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.278 |   3.491 |   47.297 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.491 |   47.297 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.279 |   3.770 |   47.577 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   3.771 |   47.577 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.278 |   4.049 |   47.855 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.049 |   47.856 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.327 |   48.134 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.327 |   48.134 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n2            | FA_X1     | 0.279 |   4.607 |   48.413 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U2/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n2            | FA_X1     | 0.000 |   4.607 |   48.413 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U2/S    |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[12]           | FA_X1     | 0.436 |   5.043 |   48.849 | 
     | MAC_inst_4/mac_operate_inst/U9/A             |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[12]           | INV_X1    | 0.000 |   5.043 |   48.849 | 
     | MAC_inst_4/mac_operate_inst/U9/ZN            |   v   | MAC_inst_4/mac_operate_inst/n6                     | INV_X1    | 0.043 |   5.086 |   48.892 | 
     | MAC_inst_4/mac_operate_inst/U72/A            |   v   | MAC_inst_4/mac_operate_inst/n6                     | XOR2_X1   | 0.000 |   5.086 |   48.892 | 
     | MAC_inst_4/mac_operate_inst/U72/Z            |   v   | MAC_inst_4/mac_operate_inst/N26                    | XOR2_X1   | 0.179 |   5.265 |   49.071 | 
     | MAC_inst_4/mac_operate_inst/U45/B1           |   v   | MAC_inst_4/mac_operate_inst/N26                    | AOI22_X1  | 0.000 |   5.265 |   49.072 | 
     | MAC_inst_4/mac_operate_inst/U45/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n56                    | AOI22_X1  | 0.176 |   5.442 |   49.248 | 
     | MAC_inst_4/mac_operate_inst/U43/A            |   ^   | MAC_inst_4/mac_operate_inst/n56                    | INV_X1    | 0.000 |   5.442 |   49.248 | 
     | MAC_inst_4/mac_operate_inst/U43/ZN           |   v   | MAC_inst_4/mac_operate_inst/n27                    | INV_X1    | 0.059 |   5.501 |   49.307 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_5/B   |   v   | MAC_inst_4/mac_operate_inst/n27                    | FA_X1     | 0.001 |   5.501 |   49.308 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_5/S   |   v   | MAC_inst_4/ac_sum_new[5]                           | FA_X1     | 0.380 |   5.881 |   49.688 | 
     | MAC_inst_4/U20/A                             |   v   | MAC_inst_4/ac_sum_new[5]                           | INV_X1    | 0.000 |   5.881 |   49.688 | 
     | MAC_inst_4/U20/ZN                            |   ^   | MAC_inst_4/n7                                      | INV_X1    | 0.087 |   5.968 |   49.774 | 
     | MAC_inst_4/U95/B2                            |   ^   | MAC_inst_4/n7                                      | OAI21_X1  | 0.000 |   5.968 |   49.775 | 
     | MAC_inst_4/U95/ZN                            |   v   | MAC_inst_4/n160                                    | OAI21_X1  | 0.049 |   6.017 |   49.824 | 
     | MAC_inst_4/data_out_reg_5_/D                 |   v   | MAC_inst_4/n160                                    | DFF_X1    | 0.000 |   6.017 |   49.824 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                               |       |       |        |       |  Time   |   Time   | 
     |-------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                           |   ^   | clk   |        |       |   0.000 |  -43.806 | 
     | MAC_inst_4/data_out_reg_5_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -43.806 | 
     +-------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin MAC_inst_3/data_out_reg_5_/CK 
Endpoint:   MAC_inst_3/data_out_reg_5_/D (v) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_3/op_1_reg_0_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.178
+ Phase Shift                  50.000
= Required Time                49.822
- Arrival Time                  5.975
= Slack Time                   43.847
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.848 | 
     | MAC_inst_3/op_1_reg_0_/CK                    |   ^   | clk                                                | DFF_X1    | 0.000 |   0.000 |   43.848 | 
     | MAC_inst_3/op_1_reg_0_/Q                     |   ^   | MAC_inst_3/op_1[0]                                 | DFF_X1    | 0.376 |   0.376 |   44.224 | 
     | MAC_inst_3/mac_operate_inst/U68/A1           |   ^   | MAC_inst_3/op_1[0]                                 | NOR2_X1   | 0.002 |   0.378 |   44.226 | 
     | MAC_inst_3/mac_operate_inst/U68/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.057 |   0.435 |   44.282 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.435 |   44.283 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.110 |   0.545 |   44.392 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.545 |   44.393 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   0.650 |   44.498 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   0.650 |   44.498 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.109 |   0.759 |   44.607 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/B            |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   0.759 |   44.607 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/Z            |   v   | MAC_inst_3/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   0.959 |   44.806 | 
     | MAC_inst_3/mac_operate_inst/U40/A1           |   v   | MAC_inst_3/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   0.959 |   44.806 | 
     | MAC_inst_3/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n63                    | AOI22_X1  | 0.393 |   1.352 |   45.200 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_3/mac_operate_inst/n63                    | NOR2_X1   | 0.002 |   1.355 |   45.202 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.089 |   1.444 |   45.291 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.444 |   45.291 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   1.676 |   45.524 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   1.676 |   45.524 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.416 |   2.092 |   45.940 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.092 |   45.940 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | FA_X1     | 0.319 |   2.411 |   46.258 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.411 |   46.258 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.382 |   2.794 |   46.641 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   2.794 |   46.641 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   2.854 |   46.701 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   2.854 |   46.701 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.312 |   3.165 |   47.013 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.165 |   47.013 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.222 |   47.069 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.222 |   47.069 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.276 |   3.498 |   47.346 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.498 |   47.346 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.276 |   3.775 |   47.622 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   3.775 |   47.622 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n4            | FA_X1     | 0.284 |   4.059 |   47.906 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.059 |   47.907 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n3            | FA_X1     | 0.280 |   4.339 |   48.186 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.339 |   48.186 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U3/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n2            | FA_X1     | 0.278 |   4.617 |   48.465 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U2/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n2            | FA_X1     | 0.000 |   4.617 |   48.465 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U2/S    |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[12]           | FA_X1     | 0.425 |   5.042 |   48.890 | 
     | MAC_inst_3/mac_operate_inst/U9/A             |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[12]           | INV_X1    | 0.000 |   5.043 |   48.890 | 
     | MAC_inst_3/mac_operate_inst/U9/ZN            |   v   | MAC_inst_3/mac_operate_inst/n6                     | INV_X1    | 0.039 |   5.082 |   48.929 | 
     | MAC_inst_3/mac_operate_inst/U72/A            |   v   | MAC_inst_3/mac_operate_inst/n6                     | XOR2_X1   | 0.000 |   5.082 |   48.930 | 
     | MAC_inst_3/mac_operate_inst/U72/Z            |   v   | MAC_inst_3/mac_operate_inst/N26                    | XOR2_X1   | 0.178 |   5.260 |   49.107 | 
     | MAC_inst_3/mac_operate_inst/U45/B1           |   v   | MAC_inst_3/mac_operate_inst/N26                    | AOI22_X1  | 0.000 |   5.260 |   49.107 | 
     | MAC_inst_3/mac_operate_inst/U45/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n56                    | AOI22_X1  | 0.160 |   5.420 |   49.268 | 
     | MAC_inst_3/mac_operate_inst/U43/A            |   ^   | MAC_inst_3/mac_operate_inst/n56                    | INV_X1    | 0.000 |   5.420 |   49.268 | 
     | MAC_inst_3/mac_operate_inst/U43/ZN           |   v   | MAC_inst_3/mac_operate_inst/n27                    | INV_X1    | 0.052 |   5.472 |   49.320 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_5/B   |   v   | MAC_inst_3/mac_operate_inst/n27                    | FA_X1     | 0.000 |   5.472 |   49.320 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_5/S   |   v   | MAC_inst_3/ac_sum_new[5]                           | FA_X1     | 0.374 |   5.846 |   49.694 | 
     | MAC_inst_3/U20/A                             |   v   | MAC_inst_3/ac_sum_new[5]                           | INV_X1    | 0.000 |   5.846 |   49.694 | 
     | MAC_inst_3/U20/ZN                            |   ^   | MAC_inst_3/n7                                      | INV_X1    | 0.081 |   5.928 |   49.775 | 
     | MAC_inst_3/U95/B2                            |   ^   | MAC_inst_3/n7                                      | OAI21_X1  | 0.000 |   5.928 |   49.775 | 
     | MAC_inst_3/U95/ZN                            |   v   | MAC_inst_3/n160                                    | OAI21_X1  | 0.047 |   5.975 |   49.822 | 
     | MAC_inst_3/data_out_reg_5_/D                 |   v   | MAC_inst_3/n160                                    | DFF_X1    | 0.000 |   5.975 |   49.822 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                               |       |       |        |       |  Time   |   Time   | 
     |-------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                           |   ^   | clk   |        |       |   0.000 |  -43.847 | 
     | MAC_inst_3/data_out_reg_5_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -43.847 | 
     +-------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin MAC_inst_2/data_out_reg_5_/CK 
Endpoint:   MAC_inst_2/data_out_reg_5_/D (v) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_2/op_1_reg_1_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.176
+ Phase Shift                  50.000
= Required Time                49.824
- Arrival Time                  5.970
= Slack Time                   43.855
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   43.855 | 
     | MAC_inst_2/op_1_reg_1_/CK                    |   ^   | clk                                                | DFF_X1    | 0.000 |   0.000 |   43.855 | 
     | MAC_inst_2/op_1_reg_1_/Q                     |   ^   | MAC_inst_2/op_1[1]                                 | DFF_X1    | 0.358 |   0.359 |   44.213 | 
     | MAC_inst_2/mac_operate_inst/U68/A2           |   ^   | MAC_inst_2/op_1[1]                                 | NOR2_X1   | 0.001 |   0.360 |   44.214 | 
     | MAC_inst_2/mac_operate_inst/U68/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.057 |   0.417 |   44.271 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.417 |   44.271 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.524 |   44.379 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.524 |   44.379 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.106 |   0.630 |   44.485 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   0.631 |   44.485 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.107 |   0.738 |   44.593 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/B            |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   0.738 |   44.593 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/Z            |   v   | MAC_inst_2/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   0.938 |   44.793 | 
     | MAC_inst_2/mac_operate_inst/U40/A1           |   v   | MAC_inst_2/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   0.938 |   44.793 | 
     | MAC_inst_2/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n63                    | AOI22_X1  | 0.382 |   1.320 |   45.175 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_2/mac_operate_inst/n63                    | NOR2_X1   | 0.002 |   1.322 |   45.177 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.088 |   1.410 |   45.265 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.410 |   45.265 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   1.642 |   45.496 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   1.642 |   45.497 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.413 |   2.055 |   45.910 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.055 |   45.910 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | FA_X1     | 0.316 |   2.371 |   46.226 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.371 |   46.226 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.407 |   2.778 |   46.632 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   2.778 |   46.633 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | INV_X1    | 0.062 |   2.839 |   46.694 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   2.840 |   46.694 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.318 |   3.158 |   47.013 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.158 |   47.013 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.214 |   47.069 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.215 |   47.069 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.279 |   3.493 |   47.348 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.494 |   47.348 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.279 |   3.773 |   47.628 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   3.773 |   47.628 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.278 |   4.051 |   47.906 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.052 |   47.906 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.283 |   4.334 |   48.189 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.335 |   48.189 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n2            | FA_X1     | 0.279 |   4.613 |   48.468 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U2/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n2            | FA_X1     | 0.000 |   4.613 |   48.468 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U2/S    |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[12]           | FA_X1     | 0.429 |   5.043 |   48.897 | 
     | MAC_inst_2/mac_operate_inst/U9/A             |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[12]           | INV_X1    | 0.000 |   5.043 |   48.898 | 
     | MAC_inst_2/mac_operate_inst/U9/ZN            |   v   | MAC_inst_2/mac_operate_inst/n6                     | INV_X1    | 0.041 |   5.084 |   48.938 | 
     | MAC_inst_2/mac_operate_inst/U72/A            |   v   | MAC_inst_2/mac_operate_inst/n6                     | XOR2_X1   | 0.000 |   5.084 |   48.938 | 
     | MAC_inst_2/mac_operate_inst/U72/Z            |   v   | MAC_inst_2/mac_operate_inst/N26                    | XOR2_X1   | 0.178 |   5.262 |   49.117 | 
     | MAC_inst_2/mac_operate_inst/U45/B1           |   v   | MAC_inst_2/mac_operate_inst/N26                    | AOI22_X1  | 0.000 |   5.262 |   49.117 | 
     | MAC_inst_2/mac_operate_inst/U45/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n56                    | AOI22_X1  | 0.159 |   5.421 |   49.275 | 
     | MAC_inst_2/mac_operate_inst/U43/A            |   ^   | MAC_inst_2/mac_operate_inst/n56                    | INV_X1    | 0.000 |   5.421 |   49.275 | 
     | MAC_inst_2/mac_operate_inst/U43/ZN           |   v   | MAC_inst_2/mac_operate_inst/n27                    | INV_X1    | 0.052 |   5.472 |   49.327 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_5/B   |   v   | MAC_inst_2/mac_operate_inst/n27                    | FA_X1     | 0.000 |   5.473 |   49.327 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_5/S   |   v   | MAC_inst_2/ac_sum_new[5]                           | FA_X1     | 0.375 |   5.848 |   49.703 | 
     | MAC_inst_2/U20/A                             |   v   | MAC_inst_2/ac_sum_new[5]                           | INV_X1    | 0.000 |   5.848 |   49.703 | 
     | MAC_inst_2/U20/ZN                            |   ^   | MAC_inst_2/n8                                      | INV_X1    | 0.076 |   5.924 |   49.779 | 
     | MAC_inst_2/U95/B2                            |   ^   | MAC_inst_2/n8                                      | OAI21_X1  | 0.000 |   5.924 |   49.779 | 
     | MAC_inst_2/U95/ZN                            |   v   | MAC_inst_2/n161                                    | OAI21_X1  | 0.045 |   5.970 |   49.824 | 
     | MAC_inst_2/data_out_reg_5_/D                 |   v   | MAC_inst_2/n161                                    | DFF_X1    | 0.000 |   5.970 |   49.824 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                               |       |       |        |       |  Time   |   Time   | 
     |-------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                           |   ^   | clk   |        |       |   0.000 |  -43.855 | 
     | MAC_inst_2/data_out_reg_5_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -43.855 | 
     +-------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin MAC_inst_1/ac_sum_old_reg_4_/CK 
Endpoint:   MAC_inst_1/ac_sum_old_reg_4_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_1/op_1_reg_1_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.106
+ Phase Shift                  50.000
= Required Time                49.894
- Arrival Time                  5.836
= Slack Time                   44.058
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   44.058 | 
     | MAC_inst_1/op_1_reg_1_/CK                    |   ^   | clk                                                | DFF_X1    | 0.000 |   0.000 |   44.058 | 
     | MAC_inst_1/op_1_reg_1_/Q                     |   ^   | MAC_inst_1/op_1[1]                                 | DFF_X1    | 0.356 |   0.357 |   44.414 | 
     | MAC_inst_1/mac_operate_inst/U68/A2           |   ^   | MAC_inst_1/op_1[1]                                 | NOR2_X1   | 0.001 |   0.358 |   44.415 | 
     | MAC_inst_1/mac_operate_inst/U68/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.056 |   0.414 |   44.472 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.414 |   44.472 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.522 |   44.580 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.522 |   44.580 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   0.627 |   44.685 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   0.628 |   44.685 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.109 |   0.736 |   44.794 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/B            |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   0.736 |   44.794 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/Z            |   v   | MAC_inst_1/mac_operate_inst/N10                    | XOR2_X1   | 0.199 |   0.936 |   44.994 | 
     | MAC_inst_1/mac_operate_inst/U40/A1           |   v   | MAC_inst_1/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   0.936 |   44.994 | 
     | MAC_inst_1/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n44                    | AOI22_X1  | 0.375 |   1.311 |   45.369 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_1/mac_operate_inst/n44                    | NOR2_X1   | 0.000 |   1.312 |   45.370 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.091 |   1.403 |   45.461 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.404 |   45.461 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   1.636 |   45.694 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   1.636 |   45.694 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.417 |   2.053 |   46.111 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.053 |   46.111 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | FA_X1     | 0.318 |   2.371 |   46.429 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.371 |   46.429 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.386 |   2.757 |   46.814 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   2.757 |   46.815 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | INV_X1    | 0.059 |   2.816 |   46.873 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   2.816 |   46.874 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.321 |   3.137 |   47.195 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.137 |   47.195 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | INV_X1    | 0.057 |   3.194 |   47.252 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.194 |   47.252 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.280 |   3.474 |   47.532 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.475 |   47.533 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.282 |   3.757 |   47.815 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   3.757 |   47.815 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.279 |   4.036 |   48.094 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.037 |   48.094 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.314 |   48.372 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.315 |   48.373 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/S    |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | FA_X1     | 0.427 |   4.742 |   48.800 | 
     | MAC_inst_1/mac_operate_inst/U8/A             |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | INV_X1    | 0.000 |   4.742 |   48.800 | 
     | MAC_inst_1/mac_operate_inst/U8/ZN            |   v   | MAC_inst_1/mac_operate_inst/n5                     | INV_X1    | 0.038 |   4.780 |   48.838 | 
     | MAC_inst_1/mac_operate_inst/U74/A            |   v   | MAC_inst_1/mac_operate_inst/n5                     | XOR2_X1   | 0.000 |   4.780 |   48.838 | 
     | MAC_inst_1/mac_operate_inst/U74/Z            |   v   | MAC_inst_1/mac_operate_inst/N25                    | XOR2_X1   | 0.178 |   4.958 |   49.016 | 
     | MAC_inst_1/mac_operate_inst/U42/B1           |   v   | MAC_inst_1/mac_operate_inst/N25                    | AOI22_X1  | 0.000 |   4.958 |   49.016 | 
     | MAC_inst_1/mac_operate_inst/U42/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n52                    | AOI22_X1  | 0.182 |   5.140 |   49.198 | 
     | MAC_inst_1/mac_operate_inst/U41/A            |   ^   | MAC_inst_1/mac_operate_inst/n52                    | INV_X1    | 0.000 |   5.141 |   49.198 | 
     | MAC_inst_1/mac_operate_inst/U41/ZN           |   v   | MAC_inst_1/mac_operate_inst/n28                    | INV_X1    | 0.074 |   5.214 |   49.272 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/B   |   v   | MAC_inst_1/mac_operate_inst/n28                    | FA_X1     | 0.002 |   5.216 |   49.274 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/S   |   ^   | MAC_inst_1/ac_sum_new[4]                           | FA_X1     | 0.439 |   5.655 |   49.713 | 
     | MAC_inst_1/U21/A                             |   ^   | MAC_inst_1/ac_sum_new[4]                           | INV_X1    | 0.000 |   5.655 |   49.713 | 
     | MAC_inst_1/U21/ZN                            |   v   | MAC_inst_1/n8                                      | INV_X1    | 0.034 |   5.690 |   49.748 | 
     | MAC_inst_1/U33/B2                            |   v   | MAC_inst_1/n8                                      | OAI22_X1  | 0.000 |   5.690 |   49.748 | 
     | MAC_inst_1/U33/ZN                            |   ^   | MAC_inst_1/n108                                    | OAI22_X1  | 0.147 |   5.836 |   49.894 | 
     | MAC_inst_1/ac_sum_old_reg_4_/D               |   ^   | MAC_inst_1/n108                                    | DFF_X1    | 0.000 |   5.836 |   49.894 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                 |       |       |        |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                             |   ^   | clk   |        |       |   0.000 |  -44.058 | 
     | MAC_inst_1/ac_sum_old_reg_4_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -44.058 | 
     +---------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin MAC_inst_4/ac_sum_old_reg_4_/CK 
Endpoint:   MAC_inst_4/ac_sum_old_reg_4_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_4/op_1_reg_1_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.106
+ Phase Shift                  50.000
= Required Time                49.894
- Arrival Time                  5.831
= Slack Time                   44.062
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   44.062 | 
     | MAC_inst_4/op_1_reg_1_/CK                    |   ^   | clk                                                | DFF_X1    | 0.000 |   0.000 |   44.062 | 
     | MAC_inst_4/op_1_reg_1_/Q                     |   ^   | MAC_inst_4/op_1[1]                                 | DFF_X1    | 0.356 |   0.356 |   44.419 | 
     | MAC_inst_4/mac_operate_inst/U68/A2           |   ^   | MAC_inst_4/op_1[1]                                 | NOR2_X1   | 0.001 |   0.358 |   44.420 | 
     | MAC_inst_4/mac_operate_inst/U68/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.056 |   0.414 |   44.476 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.414 |   44.477 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.522 |   44.584 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.522 |   44.584 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   0.627 |   44.689 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   0.627 |   44.689 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.109 |   0.736 |   44.799 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/B            |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   0.736 |   44.799 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/Z            |   v   | MAC_inst_4/mac_operate_inst/N10                    | XOR2_X1   | 0.201 |   0.937 |   45.000 | 
     | MAC_inst_4/mac_operate_inst/U40/A1           |   v   | MAC_inst_4/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   0.937 |   45.000 | 
     | MAC_inst_4/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n63                    | AOI22_X1  | 0.376 |   1.313 |   45.375 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_4/mac_operate_inst/n63                    | NOR2_X1   | 0.001 |   1.314 |   45.376 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.090 |   1.404 |   45.466 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.404 |   45.467 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   1.635 |   45.697 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   1.635 |   45.698 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.416 |   2.052 |   46.114 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.052 |   46.114 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | FA_X1     | 0.319 |   2.371 |   46.433 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.371 |   46.433 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.396 |   2.767 |   46.829 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   2.767 |   46.830 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   2.827 |   46.890 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   2.827 |   46.890 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.325 |   3.152 |   47.214 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.152 |   47.215 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | INV_X1    | 0.061 |   3.213 |   47.275 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.213 |   47.275 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.278 |   3.491 |   47.553 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.491 |   47.553 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.279 |   3.770 |   47.833 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   3.771 |   47.833 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.278 |   4.049 |   48.111 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.049 |   48.112 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.327 |   48.390 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.327 |   48.390 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/S    |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[11]           | FA_X1     | 0.434 |   4.762 |   48.824 | 
     | MAC_inst_4/mac_operate_inst/U8/A             |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[11]           | INV_X1    | 0.000 |   4.762 |   48.825 | 
     | MAC_inst_4/mac_operate_inst/U8/ZN            |   v   | MAC_inst_4/mac_operate_inst/n5                     | INV_X1    | 0.041 |   4.803 |   48.865 | 
     | MAC_inst_4/mac_operate_inst/U74/A            |   v   | MAC_inst_4/mac_operate_inst/n5                     | XOR2_X1   | 0.000 |   4.803 |   48.865 | 
     | MAC_inst_4/mac_operate_inst/U74/Z            |   v   | MAC_inst_4/mac_operate_inst/N25                    | XOR2_X1   | 0.179 |   4.982 |   49.044 | 
     | MAC_inst_4/mac_operate_inst/U42/B1           |   v   | MAC_inst_4/mac_operate_inst/N25                    | AOI22_X1  | 0.000 |   4.982 |   49.044 | 
     | MAC_inst_4/mac_operate_inst/U42/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n55                    | AOI22_X1  | 0.173 |   5.155 |   49.218 | 
     | MAC_inst_4/mac_operate_inst/U41/A            |   ^   | MAC_inst_4/mac_operate_inst/n55                    | INV_X1    | 0.000 |   5.156 |   49.218 | 
     | MAC_inst_4/mac_operate_inst/U41/ZN           |   v   | MAC_inst_4/mac_operate_inst/n28                    | INV_X1    | 0.055 |   5.211 |   49.273 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_4/B   |   v   | MAC_inst_4/mac_operate_inst/n28                    | FA_X1     | 0.000 |   5.211 |   49.273 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_4/S   |   ^   | MAC_inst_4/ac_sum_new[4]                           | FA_X1     | 0.432 |   5.643 |   49.706 | 
     | MAC_inst_4/U21/A                             |   ^   | MAC_inst_4/ac_sum_new[4]                           | INV_X1    | 0.000 |   5.643 |   49.706 | 
     | MAC_inst_4/U21/ZN                            |   v   | MAC_inst_4/n8                                      | INV_X1    | 0.039 |   5.683 |   49.745 | 
     | MAC_inst_4/U33/B2                            |   v   | MAC_inst_4/n8                                      | OAI22_X1  | 0.001 |   5.683 |   49.746 | 
     | MAC_inst_4/U33/ZN                            |   ^   | MAC_inst_4/n149                                    | OAI22_X1  | 0.148 |   5.831 |   49.894 | 
     | MAC_inst_4/ac_sum_old_reg_4_/D               |   ^   | MAC_inst_4/n149                                    | DFF_X1    | 0.000 |   5.831 |   49.894 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                 |       |       |        |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                             |   ^   | clk   |        |       |   0.000 |  -44.062 | 
     | MAC_inst_4/ac_sum_old_reg_4_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -44.062 | 
     +---------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin MAC_inst_2/ac_sum_old_reg_4_/CK 
Endpoint:   MAC_inst_2/ac_sum_old_reg_4_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_2/op_1_reg_1_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.107
+ Phase Shift                  50.000
= Required Time                49.893
- Arrival Time                  5.808
= Slack Time                   44.085
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   44.085 | 
     | MAC_inst_2/op_1_reg_1_/CK                    |   ^   | clk                                                | DFF_X1    | 0.000 |   0.000 |   44.085 | 
     | MAC_inst_2/op_1_reg_1_/Q                     |   ^   | MAC_inst_2/op_1[1]                                 | DFF_X1    | 0.358 |   0.358 |   44.444 | 
     | MAC_inst_2/mac_operate_inst/U68/A2           |   ^   | MAC_inst_2/op_1[1]                                 | NOR2_X1   | 0.001 |   0.360 |   44.445 | 
     | MAC_inst_2/mac_operate_inst/U68/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.057 |   0.416 |   44.502 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.417 |   44.502 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.524 |   44.609 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.524 |   44.610 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.106 |   0.630 |   44.716 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   0.631 |   44.716 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.107 |   0.738 |   44.823 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/B            |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   0.738 |   44.823 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/Z            |   v   | MAC_inst_2/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   0.938 |   45.023 | 
     | MAC_inst_2/mac_operate_inst/U40/A1           |   v   | MAC_inst_2/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   0.938 |   45.023 | 
     | MAC_inst_2/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n63                    | AOI22_X1  | 0.382 |   1.320 |   45.405 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_2/mac_operate_inst/n63                    | NOR2_X1   | 0.002 |   1.322 |   45.407 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.088 |   1.410 |   45.495 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.410 |   45.495 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   1.642 |   45.727 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   1.642 |   45.727 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.413 |   2.055 |   46.140 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.055 |   46.140 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | FA_X1     | 0.316 |   2.371 |   46.456 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.371 |   46.456 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.407 |   2.778 |   46.863 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   2.778 |   46.863 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | INV_X1    | 0.062 |   2.839 |   46.925 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   2.839 |   46.925 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.318 |   3.158 |   47.243 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.158 |   47.243 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.214 |   47.300 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.214 |   47.300 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.279 |   3.493 |   47.578 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.493 |   47.579 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.279 |   3.773 |   47.858 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   3.773 |   47.858 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.278 |   4.051 |   48.137 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.052 |   48.137 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.283 |   4.334 |   48.419 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.335 |   48.420 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/S    |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[11]           | FA_X1     | 0.429 |   4.764 |   48.849 | 
     | MAC_inst_2/mac_operate_inst/U8/A             |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[11]           | INV_X1    | 0.000 |   4.764 |   48.849 | 
     | MAC_inst_2/mac_operate_inst/U8/ZN            |   v   | MAC_inst_2/mac_operate_inst/n5                     | INV_X1    | 0.039 |   4.803 |   48.888 | 
     | MAC_inst_2/mac_operate_inst/U74/A            |   v   | MAC_inst_2/mac_operate_inst/n5                     | XOR2_X1   | 0.000 |   4.803 |   48.888 | 
     | MAC_inst_2/mac_operate_inst/U74/Z            |   v   | MAC_inst_2/mac_operate_inst/N25                    | XOR2_X1   | 0.178 |   4.981 |   49.066 | 
     | MAC_inst_2/mac_operate_inst/U42/B1           |   v   | MAC_inst_2/mac_operate_inst/N25                    | AOI22_X1  | 0.000 |   4.981 |   49.066 | 
     | MAC_inst_2/mac_operate_inst/U42/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n55                    | AOI22_X1  | 0.162 |   5.143 |   49.228 | 
     | MAC_inst_2/mac_operate_inst/U41/A            |   ^   | MAC_inst_2/mac_operate_inst/n55                    | INV_X1    | 0.000 |   5.143 |   49.228 | 
     | MAC_inst_2/mac_operate_inst/U41/ZN           |   v   | MAC_inst_2/mac_operate_inst/n28                    | INV_X1    | 0.051 |   5.194 |   49.279 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_4/B   |   v   | MAC_inst_2/mac_operate_inst/n28                    | FA_X1     | 0.000 |   5.194 |   49.279 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_4/S   |   ^   | MAC_inst_2/ac_sum_new[4]                           | FA_X1     | 0.431 |   5.626 |   49.711 | 
     | MAC_inst_2/U21/A                             |   ^   | MAC_inst_2/ac_sum_new[4]                           | INV_X1    | 0.000 |   5.626 |   49.711 | 
     | MAC_inst_2/U21/ZN                            |   v   | MAC_inst_2/n21                                     | INV_X1    | 0.033 |   5.659 |   49.744 | 
     | MAC_inst_2/U33/B2                            |   v   | MAC_inst_2/n21                                     | OAI22_X1  | 0.000 |   5.659 |   49.744 | 
     | MAC_inst_2/U33/ZN                            |   ^   | MAC_inst_2/n150                                    | OAI22_X1  | 0.149 |   5.808 |   49.893 | 
     | MAC_inst_2/ac_sum_old_reg_4_/D               |   ^   | MAC_inst_2/n150                                    | DFF_X1    | 0.000 |   5.808 |   49.893 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                 |       |       |        |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                             |   ^   | clk   |        |       |   0.000 |  -44.085 | 
     | MAC_inst_2/ac_sum_old_reg_4_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -44.085 | 
     +---------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin MAC_inst_4/data_out_reg_4_/CK 
Endpoint:   MAC_inst_4/data_out_reg_4_/D (v) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_4/op_1_reg_1_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.177
+ Phase Shift                  50.000
= Required Time                49.823
- Arrival Time                  5.737
= Slack Time                   44.086
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   44.086 | 
     | MAC_inst_4/op_1_reg_1_/CK                    |   ^   | clk                                                | DFF_X1    | 0.000 |   0.000 |   44.086 | 
     | MAC_inst_4/op_1_reg_1_/Q                     |   ^   | MAC_inst_4/op_1[1]                                 | DFF_X1    | 0.356 |   0.356 |   44.443 | 
     | MAC_inst_4/mac_operate_inst/U68/A2           |   ^   | MAC_inst_4/op_1[1]                                 | NOR2_X1   | 0.001 |   0.358 |   44.444 | 
     | MAC_inst_4/mac_operate_inst/U68/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.056 |   0.414 |   44.500 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.414 |   44.501 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.522 |   44.608 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.522 |   44.608 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   0.627 |   44.713 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   0.627 |   44.713 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.109 |   0.736 |   44.823 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/B            |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   0.737 |   44.823 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/Z            |   v   | MAC_inst_4/mac_operate_inst/N10                    | XOR2_X1   | 0.201 |   0.937 |   45.024 | 
     | MAC_inst_4/mac_operate_inst/U40/A1           |   v   | MAC_inst_4/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   0.937 |   45.024 | 
     | MAC_inst_4/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n63                    | AOI22_X1  | 0.376 |   1.313 |   45.399 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_4/mac_operate_inst/n63                    | NOR2_X1   | 0.001 |   1.314 |   45.400 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.090 |   1.404 |   45.490 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.404 |   45.491 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   1.635 |   45.721 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   1.635 |   45.722 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.416 |   2.052 |   46.138 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.052 |   46.138 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | FA_X1     | 0.319 |   2.371 |   46.457 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.371 |   46.457 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.396 |   2.767 |   46.853 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   2.767 |   46.854 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   2.827 |   46.914 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   2.828 |   46.914 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.325 |   3.152 |   47.238 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.152 |   47.239 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | INV_X1    | 0.061 |   3.213 |   47.299 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.213 |   47.299 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.278 |   3.491 |   47.577 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.491 |   47.577 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.279 |   3.770 |   47.857 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   3.771 |   47.857 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.278 |   4.049 |   48.135 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.049 |   48.136 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.327 |   48.414 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.328 |   48.414 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U3/S    |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[11]           | FA_X1     | 0.434 |   4.762 |   48.848 | 
     | MAC_inst_4/mac_operate_inst/U8/A             |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[11]           | INV_X1    | 0.000 |   4.762 |   48.849 | 
     | MAC_inst_4/mac_operate_inst/U8/ZN            |   v   | MAC_inst_4/mac_operate_inst/n5                     | INV_X1    | 0.041 |   4.803 |   48.889 | 
     | MAC_inst_4/mac_operate_inst/U74/A            |   v   | MAC_inst_4/mac_operate_inst/n5                     | XOR2_X1   | 0.000 |   4.803 |   48.890 | 
     | MAC_inst_4/mac_operate_inst/U74/Z            |   v   | MAC_inst_4/mac_operate_inst/N25                    | XOR2_X1   | 0.179 |   4.982 |   49.068 | 
     | MAC_inst_4/mac_operate_inst/U42/B1           |   v   | MAC_inst_4/mac_operate_inst/N25                    | AOI22_X1  | 0.000 |   4.982 |   49.069 | 
     | MAC_inst_4/mac_operate_inst/U42/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n55                    | AOI22_X1  | 0.173 |   5.156 |   49.242 | 
     | MAC_inst_4/mac_operate_inst/U41/A            |   ^   | MAC_inst_4/mac_operate_inst/n55                    | INV_X1    | 0.000 |   5.156 |   49.242 | 
     | MAC_inst_4/mac_operate_inst/U41/ZN           |   v   | MAC_inst_4/mac_operate_inst/n28                    | INV_X1    | 0.055 |   5.211 |   49.297 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_4/B   |   v   | MAC_inst_4/mac_operate_inst/n28                    | FA_X1     | 0.000 |   5.211 |   49.298 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_4/S   |   v   | MAC_inst_4/ac_sum_new[4]                           | FA_X1     | 0.375 |   5.587 |   49.673 | 
     | MAC_inst_4/U21/A                             |   v   | MAC_inst_4/ac_sum_new[4]                           | INV_X1    | 0.000 |   5.587 |   49.673 | 
     | MAC_inst_4/U21/ZN                            |   ^   | MAC_inst_4/n8                                      | INV_X1    | 0.095 |   5.682 |   49.768 | 
     | MAC_inst_4/U97/B2                            |   ^   | MAC_inst_4/n8                                      | OAI21_X1  | 0.001 |   5.683 |   49.769 | 
     | MAC_inst_4/U97/ZN                            |   v   | MAC_inst_4/n159                                    | OAI21_X1  | 0.054 |   5.736 |   49.823 | 
     | MAC_inst_4/data_out_reg_4_/D                 |   v   | MAC_inst_4/n159                                    | DFF_X1    | 0.000 |   5.737 |   49.823 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                               |       |       |        |       |  Time   |   Time   | 
     |-------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                           |   ^   | clk   |        |       |   0.000 |  -44.086 | 
     | MAC_inst_4/data_out_reg_4_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -44.086 | 
     +-------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin MAC_inst_3/ac_sum_old_reg_4_/CK 
Endpoint:   MAC_inst_3/ac_sum_old_reg_4_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_3/op_1_reg_0_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.106
+ Phase Shift                  50.000
= Required Time                49.894
- Arrival Time                  5.806
= Slack Time                   44.089
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   44.089 | 
     | MAC_inst_3/op_1_reg_0_/CK                    |   ^   | clk                                                | DFF_X1    | 0.000 |   0.000 |   44.089 | 
     | MAC_inst_3/op_1_reg_0_/Q                     |   ^   | MAC_inst_3/op_1[0]                                 | DFF_X1    | 0.376 |   0.376 |   44.465 | 
     | MAC_inst_3/mac_operate_inst/U68/A1           |   ^   | MAC_inst_3/op_1[0]                                 | NOR2_X1   | 0.002 |   0.378 |   44.467 | 
     | MAC_inst_3/mac_operate_inst/U68/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.057 |   0.435 |   44.524 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.435 |   44.524 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.110 |   0.545 |   44.634 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.545 |   44.634 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   0.650 |   44.739 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   0.650 |   44.739 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.109 |   0.759 |   44.848 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/B            |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   0.759 |   44.848 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/Z            |   v   | MAC_inst_3/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   0.959 |   45.047 | 
     | MAC_inst_3/mac_operate_inst/U40/A1           |   v   | MAC_inst_3/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   0.959 |   45.048 | 
     | MAC_inst_3/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n63                    | AOI22_X1  | 0.393 |   1.352 |   45.441 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_3/mac_operate_inst/n63                    | NOR2_X1   | 0.002 |   1.355 |   45.443 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.089 |   1.444 |   45.532 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.444 |   45.533 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   1.676 |   45.765 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   1.676 |   45.765 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.416 |   2.092 |   46.181 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.092 |   46.181 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | FA_X1     | 0.319 |   2.411 |   46.499 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.411 |   46.500 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.382 |   2.794 |   46.882 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   2.794 |   46.882 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   2.854 |   46.942 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   2.854 |   46.942 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.312 |   3.165 |   47.254 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.165 |   47.254 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.222 |   47.310 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.222 |   47.311 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.276 |   3.498 |   47.587 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.498 |   47.587 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.276 |   3.775 |   47.863 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   3.775 |   47.863 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/S    |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[9]            | FA_X1     | 0.427 |   4.202 |   48.290 | 
     | MAC_inst_3/mac_operate_inst/U5/A             |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[9]            | INV_X1    | 0.000 |   4.202 |   48.290 | 
     | MAC_inst_3/mac_operate_inst/U5/ZN            |   v   | MAC_inst_3/mac_operate_inst/n3                     | INV_X1    | 0.038 |   4.240 |   48.328 | 
     | MAC_inst_3/mac_operate_inst/U78/A            |   v   | MAC_inst_3/mac_operate_inst/n3                     | XOR2_X1   | 0.000 |   4.240 |   48.328 | 
     | MAC_inst_3/mac_operate_inst/U78/Z            |   v   | MAC_inst_3/mac_operate_inst/N23                    | XOR2_X1   | 0.178 |   4.417 |   48.506 | 
     | MAC_inst_3/mac_operate_inst/U18/B1           |   v   | MAC_inst_3/mac_operate_inst/N23                    | AOI22_X1  | 0.000 |   4.417 |   48.506 | 
     | MAC_inst_3/mac_operate_inst/U18/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n35                    | AOI22_X1  | 0.162 |   4.580 |   48.668 | 
     | MAC_inst_3/mac_operate_inst/U17/A            |   ^   | MAC_inst_3/mac_operate_inst/n35                    | INV_X1    | 0.000 |   4.580 |   48.668 | 
     | MAC_inst_3/mac_operate_inst/U17/ZN           |   v   | MAC_inst_3/mac_operate_inst/n30                    | INV_X1    | 0.053 |   4.633 |   48.722 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_2/B   |   v   | MAC_inst_3/mac_operate_inst/n30                    | FA_X1     | 0.000 |   4.633 |   48.722 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_2/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[3]       | FA_X1     | 0.304 |   4.937 |   49.026 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_3/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[3]       | FA_X1     | 0.000 |   4.938 |   49.026 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_3/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[4]       | FA_X1     | 0.279 |   5.217 |   49.305 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_4/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[4]       | FA_X1     | 0.000 |   5.217 |   49.305 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_4/S   |   ^   | MAC_inst_3/ac_sum_new[4]                           | FA_X1     | 0.409 |   5.625 |   49.714 | 
     | MAC_inst_3/U21/A                             |   ^   | MAC_inst_3/ac_sum_new[4]                           | INV_X1    | 0.000 |   5.625 |   49.714 | 
     | MAC_inst_3/U21/ZN                            |   v   | MAC_inst_3/n8                                      | INV_X1    | 0.034 |   5.660 |   49.748 | 
     | MAC_inst_3/U33/B2                            |   v   | MAC_inst_3/n8                                      | OAI22_X1  | 0.000 |   5.660 |   49.748 | 
     | MAC_inst_3/U33/ZN                            |   ^   | MAC_inst_3/n149                                    | OAI22_X1  | 0.146 |   5.806 |   49.894 | 
     | MAC_inst_3/ac_sum_old_reg_4_/D               |   ^   | MAC_inst_3/n149                                    | DFF_X1    | 0.000 |   5.806 |   49.894 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                 |       |       |        |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                             |   ^   | clk   |        |       |   0.000 |  -44.089 | 
     | MAC_inst_3/ac_sum_old_reg_4_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -44.089 | 
     +---------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin MAC_inst_1/data_out_reg_4_/CK 
Endpoint:   MAC_inst_1/data_out_reg_4_/D (v) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_1/op_1_reg_1_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.178
+ Phase Shift                  50.000
= Required Time                49.822
- Arrival Time                  5.726
= Slack Time                   44.096
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   44.096 | 
     | MAC_inst_1/op_1_reg_1_/CK                    |   ^   | clk                                                | DFF_X1    | 0.000 |   0.000 |   44.096 | 
     | MAC_inst_1/op_1_reg_1_/Q                     |   ^   | MAC_inst_1/op_1[1]                                 | DFF_X1    | 0.356 |   0.357 |   44.453 | 
     | MAC_inst_1/mac_operate_inst/U68/A2           |   ^   | MAC_inst_1/op_1[1]                                 | NOR2_X1   | 0.001 |   0.358 |   44.454 | 
     | MAC_inst_1/mac_operate_inst/U68/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.056 |   0.414 |   44.510 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.414 |   44.510 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.522 |   44.618 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.522 |   44.618 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   0.628 |   44.724 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   0.628 |   44.724 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.109 |   0.736 |   44.832 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/B            |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   0.736 |   44.833 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/Z            |   v   | MAC_inst_1/mac_operate_inst/N10                    | XOR2_X1   | 0.199 |   0.936 |   45.032 | 
     | MAC_inst_1/mac_operate_inst/U40/A1           |   v   | MAC_inst_1/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   0.936 |   45.032 | 
     | MAC_inst_1/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n44                    | AOI22_X1  | 0.375 |   1.311 |   45.408 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_1/mac_operate_inst/n44                    | NOR2_X1   | 0.000 |   1.312 |   45.408 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.091 |   1.403 |   45.500 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.404 |   45.500 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   1.636 |   45.732 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   1.636 |   45.732 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.417 |   2.053 |   46.149 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.053 |   46.149 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | FA_X1     | 0.318 |   2.371 |   46.467 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.371 |   46.467 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.386 |   2.757 |   46.853 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   2.757 |   46.853 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | INV_X1    | 0.059 |   2.816 |   46.912 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   2.816 |   46.912 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.321 |   3.137 |   47.233 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.137 |   47.233 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | INV_X1    | 0.057 |   3.194 |   47.290 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.194 |   47.290 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.280 |   3.474 |   47.571 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.475 |   47.571 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.282 |   3.757 |   47.853 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   3.757 |   47.853 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.279 |   4.036 |   48.133 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.037 |   48.133 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.278 |   4.315 |   48.411 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.315 |   48.411 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U3/S    |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | FA_X1     | 0.427 |   4.742 |   48.838 | 
     | MAC_inst_1/mac_operate_inst/U8/A             |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[11]           | INV_X1    | 0.000 |   4.742 |   48.839 | 
     | MAC_inst_1/mac_operate_inst/U8/ZN            |   v   | MAC_inst_1/mac_operate_inst/n5                     | INV_X1    | 0.038 |   4.780 |   48.876 | 
     | MAC_inst_1/mac_operate_inst/U74/A            |   v   | MAC_inst_1/mac_operate_inst/n5                     | XOR2_X1   | 0.000 |   4.780 |   48.876 | 
     | MAC_inst_1/mac_operate_inst/U74/Z            |   v   | MAC_inst_1/mac_operate_inst/N25                    | XOR2_X1   | 0.178 |   4.958 |   49.054 | 
     | MAC_inst_1/mac_operate_inst/U42/B1           |   v   | MAC_inst_1/mac_operate_inst/N25                    | AOI22_X1  | 0.000 |   4.958 |   49.054 | 
     | MAC_inst_1/mac_operate_inst/U42/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n52                    | AOI22_X1  | 0.182 |   5.140 |   49.236 | 
     | MAC_inst_1/mac_operate_inst/U41/A            |   ^   | MAC_inst_1/mac_operate_inst/n52                    | INV_X1    | 0.000 |   5.141 |   49.237 | 
     | MAC_inst_1/mac_operate_inst/U41/ZN           |   v   | MAC_inst_1/mac_operate_inst/n28                    | INV_X1    | 0.074 |   5.215 |   49.311 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/B   |   v   | MAC_inst_1/mac_operate_inst/n28                    | FA_X1     | 0.002 |   5.216 |   49.312 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_4/S   |   v   | MAC_inst_1/ac_sum_new[4]                           | FA_X1     | 0.383 |   5.599 |   49.695 | 
     | MAC_inst_1/U21/A                             |   v   | MAC_inst_1/ac_sum_new[4]                           | INV_X1    | 0.000 |   5.599 |   49.695 | 
     | MAC_inst_1/U21/ZN                            |   ^   | MAC_inst_1/n8                                      | INV_X1    | 0.079 |   5.678 |   49.775 | 
     | MAC_inst_1/U97/B2                            |   ^   | MAC_inst_1/n8                                      | OAI21_X1  | 0.000 |   5.679 |   49.775 | 
     | MAC_inst_1/U97/ZN                            |   v   | MAC_inst_1/n98                                     | OAI21_X1  | 0.047 |   5.726 |   49.822 | 
     | MAC_inst_1/data_out_reg_4_/D                 |   v   | MAC_inst_1/n98                                     | DFF_X1    | 0.000 |   5.726 |   49.822 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                               |       |       |        |       |  Time   |   Time   | 
     |-------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                           |   ^   | clk   |        |       |   0.000 |  -44.096 | 
     | MAC_inst_1/data_out_reg_4_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -44.096 | 
     +-------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin MAC_inst_3/data_out_reg_4_/CK 
Endpoint:   MAC_inst_3/data_out_reg_4_/D (v) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_3/op_1_reg_0_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.179
+ Phase Shift                  50.000
= Required Time                49.821
- Arrival Time                  5.694
= Slack Time                   44.128
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   44.128 | 
     | MAC_inst_3/op_1_reg_0_/CK                    |   ^   | clk                                                | DFF_X1    | 0.000 |   0.000 |   44.128 | 
     | MAC_inst_3/op_1_reg_0_/Q                     |   ^   | MAC_inst_3/op_1[0]                                 | DFF_X1    | 0.376 |   0.376 |   44.504 | 
     | MAC_inst_3/mac_operate_inst/U68/A1           |   ^   | MAC_inst_3/op_1[0]                                 | NOR2_X1   | 0.002 |   0.378 |   44.506 | 
     | MAC_inst_3/mac_operate_inst/U68/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.057 |   0.435 |   44.563 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.435 |   44.563 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U99/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.110 |   0.545 |   44.673 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.545 |   44.673 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U97/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   0.650 |   44.778 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/A1           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   0.650 |   44.778 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U85/ZN           |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.109 |   0.759 |   44.887 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/B            |   v   | MAC_inst_3/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   0.759 |   44.887 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_3/mac_operate_inst/U84/Z            |   v   | MAC_inst_3/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   0.959 |   45.087 | 
     | MAC_inst_3/mac_operate_inst/U40/A1           |   v   | MAC_inst_3/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   0.959 |   45.087 | 
     | MAC_inst_3/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n63                    | AOI22_X1  | 0.393 |   1.353 |   45.480 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_3/mac_operate_inst/n63                    | NOR2_X1   | 0.002 |   1.355 |   45.483 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.089 |   1.444 |   45.572 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.444 |   45.572 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   1.676 |   45.804 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_3/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   1.676 |   45.804 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.416 |   2.092 |   46.220 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.093 |   46.220 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | FA_X1     | 0.319 |   2.411 |   46.539 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.411 |   46.539 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.382 |   2.794 |   46.921 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   2.794 |   46.922 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   2.854 |   46.982 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_3/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   2.854 |   46.982 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.312 |   3.165 |   47.293 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_3/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.166 |   47.293 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.222 |   47.350 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.222 |   47.350 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.276 |   3.498 |   47.626 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.499 |   47.626 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.276 |   3.775 |   47.903 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_3/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   3.775 |   47.903 | 
     | MAC_inst_3/mac_operate_inst/mult_128/U5/S    |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[9]            | FA_X1     | 0.427 |   4.202 |   48.329 | 
     | MAC_inst_3/mac_operate_inst/U5/A             |   ^   | MAC_inst_3/mac_operate_inst/mul_temp[9]            | INV_X1    | 0.000 |   4.202 |   48.330 | 
     | MAC_inst_3/mac_operate_inst/U5/ZN            |   v   | MAC_inst_3/mac_operate_inst/n3                     | INV_X1    | 0.038 |   4.240 |   48.367 | 
     | MAC_inst_3/mac_operate_inst/U78/A            |   v   | MAC_inst_3/mac_operate_inst/n3                     | XOR2_X1   | 0.000 |   4.240 |   48.368 | 
     | MAC_inst_3/mac_operate_inst/U78/Z            |   v   | MAC_inst_3/mac_operate_inst/N23                    | XOR2_X1   | 0.178 |   4.418 |   48.545 | 
     | MAC_inst_3/mac_operate_inst/U18/B1           |   v   | MAC_inst_3/mac_operate_inst/N23                    | AOI22_X1  | 0.000 |   4.418 |   48.545 | 
     | MAC_inst_3/mac_operate_inst/U18/ZN           |   ^   | MAC_inst_3/mac_operate_inst/n35                    | AOI22_X1  | 0.162 |   4.580 |   48.708 | 
     | MAC_inst_3/mac_operate_inst/U17/A            |   ^   | MAC_inst_3/mac_operate_inst/n35                    | INV_X1    | 0.000 |   4.580 |   48.708 | 
     | MAC_inst_3/mac_operate_inst/U17/ZN           |   v   | MAC_inst_3/mac_operate_inst/n30                    | INV_X1    | 0.053 |   4.633 |   48.761 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_2/B   |   v   | MAC_inst_3/mac_operate_inst/n30                    | FA_X1     | 0.000 |   4.633 |   48.761 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_2/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[3]       | FA_X1     | 0.304 |   4.938 |   49.065 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_3/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[3]       | FA_X1     | 0.000 |   4.938 |   49.066 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_3/CO  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[4]       | FA_X1     | 0.279 |   5.217 |   49.345 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_4/CI  |   v   | MAC_inst_3/mac_operate_inst/add_131/carry[4]       | FA_X1     | 0.000 |   5.217 |   49.345 | 
     | MAC_inst_3/mac_operate_inst/add_131/U1_4/S   |   v   | MAC_inst_3/ac_sum_new[4]                           | FA_X1     | 0.347 |   5.564 |   49.691 | 
     | MAC_inst_3/U21/A                             |   v   | MAC_inst_3/ac_sum_new[4]                           | INV_X1    | 0.000 |   5.564 |   49.692 | 
     | MAC_inst_3/U21/ZN                            |   ^   | MAC_inst_3/n8                                      | INV_X1    | 0.081 |   5.645 |   49.773 | 
     | MAC_inst_3/U97/B2                            |   ^   | MAC_inst_3/n8                                      | OAI21_X1  | 0.000 |   5.645 |   49.773 | 
     | MAC_inst_3/U97/ZN                            |   v   | MAC_inst_3/n159                                    | OAI21_X1  | 0.049 |   5.694 |   49.821 | 
     | MAC_inst_3/data_out_reg_4_/D                 |   v   | MAC_inst_3/n159                                    | DFF_X1    | 0.000 |   5.694 |   49.821 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                               |       |       |        |       |  Time   |   Time   | 
     |-------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                           |   ^   | clk   |        |       |   0.000 |  -44.128 | 
     | MAC_inst_3/data_out_reg_4_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -44.128 | 
     +-------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin MAC_inst_2/data_out_reg_4_/CK 
Endpoint:   MAC_inst_2/data_out_reg_4_/D (v) checked with  leading edge of 'clk'
Beginpoint: MAC_inst_2/op_1_reg_1_/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.175
+ Phase Shift                  50.000
= Required Time                49.825
- Arrival Time                  5.692
= Slack Time                   44.132
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   44.133 | 
     | MAC_inst_2/op_1_reg_1_/CK                    |   ^   | clk                                                | DFF_X1    | 0.000 |   0.000 |   44.133 | 
     | MAC_inst_2/op_1_reg_1_/Q                     |   ^   | MAC_inst_2/op_1[1]                                 | DFF_X1    | 0.358 |   0.359 |   44.491 | 
     | MAC_inst_2/mac_operate_inst/U68/A2           |   ^   | MAC_inst_2/op_1[1]                                 | NOR2_X1   | 0.001 |   0.360 |   44.492 | 
     | MAC_inst_2/mac_operate_inst/U68/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.057 |   0.417 |   44.549 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.417 |   44.549 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U99/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.524 |   44.657 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.524 |   44.657 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U97/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.106 |   0.630 |   44.763 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/A1           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   0.631 |   44.763 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U85/ZN           |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.107 |   0.738 |   44.871 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/B            |   v   | MAC_inst_2/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   0.738 |   44.871 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_2/mac_operate_inst/U84/Z            |   v   | MAC_inst_2/mac_operate_inst/N10                    | XOR2_X1   | 0.200 |   0.938 |   45.070 | 
     | MAC_inst_2/mac_operate_inst/U40/A1           |   v   | MAC_inst_2/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   0.938 |   45.070 | 
     | MAC_inst_2/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n63                    | AOI22_X1  | 0.382 |   1.320 |   45.453 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_2/mac_operate_inst/n63                    | NOR2_X1   | 0.002 |   1.322 |   45.455 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.088 |   1.410 |   45.542 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.410 |   45.543 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   1.642 |   45.774 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_2/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   1.642 |   45.774 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.413 |   2.055 |   46.188 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.055 |   46.188 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | FA_X1     | 0.316 |   2.371 |   46.504 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.371 |   46.504 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.407 |   2.778 |   46.910 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   2.778 |   46.910 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | INV_X1    | 0.062 |   2.839 |   46.972 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_2/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   2.840 |   46.972 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.318 |   3.158 |   47.290 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_2/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.158 |   47.290 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | INV_X1    | 0.056 |   3.214 |   47.347 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.215 |   47.347 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.279 |   3.493 |   47.626 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.494 |   47.626 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.279 |   3.773 |   47.905 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   3.773 |   47.906 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.278 |   4.051 |   48.184 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.052 |   48.184 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U4/CO   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.283 |   4.334 |   48.467 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/CI   |   v   | MAC_inst_2/mac_operate_inst/mult_128/n3            | FA_X1     | 0.000 |   4.335 |   48.467 | 
     | MAC_inst_2/mac_operate_inst/mult_128/U3/S    |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[11]           | FA_X1     | 0.429 |   4.764 |   48.896 | 
     | MAC_inst_2/mac_operate_inst/U8/A             |   ^   | MAC_inst_2/mac_operate_inst/mul_temp[11]           | INV_X1    | 0.000 |   4.764 |   48.896 | 
     | MAC_inst_2/mac_operate_inst/U8/ZN            |   v   | MAC_inst_2/mac_operate_inst/n5                     | INV_X1    | 0.039 |   4.803 |   48.935 | 
     | MAC_inst_2/mac_operate_inst/U74/A            |   v   | MAC_inst_2/mac_operate_inst/n5                     | XOR2_X1   | 0.000 |   4.803 |   48.935 | 
     | MAC_inst_2/mac_operate_inst/U74/Z            |   v   | MAC_inst_2/mac_operate_inst/N25                    | XOR2_X1   | 0.178 |   4.981 |   49.113 | 
     | MAC_inst_2/mac_operate_inst/U42/B1           |   v   | MAC_inst_2/mac_operate_inst/N25                    | AOI22_X1  | 0.000 |   4.981 |   49.113 | 
     | MAC_inst_2/mac_operate_inst/U42/ZN           |   ^   | MAC_inst_2/mac_operate_inst/n55                    | AOI22_X1  | 0.162 |   5.143 |   49.275 | 
     | MAC_inst_2/mac_operate_inst/U41/A            |   ^   | MAC_inst_2/mac_operate_inst/n55                    | INV_X1    | 0.000 |   5.143 |   49.275 | 
     | MAC_inst_2/mac_operate_inst/U41/ZN           |   v   | MAC_inst_2/mac_operate_inst/n28                    | INV_X1    | 0.051 |   5.194 |   49.327 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_4/B   |   v   | MAC_inst_2/mac_operate_inst/n28                    | FA_X1     | 0.000 |   5.194 |   49.327 | 
     | MAC_inst_2/mac_operate_inst/add_131/U1_4/S   |   v   | MAC_inst_2/ac_sum_new[4]                           | FA_X1     | 0.375 |   5.570 |   49.702 | 
     | MAC_inst_2/U21/A                             |   v   | MAC_inst_2/ac_sum_new[4]                           | INV_X1    | 0.000 |   5.570 |   49.702 | 
     | MAC_inst_2/U21/ZN                            |   ^   | MAC_inst_2/n21                                     | INV_X1    | 0.077 |   5.647 |   49.779 | 
     | MAC_inst_2/U97/B2                            |   ^   | MAC_inst_2/n21                                     | OAI21_X1  | 0.000 |   5.647 |   49.779 | 
     | MAC_inst_2/U97/ZN                            |   v   | MAC_inst_2/n160                                    | OAI21_X1  | 0.045 |   5.692 |   49.825 | 
     | MAC_inst_2/data_out_reg_4_/D                 |   v   | MAC_inst_2/n160                                    | DFF_X1    | 0.000 |   5.692 |   49.825 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |              Pin              |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                               |       |       |        |       |  Time   |   Time   | 
     |-------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                           |   ^   | clk   |        |       |   0.000 |  -44.132 | 
     | MAC_inst_2/data_out_reg_4_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -44.132 | 
     +-------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin MAC_inst_1/ac_sum_old_reg_3_/CK 
Endpoint:   MAC_inst_1/ac_sum_old_reg_3_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_1/op_1_reg_1_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.106
+ Phase Shift                  50.000
= Required Time                49.894
- Arrival Time                  5.555
= Slack Time                   44.339
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   44.339 | 
     | MAC_inst_1/op_1_reg_1_/CK                    |   ^   | clk                                                | DFF_X1    | 0.000 |   0.000 |   44.339 | 
     | MAC_inst_1/op_1_reg_1_/Q                     |   ^   | MAC_inst_1/op_1[1]                                 | DFF_X1    | 0.356 |   0.357 |   44.696 | 
     | MAC_inst_1/mac_operate_inst/U68/A2           |   ^   | MAC_inst_1/op_1[1]                                 | NOR2_X1   | 0.001 |   0.358 |   44.697 | 
     | MAC_inst_1/mac_operate_inst/U68/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.056 |   0.414 |   44.753 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.414 |   44.753 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U99/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.522 |   44.861 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.522 |   44.861 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U97/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   0.627 |   44.967 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/A1           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   0.628 |   44.967 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U85/ZN           |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.109 |   0.736 |   45.075 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/B            |   v   | MAC_inst_1/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   0.736 |   45.075 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_1/mac_operate_inst/U84/Z            |   v   | MAC_inst_1/mac_operate_inst/N10                    | XOR2_X1   | 0.199 |   0.936 |   45.275 | 
     | MAC_inst_1/mac_operate_inst/U40/A1           |   v   | MAC_inst_1/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   0.936 |   45.275 | 
     | MAC_inst_1/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n44                    | AOI22_X1  | 0.375 |   1.311 |   45.650 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_1/mac_operate_inst/n44                    | NOR2_X1   | 0.000 |   1.312 |   45.651 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.091 |   1.403 |   45.742 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.404 |   45.743 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | HA_X1     | 0.232 |   1.636 |   45.975 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_1/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   1.636 |   45.975 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.417 |   2.053 |   46.392 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.053 |   46.392 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | FA_X1     | 0.318 |   2.371 |   46.710 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.371 |   46.710 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.386 |   2.757 |   47.096 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   2.757 |   47.096 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | INV_X1    | 0.059 |   2.816 |   47.155 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_1/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   2.816 |   47.155 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.321 |   3.137 |   47.476 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_1/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.137 |   47.476 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | INV_X1    | 0.057 |   3.194 |   47.533 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.194 |   47.533 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.280 |   3.474 |   47.813 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.475 |   47.814 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.282 |   3.757 |   48.096 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   3.757 |   48.096 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U5/CO   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.279 |   4.036 |   48.375 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/CI   |   v   | MAC_inst_1/mac_operate_inst/mult_128/n4            | FA_X1     | 0.000 |   4.037 |   48.376 | 
     | MAC_inst_1/mac_operate_inst/mult_128/U4/S    |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[10]           | FA_X1     | 0.427 |   4.464 |   48.803 | 
     | MAC_inst_1/mac_operate_inst/U6/A             |   ^   | MAC_inst_1/mac_operate_inst/mul_temp[10]           | INV_X1    | 0.000 |   4.464 |   48.803 | 
     | MAC_inst_1/mac_operate_inst/U6/ZN            |   v   | MAC_inst_1/mac_operate_inst/n4                     | INV_X1    | 0.038 |   4.502 |   48.841 | 
     | MAC_inst_1/mac_operate_inst/U76/A            |   v   | MAC_inst_1/mac_operate_inst/n4                     | XOR2_X1   | 0.000 |   4.502 |   48.841 | 
     | MAC_inst_1/mac_operate_inst/U76/Z            |   v   | MAC_inst_1/mac_operate_inst/N24                    | XOR2_X1   | 0.178 |   4.680 |   49.019 | 
     | MAC_inst_1/mac_operate_inst/U20/B1           |   v   | MAC_inst_1/mac_operate_inst/N24                    | AOI22_X1  | 0.000 |   4.680 |   49.019 | 
     | MAC_inst_1/mac_operate_inst/U20/ZN           |   ^   | MAC_inst_1/mac_operate_inst/n53                    | AOI22_X1  | 0.184 |   4.864 |   49.204 | 
     | MAC_inst_1/mac_operate_inst/U19/A            |   ^   | MAC_inst_1/mac_operate_inst/n53                    | INV_X1    | 0.000 |   4.865 |   49.204 | 
     | MAC_inst_1/mac_operate_inst/U19/ZN           |   v   | MAC_inst_1/mac_operate_inst/n29                    | INV_X1    | 0.072 |   4.937 |   49.276 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_3/B   |   v   | MAC_inst_1/mac_operate_inst/n29                    | FA_X1     | 0.001 |   4.938 |   49.278 | 
     | MAC_inst_1/mac_operate_inst/add_131/U1_3/S   |   ^   | MAC_inst_1/ac_sum_new[3]                           | FA_X1     | 0.437 |   5.375 |   49.715 | 
     | MAC_inst_1/U22/A                             |   ^   | MAC_inst_1/ac_sum_new[3]                           | INV_X1    | 0.000 |   5.375 |   49.715 | 
     | MAC_inst_1/U22/ZN                            |   v   | MAC_inst_1/n21                                     | INV_X1    | 0.032 |   5.408 |   49.747 | 
     | MAC_inst_1/U34/B2                            |   v   | MAC_inst_1/n21                                     | OAI22_X1  | 0.000 |   5.408 |   49.747 | 
     | MAC_inst_1/U34/ZN                            |   ^   | MAC_inst_1/n109                                    | OAI22_X1  | 0.147 |   5.555 |   49.894 | 
     | MAC_inst_1/ac_sum_old_reg_3_/D               |   ^   | MAC_inst_1/n109                                    | DFF_X1    | 0.000 |   5.555 |   49.894 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                 |       |       |        |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                             |   ^   | clk   |        |       |   0.000 |  -44.339 | 
     | MAC_inst_1/ac_sum_old_reg_3_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -44.339 | 
     +---------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin MAC_inst_4/ac_sum_old_reg_3_/CK 
Endpoint:   MAC_inst_4/ac_sum_old_reg_3_/D (^) checked with  leading edge of 
'clk'
Beginpoint: MAC_inst_4/op_1_reg_1_/Q       (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- Setup                         0.107
+ Phase Shift                  50.000
= Required Time                49.893
- Arrival Time                  5.553
= Slack Time                   44.340
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Pin                      |  Edge |                        Net                         |   Cell    | Delay | Arrival | Required | 
     |                                              |       |                                                    |           |       |  Time   |   Time   | 
     |----------------------------------------------+-------+----------------------------------------------------+-----------+-------+---------+----------| 
     | clk                                          |   ^   | clk                                                |           |       |   0.000 |   44.340 | 
     | MAC_inst_4/op_1_reg_1_/CK                    |   ^   | clk                                                | DFF_X1    | 0.000 |   0.000 |   44.340 | 
     | MAC_inst_4/op_1_reg_1_/Q                     |   ^   | MAC_inst_4/op_1[1]                                 | DFF_X1    | 0.356 |   0.356 |   44.696 | 
     | MAC_inst_4/mac_operate_inst/U68/A2           |   ^   | MAC_inst_4/op_1[1]                                 | NOR2_X1   | 0.001 |   0.358 |   44.698 | 
     | MAC_inst_4/mac_operate_inst/U68/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | NOR2_X1   | 0.056 |   0.414 |   44.754 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[2 | AND2_X1   | 0.000 |   0.414 |   44.754 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U99/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.108 |   0.522 |   44.862 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[3 | AND2_X1   | 0.000 |   0.522 |   44.862 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U97/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.105 |   0.627 |   44.967 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/A1           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[4 | AND2_X1   | 0.000 |   0.627 |   44.967 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U85/ZN           |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | AND2_X1   | 0.109 |   0.736 |   45.076 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/B            |   v   | MAC_inst_4/mac_operate_inst/sub_add_125_b0_carry[5 | XOR2_X1   | 0.000 |   0.737 |   45.077 | 
     |                                              |       | ]                                                  |           |       |         |          | 
     | MAC_inst_4/mac_operate_inst/U84/Z            |   v   | MAC_inst_4/mac_operate_inst/N10                    | XOR2_X1   | 0.201 |   0.937 |   45.277 | 
     | MAC_inst_4/mac_operate_inst/U40/A1           |   v   | MAC_inst_4/mac_operate_inst/N10                    | AOI22_X1  | 0.000 |   0.937 |   45.277 | 
     | MAC_inst_4/mac_operate_inst/U40/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n63                    | AOI22_X1  | 0.376 |   1.313 |   45.653 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/A2 |   ^   | MAC_inst_4/mac_operate_inst/n63                    | NOR2_X1   | 0.001 |   1.314 |   45.654 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U140/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | NOR2_X1   | 0.090 |   1.404 |   45.744 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/B   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n86           | HA_X1     | 0.000 |   1.404 |   45.744 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U37/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | HA_X1     | 0.231 |   1.635 |   45.975 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/CI  |   v   | MAC_inst_4/mac_operate_inst/mult_128/n60           | FA_X1     | 0.000 |   1.635 |   45.975 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U35/S   |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.416 |   2.052 |   46.392 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/CI  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n56           | FA_X1     | 0.000 |   2.052 |   46.392 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U34/S   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | FA_X1     | 0.319 |   2.371 |   46.711 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/C2 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n54           | AOI222_X1 | 0.000 |   2.371 |   46.711 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U155/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | AOI222_X1 | 0.396 |   2.767 |   47.107 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n180          | INV_X1    | 0.000 |   2.767 |   47.107 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U108/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | INV_X1    | 0.060 |   2.827 |   47.168 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/B1 |   v   | MAC_inst_4/mac_operate_inst/mult_128/n162          | AOI222_X1 | 0.000 |   2.828 |   47.168 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U154/ZN |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | AOI222_X1 | 0.325 |   3.152 |   47.492 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/A  |   ^   | MAC_inst_4/mac_operate_inst/mult_128/n179          | INV_X1    | 0.000 |   3.152 |   47.492 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U112/ZN |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | INV_X1    | 0.061 |   3.213 |   47.553 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n160          | FA_X1     | 0.000 |   3.213 |   47.553 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U7/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.278 |   3.491 |   47.831 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n6            | FA_X1     | 0.000 |   3.491 |   47.831 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U6/CO   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.279 |   3.770 |   48.111 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/CI   |   v   | MAC_inst_4/mac_operate_inst/mult_128/n5            | FA_X1     | 0.000 |   3.771 |   48.111 | 
     | MAC_inst_4/mac_operate_inst/mult_128/U5/S    |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[9]            | FA_X1     | 0.436 |   4.207 |   48.547 | 
     | MAC_inst_4/mac_operate_inst/U5/A             |   ^   | MAC_inst_4/mac_operate_inst/mul_temp[9]            | INV_X1    | 0.000 |   4.207 |   48.547 | 
     | MAC_inst_4/mac_operate_inst/U5/ZN            |   v   | MAC_inst_4/mac_operate_inst/n3                     | INV_X1    | 0.041 |   4.248 |   48.588 | 
     | MAC_inst_4/mac_operate_inst/U78/A            |   v   | MAC_inst_4/mac_operate_inst/n3                     | XOR2_X1   | 0.000 |   4.248 |   48.588 | 
     | MAC_inst_4/mac_operate_inst/U78/Z            |   v   | MAC_inst_4/mac_operate_inst/N23                    | XOR2_X1   | 0.178 |   4.426 |   48.766 | 
     | MAC_inst_4/mac_operate_inst/U18/B1           |   v   | MAC_inst_4/mac_operate_inst/N23                    | AOI22_X1  | 0.000 |   4.426 |   48.766 | 
     | MAC_inst_4/mac_operate_inst/U18/ZN           |   ^   | MAC_inst_4/mac_operate_inst/n35                    | AOI22_X1  | 0.167 |   4.593 |   48.933 | 
     | MAC_inst_4/mac_operate_inst/U17/A            |   ^   | MAC_inst_4/mac_operate_inst/n35                    | INV_X1    | 0.000 |   4.593 |   48.934 | 
     | MAC_inst_4/mac_operate_inst/U17/ZN           |   v   | MAC_inst_4/mac_operate_inst/n30                    | INV_X1    | 0.053 |   4.646 |   48.986 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_2/B   |   v   | MAC_inst_4/mac_operate_inst/n30                    | FA_X1     | 0.000 |   4.646 |   48.986 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_2/CO  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[3]       | FA_X1     | 0.303 |   4.949 |   49.289 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_3/CI  |   v   | MAC_inst_4/mac_operate_inst/add_131/carry[3]       | FA_X1     | 0.000 |   4.949 |   49.290 | 
     | MAC_inst_4/mac_operate_inst/add_131/U1_3/S   |   ^   | MAC_inst_4/ac_sum_new[3]                           | FA_X1     | 0.411 |   5.361 |   49.701 | 
     | MAC_inst_4/U22/A                             |   ^   | MAC_inst_4/ac_sum_new[3]                           | INV_X1    | 0.000 |   5.361 |   49.701 | 
     | MAC_inst_4/U22/ZN                            |   v   | MAC_inst_4/n21                                     | INV_X1    | 0.040 |   5.401 |   49.741 | 
     | MAC_inst_4/U34/B2                            |   v   | MAC_inst_4/n21                                     | OAI22_X1  | 0.001 |   5.401 |   49.741 | 
     | MAC_inst_4/U34/ZN                            |   ^   | MAC_inst_4/n148                                    | OAI22_X1  | 0.151 |   5.552 |   49.893 | 
     | MAC_inst_4/ac_sum_old_reg_3_/D               |   ^   | MAC_inst_4/n148                                    | DFF_X1    | 0.000 |   5.553 |   49.893 | 
     +----------------------------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |  Net  |  Cell  | Delay | Arrival | Required | 
     |                                 |       |       |        |       |  Time   |   Time   | 
     |---------------------------------+-------+-------+--------+-------+---------+----------| 
     | clk                             |   ^   | clk   |        |       |   0.000 |  -44.340 | 
     | MAC_inst_4/ac_sum_old_reg_3_/CK |   ^   | clk   | DFF_X1 | 0.000 |   0.000 |  -44.340 | 
     +---------------------------------------------------------------------------------------+ 

