# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do ex2_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {ex2.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:50:53 on Nov 20,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." ex2.vo 
# -- Compiling module alu
# -- Compiling module hard_block
# 
# Top level modules:
# 	alu
# End time: 00:50:54 on Nov 20,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/CA\ LAB/week12/ex2 {D:/CA LAB/week12/ex2/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:50:54 on Nov 20,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/CA LAB/week12/ex2" D:/CA LAB/week12/ex2/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 00:50:55 on Nov 20,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/CA\ LAB/week12/ex2 {D:/CA LAB/week12/ex2/alu_testbench.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:50:55 on Nov 20,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/CA LAB/week12/ex2" D:/CA LAB/week12/ex2/alu_testbench.v 
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 00:50:55 on Nov 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs="+acc"  alu_testbench
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L gate_work -L work -voptargs=""+acc"" alu_testbench 
# Start time: 00:50:59 on Nov 20,2020
# Loading work.alu_testbench
# ** Error: (vsim-3033) D:/CA LAB/week12/ex2/alu_testbench.v(7): Instantiation of 'glob' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /alu_testbench File: D:/CA LAB/week12/ex2/alu_testbench.v
#         Searched libraries:
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/fiftyfivenm
#             D:/CA LAB/week12/ex2/simulation/modelsim/gate_work
#             D:/CA LAB/week12/ex2/simulation/modelsim/gate_work
# Loading work.alu
# ** Error: (vsim-3033) D:/CA LAB/week12/ex2/alu.v(10): Instantiation of 'glob' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /alu_testbench/alu File: D:/CA LAB/week12/ex2/alu.v
#         Searched libraries:
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/fiftyfivenm
#             D:/CA LAB/week12/ex2/simulation/modelsim/gate_work
#             D:/CA LAB/week12/ex2/simulation/modelsim/gate_work
# ** Error: (vsim-3033) D:/CA LAB/week12/ex2/alu.v(12): Instantiation of 'add' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /alu_testbench/alu File: D:/CA LAB/week12/ex2/alu.v
#         Searched libraries:
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/fiftyfivenm
#             D:/CA LAB/week12/ex2/simulation/modelsim/gate_work
#             D:/CA LAB/week12/ex2/simulation/modelsim/gate_work
# ** Error: (vsim-3033) D:/CA LAB/week12/ex2/alu.v(13): Instantiation of 'sub' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /alu_testbench/alu File: D:/CA LAB/week12/ex2/alu.v
#         Searched libraries:
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/fiftyfivenm
#             D:/CA LAB/week12/ex2/simulation/modelsim/gate_work
#             D:/CA LAB/week12/ex2/simulation/modelsim/gate_work
# ** Error: (vsim-3033) D:/CA LAB/week12/ex2/alu.v(14): Instantiation of 'srl' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /alu_testbench/alu File: D:/CA LAB/week12/ex2/alu.v
#         Searched libraries:
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/fiftyfivenm
#             D:/CA LAB/week12/ex2/simulation/modelsim/gate_work
#             D:/CA LAB/week12/ex2/simulation/modelsim/gate_work
# ** Error: (vsim-3033) D:/CA LAB/week12/ex2/alu.v(16): Instantiation of 'mux' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /alu_testbench/alu File: D:/CA LAB/week12/ex2/alu.v
#         Searched libraries:
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/fiftyfivenm
#             D:/CA LAB/week12/ex2/simulation/modelsim/gate_work
#             D:/CA LAB/week12/ex2/simulation/modelsim/gate_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./ex2_run_msim_gate_verilog.do PAUSED at line 13
# End time: 00:51:21 on Nov 20,2020, Elapsed time: 0:00:22
# Errors: 6, Warnings: 0
