Classic Timing Analyzer report for DE2_D5M
Sun Oct 28 10:25:05 2012
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
  7. Clock Setup: 'CLOCK_50'
  8. Clock Setup: 'CCD_PIXCLK'
  9. Clock Hold: 'Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
 10. Clock Hold: 'CLOCK_50'
 11. Clock Hold: 'CCD_PIXCLK'
 12. tsu
 13. tco
 14. th
 15. Ignored Timing Assignments
 16. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------+------------------------------------------+-----------------------------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+
; Type                                                                                     ; Slack                                    ; Required Time                     ; Actual Time                      ; From                                                                                                                                                             ; To                                                                                                                                                                                      ; From Clock                                                                ; To Clock                                                                  ; Failed Paths ;
+------------------------------------------------------------------------------------------+------------------------------------------+-----------------------------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+
; Worst-case tsu                                                                           ; -0.576 ns                                ; 1.000 ns                          ; 1.576 ns                         ; DRAM_DQ[1]                                                                                                                                                       ; Sdram_Control_4Port:u7|mDATAOUT[1]                                                                                                                                                      ; --                                                                        ; CLOCK_50                                                                  ; 16           ;
; Worst-case tco                                                                           ; -6.133 ns                                ; 1.000 ns                          ; 7.133 ns                         ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[15] ; DRAM_DQ[15]                                                                                                                                                                             ; CLOCK_50                                                                  ; --                                                                        ; 64           ;
; Worst-case th                                                                            ; N/A                                      ; None                              ; -0.150 ns                        ; CCD_DATA[1]                                                                                                                                                      ; rCCD_DATA[1]                                                                                                                                                                            ; --                                                                        ; CCD_PIXCLK                                                                ; 0            ;
; Clock Setup: 'Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0' ; 2.685 ns                                 ; 100.00 MHz ( period = 10.000 ns ) ; 136.71 MHz ( period = 7.315 ns ) ; Sdram_Control_4Port:u7|rRD1_ADDR[10]                                                                                                                             ; Sdram_Control_4Port:u7|rRD1_ADDR[10]                                                                                                                                                    ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0            ;
; Clock Setup: 'CLOCK_50'                                                                  ; 5.356 ns                                 ; 50.00 MHz ( period = 20.000 ns )  ; 107.67 MHz ( period = 9.288 ns ) ; VGA_Controller:u1|oRequest                                                                                                                                       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; CLOCK_50                                                                  ; CLOCK_50                                                                  ; 0            ;
; Clock Setup: 'CCD_PIXCLK'                                                                ; N/A                                      ; None                              ; 135.65 MHz ( period = 7.372 ns ) ; CMOS_Capture:CMOS|CMOS_VALID                                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_datain_reg6 ; CCD_PIXCLK                                                                ; CCD_PIXCLK                                                                ; 0            ;
; Clock Hold: 'Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'  ; 0.499 ns                                 ; 100.00 MHz ( period = 10.000 ns ) ; N/A                              ; Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                                    ; Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'CLOCK_50'                                                                   ; 0.499 ns                                 ; 50.00 MHz ( period = 20.000 ns )  ; N/A                              ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                    ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                           ; CLOCK_50                                                                  ; CLOCK_50                                                                  ; 0            ;
; Clock Hold: 'CCD_PIXCLK'                                                                 ; Not operational: Clock Skew > Data Delay ; None                              ; N/A                              ; CMOS_Capture:CMOS|CMOS_oDATA[13]                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_datain_reg4 ; CCD_PIXCLK                                                                ; CCD_PIXCLK                                                                ; 9            ;
; Total number of failed paths                                                             ;                                          ;                                   ;                                  ;                                                                                                                                                                  ;                                                                                                                                                                                         ;                                                                           ;                                                                           ; 89           ;
+------------------------------------------------------------------------------------------+------------------------------------------+-----------------------------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                           ;
+---------------------------------------------------------------------+--------------------+-----------------+-------------------------+-------------+
; Option                                                              ; Setting            ; From            ; To                      ; Entity Name ;
+---------------------------------------------------------------------+--------------------+-----------------+-------------------------+-------------+
; Device Name                                                         ; EP2C8Q208C8        ;                 ;                         ;             ;
; Timing Models                                                       ; Final              ;                 ;                         ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;                 ;                         ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;                 ;                         ;             ;
; Cut off read during write signal paths                              ; On                 ;                 ;                         ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;                 ;                         ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;                 ;                         ;             ;
; Ignore Clock Settings                                               ; Off                ;                 ;                         ;             ;
; Analyze latches as synchronous elements                             ; On                 ;                 ;                         ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;                 ;                         ;             ;
; Enable Clock Latency                                                ; Off                ;                 ;                         ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;                 ;                         ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;                 ;                         ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;                 ;                         ;             ;
; Number of source nodes to report per destination node               ; 10                 ;                 ;                         ;             ;
; Number of destination nodes to report                               ; 10                 ;                 ;                         ;             ;
; Number of paths to report                                           ; 200                ;                 ;                         ;             ;
; Report Minimum Timing Checks                                        ; Off                ;                 ;                         ;             ;
; Use Fast Timing Models                                              ; Off                ;                 ;                         ;             ;
; Report IO Paths Separately                                          ; Off                ;                 ;                         ;             ;
; Perform Multicorner Analysis                                        ; On                 ;                 ;                         ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;                 ;                         ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;                 ;                         ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;                 ;                         ;             ;
; tsu Requirement                                                     ; 4 ns               ; *               ; rCCD_DATA               ;             ;
; tsu Requirement                                                     ; 4 ns               ; *               ; rCCD_FVAL               ;             ;
; tsu Requirement                                                     ; 4 ns               ; *               ; rCCD_LVAL               ;             ;
; tsu Requirement                                                     ; 1 ns               ; DRAM_DQ         ; *                       ;             ;
; tco Requirement                                                     ; 1 ns               ; *               ; DRAM_DQ                 ;             ;
; Cut Timing Path                                                     ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe5|dffe6a ; dcfifo_e5o1 ;
; Cut Timing Path                                                     ; On                 ; rdptr_g         ; ws_dgrp|dffpipe8|dffe9a ; dcfifo_e5o1 ;
+---------------------------------------------------------------------+--------------------+-----------------+-------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                                                           ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+---------------------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;                    ; PLL output ; 100.0 MHz        ; 0.000 ns      ; 0.000 ns     ; CLOCK_50 ; 2                     ; 1                   ; -2.388 ns ;              ;
; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ;                    ; PLL output ; 100.0 MHz        ; 0.000 ns      ; 0.000 ns     ; CLOCK_50 ; 2                     ; 1                   ; -5.388 ns ;              ;
; CLOCK_50                                                                  ;                    ; User Pin   ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
; CCD_PIXCLK                                                                ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
+---------------------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                          ; To                                                                                                                                                               ; From Clock                                                                ; To Clock                                                                  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 2.685 ns                                ; 136.71 MHz ( period = 7.315 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[10]                                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[10]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 7.051 ns                ;
; 2.685 ns                                ; 136.71 MHz ( period = 7.315 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[10]                                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[9]                                                                                                                              ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 7.051 ns                ;
; 2.685 ns                                ; 136.71 MHz ( period = 7.315 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[10]                                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[11]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 7.051 ns                ;
; 2.685 ns                                ; 136.71 MHz ( period = 7.315 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[10]                                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[12]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 7.051 ns                ;
; 2.685 ns                                ; 136.71 MHz ( period = 7.315 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[10]                                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[13]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 7.051 ns                ;
; 2.685 ns                                ; 136.71 MHz ( period = 7.315 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[10]                                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[14]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 7.051 ns                ;
; 2.685 ns                                ; 136.71 MHz ( period = 7.315 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[10]                                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[15]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 7.051 ns                ;
; 2.685 ns                                ; 136.71 MHz ( period = 7.315 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[10]                                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[17]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 7.051 ns                ;
; 2.685 ns                                ; 136.71 MHz ( period = 7.315 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[10]                                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[16]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 7.051 ns                ;
; 2.685 ns                                ; 136.71 MHz ( period = 7.315 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[10]                                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[19]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 7.051 ns                ;
; 2.685 ns                                ; 136.71 MHz ( period = 7.315 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[10]                                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[20]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 7.051 ns                ;
; 2.685 ns                                ; 136.71 MHz ( period = 7.315 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[10]                                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[18]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 7.051 ns                ;
; 2.685 ns                                ; 136.71 MHz ( period = 7.315 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[10]                                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[22]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 7.051 ns                ;
; 2.685 ns                                ; 136.71 MHz ( period = 7.315 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[10]                                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[21]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 7.051 ns                ;
; 2.685 ns                                ; 136.71 MHz ( period = 7.315 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[10]                                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[8]                                                                                                                              ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 7.051 ns                ;
; 2.726 ns                                ; 137.48 MHz ( period = 7.274 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[11]                                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[10]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 7.010 ns                ;
; 2.726 ns                                ; 137.48 MHz ( period = 7.274 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[11]                                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[9]                                                                                                                              ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 7.010 ns                ;
; 2.726 ns                                ; 137.48 MHz ( period = 7.274 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[11]                                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[11]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 7.010 ns                ;
; 2.726 ns                                ; 137.48 MHz ( period = 7.274 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[11]                                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[12]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 7.010 ns                ;
; 2.726 ns                                ; 137.48 MHz ( period = 7.274 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[11]                                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[13]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 7.010 ns                ;
; 2.726 ns                                ; 137.48 MHz ( period = 7.274 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[11]                                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[14]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 7.010 ns                ;
; 2.726 ns                                ; 137.48 MHz ( period = 7.274 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[11]                                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[15]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 7.010 ns                ;
; 2.726 ns                                ; 137.48 MHz ( period = 7.274 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[11]                                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[17]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 7.010 ns                ;
; 2.726 ns                                ; 137.48 MHz ( period = 7.274 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[11]                                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[16]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 7.010 ns                ;
; 2.726 ns                                ; 137.48 MHz ( period = 7.274 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[11]                                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[19]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 7.010 ns                ;
; 2.726 ns                                ; 137.48 MHz ( period = 7.274 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[11]                                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[20]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 7.010 ns                ;
; 2.726 ns                                ; 137.48 MHz ( period = 7.274 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[11]                                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[18]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 7.010 ns                ;
; 2.726 ns                                ; 137.48 MHz ( period = 7.274 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[11]                                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[22]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 7.010 ns                ;
; 2.726 ns                                ; 137.48 MHz ( period = 7.274 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[11]                                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[21]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 7.010 ns                ;
; 2.726 ns                                ; 137.48 MHz ( period = 7.274 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[11]                                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[8]                                                                                                                              ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 7.010 ns                ;
; 2.788 ns                                ; 138.66 MHz ( period = 7.212 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[9]                                                                                                                           ; Sdram_Control_4Port:u7|rRD1_ADDR[10]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.948 ns                ;
; 2.788 ns                                ; 138.66 MHz ( period = 7.212 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[9]                                                                                                                           ; Sdram_Control_4Port:u7|rRD1_ADDR[9]                                                                                                                              ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.948 ns                ;
; 2.788 ns                                ; 138.66 MHz ( period = 7.212 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[9]                                                                                                                           ; Sdram_Control_4Port:u7|rRD1_ADDR[11]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.948 ns                ;
; 2.788 ns                                ; 138.66 MHz ( period = 7.212 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[9]                                                                                                                           ; Sdram_Control_4Port:u7|rRD1_ADDR[12]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.948 ns                ;
; 2.788 ns                                ; 138.66 MHz ( period = 7.212 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[9]                                                                                                                           ; Sdram_Control_4Port:u7|rRD1_ADDR[13]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.948 ns                ;
; 2.788 ns                                ; 138.66 MHz ( period = 7.212 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[9]                                                                                                                           ; Sdram_Control_4Port:u7|rRD1_ADDR[14]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.948 ns                ;
; 2.788 ns                                ; 138.66 MHz ( period = 7.212 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[9]                                                                                                                           ; Sdram_Control_4Port:u7|rRD1_ADDR[15]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.948 ns                ;
; 2.788 ns                                ; 138.66 MHz ( period = 7.212 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[9]                                                                                                                           ; Sdram_Control_4Port:u7|rRD1_ADDR[17]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.948 ns                ;
; 2.788 ns                                ; 138.66 MHz ( period = 7.212 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[9]                                                                                                                           ; Sdram_Control_4Port:u7|rRD1_ADDR[16]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.948 ns                ;
; 2.788 ns                                ; 138.66 MHz ( period = 7.212 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[9]                                                                                                                           ; Sdram_Control_4Port:u7|rRD1_ADDR[19]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.948 ns                ;
; 2.788 ns                                ; 138.66 MHz ( period = 7.212 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[9]                                                                                                                           ; Sdram_Control_4Port:u7|rRD1_ADDR[20]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.948 ns                ;
; 2.788 ns                                ; 138.66 MHz ( period = 7.212 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[9]                                                                                                                           ; Sdram_Control_4Port:u7|rRD1_ADDR[18]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.948 ns                ;
; 2.788 ns                                ; 138.66 MHz ( period = 7.212 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[9]                                                                                                                           ; Sdram_Control_4Port:u7|rRD1_ADDR[22]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.948 ns                ;
; 2.788 ns                                ; 138.66 MHz ( period = 7.212 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[9]                                                                                                                           ; Sdram_Control_4Port:u7|rRD1_ADDR[21]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.948 ns                ;
; 2.788 ns                                ; 138.66 MHz ( period = 7.212 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[9]                                                                                                                           ; Sdram_Control_4Port:u7|rRD1_ADDR[8]                                                                                                                              ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.948 ns                ;
; 3.125 ns                                ; 145.45 MHz ( period = 6.875 ns )                    ; Sdram_Control_4Port:u7|rWR1_ADDR[10]                                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[9]                                                                                                                              ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.611 ns                ;
; 3.125 ns                                ; 145.45 MHz ( period = 6.875 ns )                    ; Sdram_Control_4Port:u7|rWR1_ADDR[10]                                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[11]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.611 ns                ;
; 3.125 ns                                ; 145.45 MHz ( period = 6.875 ns )                    ; Sdram_Control_4Port:u7|rWR1_ADDR[10]                                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[10]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.611 ns                ;
; 3.125 ns                                ; 145.45 MHz ( period = 6.875 ns )                    ; Sdram_Control_4Port:u7|rWR1_ADDR[10]                                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[14]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.611 ns                ;
; 3.125 ns                                ; 145.45 MHz ( period = 6.875 ns )                    ; Sdram_Control_4Port:u7|rWR1_ADDR[10]                                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[12]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.611 ns                ;
; 3.125 ns                                ; 145.45 MHz ( period = 6.875 ns )                    ; Sdram_Control_4Port:u7|rWR1_ADDR[10]                                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[13]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.611 ns                ;
; 3.125 ns                                ; 145.45 MHz ( period = 6.875 ns )                    ; Sdram_Control_4Port:u7|rWR1_ADDR[10]                                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[17]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.611 ns                ;
; 3.125 ns                                ; 145.45 MHz ( period = 6.875 ns )                    ; Sdram_Control_4Port:u7|rWR1_ADDR[10]                                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[16]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.611 ns                ;
; 3.125 ns                                ; 145.45 MHz ( period = 6.875 ns )                    ; Sdram_Control_4Port:u7|rWR1_ADDR[10]                                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[15]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.611 ns                ;
; 3.125 ns                                ; 145.45 MHz ( period = 6.875 ns )                    ; Sdram_Control_4Port:u7|rWR1_ADDR[10]                                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[18]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.611 ns                ;
; 3.125 ns                                ; 145.45 MHz ( period = 6.875 ns )                    ; Sdram_Control_4Port:u7|rWR1_ADDR[10]                                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[20]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.611 ns                ;
; 3.125 ns                                ; 145.45 MHz ( period = 6.875 ns )                    ; Sdram_Control_4Port:u7|rWR1_ADDR[10]                                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[19]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.611 ns                ;
; 3.125 ns                                ; 145.45 MHz ( period = 6.875 ns )                    ; Sdram_Control_4Port:u7|rWR1_ADDR[10]                                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[22]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.611 ns                ;
; 3.125 ns                                ; 145.45 MHz ( period = 6.875 ns )                    ; Sdram_Control_4Port:u7|rWR1_ADDR[10]                                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[21]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.611 ns                ;
; 3.125 ns                                ; 145.45 MHz ( period = 6.875 ns )                    ; Sdram_Control_4Port:u7|rWR1_ADDR[10]                                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[8]                                                                                                                              ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.611 ns                ;
; 3.170 ns                                ; 146.41 MHz ( period = 6.830 ns )                    ; Sdram_Control_4Port:u7|rWR1_ADDR[11]                                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[9]                                                                                                                              ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.566 ns                ;
; 3.170 ns                                ; 146.41 MHz ( period = 6.830 ns )                    ; Sdram_Control_4Port:u7|rWR1_ADDR[11]                                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[11]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.566 ns                ;
; 3.170 ns                                ; 146.41 MHz ( period = 6.830 ns )                    ; Sdram_Control_4Port:u7|rWR1_ADDR[11]                                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[10]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.566 ns                ;
; 3.170 ns                                ; 146.41 MHz ( period = 6.830 ns )                    ; Sdram_Control_4Port:u7|rWR1_ADDR[11]                                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[14]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.566 ns                ;
; 3.170 ns                                ; 146.41 MHz ( period = 6.830 ns )                    ; Sdram_Control_4Port:u7|rWR1_ADDR[11]                                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[12]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.566 ns                ;
; 3.170 ns                                ; 146.41 MHz ( period = 6.830 ns )                    ; Sdram_Control_4Port:u7|rWR1_ADDR[11]                                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[13]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.566 ns                ;
; 3.170 ns                                ; 146.41 MHz ( period = 6.830 ns )                    ; Sdram_Control_4Port:u7|rWR1_ADDR[11]                                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[17]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.566 ns                ;
; 3.170 ns                                ; 146.41 MHz ( period = 6.830 ns )                    ; Sdram_Control_4Port:u7|rWR1_ADDR[11]                                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[16]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.566 ns                ;
; 3.170 ns                                ; 146.41 MHz ( period = 6.830 ns )                    ; Sdram_Control_4Port:u7|rWR1_ADDR[11]                                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[15]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.566 ns                ;
; 3.170 ns                                ; 146.41 MHz ( period = 6.830 ns )                    ; Sdram_Control_4Port:u7|rWR1_ADDR[11]                                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[18]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.566 ns                ;
; 3.170 ns                                ; 146.41 MHz ( period = 6.830 ns )                    ; Sdram_Control_4Port:u7|rWR1_ADDR[11]                                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[20]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.566 ns                ;
; 3.170 ns                                ; 146.41 MHz ( period = 6.830 ns )                    ; Sdram_Control_4Port:u7|rWR1_ADDR[11]                                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[19]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.566 ns                ;
; 3.170 ns                                ; 146.41 MHz ( period = 6.830 ns )                    ; Sdram_Control_4Port:u7|rWR1_ADDR[11]                                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[22]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.566 ns                ;
; 3.170 ns                                ; 146.41 MHz ( period = 6.830 ns )                    ; Sdram_Control_4Port:u7|rWR1_ADDR[11]                                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[21]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.566 ns                ;
; 3.170 ns                                ; 146.41 MHz ( period = 6.830 ns )                    ; Sdram_Control_4Port:u7|rWR1_ADDR[11]                                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[8]                                                                                                                              ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.566 ns                ;
; 3.202 ns                                ; 147.10 MHz ( period = 6.798 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[8]                                                                                                                           ; Sdram_Control_4Port:u7|rRD1_ADDR[10]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.534 ns                ;
; 3.202 ns                                ; 147.10 MHz ( period = 6.798 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[8]                                                                                                                           ; Sdram_Control_4Port:u7|rRD1_ADDR[9]                                                                                                                              ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.534 ns                ;
; 3.202 ns                                ; 147.10 MHz ( period = 6.798 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[8]                                                                                                                           ; Sdram_Control_4Port:u7|rRD1_ADDR[11]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.534 ns                ;
; 3.202 ns                                ; 147.10 MHz ( period = 6.798 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[8]                                                                                                                           ; Sdram_Control_4Port:u7|rRD1_ADDR[12]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.534 ns                ;
; 3.202 ns                                ; 147.10 MHz ( period = 6.798 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[8]                                                                                                                           ; Sdram_Control_4Port:u7|rRD1_ADDR[13]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.534 ns                ;
; 3.202 ns                                ; 147.10 MHz ( period = 6.798 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[8]                                                                                                                           ; Sdram_Control_4Port:u7|rRD1_ADDR[14]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.534 ns                ;
; 3.202 ns                                ; 147.10 MHz ( period = 6.798 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[8]                                                                                                                           ; Sdram_Control_4Port:u7|rRD1_ADDR[15]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.534 ns                ;
; 3.202 ns                                ; 147.10 MHz ( period = 6.798 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[8]                                                                                                                           ; Sdram_Control_4Port:u7|rRD1_ADDR[17]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.534 ns                ;
; 3.202 ns                                ; 147.10 MHz ( period = 6.798 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[8]                                                                                                                           ; Sdram_Control_4Port:u7|rRD1_ADDR[16]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.534 ns                ;
; 3.202 ns                                ; 147.10 MHz ( period = 6.798 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[8]                                                                                                                           ; Sdram_Control_4Port:u7|rRD1_ADDR[19]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.534 ns                ;
; 3.202 ns                                ; 147.10 MHz ( period = 6.798 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[8]                                                                                                                           ; Sdram_Control_4Port:u7|rRD1_ADDR[20]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.534 ns                ;
; 3.202 ns                                ; 147.10 MHz ( period = 6.798 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[8]                                                                                                                           ; Sdram_Control_4Port:u7|rRD1_ADDR[18]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.534 ns                ;
; 3.202 ns                                ; 147.10 MHz ( period = 6.798 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[8]                                                                                                                           ; Sdram_Control_4Port:u7|rRD1_ADDR[22]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.534 ns                ;
; 3.202 ns                                ; 147.10 MHz ( period = 6.798 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[8]                                                                                                                           ; Sdram_Control_4Port:u7|rRD1_ADDR[21]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.534 ns                ;
; 3.202 ns                                ; 147.10 MHz ( period = 6.798 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[8]                                                                                                                           ; Sdram_Control_4Port:u7|rRD1_ADDR[8]                                                                                                                              ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.534 ns                ;
; 3.294 ns                                ; 149.12 MHz ( period = 6.706 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[7] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.738 ns                  ; 6.444 ns                ;
; 3.365 ns                                ; 150.72 MHz ( period = 6.635 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2]                  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.371 ns                ;
; 3.380 ns                                ; 151.06 MHz ( period = 6.620 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[7] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.738 ns                  ; 6.358 ns                ;
; 3.420 ns                                ; 151.98 MHz ( period = 6.580 ns )                    ; Sdram_Control_4Port:u7|rWR1_ADDR[9]                                                                                                                           ; Sdram_Control_4Port:u7|rWR1_ADDR[9]                                                                                                                              ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.316 ns                ;
; 3.420 ns                                ; 151.98 MHz ( period = 6.580 ns )                    ; Sdram_Control_4Port:u7|rWR1_ADDR[9]                                                                                                                           ; Sdram_Control_4Port:u7|rWR1_ADDR[11]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.316 ns                ;
; 3.420 ns                                ; 151.98 MHz ( period = 6.580 ns )                    ; Sdram_Control_4Port:u7|rWR1_ADDR[9]                                                                                                                           ; Sdram_Control_4Port:u7|rWR1_ADDR[10]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.316 ns                ;
; 3.420 ns                                ; 151.98 MHz ( period = 6.580 ns )                    ; Sdram_Control_4Port:u7|rWR1_ADDR[9]                                                                                                                           ; Sdram_Control_4Port:u7|rWR1_ADDR[14]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.316 ns                ;
; 3.420 ns                                ; 151.98 MHz ( period = 6.580 ns )                    ; Sdram_Control_4Port:u7|rWR1_ADDR[9]                                                                                                                           ; Sdram_Control_4Port:u7|rWR1_ADDR[12]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.316 ns                ;
; 3.420 ns                                ; 151.98 MHz ( period = 6.580 ns )                    ; Sdram_Control_4Port:u7|rWR1_ADDR[9]                                                                                                                           ; Sdram_Control_4Port:u7|rWR1_ADDR[13]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.316 ns                ;
; 3.420 ns                                ; 151.98 MHz ( period = 6.580 ns )                    ; Sdram_Control_4Port:u7|rWR1_ADDR[9]                                                                                                                           ; Sdram_Control_4Port:u7|rWR1_ADDR[17]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.316 ns                ;
; 3.420 ns                                ; 151.98 MHz ( period = 6.580 ns )                    ; Sdram_Control_4Port:u7|rWR1_ADDR[9]                                                                                                                           ; Sdram_Control_4Port:u7|rWR1_ADDR[16]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.316 ns                ;
; 3.420 ns                                ; 151.98 MHz ( period = 6.580 ns )                    ; Sdram_Control_4Port:u7|rWR1_ADDR[9]                                                                                                                           ; Sdram_Control_4Port:u7|rWR1_ADDR[15]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.316 ns                ;
; 3.420 ns                                ; 151.98 MHz ( period = 6.580 ns )                    ; Sdram_Control_4Port:u7|rWR1_ADDR[9]                                                                                                                           ; Sdram_Control_4Port:u7|rWR1_ADDR[18]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.316 ns                ;
; 3.420 ns                                ; 151.98 MHz ( period = 6.580 ns )                    ; Sdram_Control_4Port:u7|rWR1_ADDR[9]                                                                                                                           ; Sdram_Control_4Port:u7|rWR1_ADDR[20]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.316 ns                ;
; 3.420 ns                                ; 151.98 MHz ( period = 6.580 ns )                    ; Sdram_Control_4Port:u7|rWR1_ADDR[9]                                                                                                                           ; Sdram_Control_4Port:u7|rWR1_ADDR[19]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.316 ns                ;
; 3.420 ns                                ; 151.98 MHz ( period = 6.580 ns )                    ; Sdram_Control_4Port:u7|rWR1_ADDR[9]                                                                                                                           ; Sdram_Control_4Port:u7|rWR1_ADDR[22]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.316 ns                ;
; 3.420 ns                                ; 151.98 MHz ( period = 6.580 ns )                    ; Sdram_Control_4Port:u7|rWR1_ADDR[9]                                                                                                                           ; Sdram_Control_4Port:u7|rWR1_ADDR[21]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.316 ns                ;
; 3.420 ns                                ; 151.98 MHz ( period = 6.580 ns )                    ; Sdram_Control_4Port:u7|rWR1_ADDR[9]                                                                                                                           ; Sdram_Control_4Port:u7|rWR1_ADDR[8]                                                                                                                              ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.316 ns                ;
; 3.439 ns                                ; 152.42 MHz ( period = 6.561 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.297 ns                ;
; 3.451 ns                                ; 152.70 MHz ( period = 6.549 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2]                  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.285 ns                ;
; 3.466 ns                                ; 153.05 MHz ( period = 6.534 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[7] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.738 ns                  ; 6.272 ns                ;
; 3.473 ns                                ; 153.21 MHz ( period = 6.527 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.263 ns                ;
; 3.525 ns                                ; 154.44 MHz ( period = 6.475 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.211 ns                ;
; 3.537 ns                                ; 154.73 MHz ( period = 6.463 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2]                  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.199 ns                ;
; 3.540 ns                                ; 154.80 MHz ( period = 6.460 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[9] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.737 ns                  ; 6.197 ns                ;
; 3.552 ns                                ; 155.09 MHz ( period = 6.448 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[7] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.738 ns                  ; 6.186 ns                ;
; 3.559 ns                                ; 155.26 MHz ( period = 6.441 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.177 ns                ;
; 3.577 ns                                ; 155.69 MHz ( period = 6.423 ns )                    ; Sdram_Control_4Port:u7|rWR1_ADDR[12]                                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[9]                                                                                                                              ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.159 ns                ;
; 3.577 ns                                ; 155.69 MHz ( period = 6.423 ns )                    ; Sdram_Control_4Port:u7|rWR1_ADDR[12]                                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[11]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.159 ns                ;
; 3.577 ns                                ; 155.69 MHz ( period = 6.423 ns )                    ; Sdram_Control_4Port:u7|rWR1_ADDR[12]                                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[10]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.159 ns                ;
; 3.577 ns                                ; 155.69 MHz ( period = 6.423 ns )                    ; Sdram_Control_4Port:u7|rWR1_ADDR[12]                                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[14]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.159 ns                ;
; 3.577 ns                                ; 155.69 MHz ( period = 6.423 ns )                    ; Sdram_Control_4Port:u7|rWR1_ADDR[12]                                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[12]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.159 ns                ;
; 3.577 ns                                ; 155.69 MHz ( period = 6.423 ns )                    ; Sdram_Control_4Port:u7|rWR1_ADDR[12]                                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[13]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.159 ns                ;
; 3.577 ns                                ; 155.69 MHz ( period = 6.423 ns )                    ; Sdram_Control_4Port:u7|rWR1_ADDR[12]                                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[17]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.159 ns                ;
; 3.577 ns                                ; 155.69 MHz ( period = 6.423 ns )                    ; Sdram_Control_4Port:u7|rWR1_ADDR[12]                                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[16]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.159 ns                ;
; 3.577 ns                                ; 155.69 MHz ( period = 6.423 ns )                    ; Sdram_Control_4Port:u7|rWR1_ADDR[12]                                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[15]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.159 ns                ;
; 3.577 ns                                ; 155.69 MHz ( period = 6.423 ns )                    ; Sdram_Control_4Port:u7|rWR1_ADDR[12]                                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[18]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.159 ns                ;
; 3.577 ns                                ; 155.69 MHz ( period = 6.423 ns )                    ; Sdram_Control_4Port:u7|rWR1_ADDR[12]                                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[20]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.159 ns                ;
; 3.577 ns                                ; 155.69 MHz ( period = 6.423 ns )                    ; Sdram_Control_4Port:u7|rWR1_ADDR[12]                                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[19]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.159 ns                ;
; 3.577 ns                                ; 155.69 MHz ( period = 6.423 ns )                    ; Sdram_Control_4Port:u7|rWR1_ADDR[12]                                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[22]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.159 ns                ;
; 3.577 ns                                ; 155.69 MHz ( period = 6.423 ns )                    ; Sdram_Control_4Port:u7|rWR1_ADDR[12]                                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[21]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.159 ns                ;
; 3.577 ns                                ; 155.69 MHz ( period = 6.423 ns )                    ; Sdram_Control_4Port:u7|rWR1_ADDR[12]                                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[8]                                                                                                                              ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.159 ns                ;
; 3.593 ns                                ; 156.08 MHz ( period = 6.407 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[9]                                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.737 ns                  ; 6.144 ns                ;
; 3.602 ns                                ; 156.30 MHz ( period = 6.398 ns )                    ; Sdram_Control_4Port:u7|rWR1_ADDR[8]                                                                                                                           ; Sdram_Control_4Port:u7|rWR1_ADDR[9]                                                                                                                              ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.134 ns                ;
; 3.602 ns                                ; 156.30 MHz ( period = 6.398 ns )                    ; Sdram_Control_4Port:u7|rWR1_ADDR[8]                                                                                                                           ; Sdram_Control_4Port:u7|rWR1_ADDR[11]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.134 ns                ;
; 3.602 ns                                ; 156.30 MHz ( period = 6.398 ns )                    ; Sdram_Control_4Port:u7|rWR1_ADDR[8]                                                                                                                           ; Sdram_Control_4Port:u7|rWR1_ADDR[10]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.134 ns                ;
; 3.602 ns                                ; 156.30 MHz ( period = 6.398 ns )                    ; Sdram_Control_4Port:u7|rWR1_ADDR[8]                                                                                                                           ; Sdram_Control_4Port:u7|rWR1_ADDR[14]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.134 ns                ;
; 3.602 ns                                ; 156.30 MHz ( period = 6.398 ns )                    ; Sdram_Control_4Port:u7|rWR1_ADDR[8]                                                                                                                           ; Sdram_Control_4Port:u7|rWR1_ADDR[12]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.134 ns                ;
; 3.602 ns                                ; 156.30 MHz ( period = 6.398 ns )                    ; Sdram_Control_4Port:u7|rWR1_ADDR[8]                                                                                                                           ; Sdram_Control_4Port:u7|rWR1_ADDR[13]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.134 ns                ;
; 3.602 ns                                ; 156.30 MHz ( period = 6.398 ns )                    ; Sdram_Control_4Port:u7|rWR1_ADDR[8]                                                                                                                           ; Sdram_Control_4Port:u7|rWR1_ADDR[17]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.134 ns                ;
; 3.602 ns                                ; 156.30 MHz ( period = 6.398 ns )                    ; Sdram_Control_4Port:u7|rWR1_ADDR[8]                                                                                                                           ; Sdram_Control_4Port:u7|rWR1_ADDR[16]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.134 ns                ;
; 3.602 ns                                ; 156.30 MHz ( period = 6.398 ns )                    ; Sdram_Control_4Port:u7|rWR1_ADDR[8]                                                                                                                           ; Sdram_Control_4Port:u7|rWR1_ADDR[15]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.134 ns                ;
; 3.602 ns                                ; 156.30 MHz ( period = 6.398 ns )                    ; Sdram_Control_4Port:u7|rWR1_ADDR[8]                                                                                                                           ; Sdram_Control_4Port:u7|rWR1_ADDR[18]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.134 ns                ;
; 3.602 ns                                ; 156.30 MHz ( period = 6.398 ns )                    ; Sdram_Control_4Port:u7|rWR1_ADDR[8]                                                                                                                           ; Sdram_Control_4Port:u7|rWR1_ADDR[20]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.134 ns                ;
; 3.602 ns                                ; 156.30 MHz ( period = 6.398 ns )                    ; Sdram_Control_4Port:u7|rWR1_ADDR[8]                                                                                                                           ; Sdram_Control_4Port:u7|rWR1_ADDR[19]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.134 ns                ;
; 3.602 ns                                ; 156.30 MHz ( period = 6.398 ns )                    ; Sdram_Control_4Port:u7|rWR1_ADDR[8]                                                                                                                           ; Sdram_Control_4Port:u7|rWR1_ADDR[22]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.134 ns                ;
; 3.602 ns                                ; 156.30 MHz ( period = 6.398 ns )                    ; Sdram_Control_4Port:u7|rWR1_ADDR[8]                                                                                                                           ; Sdram_Control_4Port:u7|rWR1_ADDR[21]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.134 ns                ;
; 3.602 ns                                ; 156.30 MHz ( period = 6.398 ns )                    ; Sdram_Control_4Port:u7|rWR1_ADDR[8]                                                                                                                           ; Sdram_Control_4Port:u7|rWR1_ADDR[8]                                                                                                                              ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.134 ns                ;
; 3.611 ns                                ; 156.52 MHz ( period = 6.389 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.125 ns                ;
; 3.623 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                                         ; Sdram_Control_4Port:u7|mADDR[21]                                                                                                                                 ; CLOCK_50                                                                  ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 7.612 ns                    ; 7.005 ns                  ; 3.382 ns                ;
; 3.623 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                                         ; Sdram_Control_4Port:u7|mADDR[19]                                                                                                                                 ; CLOCK_50                                                                  ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 7.612 ns                    ; 7.005 ns                  ; 3.382 ns                ;
; 3.623 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                                         ; Sdram_Control_4Port:u7|mADDR[18]                                                                                                                                 ; CLOCK_50                                                                  ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 7.612 ns                    ; 7.005 ns                  ; 3.382 ns                ;
; 3.623 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                                         ; Sdram_Control_4Port:u7|mADDR[16]                                                                                                                                 ; CLOCK_50                                                                  ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 7.612 ns                    ; 7.005 ns                  ; 3.382 ns                ;
; 3.626 ns                                ; 156.89 MHz ( period = 6.374 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[9] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.737 ns                  ; 6.111 ns                ;
; 3.645 ns                                ; 157.36 MHz ( period = 6.355 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.091 ns                ;
; 3.646 ns                                ; 157.38 MHz ( period = 6.354 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[7]                                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.737 ns                  ; 6.091 ns                ;
; 3.675 ns                                ; 158.10 MHz ( period = 6.325 ns )                    ; Sdram_Control_4Port:u7|ST[4]                                                                                                                                  ; Sdram_Control_4Port:u7|mADDR[21]                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.731 ns                  ; 6.056 ns                ;
; 3.675 ns                                ; 158.10 MHz ( period = 6.325 ns )                    ; Sdram_Control_4Port:u7|ST[4]                                                                                                                                  ; Sdram_Control_4Port:u7|mADDR[19]                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.731 ns                  ; 6.056 ns                ;
; 3.675 ns                                ; 158.10 MHz ( period = 6.325 ns )                    ; Sdram_Control_4Port:u7|ST[4]                                                                                                                                  ; Sdram_Control_4Port:u7|mADDR[18]                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.731 ns                  ; 6.056 ns                ;
; 3.675 ns                                ; 158.10 MHz ( period = 6.325 ns )                    ; Sdram_Control_4Port:u7|ST[4]                                                                                                                                  ; Sdram_Control_4Port:u7|mADDR[16]                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.731 ns                  ; 6.056 ns                ;
; 3.678 ns                                ; 158.18 MHz ( period = 6.322 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[13]                                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[10]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.058 ns                ;
; 3.678 ns                                ; 158.18 MHz ( period = 6.322 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[13]                                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[9]                                                                                                                              ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.058 ns                ;
; 3.678 ns                                ; 158.18 MHz ( period = 6.322 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[13]                                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[11]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.058 ns                ;
; 3.678 ns                                ; 158.18 MHz ( period = 6.322 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[13]                                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[12]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.058 ns                ;
; 3.678 ns                                ; 158.18 MHz ( period = 6.322 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[13]                                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[13]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.058 ns                ;
; 3.678 ns                                ; 158.18 MHz ( period = 6.322 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[13]                                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[14]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.058 ns                ;
; 3.678 ns                                ; 158.18 MHz ( period = 6.322 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[13]                                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[15]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.058 ns                ;
; 3.678 ns                                ; 158.18 MHz ( period = 6.322 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[13]                                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[17]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.058 ns                ;
; 3.678 ns                                ; 158.18 MHz ( period = 6.322 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[13]                                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[16]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.058 ns                ;
; 3.678 ns                                ; 158.18 MHz ( period = 6.322 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[13]                                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[19]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.058 ns                ;
; 3.678 ns                                ; 158.18 MHz ( period = 6.322 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[13]                                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[20]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.058 ns                ;
; 3.678 ns                                ; 158.18 MHz ( period = 6.322 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[13]                                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[18]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.058 ns                ;
; 3.678 ns                                ; 158.18 MHz ( period = 6.322 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[13]                                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[22]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.058 ns                ;
; 3.678 ns                                ; 158.18 MHz ( period = 6.322 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[13]                                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[21]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.058 ns                ;
; 3.678 ns                                ; 158.18 MHz ( period = 6.322 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[13]                                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[8]                                                                                                                              ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.058 ns                ;
; 3.679 ns                                ; 158.20 MHz ( period = 6.321 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[9]                                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.737 ns                  ; 6.058 ns                ;
; 3.708 ns                                ; 158.93 MHz ( period = 6.292 ns )                    ; Sdram_Control_4Port:u7|ST[4]                                                                                                                                  ; Sdram_Control_4Port:u7|Write                                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.735 ns                  ; 6.027 ns                ;
; 3.712 ns                                ; 159.03 MHz ( period = 6.288 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[9] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.737 ns                  ; 6.025 ns                ;
; 3.727 ns                                ; 159.41 MHz ( period = 6.273 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2]                  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 6.009 ns                ;
; 3.732 ns                                ; 159.54 MHz ( period = 6.268 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[7]                                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.737 ns                  ; 6.005 ns                ;
; 3.741 ns                                ; 159.77 MHz ( period = 6.259 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[7] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[15] ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 5.995 ns                ;
; 3.741 ns                                ; 159.77 MHz ( period = 6.259 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[7] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[14] ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 5.995 ns                ;
; 3.741 ns                                ; 159.77 MHz ( period = 6.259 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[7] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[13] ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 5.995 ns                ;
; 3.741 ns                                ; 159.77 MHz ( period = 6.259 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[7] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[12] ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 5.995 ns                ;
; 3.741 ns                                ; 159.77 MHz ( period = 6.259 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[7] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[11] ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 5.995 ns                ;
; 3.741 ns                                ; 159.77 MHz ( period = 6.259 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[7] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[10] ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 5.995 ns                ;
; 3.741 ns                                ; 159.77 MHz ( period = 6.259 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[7] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[9]  ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 5.995 ns                ;
; 3.742 ns                                ; 159.80 MHz ( period = 6.258 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[7] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.738 ns                  ; 5.996 ns                ;
; 3.752 ns                                ; 160.05 MHz ( period = 6.248 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[2] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.737 ns                  ; 5.985 ns                ;
; 3.756 ns                                ; 160.15 MHz ( period = 6.244 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 5.980 ns                ;
; 3.765 ns                                ; 160.38 MHz ( period = 6.235 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[9]                                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.737 ns                  ; 5.972 ns                ;
; 3.776 ns                                ; 160.67 MHz ( period = 6.224 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[5]                                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 5.960 ns                ;
; 3.792 ns                                ; 161.08 MHz ( period = 6.208 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[12]                                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[10]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 5.944 ns                ;
; 3.792 ns                                ; 161.08 MHz ( period = 6.208 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[12]                                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[9]                                                                                                                              ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 5.944 ns                ;
; 3.792 ns                                ; 161.08 MHz ( period = 6.208 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[12]                                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[11]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 5.944 ns                ;
; 3.792 ns                                ; 161.08 MHz ( period = 6.208 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[12]                                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[12]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 5.944 ns                ;
; 3.792 ns                                ; 161.08 MHz ( period = 6.208 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[12]                                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[13]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 5.944 ns                ;
; 3.792 ns                                ; 161.08 MHz ( period = 6.208 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[12]                                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[14]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 5.944 ns                ;
; 3.792 ns                                ; 161.08 MHz ( period = 6.208 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[12]                                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[15]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 5.944 ns                ;
; 3.792 ns                                ; 161.08 MHz ( period = 6.208 ns )                    ; Sdram_Control_4Port:u7|rRD1_ADDR[12]                                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[17]                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.736 ns                  ; 5.944 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                               ;                                                                                                                                                                  ;                                                                           ;                                                                           ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                            ; To                                                                                                                                                                                      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 5.356 ns                                ; 107.67 MHz ( period = 9.288 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.699 ns                  ; 4.343 ns                ;
; 5.442 ns                                ; 109.70 MHz ( period = 9.116 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.699 ns                  ; 4.257 ns                ;
; 5.512 ns                                ; 111.41 MHz ( period = 8.976 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[9]                                                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.701 ns                  ; 4.189 ns                ;
; 5.512 ns                                ; 111.41 MHz ( period = 8.976 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[8]                                                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.701 ns                  ; 4.189 ns                ;
; 5.512 ns                                ; 111.41 MHz ( period = 8.976 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[6]                                                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.701 ns                  ; 4.189 ns                ;
; 5.512 ns                                ; 111.41 MHz ( period = 8.976 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[7]                                                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.701 ns                  ; 4.189 ns                ;
; 5.512 ns                                ; 111.41 MHz ( period = 8.976 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[5]                                                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.701 ns                  ; 4.189 ns                ;
; 5.512 ns                                ; 111.41 MHz ( period = 8.976 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[3]                                                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.701 ns                  ; 4.189 ns                ;
; 5.512 ns                                ; 111.41 MHz ( period = 8.976 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[1]                                                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.701 ns                  ; 4.189 ns                ;
; 5.528 ns                                ; 111.81 MHz ( period = 8.944 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.699 ns                  ; 4.171 ns                ;
; 5.614 ns                                ; 114.00 MHz ( period = 8.772 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.699 ns                  ; 4.085 ns                ;
; 5.804 ns                                ; 119.16 MHz ( period = 8.392 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.699 ns                  ; 3.895 ns                ;
; 5.890 ns                                ; 121.65 MHz ( period = 8.220 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.699 ns                  ; 3.809 ns                ;
; 5.932 ns                                ; 122.91 MHz ( period = 8.136 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[2]                                                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.722 ns                  ; 3.790 ns                ;
; 5.932 ns                                ; 122.91 MHz ( period = 8.136 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[4]                                                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.722 ns                  ; 3.790 ns                ;
; 5.932 ns                                ; 122.91 MHz ( period = 8.136 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[0]                                                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.722 ns                  ; 3.790 ns                ;
; 5.976 ns                                ; 124.25 MHz ( period = 8.048 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.699 ns                  ; 3.723 ns                ;
; 6.035 ns                                ; 126.10 MHz ( period = 7.930 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg8 ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.712 ns                  ; 3.677 ns                ;
; 6.035 ns                                ; 126.10 MHz ( period = 7.930 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg7 ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.712 ns                  ; 3.677 ns                ;
; 6.035 ns                                ; 126.10 MHz ( period = 7.930 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg6 ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.712 ns                  ; 3.677 ns                ;
; 6.035 ns                                ; 126.10 MHz ( period = 7.930 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg5 ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.712 ns                  ; 3.677 ns                ;
; 6.035 ns                                ; 126.10 MHz ( period = 7.930 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg4 ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.712 ns                  ; 3.677 ns                ;
; 6.035 ns                                ; 126.10 MHz ( period = 7.930 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg3 ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.712 ns                  ; 3.677 ns                ;
; 6.035 ns                                ; 126.10 MHz ( period = 7.930 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg2 ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.712 ns                  ; 3.677 ns                ;
; 6.035 ns                                ; 126.10 MHz ( period = 7.930 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg1 ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.712 ns                  ; 3.677 ns                ;
; 6.035 ns                                ; 126.10 MHz ( period = 7.930 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg0 ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.712 ns                  ; 3.677 ns                ;
; 6.062 ns                                ; 126.97 MHz ( period = 7.876 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.699 ns                  ; 3.637 ns                ;
; 6.148 ns                                ; 129.80 MHz ( period = 7.704 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.699 ns                  ; 3.551 ns                ;
; 6.188 ns                                ; 131.16 MHz ( period = 7.624 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[15]                         ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.711 ns                  ; 3.523 ns                ;
; 6.188 ns                                ; 131.16 MHz ( period = 7.624 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[14]                         ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.711 ns                  ; 3.523 ns                ;
; 6.188 ns                                ; 131.16 MHz ( period = 7.624 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[13]                         ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.711 ns                  ; 3.523 ns                ;
; 6.188 ns                                ; 131.16 MHz ( period = 7.624 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[12]                         ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.711 ns                  ; 3.523 ns                ;
; 6.188 ns                                ; 131.16 MHz ( period = 7.624 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[11]                         ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.711 ns                  ; 3.523 ns                ;
; 6.188 ns                                ; 131.16 MHz ( period = 7.624 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[8]                          ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.711 ns                  ; 3.523 ns                ;
; 6.188 ns                                ; 131.16 MHz ( period = 7.624 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[7]                          ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.711 ns                  ; 3.523 ns                ;
; 6.188 ns                                ; 131.16 MHz ( period = 7.624 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[6]                          ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.711 ns                  ; 3.523 ns                ;
; 6.188 ns                                ; 131.16 MHz ( period = 7.624 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[5]                          ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.711 ns                  ; 3.523 ns                ;
; 6.234 ns                                ; 132.77 MHz ( period = 7.532 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                                           ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.699 ns                  ; 3.465 ns                ;
; 6.434 ns                                ; 140.21 MHz ( period = 7.132 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a5~porta_address_reg8 ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.731 ns                  ; 3.297 ns                ;
; 6.434 ns                                ; 140.21 MHz ( period = 7.132 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a5~porta_address_reg7 ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.731 ns                  ; 3.297 ns                ;
; 6.434 ns                                ; 140.21 MHz ( period = 7.132 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a5~porta_address_reg6 ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.731 ns                  ; 3.297 ns                ;
; 6.434 ns                                ; 140.21 MHz ( period = 7.132 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a5~porta_address_reg5 ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.731 ns                  ; 3.297 ns                ;
; 6.434 ns                                ; 140.21 MHz ( period = 7.132 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a5~porta_address_reg4 ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.731 ns                  ; 3.297 ns                ;
; 6.434 ns                                ; 140.21 MHz ( period = 7.132 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a5~porta_address_reg3 ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.731 ns                  ; 3.297 ns                ;
; 6.434 ns                                ; 140.21 MHz ( period = 7.132 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a5~porta_address_reg2 ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.731 ns                  ; 3.297 ns                ;
; 6.434 ns                                ; 140.21 MHz ( period = 7.132 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a5~porta_address_reg1 ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.731 ns                  ; 3.297 ns                ;
; 6.434 ns                                ; 140.21 MHz ( period = 7.132 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a5~porta_address_reg0 ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.731 ns                  ; 3.297 ns                ;
; 6.571 ns                                ; 145.82 MHz ( period = 6.858 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[10]                         ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.692 ns                  ; 3.121 ns                ;
; 6.571 ns                                ; 145.82 MHz ( period = 6.858 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[9]                          ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.692 ns                  ; 3.121 ns                ;
; 6.571 ns                                ; 145.82 MHz ( period = 6.858 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[4]                          ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.692 ns                  ; 3.121 ns                ;
; 6.571 ns                                ; 145.82 MHz ( period = 6.858 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[3]                          ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.692 ns                  ; 3.121 ns                ;
; 6.571 ns                                ; 145.82 MHz ( period = 6.858 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[2]                          ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.692 ns                  ; 3.121 ns                ;
; 6.571 ns                                ; 145.82 MHz ( period = 6.858 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[1]                          ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.692 ns                  ; 3.121 ns                ;
; 6.571 ns                                ; 145.82 MHz ( period = 6.858 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[0]                          ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.692 ns                  ; 3.121 ns                ;
; 6.711 ns                                ; 152.02 MHz ( period = 6.578 ns )                    ; VGA_Controller:u1|oRequest                                                                                                                                      ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity_ff                                                ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.699 ns                  ; 2.988 ns                ;
; 6.921 ns                                ; 76.46 MHz ( period = 13.079 ns )                    ; I2C_AV_Config:I2C|LUT_INDEX[1]                                                                                                                                  ; I2C_AV_Config:I2C|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.750 ns                 ; 12.829 ns               ;
; 7.249 ns                                ; 78.43 MHz ( period = 12.751 ns )                    ; I2C_AV_Config:I2C|LUT_INDEX[3]                                                                                                                                  ; I2C_AV_Config:I2C|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.750 ns                 ; 12.501 ns               ;
; 7.439 ns                                ; 79.61 MHz ( period = 12.561 ns )                    ; I2C_AV_Config:I2C|LUT_INDEX[2]                                                                                                                                  ; I2C_AV_Config:I2C|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.750 ns                 ; 12.311 ns               ;
; 7.460 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[7]  ; VGA_Controller:u1|oVGA_G[2]                                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.719 ns                  ; 2.259 ns                ;
; 7.505 ns                                ; 80.03 MHz ( period = 12.495 ns )                    ; I2C_AV_Config:I2C|LUT_INDEX[5]                                                                                                                                  ; I2C_AV_Config:I2C|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.750 ns                 ; 12.245 ns               ;
; 7.588 ns                                ; 80.57 MHz ( period = 12.412 ns )                    ; I2C_AV_Config:I2C|LUT_INDEX[0]                                                                                                                                  ; I2C_AV_Config:I2C|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.758 ns                 ; 12.170 ns               ;
; 7.663 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[12] ; VGA_Controller:u1|oVGA_R[1]                                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.719 ns                  ; 2.056 ns                ;
; 7.816 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[8]  ; VGA_Controller:u1|oVGA_G[3]                                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.719 ns                  ; 1.903 ns                ;
; 7.826 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[5]  ; VGA_Controller:u1|oVGA_G[0]                                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.719 ns                  ; 1.893 ns                ;
; 7.841 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[11] ; VGA_Controller:u1|oVGA_R[0]                                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.719 ns                  ; 1.878 ns                ;
; 7.851 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[14] ; VGA_Controller:u1|oVGA_R[3]                                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.719 ns                  ; 1.868 ns                ;
; 7.855 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[6]  ; VGA_Controller:u1|oVGA_G[1]                                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.719 ns                  ; 1.864 ns                ;
; 7.858 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[2]  ; VGA_Controller:u1|oVGA_B[2]                                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.738 ns                  ; 1.880 ns                ;
; 7.872 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[13] ; VGA_Controller:u1|oVGA_R[2]                                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.719 ns                  ; 1.847 ns                ;
; 7.878 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[1]  ; VGA_Controller:u1|oVGA_B[1]                                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.738 ns                  ; 1.860 ns                ;
; 7.894 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[4]  ; VGA_Controller:u1|oVGA_B[4]                                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.738 ns                  ; 1.844 ns                ;
; 7.909 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[9]  ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.738 ns                  ; 1.829 ns                ;
; 8.023 ns                                ; 83.49 MHz ( period = 11.977 ns )                    ; I2C_AV_Config:I2C|LUT_INDEX[6]                                                                                                                                  ; I2C_AV_Config:I2C|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.750 ns                 ; 11.727 ns               ;
; 8.057 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[15] ; VGA_Controller:u1|oVGA_R[4]                                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.719 ns                  ; 1.662 ns                ;
; 8.105 ns                                ; 84.07 MHz ( period = 11.895 ns )                    ; I2C_AV_Config:I2C|LUT_INDEX[4]                                                                                                                                  ; I2C_AV_Config:I2C|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.750 ns                 ; 11.645 ns               ;
; 8.116 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[10] ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.738 ns                  ; 1.622 ns                ;
; 8.215 ns                                ; 84.85 MHz ( period = 11.785 ns )                    ; I2C_AV_Config:I2C|LUT_INDEX[7]                                                                                                                                  ; I2C_AV_Config:I2C|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.750 ns                 ; 11.535 ns               ;
; 8.247 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[0]  ; VGA_Controller:u1|oVGA_B[0]                                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.738 ns                  ; 1.491 ns                ;
; 8.252 ns                                ; Restricted to 163.03 MHz ( period = 6.13 ns )       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[3]  ; VGA_Controller:u1|oVGA_B[3]                                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 10.000 ns                   ; 9.738 ns                  ; 1.486 ns                ;
; 10.748 ns                               ; 108.08 MHz ( period = 9.252 ns )                    ; I2C_AV_Config:I2C|I2C_Controller:u_I2C_Controller|SD_COUNTER[0]                                                                                                 ; I2C_AV_Config:I2C|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.759 ns                 ; 9.011 ns                ;
; 12.086 ns                               ; 126.36 MHz ( period = 7.914 ns )                    ; I2C_AV_Config:I2C|LUT_INDEX[3]                                                                                                                                  ; I2C_AV_Config:I2C|LUT_INDEX[1]                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.736 ns                 ; 7.650 ns                ;
; 12.086 ns                               ; 126.36 MHz ( period = 7.914 ns )                    ; I2C_AV_Config:I2C|LUT_INDEX[3]                                                                                                                                  ; I2C_AV_Config:I2C|LUT_INDEX[2]                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.736 ns                 ; 7.650 ns                ;
; 12.086 ns                               ; 126.36 MHz ( period = 7.914 ns )                    ; I2C_AV_Config:I2C|LUT_INDEX[3]                                                                                                                                  ; I2C_AV_Config:I2C|LUT_INDEX[4]                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.736 ns                 ; 7.650 ns                ;
; 12.086 ns                               ; 126.36 MHz ( period = 7.914 ns )                    ; I2C_AV_Config:I2C|LUT_INDEX[3]                                                                                                                                  ; I2C_AV_Config:I2C|LUT_INDEX[3]                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.736 ns                 ; 7.650 ns                ;
; 12.086 ns                               ; 126.36 MHz ( period = 7.914 ns )                    ; I2C_AV_Config:I2C|LUT_INDEX[3]                                                                                                                                  ; I2C_AV_Config:I2C|LUT_INDEX[7]                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.736 ns                 ; 7.650 ns                ;
; 12.086 ns                               ; 126.36 MHz ( period = 7.914 ns )                    ; I2C_AV_Config:I2C|LUT_INDEX[3]                                                                                                                                  ; I2C_AV_Config:I2C|LUT_INDEX[5]                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.736 ns                 ; 7.650 ns                ;
; 12.086 ns                               ; 126.36 MHz ( period = 7.914 ns )                    ; I2C_AV_Config:I2C|LUT_INDEX[3]                                                                                                                                  ; I2C_AV_Config:I2C|LUT_INDEX[6]                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.736 ns                 ; 7.650 ns                ;
; 12.234 ns                               ; 128.77 MHz ( period = 7.766 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[2]                                                   ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.713 ns                 ; 7.479 ns                ;
; 12.306 ns                               ; 129.97 MHz ( period = 7.694 ns )                    ; I2C_AV_Config:I2C|LUT_INDEX[4]                                                                                                                                  ; I2C_AV_Config:I2C|LUT_INDEX[1]                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.736 ns                 ; 7.430 ns                ;
; 12.306 ns                               ; 129.97 MHz ( period = 7.694 ns )                    ; I2C_AV_Config:I2C|LUT_INDEX[4]                                                                                                                                  ; I2C_AV_Config:I2C|LUT_INDEX[2]                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.736 ns                 ; 7.430 ns                ;
; 12.306 ns                               ; 129.97 MHz ( period = 7.694 ns )                    ; I2C_AV_Config:I2C|LUT_INDEX[4]                                                                                                                                  ; I2C_AV_Config:I2C|LUT_INDEX[4]                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.736 ns                 ; 7.430 ns                ;
; 12.306 ns                               ; 129.97 MHz ( period = 7.694 ns )                    ; I2C_AV_Config:I2C|LUT_INDEX[4]                                                                                                                                  ; I2C_AV_Config:I2C|LUT_INDEX[3]                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.736 ns                 ; 7.430 ns                ;
; 12.306 ns                               ; 129.97 MHz ( period = 7.694 ns )                    ; I2C_AV_Config:I2C|LUT_INDEX[4]                                                                                                                                  ; I2C_AV_Config:I2C|LUT_INDEX[7]                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.736 ns                 ; 7.430 ns                ;
; 12.306 ns                               ; 129.97 MHz ( period = 7.694 ns )                    ; I2C_AV_Config:I2C|LUT_INDEX[4]                                                                                                                                  ; I2C_AV_Config:I2C|LUT_INDEX[5]                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.736 ns                 ; 7.430 ns                ;
; 12.306 ns                               ; 129.97 MHz ( period = 7.694 ns )                    ; I2C_AV_Config:I2C|LUT_INDEX[4]                                                                                                                                  ; I2C_AV_Config:I2C|LUT_INDEX[6]                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.736 ns                 ; 7.430 ns                ;
; 12.320 ns                               ; 130.21 MHz ( period = 7.680 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[2]                                                   ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.713 ns                 ; 7.393 ns                ;
; 12.368 ns                               ; 131.03 MHz ( period = 7.632 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[7]    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.715 ns                 ; 7.347 ns                ;
; 12.389 ns                               ; 131.39 MHz ( period = 7.611 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[2]                                                   ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[9]                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.715 ns                 ; 7.326 ns                ;
; 12.389 ns                               ; 131.39 MHz ( period = 7.611 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[2]                                                   ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[8]                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.715 ns                 ; 7.326 ns                ;
; 12.389 ns                               ; 131.39 MHz ( period = 7.611 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[2]                                                   ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[6]                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.715 ns                 ; 7.326 ns                ;
; 12.389 ns                               ; 131.39 MHz ( period = 7.611 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[2]                                                   ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[7]                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.715 ns                 ; 7.326 ns                ;
; 12.389 ns                               ; 131.39 MHz ( period = 7.611 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[2]                                                   ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[5]                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.715 ns                 ; 7.326 ns                ;
; 12.389 ns                               ; 131.39 MHz ( period = 7.611 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[2]                                                   ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[3]                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.715 ns                 ; 7.326 ns                ;
; 12.389 ns                               ; 131.39 MHz ( period = 7.611 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[2]                                                   ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[1]                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.715 ns                 ; 7.326 ns                ;
; 12.406 ns                               ; 131.68 MHz ( period = 7.594 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[2]                                                   ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.713 ns                 ; 7.307 ns                ;
; 12.454 ns                               ; 132.52 MHz ( period = 7.546 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[7]    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.715 ns                 ; 7.261 ns                ;
; 12.492 ns                               ; 133.19 MHz ( period = 7.508 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[2]                                                   ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.713 ns                 ; 7.221 ns                ;
; 12.523 ns                               ; 133.74 MHz ( period = 7.477 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[7]    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[9]                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.717 ns                 ; 7.194 ns                ;
; 12.523 ns                               ; 133.74 MHz ( period = 7.477 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[7]    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[8]                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.717 ns                 ; 7.194 ns                ;
; 12.523 ns                               ; 133.74 MHz ( period = 7.477 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[7]    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[6]                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.717 ns                 ; 7.194 ns                ;
; 12.523 ns                               ; 133.74 MHz ( period = 7.477 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[7]    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[7]                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.717 ns                 ; 7.194 ns                ;
; 12.523 ns                               ; 133.74 MHz ( period = 7.477 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[7]    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[5]                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.717 ns                 ; 7.194 ns                ;
; 12.523 ns                               ; 133.74 MHz ( period = 7.477 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[7]    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[3]                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.717 ns                 ; 7.194 ns                ;
; 12.523 ns                               ; 133.74 MHz ( period = 7.477 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[7]    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[1]                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.717 ns                 ; 7.194 ns                ;
; 12.540 ns                               ; 134.05 MHz ( period = 7.460 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[7]    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.715 ns                 ; 7.175 ns                ;
; 12.626 ns                               ; 135.61 MHz ( period = 7.374 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[7]    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.715 ns                 ; 7.089 ns                ;
; 12.682 ns                               ; 136.65 MHz ( period = 7.318 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[2]                                                   ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.713 ns                 ; 7.031 ns                ;
; 12.755 ns                               ; 138.03 MHz ( period = 7.245 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[5]                                                   ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.734 ns                 ; 6.979 ns                ;
; 12.768 ns                               ; 138.27 MHz ( period = 7.232 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[2]                                                   ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.713 ns                 ; 6.945 ns                ;
; 12.769 ns                               ; 138.29 MHz ( period = 7.231 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[0]                                                   ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.713 ns                 ; 6.944 ns                ;
; 12.809 ns                               ; 139.06 MHz ( period = 7.191 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[2]                                                   ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[2]                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.736 ns                 ; 6.927 ns                ;
; 12.809 ns                               ; 139.06 MHz ( period = 7.191 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[2]                                                   ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[4]                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.736 ns                 ; 6.927 ns                ;
; 12.809 ns                               ; 139.06 MHz ( period = 7.191 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[2]                                                   ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[0]                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.736 ns                 ; 6.927 ns                ;
; 12.816 ns                               ; 139.20 MHz ( period = 7.184 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[7]    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.715 ns                 ; 6.899 ns                ;
; 12.841 ns                               ; 139.68 MHz ( period = 7.159 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[5]                                                   ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.734 ns                 ; 6.893 ns                ;
; 12.854 ns                               ; 139.94 MHz ( period = 7.146 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[2]                                                   ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.713 ns                 ; 6.859 ns                ;
; 12.855 ns                               ; 139.96 MHz ( period = 7.145 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[0]                                                   ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.713 ns                 ; 6.858 ns                ;
; 12.902 ns                               ; 140.88 MHz ( period = 7.098 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[7]    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.715 ns                 ; 6.813 ns                ;
; 12.910 ns                               ; 141.04 MHz ( period = 7.090 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[5]                                                   ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[9]                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.736 ns                 ; 6.826 ns                ;
; 12.910 ns                               ; 141.04 MHz ( period = 7.090 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[5]                                                   ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[8]                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.736 ns                 ; 6.826 ns                ;
; 12.910 ns                               ; 141.04 MHz ( period = 7.090 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[5]                                                   ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[6]                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.736 ns                 ; 6.826 ns                ;
; 12.910 ns                               ; 141.04 MHz ( period = 7.090 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[5]                                                   ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[7]                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.736 ns                 ; 6.826 ns                ;
; 12.910 ns                               ; 141.04 MHz ( period = 7.090 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[5]                                                   ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[5]                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.736 ns                 ; 6.826 ns                ;
; 12.910 ns                               ; 141.04 MHz ( period = 7.090 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[5]                                                   ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[3]                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.736 ns                 ; 6.826 ns                ;
; 12.910 ns                               ; 141.04 MHz ( period = 7.090 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[5]                                                   ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[1]                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.736 ns                 ; 6.826 ns                ;
; 12.913 ns                               ; 141.10 MHz ( period = 7.087 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[2]                                                   ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg8 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.726 ns                 ; 6.813 ns                ;
; 12.913 ns                               ; 141.10 MHz ( period = 7.087 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[2]                                                   ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg7 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.726 ns                 ; 6.813 ns                ;
; 12.913 ns                               ; 141.10 MHz ( period = 7.087 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[2]                                                   ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg6 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.726 ns                 ; 6.813 ns                ;
; 12.913 ns                               ; 141.10 MHz ( period = 7.087 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[2]                                                   ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg5 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.726 ns                 ; 6.813 ns                ;
; 12.913 ns                               ; 141.10 MHz ( period = 7.087 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[2]                                                   ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg4 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.726 ns                 ; 6.813 ns                ;
; 12.913 ns                               ; 141.10 MHz ( period = 7.087 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[2]                                                   ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg3 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.726 ns                 ; 6.813 ns                ;
; 12.913 ns                               ; 141.10 MHz ( period = 7.087 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[2]                                                   ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg2 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.726 ns                 ; 6.813 ns                ;
; 12.913 ns                               ; 141.10 MHz ( period = 7.087 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[2]                                                   ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg1 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.726 ns                 ; 6.813 ns                ;
; 12.913 ns                               ; 141.10 MHz ( period = 7.087 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[2]                                                   ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg0 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.726 ns                 ; 6.813 ns                ;
; 12.922 ns                               ; 141.28 MHz ( period = 7.078 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[0]                                                   ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[9]                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.715 ns                 ; 6.793 ns                ;
; 12.922 ns                               ; 141.28 MHz ( period = 7.078 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[0]                                                   ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[8]                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.715 ns                 ; 6.793 ns                ;
; 12.922 ns                               ; 141.28 MHz ( period = 7.078 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[0]                                                   ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[6]                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.715 ns                 ; 6.793 ns                ;
; 12.922 ns                               ; 141.28 MHz ( period = 7.078 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[0]                                                   ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[7]                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.715 ns                 ; 6.793 ns                ;
; 12.922 ns                               ; 141.28 MHz ( period = 7.078 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[0]                                                   ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[5]                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.715 ns                 ; 6.793 ns                ;
; 12.922 ns                               ; 141.28 MHz ( period = 7.078 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[0]                                                   ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[3]                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.715 ns                 ; 6.793 ns                ;
; 12.922 ns                               ; 141.28 MHz ( period = 7.078 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[0]                                                   ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[1]                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.715 ns                 ; 6.793 ns                ;
; 12.927 ns                               ; 141.38 MHz ( period = 7.073 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[5]                                                   ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.734 ns                 ; 6.807 ns                ;
; 12.940 ns                               ; 141.64 MHz ( period = 7.060 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[2]                                                   ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.713 ns                 ; 6.773 ns                ;
; 12.941 ns                               ; 141.66 MHz ( period = 7.059 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[0]                                                   ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.713 ns                 ; 6.772 ns                ;
; 12.943 ns                               ; 141.70 MHz ( period = 7.057 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[7]    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[2]                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.738 ns                 ; 6.795 ns                ;
; 12.943 ns                               ; 141.70 MHz ( period = 7.057 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[7]    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[4]                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.738 ns                 ; 6.795 ns                ;
; 12.943 ns                               ; 141.70 MHz ( period = 7.057 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[7]    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[0]                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.738 ns                 ; 6.795 ns                ;
; 12.988 ns                               ; 142.61 MHz ( period = 7.012 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[7]    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.715 ns                 ; 6.727 ns                ;
; 12.997 ns                               ; 142.80 MHz ( period = 7.003 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[3]    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.734 ns                 ; 6.737 ns                ;
; 13.013 ns                               ; 143.12 MHz ( period = 6.987 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[5]                                                   ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.734 ns                 ; 6.721 ns                ;
; 13.026 ns                               ; 143.39 MHz ( period = 6.974 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[2]                                                   ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.713 ns                 ; 6.687 ns                ;
; 13.027 ns                               ; 143.41 MHz ( period = 6.973 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[0]                                                   ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.713 ns                 ; 6.686 ns                ;
; 13.043 ns                               ; 143.74 MHz ( period = 6.957 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[1]                                                   ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.734 ns                 ; 6.691 ns                ;
; 13.047 ns                               ; 143.82 MHz ( period = 6.953 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[7]    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg8 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.728 ns                 ; 6.681 ns                ;
; 13.047 ns                               ; 143.82 MHz ( period = 6.953 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[7]    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg7 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.728 ns                 ; 6.681 ns                ;
; 13.047 ns                               ; 143.82 MHz ( period = 6.953 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[7]    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg6 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.728 ns                 ; 6.681 ns                ;
; 13.047 ns                               ; 143.82 MHz ( period = 6.953 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[7]    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg5 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.728 ns                 ; 6.681 ns                ;
; 13.047 ns                               ; 143.82 MHz ( period = 6.953 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[7]    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg4 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.728 ns                 ; 6.681 ns                ;
; 13.047 ns                               ; 143.82 MHz ( period = 6.953 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[7]    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg3 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.728 ns                 ; 6.681 ns                ;
; 13.047 ns                               ; 143.82 MHz ( period = 6.953 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[7]    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg2 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.728 ns                 ; 6.681 ns                ;
; 13.047 ns                               ; 143.82 MHz ( period = 6.953 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[7]    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg1 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.728 ns                 ; 6.681 ns                ;
; 13.047 ns                               ; 143.82 MHz ( period = 6.953 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[7]    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg0 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.728 ns                 ; 6.681 ns                ;
; 13.065 ns                               ; 144.20 MHz ( period = 6.935 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[2]                                                   ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[15]                         ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.725 ns                 ; 6.660 ns                ;
; 13.065 ns                               ; 144.20 MHz ( period = 6.935 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[2]                                                   ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[14]                         ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.725 ns                 ; 6.660 ns                ;
; 13.065 ns                               ; 144.20 MHz ( period = 6.935 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[2]                                                   ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[13]                         ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.725 ns                 ; 6.660 ns                ;
; 13.065 ns                               ; 144.20 MHz ( period = 6.935 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[2]                                                   ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[12]                         ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.725 ns                 ; 6.660 ns                ;
; 13.065 ns                               ; 144.20 MHz ( period = 6.935 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[2]                                                   ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[11]                         ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.725 ns                 ; 6.660 ns                ;
; 13.065 ns                               ; 144.20 MHz ( period = 6.935 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[2]                                                   ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[8]                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.725 ns                 ; 6.660 ns                ;
; 13.065 ns                               ; 144.20 MHz ( period = 6.935 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[2]                                                   ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[7]                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.725 ns                 ; 6.660 ns                ;
; 13.065 ns                               ; 144.20 MHz ( period = 6.935 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[2]                                                   ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[6]                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.725 ns                 ; 6.660 ns                ;
; 13.065 ns                               ; 144.20 MHz ( period = 6.935 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[2]                                                   ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[5]                          ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.725 ns                 ; 6.660 ns                ;
; 13.074 ns                               ; 144.38 MHz ( period = 6.926 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[7]    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.715 ns                 ; 6.641 ns                ;
; 13.083 ns                               ; 144.57 MHz ( period = 6.917 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[3]    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.734 ns                 ; 6.651 ns                ;
; 13.089 ns                               ; 144.70 MHz ( period = 6.911 ns )                    ; Reset_Delay:u2|Cont[5]                                                                                                                                          ; Reset_Delay:u2|Cont[2]                                                                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.736 ns                 ; 6.647 ns                ;
; 13.089 ns                               ; 144.70 MHz ( period = 6.911 ns )                    ; Reset_Delay:u2|Cont[5]                                                                                                                                          ; Reset_Delay:u2|Cont[1]                                                                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.736 ns                 ; 6.647 ns                ;
; 13.089 ns                               ; 144.70 MHz ( period = 6.911 ns )                    ; Reset_Delay:u2|Cont[5]                                                                                                                                          ; Reset_Delay:u2|Cont[3]                                                                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.736 ns                 ; 6.647 ns                ;
; 13.089 ns                               ; 144.70 MHz ( period = 6.911 ns )                    ; Reset_Delay:u2|Cont[5]                                                                                                                                          ; Reset_Delay:u2|Cont[13]                                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.736 ns                 ; 6.647 ns                ;
; 13.089 ns                               ; 144.70 MHz ( period = 6.911 ns )                    ; Reset_Delay:u2|Cont[5]                                                                                                                                          ; Reset_Delay:u2|Cont[12]                                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.736 ns                 ; 6.647 ns                ;
; 13.089 ns                               ; 144.70 MHz ( period = 6.911 ns )                    ; Reset_Delay:u2|Cont[5]                                                                                                                                          ; Reset_Delay:u2|Cont[14]                                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.736 ns                 ; 6.647 ns                ;
; 13.089 ns                               ; 144.70 MHz ( period = 6.911 ns )                    ; Reset_Delay:u2|Cont[5]                                                                                                                                          ; Reset_Delay:u2|Cont[15]                                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.736 ns                 ; 6.647 ns                ;
; 13.089 ns                               ; 144.70 MHz ( period = 6.911 ns )                    ; Reset_Delay:u2|Cont[5]                                                                                                                                          ; Reset_Delay:u2|Cont[9]                                                                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.736 ns                 ; 6.647 ns                ;
; 13.089 ns                               ; 144.70 MHz ( period = 6.911 ns )                    ; Reset_Delay:u2|Cont[5]                                                                                                                                          ; Reset_Delay:u2|Cont[8]                                                                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.736 ns                 ; 6.647 ns                ;
; 13.089 ns                               ; 144.70 MHz ( period = 6.911 ns )                    ; Reset_Delay:u2|Cont[5]                                                                                                                                          ; Reset_Delay:u2|Cont[10]                                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.736 ns                 ; 6.647 ns                ;
; 13.089 ns                               ; 144.70 MHz ( period = 6.911 ns )                    ; Reset_Delay:u2|Cont[5]                                                                                                                                          ; Reset_Delay:u2|Cont[11]                                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.736 ns                 ; 6.647 ns                ;
; 13.089 ns                               ; 144.70 MHz ( period = 6.911 ns )                    ; Reset_Delay:u2|Cont[5]                                                                                                                                          ; Reset_Delay:u2|Cont[7]                                                                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.736 ns                 ; 6.647 ns                ;
; 13.089 ns                               ; 144.70 MHz ( period = 6.911 ns )                    ; Reset_Delay:u2|Cont[5]                                                                                                                                          ; Reset_Delay:u2|Cont[4]                                                                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.736 ns                 ; 6.647 ns                ;
; 13.089 ns                               ; 144.70 MHz ( period = 6.911 ns )                    ; Reset_Delay:u2|Cont[5]                                                                                                                                          ; Reset_Delay:u2|Cont[6]                                                                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.736 ns                 ; 6.647 ns                ;
; 13.089 ns                               ; 144.70 MHz ( period = 6.911 ns )                    ; Reset_Delay:u2|Cont[5]                                                                                                                                          ; Reset_Delay:u2|Cont[5]                                                                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.736 ns                 ; 6.647 ns                ;
; 13.112 ns                               ; 145.18 MHz ( period = 6.888 ns )                    ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[2]                                                   ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.713 ns                 ; 6.601 ns                ;
; 13.117 ns                               ; 145.29 MHz ( period = 6.883 ns )                    ; Reset_Delay:u2|Cont[11]                                                                                                                                         ; Reset_Delay:u2|Cont[2]                                                                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.736 ns                 ; 6.619 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                 ;                                                                                                                                                                                         ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CCD_PIXCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                           ; To                                                                                                                                                                                       ; From Clock ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 135.65 MHz ( period = 7.372 ns )                    ; CMOS_Capture:CMOS|CMOS_VALID                                                                                                                                   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_we_reg       ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 7.367 ns                ;
; N/A                                     ; 135.65 MHz ( period = 7.372 ns )                    ; CMOS_Capture:CMOS|CMOS_VALID                                                                                                                                   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_datain_reg0  ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 7.347 ns                ;
; N/A                                     ; 135.65 MHz ( period = 7.372 ns )                    ; CMOS_Capture:CMOS|CMOS_VALID                                                                                                                                   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_address_reg0 ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 7.367 ns                ;
; N/A                                     ; 135.65 MHz ( period = 7.372 ns )                    ; CMOS_Capture:CMOS|CMOS_VALID                                                                                                                                   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_address_reg1 ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 7.367 ns                ;
; N/A                                     ; 135.65 MHz ( period = 7.372 ns )                    ; CMOS_Capture:CMOS|CMOS_VALID                                                                                                                                   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_address_reg2 ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 7.367 ns                ;
; N/A                                     ; 135.65 MHz ( period = 7.372 ns )                    ; CMOS_Capture:CMOS|CMOS_VALID                                                                                                                                   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_address_reg3 ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 7.367 ns                ;
; N/A                                     ; 135.65 MHz ( period = 7.372 ns )                    ; CMOS_Capture:CMOS|CMOS_VALID                                                                                                                                   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_address_reg4 ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 7.367 ns                ;
; N/A                                     ; 135.65 MHz ( period = 7.372 ns )                    ; CMOS_Capture:CMOS|CMOS_VALID                                                                                                                                   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_address_reg5 ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 7.367 ns                ;
; N/A                                     ; 135.65 MHz ( period = 7.372 ns )                    ; CMOS_Capture:CMOS|CMOS_VALID                                                                                                                                   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_address_reg6 ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 7.367 ns                ;
; N/A                                     ; 135.65 MHz ( period = 7.372 ns )                    ; CMOS_Capture:CMOS|CMOS_VALID                                                                                                                                   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_address_reg7 ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 7.367 ns                ;
; N/A                                     ; 135.65 MHz ( period = 7.372 ns )                    ; CMOS_Capture:CMOS|CMOS_VALID                                                                                                                                   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_address_reg8 ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 7.367 ns                ;
; N/A                                     ; 135.65 MHz ( period = 7.372 ns )                    ; CMOS_Capture:CMOS|CMOS_VALID                                                                                                                                   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_datain_reg1  ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 7.347 ns                ;
; N/A                                     ; 135.65 MHz ( period = 7.372 ns )                    ; CMOS_Capture:CMOS|CMOS_VALID                                                                                                                                   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_datain_reg2  ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 7.347 ns                ;
; N/A                                     ; 135.65 MHz ( period = 7.372 ns )                    ; CMOS_Capture:CMOS|CMOS_VALID                                                                                                                                   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_datain_reg3  ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 7.347 ns                ;
; N/A                                     ; 135.65 MHz ( period = 7.372 ns )                    ; CMOS_Capture:CMOS|CMOS_VALID                                                                                                                                   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_datain_reg4  ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 7.347 ns                ;
; N/A                                     ; 135.65 MHz ( period = 7.372 ns )                    ; CMOS_Capture:CMOS|CMOS_VALID                                                                                                                                   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_datain_reg5  ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 7.347 ns                ;
; N/A                                     ; 135.65 MHz ( period = 7.372 ns )                    ; CMOS_Capture:CMOS|CMOS_VALID                                                                                                                                   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_datain_reg6  ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 7.347 ns                ;
; N/A                                     ; 138.37 MHz ( period = 7.227 ns )                    ; rCCD_FVAL                                                                                                                                                      ; CMOS_Capture:CMOS|CMOS_oDATA[0]                                                                                                                                                          ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 3.021 ns                ;
; N/A                                     ; 138.37 MHz ( period = 7.227 ns )                    ; rCCD_FVAL                                                                                                                                                      ; CMOS_Capture:CMOS|CMOS_oDATA[1]                                                                                                                                                          ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 3.021 ns                ;
; N/A                                     ; 138.37 MHz ( period = 7.227 ns )                    ; rCCD_FVAL                                                                                                                                                      ; CMOS_Capture:CMOS|CMOS_oDATA[2]                                                                                                                                                          ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 3.021 ns                ;
; N/A                                     ; 138.37 MHz ( period = 7.227 ns )                    ; rCCD_FVAL                                                                                                                                                      ; CMOS_Capture:CMOS|CMOS_oDATA[3]                                                                                                                                                          ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 3.021 ns                ;
; N/A                                     ; 138.37 MHz ( period = 7.227 ns )                    ; rCCD_FVAL                                                                                                                                                      ; CMOS_Capture:CMOS|CMOS_oDATA[4]                                                                                                                                                          ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 3.021 ns                ;
; N/A                                     ; 138.37 MHz ( period = 7.227 ns )                    ; rCCD_FVAL                                                                                                                                                      ; CMOS_Capture:CMOS|CMOS_oDATA[5]                                                                                                                                                          ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 3.021 ns                ;
; N/A                                     ; 138.37 MHz ( period = 7.227 ns )                    ; rCCD_FVAL                                                                                                                                                      ; CMOS_Capture:CMOS|CMOS_oDATA[7]                                                                                                                                                          ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 3.021 ns                ;
; N/A                                     ; 138.37 MHz ( period = 7.227 ns )                    ; rCCD_FVAL                                                                                                                                                      ; CMOS_Capture:CMOS|CMOS_oDATA[9]                                                                                                                                                          ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 3.021 ns                ;
; N/A                                     ; 138.37 MHz ( period = 7.227 ns )                    ; rCCD_FVAL                                                                                                                                                      ; CMOS_Capture:CMOS|CMOS_oDATA[10]                                                                                                                                                         ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 3.021 ns                ;
; N/A                                     ; 138.37 MHz ( period = 7.227 ns )                    ; rCCD_FVAL                                                                                                                                                      ; CMOS_Capture:CMOS|CMOS_oDATA[12]                                                                                                                                                         ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 3.021 ns                ;
; N/A                                     ; 138.37 MHz ( period = 7.227 ns )                    ; rCCD_FVAL                                                                                                                                                      ; CMOS_Capture:CMOS|CMOS_oDATA[13]                                                                                                                                                         ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 3.021 ns                ;
; N/A                                     ; 138.37 MHz ( period = 7.227 ns )                    ; rCCD_FVAL                                                                                                                                                      ; CMOS_Capture:CMOS|CMOS_oDATA[14]                                                                                                                                                         ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 3.021 ns                ;
; N/A                                     ; 139.59 MHz ( period = 7.164 ns )                    ; rCCD_LVAL                                                                                                                                                      ; CMOS_Capture:CMOS|CMOS_oDATA[0]                                                                                                                                                          ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 2.958 ns                ;
; N/A                                     ; 139.59 MHz ( period = 7.164 ns )                    ; rCCD_LVAL                                                                                                                                                      ; CMOS_Capture:CMOS|CMOS_oDATA[1]                                                                                                                                                          ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 2.958 ns                ;
; N/A                                     ; 139.59 MHz ( period = 7.164 ns )                    ; rCCD_LVAL                                                                                                                                                      ; CMOS_Capture:CMOS|CMOS_oDATA[2]                                                                                                                                                          ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 2.958 ns                ;
; N/A                                     ; 139.59 MHz ( period = 7.164 ns )                    ; rCCD_LVAL                                                                                                                                                      ; CMOS_Capture:CMOS|CMOS_oDATA[3]                                                                                                                                                          ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 2.958 ns                ;
; N/A                                     ; 139.59 MHz ( period = 7.164 ns )                    ; rCCD_LVAL                                                                                                                                                      ; CMOS_Capture:CMOS|CMOS_oDATA[4]                                                                                                                                                          ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 2.958 ns                ;
; N/A                                     ; 139.59 MHz ( period = 7.164 ns )                    ; rCCD_LVAL                                                                                                                                                      ; CMOS_Capture:CMOS|CMOS_oDATA[5]                                                                                                                                                          ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 2.958 ns                ;
; N/A                                     ; 139.59 MHz ( period = 7.164 ns )                    ; rCCD_LVAL                                                                                                                                                      ; CMOS_Capture:CMOS|CMOS_oDATA[7]                                                                                                                                                          ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 2.958 ns                ;
; N/A                                     ; 139.59 MHz ( period = 7.164 ns )                    ; rCCD_LVAL                                                                                                                                                      ; CMOS_Capture:CMOS|CMOS_oDATA[9]                                                                                                                                                          ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 2.958 ns                ;
; N/A                                     ; 139.59 MHz ( period = 7.164 ns )                    ; rCCD_LVAL                                                                                                                                                      ; CMOS_Capture:CMOS|CMOS_oDATA[10]                                                                                                                                                         ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 2.958 ns                ;
; N/A                                     ; 139.59 MHz ( period = 7.164 ns )                    ; rCCD_LVAL                                                                                                                                                      ; CMOS_Capture:CMOS|CMOS_oDATA[12]                                                                                                                                                         ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 2.958 ns                ;
; N/A                                     ; 139.59 MHz ( period = 7.164 ns )                    ; rCCD_LVAL                                                                                                                                                      ; CMOS_Capture:CMOS|CMOS_oDATA[13]                                                                                                                                                         ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 2.958 ns                ;
; N/A                                     ; 139.59 MHz ( period = 7.164 ns )                    ; rCCD_LVAL                                                                                                                                                      ; CMOS_Capture:CMOS|CMOS_oDATA[14]                                                                                                                                                         ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 2.958 ns                ;
; N/A                                     ; 140.57 MHz ( period = 7.114 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_we_reg       ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.904 ns                ;
; N/A                                     ; 140.57 MHz ( period = 7.114 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_datain_reg0  ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.884 ns                ;
; N/A                                     ; 140.57 MHz ( period = 7.114 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_address_reg0 ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.904 ns                ;
; N/A                                     ; 140.57 MHz ( period = 7.114 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_address_reg1 ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.904 ns                ;
; N/A                                     ; 140.57 MHz ( period = 7.114 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_address_reg2 ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.904 ns                ;
; N/A                                     ; 140.57 MHz ( period = 7.114 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_address_reg3 ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.904 ns                ;
; N/A                                     ; 140.57 MHz ( period = 7.114 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_address_reg4 ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.904 ns                ;
; N/A                                     ; 140.57 MHz ( period = 7.114 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_address_reg5 ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.904 ns                ;
; N/A                                     ; 140.57 MHz ( period = 7.114 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_address_reg6 ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.904 ns                ;
; N/A                                     ; 140.57 MHz ( period = 7.114 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_address_reg7 ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.904 ns                ;
; N/A                                     ; 140.57 MHz ( period = 7.114 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_address_reg8 ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.904 ns                ;
; N/A                                     ; 140.57 MHz ( period = 7.114 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_datain_reg1  ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.884 ns                ;
; N/A                                     ; 140.57 MHz ( period = 7.114 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_datain_reg2  ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.884 ns                ;
; N/A                                     ; 140.57 MHz ( period = 7.114 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_datain_reg3  ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.884 ns                ;
; N/A                                     ; 140.57 MHz ( period = 7.114 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_datain_reg4  ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.884 ns                ;
; N/A                                     ; 140.57 MHz ( period = 7.114 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_datain_reg5  ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.884 ns                ;
; N/A                                     ; 140.57 MHz ( period = 7.114 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_datain_reg6  ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.884 ns                ;
; N/A                                     ; 142.92 MHz ( period = 6.997 ns )                    ; rCCD_FVAL                                                                                                                                                      ; CMOS_Capture:CMOS|Frame_Cont[2]                                                                                                                                                          ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 3.126 ns                ;
; N/A                                     ; 142.92 MHz ( period = 6.997 ns )                    ; rCCD_FVAL                                                                                                                                                      ; CMOS_Capture:CMOS|Frame_Cont[3]                                                                                                                                                          ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 3.126 ns                ;
; N/A                                     ; 143.47 MHz ( period = 6.970 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_we_reg       ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.760 ns                ;
; N/A                                     ; 143.47 MHz ( period = 6.970 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_datain_reg0  ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.740 ns                ;
; N/A                                     ; 143.47 MHz ( period = 6.970 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_address_reg0 ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.760 ns                ;
; N/A                                     ; 143.47 MHz ( period = 6.970 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_address_reg1 ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.760 ns                ;
; N/A                                     ; 143.47 MHz ( period = 6.970 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_address_reg2 ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.760 ns                ;
; N/A                                     ; 143.47 MHz ( period = 6.970 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_address_reg3 ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.760 ns                ;
; N/A                                     ; 143.47 MHz ( period = 6.970 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_address_reg4 ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.760 ns                ;
; N/A                                     ; 143.47 MHz ( period = 6.970 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_address_reg5 ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.760 ns                ;
; N/A                                     ; 143.47 MHz ( period = 6.970 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_address_reg6 ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.760 ns                ;
; N/A                                     ; 143.47 MHz ( period = 6.970 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_address_reg7 ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.760 ns                ;
; N/A                                     ; 143.47 MHz ( period = 6.970 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_address_reg8 ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.760 ns                ;
; N/A                                     ; 143.47 MHz ( period = 6.970 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_datain_reg1  ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.740 ns                ;
; N/A                                     ; 143.47 MHz ( period = 6.970 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_datain_reg2  ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.740 ns                ;
; N/A                                     ; 143.47 MHz ( period = 6.970 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_datain_reg3  ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.740 ns                ;
; N/A                                     ; 143.47 MHz ( period = 6.970 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_datain_reg4  ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.740 ns                ;
; N/A                                     ; 143.47 MHz ( period = 6.970 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_datain_reg5  ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.740 ns                ;
; N/A                                     ; 143.47 MHz ( period = 6.970 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_datain_reg6  ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.740 ns                ;
; N/A                                     ; 147.47 MHz ( period = 6.781 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                            ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.517 ns                ;
; N/A                                     ; 148.48 MHz ( period = 6.735 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[7] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_we_reg       ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.522 ns                ;
; N/A                                     ; 148.48 MHz ( period = 6.735 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[7] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_datain_reg0  ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.502 ns                ;
; N/A                                     ; 148.48 MHz ( period = 6.735 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[7] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_address_reg0 ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.522 ns                ;
; N/A                                     ; 148.48 MHz ( period = 6.735 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[7] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_address_reg1 ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.522 ns                ;
; N/A                                     ; 148.48 MHz ( period = 6.735 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[7] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_address_reg2 ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.522 ns                ;
; N/A                                     ; 148.48 MHz ( period = 6.735 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[7] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_address_reg3 ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.522 ns                ;
; N/A                                     ; 148.48 MHz ( period = 6.735 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[7] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_address_reg4 ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.522 ns                ;
; N/A                                     ; 148.48 MHz ( period = 6.735 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[7] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_address_reg5 ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.522 ns                ;
; N/A                                     ; 148.48 MHz ( period = 6.735 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[7] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_address_reg6 ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.522 ns                ;
; N/A                                     ; 148.48 MHz ( period = 6.735 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[7] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_address_reg7 ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.522 ns                ;
; N/A                                     ; 148.48 MHz ( period = 6.735 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[7] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_address_reg8 ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.522 ns                ;
; N/A                                     ; 148.48 MHz ( period = 6.735 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[7] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_datain_reg1  ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.502 ns                ;
; N/A                                     ; 148.48 MHz ( period = 6.735 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[7] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_datain_reg2  ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.502 ns                ;
; N/A                                     ; 148.48 MHz ( period = 6.735 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[7] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_datain_reg3  ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.502 ns                ;
; N/A                                     ; 148.48 MHz ( period = 6.735 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[7] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_datain_reg4  ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.502 ns                ;
; N/A                                     ; 148.48 MHz ( period = 6.735 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[7] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_datain_reg5  ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.502 ns                ;
; N/A                                     ; 148.48 MHz ( period = 6.735 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[7] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_datain_reg6  ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.502 ns                ;
; N/A                                     ; 148.90 MHz ( period = 6.716 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_we_reg       ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.510 ns                ;
; N/A                                     ; 148.90 MHz ( period = 6.716 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg0  ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.490 ns                ;
; N/A                                     ; 148.90 MHz ( period = 6.716 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg0 ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.510 ns                ;
; N/A                                     ; 148.90 MHz ( period = 6.716 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg1 ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.510 ns                ;
; N/A                                     ; 148.90 MHz ( period = 6.716 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg2 ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.510 ns                ;
; N/A                                     ; 148.90 MHz ( period = 6.716 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg3 ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.510 ns                ;
; N/A                                     ; 148.90 MHz ( period = 6.716 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg4 ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.510 ns                ;
; N/A                                     ; 148.90 MHz ( period = 6.716 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg5 ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.510 ns                ;
; N/A                                     ; 148.90 MHz ( period = 6.716 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg6 ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.510 ns                ;
; N/A                                     ; 148.90 MHz ( period = 6.716 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg7 ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.510 ns                ;
; N/A                                     ; 148.90 MHz ( period = 6.716 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg8 ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.510 ns                ;
; N/A                                     ; 148.90 MHz ( period = 6.716 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg1  ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.490 ns                ;
; N/A                                     ; 148.90 MHz ( period = 6.716 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg2  ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.490 ns                ;
; N/A                                     ; 148.90 MHz ( period = 6.716 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg3  ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.490 ns                ;
; N/A                                     ; 148.90 MHz ( period = 6.716 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg4  ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.490 ns                ;
; N/A                                     ; 148.90 MHz ( period = 6.716 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg5  ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.490 ns                ;
; N/A                                     ; 148.90 MHz ( period = 6.716 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg6  ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.490 ns                ;
; N/A                                     ; 148.90 MHz ( period = 6.716 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg7  ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.490 ns                ;
; N/A                                     ; 148.90 MHz ( period = 6.716 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg8  ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.490 ns                ;
; N/A                                     ; 149.12 MHz ( period = 6.706 ns )                    ; CMOS_Capture:CMOS|CMOS_VALID                                                                                                                                   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                            ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.980 ns                ;
; N/A                                     ; 149.37 MHz ( period = 6.695 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                                            ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.431 ns                ;
; N/A                                     ; 149.63 MHz ( period = 6.683 ns )                    ; CMOS_Capture:CMOS|byte_state                                                                                                                                   ; CMOS_Capture:CMOS|CMOS_oDATA[0]                                                                                                                                                          ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 2.477 ns                ;
; N/A                                     ; 149.63 MHz ( period = 6.683 ns )                    ; CMOS_Capture:CMOS|byte_state                                                                                                                                   ; CMOS_Capture:CMOS|CMOS_oDATA[1]                                                                                                                                                          ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 2.477 ns                ;
; N/A                                     ; 149.63 MHz ( period = 6.683 ns )                    ; CMOS_Capture:CMOS|byte_state                                                                                                                                   ; CMOS_Capture:CMOS|CMOS_oDATA[2]                                                                                                                                                          ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 2.477 ns                ;
; N/A                                     ; 149.63 MHz ( period = 6.683 ns )                    ; CMOS_Capture:CMOS|byte_state                                                                                                                                   ; CMOS_Capture:CMOS|CMOS_oDATA[3]                                                                                                                                                          ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 2.477 ns                ;
; N/A                                     ; 149.63 MHz ( period = 6.683 ns )                    ; CMOS_Capture:CMOS|byte_state                                                                                                                                   ; CMOS_Capture:CMOS|CMOS_oDATA[4]                                                                                                                                                          ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 2.477 ns                ;
; N/A                                     ; 149.63 MHz ( period = 6.683 ns )                    ; CMOS_Capture:CMOS|byte_state                                                                                                                                   ; CMOS_Capture:CMOS|CMOS_oDATA[5]                                                                                                                                                          ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 2.477 ns                ;
; N/A                                     ; 149.63 MHz ( period = 6.683 ns )                    ; CMOS_Capture:CMOS|byte_state                                                                                                                                   ; CMOS_Capture:CMOS|CMOS_oDATA[7]                                                                                                                                                          ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 2.477 ns                ;
; N/A                                     ; 149.63 MHz ( period = 6.683 ns )                    ; CMOS_Capture:CMOS|byte_state                                                                                                                                   ; CMOS_Capture:CMOS|CMOS_oDATA[9]                                                                                                                                                          ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 2.477 ns                ;
; N/A                                     ; 149.63 MHz ( period = 6.683 ns )                    ; CMOS_Capture:CMOS|byte_state                                                                                                                                   ; CMOS_Capture:CMOS|CMOS_oDATA[10]                                                                                                                                                         ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 2.477 ns                ;
; N/A                                     ; 149.63 MHz ( period = 6.683 ns )                    ; CMOS_Capture:CMOS|byte_state                                                                                                                                   ; CMOS_Capture:CMOS|CMOS_oDATA[12]                                                                                                                                                         ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 2.477 ns                ;
; N/A                                     ; 149.63 MHz ( period = 6.683 ns )                    ; CMOS_Capture:CMOS|byte_state                                                                                                                                   ; CMOS_Capture:CMOS|CMOS_oDATA[13]                                                                                                                                                         ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 2.477 ns                ;
; N/A                                     ; 149.63 MHz ( period = 6.683 ns )                    ; CMOS_Capture:CMOS|byte_state                                                                                                                                   ; CMOS_Capture:CMOS|CMOS_oDATA[14]                                                                                                                                                         ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 2.477 ns                ;
; N/A                                     ; 150.38 MHz ( period = 6.650 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_we_reg       ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.440 ns                ;
; N/A                                     ; 150.38 MHz ( period = 6.650 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_datain_reg0  ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.420 ns                ;
; N/A                                     ; 150.38 MHz ( period = 6.650 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_address_reg0 ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.440 ns                ;
; N/A                                     ; 150.38 MHz ( period = 6.650 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_address_reg1 ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.440 ns                ;
; N/A                                     ; 150.38 MHz ( period = 6.650 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_address_reg2 ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.440 ns                ;
; N/A                                     ; 150.38 MHz ( period = 6.650 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_address_reg3 ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.440 ns                ;
; N/A                                     ; 150.38 MHz ( period = 6.650 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_address_reg4 ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.440 ns                ;
; N/A                                     ; 150.38 MHz ( period = 6.650 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_address_reg5 ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.440 ns                ;
; N/A                                     ; 150.38 MHz ( period = 6.650 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_address_reg6 ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.440 ns                ;
; N/A                                     ; 150.38 MHz ( period = 6.650 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_address_reg7 ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.440 ns                ;
; N/A                                     ; 150.38 MHz ( period = 6.650 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_address_reg8 ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.440 ns                ;
; N/A                                     ; 150.38 MHz ( period = 6.650 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_datain_reg1  ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.420 ns                ;
; N/A                                     ; 150.38 MHz ( period = 6.650 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_datain_reg2  ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.420 ns                ;
; N/A                                     ; 150.38 MHz ( period = 6.650 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_datain_reg3  ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.420 ns                ;
; N/A                                     ; 150.38 MHz ( period = 6.650 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_datain_reg4  ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.420 ns                ;
; N/A                                     ; 150.38 MHz ( period = 6.650 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_datain_reg5  ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.420 ns                ;
; N/A                                     ; 150.38 MHz ( period = 6.650 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_datain_reg6  ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.420 ns                ;
; N/A                                     ; 150.67 MHz ( period = 6.637 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[9]                                            ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.373 ns                ;
; N/A                                     ; 151.31 MHz ( period = 6.609 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                                            ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.345 ns                ;
; N/A                                     ; 152.07 MHz ( period = 6.576 ns )                    ; CMOS_Capture:CMOS|CMOS_VALID                                                                                                                                   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_we_reg       ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.973 ns                ;
; N/A                                     ; 152.07 MHz ( period = 6.576 ns )                    ; CMOS_Capture:CMOS|CMOS_VALID                                                                                                                                   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg0  ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.953 ns                ;
; N/A                                     ; 152.07 MHz ( period = 6.576 ns )                    ; CMOS_Capture:CMOS|CMOS_VALID                                                                                                                                   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg0 ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.973 ns                ;
; N/A                                     ; 152.07 MHz ( period = 6.576 ns )                    ; CMOS_Capture:CMOS|CMOS_VALID                                                                                                                                   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg1 ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.973 ns                ;
; N/A                                     ; 152.07 MHz ( period = 6.576 ns )                    ; CMOS_Capture:CMOS|CMOS_VALID                                                                                                                                   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg2 ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.973 ns                ;
; N/A                                     ; 152.07 MHz ( period = 6.576 ns )                    ; CMOS_Capture:CMOS|CMOS_VALID                                                                                                                                   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg3 ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.973 ns                ;
; N/A                                     ; 152.07 MHz ( period = 6.576 ns )                    ; CMOS_Capture:CMOS|CMOS_VALID                                                                                                                                   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg4 ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.973 ns                ;
; N/A                                     ; 152.07 MHz ( period = 6.576 ns )                    ; CMOS_Capture:CMOS|CMOS_VALID                                                                                                                                   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg5 ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.973 ns                ;
; N/A                                     ; 152.07 MHz ( period = 6.576 ns )                    ; CMOS_Capture:CMOS|CMOS_VALID                                                                                                                                   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg6 ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.973 ns                ;
; N/A                                     ; 152.07 MHz ( period = 6.576 ns )                    ; CMOS_Capture:CMOS|CMOS_VALID                                                                                                                                   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg7 ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.973 ns                ;
; N/A                                     ; 152.07 MHz ( period = 6.576 ns )                    ; CMOS_Capture:CMOS|CMOS_VALID                                                                                                                                   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg8 ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.973 ns                ;
; N/A                                     ; 152.07 MHz ( period = 6.576 ns )                    ; CMOS_Capture:CMOS|CMOS_VALID                                                                                                                                   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg1  ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.953 ns                ;
; N/A                                     ; 152.07 MHz ( period = 6.576 ns )                    ; CMOS_Capture:CMOS|CMOS_VALID                                                                                                                                   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg2  ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.953 ns                ;
; N/A                                     ; 152.07 MHz ( period = 6.576 ns )                    ; CMOS_Capture:CMOS|CMOS_VALID                                                                                                                                   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg3  ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.953 ns                ;
; N/A                                     ; 152.07 MHz ( period = 6.576 ns )                    ; CMOS_Capture:CMOS|CMOS_VALID                                                                                                                                   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg4  ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.953 ns                ;
; N/A                                     ; 152.07 MHz ( period = 6.576 ns )                    ; CMOS_Capture:CMOS|CMOS_VALID                                                                                                                                   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg5  ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.953 ns                ;
; N/A                                     ; 152.07 MHz ( period = 6.576 ns )                    ; CMOS_Capture:CMOS|CMOS_VALID                                                                                                                                   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg6  ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.953 ns                ;
; N/A                                     ; 152.07 MHz ( period = 6.576 ns )                    ; CMOS_Capture:CMOS|CMOS_VALID                                                                                                                                   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg7  ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.953 ns                ;
; N/A                                     ; 152.07 MHz ( period = 6.576 ns )                    ; CMOS_Capture:CMOS|CMOS_VALID                                                                                                                                   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg8  ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.953 ns                ;
; N/A                                     ; 152.16 MHz ( period = 6.572 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_we_reg       ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.366 ns                ;
; N/A                                     ; 152.16 MHz ( period = 6.572 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg0  ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.346 ns                ;
; N/A                                     ; 152.16 MHz ( period = 6.572 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg0 ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.366 ns                ;
; N/A                                     ; 152.16 MHz ( period = 6.572 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg1 ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.366 ns                ;
; N/A                                     ; 152.16 MHz ( period = 6.572 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg2 ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.366 ns                ;
; N/A                                     ; 152.16 MHz ( period = 6.572 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg3 ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.366 ns                ;
; N/A                                     ; 152.16 MHz ( period = 6.572 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg4 ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.366 ns                ;
; N/A                                     ; 152.16 MHz ( period = 6.572 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg5 ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.366 ns                ;
; N/A                                     ; 152.16 MHz ( period = 6.572 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg6 ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.366 ns                ;
; N/A                                     ; 152.16 MHz ( period = 6.572 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg7 ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.366 ns                ;
; N/A                                     ; 152.16 MHz ( period = 6.572 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_address_reg8 ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.366 ns                ;
; N/A                                     ; 152.16 MHz ( period = 6.572 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg1  ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.346 ns                ;
; N/A                                     ; 152.16 MHz ( period = 6.572 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg2  ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.346 ns                ;
; N/A                                     ; 152.16 MHz ( period = 6.572 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg3  ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.346 ns                ;
; N/A                                     ; 152.16 MHz ( period = 6.572 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg4  ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.346 ns                ;
; N/A                                     ; 152.16 MHz ( period = 6.572 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg5  ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.346 ns                ;
; N/A                                     ; 152.16 MHz ( period = 6.572 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg6  ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.346 ns                ;
; N/A                                     ; 152.16 MHz ( period = 6.572 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg7  ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.346 ns                ;
; N/A                                     ; 152.16 MHz ( period = 6.572 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg8  ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.346 ns                ;
; N/A                                     ; 152.65 MHz ( period = 6.551 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                                            ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.287 ns                ;
; N/A                                     ; 152.67 MHz ( period = 6.550 ns )                    ; rCCD_FVAL                                                                                                                                                      ; CMOS_Capture:CMOS|CMOS_oDATA[6]                                                                                                                                                          ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 2.678 ns                ;
; N/A                                     ; 152.67 MHz ( period = 6.550 ns )                    ; rCCD_FVAL                                                                                                                                                      ; CMOS_Capture:CMOS|CMOS_oDATA[8]                                                                                                                                                          ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 2.678 ns                ;
; N/A                                     ; 152.67 MHz ( period = 6.550 ns )                    ; rCCD_FVAL                                                                                                                                                      ; CMOS_Capture:CMOS|CMOS_oDATA[11]                                                                                                                                                         ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 2.678 ns                ;
; N/A                                     ; 152.67 MHz ( period = 6.550 ns )                    ; rCCD_FVAL                                                                                                                                                      ; CMOS_Capture:CMOS|CMOS_oDATA[15]                                                                                                                                                         ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 2.678 ns                ;
; N/A                                     ; 153.05 MHz ( period = 6.534 ns )                    ; CMOS_Capture:CMOS|CMOS_VALID                                                                                                                                   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                                            ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.894 ns                ;
; N/A                                     ; 153.30 MHz ( period = 6.523 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                                            ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.259 ns                ;
; N/A                                     ; 154.15 MHz ( period = 6.487 ns )                    ; rCCD_LVAL                                                                                                                                                      ; CMOS_Capture:CMOS|CMOS_oDATA[6]                                                                                                                                                          ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 2.615 ns                ;
; N/A                                     ; 154.15 MHz ( period = 6.487 ns )                    ; rCCD_LVAL                                                                                                                                                      ; CMOS_Capture:CMOS|CMOS_oDATA[8]                                                                                                                                                          ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 2.615 ns                ;
; N/A                                     ; 154.15 MHz ( period = 6.487 ns )                    ; rCCD_LVAL                                                                                                                                                      ; CMOS_Capture:CMOS|CMOS_oDATA[11]                                                                                                                                                         ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 2.615 ns                ;
; N/A                                     ; 154.15 MHz ( period = 6.487 ns )                    ; rCCD_LVAL                                                                                                                                                      ; CMOS_Capture:CMOS|CMOS_oDATA[15]                                                                                                                                                         ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 2.615 ns                ;
; N/A                                     ; 154.68 MHz ( period = 6.465 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                                            ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.201 ns                ;
; N/A                                     ; 155.35 MHz ( period = 6.437 ns )                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[5]                                            ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 6.173 ns                ;
; N/A                                     ; 155.74 MHz ( period = 6.421 ns )                    ; rCCD_FVAL                                                                                                                                                      ; CMOS_Capture:CMOS|Frame_Cont[0]                                                                                                                                                          ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 2.550 ns                ;
; N/A                                     ; 155.76 MHz ( period = 6.420 ns )                    ; rCCD_FVAL                                                                                                                                                      ; CMOS_Capture:CMOS|Frame_Cont[1]                                                                                                                                                          ; CCD_PIXCLK ; CCD_PIXCLK ; None                        ; None                      ; 2.549 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                ;                                                                                                                                                                                          ;            ;            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                          ; To                                                                                                                                                                                       ; From Clock                                                                ; To Clock                                                                  ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                                 ; Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                                                            ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                                               ; Sdram_Control_4Port:u7|command:command1|rw_flag                                                                                                                                          ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                                               ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[0]                                                                                                                          ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                          ; Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Sdram_Control_4Port:u7|command:command1|ex_write                                                                                                              ; Sdram_Control_4Port:u7|command:command1|ex_write                                                                                                                                         ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Sdram_Control_4Port:u7|command:command1|ex_read                                                                                                               ; Sdram_Control_4Port:u7|command:command1|ex_read                                                                                                                                          ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                               ; Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                                                          ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                                ; Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                     ; Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                                                ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Sdram_Control_4Port:u7|Write                                                                                                                                  ; Sdram_Control_4Port:u7|Write                                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                          ; Sdram_Control_4Port:u7|command:command1|do_precharge                                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                     ; Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                                                ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Sdram_Control_4Port:u7|IN_REQ                                                                                                                                 ; Sdram_Control_4Port:u7|IN_REQ                                                                                                                                                            ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Sdram_Control_4Port:u7|mWR_DONE                                                                                                                               ; Sdram_Control_4Port:u7|mWR_DONE                                                                                                                                                          ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                  ; Sdram_Control_4Port:u7|ST[0]                                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Sdram_Control_4Port:u7|mRD_DONE                                                                                                                               ; Sdram_Control_4Port:u7|mRD_DONE                                                                                                                                                          ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Sdram_Control_4Port:u7|Read                                                                                                                                   ; Sdram_Control_4Port:u7|Read                                                                                                                                                              ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Sdram_Control_4Port:u7|mWR                                                                                                                                    ; Sdram_Control_4Port:u7|mWR                                                                                                                                                               ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Sdram_Control_4Port:u7|RD_MASK[0]                                                                                                                             ; Sdram_Control_4Port:u7|RD_MASK[0]                                                                                                                                                        ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Sdram_Control_4Port:u7|OUT_VALID                                                                                                                              ; Sdram_Control_4Port:u7|OUT_VALID                                                                                                                                                         ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.735 ns                                ; Sdram_Control_4Port:u7|mADDR[15]                                                                                                                              ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[15]                                                                                                                              ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.737 ns                 ;
; 0.735 ns                                ; Sdram_Control_4Port:u7|command:command1|rp_shift[1]                                                                                                           ; Sdram_Control_4Port:u7|command:command1|rp_shift[0]                                                                                                                                      ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.737 ns                 ;
; 0.736 ns                                ; Sdram_Control_4Port:u7|mADDR[21]                                                                                                                              ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[21]                                                                                                                              ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.738 ns                 ;
; 0.739 ns                                ; Sdram_Control_4Port:u7|command:command1|rw_shift[0]                                                                                                           ; Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                                                            ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.741 ns                 ;
; 0.741 ns                                ; Sdram_Control_4Port:u7|mADDR[22]                                                                                                                              ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[22]                                                                                                                              ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.741 ns                                ; Sdram_Control_4Port:u7|command:command1|SA[11]                                                                                                                ; Sdram_Control_4Port:u7|SA[11]                                                                                                                                                            ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.741 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[0]  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[0]                            ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.743 ns                 ;
; 0.742 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[17]                                                                                                   ; Sdram_Control_4Port:u7|command:command1|SA[9]                                                                                                                                            ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.742 ns                                ; Sdram_Control_4Port:u7|command:command1|SA[7]                                                                                                                 ; Sdram_Control_4Port:u7|SA[7]                                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.742 ns                                ; Sdram_Control_4Port:u7|command:command1|SA[1]                                                                                                                 ; Sdram_Control_4Port:u7|SA[1]                                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.744 ns                 ;
; 0.743 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[7] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[7]                            ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.745 ns                 ;
; 0.744 ns                                ; Sdram_Control_4Port:u7|mADDR[18]                                                                                                                              ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[18]                                                                                                                              ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.745 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[14]                                                                                                   ; Sdram_Control_4Port:u7|command:command1|SA[6]                                                                                                                                            ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.747 ns                 ;
; 0.747 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|LOAD_MODE                                                                                                   ; Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.749 ns                 ;
; 0.750 ns                                ; Sdram_Control_4Port:u7|mADDR[20]                                                                                                                              ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[20]                                                                                                                              ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.752 ns                 ;
; 0.750 ns                                ; Sdram_Control_4Port:u7|command:command1|do_rw                                                                                                                 ; Sdram_Control_4Port:u7|command:command1|SA[10]                                                                                                                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.752 ns                 ;
; 0.751 ns                                ; Sdram_Control_4Port:u7|command:command1|rp_shift[0]                                                                                                           ; Sdram_Control_4Port:u7|command:command1|rp_done                                                                                                                                          ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.753 ns                 ;
; 0.753 ns                                ; Sdram_Control_4Port:u7|rWR1_ADDR[22]                                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[22]                                                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.755 ns                 ;
; 0.753 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|timer[15]                                                                                                   ; Sdram_Control_4Port:u7|control_interface:control1|timer[15]                                                                                                                              ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.755 ns                 ;
; 0.754 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.756 ns                 ;
; 0.759 ns                                ; Sdram_Control_4Port:u7|command:command1|do_refresh                                                                                                            ; Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.761 ns                 ;
; 0.761 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[15]                                                                                              ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[15]                                                                                                                         ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.763 ns                 ;
; 0.762 ns                                ; Sdram_Control_4Port:u7|rRD1_ADDR[22]                                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[22]                                                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.764 ns                 ;
; 0.762 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.764 ns                 ;
; 0.785 ns                                ; Sdram_Control_4Port:u7|PM_STOP                                                                                                                                ; Sdram_Control_4Port:u7|command:command1|rp_shift[3]                                                                                                                                      ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.787 ns                 ;
; 0.790 ns                                ; Sdram_Control_4Port:u7|PM_STOP                                                                                                                                ; Sdram_Control_4Port:u7|command:command1|ex_write                                                                                                                                         ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.792 ns                 ;
; 0.790 ns                                ; Sdram_Control_4Port:u7|PM_STOP                                                                                                                                ; Sdram_Control_4Port:u7|command:command1|ex_read                                                                                                                                          ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.792 ns                 ;
; 0.866 ns                                ; Sdram_Control_4Port:u7|command:command1|SA[9]                                                                                                                 ; Sdram_Control_4Port:u7|SA[9]                                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.868 ns                 ;
; 0.899 ns                                ; Sdram_Control_4Port:u7|mADDR[8]                                                                                                                               ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[8]                                                                                                                               ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.901 ns                 ;
; 0.912 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[13]                                                                                                   ; Sdram_Control_4Port:u7|command:command1|SA[5]                                                                                                                                            ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.914 ns                 ;
; 0.916 ns                                ; Sdram_Control_4Port:u7|command:command1|WE_N                                                                                                                  ; Sdram_Control_4Port:u7|WE_N                                                                                                                                                              ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.918 ns                 ;
; 0.917 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[19]                                                                                                   ; Sdram_Control_4Port:u7|command:command1|SA[11]                                                                                                                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.919 ns                 ;
; 0.919 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[16]                                                                                                   ; Sdram_Control_4Port:u7|command:command1|SA[8]                                                                                                                                            ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.921 ns                 ;
; 0.919 ns                                ; Sdram_Control_4Port:u7|command:command1|SA[8]                                                                                                                 ; Sdram_Control_4Port:u7|SA[8]                                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.921 ns                 ;
; 0.933 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[5]                                                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.935 ns                 ;
; 0.936 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|delayed_wrptr_g[7]                                                                    ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 0.938 ns                 ;
; 0.964 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[3] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[3]                            ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.003 ns                   ; 0.967 ns                 ;
; 0.977 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]                  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a5~portb_address_reg0  ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.105 ns                   ; 1.082 ns                 ;
; 0.990 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[4] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4]                                                         ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.001 ns                   ; 0.991 ns                 ;
; 1.019 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.062 ns                   ; 1.081 ns                 ;
; 1.034 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[9] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[9]                            ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.003 ns                   ; 1.037 ns                 ;
; 1.042 ns                                ; Sdram_Control_4Port:u7|CMD[0]                                                                                                                                 ; Sdram_Control_4Port:u7|control_interface:control1|WRITEA                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.003 ns                   ; 1.045 ns                 ;
; 1.044 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[8] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[8]                            ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.003 ns                   ; 1.047 ns                 ;
; 1.049 ns                                ; Sdram_Control_4Port:u7|CMD[0]                                                                                                                                 ; Sdram_Control_4Port:u7|control_interface:control1|READA                                                                                                                                  ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.003 ns                   ; 1.052 ns                 ;
; 1.052 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[9]                                                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.001 ns                   ; 1.053 ns                 ;
; 1.052 ns                                ; Sdram_Control_4Port:u7|command:command1|CM_ACK                                                                                                                ; Sdram_Control_4Port:u7|control_interface:control1|CMD_ACK                                                                                                                                ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.003 ns                   ; 1.055 ns                 ;
; 1.059 ns                                ; Sdram_Control_4Port:u7|command:command1|do_initial                                                                                                            ; Sdram_Control_4Port:u7|command:command1|oe4                                                                                                                                              ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.001 ns                   ; 1.060 ns                 ;
; 1.061 ns                                ; Sdram_Control_4Port:u7|command:command1|CS_N[0]                                                                                                               ; Sdram_Control_4Port:u7|CS_N[0]                                                                                                                                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.000 ns                   ; 1.061 ns                 ;
; 1.063 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[1]                                                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.001 ns                   ; 1.064 ns                 ;
; 1.064 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|WRITEA                                                                                                      ; Sdram_Control_4Port:u7|command:command1|do_writea                                                                                                                                        ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.001 ns                   ; 1.065 ns                 ;
; 1.065 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[14]                                                                                              ; Sdram_Control_4Port:u7|control_interface:control1|INIT_REQ                                                                                                                               ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.001 ns                   ; 1.066 ns                 ;
; 1.065 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[7]                                                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.001 ns                   ; 1.066 ns                 ;
; 1.069 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg1 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.062 ns                   ; 1.131 ns                 ;
; 1.070 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[8] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[7]                                                         ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.001 ns                   ; 1.071 ns                 ;
; 1.070 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[8] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[8]                                                         ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.001 ns                   ; 1.071 ns                 ;
; 1.076 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[2] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2]                                                         ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.001 ns                   ; 1.077 ns                 ;
; 1.085 ns                                ; Sdram_Control_4Port:u7|mRD_DONE                                                                                                                               ; Sdram_Control_4Port:u7|RD_MASK[0]                                                                                                                                                        ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.087 ns                 ;
; 1.088 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[9]                                                                                               ; Sdram_Control_4Port:u7|control_interface:control1|PRECHARGE                                                                                                                              ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.001 ns                   ; 1.089 ns                 ;
; 1.124 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|REFRESH                                                                                                     ; Sdram_Control_4Port:u7|command:command1|do_refresh                                                                                                                                       ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.126 ns                 ;
; 1.141 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|timer[1]                                                                                                    ; Sdram_Control_4Port:u7|control_interface:control1|timer[1]                                                                                                                               ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.143 ns                 ;
; 1.142 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|timer[9]                                                                                                    ; Sdram_Control_4Port:u7|control_interface:control1|timer[9]                                                                                                                               ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.144 ns                 ;
; 1.143 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|timer[11]                                                                                                   ; Sdram_Control_4Port:u7|control_interface:control1|timer[11]                                                                                                                              ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.145 ns                 ;
; 1.143 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|timer[13]                                                                                                   ; Sdram_Control_4Port:u7|control_interface:control1|timer[13]                                                                                                                              ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.145 ns                 ;
; 1.143 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|timer[7]                                                                                                    ; Sdram_Control_4Port:u7|control_interface:control1|timer[7]                                                                                                                               ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.145 ns                 ;
; 1.160 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[0]                  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1]                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.162 ns                 ;
; 1.161 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.163 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|p0addr                                                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity_ff                                                ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.165 ns                 ;
; 1.164 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|parity_ff                       ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|parity_ff                                                  ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.166 ns                 ;
; 1.165 ns                                ; Sdram_Control_4Port:u7|command:command1|command_delay[4]                                                                                                      ; Sdram_Control_4Port:u7|command:command1|command_delay[3]                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.167 ns                 ;
; 1.166 ns                                ; Sdram_Control_4Port:u7|command:command1|SA[5]                                                                                                                 ; Sdram_Control_4Port:u7|SA[5]                                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.168 ns                 ;
; 1.166 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.168 ns                 ;
; 1.167 ns                                ; Sdram_Control_4Port:u7|command:command1|command_delay[3]                                                                                                      ; Sdram_Control_4Port:u7|command:command1|command_delay[2]                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.169 ns                 ;
; 1.167 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|timer[0]                                                                                                    ; Sdram_Control_4Port:u7|control_interface:control1|timer[0]                                                                                                                               ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.169 ns                 ;
; 1.167 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.169 ns                 ;
; 1.168 ns                                ; Sdram_Control_4Port:u7|command:command1|CAS_N                                                                                                                 ; Sdram_Control_4Port:u7|CAS_N                                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.168 ns                                ; Sdram_Control_4Port:u7|command:command1|SA[6]                                                                                                                 ; Sdram_Control_4Port:u7|SA[6]                                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.168 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[7]                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.170 ns                 ;
; 1.169 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[11]                                                                                                   ; Sdram_Control_4Port:u7|command:command1|SA[3]                                                                                                                                            ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.169 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[9]                                                                                                    ; Sdram_Control_4Port:u7|command:command1|SA[1]                                                                                                                                            ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.171 ns                 ;
; 1.170 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|SADDR[10]                                                                                                   ; Sdram_Control_4Port:u7|command:command1|SA[2]                                                                                                                                            ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.172 ns                 ;
; 1.171 ns                                ; Sdram_Control_4Port:u7|command:command1|command_delay[6]                                                                                                      ; Sdram_Control_4Port:u7|command:command1|command_delay[5]                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.173 ns                 ;
; 1.171 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[4] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[4]                                                         ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.173 ns                 ;
; 1.172 ns                                ; Sdram_Control_4Port:u7|command:command1|RAS_N                                                                                                                 ; Sdram_Control_4Port:u7|RAS_N                                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.172 ns                                ; Sdram_Control_4Port:u7|command:command1|SA[10]                                                                                                                ; Sdram_Control_4Port:u7|SA[10]                                                                                                                                                            ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.172 ns                                ; Sdram_Control_4Port:u7|command:command1|SA[2]                                                                                                                 ; Sdram_Control_4Port:u7|SA[2]                                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.172 ns                                ; Sdram_Control_4Port:u7|command:command1|SA[0]                                                                                                                 ; Sdram_Control_4Port:u7|SA[0]                                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.172 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[11]                                                                                              ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[11]                                                                                                                         ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.172 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[9]                                                                                               ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[9]                                                                                                                          ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.174 ns                 ;
; 1.173 ns                                ; Sdram_Control_4Port:u7|command:command1|command_delay[2]                                                                                                      ; Sdram_Control_4Port:u7|command:command1|command_delay[1]                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.175 ns                 ;
; 1.176 ns                                ; Sdram_Control_4Port:u7|rRD1_ADDR[9]                                                                                                                           ; Sdram_Control_4Port:u7|rRD1_ADDR[9]                                                                                                                                                      ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.178 ns                 ;
; 1.176 ns                                ; Sdram_Control_4Port:u7|rRD1_ADDR[16]                                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[16]                                                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.178 ns                 ;
; 1.176 ns                                ; Sdram_Control_4Port:u7|rRD1_ADDR[8]                                                                                                                           ; Sdram_Control_4Port:u7|rRD1_ADDR[8]                                                                                                                                                      ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.178 ns                 ;
; 1.176 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[2]                                                                                               ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[2]                                                                                                                          ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.178 ns                 ;
; 1.176 ns                                ; Sdram_Control_4Port:u7|command:command1|command_delay[0]                                                                                                      ; Sdram_Control_4Port:u7|command:command1|command_done                                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.178 ns                 ;
; 1.177 ns                                ; Sdram_Control_4Port:u7|rWR1_ADDR[20]                                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[20]                                                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; Sdram_Control_4Port:u7|rWR1_ADDR[21]                                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[21]                                                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; Sdram_Control_4Port:u7|rRD1_ADDR[11]                                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[11]                                                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; Sdram_Control_4Port:u7|rRD1_ADDR[14]                                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[14]                                                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; Sdram_Control_4Port:u7|rRD1_ADDR[20]                                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[20]                                                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; Sdram_Control_4Port:u7|rRD1_ADDR[18]                                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[18]                                                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; Sdram_Control_4Port:u7|rRD1_ADDR[21]                                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[21]                                                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[4]                                                                                               ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[4]                                                                                                                          ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|timer[2]                                                                                                    ; Sdram_Control_4Port:u7|control_interface:control1|timer[2]                                                                                                                               ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[7]                                                                                               ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[7]                                                                                                                          ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.178 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|timer[14]                                                                                                   ; Sdram_Control_4Port:u7|control_interface:control1|timer[14]                                                                                                                              ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.180 ns                 ;
; 1.178 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|timer[4]                                                                                                    ; Sdram_Control_4Port:u7|control_interface:control1|timer[4]                                                                                                                               ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.180 ns                 ;
; 1.178 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.180 ns                 ;
; 1.179 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.181 ns                 ;
; 1.180 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                     ; Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                                                          ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.182 ns                 ;
; 1.181 ns                                ; Sdram_Control_4Port:u7|rWR1_ADDR[16]                                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[16]                                                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.183 ns                 ;
; 1.181 ns                                ; Sdram_Control_4Port:u7|rWR1_ADDR[18]                                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[18]                                                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.183 ns                 ;
; 1.185 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[14]                                                                                              ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[14]                                                                                                                         ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.187 ns                 ;
; 1.186 ns                                ; Sdram_Control_4Port:u7|rWR1_ADDR[14]                                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[14]                                                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.186 ns                                ; Sdram_Control_4Port:u7|rWR1_ADDR[8]                                                                                                                           ; Sdram_Control_4Port:u7|rWR1_ADDR[8]                                                                                                                                                      ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.186 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.186 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[8]                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.187 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.189 ns                 ;
; 1.190 ns                                ; Sdram_Control_4Port:u7|rWR1_ADDR[9]                                                                                                                           ; Sdram_Control_4Port:u7|rWR1_ADDR[9]                                                                                                                                                      ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.192 ns                 ;
; 1.190 ns                                ; Sdram_Control_4Port:u7|rWR1_ADDR[11]                                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[11]                                                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.192 ns                 ;
; 1.191 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.191 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.192 ns                                ; Sdram_Control_4Port:u7|Write                                                                                                                                  ; Sdram_Control_4Port:u7|IN_REQ                                                                                                                                                            ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.194 ns                 ;
; 1.192 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.194 ns                 ;
; 1.192 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[1]                  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2]                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.194 ns                 ;
; 1.193 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|timer[3]                                                                                                    ; Sdram_Control_4Port:u7|control_interface:control1|timer[3]                                                                                                                               ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.195 ns                 ;
; 1.194 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|timer[5]                                                                                                    ; Sdram_Control_4Port:u7|control_interface:control1|timer[5]                                                                                                                               ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.196 ns                 ;
; 1.196 ns                                ; Sdram_Control_4Port:u7|Write                                                                                                                                  ; Sdram_Control_4Port:u7|mWR_DONE                                                                                                                                                          ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.198 ns                 ;
; 1.196 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.198 ns                 ;
; 1.196 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[4]                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.198 ns                 ;
; 1.199 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|p0addr                                                    ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.201 ns                 ;
; 1.199 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[6]                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.201 ns                 ;
; 1.200 ns                                ; Sdram_Control_4Port:u7|Write                                                                                                                                  ; Sdram_Control_4Port:u7|DQM[0]                                                                                                                                                            ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.202 ns                 ;
; 1.200 ns                                ; Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                               ; Sdram_Control_4Port:u7|control_interface:control1|REF_REQ                                                                                                                                ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.202 ns                 ;
; 1.200 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.202 ns                 ;
; 1.201 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.203 ns                 ;
; 1.201 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.203 ns                 ;
; 1.202 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_se9:dffpipe8|dffe9a[8]  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_se9:dffpipe8|dffe10a[8]                            ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.001 ns                   ; 1.203 ns                 ;
; 1.203 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.205 ns                 ;
; 1.205 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.207 ns                 ;
; 1.205 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.207 ns                 ;
; 1.206 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.208 ns                 ;
; 1.206 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.208 ns                 ;
; 1.207 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[5] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[5]                            ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.001 ns                   ; 1.208 ns                 ;
; 1.210 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[2]                  ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_egc:wrptr_gp|counter_ffa[3]                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.212 ns                 ;
; 1.213 ns                                ; Sdram_Control_4Port:u7|command:command1|SA[4]                                                                                                                 ; Sdram_Control_4Port:u7|SA[4]                                                                                                                                                             ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.215 ns                 ;
; 1.214 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[2]                                                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.001 ns                   ; 1.215 ns                 ;
; 1.218 ns                                ; Sdram_Control_4Port:u7|command:command1|command_delay[5]                                                                                                      ; Sdram_Control_4Port:u7|command:command1|command_delay[4]                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.218 ns                                ; Sdram_Control_4Port:u7|command:command1|command_delay[1]                                                                                                      ; Sdram_Control_4Port:u7|command:command1|command_delay[0]                                                                                                                                 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.220 ns                 ;
; 1.219 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[0] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|dffpipe_kec:rs_bwp|dffe8a[0]                                                         ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.221 ns                 ;
; 1.223 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[6]                                                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.001 ns                   ; 1.224 ns                 ;
; 1.224 ns                                ; Sdram_Control_4Port:u7|command:command1|rp_shift[2]                                                                                                           ; Sdram_Control_4Port:u7|command:command1|rp_shift[1]                                                                                                                                      ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.226 ns                 ;
; 1.225 ns                                ; Sdram_Control_4Port:u7|rWR1_ADDR[17]                                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[17]                                                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.225 ns                                ; Sdram_Control_4Port:u7|rWR1_ADDR[15]                                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[15]                                                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.225 ns                                ; Sdram_Control_4Port:u7|rRD1_ADDR[10]                                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[10]                                                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.225 ns                                ; Sdram_Control_4Port:u7|rRD1_ADDR[15]                                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[15]                                                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.225 ns                                ; Sdram_Control_4Port:u7|rRD1_ADDR[17]                                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[17]                                                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.225 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[3]                                                                                               ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[3]                                                                                                                          ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.225 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[8]                                                                                               ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[8]                                                                                                                          ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.225 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[10]                                                                                              ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[10]                                                                                                                         ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.226 ns                                ; Sdram_Control_4Port:u7|rWR1_ADDR[19]                                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[19]                                                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.226 ns                                ; Sdram_Control_4Port:u7|rRD1_ADDR[12]                                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[12]                                                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.226 ns                                ; Sdram_Control_4Port:u7|rRD1_ADDR[13]                                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[13]                                                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.226 ns                                ; Sdram_Control_4Port:u7|rRD1_ADDR[19]                                                                                                                          ; Sdram_Control_4Port:u7|rRD1_ADDR[19]                                                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.226 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[5]                                                                                               ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[5]                                                                                                                          ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.226 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[6]                                                                                               ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[6]                                                                                                                          ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.226 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[12]                                                                                              ; Sdram_Control_4Port:u7|control_interface:control1|init_timer[12]                                                                                                                         ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.227 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity_ff                     ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity_ff                                                ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.229 ns                 ;
; 1.228 ns                                ; Sdram_Control_4Port:u7|command:command1|rp_shift[3]                                                                                                           ; Sdram_Control_4Port:u7|command:command1|rp_shift[2]                                                                                                                                      ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.230 ns                 ;
; 1.228 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[3]                                                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.001 ns                   ; 1.229 ns                 ;
; 1.229 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|timer[10]                                                                                                   ; Sdram_Control_4Port:u7|control_interface:control1|timer[10]                                                                                                                              ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.231 ns                 ;
; 1.229 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|timer[8]                                                                                                    ; Sdram_Control_4Port:u7|control_interface:control1|timer[8]                                                                                                                               ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.231 ns                 ;
; 1.230 ns                                ; Sdram_Control_4Port:u7|rWR1_ADDR[12]                                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[12]                                                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.232 ns                 ;
; 1.230 ns                                ; Sdram_Control_4Port:u7|rWR1_ADDR[13]                                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[13]                                                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.232 ns                 ;
; 1.230 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|timer[12]                                                                                                   ; Sdram_Control_4Port:u7|control_interface:control1|timer[12]                                                                                                                              ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.232 ns                 ;
; 1.230 ns                                ; Sdram_Control_4Port:u7|control_interface:control1|timer[6]                                                                                                    ; Sdram_Control_4Port:u7|control_interface:control1|timer[6]                                                                                                                               ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.232 ns                 ;
; 1.233 ns                                ; Sdram_Control_4Port:u7|rWR1_ADDR[10]                                                                                                                          ; Sdram_Control_4Port:u7|rWR1_ADDR[10]                                                                                                                                                     ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.235 ns                 ;
; 1.234 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.236 ns                 ;
; 1.237 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.239 ns                 ;
; 1.237 ns                                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                                           ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 1.239 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                           ;                                                                                                                                                                                          ;                                                                           ;                                                                           ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                         ; To                                                                                                                                                                                      ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.499 ns                                ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2C_AV_Config:I2C|LUT_INDEX[0]                                                                                                                               ; I2C_AV_Config:I2C|LUT_INDEX[0]                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2C_AV_Config:I2C|I2C_Controller:u_I2C_Controller|ACKW1                                                                                                      ; I2C_AV_Config:I2C|I2C_Controller:u_I2C_Controller|ACKW1                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2C_AV_Config:I2C|I2C_Controller:u_I2C_Controller|ACKW2                                                                                                      ; I2C_AV_Config:I2C|I2C_Controller:u_I2C_Controller|ACKW2                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2C_AV_Config:I2C|I2C_Controller:u_I2C_Controller|ACKR3                                                                                                      ; I2C_AV_Config:I2C|I2C_Controller:u_I2C_Controller|ACKR3                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2C_AV_Config:I2C|I2C_Controller:u_I2C_Controller|ACKR1                                                                                                      ; I2C_AV_Config:I2C|I2C_Controller:u_I2C_Controller|ACKR1                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Reset_Delay:u2|Cont[0]                                                                                                                                       ; Reset_Delay:u2|Cont[0]                                                                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; I2C_AV_Config:I2C|mI2C_CTRL_CLK                                                                                                                              ; I2C_AV_Config:I2C|mI2C_CTRL_CLK                                                                                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; Reset_Delay:u2|oRST_2                                                                                                                                        ; Reset_Delay:u2|oRST_2                                                                                                                                                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.499 ns                                ; rClk[0]                                                                                                                                                      ; rClk[0]                                                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 0.501 ns                 ;
; 0.735 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[7] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[7]                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 0.737 ns                 ;
; 0.739 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[4] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[4]                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 0.741 ns                 ;
; 0.744 ns                                ; VGA_Controller:u1|V_Cont[12]                                                                                                                                 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 0.746 ns                 ;
; 0.753 ns                                ; VGA_Controller:u1|H_Cont[12]                                                                                                                                 ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 0.755 ns                 ;
; 0.753 ns                                ; I2C_AV_Config:I2C|mI2C_CLK_DIV[15]                                                                                                                           ; I2C_AV_Config:I2C|mI2C_CLK_DIV[15]                                                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 0.755 ns                 ;
; 0.753 ns                                ; Reset_Delay:u2|Cont[31]                                                                                                                                      ; Reset_Delay:u2|Cont[31]                                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 0.755 ns                 ;
; 0.767 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 0.769 ns                 ;
; 0.773 ns                                ; I2C_AV_Config:I2C|mI2C_GO                                                                                                                                    ; I2C_AV_Config:I2C|I2C_Controller:u_I2C_Controller|END                                                                                                                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 0.775 ns                 ;
; 0.783 ns                                ; I2C_AV_Config:I2C|I2C_Controller:u_I2C_Controller|SD_COUNTER[5]                                                                                              ; I2C_AV_Config:I2C|I2C_Controller:u_I2C_Controller|SD_COUNTER[5]                                                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 0.785 ns                 ;
; 0.893 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[0] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[0]                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 0.895 ns                 ;
; 0.898 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[6] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[6]                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 0.900 ns                 ;
; 0.922 ns                                ; I2C_AV_Config:I2C|i2c_en_r0                                                                                                                                  ; I2C_AV_Config:I2C|i2c_en_r1                                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 0.924 ns                 ;
; 0.951 ns                                ; I2C_AV_Config:I2C|mSetup_ST.00                                                                                                                               ; I2C_AV_Config:I2C|mI2C_GO                                                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 0.953 ns                 ;
; 0.958 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[2] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[2]                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.003 ns                   ; 0.961 ns                 ;
; 0.958 ns                                ; I2C_AV_Config:I2C|I2C_Controller:u_I2C_Controller|END                                                                                                        ; I2C_AV_Config:I2C|mSetup_ST.01                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 0.960 ns                 ;
; 0.959 ns                                ; I2C_AV_Config:I2C|I2C_Controller:u_I2C_Controller|END                                                                                                        ; I2C_AV_Config:I2C|mSetup_ST.10                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 0.961 ns                 ;
; 0.990 ns                                ; VGA_Controller:u1|H_Cont[5]                                                                                                                                  ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 0.992 ns                 ;
; 1.044 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[3] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[3]                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.003 ns                   ; 1.047 ns                 ;
; 1.070 ns                                ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.001 ns                   ; 1.071 ns                 ;
; 1.072 ns                                ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.001 ns                   ; 1.073 ns                 ;
; 1.109 ns                                ; I2C_AV_Config:I2C|mSetup_ST.10                                                                                                                               ; I2C_AV_Config:I2C|mSetup_ST.01                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.111 ns                 ;
; 1.159 ns                                ; I2C_AV_Config:I2C|mI2C_CLK_DIV[0]                                                                                                                            ; I2C_AV_Config:I2C|mI2C_CLK_DIV[0]                                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.161 ns                 ;
; 1.161 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.161 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.163 ns                 ;
; 1.166 ns                                ; Reset_Delay:u2|Cont[16]                                                                                                                                      ; Reset_Delay:u2|Cont[16]                                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.168 ns                 ;
; 1.174 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[9] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[9]                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.021 ns                   ; 1.195 ns                 ;
; 1.175 ns                                ; I2C_AV_Config:I2C|mI2C_CLK_DIV[1]                                                                                                                            ; I2C_AV_Config:I2C|mI2C_CLK_DIV[1]                                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.177 ns                 ;
; 1.175 ns                                ; Reset_Delay:u2|Cont[17]                                                                                                                                      ; Reset_Delay:u2|Cont[17]                                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.177 ns                 ;
; 1.176 ns                                ; I2C_AV_Config:I2C|mI2C_CLK_DIV[2]                                                                                                                            ; I2C_AV_Config:I2C|mI2C_CLK_DIV[2]                                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.178 ns                 ;
; 1.176 ns                                ; Reset_Delay:u2|Cont[2]                                                                                                                                       ; Reset_Delay:u2|Cont[2]                                                                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.178 ns                 ;
; 1.176 ns                                ; Reset_Delay:u2|Cont[1]                                                                                                                                       ; Reset_Delay:u2|Cont[1]                                                                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.178 ns                 ;
; 1.176 ns                                ; Reset_Delay:u2|Cont[9]                                                                                                                                       ; Reset_Delay:u2|Cont[9]                                                                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.178 ns                 ;
; 1.176 ns                                ; I2C_AV_Config:I2C|mI2C_CLK_DIV[9]                                                                                                                            ; I2C_AV_Config:I2C|mI2C_CLK_DIV[9]                                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.178 ns                 ;
; 1.176 ns                                ; Reset_Delay:u2|Cont[18]                                                                                                                                      ; Reset_Delay:u2|Cont[18]                                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.178 ns                 ;
; 1.176 ns                                ; Reset_Delay:u2|Cont[25]                                                                                                                                      ; Reset_Delay:u2|Cont[25]                                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.178 ns                 ;
; 1.177 ns                                ; VGA_Controller:u1|V_Cont[6]                                                                                                                                  ; VGA_Controller:u1|V_Cont[6]                                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; VGA_Controller:u1|H_Cont[0]                                                                                                                                  ; VGA_Controller:u1|H_Cont[0]                                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; VGA_Controller:u1|H_Cont[2]                                                                                                                                  ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; VGA_Controller:u1|H_Cont[11]                                                                                                                                 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; VGA_Controller:u1|H_Cont[5]                                                                                                                                  ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; I2C_AV_Config:I2C|mI2C_CLK_DIV[7]                                                                                                                            ; I2C_AV_Config:I2C|mI2C_CLK_DIV[7]                                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; I2C_AV_Config:I2C|mI2C_CLK_DIV[4]                                                                                                                            ; I2C_AV_Config:I2C|mI2C_CLK_DIV[4]                                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; Reset_Delay:u2|Cont[11]                                                                                                                                      ; Reset_Delay:u2|Cont[11]                                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; Reset_Delay:u2|Cont[7]                                                                                                                                       ; Reset_Delay:u2|Cont[7]                                                                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; Reset_Delay:u2|Cont[4]                                                                                                                                       ; Reset_Delay:u2|Cont[4]                                                                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; I2C_AV_Config:I2C|mI2C_CLK_DIV[14]                                                                                                                           ; I2C_AV_Config:I2C|mI2C_CLK_DIV[14]                                                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; I2C_AV_Config:I2C|mI2C_CLK_DIV[13]                                                                                                                           ; I2C_AV_Config:I2C|mI2C_CLK_DIV[13]                                                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; I2C_AV_Config:I2C|mI2C_CLK_DIV[11]                                                                                                                           ; I2C_AV_Config:I2C|mI2C_CLK_DIV[11]                                                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; Reset_Delay:u2|Cont[27]                                                                                                                                      ; Reset_Delay:u2|Cont[27]                                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; Reset_Delay:u2|Cont[20]                                                                                                                                      ; Reset_Delay:u2|Cont[20]                                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; Reset_Delay:u2|Cont[29]                                                                                                                                      ; Reset_Delay:u2|Cont[29]                                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; Reset_Delay:u2|Cont[30]                                                                                                                                      ; Reset_Delay:u2|Cont[30]                                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.177 ns                                ; Reset_Delay:u2|Cont[23]                                                                                                                                      ; Reset_Delay:u2|Cont[23]                                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.179 ns                 ;
; 1.178 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity_ff                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity_ff                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.180 ns                 ;
; 1.179 ns                                ; I2C_AV_Config:I2C|I2C_Controller:u_I2C_Controller|SD_COUNTER[5]                                                                                              ; I2C_AV_Config:I2C|I2C_Controller:u_I2C_Controller|END                                                                                                                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.181 ns                 ;
; 1.181 ns                                ; VGA_Controller:u1|V_Cont[3]                                                                                                                                  ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.183 ns                 ;
; 1.181 ns                                ; VGA_Controller:u1|V_Cont[1]                                                                                                                                  ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.183 ns                 ;
; 1.182 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.184 ns                 ;
; 1.182 ns                                ; VGA_Controller:u1|V_Cont[8]                                                                                                                                  ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.184 ns                 ;
; 1.182 ns                                ; VGA_Controller:u1|V_Cont[10]                                                                                                                                 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.184 ns                 ;
; 1.182 ns                                ; Reset_Delay:u2|Cont[14]                                                                                                                                      ; Reset_Delay:u2|Cont[14]                                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.184 ns                 ;
; 1.183 ns                                ; Reset_Delay:u2|Cont[13]                                                                                                                                      ; Reset_Delay:u2|Cont[13]                                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.185 ns                 ;
; 1.186 ns                                ; VGA_Controller:u1|V_Cont[0]                                                                                                                                  ; VGA_Controller:u1|V_Cont[0]                                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.186 ns                                ; Reset_Delay:u2|Cont[15]                                                                                                                                      ; Reset_Delay:u2|Cont[15]                                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.188 ns                 ;
; 1.187 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.189 ns                 ;
; 1.190 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[5] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[5]                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.003 ns                   ; 1.193 ns                 ;
; 1.191 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.191 ns                                ; I2C_AV_Config:I2C|I2C_Controller:u_I2C_Controller|SD_COUNTER[0]                                                                                              ; I2C_AV_Config:I2C|I2C_Controller:u_I2C_Controller|SD_COUNTER[0]                                                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.191 ns                                ; I2C_AV_Config:I2C|mSetup_ST.01                                                                                                                               ; I2C_AV_Config:I2C|mI2C_GO                                                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.193 ns                 ;
; 1.194 ns                                ; VGA_Controller:u1|H_Cont[7]                                                                                                                                  ; VGA_Controller:u1|H_Cont[7]                                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.196 ns                 ;
; 1.194 ns                                ; I2C_AV_Config:I2C|mSetup_ST.01                                                                                                                               ; I2C_AV_Config:I2C|mSetup_ST.10                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.196 ns                 ;
; 1.195 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.197 ns                 ;
; 1.196 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.198 ns                 ;
; 1.196 ns                                ; I2C_AV_Config:I2C|LUT_INDEX[6]                                                                                                                               ; I2C_AV_Config:I2C|LUT_INDEX[6]                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.198 ns                 ;
; 1.197 ns                                ; I2C_AV_Config:I2C|I2C_Controller:u_I2C_Controller|SD_COUNTER[4]                                                                                              ; I2C_AV_Config:I2C|I2C_Controller:u_I2C_Controller|SD_COUNTER[4]                                                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.199 ns                 ;
; 1.199 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.201 ns                 ;
; 1.199 ns                                ; VGA_Controller:u1|H_Cont[9]                                                                                                                                  ; VGA_Controller:u1|H_Cont[9]                                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.201 ns                 ;
; 1.203 ns                                ; I2C_AV_Config:I2C|I2C_Controller:u_I2C_Controller|SD_COUNTER[2]                                                                                              ; I2C_AV_Config:I2C|I2C_Controller:u_I2C_Controller|SD_COUNTER[2]                                                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.205 ns                 ;
; 1.205 ns                                ; I2C_AV_Config:I2C|LUT_INDEX[1]                                                                                                                               ; I2C_AV_Config:I2C|LUT_INDEX[1]                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.207 ns                 ;
; 1.206 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.208 ns                 ;
; 1.206 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.208 ns                 ;
; 1.208 ns                                ; I2C_AV_Config:I2C|LUT_INDEX[4]                                                                                                                               ; I2C_AV_Config:I2C|LUT_INDEX[4]                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.210 ns                 ;
; 1.209 ns                                ; Reset_Delay:u2|Cont[24]                                                                                                                                      ; Reset_Delay:u2|oRST_0                                                                                                                                                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.001 ns                   ; 1.210 ns                 ;
; 1.217 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[8] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[8]                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.003 ns                   ; 1.220 ns                 ;
; 1.225 ns                                ; VGA_Controller:u1|V_Cont[2]                                                                                                                                  ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.225 ns                                ; VGA_Controller:u1|H_Cont[1]                                                                                                                                  ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.225 ns                                ; I2C_AV_Config:I2C|mI2C_CLK_DIV[3]                                                                                                                            ; I2C_AV_Config:I2C|mI2C_CLK_DIV[3]                                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.225 ns                                ; Reset_Delay:u2|Cont[3]                                                                                                                                       ; Reset_Delay:u2|Cont[3]                                                                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.225 ns                                ; Reset_Delay:u2|Cont[12]                                                                                                                                      ; Reset_Delay:u2|Cont[12]                                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.225 ns                                ; I2C_AV_Config:I2C|mI2C_CLK_DIV[8]                                                                                                                            ; I2C_AV_Config:I2C|mI2C_CLK_DIV[8]                                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.225 ns                                ; Reset_Delay:u2|Cont[19]                                                                                                                                      ; Reset_Delay:u2|Cont[19]                                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.225 ns                                ; I2C_AV_Config:I2C|mI2C_CLK_DIV[10]                                                                                                                           ; I2C_AV_Config:I2C|mI2C_CLK_DIV[10]                                                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.225 ns                                ; Reset_Delay:u2|Cont[26]                                                                                                                                      ; Reset_Delay:u2|Cont[26]                                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.225 ns                                ; Reset_Delay:u2|Cont[24]                                                                                                                                      ; Reset_Delay:u2|Cont[24]                                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.227 ns                 ;
; 1.226 ns                                ; VGA_Controller:u1|V_Cont[4]                                                                                                                                  ; VGA_Controller:u1|V_Cont[4]                                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.226 ns                                ; VGA_Controller:u1|V_Cont[5]                                                                                                                                  ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.226 ns                                ; VGA_Controller:u1|H_Cont[3]                                                                                                                                  ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.226 ns                                ; VGA_Controller:u1|H_Cont[4]                                                                                                                                  ; VGA_Controller:u1|H_Cont[4]                                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.226 ns                                ; I2C_AV_Config:I2C|mI2C_CLK_DIV[6]                                                                                                                            ; I2C_AV_Config:I2C|mI2C_CLK_DIV[6]                                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.226 ns                                ; I2C_AV_Config:I2C|mI2C_CLK_DIV[5]                                                                                                                            ; I2C_AV_Config:I2C|mI2C_CLK_DIV[5]                                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.226 ns                                ; Reset_Delay:u2|Cont[6]                                                                                                                                       ; Reset_Delay:u2|Cont[6]                                                                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.226 ns                                ; Reset_Delay:u2|Cont[5]                                                                                                                                       ; Reset_Delay:u2|Cont[5]                                                                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.226 ns                                ; I2C_AV_Config:I2C|mI2C_CLK_DIV[12]                                                                                                                           ; I2C_AV_Config:I2C|mI2C_CLK_DIV[12]                                                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.226 ns                                ; Reset_Delay:u2|Cont[28]                                                                                                                                      ; Reset_Delay:u2|Cont[28]                                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.226 ns                                ; Reset_Delay:u2|Cont[21]                                                                                                                                      ; Reset_Delay:u2|Cont[21]                                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.226 ns                                ; Reset_Delay:u2|Cont[22]                                                                                                                                      ; Reset_Delay:u2|Cont[22]                                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.228 ns                 ;
; 1.228 ns                                ; VGA_Controller:u1|V_Cont[7]                                                                                                                                  ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.230 ns                 ;
; 1.229 ns                                ; Reset_Delay:u2|Cont[8]                                                                                                                                       ; Reset_Delay:u2|Cont[8]                                                                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.231 ns                 ;
; 1.230 ns                                ; Reset_Delay:u2|Cont[10]                                                                                                                                      ; Reset_Delay:u2|Cont[10]                                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.232 ns                 ;
; 1.231 ns                                ; VGA_Controller:u1|V_Cont[11]                                                                                                                                 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.233 ns                 ;
; 1.234 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.236 ns                 ;
; 1.234 ns                                ; VGA_Controller:u1|V_Cont[9]                                                                                                                                  ; VGA_Controller:u1|V_Cont[9]                                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.236 ns                 ;
; 1.235 ns                                ; VGA_Controller:u1|H_Cont[10]                                                                                                                                 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.237 ns                 ;
; 1.237 ns                                ; VGA_Controller:u1|H_Cont[6]                                                                                                                                  ; VGA_Controller:u1|H_Cont[6]                                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.239 ns                 ;
; 1.238 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.240 ns                 ;
; 1.240 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.242 ns                 ;
; 1.242 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.244 ns                 ;
; 1.242 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.244 ns                 ;
; 1.242 ns                                ; I2C_AV_Config:I2C|I2C_Controller:u_I2C_Controller|SD_COUNTER[1]                                                                                              ; I2C_AV_Config:I2C|I2C_Controller:u_I2C_Controller|SD_COUNTER[1]                                                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.244 ns                 ;
; 1.242 ns                                ; I2C_AV_Config:I2C|I2C_Controller:u_I2C_Controller|SD_COUNTER[3]                                                                                              ; I2C_AV_Config:I2C|I2C_Controller:u_I2C_Controller|SD_COUNTER[3]                                                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.244 ns                 ;
; 1.243 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.245 ns                 ;
; 1.246 ns                                ; VGA_Controller:u1|H_Cont[8]                                                                                                                                  ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.248 ns                 ;
; 1.258 ns                                ; I2C_AV_Config:I2C|LUT_INDEX[5]                                                                                                                               ; I2C_AV_Config:I2C|LUT_INDEX[5]                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.260 ns                 ;
; 1.260 ns                                ; I2C_AV_Config:I2C|LUT_INDEX[7]                                                                                                                               ; I2C_AV_Config:I2C|LUT_INDEX[7]                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.262 ns                 ;
; 1.263 ns                                ; I2C_AV_Config:I2C|LUT_INDEX[2]                                                                                                                               ; I2C_AV_Config:I2C|LUT_INDEX[2]                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.265 ns                 ;
; 1.272 ns                                ; I2C_AV_Config:I2C|LUT_INDEX[3]                                                                                                                               ; I2C_AV_Config:I2C|LUT_INDEX[3]                                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.274 ns                 ;
; 1.372 ns                                ; I2C_AV_Config:I2C|mI2C_GO                                                                                                                                    ; I2C_AV_Config:I2C|mI2C_GO                                                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.374 ns                 ;
; 1.400 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg0 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.062 ns                   ; 1.462 ns                 ;
; 1.400 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[8]                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[8]                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.004 ns                   ; 1.404 ns                 ;
; 1.406 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg7 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.062 ns                   ; 1.468 ns                 ;
; 1.424 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg2 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.062 ns                   ; 1.486 ns                 ;
; 1.427 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg1 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.062 ns                   ; 1.489 ns                 ;
; 1.435 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg6 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.062 ns                   ; 1.497 ns                 ;
; 1.456 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[3]                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[3]                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.004 ns                   ; 1.460 ns                 ;
; 1.468 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[9]                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.004 ns                   ; 1.472 ns                 ;
; 1.482 ns                                ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; -0.006 ns                  ; 1.476 ns                 ;
; 1.483 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~porta_address_reg5 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.062 ns                   ; 1.545 ns                 ;
; 1.483 ns                                ; I2C_AV_Config:I2C|mSetup_ST.00                                                                                                                               ; I2C_AV_Config:I2C|mI2C_WR                                                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.003 ns                   ; 1.486 ns                 ;
; 1.502 ns                                ; VGA_Controller:u1|H_Cont[6]                                                                                                                                  ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.504 ns                 ;
; 1.503 ns                                ; I2C_AV_Config:I2C|mI2C_WR                                                                                                                                    ; I2C_AV_Config:I2C|mI2C_WR                                                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.505 ns                 ;
; 1.505 ns                                ; I2C_AV_Config:I2C|I2C_Controller:u_I2C_Controller|END                                                                                                        ; I2C_AV_Config:I2C|mI2C_GO                                                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.507 ns                 ;
; 1.518 ns                                ; Reset_Delay:u2|Cont[0]                                                                                                                                       ; Reset_Delay:u2|Cont[1]                                                                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.520 ns                 ;
; 1.519 ns                                ; I2C_AV_Config:I2C|mI2C_WR                                                                                                                                    ; I2C_AV_Config:I2C|I2C_Controller:u_I2C_Controller|SCLK                                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.024 ns                   ; 1.543 ns                 ;
; 1.541 ns                                ; Reset_Delay:u2|Cont[31]                                                                                                                                      ; Reset_Delay:u2|oRST_2                                                                                                                                                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.001 ns                   ; 1.542 ns                 ;
; 1.550 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[7]                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.004 ns                   ; 1.554 ns                 ;
; 1.559 ns                                ; Reset_Delay:u2|Cont[24]                                                                                                                                      ; Reset_Delay:u2|oRST_2                                                                                                                                                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.001 ns                   ; 1.560 ns                 ;
; 1.575 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_re9:dffpipe5|dffe6a[1] ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|alt_synch_pipe_sdb:rs_dgwp|dffpipe_re9:dffpipe5|dffe7a[1]                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; -0.002 ns                  ; 1.573 ns                 ;
; 1.626 ns                                ; I2C_AV_Config:I2C|mI2C_GO                                                                                                                                    ; I2C_AV_Config:I2C|I2C_Controller:u_I2C_Controller|ACKR2                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.001 ns                   ; 1.627 ns                 ;
; 1.628 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[6]                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[6]                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.004 ns                   ; 1.632 ns                 ;
; 1.630 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[1]                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[1]                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.004 ns                   ; 1.634 ns                 ;
; 1.637 ns                                ; I2C_AV_Config:I2C|mI2C_CLK_DIV[0]                                                                                                                            ; I2C_AV_Config:I2C|mI2C_CLK_DIV[1]                                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.639 ns                 ;
; 1.645 ns                                ; Reset_Delay:u2|Cont[16]                                                                                                                                      ; Reset_Delay:u2|Cont[17]                                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.647 ns                 ;
; 1.648 ns                                ; VGA_Controller:u1|H_Cont[7]                                                                                                                                  ; VGA_Controller:u1|oRequest                                                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.650 ns                 ;
; 1.654 ns                                ; I2C_AV_Config:I2C|mI2C_CLK_DIV[1]                                                                                                                            ; I2C_AV_Config:I2C|mI2C_CLK_DIV[2]                                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.656 ns                 ;
; 1.654 ns                                ; Reset_Delay:u2|Cont[1]                                                                                                                                       ; Reset_Delay:u2|Cont[2]                                                                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.656 ns                 ;
; 1.654 ns                                ; Reset_Delay:u2|Cont[17]                                                                                                                                      ; Reset_Delay:u2|Cont[18]                                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.656 ns                 ;
; 1.655 ns                                ; VGA_Controller:u1|H_Cont[0]                                                                                                                                  ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.657 ns                 ;
; 1.655 ns                                ; I2C_AV_Config:I2C|mI2C_CLK_DIV[2]                                                                                                                            ; I2C_AV_Config:I2C|mI2C_CLK_DIV[3]                                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.657 ns                 ;
; 1.655 ns                                ; Reset_Delay:u2|Cont[2]                                                                                                                                       ; Reset_Delay:u2|Cont[3]                                                                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.657 ns                 ;
; 1.655 ns                                ; Reset_Delay:u2|Cont[9]                                                                                                                                       ; Reset_Delay:u2|Cont[10]                                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.657 ns                 ;
; 1.655 ns                                ; Reset_Delay:u2|Cont[18]                                                                                                                                      ; Reset_Delay:u2|Cont[19]                                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.657 ns                 ;
; 1.655 ns                                ; I2C_AV_Config:I2C|mI2C_CLK_DIV[9]                                                                                                                            ; I2C_AV_Config:I2C|mI2C_CLK_DIV[10]                                                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.657 ns                 ;
; 1.655 ns                                ; Reset_Delay:u2|Cont[25]                                                                                                                                      ; Reset_Delay:u2|Cont[26]                                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.657 ns                 ;
; 1.656 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity_ff                     ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.658 ns                 ;
; 1.656 ns                                ; VGA_Controller:u1|H_Cont[11]                                                                                                                                 ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.658 ns                 ;
; 1.656 ns                                ; VGA_Controller:u1|H_Cont[2]                                                                                                                                  ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.658 ns                 ;
; 1.656 ns                                ; I2C_AV_Config:I2C|mI2C_CLK_DIV[4]                                                                                                                            ; I2C_AV_Config:I2C|mI2C_CLK_DIV[5]                                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.658 ns                 ;
; 1.656 ns                                ; Reset_Delay:u2|Cont[11]                                                                                                                                      ; Reset_Delay:u2|Cont[12]                                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.658 ns                 ;
; 1.656 ns                                ; Reset_Delay:u2|Cont[4]                                                                                                                                       ; Reset_Delay:u2|Cont[5]                                                                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.658 ns                 ;
; 1.656 ns                                ; I2C_AV_Config:I2C|mI2C_CLK_DIV[13]                                                                                                                           ; I2C_AV_Config:I2C|mI2C_CLK_DIV[14]                                                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.658 ns                 ;
; 1.656 ns                                ; I2C_AV_Config:I2C|mI2C_CLK_DIV[11]                                                                                                                           ; I2C_AV_Config:I2C|mI2C_CLK_DIV[12]                                                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.658 ns                 ;
; 1.656 ns                                ; I2C_AV_Config:I2C|mI2C_CLK_DIV[14]                                                                                                                           ; I2C_AV_Config:I2C|mI2C_CLK_DIV[15]                                                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.658 ns                 ;
; 1.656 ns                                ; Reset_Delay:u2|Cont[27]                                                                                                                                      ; Reset_Delay:u2|Cont[28]                                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.658 ns                 ;
; 1.656 ns                                ; Reset_Delay:u2|Cont[30]                                                                                                                                      ; Reset_Delay:u2|Cont[31]                                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.658 ns                 ;
; 1.656 ns                                ; Reset_Delay:u2|Cont[29]                                                                                                                                      ; Reset_Delay:u2|Cont[30]                                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.658 ns                 ;
; 1.656 ns                                ; Reset_Delay:u2|Cont[20]                                                                                                                                      ; Reset_Delay:u2|Cont[21]                                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.658 ns                 ;
; 1.660 ns                                ; VGA_Controller:u1|V_Cont[1]                                                                                                                                  ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.662 ns                 ;
; 1.660 ns                                ; VGA_Controller:u1|V_Cont[3]                                                                                                                                  ; VGA_Controller:u1|V_Cont[4]                                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.662 ns                 ;
; 1.661 ns                                ; VGA_Controller:u1|V_Cont[10]                                                                                                                                 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.663 ns                 ;
; 1.661 ns                                ; VGA_Controller:u1|V_Cont[8]                                                                                                                                  ; VGA_Controller:u1|V_Cont[9]                                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.663 ns                 ;
; 1.661 ns                                ; Reset_Delay:u2|Cont[14]                                                                                                                                      ; Reset_Delay:u2|Cont[15]                                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.663 ns                 ;
; 1.662 ns                                ; Reset_Delay:u2|Cont[13]                                                                                                                                      ; Reset_Delay:u2|Cont[14]                                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.664 ns                 ;
; 1.664 ns                                ; VGA_Controller:u1|V_Cont[0]                                                                                                                                  ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.666 ns                 ;
; 1.665 ns                                ; I2C_AV_Config:I2C|mI2C_GO                                                                                                                                    ; I2C_AV_Config:I2C|I2C_Controller:u_I2C_Controller|ACKW3                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.667 ns                 ;
; 1.666 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[5]                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdptr_g[5]                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.004 ns                   ; 1.670 ns                 ;
; 1.669 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[7]                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.671 ns                 ;
; 1.669 ns                                ; I2C_AV_Config:I2C|I2C_Controller:u_I2C_Controller|SD_COUNTER[0]                                                                                              ; I2C_AV_Config:I2C|I2C_Controller:u_I2C_Controller|SD_COUNTER[1]                                                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.671 ns                 ;
; 1.673 ns                                ; VGA_Controller:u1|H_Cont[7]                                                                                                                                  ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.675 ns                 ;
; 1.674 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[4]                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.676 ns                 ;
; 1.674 ns                                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[0]                ; Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[2]                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 1.676 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                          ;                                                                                                                                                                                         ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CCD_PIXCLK'                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                             ; To                                                                                                                                                                                      ; From Clock ; To Clock   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; CMOS_Capture:CMOS|CMOS_oDATA[13] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_datain_reg4 ; CCD_PIXCLK ; CCD_PIXCLK ; None                       ; None                       ; 3.069 ns                 ;
; Not operational: Clock Skew > Data Delay ; CMOS_Capture:CMOS|CMOS_oDATA[1]  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg1 ; CCD_PIXCLK ; CCD_PIXCLK ; None                       ; None                       ; 3.339 ns                 ;
; Not operational: Clock Skew > Data Delay ; CMOS_Capture:CMOS|CMOS_oDATA[8]  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg8 ; CCD_PIXCLK ; CCD_PIXCLK ; None                       ; None                       ; 3.065 ns                 ;
; Not operational: Clock Skew > Data Delay ; CMOS_Capture:CMOS|CMOS_oDATA[10] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_datain_reg1 ; CCD_PIXCLK ; CCD_PIXCLK ; None                       ; None                       ; 3.409 ns                 ;
; Not operational: Clock Skew > Data Delay ; CMOS_Capture:CMOS|CMOS_oDATA[11] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_datain_reg2 ; CCD_PIXCLK ; CCD_PIXCLK ; None                       ; None                       ; 3.094 ns                 ;
; Not operational: Clock Skew > Data Delay ; CMOS_Capture:CMOS|CMOS_oDATA[4]  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg4 ; CCD_PIXCLK ; CCD_PIXCLK ; None                       ; None                       ; 3.484 ns                 ;
; Not operational: Clock Skew > Data Delay ; CMOS_Capture:CMOS|CMOS_oDATA[5]  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg5 ; CCD_PIXCLK ; CCD_PIXCLK ; None                       ; None                       ; 3.830 ns                 ;
; Not operational: Clock Skew > Data Delay ; CMOS_Capture:CMOS|CMOS_oDATA[14] ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_datain_reg5 ; CCD_PIXCLK ; CCD_PIXCLK ; None                       ; None                       ; 3.858 ns                 ;
; Not operational: Clock Skew > Data Delay ; CMOS_Capture:CMOS|CMOS_oDATA[6]  ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a0~portb_datain_reg6 ; CCD_PIXCLK ; CCD_PIXCLK ; None                       ; None                       ; 3.868 ns                 ;
+------------------------------------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                         ;
+-----------+--------------+------------+--------------+---------------------------------------------------------+------------+
; Slack     ; Required tsu ; Actual tsu ; From         ; To                                                      ; To Clock   ;
+-----------+--------------+------------+--------------+---------------------------------------------------------+------------+
; -0.576 ns ; 1.000 ns     ; 1.576 ns   ; DRAM_DQ[1]   ; Sdram_Control_4Port:u7|mDATAOUT[1]                      ; CLOCK_50   ;
; -0.576 ns ; 1.000 ns     ; 1.576 ns   ; DRAM_DQ[0]   ; Sdram_Control_4Port:u7|mDATAOUT[0]                      ; CLOCK_50   ;
; -0.566 ns ; 1.000 ns     ; 1.566 ns   ; DRAM_DQ[2]   ; Sdram_Control_4Port:u7|mDATAOUT[2]                      ; CLOCK_50   ;
; -0.452 ns ; 1.000 ns     ; 1.452 ns   ; DRAM_DQ[12]  ; Sdram_Control_4Port:u7|mDATAOUT[12]                     ; CLOCK_50   ;
; -0.452 ns ; 1.000 ns     ; 1.452 ns   ; DRAM_DQ[14]  ; Sdram_Control_4Port:u7|mDATAOUT[14]                     ; CLOCK_50   ;
; -0.452 ns ; 1.000 ns     ; 1.452 ns   ; DRAM_DQ[13]  ; Sdram_Control_4Port:u7|mDATAOUT[13]                     ; CLOCK_50   ;
; -0.452 ns ; 1.000 ns     ; 1.452 ns   ; DRAM_DQ[3]   ; Sdram_Control_4Port:u7|mDATAOUT[3]                      ; CLOCK_50   ;
; -0.451 ns ; 1.000 ns     ; 1.451 ns   ; DRAM_DQ[8]   ; Sdram_Control_4Port:u7|mDATAOUT[8]                      ; CLOCK_50   ;
; -0.443 ns ; 1.000 ns     ; 1.443 ns   ; DRAM_DQ[6]   ; Sdram_Control_4Port:u7|mDATAOUT[6]                      ; CLOCK_50   ;
; -0.443 ns ; 1.000 ns     ; 1.443 ns   ; DRAM_DQ[10]  ; Sdram_Control_4Port:u7|mDATAOUT[10]                     ; CLOCK_50   ;
; -0.442 ns ; 1.000 ns     ; 1.442 ns   ; DRAM_DQ[4]   ; Sdram_Control_4Port:u7|mDATAOUT[4]                      ; CLOCK_50   ;
; -0.433 ns ; 1.000 ns     ; 1.433 ns   ; DRAM_DQ[5]   ; Sdram_Control_4Port:u7|mDATAOUT[5]                      ; CLOCK_50   ;
; -0.432 ns ; 1.000 ns     ; 1.432 ns   ; DRAM_DQ[15]  ; Sdram_Control_4Port:u7|mDATAOUT[15]                     ; CLOCK_50   ;
; -0.430 ns ; 1.000 ns     ; 1.430 ns   ; DRAM_DQ[9]   ; Sdram_Control_4Port:u7|mDATAOUT[9]                      ; CLOCK_50   ;
; -0.428 ns ; 1.000 ns     ; 1.428 ns   ; DRAM_DQ[7]   ; Sdram_Control_4Port:u7|mDATAOUT[7]                      ; CLOCK_50   ;
; -0.423 ns ; 1.000 ns     ; 1.423 ns   ; DRAM_DQ[11]  ; Sdram_Control_4Port:u7|mDATAOUT[11]                     ; CLOCK_50   ;
; 3.236 ns  ; 4.000 ns     ; 0.764 ns   ; CCD_DATA[0]  ; rCCD_DATA[0]                                            ; CCD_PIXCLK ;
; 3.247 ns  ; 4.000 ns     ; 0.753 ns   ; CCD_DATA[4]  ; rCCD_DATA[4]                                            ; CCD_PIXCLK ;
; 3.255 ns  ; 4.000 ns     ; 0.745 ns   ; CCD_DATA[5]  ; rCCD_DATA[5]                                            ; CCD_PIXCLK ;
; 3.275 ns  ; 4.000 ns     ; 0.725 ns   ; CCD_HREF     ; rCCD_LVAL                                               ; CCD_PIXCLK ;
; 3.277 ns  ; 4.000 ns     ; 0.723 ns   ; CCD_VSYNC    ; rCCD_FVAL                                               ; CCD_PIXCLK ;
; 3.284 ns  ; 4.000 ns     ; 0.716 ns   ; CCD_DATA[6]  ; rCCD_DATA[6]                                            ; CCD_PIXCLK ;
; 3.292 ns  ; 4.000 ns     ; 0.708 ns   ; CCD_DATA[7]  ; rCCD_DATA[7]                                            ; CCD_PIXCLK ;
; 3.556 ns  ; 4.000 ns     ; 0.444 ns   ; CCD_DATA[2]  ; rCCD_DATA[2]                                            ; CCD_PIXCLK ;
; 3.567 ns  ; 4.000 ns     ; 0.433 ns   ; CCD_DATA[3]  ; rCCD_DATA[3]                                            ; CCD_PIXCLK ;
; 3.584 ns  ; 4.000 ns     ; 0.416 ns   ; CCD_DATA[1]  ; rCCD_DATA[1]                                            ; CCD_PIXCLK ;
; N/A       ; None         ; 2.918 ns   ; CCD_I2C_SDAT ; I2C_AV_Config:I2C|I2C_Controller:u_I2C_Controller|ACKW3 ; CLOCK_50   ;
; N/A       ; None         ; 2.489 ns   ; CCD_I2C_SDAT ; I2C_AV_Config:I2C|I2C_Controller:u_I2C_Controller|ACKW1 ; CLOCK_50   ;
; N/A       ; None         ; 2.464 ns   ; CCD_I2C_SDAT ; I2C_AV_Config:I2C|I2C_Controller:u_I2C_Controller|ACKR1 ; CLOCK_50   ;
; N/A       ; None         ; 2.257 ns   ; CCD_I2C_SDAT ; I2C_AV_Config:I2C|I2C_Controller:u_I2C_Controller|ACKR3 ; CLOCK_50   ;
; N/A       ; None         ; 2.177 ns   ; CCD_I2C_SDAT ; I2C_AV_Config:I2C|I2C_Controller:u_I2C_Controller|ACKR2 ; CLOCK_50   ;
; N/A       ; None         ; 1.983 ns   ; CCD_I2C_SDAT ; I2C_AV_Config:I2C|I2C_Controller:u_I2C_Controller|ACKW2 ; CLOCK_50   ;
+-----------+--------------+------------+--------------+---------------------------------------------------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                   ;
+-----------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+------------+
; Slack     ; Required tco ; Actual tco ; From                                                                                                                                                             ; To            ; From Clock ;
+-----------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+------------+
; -6.133 ns ; 1.000 ns     ; 7.133 ns   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[15] ; DRAM_DQ[15]   ; CLOCK_50   ;
; -5.986 ns ; 1.000 ns     ; 6.986 ns   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[14] ; DRAM_DQ[14]   ; CLOCK_50   ;
; -5.962 ns ; 1.000 ns     ; 6.962 ns   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[15] ; DRAM_DQ[15]   ; CLOCK_50   ;
; -5.927 ns ; 1.000 ns     ; 6.927 ns   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[12] ; DRAM_DQ[12]   ; CLOCK_50   ;
; -5.878 ns ; 1.000 ns     ; 6.878 ns   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[1]  ; DRAM_DQ[1]    ; CLOCK_50   ;
; -5.872 ns ; 1.000 ns     ; 6.872 ns   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[2]  ; DRAM_DQ[2]    ; CLOCK_50   ;
; -5.858 ns ; 1.000 ns     ; 6.858 ns   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[9]  ; DRAM_DQ[9]    ; CLOCK_50   ;
; -5.839 ns ; 1.000 ns     ; 6.839 ns   ; Sdram_Control_4Port:u7|mWR                                                                                                                                       ; DRAM_DQ[3]    ; CLOCK_50   ;
; -5.808 ns ; 1.000 ns     ; 6.808 ns   ; Sdram_Control_4Port:u7|mWR                                                                                                                                       ; DRAM_DQ[12]   ; CLOCK_50   ;
; -5.781 ns ; 1.000 ns     ; 6.781 ns   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[8]  ; DRAM_DQ[8]    ; CLOCK_50   ;
; -5.749 ns ; 1.000 ns     ; 6.749 ns   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[14] ; DRAM_DQ[14]   ; CLOCK_50   ;
; -5.744 ns ; 1.000 ns     ; 6.744 ns   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[3]  ; DRAM_DQ[3]    ; CLOCK_50   ;
; -5.722 ns ; 1.000 ns     ; 6.722 ns   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[13] ; DRAM_DQ[13]   ; CLOCK_50   ;
; -5.686 ns ; 1.000 ns     ; 6.686 ns   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[8]  ; DRAM_DQ[8]    ; CLOCK_50   ;
; -5.683 ns ; 1.000 ns     ; 6.683 ns   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[9]  ; DRAM_DQ[9]    ; CLOCK_50   ;
; -5.668 ns ; 1.000 ns     ; 6.668 ns   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[13] ; DRAM_DQ[13]   ; CLOCK_50   ;
; -5.644 ns ; 1.000 ns     ; 6.644 ns   ; Sdram_Control_4Port:u7|mWR                                                                                                                                       ; DRAM_DQ[0]    ; CLOCK_50   ;
; -5.605 ns ; 1.000 ns     ; 6.605 ns   ; Sdram_Control_4Port:u7|mWR                                                                                                                                       ; DRAM_DQ[14]   ; CLOCK_50   ;
; -5.597 ns ; 1.000 ns     ; 6.597 ns   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[10] ; DRAM_DQ[10]   ; CLOCK_50   ;
; -5.573 ns ; 1.000 ns     ; 6.573 ns   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[4]  ; DRAM_DQ[4]    ; CLOCK_50   ;
; -5.571 ns ; 1.000 ns     ; 6.571 ns   ; Sdram_Control_4Port:u7|mWR                                                                                                                                       ; DRAM_DQ[15]   ; CLOCK_50   ;
; -5.538 ns ; 1.000 ns     ; 6.538 ns   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[0]  ; DRAM_DQ[0]    ; CLOCK_50   ;
; -5.512 ns ; 1.000 ns     ; 6.512 ns   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[3]  ; DRAM_DQ[3]    ; CLOCK_50   ;
; -5.456 ns ; 1.000 ns     ; 6.456 ns   ; Sdram_Control_4Port:u7|mWR                                                                                                                                       ; DRAM_DQ[10]   ; CLOCK_50   ;
; -5.450 ns ; 1.000 ns     ; 6.450 ns   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[11] ; DRAM_DQ[11]   ; CLOCK_50   ;
; -5.448 ns ; 1.000 ns     ; 6.448 ns   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[4]  ; DRAM_DQ[4]    ; CLOCK_50   ;
; -5.406 ns ; 1.000 ns     ; 6.406 ns   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[6]  ; DRAM_DQ[6]    ; CLOCK_50   ;
; -5.405 ns ; 1.000 ns     ; 6.405 ns   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[6]  ; DRAM_DQ[6]    ; CLOCK_50   ;
; -5.392 ns ; 1.000 ns     ; 6.392 ns   ; Sdram_Control_4Port:u7|mWR                                                                                                                                       ; DRAM_DQ[8]    ; CLOCK_50   ;
; -5.331 ns ; 1.000 ns     ; 6.331 ns   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[12] ; DRAM_DQ[12]   ; CLOCK_50   ;
; -5.318 ns ; 1.000 ns     ; 6.318 ns   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[1]  ; DRAM_DQ[1]    ; CLOCK_50   ;
; -5.316 ns ; 1.000 ns     ; 6.316 ns   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[2]  ; DRAM_DQ[2]    ; CLOCK_50   ;
; -5.301 ns ; 1.000 ns     ; 6.301 ns   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[0]  ; DRAM_DQ[0]    ; CLOCK_50   ;
; -5.295 ns ; 1.000 ns     ; 6.295 ns   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[5]  ; DRAM_DQ[5]    ; CLOCK_50   ;
; -5.281 ns ; 1.000 ns     ; 6.281 ns   ; Sdram_Control_4Port:u7|mWR                                                                                                                                       ; DRAM_DQ[13]   ; CLOCK_50   ;
; -5.175 ns ; 1.000 ns     ; 6.175 ns   ; Sdram_Control_4Port:u7|mWR                                                                                                                                       ; DRAM_DQ[6]    ; CLOCK_50   ;
; -5.099 ns ; 1.000 ns     ; 6.099 ns   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[5]  ; DRAM_DQ[5]    ; CLOCK_50   ;
; -5.086 ns ; 1.000 ns     ; 6.086 ns   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[7]  ; DRAM_DQ[7]    ; CLOCK_50   ;
; -5.086 ns ; 1.000 ns     ; 6.086 ns   ; Sdram_Control_4Port:u7|mWR                                                                                                                                       ; DRAM_DQ[1]    ; CLOCK_50   ;
; -5.059 ns ; 1.000 ns     ; 6.059 ns   ; Sdram_Control_4Port:u7|mWR                                                                                                                                       ; DRAM_DQ[2]    ; CLOCK_50   ;
; -5.017 ns ; 1.000 ns     ; 6.017 ns   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[7]  ; DRAM_DQ[7]    ; CLOCK_50   ;
; -4.990 ns ; 1.000 ns     ; 5.990 ns   ; Sdram_Control_4Port:u7|mWR                                                                                                                                       ; DRAM_DQ[4]    ; CLOCK_50   ;
; -4.975 ns ; 1.000 ns     ; 5.975 ns   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[10] ; DRAM_DQ[10]   ; CLOCK_50   ;
; -4.951 ns ; 1.000 ns     ; 5.951 ns   ; Sdram_Control_4Port:u7|mWR                                                                                                                                       ; DRAM_DQ[11]   ; CLOCK_50   ;
; -4.902 ns ; 1.000 ns     ; 5.902 ns   ; Sdram_Control_4Port:u7|mWR                                                                                                                                       ; DRAM_DQ[9]    ; CLOCK_50   ;
; -4.878 ns ; 1.000 ns     ; 5.878 ns   ; Sdram_Control_4Port:u7|mWR                                                                                                                                       ; DRAM_DQ[7]    ; CLOCK_50   ;
; -4.816 ns ; 1.000 ns     ; 5.816 ns   ; Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[11] ; DRAM_DQ[11]   ; CLOCK_50   ;
; -4.641 ns ; 1.000 ns     ; 5.641 ns   ; Sdram_Control_4Port:u7|mWR                                                                                                                                       ; DRAM_DQ[5]    ; CLOCK_50   ;
; -4.623 ns ; 1.000 ns     ; 5.623 ns   ; Sdram_Control_4Port:u7|command:command1|OE                                                                                                                       ; DRAM_DQ[8]    ; CLOCK_50   ;
; -4.358 ns ; 1.000 ns     ; 5.358 ns   ; Sdram_Control_4Port:u7|command:command1|OE                                                                                                                       ; DRAM_DQ[9]    ; CLOCK_50   ;
; -4.020 ns ; 1.000 ns     ; 5.020 ns   ; Sdram_Control_4Port:u7|command:command1|OE                                                                                                                       ; DRAM_DQ[6]    ; CLOCK_50   ;
; -4.020 ns ; 1.000 ns     ; 5.020 ns   ; Sdram_Control_4Port:u7|command:command1|OE                                                                                                                       ; DRAM_DQ[10]   ; CLOCK_50   ;
; -4.006 ns ; 1.000 ns     ; 5.006 ns   ; Sdram_Control_4Port:u7|command:command1|OE                                                                                                                       ; DRAM_DQ[7]    ; CLOCK_50   ;
; -3.994 ns ; 1.000 ns     ; 4.994 ns   ; Sdram_Control_4Port:u7|command:command1|OE                                                                                                                       ; DRAM_DQ[13]   ; CLOCK_50   ;
; -3.994 ns ; 1.000 ns     ; 4.994 ns   ; Sdram_Control_4Port:u7|command:command1|OE                                                                                                                       ; DRAM_DQ[14]   ; CLOCK_50   ;
; -3.974 ns ; 1.000 ns     ; 4.974 ns   ; Sdram_Control_4Port:u7|command:command1|OE                                                                                                                       ; DRAM_DQ[15]   ; CLOCK_50   ;
; -3.894 ns ; 1.000 ns     ; 4.894 ns   ; Sdram_Control_4Port:u7|command:command1|OE                                                                                                                       ; DRAM_DQ[1]    ; CLOCK_50   ;
; -3.884 ns ; 1.000 ns     ; 4.884 ns   ; Sdram_Control_4Port:u7|command:command1|OE                                                                                                                       ; DRAM_DQ[2]    ; CLOCK_50   ;
; -3.673 ns ; 1.000 ns     ; 4.673 ns   ; Sdram_Control_4Port:u7|command:command1|OE                                                                                                                       ; DRAM_DQ[5]    ; CLOCK_50   ;
; -3.663 ns ; 1.000 ns     ; 4.663 ns   ; Sdram_Control_4Port:u7|command:command1|OE                                                                                                                       ; DRAM_DQ[11]   ; CLOCK_50   ;
; -3.639 ns ; 1.000 ns     ; 4.639 ns   ; Sdram_Control_4Port:u7|command:command1|OE                                                                                                                       ; DRAM_DQ[12]   ; CLOCK_50   ;
; -3.639 ns ; 1.000 ns     ; 4.639 ns   ; Sdram_Control_4Port:u7|command:command1|OE                                                                                                                       ; DRAM_DQ[3]    ; CLOCK_50   ;
; -3.629 ns ; 1.000 ns     ; 4.629 ns   ; Sdram_Control_4Port:u7|command:command1|OE                                                                                                                       ; DRAM_DQ[4]    ; CLOCK_50   ;
; -3.511 ns ; 1.000 ns     ; 4.511 ns   ; Sdram_Control_4Port:u7|command:command1|OE                                                                                                                       ; DRAM_DQ[0]    ; CLOCK_50   ;
; N/A       ; None         ; 20.615 ns  ; I2C_AV_Config:I2C|I2C_Controller:u_I2C_Controller|SD_COUNTER[0]                                                                                                  ; CCD_I2C_SCLK  ; CLOCK_50   ;
; N/A       ; None         ; 20.031 ns  ; I2C_AV_Config:I2C|I2C_Controller:u_I2C_Controller|SD_COUNTER[1]                                                                                                  ; CCD_I2C_SCLK  ; CLOCK_50   ;
; N/A       ; None         ; 19.805 ns  ; I2C_AV_Config:I2C|I2C_Controller:u_I2C_Controller|SD_COUNTER[3]                                                                                                  ; CCD_I2C_SCLK  ; CLOCK_50   ;
; N/A       ; None         ; 19.706 ns  ; I2C_AV_Config:I2C|I2C_Controller:u_I2C_Controller|SD_COUNTER[5]                                                                                                  ; CCD_I2C_SCLK  ; CLOCK_50   ;
; N/A       ; None         ; 19.643 ns  ; I2C_AV_Config:I2C|I2C_Controller:u_I2C_Controller|SD_COUNTER[4]                                                                                                  ; CCD_I2C_SCLK  ; CLOCK_50   ;
; N/A       ; None         ; 19.178 ns  ; I2C_AV_Config:I2C|I2C_Controller:u_I2C_Controller|SD_COUNTER[2]                                                                                                  ; CCD_I2C_SCLK  ; CLOCK_50   ;
; N/A       ; None         ; 18.469 ns  ; I2C_AV_Config:I2C|I2C_Controller:u_I2C_Controller|SD_COUNTER[0]                                                                                                  ; CCD_I2C_SDAT  ; CLOCK_50   ;
; N/A       ; None         ; 18.265 ns  ; I2C_AV_Config:I2C|I2C_Controller:u_I2C_Controller|SD_COUNTER[3]                                                                                                  ; CCD_I2C_SDAT  ; CLOCK_50   ;
; N/A       ; None         ; 18.114 ns  ; I2C_AV_Config:I2C|mI2C_WR                                                                                                                                        ; CCD_I2C_SCLK  ; CLOCK_50   ;
; N/A       ; None         ; 18.103 ns  ; I2C_AV_Config:I2C|I2C_Controller:u_I2C_Controller|SD_COUNTER[4]                                                                                                  ; CCD_I2C_SDAT  ; CLOCK_50   ;
; N/A       ; None         ; 17.885 ns  ; I2C_AV_Config:I2C|I2C_Controller:u_I2C_Controller|SD_COUNTER[1]                                                                                                  ; CCD_I2C_SDAT  ; CLOCK_50   ;
; N/A       ; None         ; 17.279 ns  ; I2C_AV_Config:I2C|I2C_Controller:u_I2C_Controller|SD_COUNTER[5]                                                                                                  ; CCD_I2C_SDAT  ; CLOCK_50   ;
; N/A       ; None         ; 17.072 ns  ; I2C_AV_Config:I2C|I2C_Controller:u_I2C_Controller|SD_COUNTER[2]                                                                                                  ; CCD_I2C_SDAT  ; CLOCK_50   ;
; N/A       ; None         ; 15.072 ns  ; I2C_AV_Config:I2C|mI2C_CTRL_CLK                                                                                                                                  ; CCD_I2C_SCLK  ; CLOCK_50   ;
; N/A       ; None         ; 14.824 ns  ; I2C_AV_Config:I2C|mI2C_GO                                                                                                                                        ; CCD_I2C_SCLK  ; CLOCK_50   ;
; N/A       ; None         ; 14.284 ns  ; I2C_AV_Config:I2C|mI2C_WR                                                                                                                                        ; CCD_I2C_SDAT  ; CLOCK_50   ;
; N/A       ; None         ; 13.554 ns  ; I2C_AV_Config:I2C|I2C_Controller:u_I2C_Controller|SCLK                                                                                                           ; CCD_I2C_SCLK  ; CLOCK_50   ;
; N/A       ; None         ; 12.977 ns  ; I2C_AV_Config:I2C|I2C_Controller:u_I2C_Controller|I2C_BIT                                                                                                        ; CCD_I2C_SDAT  ; CLOCK_50   ;
; N/A       ; None         ; 12.715 ns  ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                    ; VGA_VS        ; CLOCK_50   ;
; N/A       ; None         ; 12.699 ns  ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                    ; VGA_HS        ; CLOCK_50   ;
; N/A       ; None         ; 12.659 ns  ; VGA_Controller:u1|oVGA_B[3]                                                                                                                                      ; VGA_B[3]      ; CLOCK_50   ;
; N/A       ; None         ; 12.391 ns  ; VGA_Controller:u1|oVGA_B[1]                                                                                                                                      ; VGA_B[1]      ; CLOCK_50   ;
; N/A       ; None         ; 12.367 ns  ; VGA_Controller:u1|oVGA_B[2]                                                                                                                                      ; VGA_B[2]      ; CLOCK_50   ;
; N/A       ; None         ; 12.357 ns  ; VGA_Controller:u1|oVGA_R[4]                                                                                                                                      ; VGA_R[4]      ; CLOCK_50   ;
; N/A       ; None         ; 12.352 ns  ; VGA_Controller:u1|oVGA_R[1]                                                                                                                                      ; VGA_R[1]      ; CLOCK_50   ;
; N/A       ; None         ; 12.339 ns  ; VGA_Controller:u1|oVGA_R[2]                                                                                                                                      ; VGA_R[2]      ; CLOCK_50   ;
; N/A       ; None         ; 12.333 ns  ; VGA_Controller:u1|oVGA_G[0]                                                                                                                                      ; VGA_G[0]      ; CLOCK_50   ;
; N/A       ; None         ; 12.325 ns  ; VGA_Controller:u1|oVGA_R[0]                                                                                                                                      ; VGA_R[0]      ; CLOCK_50   ;
; N/A       ; None         ; 12.315 ns  ; VGA_Controller:u1|oVGA_R[3]                                                                                                                                      ; VGA_R[3]      ; CLOCK_50   ;
; N/A       ; None         ; 12.296 ns  ; VGA_Controller:u1|oVGA_B[4]                                                                                                                                      ; VGA_B[4]      ; CLOCK_50   ;
; N/A       ; None         ; 11.995 ns  ; VGA_Controller:u1|oVGA_G[4]                                                                                                                                      ; VGA_G[4]      ; CLOCK_50   ;
; N/A       ; None         ; 11.980 ns  ; VGA_Controller:u1|oVGA_G[3]                                                                                                                                      ; VGA_G[3]      ; CLOCK_50   ;
; N/A       ; None         ; 11.972 ns  ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                     ; VGA_BLANK     ; CLOCK_50   ;
; N/A       ; None         ; 11.971 ns  ; VGA_Controller:u1|oVGA_G[1]                                                                                                                                      ; VGA_G[1]      ; CLOCK_50   ;
; N/A       ; None         ; 11.966 ns  ; VGA_Controller:u1|oVGA_G[2]                                                                                                                                      ; VGA_G[2]      ; CLOCK_50   ;
; N/A       ; None         ; 11.951 ns  ; VGA_Controller:u1|oVGA_G[5]                                                                                                                                      ; VGA_G[5]      ; CLOCK_50   ;
; N/A       ; None         ; 11.938 ns  ; VGA_Controller:u1|oVGA_B[0]                                                                                                                                      ; VGA_B[0]      ; CLOCK_50   ;
; N/A       ; None         ; 9.499 ns   ; rClk[0]                                                                                                                                                          ; VGA_CLK       ; CLOCK_50   ;
; N/A       ; None         ; 6.766 ns   ; rClk[0]                                                                                                                                                          ; CCD_MCLK      ; CLOCK_50   ;
; N/A       ; None         ; 6.470 ns   ; Sdram_Control_4Port:u7|SA[1]                                                                                                                                     ; DRAM_ADDR[1]  ; CLOCK_50   ;
; N/A       ; None         ; 6.450 ns   ; Sdram_Control_4Port:u7|SA[4]                                                                                                                                     ; DRAM_ADDR[4]  ; CLOCK_50   ;
; N/A       ; None         ; 6.449 ns   ; Sdram_Control_4Port:u7|SA[5]                                                                                                                                     ; DRAM_ADDR[5]  ; CLOCK_50   ;
; N/A       ; None         ; 6.440 ns   ; Sdram_Control_4Port:u7|SA[0]                                                                                                                                     ; DRAM_ADDR[0]  ; CLOCK_50   ;
; N/A       ; None         ; 6.439 ns   ; Sdram_Control_4Port:u7|SA[2]                                                                                                                                     ; DRAM_ADDR[2]  ; CLOCK_50   ;
; N/A       ; None         ; 6.433 ns   ; Sdram_Control_4Port:u7|SA[6]                                                                                                                                     ; DRAM_ADDR[6]  ; CLOCK_50   ;
; N/A       ; None         ; 6.148 ns   ; Sdram_Control_4Port:u7|SA[7]                                                                                                                                     ; DRAM_ADDR[7]  ; CLOCK_50   ;
; N/A       ; None         ; 6.082 ns   ; Sdram_Control_4Port:u7|SA[8]                                                                                                                                     ; DRAM_ADDR[8]  ; CLOCK_50   ;
; N/A       ; None         ; 5.740 ns   ; Sdram_Control_4Port:u7|SA[9]                                                                                                                                     ; DRAM_ADDR[9]  ; CLOCK_50   ;
; N/A       ; None         ; 5.731 ns   ; Sdram_Control_4Port:u7|BA[0]                                                                                                                                     ; DRAM_BA_0     ; CLOCK_50   ;
; N/A       ; None         ; 5.670 ns   ; Sdram_Control_4Port:u7|SA[10]                                                                                                                                    ; DRAM_ADDR[10] ; CLOCK_50   ;
; N/A       ; None         ; 5.670 ns   ; Sdram_Control_4Port:u7|SA[3]                                                                                                                                     ; DRAM_ADDR[3]  ; CLOCK_50   ;
; N/A       ; None         ; 5.461 ns   ; Sdram_Control_4Port:u7|DQM[1]                                                                                                                                    ; DRAM_UDQM     ; CLOCK_50   ;
; N/A       ; None         ; 5.438 ns   ; Sdram_Control_4Port:u7|BA[1]                                                                                                                                     ; DRAM_BA_1     ; CLOCK_50   ;
; N/A       ; None         ; 5.410 ns   ; Sdram_Control_4Port:u7|SA[11]                                                                                                                                    ; DRAM_ADDR[11] ; CLOCK_50   ;
; N/A       ; None         ; 5.394 ns   ; Sdram_Control_4Port:u7|CS_N[0]                                                                                                                                   ; DRAM_CS_N     ; CLOCK_50   ;
; N/A       ; None         ; 5.375 ns   ; Sdram_Control_4Port:u7|RAS_N                                                                                                                                     ; DRAM_RAS_N    ; CLOCK_50   ;
; N/A       ; None         ; 5.023 ns   ; Sdram_Control_4Port:u7|CAS_N                                                                                                                                     ; DRAM_CAS_N    ; CLOCK_50   ;
; N/A       ; None         ; 5.003 ns   ; Sdram_Control_4Port:u7|WE_N                                                                                                                                      ; DRAM_WE_N     ; CLOCK_50   ;
; N/A       ; None         ; 4.657 ns   ; Sdram_Control_4Port:u7|DQM[0]                                                                                                                                    ; DRAM_LDQM     ; CLOCK_50   ;
; N/A       ; None         ; 0.260 ns   ; Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1                                                                                        ; DRAM_CLK      ; CLOCK_50   ;
+-----------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                            ;
+---------------+-------------+-----------+--------------+---------------------------------------------------------+------------+
; Minimum Slack ; Required th ; Actual th ; From         ; To                                                      ; To Clock   ;
+---------------+-------------+-----------+--------------+---------------------------------------------------------+------------+
; N/A           ; None        ; -0.150 ns ; CCD_DATA[1]  ; rCCD_DATA[1]                                            ; CCD_PIXCLK ;
; N/A           ; None        ; -0.167 ns ; CCD_DATA[3]  ; rCCD_DATA[3]                                            ; CCD_PIXCLK ;
; N/A           ; None        ; -0.178 ns ; CCD_DATA[2]  ; rCCD_DATA[2]                                            ; CCD_PIXCLK ;
; N/A           ; None        ; -0.442 ns ; CCD_DATA[7]  ; rCCD_DATA[7]                                            ; CCD_PIXCLK ;
; N/A           ; None        ; -0.450 ns ; CCD_DATA[6]  ; rCCD_DATA[6]                                            ; CCD_PIXCLK ;
; N/A           ; None        ; -0.457 ns ; CCD_VSYNC    ; rCCD_FVAL                                               ; CCD_PIXCLK ;
; N/A           ; None        ; -0.459 ns ; CCD_HREF     ; rCCD_LVAL                                               ; CCD_PIXCLK ;
; N/A           ; None        ; -0.479 ns ; CCD_DATA[5]  ; rCCD_DATA[5]                                            ; CCD_PIXCLK ;
; N/A           ; None        ; -0.487 ns ; CCD_DATA[4]  ; rCCD_DATA[4]                                            ; CCD_PIXCLK ;
; N/A           ; None        ; -0.498 ns ; CCD_DATA[0]  ; rCCD_DATA[0]                                            ; CCD_PIXCLK ;
; N/A           ; None        ; -1.196 ns ; DRAM_DQ[11]  ; Sdram_Control_4Port:u7|mDATAOUT[11]                     ; CLOCK_50   ;
; N/A           ; None        ; -1.201 ns ; DRAM_DQ[7]   ; Sdram_Control_4Port:u7|mDATAOUT[7]                      ; CLOCK_50   ;
; N/A           ; None        ; -1.203 ns ; DRAM_DQ[9]   ; Sdram_Control_4Port:u7|mDATAOUT[9]                      ; CLOCK_50   ;
; N/A           ; None        ; -1.205 ns ; DRAM_DQ[15]  ; Sdram_Control_4Port:u7|mDATAOUT[15]                     ; CLOCK_50   ;
; N/A           ; None        ; -1.206 ns ; DRAM_DQ[5]   ; Sdram_Control_4Port:u7|mDATAOUT[5]                      ; CLOCK_50   ;
; N/A           ; None        ; -1.215 ns ; DRAM_DQ[4]   ; Sdram_Control_4Port:u7|mDATAOUT[4]                      ; CLOCK_50   ;
; N/A           ; None        ; -1.216 ns ; DRAM_DQ[10]  ; Sdram_Control_4Port:u7|mDATAOUT[10]                     ; CLOCK_50   ;
; N/A           ; None        ; -1.216 ns ; DRAM_DQ[6]   ; Sdram_Control_4Port:u7|mDATAOUT[6]                      ; CLOCK_50   ;
; N/A           ; None        ; -1.224 ns ; DRAM_DQ[8]   ; Sdram_Control_4Port:u7|mDATAOUT[8]                      ; CLOCK_50   ;
; N/A           ; None        ; -1.225 ns ; DRAM_DQ[3]   ; Sdram_Control_4Port:u7|mDATAOUT[3]                      ; CLOCK_50   ;
; N/A           ; None        ; -1.225 ns ; DRAM_DQ[14]  ; Sdram_Control_4Port:u7|mDATAOUT[14]                     ; CLOCK_50   ;
; N/A           ; None        ; -1.225 ns ; DRAM_DQ[13]  ; Sdram_Control_4Port:u7|mDATAOUT[13]                     ; CLOCK_50   ;
; N/A           ; None        ; -1.225 ns ; DRAM_DQ[12]  ; Sdram_Control_4Port:u7|mDATAOUT[12]                     ; CLOCK_50   ;
; N/A           ; None        ; -1.359 ns ; DRAM_DQ[2]   ; Sdram_Control_4Port:u7|mDATAOUT[2]                      ; CLOCK_50   ;
; N/A           ; None        ; -1.369 ns ; DRAM_DQ[1]   ; Sdram_Control_4Port:u7|mDATAOUT[1]                      ; CLOCK_50   ;
; N/A           ; None        ; -1.369 ns ; DRAM_DQ[0]   ; Sdram_Control_4Port:u7|mDATAOUT[0]                      ; CLOCK_50   ;
; N/A           ; None        ; -1.717 ns ; CCD_I2C_SDAT ; I2C_AV_Config:I2C|I2C_Controller:u_I2C_Controller|ACKW2 ; CLOCK_50   ;
; N/A           ; None        ; -1.911 ns ; CCD_I2C_SDAT ; I2C_AV_Config:I2C|I2C_Controller:u_I2C_Controller|ACKR2 ; CLOCK_50   ;
; N/A           ; None        ; -1.991 ns ; CCD_I2C_SDAT ; I2C_AV_Config:I2C|I2C_Controller:u_I2C_Controller|ACKR3 ; CLOCK_50   ;
; N/A           ; None        ; -2.198 ns ; CCD_I2C_SDAT ; I2C_AV_Config:I2C|I2C_Controller:u_I2C_Controller|ACKR1 ; CLOCK_50   ;
; N/A           ; None        ; -2.223 ns ; CCD_I2C_SDAT ; I2C_AV_Config:I2C|I2C_Controller:u_I2C_Controller|ACKW1 ; CLOCK_50   ;
; N/A           ; None        ; -2.652 ns ; CCD_I2C_SDAT ; I2C_AV_Config:I2C|I2C_Controller:u_I2C_Controller|ACKW3 ; CLOCK_50   ;
+---------------+-------------+-----------+--------------+---------------------------------------------------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Timing Assignments                                                                                                                                                              ;
+-----------------+---------+-------------------------------+----------------------------------+-------------+----------------------------------------------------------------------------+
; Option          ; Setting ; From                          ; To                               ; Entity Name ; Help                                                                       ;
+-----------------+---------+-------------------------------+----------------------------------+-------------+----------------------------------------------------------------------------+
; tco Requirement ; 1 ns    ; *                             ; CCD_Capture:u3|Pre_FVAL          ;             ; No element named CCD_Capture:u3|Pre_FVAL was found in the netlist          ;
; tco Requirement ; 1 ns    ; *                             ; CCD_Capture:u3|mCCD_DATA         ;             ; No element named CCD_Capture:u3|mCCD_DATA was found in the netlist         ;
; tco Requirement ; 1 ns    ; *                             ; CCD_Capture:u3|mCCD_LVAL         ;             ; No element named CCD_Capture:u3|mCCD_LVAL was found in the netlist         ;
; tco Requirement ; 1 ns    ; *                             ; Sdram_Control_4Port:u11|mDATAOUT ;             ; No element named Sdram_Control_4Port:u11|mDATAOUT was found in the netlist ;
; tco Requirement ; 1 ns    ; *                             ; Sdram_Control_4Port:u6|mDATAOUT  ;             ; No element named Sdram_Control_4Port:u6|mDATAOUT was found in the netlist  ;
; tco Requirement ; 1 ns    ; VGA_Controller:u1|oVGA_B      ; oVGA_B                           ;             ; No element named oVGA_B was found in the netlist                           ;
; tco Requirement ; 1 ns    ; VGA_Controller:u1|oVGA_BLANK  ; oVGA_BLANK_N                     ;             ; No element named oVGA_BLANK_N was found in the netlist                     ;
; tco Requirement ; 1 ns    ; VGA_Controller:u1|oVGA_G      ; oVGA_G                           ;             ; No element named oVGA_G was found in the netlist                           ;
; tco Requirement ; 1 ns    ; VGA_Controller:u1|oVGA_H_SYNC ; oVGA_HS                          ;             ; No element named oVGA_HS was found in the netlist                          ;
; tco Requirement ; 1 ns    ; VGA_Controller:u1|oVGA_R      ; oVGA_R                           ;             ; No element named oVGA_R was found in the netlist                           ;
; tco Requirement ; 1 ns    ; VGA_Controller:u1|oVGA_V_SYNC ; oVGA_VS                          ;             ; No element named oVGA_VS was found in the netlist                          ;
+-----------------+---------+-------------------------------+----------------------------------+-------------+----------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Sun Oct 28 10:25:02 2012
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE2_D5M -c DE2_D5M --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CCD_PIXCLK" is an undefined clock
Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "CMOS_Capture:CMOS|CMOS_oCLK" as buffer
    Info: Detected ripple clock "rClk[0]" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is 2.685 ns for clock "Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" between source register "Sdram_Control_4Port:u7|rRD1_ADDR[10]" and destination register "Sdram_Control_4Port:u7|rRD1_ADDR[10]"
    Info: Fmax is 136.71 MHz (period= 7.315 ns)
    Info: + Largest register to register requirement is 9.736 ns
        Info: + Setup relationship between source and destination is 10.000 ns
            Info: + Latch edge is 7.612 ns
                Info: Clock period of Destination clock "Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" is 10.000 ns with  offset of -2.388 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is -2.388 ns
                Info: Clock period of Source clock "Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" is 10.000 ns with  offset of -2.388 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" to destination register is 2.496 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 460; COMB Node = 'Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.914 ns) + CELL(0.666 ns) = 2.496 ns; Loc. = LCFF_X23_Y15_N7; Fanout = 4; REG Node = 'Sdram_Control_4Port:u7|rRD1_ADDR[10]'
                Info: Total cell delay = 0.666 ns ( 26.68 % )
                Info: Total interconnect delay = 1.830 ns ( 73.32 % )
            Info: - Longest clock path from clock "Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" to source register is 2.496 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 460; COMB Node = 'Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.914 ns) + CELL(0.666 ns) = 2.496 ns; Loc. = LCFF_X23_Y15_N7; Fanout = 4; REG Node = 'Sdram_Control_4Port:u7|rRD1_ADDR[10]'
                Info: Total cell delay = 0.666 ns ( 26.68 % )
                Info: Total interconnect delay = 1.830 ns ( 73.32 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 7.051 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y15_N7; Fanout = 4; REG Node = 'Sdram_Control_4Port:u7|rRD1_ADDR[10]'
        Info: 2: + IC(1.117 ns) + CELL(0.370 ns) = 1.487 ns; Loc. = LCCOMB_X24_Y15_N18; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u7|LessThan3~0'
        Info: 3: + IC(0.365 ns) + CELL(0.616 ns) = 2.468 ns; Loc. = LCCOMB_X24_Y15_N24; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u7|LessThan3~1'
        Info: 4: + IC(0.393 ns) + CELL(0.647 ns) = 3.508 ns; Loc. = LCCOMB_X24_Y15_N10; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u7|rRD1_ADDR[10]~86'
        Info: 5: + IC(0.396 ns) + CELL(0.651 ns) = 4.555 ns; Loc. = LCCOMB_X24_Y15_N12; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u7|rRD1_ADDR[10]~87'
        Info: 6: + IC(0.395 ns) + CELL(0.651 ns) = 5.601 ns; Loc. = LCCOMB_X24_Y15_N14; Fanout = 15; COMB Node = 'Sdram_Control_4Port:u7|rRD1_ADDR[10]~88'
        Info: 7: + IC(0.628 ns) + CELL(0.822 ns) = 7.051 ns; Loc. = LCFF_X23_Y15_N7; Fanout = 4; REG Node = 'Sdram_Control_4Port:u7|rRD1_ADDR[10]'
        Info: Total cell delay = 3.757 ns ( 53.28 % )
        Info: Total interconnect delay = 3.294 ns ( 46.72 % )
Info: No valid register-to-register data paths exist for clock "Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1"
Info: Slack time is 5.356 ns for clock "CLOCK_50" between source register "VGA_Controller:u1|oRequest" and destination register "Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]"
    Info: Fmax is 107.67 MHz (period= 9.288 ns)
    Info: + Largest register to register requirement is 9.699 ns
        Info: + Setup relationship between source and destination is 10.000 ns
            Info: + Latch edge is 10.000 ns
                Info: Clock period of Destination clock "CLOCK_50" is 20.000 ns with inverted offset of 10.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLOCK_50" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.037 ns
            Info: + Shortest clock path from clock "CLOCK_50" to destination register is 6.973 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_28; Fanout = 4; CLK Node = 'CLOCK_50'
                Info: 2: + IC(0.422 ns) + CELL(0.970 ns) = 2.532 ns; Loc. = LCFF_X1_Y9_N21; Fanout = 4; REG Node = 'rClk[0]'
                Info: 3: + IC(2.904 ns) + CELL(0.000 ns) = 5.436 ns; Loc. = CLKCTRL_G4; Fanout = 173; COMB Node = 'rClk[0]~clkctrl'
                Info: 4: + IC(0.871 ns) + CELL(0.666 ns) = 6.973 ns; Loc. = LCFF_X26_Y10_N23; Fanout = 3; REG Node = 'Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]'
                Info: Total cell delay = 2.776 ns ( 39.81 % )
                Info: Total interconnect delay = 4.197 ns ( 60.19 % )
            Info: - Longest clock path from clock "CLOCK_50" to source register is 7.010 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_28; Fanout = 4; CLK Node = 'CLOCK_50'
                Info: 2: + IC(0.422 ns) + CELL(0.970 ns) = 2.532 ns; Loc. = LCFF_X1_Y9_N21; Fanout = 4; REG Node = 'rClk[0]'
                Info: 3: + IC(2.904 ns) + CELL(0.000 ns) = 5.436 ns; Loc. = CLKCTRL_G4; Fanout = 173; COMB Node = 'rClk[0]~clkctrl'
                Info: 4: + IC(0.908 ns) + CELL(0.666 ns) = 7.010 ns; Loc. = LCFF_X26_Y6_N31; Fanout = 2; REG Node = 'VGA_Controller:u1|oRequest'
                Info: Total cell delay = 2.776 ns ( 39.60 % )
                Info: Total interconnect delay = 4.234 ns ( 60.40 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: - Micro setup delay of destination is -0.040 ns
    Info: - Longest register to register delay is 4.343 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y6_N31; Fanout = 2; REG Node = 'VGA_Controller:u1|oRequest'
        Info: 2: + IC(0.461 ns) + CELL(0.624 ns) = 1.085 ns; Loc. = LCCOMB_X26_Y6_N2; Fanout = 22; COMB Node = 'Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|rdcnt_addr_ena'
        Info: 3: + IC(1.145 ns) + CELL(0.621 ns) = 2.851 ns; Loc. = LCCOMB_X26_Y10_N2; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|parity~COUT'
        Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 2.937 ns; Loc. = LCCOMB_X26_Y10_N4; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera0~COUT'
        Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 3.023 ns; Loc. = LCCOMB_X26_Y10_N6; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera1~COUT'
        Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 3.109 ns; Loc. = LCCOMB_X26_Y10_N8; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera2~COUT'
        Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 3.195 ns; Loc. = LCCOMB_X26_Y10_N10; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera3~COUT'
        Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 3.281 ns; Loc. = LCCOMB_X26_Y10_N12; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera4~COUT'
        Info: 9: + IC(0.000 ns) + CELL(0.190 ns) = 3.471 ns; Loc. = LCCOMB_X26_Y10_N14; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera5~COUT'
        Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 3.557 ns; Loc. = LCCOMB_X26_Y10_N16; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera6~COUT'
        Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 3.643 ns; Loc. = LCCOMB_X26_Y10_N18; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera7~COUT'
        Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 3.729 ns; Loc. = LCCOMB_X26_Y10_N20; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera8~COUT'
        Info: 13: + IC(0.000 ns) + CELL(0.506 ns) = 4.235 ns; Loc. = LCCOMB_X26_Y10_N22; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|countera9'
        Info: 14: + IC(0.000 ns) + CELL(0.108 ns) = 4.343 ns; Loc. = LCFF_X26_Y10_N23; Fanout = 3; REG Node = 'Sdram_Control_4Port:u7|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter_ffa[9]'
        Info: Total cell delay = 2.737 ns ( 63.02 % )
        Info: Total interconnect delay = 1.606 ns ( 36.98 % )
Info: Clock "CCD_PIXCLK" has Internal fmax of 135.65 MHz between source register "CMOS_Capture:CMOS|CMOS_VALID" and destination memory "Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_we_reg" (period= 7.372 ns)
    Info: + Longest register to memory delay is 7.367 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y7_N17; Fanout = 1; REG Node = 'CMOS_Capture:CMOS|CMOS_VALID'
        Info: 2: + IC(4.130 ns) + CELL(0.366 ns) = 4.496 ns; Loc. = LCCOMB_X24_Y17_N2; Fanout = 42; COMB Node = 'Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|valid_wrreq'
        Info: 3: + IC(2.046 ns) + CELL(0.825 ns) = 7.367 ns; Loc. = M4K_X27_Y15; Fanout = 0; MEM Node = 'Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_we_reg'
        Info: Total cell delay = 1.191 ns ( 16.17 % )
        Info: Total interconnect delay = 6.176 ns ( 83.83 % )
    Info: - Smallest clock skew is 4.031 ns
        Info: + Shortest clock path from clock "CCD_PIXCLK" to destination memory is 6.955 ns
            Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_34; Fanout = 43; CLK Node = 'CCD_PIXCLK'
            Info: 2: + IC(2.519 ns) + CELL(0.970 ns) = 4.474 ns; Loc. = LCFF_X33_Y10_N7; Fanout = 2; REG Node = 'CMOS_Capture:CMOS|CMOS_oCLK'
            Info: 3: + IC(0.756 ns) + CELL(0.000 ns) = 5.230 ns; Loc. = CLKCTRL_G5; Fanout = 93; COMB Node = 'CMOS_Capture:CMOS|CMOS_oCLK~clkctrl'
            Info: 4: + IC(0.847 ns) + CELL(0.878 ns) = 6.955 ns; Loc. = M4K_X27_Y15; Fanout = 0; MEM Node = 'Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_we_reg'
            Info: Total cell delay = 2.833 ns ( 40.73 % )
            Info: Total interconnect delay = 4.122 ns ( 59.27 % )
        Info: - Longest clock path from clock "CCD_PIXCLK" to source register is 2.924 ns
            Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_34; Fanout = 43; CLK Node = 'CCD_PIXCLK'
            Info: 2: + IC(1.273 ns) + CELL(0.666 ns) = 2.924 ns; Loc. = LCFF_X3_Y7_N17; Fanout = 1; REG Node = 'CMOS_Capture:CMOS|CMOS_VALID'
            Info: Total cell delay = 1.651 ns ( 56.46 % )
            Info: Total interconnect delay = 1.273 ns ( 43.54 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is 0.046 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Minimum slack time is 499 ps for clock "Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" between source register "Sdram_Control_4Port:u7|command:command1|do_rw" and destination register "Sdram_Control_4Port:u7|command:command1|do_rw"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y16_N29; Fanout = 3; REG Node = 'Sdram_Control_4Port:u7|command:command1|do_rw'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X21_Y16_N28; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u7|command:command1|do_rw~0'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X21_Y16_N29; Fanout = 3; REG Node = 'Sdram_Control_4Port:u7|command:command1|do_rw'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -2.388 ns
                Info: Clock period of Destination clock "Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" is 10.000 ns with  offset of -2.388 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -2.388 ns
                Info: Clock period of Source clock "Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" is 10.000 ns with  offset of -2.388 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" to destination register is 2.497 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 460; COMB Node = 'Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.915 ns) + CELL(0.666 ns) = 2.497 ns; Loc. = LCFF_X21_Y16_N29; Fanout = 3; REG Node = 'Sdram_Control_4Port:u7|command:command1|do_rw'
                Info: Total cell delay = 0.666 ns ( 26.67 % )
                Info: Total interconnect delay = 1.831 ns ( 73.33 % )
            Info: - Shortest clock path from clock "Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" to source register is 2.497 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 460; COMB Node = 'Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.915 ns) + CELL(0.666 ns) = 2.497 ns; Loc. = LCFF_X21_Y16_N29; Fanout = 3; REG Node = 'Sdram_Control_4Port:u7|command:command1|do_rw'
                Info: Total cell delay = 0.666 ns ( 26.67 % )
                Info: Total interconnect delay = 1.831 ns ( 73.33 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Info: Minimum slack time is 499 ps for clock "CLOCK_50" between source register "VGA_Controller:u1|mVGA_V_SYNC" and destination register "VGA_Controller:u1|mVGA_V_SYNC"
    Info: + Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y7_N29; Fanout = 3; REG Node = 'VGA_Controller:u1|mVGA_V_SYNC'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X26_Y7_N28; Fanout = 1; COMB Node = 'VGA_Controller:u1|mVGA_V_SYNC~0'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X26_Y7_N29; Fanout = 3; REG Node = 'VGA_Controller:u1|mVGA_V_SYNC'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.002 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "CLOCK_50" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLOCK_50" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "CLOCK_50" to destination register is 7.003 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_28; Fanout = 4; CLK Node = 'CLOCK_50'
                Info: 2: + IC(0.422 ns) + CELL(0.970 ns) = 2.532 ns; Loc. = LCFF_X1_Y9_N21; Fanout = 4; REG Node = 'rClk[0]'
                Info: 3: + IC(2.904 ns) + CELL(0.000 ns) = 5.436 ns; Loc. = CLKCTRL_G4; Fanout = 173; COMB Node = 'rClk[0]~clkctrl'
                Info: 4: + IC(0.901 ns) + CELL(0.666 ns) = 7.003 ns; Loc. = LCFF_X26_Y7_N29; Fanout = 3; REG Node = 'VGA_Controller:u1|mVGA_V_SYNC'
                Info: Total cell delay = 2.776 ns ( 39.64 % )
                Info: Total interconnect delay = 4.227 ns ( 60.36 % )
            Info: - Shortest clock path from clock "CLOCK_50" to source register is 7.003 ns
                Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_28; Fanout = 4; CLK Node = 'CLOCK_50'
                Info: 2: + IC(0.422 ns) + CELL(0.970 ns) = 2.532 ns; Loc. = LCFF_X1_Y9_N21; Fanout = 4; REG Node = 'rClk[0]'
                Info: 3: + IC(2.904 ns) + CELL(0.000 ns) = 5.436 ns; Loc. = CLKCTRL_G4; Fanout = 173; COMB Node = 'rClk[0]~clkctrl'
                Info: 4: + IC(0.901 ns) + CELL(0.666 ns) = 7.003 ns; Loc. = LCFF_X26_Y7_N29; Fanout = 3; REG Node = 'VGA_Controller:u1|mVGA_V_SYNC'
                Info: Total cell delay = 2.776 ns ( 39.64 % )
                Info: Total interconnect delay = 4.227 ns ( 60.36 % )
        Info: - Micro clock to output delay of source is 0.304 ns
        Info: + Micro hold delay of destination is 0.306 ns
Warning: Circuit may not operate. Detected 9 non-operational path(s) clocked by clock "CCD_PIXCLK" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "CMOS_Capture:CMOS|CMOS_oDATA[13]" and destination pin or register "Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_datain_reg4" for clock "CCD_PIXCLK" (Hold time is 1.24 ns)
    Info: + Largest clock skew is 4.346 ns
        Info: + Longest clock path from clock "CCD_PIXCLK" to destination memory is 6.935 ns
            Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_34; Fanout = 43; CLK Node = 'CCD_PIXCLK'
            Info: 2: + IC(2.519 ns) + CELL(0.970 ns) = 4.474 ns; Loc. = LCFF_X33_Y10_N7; Fanout = 2; REG Node = 'CMOS_Capture:CMOS|CMOS_oCLK'
            Info: 3: + IC(0.756 ns) + CELL(0.000 ns) = 5.230 ns; Loc. = CLKCTRL_G5; Fanout = 93; COMB Node = 'CMOS_Capture:CMOS|CMOS_oCLK~clkctrl'
            Info: 4: + IC(0.847 ns) + CELL(0.858 ns) = 6.935 ns; Loc. = M4K_X27_Y15; Fanout = 1; MEM Node = 'Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_datain_reg4'
            Info: Total cell delay = 2.813 ns ( 40.56 % )
            Info: Total interconnect delay = 4.122 ns ( 59.44 % )
        Info: - Shortest clock path from clock "CCD_PIXCLK" to source register is 2.589 ns
            Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_34; Fanout = 43; CLK Node = 'CCD_PIXCLK'
            Info: 2: + IC(0.938 ns) + CELL(0.666 ns) = 2.589 ns; Loc. = LCFF_X1_Y7_N17; Fanout = 1; REG Node = 'CMOS_Capture:CMOS|CMOS_oDATA[13]'
            Info: Total cell delay = 1.651 ns ( 63.77 % )
            Info: Total interconnect delay = 0.938 ns ( 36.23 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to memory delay is 3.069 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y7_N17; Fanout = 1; REG Node = 'CMOS_Capture:CMOS|CMOS_oDATA[13]'
        Info: 2: + IC(2.939 ns) + CELL(0.130 ns) = 3.069 ns; Loc. = M4K_X27_Y15; Fanout = 1; MEM Node = 'Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|ram_block6a9~portb_datain_reg4'
        Info: Total cell delay = 0.130 ns ( 4.24 % )
        Info: Total interconnect delay = 2.939 ns ( 95.76 % )
    Info: + Micro hold delay of destination is 0.267 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Can't achieve timing requirement tsu along 16 path(s). See Report window for details.
Info: Slack time is -576 ps for clock "CLOCK_50" between source pin "DRAM_DQ[1]" and destination register "Sdram_Control_4Port:u7|mDATAOUT[1]"
    Info: + tsu requirement for source pin and destination register is 1.000 ns
    Info: - tsu from clock to input pin is 1.576 ns
        Info: + Longest pin to register delay is 1.380 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_151; Fanout = 1; PIN Node = 'DRAM_DQ[1]'
            Info: 2: + IC(0.000 ns) + CELL(1.380 ns) = 1.380 ns; Loc. = IOC_X34_Y17_N1; Fanout = 1; REG Node = 'Sdram_Control_4Port:u7|mDATAOUT[1]'
            Info: Total cell delay = 1.380 ns ( 100.00 % )
        Info: - Offset between input clock "CLOCK_50" and output clock "Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" is -2.388 ns
        Info: + Micro setup delay of destination is 0.101 ns
        Info: - Shortest clock path from clock "Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" to destination register is 2.293 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
            Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 460; COMB Node = 'Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl'
            Info: 3: + IC(1.055 ns) + CELL(0.322 ns) = 2.293 ns; Loc. = IOC_X34_Y17_N1; Fanout = 1; REG Node = 'Sdram_Control_4Port:u7|mDATAOUT[1]'
            Info: Total cell delay = 0.322 ns ( 14.04 % )
            Info: Total interconnect delay = 1.971 ns ( 85.96 % )
Warning: Can't achieve timing requirement tco along 64 path(s). See Report window for details.
Info: Slack time is -6.133 ns for clock "CLOCK_50" between source memory "Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[15]" and destination pin "DRAM_DQ[15]"
    Info: + tco requirement for source memory and destination pin is 1.000 ns
    Info: - tco from clock to output pin is 7.133 ns
        Info: + Offset between input clock "CLOCK_50" and output clock "Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" is -2.388 ns
        Info: + Longest clock path from clock "Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" to source memory is 2.584 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
            Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 460; COMB Node = 'Sdram_Control_4Port:u7|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl'
            Info: 3: + IC(0.853 ns) + CELL(0.815 ns) = 2.584 ns; Loc. = M4K_X27_Y18; Fanout = 1; MEM Node = 'Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[15]'
            Info: Total cell delay = 0.815 ns ( 31.54 % )
            Info: Total interconnect delay = 1.769 ns ( 68.46 % )
        Info: + Micro clock to output delay of source is 0.260 ns
        Info: + Longest memory to pin delay is 6.677 ns
            Info: 1: + IC(0.000 ns) + CELL(0.109 ns) = 0.109 ns; Loc. = M4K_X27_Y18; Fanout = 1; MEM Node = 'Sdram_Control_4Port:u7|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_e5o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram5|q_a[15]'
            Info: 2: + IC(1.450 ns) + CELL(0.366 ns) = 1.925 ns; Loc. = LCCOMB_X28_Y18_N0; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u7|mDATAIN[15]~31'
            Info: 3: + IC(1.486 ns) + CELL(3.266 ns) = 6.677 ns; Loc. = PIN_160; Fanout = 0; PIN Node = 'DRAM_DQ[15]'
            Info: Total cell delay = 3.741 ns ( 56.03 % )
            Info: Total interconnect delay = 2.936 ns ( 43.97 % )
Info: th for register "rCCD_DATA[1]" (data pin = "CCD_DATA[1]", clock pin = "CCD_PIXCLK") is -0.150 ns
    Info: + Longest clock path from clock "CCD_PIXCLK" to destination register is 6.533 ns
        Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_34; Fanout = 43; CLK Node = 'CCD_PIXCLK'
        Info: 2: + IC(4.882 ns) + CELL(0.666 ns) = 6.533 ns; Loc. = LCFF_X1_Y7_N15; Fanout = 2; REG Node = 'rCCD_DATA[1]'
        Info: Total cell delay = 1.651 ns ( 25.27 % )
        Info: Total interconnect delay = 4.882 ns ( 74.73 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 6.989 ns
        Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_45; Fanout = 1; PIN Node = 'CCD_DATA[1]'
        Info: 2: + IC(5.680 ns) + CELL(0.206 ns) = 6.881 ns; Loc. = LCCOMB_X1_Y7_N14; Fanout = 1; COMB Node = 'rCCD_DATA[1]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 6.989 ns; Loc. = LCFF_X1_Y7_N15; Fanout = 2; REG Node = 'rCCD_DATA[1]'
        Info: Total cell delay = 1.309 ns ( 18.73 % )
        Info: Total interconnect delay = 5.680 ns ( 81.27 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 170 megabytes
    Info: Processing ended: Sun Oct 28 10:25:05 2012
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


