ADMIN_AENQ_SIZE,FUNC_0
EINVAL,VAR_0
ENA_ASYNC_QUEUE_DEPTH,VAR_1
ENA_DMA_ADDR_TO_UINT32_HIGH,FUNC_1
ENA_DMA_ADDR_TO_UINT32_LOW,FUNC_2
ENA_REGS_AENQ_BASE_HI_OFF,VAR_2
ENA_REGS_AENQ_BASE_LO_OFF,VAR_3
ENA_REGS_AENQ_CAPS_AENQ_DEPTH_MASK,VAR_4
ENA_REGS_AENQ_CAPS_AENQ_ENTRY_SIZE_MASK,VAR_5
ENA_REGS_AENQ_CAPS_AENQ_ENTRY_SIZE_SHIFT,VAR_6
ENA_REGS_AENQ_CAPS_OFF,VAR_7
ENOMEM,VAR_8
GFP_KERNEL,VAR_9
dma_alloc_coherent,FUNC_3
pr_err,FUNC_4
unlikely,FUNC_5
writel,FUNC_6
ena_com_admin_init_aenq,FUNC_7
dev,VAR_10
aenq_handlers,VAR_11
aenq,VAR_12
addr_low,VAR_13
addr_high,VAR_14
aenq_caps,VAR_15
size,VAR_16
