/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [6:0] celloutsig_0_0z;
  wire [10:0] celloutsig_0_10z;
  wire [6:0] celloutsig_0_13z;
  wire [4:0] celloutsig_0_17z;
  wire [6:0] celloutsig_0_1z;
  wire celloutsig_0_28z;
  reg [6:0] celloutsig_0_29z;
  wire [8:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [11:0] celloutsig_0_5z;
  wire [19:0] celloutsig_0_6z;
  wire [10:0] celloutsig_0_7z;
  wire [7:0] celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire [23:0] celloutsig_1_12z;
  wire [2:0] celloutsig_1_13z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  reg [8:0] celloutsig_1_4z;
  wire [17:0] celloutsig_1_5z;
  wire [9:0] celloutsig_1_7z;
  wire [8:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_28z = ~celloutsig_0_10z[0];
  assign celloutsig_1_2z = in_data[117] | ~(celloutsig_1_0z[3]);
  assign celloutsig_0_2z = { in_data[56:55], celloutsig_0_1z } + { celloutsig_0_1z[2:1], celloutsig_0_1z };
  assign celloutsig_1_8z = { in_data[154:151], celloutsig_1_3z, celloutsig_1_1z } & celloutsig_1_7z[9:1];
  assign celloutsig_1_0z = in_data[113:106] & in_data[140:133];
  assign celloutsig_0_3z = celloutsig_0_1z[5:3] / { 1'h1, celloutsig_0_0z[5:4] };
  assign celloutsig_0_7z = { in_data[80:79], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_4z } / { 1'h1, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_5z = { in_data[159:150], celloutsig_1_0z } % { 1'h1, celloutsig_1_4z[4:0], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_13z = in_data[134:132] % { 1'h1, celloutsig_1_5z[7:6] };
  assign celloutsig_0_13z = { celloutsig_0_5z[6:3], celloutsig_0_3z } % { 1'h1, celloutsig_0_0z[5:0] };
  assign celloutsig_0_0z = in_data[93] ? in_data[42:36] : in_data[88:82];
  assign celloutsig_1_3z = in_data[141:128] != { celloutsig_1_0z[6:1], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_19z = celloutsig_1_8z[5:2] != celloutsig_1_12z[23:20];
  assign celloutsig_0_30z = celloutsig_0_2z[3:1] != { in_data[19:18], celloutsig_0_28z };
  assign celloutsig_0_4z = | in_data[42:20];
  assign celloutsig_1_7z = celloutsig_1_5z[11:2] <<< in_data[179:170];
  assign celloutsig_0_1z = in_data[92:86] <<< celloutsig_0_0z;
  assign celloutsig_1_12z = { celloutsig_1_8z[8:3], celloutsig_1_5z } >>> in_data[169:146];
  assign celloutsig_0_17z = celloutsig_0_5z[11:7] >>> { celloutsig_0_13z[3:0], celloutsig_0_4z };
  assign celloutsig_1_1z = in_data[147:144] >>> celloutsig_1_0z[6:3];
  assign celloutsig_0_5z = { celloutsig_0_0z[6:2], celloutsig_0_1z } - { celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_6z = { in_data[95:93], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z } - { in_data[77:61], celloutsig_0_3z };
  assign celloutsig_0_10z = { celloutsig_0_7z[9:0], celloutsig_0_4z } - { in_data[92:90], celloutsig_0_9z };
  assign celloutsig_1_18z = celloutsig_1_4z[2:0] ~^ celloutsig_1_13z;
  assign celloutsig_0_9z = { celloutsig_0_7z[2], celloutsig_0_1z } ~^ celloutsig_0_5z[8:1];
  always_latch
    if (clkin_data[96]) celloutsig_1_4z = 9'h000;
    else if (!clkin_data[0]) celloutsig_1_4z = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_29z = 7'h00;
    else if (celloutsig_1_19z) celloutsig_0_29z = { celloutsig_0_6z[5:4], celloutsig_0_17z };
  assign { out_data[130:128], out_data[96], out_data[38:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_29z, celloutsig_0_30z };
endmodule
