# **本科实验报告——实验十**

- **实验项目名称：硬件阻塞流水线处理器**   

- **学生姓名：段皞一**      
- **学号：3190105359**          

- **实验地点：紫金港东四509室**  
- **实验日期：2021 年 5 月 26 日**

## 一、操作方法与实验步骤

**1.1 设计相关性检测电路**

- 数据通路数据相关性检测

数据通路相关性检测，首先x0寄存器始终为零，Hazards变量保证不写回该寄存器。当前续的存储寄存器等于当前的操作寄存器的时候，产生数据冲突，此时Data_stall = 1，将添加nop指令避免冲突导致的错误。

相关的代码如下所示：

```verilog
    wire Hazards = (EX_RegWrite && EX_rd != 0 || MEM_RegWrite && MEM_rd != 0);
    assign Data_stall = (rs1_used && rs1_addr != 0 && Hazards && (rs1_addr == EX_rd || rs1_addr == MEM_rd)) ||
                        (rs2_used && rs2_addr != 0 && Hazards && (rs2_addr == EX_rd || rs2_addr == MEM_rd));

```

- 数据通路控制相关性检测

控制通路相关检测的相关代码如下所示：

```verilog
    assign BJ_stall = Branch || Jump || EX_Branch || EX_Jump || MEM_Branch || MEM_Jump;
    assign J_stall = Branch || Jump || EX_Branch || EX_Jump;
```

**1.2 设计硬件阻塞流水线电路**

阻塞和冲刷发生在IF/ID和ID/EX阶段，所以IF/ID和ID/EX都需要相应做出修改，相关代码如下所示。IF/ID寄存器模块的代码：

```verilog
module REG_IF_ID(
    input clk,
    input rst,
    input EN,                      //流水寄存器使能
    input Data_stall,              //数据竞争等待，保留
    input flush,                   //控制竞争清除并等待，保留
    input [31:0] PCOUT,            //指令存贮器指针
    input [31:0] IR,               //指令存储器输出
    
    output reg [31:0] ID_IR,      //取值锁存
    output reg [31:0] ID_PCurrent //当前存在指令地址
    );
    
    //reg[31:0]ID_PCurrent, ID_IR
    always @(posedge clk) begin
        if (rst) begin
            ID_IR <= 32'h0000_0000;        //复位清零
            ID_PCurrent <= 32'h0000_0000;  //复位清零
        end 
        else if (EN) begin
            if (Data_stall) begin
                ID_IR <= ID_IR;
                ID_PCurrent <= ID_PCurrent;
            end
            else if (flush) begin
                ID_IR <= 32'h00002003;
                ID_PCurrent <= ID_PCurrent;
            end
            else begin
                ID_IR <= IR;            //锁存指令传送ID流水级译码
                ID_PCurrent <= PCOUT;   //传送当前取指PC，Branch/Jump指令计算目标地址（非PC+4）
            end
        end           
        else begin
            ID_IR <= ID_IR;            //保持
            ID_PCurrent <= ID_PCurrent;   
        end
    end
endmodule
```

ID/EX模块的相关代码：

```verilog
module REG_ID_EX(
    input clk,                    //ID/EX Latch
    input rst,
    input EN,
    input flush,
    input [31:0] ID_IR,
    input [31:0] ID_PCurrent,
    input [31:0] rs1_data,
    input [31:0] rs2_data,
    input [31:0] Imm32,
    input [4:0] rd_addr,
    input [1:0] ALUSrc_A,
    input [1:0] ALUSrc_B,
    input [2:0] ALUC,
    input [1:0] DatatoReg,
    input RegWrite,
    input Jump,
    input Branch,
    input WR,
    input MIO,
    input sign,
    input blt, 
    input jen,
    
    output reg [31:0] EX_PCurrent,
    output reg [31:0] EX_IR,
    output reg [31:0] EX_A,
    output reg [31:0] EX_B,
    output reg [31:0] EX_Imm32,
    output reg [4:0] EX_rd,
    output reg EX_ALUSrc_A,
    output reg EX_ALUSrc_B,
    output reg [2:0] EX_ALUC,
    output reg [1:0] EX_DatatoReg,
    output reg EX_RegWrite,
    output reg EX_Jump,
    output reg EX_Branch,
    output reg EX_WR,
    output reg EX_MIO,
    output reg EX_sign,
    output reg EX_blt,
    output reg EX_jen
    );
    
    always @(posedge clk) begin
        if (rst) begin
            EX_rd <= 0;
            EX_RegWrite <= 0;
            EX_Jump <= 0;
            EX_Branch <= 0;
            EX_WR <= 0;
            EX_MIO <= 0;
            EX_blt <= 1;
            EX_jen <= 0;
            EX_IR <= 32'h0000_0000;
            EX_PCurrent <= 32'h0000_0000;
        end
        else if (EN) begin
            if (flush) begin
                EX_IR <= 32'h0000_0000;
                EX_rd <= 0;
                EX_RegWrite <= 0;
                EX_Jump <= 0;
                EX_Branch <= 0;
                EX_MIO <= MIO;
                EX_blt <= blt;
                EX_jen <= jen;
                EX_PCurrent <= ID_PCurrent;
            end
            else begin
                EX_PCurrent <= ID_PCurrent;
                EX_IR <= ID_IR;
                EX_A <= rs1_data;
                EX_B <= rs2_data;
                EX_Imm32 <= Imm32;
                EX_rd <= rd_addr;
                EX_ALUSrc_A <= ALUSrc_A;
                EX_ALUSrc_B <= ALUSrc_B;
                EX_ALUC <= ALUC;
                EX_DatatoReg <= DatatoReg;
                EX_Jump <= Jump;
                EX_Branch <= Branch;
                EX_RegWrite <= RegWrite;
                EX_WR <= WR;
                EX_MIO <= MIO;
                EX_blt <= blt;
                EX_jen <= jen;
                EX_sign <= sign;                
            end

        end
    end
endmodule
```

**1.3 PC选择模块的修改**

PC_Branch在Btake = 0的时候不跳转，下一条指令还是PCOUT，即自己本身。这与之前的实验不同，所以相应地选择器模块要做出改变。

PC寄存器使能信号PCWR=~J_stall && ~Data_stall && PCEN，这是因为当发生了控制冲突的时候，使能信号要置0，不更新PC的值。

```verilog
    //IF stage
    wire MEM_blt;
    wire Btake = ((MEM_blt == 1) ? MEM_zero : ~MEM_zero) && MEM_Branch;
    reg [31:0] PCNEXT;
    wire [31:0] PC_4 = PCOUT + 4;
    wire [31:0] PC_Jump = MEM_Target;
    wire [31:0] PC_Branch = Btake ? MEM_Target : PCOUT;
    
    assign PCSource = {MEM_Jump, MEM_Branch};
    wire PCWR = ~J_stall && ~Data_stall && PCEN;
    wire [31:0] MEM_ALUO;
    
   always @* begin
    case (PCSource)
        2'b00: PCNEXT = PC_4;
        2'b01: PCNEXT = PC_Branch;
        2'b10: PCNEXT = PC_Jump;
        2'b11: PCNEXT = MEM_ALUO;
    endcase
   end
```

**1.4 .coe文件的修改**

由于本实验工程已经能够进行相关性分析，所以必须要再通过在汇编代码中手动添加nop指令的方法解决竞争的问题，所以可以将.coe文件换回之前实验的.coe文件。

```assembly
memory_initialization_radix=16;
memory_initialization_vector=
0200006F,00000033,00000033,00000033,00000033,00000033,00000033,00000033,		
00C02283,00502333,006303B3,00638E33,00738733,01CE02B3,005282B3,01C28EB3,
01DE8F33,01EF0F33,01CF0433,01EF0F33,01EF0F33,01DF0FB3,01EF0F33,01EF0F33,
01EF0F33,01EF0F33,01EF0F33,01EF0F33,01EF0F33,01EF0F33,01EF0F33,01EF0F33,
01EF0F33,01EF0F33,01EF0F33,01EF0F33,01EF0F33,01EF0F33,01EF0F33,01EF0F33,
01EF0F33,01EF0F33,01EF0F33,01EF0F33,01EF0F33,01EF04B3,01E4E633,00948933,
012902B3,005282B3,406006B3,00C4A223,0004A583,00B585B3,00B585B3,00B4A023,
006A8AB3,01592023,01402B03,0004A583,00B585B3,00B585B3,00B4A023,0004A583,
0055FC33,006B0B33,040B0E63,0004A583,00E70BB3,017B8CB3,019B8BB3,0175FC33,
000C0C63,037C0463,00E70BB3,037C0663,01592023,FB9FF06F,00D78463,0080006F,
00D687B3,00F92023,FA5FF06F,0609AA83,01592023,F99FF06F,0209AA83,01592023,
F8DFF06F,01402B03,00F787B3,0067E7B3,00E989B3,0089F9B3,006A8AB3,00DA8463,
00C0006F,00E00AB3,006A8AB3,0004A583,00B58C33,018C0C33,0184A023,00C4A223,
F6DFF06F;
```



## 二、实验结果与分析

**2.1 仿真验证**

对数据通路模块进行仿真，书写实验所需的仿真代码：

```verilog
module sim;
reg clk;
reg rst;
reg [31:0] inst_field;
reg [31:0] Data_in;
reg rs1_used;
reg rs2_used;
reg ALUSrc_A;
reg ALUSrc_B;
reg [2:0] ALUC;
reg [1:0] ImmSel;
reg [1:0] DatatoReg;
reg PCEN;
reg Jump;
reg Branch;
reg RegWrite;
reg WR;
reg MIO;
reg sign;
reg jen;
reg blt;

wire [31:0] PCOUT;
wire [31:0] ID_IR;
wire [31:0] Data_out;
wire MWR;
wire M_MIO;
wire [31:0] ALU_out;
wire overflow;
wire zero;

wire [31:0]rs1_data;
wire [31:0]rs2_data;
wire [31:0]Imm32;
wire [31:0]Wt_data;
wire [31:0]ALUA;
wire [31:0]ALUB;
wire BJ_stall;
wire Data_stall;
wire J_stall;
wire [1:0] PCSource;
wire [31:0] ID_PCurrent;
wire [31:0] EX_IR;
wire [31:0] EX_PCurrent;
wire [31:0] MEM_IR;
wire [31:0] MEM_PCurrent;
wire [31:0] MEM_Target;
wire [31:0] WB_IR;
wire [31:0] WB_PCurrent;


RV32IPDP_C U1(
    .clk(clk),
    .rst(rst),
    .inst_field(inst_field),
    .Data_in(Data_in),
    .rs1_used(rs1_used),
    .rs2_used(rs2_used),
    .ALUSrc_A(ALUSrc_A),
    .ALUSrc_B(ALUSrc_B),
    .ALUC(ALUC),
    .ImmSel(ImmSel),
    .DatatoReg(DatatoReg),
    .PCEN(PCEN),
    .Jump(Jump),
    .Branch(Branch),
    .RegWrite(RegWrite),
    .WR(WR),
    .MIO(MIO),
    .sign(sign),
    .jen(jen),
    .blt(blt),
    
    .PCOUT(PCOUT),
    .ID_IR(ID_IR),
    .Data_out(Data_out),
    .MWR(MWR),
    .M_MIO(M_MIO),
    .ALU_out(ALU_out),
    .overflow(overflow),
    .zero(zero),
    
    .rs1_data(rs1_data),
    .rs2_data(rs2_data),
    .Imm32(Imm32),
    .Wt_data(Wt_data),
    .ALUA(ALUA),
    .ALUB(ALUB),
    .BJ_stall(BJ_stall),
    .Data_stall(Data_stall),
    .J_stall(J_stall),
    .PCSource(PCSource),
    .ID_PCurrent(ID_PCurrent),
    .EX_IR(EX_IR),
    .EX_PCurrent(EX_PCurrent),
    .MEM_IR(MEM_IR),
    .MEM_PCurrent(MEM_PCurrent),
    .MEM_Target(MEM_Target),
    .WB_IR(WB_IR),
    .WB_PCurrent(WB_PCurrent)
    );
    
parameter clk_period = 10;

initial begin
rst = 1; clk = 0; #10;
rst = 0; 
// lw x5, 12(x0)
inst_field = 32'h00C02283; Data_in = 32'h1234_5678; rs1_used = 1; rs2_used = 1; ALUSrc_A = 0; ALUSrc_B = 0; ALUC = 2'b00; ImmSel = 2'b00;
DatatoReg = 2'b00; PCEN = 1; Jump = 0; Branch = 0; RegWrite = 1; WR = 0; MIO = 1; sign = 1; jen = 0; blt = 1; #20;
// slt x6, x0, x5
inst_field = 32'h00502333; Data_in = 32'h11111111; rs1_used = 1; rs2_used = 1; ALUSrc_A = 0; ALUSrc_B = 0; ALUC = 2'b00; ImmSel = 2'b00;
DatatoReg = 2'b01; PCEN = 1; Jump = 0; Branch = 0; RegWrite = 1; WR = 0; MIO = 0; sign = 1; jen = 0; blt = 1; #20;
// add x7, x6, x6
inst_field = 32'h006303B3; Data_in = 32'h2222_2222; rs1_used = 1; rs2_used = 1; ALUSrc_A = 0; ALUSrc_B = 0; ALUC = 2'b00; ImmSel = 2'b00;
DatatoReg = 2'b01; PCEN = 1; Jump = 0; Branch = 0; RegWrite = 1; WR = 0; MIO = 0; sign = 1; jen = 0; blt = 1; #20;
// or x12, x9, x30
inst_field = 32'h01E4E633; Data_in = 32'h3333_3333; rs1_used = 1; rs2_used = 1; ALUSrc_A = 0; ALUSrc_B = 0; ALUC = 2'b00; ImmSel = 2'b00;
DatatoReg = 2'b01; PCEN = 1; Jump = 0; Branch = 0; RegWrite = 1; WR = 0; MIO = 0; sign = 1; jen = 0; blt = 1; #20;
// sub x13, x0, x6
inst_field = 32'h406006B3; Data_in = 32'h4444_4444; rs1_used = 1; rs2_used = 1; ALUSrc_A = 0; ALUSrc_B = 0; ALUC = 2'b00; ImmSel = 2'b00;
DatatoReg = 2'b01; PCEN = 1; Jump = 0; Branch = 0; RegWrite = 1; WR = 0; MIO = 0; sign = 1; jen = 0; blt = 1; #20;
// beq x0, x0, begin
inst_field = 32'h00000463; Data_in = 32'h5555_5555; rs1_used = 1; rs2_used = 1; ALUSrc_A = 0; ALUSrc_B = 0; ALUC = 2'b00; ImmSel = 2'b00;
DatatoReg = 2'b01; PCEN = 1; Jump = 0; Branch = 0; RegWrite = 1; WR = 0; MIO = 0; sign = 1; jen = 0; blt = 1; #20;
// add x0, x0, x0
inst_field = 32'h00000033; Data_in = 32'h6666_6666; rs1_used = 1; rs2_used = 1; ALUSrc_A = 0; ALUSrc_B = 0; ALUC = 2'b00; ImmSel = 2'b00;
DatatoReg = 2'b01; PCEN = 1; Jump = 0; Branch = 0; RegWrite = 1; WR = 0; MIO = 0; sign = 1; jen = 0; blt = 1; #20;
// jal x0, end
inst_field = 32'h0040006F; Data_in = 32'h0000_0004; rs1_used = 0; rs2_used = 0; ALUSrc_A = 0; ALUSrc_B = 1; ALUC = 2'b00; ImmSel = 2'b11;
DatatoReg = 2'b10; PCEN = 1; Jump = 1; Branch = 0; RegWrite = 1; WR = 0; MIO = 0; sign = 1; jen = 0; blt = 1; #20;
// add x1, x1, x2
inst_field = 32'h002080B3; Data_in = 32'h7777_7777; rs1_used = 1; rs2_used = 1; ALUSrc_A = 0; ALUSrc_B = 0; ALUC = 2'b00; ImmSel = 2'b00;
DatatoReg = 2'b01; PCEN = 1; Jump = 0; Branch = 0; RegWrite = 1; WR = 0; MIO = 0; sign = 1; jen = 0; blt = 1; #20;

end

always #(clk_period)  begin
   clk = ~clk;
end

endmodule
```

生成的仿真波形如下：

![image-20210603195116294](C:\Users\lenovo\AppData\Roaming\Typora\typora-user-images\image-20210603195116294.png)

由于实验9已经分析过各个流水阶段的寄存器模块的正确性，本次实验着重检验stall信号的正确性。

| 指令           | 冲突寄存器（数据冲突） |
| -------------- | ---------------------- |
| lw x5, 12(x0)  | x5                     |
| slt x6, x0, x5 | x5                     |

![image-20210603195225590](C:\Users\lenovo\AppData\Roaming\Typora\typora-user-images\image-20210603195225590.png)

观察仿真图像，和预期相符，Data_stall = 1.



| 指令           | 冲突类型 |
| -------------- | -------- |
| jal x0, end    | 控制冲突 |
| add x1, x1, x2 | 控制冲突 |

![image-20210603195709045](C:\Users\lenovo\AppData\Roaming\Typora\typora-user-images\image-20210603195709045.png)

观察图像，和预期相符，BJ_stall = 1，检测到控制冲突。



**2.1 生成生成.bit文件，上板进行验证**

- 测试lw x5, x0, 00Ch指令

![image-20210602224231018](C:\Users\lenovo\AppData\Roaming\Typora\typora-user-images\image-20210602224231018.png)

指令执行到最后一级后，计算结果写回寄存器堆，可以发现x5的值从之前的0变成了3F。lw指令执行正确。

![image-20210602224616783](C:\Users\lenovo\AppData\Roaming\Typora\typora-user-images\image-20210602224616783.png)

- 测试slt x6, x0, x5指令

![image-20210602224758010](C:\Users\lenovo\AppData\Roaming\Typora\typora-user-images\image-20210602224758010.png)

指令执行完毕，可以发现x6的值从原来的0变为1，与预期结果相符，可以得出结论：slt指令执行正确。

![image-20210602224927628](C:\Users\lenovo\AppData\Roaming\Typora\typora-user-images\image-20210602224927628.png)

- 验证指令add x7, x6, x6

![image-20210602225041936](C:\Users\lenovo\AppData\Roaming\Typora\typora-user-images\image-20210602225041936.png)

指令执行完毕后，x7 = x6+x6 = 2，观察VGA上的显示情况，与预期结果相符。可以得出结论：add指令执行正确。

![image-20210602225230786](C:\Users\lenovo\AppData\Roaming\Typora\typora-user-images\image-20210602225230786.png)

- 验证指令 or x0C, x09, x1E 的正确性

指令执行前，x0C = 0, x09 = 0, x1E = 32'h78000000. 预期结果为x0C = 32'h78000000.

![image-20210602225529237](C:\Users\lenovo\AppData\Roaming\Typora\typora-user-images\image-20210602225529237.png)

指令执行完毕后，可以观察到，x0C的值确实为32'h78000000，or指令执行正确。

![image-20210602225750575](C:\Users\lenovo\AppData\Roaming\Typora\typora-user-images\image-20210602225750575.png)

- 验证指令 sub x0D, x0, x6

指令执行前，x6 = 1，所以预期x0D = 32'hFFFFFFFF.

![image-20210602225902518](C:\Users\lenovo\AppData\Roaming\Typora\typora-user-images\image-20210602225902518.png)

执行指令以后，通过观察得出x0D的值确实为32'hFFFFFFFF，可知sub指令执行正确。

![image-20210602230100609](C:\Users\lenovo\AppData\Roaming\Typora\typora-user-images\image-20210602230100609.png)

- 验证指令 beq x18, x0, 0050 指令的正确性

执行指令以前，x18的值为0，所以按预期情况，应该执行跳转。

![image-20210602230524428](C:\Users\lenovo\AppData\Roaming\Typora\typora-user-images\image-20210602230524428.png)

执行指令以后，通过观察可知，PC确实进行了正确的跳转（02B8+0050=0308），所以beq指令执行是正确的。

![image-20210602230735949](C:\Users\lenovo\AppData\Roaming\Typora\typora-user-images\image-20210602230735949.png)

- 验证指令 jal x0, 001Ch

指令执行以前，PC = 0318. 按照预期指令执行以后PC=0318+001C = 0334.

![image-20210602230953644](C:\Users\lenovo\AppData\Roaming\Typora\typora-user-images\image-20210602230953644.png)

指令执行以后，可以观察到PC确实为0334h，可以得出结论：jal指令执行正确。

![image-20210602231215301](C:\Users\lenovo\AppData\Roaming\Typora\typora-user-images\image-20210602231215301.png)

- 检测nop

虽然,coe文件中已经没有了nop，但是在实验中，nop无处不在，且计算的结果是正确的，说明相关性检测的设计已经取得了初步的成功。

![image-20210603200358030](C:\Users\lenovo\AppData\Roaming\Typora\typora-user-images\image-20210603200358030.png)

![image-20210603200415766](C:\Users\lenovo\AppData\Roaming\Typora\typora-user-images\image-20210603200415766.png)

![image-20210603200433452](C:\Users\lenovo\AppData\Roaming\Typora\typora-user-images\image-20210603200433452.png)



## 三、讨论、心得

- **讨论和心得**

本实验加深了我对于硬件阻塞解决数据冒险竞争的原理，进一步学习掌握了流水线部件同步控制技术。

深入理解流水CPU结构，理解目前的架构只能运行固定状态机事件的寄存器传输结构，同时，是一种同步控制。

深入理解流水优化性能的本质，流水技术降低了单条指令的执行性能，流水线改善并且提高了指令执行的吞吐率。

深入理解相关性（数据和控制）与冒险竞争的本质，包括程序相关性与硬件冒险竞争。

此外，通过本实验，我还学习了流水部件同步控制技术。

实验中通过竞争控制信号，针对数据竞争和控制竞争都进行了相应的停顿处理，所以可以不用像实验9那样，通过在汇编代码中手动添加nop指令的方式，来实现流水线的正确运行。可以说是初步实现了流水线架构的CPU，但是也清楚地认识到，目前的指令执行性能还十分低下，非常期待后面的实验能够对此进行优化。



- **思考题**

1. 扩展下列指令，相关检测和冒险消除有什么不同？

| 指令类型 | 指令                                                      |
| -------- | --------------------------------------------------------- |
| R-Type   | sra, sll, sltu                                            |
| I-Type   | addi, andi, ori, xori, lui, slti, slti, srai, slli, sltiu |
| B-Type   | bne, blt                                                  |
| UJ-type  | jal                                                       |
| U-Type   | lui                                                       |

由于同一种类型指令的相关检测和冒险竞争的处理方式基本上是一样的，所以在扩展时，相关检测和冒险消除不需要做太大的修改。



2. 流水结构增加stall消除数据冒险竞争和flush消除控制冒险竞争，你认为应该先解决哪一个为好？

由于在代码中，数据冒险竞争是十分普遍的，所以我认为应该先解决数据冒险竞争，这样能够最大程度地提升性能。



3. RISC-V用not taken预测优化应该如何修改本实验？

不必把branch, jump, zero等选择PC的控制信号，传到MEM阶段再进行判断，可以在ID级就做出相应的判断和选择，这样就能够把nop指令从原来的3个降到1个，提升了流水结构执行指令的性能。



4. stall(flush)和forward相关性检测位置相同的吗？

两者不一样。stall有Data_stall, BJ_stall, J_stall, 检测位置有ID, EXE, MEM阶段，而forward相干性检测在EXE阶段进行检测。