Date		Block		Type		Resp		Debug time	Description
22.2.2021	Concept		WV		All		1min		OSC20M ready signal (OSC20M unmodelled) is signaled before target frequency is reached
23.2.2021	Analog top	Convergence	TSR		8h		Digtop symbol/schematic mismatch (check&save not performed) --> floating analog signals
24.2.2021	Analog top	Convergence	TSR		1h		VDD at pad cell not connected --> floating supply
24.2.2021	TB / digital	Low sim speed	HHAU / JVOI	2h		PLL_TOP identical name for analog and digital cell --> name conflict, when model compiled into same lib
24.2.2021	Digital top	VCS fail	JVOI		10min		D/A interface mismatch --> floating analog signals
3.3.2021	TB SPI		WV		HHAU		2h		SPI write register command spec misinterpreted
3.3.2021	TB L1		WV		HHAU		1h		Netsep subcircuit not available @L1 library
4.3.2021	Digital SPI	WV		JVOI		1min		SDO not switched to tristate, when CSB=H
5.3.2021	TB DSI		WV		HHAU		8h		Parallel DSI communication not supported
8.3.2021	Analog supply	Spec		LUD		1min		DSI high voltage out of spec
11.3.2021	TB PLL		WV		HHAU		30min		New PLL model not synchronized to CLKREF
11.3.2021	Digital		WV		MKUE		1min		VCCUV irq enable set to 0, when written with 1
12.3.2021	Analog top	WV		TSR		10min		Wiring Digital-INTN connect by name / copy-paste failure
15.3.2021	TB		WV		HHAU		1h		Slave answer time not calculated correctely
15.3.2021	Digital DAB	WV		JVOI		10min		All data buffers operate on DAB pin (only DSI should)
15.3.2021	Digital	SPI	WV		JVOI		1h		CRM data not read correctely after OT
16.3.2021	Analog DSI	WV		LUD		10min		Current consumption transceiver too high
16.3.2021	A/D		WV		LUD / JVOI	1min		DSI short circuit not implemented
29.3.2021	DSI / concept	WV		All		1min		DSI short circuit to VSUP @VS=6V not detected, IDSI=76mA
31.3.2021	Digital DSI	WV		JVOI		1min		TXSHIFT not implemented
13.4.2021	TB		WV		HHAU		1h		VCCUV IRQ not thrown at VCC short to ground (VDD reset)
14.4.2021	TB		WV		HHAU		1min		Max operating junction temperature 150°C -> 125°C
14.4.2021	?		WV		?		10min		Spike @vtemp at high temperature causes OTE
16.4.2021	TB		WV		HHAU		1min		VCC ilim out of spec at VCC=3.5V
23.4.2021	SNPS		IE report	HHAU		1h		Hierarchical D2A converter supply not allowed
28.4.2021	Digital JTAG	WV		JVOI		2h		Tap controller state transition vhdl-to-verilog translation bug
29.4.2021	TB / JTAG	WV		HHAU / JVOI	8h		JTAG IR / DR width try & error
3.5.2021	Digital Test	WV		JVOI		1h		Digital mux supply description-design mismatch
10.5.2021	Internal spec	Sim planning	?		?		Pad stages test steps not easy to find out
10.5.2021	A/D		WV		JVOI/LUD	1h		Clock signal added, simulation time increased
11.5.2021	Digital DSI	WV		?		10min		TXSHIFT not 0ns @ register value 0
11.5.2021	?		WV		?		?		Simulation time increased (1 CRM = 1/4h)
12.5.2021	Digital / Pins	WV		JVOI		10min		BFWB_OE not setable in TMR_DIG
