#! /usr/local/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-553-g6c39348d)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x557411b111b0 .scope module, "TB_3x3_Multiplication" "TB_3x3_Multiplication" 2 2;
 .timescale -9 -12;
v0x557411b3a360_0 .var "clk", 0 0;
v0x557411b3a440_0 .net "d11", 31 0, v0x557411b36fe0_0;  1 drivers
v0x557411b3a550_0 .net "d12", 31 0, v0x557411b370a0_0;  1 drivers
v0x557411b3a640_0 .net "d13", 31 0, v0x557411b37190_0;  1 drivers
v0x557411b3a750_0 .net "d21", 31 0, v0x557411b37270_0;  1 drivers
v0x557411b3a8b0_0 .net "d22", 31 0, v0x557411b373a0_0;  1 drivers
v0x557411b3a9c0_0 .net "d23", 31 0, v0x557411b37480_0;  1 drivers
v0x557411b3aad0_0 .net "d31", 31 0, v0x557411b37560_0;  1 drivers
v0x557411b3abe0_0 .net "d32", 31 0, v0x557411b37640_0;  1 drivers
v0x557411b3ad30_0 .net "d33", 31 0, v0x557411b377b0_0;  1 drivers
v0x557411b3ae40_0 .var "pc", 31 0;
E_0x557411aaacb0 .event posedge, v0x557411b3a360_0;
S_0x557411b11340 .scope module, "uut" "main" 2 8, 3 1 0, S_0x557411b111b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /OUTPUT 32 "d11";
    .port_info 2 /OUTPUT 32 "d12";
    .port_info 3 /OUTPUT 32 "d13";
    .port_info 4 /OUTPUT 32 "d21";
    .port_info 5 /OUTPUT 32 "d22";
    .port_info 6 /OUTPUT 32 "d23";
    .port_info 7 /OUTPUT 32 "d31";
    .port_info 8 /OUTPUT 32 "d32";
    .port_info 9 /OUTPUT 32 "d33";
v0x557411b38a30_0 .net "Aluout", 1 0, v0x557411b32d40_0;  1 drivers
v0x557411b38b60_0 .net "MemR", 0 0, v0x557411b32e40_0;  1 drivers
v0x557411b38c70_0 .net "MemToReg", 0 0, v0x557411b32f00_0;  1 drivers
v0x557411b38d60_0 .net "MemW", 0 0, v0x557411b32fa0_0;  1 drivers
v0x557411b38e50_0 .net "RegW", 0 0, v0x557411b33060_0;  1 drivers
L_0x7fab1013a018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x557411b38f40_0 .net/2u *"_s6", 15 0, L_0x7fab1013a018;  1 drivers
v0x557411b38fe0_0 .net *"_s9", 15 0, L_0x557411b4b5d0;  1 drivers
v0x557411b390c0_0 .net "alusrc", 0 0, v0x557411b33170_0;  1 drivers
v0x557411b391b0_0 .net "b", 31 0, v0x557411b35cc0_0;  1 drivers
v0x557411b39300_0 .net "c_line", 3 0, v0x557411b36320_0;  1 drivers
v0x557411b39410_0 .net "d11", 31 0, v0x557411b36fe0_0;  alias, 1 drivers
v0x557411b394d0_0 .net "d12", 31 0, v0x557411b370a0_0;  alias, 1 drivers
v0x557411b39570_0 .net "d13", 31 0, v0x557411b37190_0;  alias, 1 drivers
v0x557411b39610_0 .net "d21", 31 0, v0x557411b37270_0;  alias, 1 drivers
v0x557411b396b0_0 .net "d22", 31 0, v0x557411b373a0_0;  alias, 1 drivers
v0x557411b39750_0 .net "d23", 31 0, v0x557411b37480_0;  alias, 1 drivers
v0x557411b397f0_0 .net "d31", 31 0, v0x557411b37560_0;  alias, 1 drivers
v0x557411b39890_0 .net "d32", 31 0, v0x557411b37640_0;  alias, 1 drivers
v0x557411b39930_0 .net "d33", 31 0, v0x557411b377b0_0;  alias, 1 drivers
v0x557411b39a00_0 .net "data_out_mem", 31 0, v0x557411b37950_0;  1 drivers
v0x557411b39af0_0 .net "dest", 4 0, v0x557411b339a0_0;  1 drivers
v0x557411b39bb0_0 .net "instruction", 31 0, L_0x557411b3b050;  1 drivers
v0x557411b39cc0_0 .net "out1", 31 0, v0x557411b34560_0;  1 drivers
v0x557411b39d80_0 .net "out2", 31 0, v0x557411b34690_0;  1 drivers
v0x557411b39e40_0 .net "out_alu", 31 0, v0x557411b36a70_0;  1 drivers
v0x557411b39f00_0 .net "pc", 31 0, v0x557411b3ae40_0;  1 drivers
v0x557411b39fc0_0 .net "regdest", 0 0, v0x557411b333b0_0;  1 drivers
v0x557411b3a060_0 .net "signExtended", 31 0, L_0x557411b4b670;  1 drivers
v0x557411b3a120_0 .net "write_back", 31 0, v0x557411b38800_0;  1 drivers
E_0x557411aa88c0/0 .event edge, v0x557411b32830_0, v0x557411b32910_0, v0x557411b32d40_0, v0x557411b32e40_0;
E_0x557411aa88c0/1 .event edge, v0x557411b32fa0_0, v0x557411b33060_0, v0x557411b32f00_0, v0x557411b33170_0;
E_0x557411aa88c0/2 .event edge, v0x557411b333b0_0, v0x557411b339a0_0, v0x557411b34560_0, v0x557411b34690_0;
E_0x557411aa88c0/3 .event edge, v0x557411b35be0_0, v0x557411b35cc0_0, v0x557411b36320_0, v0x557411b36a70_0;
E_0x557411aa88c0/4 .event edge, v0x557411b37950_0, v0x557411b34de0_0;
E_0x557411aa88c0 .event/or E_0x557411aa88c0/0, E_0x557411aa88c0/1, E_0x557411aa88c0/2, E_0x557411aa88c0/3, E_0x557411aa88c0/4;
L_0x557411b3b0e0 .part L_0x557411b3b050, 26, 6;
L_0x557411b3b210 .part L_0x557411b3b050, 16, 5;
L_0x557411b3b2b0 .part L_0x557411b3b050, 11, 5;
L_0x557411b3b350 .part L_0x557411b3b050, 21, 5;
L_0x557411b3b3f0 .part L_0x557411b3b050, 16, 5;
L_0x557411b3b4e0 .part L_0x557411b3b050, 0, 6;
L_0x557411b4b5d0 .part L_0x557411b3b050, 0, 16;
L_0x557411b4b670 .concat [ 16 16 0 0], L_0x557411b4b5d0, L_0x7fab1013a018;
S_0x557411a7ca00 .scope generate, "genblk1[0]" "genblk1[0]" 3 18, 3 18 0, S_0x557411b11340;
 .timescale 0 0;
P_0x557411ac7700 .param/l "i" 0 3 18, +C4<00>;
S_0x557411b0f2e0 .scope module, "uut1" "instruction_memory" 3 19, 4 1 0, S_0x557411a7ca00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "data_out";
L_0x557411b3b050 .functor BUFZ 32, L_0x557411b3af90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x557411b00c70_0 .net *"_s0", 31 0, L_0x557411b3af90;  1 drivers
v0x557411b32830_0 .net "address", 31 0, v0x557411b3ae40_0;  alias, 1 drivers
v0x557411b32910_0 .net "data_out", 31 0, L_0x557411b3b050;  alias, 1 drivers
v0x557411b329d0 .array "memory", 0 360, 31 0;
L_0x557411b3af90 .array/port v0x557411b329d0, v0x557411b3ae40_0;
S_0x557411b32af0 .scope module, "uut2" "controlUnit" 3 20, 5 1 0, S_0x557411a7ca00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /INPUT 6 "opcode";
    .port_info 2 /OUTPUT 2 "ALUout";
    .port_info 3 /OUTPUT 1 "MemR";
    .port_info 4 /OUTPUT 1 "MemW";
    .port_info 5 /OUTPUT 1 "RegW";
    .port_info 6 /OUTPUT 1 "MemToReg";
    .port_info 7 /OUTPUT 1 "aluSrc";
    .port_info 8 /OUTPUT 1 "regDest";
v0x557411b32d40_0 .var "ALUout", 1 0;
v0x557411b32e40_0 .var "MemR", 0 0;
v0x557411b32f00_0 .var "MemToReg", 0 0;
v0x557411b32fa0_0 .var "MemW", 0 0;
v0x557411b33060_0 .var "RegW", 0 0;
v0x557411b33170_0 .var "aluSrc", 0 0;
v0x557411b33230_0 .net "instruction", 31 0, L_0x557411b3b050;  alias, 1 drivers
v0x557411b332f0_0 .net "opcode", 5 0, L_0x557411b3b0e0;  1 drivers
v0x557411b333b0_0 .var "regDest", 0 0;
E_0x557411a76740 .event edge, v0x557411b332f0_0;
S_0x557411b33590 .scope module, "uut3" "mux1" 3 21, 6 1 0, S_0x557411a7ca00;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "data1";
    .port_info 1 /INPUT 5 "data2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 5 "out";
v0x557411b337c0_0 .net "data1", 4 0, L_0x557411b3b210;  1 drivers
v0x557411b338c0_0 .net "data2", 4 0, L_0x557411b3b2b0;  1 drivers
v0x557411b339a0_0 .var "out", 4 0;
v0x557411b33a60_0 .net "sel", 0 0, v0x557411b333b0_0;  alias, 1 drivers
E_0x557411b15810 .event edge, v0x557411b333b0_0, v0x557411b337c0_0, v0x557411b338c0_0, v0x557411b339a0_0;
S_0x557411b33bc0 .scope module, "uut4" "decoder" 3 22, 7 1 0, S_0x557411a7ca00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 1 "regwrite";
    .port_info 2 /INPUT 32 "write_back";
    .port_info 3 /INPUT 5 "dest";
    .port_info 4 /INPUT 5 "address1";
    .port_info 5 /INPUT 5 "address2";
    .port_info 6 /OUTPUT 32 "out1";
    .port_info 7 /OUTPUT 32 "out2";
v0x557411b34fc0_0 .net "address1", 4 0, L_0x557411b3b350;  1 drivers
v0x557411b350d0_0 .net "address2", 4 0, L_0x557411b3b3f0;  1 drivers
v0x557411b351a0_0 .net "dest", 4 0, v0x557411b339a0_0;  alias, 1 drivers
v0x557411b35270_0 .net "out1", 31 0, v0x557411b34560_0;  alias, 1 drivers
v0x557411b35310_0 .net "out2", 31 0, v0x557411b34690_0;  alias, 1 drivers
v0x557411b35400_0 .net "pc", 31 0, v0x557411b3ae40_0;  alias, 1 drivers
v0x557411b354f0_0 .net "regwrite", 0 0, v0x557411b33060_0;  alias, 1 drivers
v0x557411b355e0_0 .net "write_back", 31 0, v0x557411b38800_0;  alias, 1 drivers
E_0x557411b15850 .event edge, v0x557411b34de0_0;
S_0x557411b33e30 .scope module, "uut1" "Registers" 7 8, 8 1 0, S_0x557411b33bc0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 1 "regWrite";
    .port_info 2 /INPUT 32 "write_back";
    .port_info 3 /INPUT 5 "address1";
    .port_info 4 /INPUT 5 "address2";
    .port_info 5 /INPUT 5 "address3";
    .port_info 6 /OUTPUT 32 "dataOut1";
    .port_info 7 /OUTPUT 32 "dataOut2";
v0x557411b341f0_0 .net "address1", 4 0, v0x557411b339a0_0;  alias, 1 drivers
v0x557411b342d0_0 .net "address2", 4 0, L_0x557411b3b350;  alias, 1 drivers
v0x557411b34390_0 .net "address3", 4 0, L_0x557411b3b3f0;  alias, 1 drivers
v0x557411b34480_0 .var "count", 31 0;
v0x557411b34560_0 .var "dataOut1", 31 0;
v0x557411b34690_0 .var "dataOut2", 31 0;
v0x557411b34770_0 .net "pc", 31 0, v0x557411b3ae40_0;  alias, 1 drivers
v0x557411b34830_0 .net "regWrite", 0 0, v0x557411b33060_0;  alias, 1 drivers
v0x557411b34900 .array "registers", 0 23, 31 0;
v0x557411b34de0_0 .net "write_back", 31 0, v0x557411b38800_0;  alias, 1 drivers
E_0x557411b34080/0 .event edge, v0x557411b33060_0, v0x557411b34480_0, v0x557411b32830_0, v0x557411b339a0_0;
v0x557411b34900_0 .array/port v0x557411b34900, 0;
v0x557411b34900_1 .array/port v0x557411b34900, 1;
E_0x557411b34080/1 .event edge, v0x557411b34de0_0, v0x557411b342d0_0, v0x557411b34900_0, v0x557411b34900_1;
v0x557411b34900_2 .array/port v0x557411b34900, 2;
v0x557411b34900_3 .array/port v0x557411b34900, 3;
v0x557411b34900_4 .array/port v0x557411b34900, 4;
v0x557411b34900_5 .array/port v0x557411b34900, 5;
E_0x557411b34080/2 .event edge, v0x557411b34900_2, v0x557411b34900_3, v0x557411b34900_4, v0x557411b34900_5;
v0x557411b34900_6 .array/port v0x557411b34900, 6;
v0x557411b34900_7 .array/port v0x557411b34900, 7;
v0x557411b34900_8 .array/port v0x557411b34900, 8;
v0x557411b34900_9 .array/port v0x557411b34900, 9;
E_0x557411b34080/3 .event edge, v0x557411b34900_6, v0x557411b34900_7, v0x557411b34900_8, v0x557411b34900_9;
v0x557411b34900_10 .array/port v0x557411b34900, 10;
v0x557411b34900_11 .array/port v0x557411b34900, 11;
v0x557411b34900_12 .array/port v0x557411b34900, 12;
v0x557411b34900_13 .array/port v0x557411b34900, 13;
E_0x557411b34080/4 .event edge, v0x557411b34900_10, v0x557411b34900_11, v0x557411b34900_12, v0x557411b34900_13;
v0x557411b34900_14 .array/port v0x557411b34900, 14;
v0x557411b34900_15 .array/port v0x557411b34900, 15;
v0x557411b34900_16 .array/port v0x557411b34900, 16;
v0x557411b34900_17 .array/port v0x557411b34900, 17;
E_0x557411b34080/5 .event edge, v0x557411b34900_14, v0x557411b34900_15, v0x557411b34900_16, v0x557411b34900_17;
v0x557411b34900_18 .array/port v0x557411b34900, 18;
v0x557411b34900_19 .array/port v0x557411b34900, 19;
v0x557411b34900_20 .array/port v0x557411b34900, 20;
v0x557411b34900_21 .array/port v0x557411b34900, 21;
E_0x557411b34080/6 .event edge, v0x557411b34900_18, v0x557411b34900_19, v0x557411b34900_20, v0x557411b34900_21;
v0x557411b34900_22 .array/port v0x557411b34900, 22;
v0x557411b34900_23 .array/port v0x557411b34900, 23;
E_0x557411b34080/7 .event edge, v0x557411b34900_22, v0x557411b34900_23, v0x557411b34390_0, v0x557411b34560_0;
E_0x557411b34080/8 .event edge, v0x557411b34690_0;
E_0x557411b34080 .event/or E_0x557411b34080/0, E_0x557411b34080/1, E_0x557411b34080/2, E_0x557411b34080/3, E_0x557411b34080/4, E_0x557411b34080/5, E_0x557411b34080/6, E_0x557411b34080/7, E_0x557411b34080/8;
S_0x557411b357d0 .scope module, "uut5" "mux2" 3 23, 9 1 0, S_0x557411a7ca00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v0x557411b35ab0_0 .net "data1", 31 0, v0x557411b34690_0;  alias, 1 drivers
v0x557411b35be0_0 .net "data2", 31 0, L_0x557411b4b670;  alias, 1 drivers
v0x557411b35cc0_0 .var "out", 31 0;
v0x557411b35d80_0 .net "sel", 0 0, v0x557411b33170_0;  alias, 1 drivers
E_0x557411b35a20 .event edge, v0x557411b33170_0, v0x557411b34690_0, v0x557411b35be0_0, v0x557411b35cc0_0;
S_0x557411b35eb0 .scope module, "uut6" "aluControlUnit" 3 24, 10 1 0, S_0x557411a7ca00;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "aluOp";
    .port_info 1 /INPUT 6 "f6";
    .port_info 2 /OUTPUT 4 "out4";
v0x557411b36180_0 .net "aluOp", 1 0, v0x557411b32d40_0;  alias, 1 drivers
v0x557411b36260_0 .net "f6", 5 0, L_0x557411b3b4e0;  1 drivers
v0x557411b36320_0 .var "out4", 3 0;
E_0x557411b36100 .event edge, v0x557411b32d40_0, v0x557411b36260_0;
S_0x557411b36490 .scope module, "uut7" "aluMain" 3 25, 11 1 0, S_0x557411a7ca00;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "controlLines";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 32 "out";
v0x557411b36780_0 .net "a", 31 0, v0x557411b34560_0;  alias, 1 drivers
v0x557411b368b0_0 .net "b", 31 0, v0x557411b35cc0_0;  alias, 1 drivers
v0x557411b36970_0 .net "controlLines", 3 0, v0x557411b36320_0;  alias, 1 drivers
v0x557411b36a70_0 .var "out", 31 0;
E_0x557411b36710 .event edge, v0x557411b36320_0, v0x557411b34560_0, v0x557411b35cc0_0, v0x557411b36a70_0;
S_0x557411b36bc0 .scope module, "uut8" "MainMemory" 3 26, 12 1 0, S_0x557411a7ca00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "memread";
    .port_info 1 /INPUT 1 "memwrite";
    .port_info 2 /INPUT 32 "address";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
    .port_info 5 /OUTPUT 32 "d11";
    .port_info 6 /OUTPUT 32 "d12";
    .port_info 7 /OUTPUT 32 "d13";
    .port_info 8 /OUTPUT 32 "d21";
    .port_info 9 /OUTPUT 32 "d22";
    .port_info 10 /OUTPUT 32 "d23";
    .port_info 11 /OUTPUT 32 "d31";
    .port_info 12 /OUTPUT 32 "d32";
    .port_info 13 /OUTPUT 32 "d33";
v0x557411b36f00_0 .net "address", 31 0, v0x557411b36a70_0;  alias, 1 drivers
v0x557411b36fe0_0 .var "d11", 31 0;
v0x557411b370a0_0 .var "d12", 31 0;
v0x557411b37190_0 .var "d13", 31 0;
v0x557411b37270_0 .var "d21", 31 0;
v0x557411b373a0_0 .var "d22", 31 0;
v0x557411b37480_0 .var "d23", 31 0;
v0x557411b37560_0 .var "d31", 31 0;
v0x557411b37640_0 .var "d32", 31 0;
v0x557411b377b0_0 .var "d33", 31 0;
v0x557411b37890_0 .net "data_in", 31 0, v0x557411b34690_0;  alias, 1 drivers
v0x557411b37950_0 .var "data_out", 31 0;
v0x557411b37a30 .array "matrix1", 0 8, 31 0;
v0x557411b37c10 .array "matrix2", 0 8, 31 0;
v0x557411b37e40 .array "matrix3", 0 8, 31 0;
v0x557411b38070_0 .net "memread", 0 0, v0x557411b32e40_0;  alias, 1 drivers
v0x557411b38110_0 .net "memwrite", 0 0, v0x557411b32fa0_0;  alias, 1 drivers
v0x557411b37a30_0 .array/port v0x557411b37a30, 0;
E_0x557411b36da0/0 .event edge, v0x557411b32e40_0, v0x557411b32fa0_0, v0x557411b36a70_0, v0x557411b37a30_0;
v0x557411b37a30_1 .array/port v0x557411b37a30, 1;
v0x557411b37a30_2 .array/port v0x557411b37a30, 2;
v0x557411b37a30_3 .array/port v0x557411b37a30, 3;
v0x557411b37a30_4 .array/port v0x557411b37a30, 4;
E_0x557411b36da0/1 .event edge, v0x557411b37a30_1, v0x557411b37a30_2, v0x557411b37a30_3, v0x557411b37a30_4;
v0x557411b37a30_5 .array/port v0x557411b37a30, 5;
v0x557411b37a30_6 .array/port v0x557411b37a30, 6;
v0x557411b37a30_7 .array/port v0x557411b37a30, 7;
v0x557411b37a30_8 .array/port v0x557411b37a30, 8;
E_0x557411b36da0/2 .event edge, v0x557411b37a30_5, v0x557411b37a30_6, v0x557411b37a30_7, v0x557411b37a30_8;
v0x557411b37c10_0 .array/port v0x557411b37c10, 0;
v0x557411b37c10_1 .array/port v0x557411b37c10, 1;
v0x557411b37c10_2 .array/port v0x557411b37c10, 2;
v0x557411b37c10_3 .array/port v0x557411b37c10, 3;
E_0x557411b36da0/3 .event edge, v0x557411b37c10_0, v0x557411b37c10_1, v0x557411b37c10_2, v0x557411b37c10_3;
v0x557411b37c10_4 .array/port v0x557411b37c10, 4;
v0x557411b37c10_5 .array/port v0x557411b37c10, 5;
v0x557411b37c10_6 .array/port v0x557411b37c10, 6;
v0x557411b37c10_7 .array/port v0x557411b37c10, 7;
E_0x557411b36da0/4 .event edge, v0x557411b37c10_4, v0x557411b37c10_5, v0x557411b37c10_6, v0x557411b37c10_7;
v0x557411b37c10_8 .array/port v0x557411b37c10, 8;
v0x557411b37e40_0 .array/port v0x557411b37e40, 0;
v0x557411b37e40_1 .array/port v0x557411b37e40, 1;
E_0x557411b36da0/5 .event edge, v0x557411b37c10_8, v0x557411b34690_0, v0x557411b37e40_0, v0x557411b37e40_1;
v0x557411b37e40_2 .array/port v0x557411b37e40, 2;
v0x557411b37e40_3 .array/port v0x557411b37e40, 3;
v0x557411b37e40_4 .array/port v0x557411b37e40, 4;
v0x557411b37e40_5 .array/port v0x557411b37e40, 5;
E_0x557411b36da0/6 .event edge, v0x557411b37e40_2, v0x557411b37e40_3, v0x557411b37e40_4, v0x557411b37e40_5;
v0x557411b37e40_6 .array/port v0x557411b37e40, 6;
v0x557411b37e40_7 .array/port v0x557411b37e40, 7;
v0x557411b37e40_8 .array/port v0x557411b37e40, 8;
E_0x557411b36da0/7 .event edge, v0x557411b37e40_6, v0x557411b37e40_7, v0x557411b37e40_8;
E_0x557411b36da0 .event/or E_0x557411b36da0/0, E_0x557411b36da0/1, E_0x557411b36da0/2, E_0x557411b36da0/3, E_0x557411b36da0/4, E_0x557411b36da0/5, E_0x557411b36da0/6, E_0x557411b36da0/7;
S_0x557411b38360 .scope module, "uut9" "mux3" 3 27, 9 13 0, S_0x557411a7ca00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
v0x557411b38660_0 .net "data1", 31 0, v0x557411b36a70_0;  alias, 1 drivers
v0x557411b38740_0 .net "data2", 31 0, v0x557411b37950_0;  alias, 1 drivers
v0x557411b38800_0 .var "out", 31 0;
v0x557411b38920_0 .net "sel", 0 0, v0x557411b32f00_0;  alias, 1 drivers
E_0x557411b385e0 .event edge, v0x557411b32f00_0, v0x557411b37950_0, v0x557411b36a70_0;
    .scope S_0x557411b0f2e0;
T_0 ;
    %pushi/vec4 2382889472, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 2382955264, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 2383020548, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 2383086340, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 2383151624, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 2383217416, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 17395736, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 21723160, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 26060824, 0, 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 30371872, 0, 32;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 30765088, 0, 32;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 2920153344, 0, 32;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 2382955276, 0, 32;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 2383086352, 0, 32;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 2383217428, 0, 32;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 17395736, 0, 32;
    %ix/load 4, 60, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 21723160, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 26060824, 0, 32;
    %ix/load 4, 68, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 30371872, 0, 32;
    %ix/load 4, 72, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 30765088, 0, 32;
    %ix/load 4, 76, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 2920153348, 0, 32;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 2382955288, 0, 32;
    %ix/load 4, 84, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 2383086364, 0, 32;
    %ix/load 4, 88, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 2383217440, 0, 32;
    %ix/load 4, 92, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 17395736, 0, 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 21723160, 0, 32;
    %ix/load 4, 100, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 26060824, 0, 32;
    %ix/load 4, 104, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 30371872, 0, 32;
    %ix/load 4, 108, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 30765088, 0, 32;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 2920153352, 0, 32;
    %ix/load 4, 116, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 2382889484, 0, 32;
    %ix/load 4, 120, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 2383020560, 0, 32;
    %ix/load 4, 124, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 2383151636, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 2382955264, 0, 32;
    %ix/load 4, 132, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 2383086340, 0, 32;
    %ix/load 4, 136, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 2383217416, 0, 32;
    %ix/load 4, 140, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 17395736, 0, 32;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 21723160, 0, 32;
    %ix/load 4, 148, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 26060824, 0, 32;
    %ix/load 4, 152, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 30371872, 0, 32;
    %ix/load 4, 156, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 30765088, 0, 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 2920153356, 0, 32;
    %ix/load 4, 164, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 2382955276, 0, 32;
    %ix/load 4, 168, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 2383086352, 0, 32;
    %ix/load 4, 172, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 2383217428, 0, 32;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 17395736, 0, 32;
    %ix/load 4, 180, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 21723160, 0, 32;
    %ix/load 4, 184, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 26060824, 0, 32;
    %ix/load 4, 188, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 30371872, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 30765088, 0, 32;
    %ix/load 4, 196, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 2920153360, 0, 32;
    %ix/load 4, 200, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 2382955288, 0, 32;
    %ix/load 4, 204, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 2383086364, 0, 32;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 2383217440, 0, 32;
    %ix/load 4, 212, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 17395736, 0, 32;
    %ix/load 4, 216, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 21723160, 0, 32;
    %ix/load 4, 220, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 26060824, 0, 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 30371872, 0, 32;
    %ix/load 4, 228, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 30765088, 0, 32;
    %ix/load 4, 232, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 2920153364, 0, 32;
    %ix/load 4, 236, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 2382889496, 0, 32;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 2383020572, 0, 32;
    %ix/load 4, 244, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 2383151648, 0, 32;
    %ix/load 4, 248, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 2382955264, 0, 32;
    %ix/load 4, 252, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 2383086340, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 2383217416, 0, 32;
    %ix/load 4, 260, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 17395736, 0, 32;
    %ix/load 4, 264, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 21723160, 0, 32;
    %ix/load 4, 268, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 26060824, 0, 32;
    %ix/load 4, 272, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 30371872, 0, 32;
    %ix/load 4, 276, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 30765088, 0, 32;
    %ix/load 4, 280, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 2920153368, 0, 32;
    %ix/load 4, 284, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 2382955276, 0, 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 2383086352, 0, 32;
    %ix/load 4, 292, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 2383217428, 0, 32;
    %ix/load 4, 296, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 17395736, 0, 32;
    %ix/load 4, 300, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 21723160, 0, 32;
    %ix/load 4, 304, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 26060824, 0, 32;
    %ix/load 4, 308, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 30371872, 0, 32;
    %ix/load 4, 312, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 30765088, 0, 32;
    %ix/load 4, 316, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 2920153372, 0, 32;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 2382955288, 0, 32;
    %ix/load 4, 324, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 2383086364, 0, 32;
    %ix/load 4, 328, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 2383217440, 0, 32;
    %ix/load 4, 332, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 17395736, 0, 32;
    %ix/load 4, 336, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 21723160, 0, 32;
    %ix/load 4, 340, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 26060824, 0, 32;
    %ix/load 4, 344, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 30371872, 0, 32;
    %ix/load 4, 348, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 30765088, 0, 32;
    %ix/load 4, 352, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %pushi/vec4 2920153376, 0, 32;
    %ix/load 4, 356, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b329d0, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x557411b32af0;
T_1 ;
    %wait E_0x557411a76740;
    %load/vec4 v0x557411b332f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %jmp T_1.3;
T_1.0 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x557411b32d40_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557411b33060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557411b32e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557411b32fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557411b32f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557411b33170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557411b333b0_0, 0, 1;
    %jmp T_1.3;
T_1.1 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557411b32d40_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557411b33060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557411b32e40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557411b32f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557411b32fa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557411b33170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557411b333b0_0, 0, 1;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x557411b32d40_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557411b33060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557411b32e40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557411b32f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557411b32fa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557411b33170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557411b333b0_0, 0, 1;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x557411b33590;
T_2 ;
    %wait E_0x557411b15810;
    %load/vec4 v0x557411b33a60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %jmp T_2.2;
T_2.0 ;
    %load/vec4 v0x557411b337c0_0;
    %store/vec4 v0x557411b339a0_0, 0, 5;
    %jmp T_2.2;
T_2.1 ;
    %load/vec4 v0x557411b338c0_0;
    %store/vec4 v0x557411b339a0_0, 0, 5;
    %jmp T_2.2;
T_2.2 ;
    %pop/vec4 1;
    %vpi_call 6 12 "$display", "mux1\012d1, d2 = %b, %b\012out = %b", v0x557411b337c0_0, v0x557411b338c0_0, v0x557411b339a0_0 {0 0 0};
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x557411b33e30;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b34900, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b34900, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b34900, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b34900, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b34900, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b34900, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b34900, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b34900, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b34900, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b34900, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b34900, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b34900, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b34900, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b34900, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b34900, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b34900, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557411b34480_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_0x557411b33e30;
T_4 ;
    %wait E_0x557411b34080;
    %load/vec4 v0x557411b34830_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x557411b34480_0;
    %load/vec4 v0x557411b34770_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x557411b341f0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b34900, 4, 0;
    %jmp T_4.18;
T_4.2 ;
    %load/vec4 v0x557411b34de0_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b34900, 4, 0;
    %jmp T_4.18;
T_4.3 ;
    %load/vec4 v0x557411b34de0_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b34900, 4, 0;
    %jmp T_4.18;
T_4.4 ;
    %load/vec4 v0x557411b34de0_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b34900, 4, 0;
    %jmp T_4.18;
T_4.5 ;
    %load/vec4 v0x557411b34de0_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b34900, 4, 0;
    %jmp T_4.18;
T_4.6 ;
    %load/vec4 v0x557411b34de0_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b34900, 4, 0;
    %jmp T_4.18;
T_4.7 ;
    %load/vec4 v0x557411b34de0_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b34900, 4, 0;
    %jmp T_4.18;
T_4.8 ;
    %load/vec4 v0x557411b34de0_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b34900, 4, 0;
    %jmp T_4.18;
T_4.9 ;
    %load/vec4 v0x557411b34de0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b34900, 4, 0;
    %jmp T_4.18;
T_4.10 ;
    %load/vec4 v0x557411b34de0_0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b34900, 4, 0;
    %jmp T_4.18;
T_4.11 ;
    %load/vec4 v0x557411b34de0_0;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b34900, 4, 0;
    %jmp T_4.18;
T_4.12 ;
    %load/vec4 v0x557411b34de0_0;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b34900, 4, 0;
    %jmp T_4.18;
T_4.13 ;
    %load/vec4 v0x557411b34de0_0;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b34900, 4, 0;
    %jmp T_4.18;
T_4.14 ;
    %load/vec4 v0x557411b34de0_0;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b34900, 4, 0;
    %jmp T_4.18;
T_4.15 ;
    %load/vec4 v0x557411b34de0_0;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b34900, 4, 0;
    %jmp T_4.18;
T_4.16 ;
    %load/vec4 v0x557411b34de0_0;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b34900, 4, 0;
    %jmp T_4.18;
T_4.18 ;
    %pop/vec4 1;
    %load/vec4 v0x557411b34770_0;
    %store/vec4 v0x557411b34480_0, 0, 32;
    %vpi_call 8 54 "$display", "write_back,dest=  %b %b", v0x557411b34de0_0, v0x557411b341f0_0 {0 0 0};
T_4.0 ;
    %load/vec4 v0x557411b342d0_0;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_4.22, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_4.26, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_4.27, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_4.28, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_4.34, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557411b34560_0, 0, 32;
    %jmp T_4.36;
T_4.19 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x557411b34900, 4;
    %store/vec4 v0x557411b34560_0, 0, 32;
    %jmp T_4.36;
T_4.20 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x557411b34900, 4;
    %store/vec4 v0x557411b34560_0, 0, 32;
    %jmp T_4.36;
T_4.21 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x557411b34900, 4;
    %store/vec4 v0x557411b34560_0, 0, 32;
    %jmp T_4.36;
T_4.22 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x557411b34900, 4;
    %store/vec4 v0x557411b34560_0, 0, 32;
    %jmp T_4.36;
T_4.23 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x557411b34900, 4;
    %store/vec4 v0x557411b34560_0, 0, 32;
    %jmp T_4.36;
T_4.24 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x557411b34900, 4;
    %store/vec4 v0x557411b34560_0, 0, 32;
    %jmp T_4.36;
T_4.25 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x557411b34900, 4;
    %store/vec4 v0x557411b34560_0, 0, 32;
    %jmp T_4.36;
T_4.26 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x557411b34900, 4;
    %store/vec4 v0x557411b34560_0, 0, 32;
    %jmp T_4.36;
T_4.27 ;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x557411b34900, 4;
    %store/vec4 v0x557411b34560_0, 0, 32;
    %jmp T_4.36;
T_4.28 ;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x557411b34900, 4;
    %store/vec4 v0x557411b34560_0, 0, 32;
    %jmp T_4.36;
T_4.29 ;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x557411b34900, 4;
    %store/vec4 v0x557411b34560_0, 0, 32;
    %jmp T_4.36;
T_4.30 ;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x557411b34900, 4;
    %store/vec4 v0x557411b34560_0, 0, 32;
    %jmp T_4.36;
T_4.31 ;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x557411b34900, 4;
    %store/vec4 v0x557411b34560_0, 0, 32;
    %jmp T_4.36;
T_4.32 ;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x557411b34900, 4;
    %store/vec4 v0x557411b34560_0, 0, 32;
    %jmp T_4.36;
T_4.33 ;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x557411b34900, 4;
    %store/vec4 v0x557411b34560_0, 0, 32;
    %jmp T_4.36;
T_4.34 ;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x557411b34900, 4;
    %store/vec4 v0x557411b34560_0, 0, 32;
    %jmp T_4.36;
T_4.36 ;
    %pop/vec4 1;
    %load/vec4 v0x557411b34390_0;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_4.37, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_4.38, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_4.39, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_4.40, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_4.41, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_4.42, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_4.43, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_4.44, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_4.45, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_4.46, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_4.47, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_4.48, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_4.49, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_4.50, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_4.51, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_4.52, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557411b34690_0, 0, 32;
    %jmp T_4.54;
T_4.37 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x557411b34900, 4;
    %store/vec4 v0x557411b34690_0, 0, 32;
    %jmp T_4.54;
T_4.38 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x557411b34900, 4;
    %store/vec4 v0x557411b34690_0, 0, 32;
    %jmp T_4.54;
T_4.39 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x557411b34900, 4;
    %store/vec4 v0x557411b34690_0, 0, 32;
    %jmp T_4.54;
T_4.40 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x557411b34900, 4;
    %store/vec4 v0x557411b34690_0, 0, 32;
    %jmp T_4.54;
T_4.41 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x557411b34900, 4;
    %store/vec4 v0x557411b34690_0, 0, 32;
    %jmp T_4.54;
T_4.42 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x557411b34900, 4;
    %store/vec4 v0x557411b34690_0, 0, 32;
    %jmp T_4.54;
T_4.43 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x557411b34900, 4;
    %store/vec4 v0x557411b34690_0, 0, 32;
    %jmp T_4.54;
T_4.44 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x557411b34900, 4;
    %store/vec4 v0x557411b34690_0, 0, 32;
    %jmp T_4.54;
T_4.45 ;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x557411b34900, 4;
    %store/vec4 v0x557411b34690_0, 0, 32;
    %jmp T_4.54;
T_4.46 ;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x557411b34900, 4;
    %store/vec4 v0x557411b34690_0, 0, 32;
    %jmp T_4.54;
T_4.47 ;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x557411b34900, 4;
    %store/vec4 v0x557411b34690_0, 0, 32;
    %jmp T_4.54;
T_4.48 ;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x557411b34900, 4;
    %store/vec4 v0x557411b34690_0, 0, 32;
    %jmp T_4.54;
T_4.49 ;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x557411b34900, 4;
    %store/vec4 v0x557411b34690_0, 0, 32;
    %jmp T_4.54;
T_4.50 ;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x557411b34900, 4;
    %store/vec4 v0x557411b34690_0, 0, 32;
    %jmp T_4.54;
T_4.51 ;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x557411b34900, 4;
    %store/vec4 v0x557411b34690_0, 0, 32;
    %jmp T_4.54;
T_4.52 ;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x557411b34900, 4;
    %store/vec4 v0x557411b34690_0, 0, 32;
    %jmp T_4.54;
T_4.54 ;
    %pop/vec4 1;
    %vpi_call 8 94 "$display", "out1,out2,addr2,addr3= %d %d %d %d", v0x557411b34560_0, v0x557411b34690_0, v0x557411b342d0_0, v0x557411b34390_0 {0 0 0};
    %vpi_call 8 95 "$display", "\012registers:\012 s0=%b t0=%b\012 s1=%b t1=%b\012 s2=%b t2=%b\012 s3=%b t3=%b\012 s4=%b t4=%b\012 s5=%b t5=%b\012 s6=%b t6=%b\012 s7=%b t7=%b\012", &A<v0x557411b34900, 8>, &A<v0x557411b34900, 9>, &A<v0x557411b34900, 10>, &A<v0x557411b34900, 11>, &A<v0x557411b34900, 12>, &A<v0x557411b34900, 13>, &A<v0x557411b34900, 14>, &A<v0x557411b34900, 15>, &A<v0x557411b34900, 16>, &A<v0x557411b34900, 17>, &A<v0x557411b34900, 18>, &A<v0x557411b34900, 19>, &A<v0x557411b34900, 20>, &A<v0x557411b34900, 21>, &A<v0x557411b34900, 22>, &A<v0x557411b34900, 23> {0 0 0};
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x557411b33bc0;
T_5 ;
    %wait E_0x557411b15850;
    %vpi_call 7 11 "$display", "\012write_back = %b\012", v0x557411b355e0_0 {0 0 0};
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x557411b357d0;
T_6 ;
    %wait E_0x557411b35a20;
    %load/vec4 v0x557411b35d80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %jmp T_6.2;
T_6.0 ;
    %load/vec4 v0x557411b35ab0_0;
    %store/vec4 v0x557411b35cc0_0, 0, 32;
    %jmp T_6.2;
T_6.1 ;
    %load/vec4 v0x557411b35be0_0;
    %store/vec4 v0x557411b35cc0_0, 0, 32;
    %jmp T_6.2;
T_6.2 ;
    %pop/vec4 1;
    %vpi_call 9 10 "$display", "mux2\012d1, d2 = %b, %b out = %b sel = %b", v0x557411b35ab0_0, v0x557411b35be0_0, v0x557411b35cc0_0, v0x557411b35d80_0 {0 0 0};
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x557411b35eb0;
T_7 ;
    %wait E_0x557411b36100;
    %load/vec4 v0x557411b36180_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %jmp T_7.2;
T_7.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x557411b36320_0, 0, 4;
    %jmp T_7.2;
T_7.1 ;
    %load/vec4 v0x557411b36260_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %jmp T_7.6;
T_7.3 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x557411b36320_0, 0, 4;
    %jmp T_7.6;
T_7.4 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x557411b36320_0, 0, 4;
    %jmp T_7.6;
T_7.5 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x557411b36320_0, 0, 4;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %jmp T_7.2;
T_7.2 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x557411b36490;
T_8 ;
    %wait E_0x557411b36710;
    %load/vec4 v0x557411b36970_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %jmp T_8.3;
T_8.0 ;
    %load/vec4 v0x557411b36780_0;
    %load/vec4 v0x557411b368b0_0;
    %add;
    %store/vec4 v0x557411b36a70_0, 0, 32;
    %jmp T_8.3;
T_8.1 ;
    %load/vec4 v0x557411b36780_0;
    %load/vec4 v0x557411b368b0_0;
    %sub;
    %store/vec4 v0x557411b36a70_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x557411b36780_0;
    %load/vec4 v0x557411b368b0_0;
    %mul;
    %store/vec4 v0x557411b36a70_0, 0, 32;
    %vpi_call 11 11 "$display", "\011+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++" {0 0 0};
    %jmp T_8.3;
T_8.3 ;
    %pop/vec4 1;
    %vpi_call 11 14 "$display", "ALUOUT, a, b = %d, %d,%d", v0x557411b36a70_0, v0x557411b36780_0, v0x557411b368b0_0 {0 0 0};
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x557411b36bc0;
T_9 ;
    %wait E_0x557411b36da0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b37a30, 4, 0;
    %pushi/vec4 2, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b37a30, 4, 0;
    %pushi/vec4 3, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b37a30, 4, 0;
    %pushi/vec4 4, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b37a30, 4, 0;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b37a30, 4, 0;
    %pushi/vec4 6, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b37a30, 4, 0;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b37a30, 4, 0;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b37a30, 4, 0;
    %pushi/vec4 9, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b37a30, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b37c10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b37c10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b37c10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b37c10, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b37c10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b37c10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b37c10, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b37c10, 4, 0;
    %pushi/vec4 1, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b37c10, 4, 0;
    %load/vec4 v0x557411b38070_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x557411b38110_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x557411b36f00_0;
    %dup/vec4;
    %pushi/vec4 512, 0, 32;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 516, 0, 32;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 520, 0, 32;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 524, 0, 32;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 528, 0, 32;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 532, 0, 32;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 536, 0, 32;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 540, 0, 32;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 544, 0, 32;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 32;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 772, 0, 32;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 776, 0, 32;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %dup/vec4;
    %pushi/vec4 780, 0, 32;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 784, 0, 32;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %dup/vec4;
    %pushi/vec4 788, 0, 32;
    %cmp/u;
    %jmp/1 T_9.16, 6;
    %dup/vec4;
    %pushi/vec4 792, 0, 32;
    %cmp/u;
    %jmp/1 T_9.17, 6;
    %dup/vec4;
    %pushi/vec4 796, 0, 32;
    %cmp/u;
    %jmp/1 T_9.18, 6;
    %dup/vec4;
    %pushi/vec4 800, 0, 32;
    %cmp/u;
    %jmp/1 T_9.19, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557411b37950_0, 0, 32;
    %jmp T_9.21;
T_9.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x557411b37a30, 4;
    %store/vec4 v0x557411b37950_0, 0, 32;
    %jmp T_9.21;
T_9.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x557411b37a30, 4;
    %store/vec4 v0x557411b37950_0, 0, 32;
    %jmp T_9.21;
T_9.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x557411b37a30, 4;
    %store/vec4 v0x557411b37950_0, 0, 32;
    %jmp T_9.21;
T_9.5 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x557411b37a30, 4;
    %store/vec4 v0x557411b37950_0, 0, 32;
    %jmp T_9.21;
T_9.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x557411b37a30, 4;
    %store/vec4 v0x557411b37950_0, 0, 32;
    %jmp T_9.21;
T_9.7 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x557411b37a30, 4;
    %store/vec4 v0x557411b37950_0, 0, 32;
    %jmp T_9.21;
T_9.8 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x557411b37a30, 4;
    %store/vec4 v0x557411b37950_0, 0, 32;
    %jmp T_9.21;
T_9.9 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x557411b37a30, 4;
    %store/vec4 v0x557411b37950_0, 0, 32;
    %jmp T_9.21;
T_9.10 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x557411b37a30, 4;
    %store/vec4 v0x557411b37950_0, 0, 32;
    %jmp T_9.21;
T_9.11 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x557411b37c10, 4;
    %store/vec4 v0x557411b37950_0, 0, 32;
    %jmp T_9.21;
T_9.12 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x557411b37c10, 4;
    %store/vec4 v0x557411b37950_0, 0, 32;
    %jmp T_9.21;
T_9.13 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x557411b37c10, 4;
    %store/vec4 v0x557411b37950_0, 0, 32;
    %jmp T_9.21;
T_9.14 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x557411b37c10, 4;
    %store/vec4 v0x557411b37950_0, 0, 32;
    %jmp T_9.21;
T_9.15 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x557411b37c10, 4;
    %store/vec4 v0x557411b37950_0, 0, 32;
    %jmp T_9.21;
T_9.16 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x557411b37c10, 4;
    %store/vec4 v0x557411b37950_0, 0, 32;
    %jmp T_9.21;
T_9.17 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x557411b37c10, 4;
    %store/vec4 v0x557411b37950_0, 0, 32;
    %jmp T_9.21;
T_9.18 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x557411b37c10, 4;
    %store/vec4 v0x557411b37950_0, 0, 32;
    %jmp T_9.21;
T_9.19 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x557411b37c10, 4;
    %store/vec4 v0x557411b37950_0, 0, 32;
    %jmp T_9.21;
T_9.21 ;
    %pop/vec4 1;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x557411b38110_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x557411b38070_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.22, 8;
    %load/vec4 v0x557411b36f00_0;
    %dup/vec4;
    %pushi/vec4 256, 0, 32;
    %cmp/u;
    %jmp/1 T_9.24, 6;
    %dup/vec4;
    %pushi/vec4 260, 0, 32;
    %cmp/u;
    %jmp/1 T_9.25, 6;
    %dup/vec4;
    %pushi/vec4 264, 0, 32;
    %cmp/u;
    %jmp/1 T_9.26, 6;
    %dup/vec4;
    %pushi/vec4 268, 0, 32;
    %cmp/u;
    %jmp/1 T_9.27, 6;
    %dup/vec4;
    %pushi/vec4 272, 0, 32;
    %cmp/u;
    %jmp/1 T_9.28, 6;
    %dup/vec4;
    %pushi/vec4 276, 0, 32;
    %cmp/u;
    %jmp/1 T_9.29, 6;
    %dup/vec4;
    %pushi/vec4 280, 0, 32;
    %cmp/u;
    %jmp/1 T_9.30, 6;
    %dup/vec4;
    %pushi/vec4 284, 0, 32;
    %cmp/u;
    %jmp/1 T_9.31, 6;
    %dup/vec4;
    %pushi/vec4 288, 0, 32;
    %cmp/u;
    %jmp/1 T_9.32, 6;
    %load/vec4 v0x557411b37890_0;
    %store/vec4 v0x557411b37950_0, 0, 32;
    %jmp T_9.34;
T_9.24 ;
    %load/vec4 v0x557411b37890_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b37e40, 4, 0;
    %jmp T_9.34;
T_9.25 ;
    %load/vec4 v0x557411b37890_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b37e40, 4, 0;
    %jmp T_9.34;
T_9.26 ;
    %load/vec4 v0x557411b37890_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b37e40, 4, 0;
    %jmp T_9.34;
T_9.27 ;
    %load/vec4 v0x557411b37890_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b37e40, 4, 0;
    %jmp T_9.34;
T_9.28 ;
    %load/vec4 v0x557411b37890_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b37e40, 4, 0;
    %jmp T_9.34;
T_9.29 ;
    %load/vec4 v0x557411b37890_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b37e40, 4, 0;
    %jmp T_9.34;
T_9.30 ;
    %load/vec4 v0x557411b37890_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b37e40, 4, 0;
    %jmp T_9.34;
T_9.31 ;
    %load/vec4 v0x557411b37890_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b37e40, 4, 0;
    %jmp T_9.34;
T_9.32 ;
    %load/vec4 v0x557411b37890_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x557411b37e40, 4, 0;
    %jmp T_9.34;
T_9.34 ;
    %pop/vec4 1;
T_9.22 ;
T_9.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x557411b37e40, 4;
    %store/vec4 v0x557411b36fe0_0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x557411b37e40, 4;
    %store/vec4 v0x557411b370a0_0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x557411b37e40, 4;
    %store/vec4 v0x557411b37190_0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x557411b37e40, 4;
    %store/vec4 v0x557411b37270_0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x557411b37e40, 4;
    %store/vec4 v0x557411b373a0_0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x557411b37e40, 4;
    %store/vec4 v0x557411b37480_0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x557411b37e40, 4;
    %store/vec4 v0x557411b37560_0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x557411b37e40, 4;
    %store/vec4 v0x557411b37640_0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x557411b37e40, 4;
    %store/vec4 v0x557411b377b0_0, 0, 32;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x557411b38360;
T_10 ;
    %wait E_0x557411b385e0;
    %load/vec4 v0x557411b38920_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %jmp T_10.2;
T_10.0 ;
    %load/vec4 v0x557411b38660_0;
    %store/vec4 v0x557411b38800_0, 0, 32;
    %jmp T_10.2;
T_10.1 ;
    %load/vec4 v0x557411b38740_0;
    %store/vec4 v0x557411b38800_0, 0, 32;
    %jmp T_10.2;
T_10.2 ;
    %pop/vec4 1;
    %vpi_call 9 22 "$display", "mux3\012d1, d2 = %b, %b out = %b sel = %b", v0x557411b38660_0, v0x557411b38740_0, v0x557411b38800_0, v0x557411b38920_0 {0 0 0};
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x557411b11340;
T_11 ;
    %wait E_0x557411aa88c0;
    %vpi_call 3 31 "$display", "pc = %d , instruction = %b , Aluop=%b , Aluout = %b , MemR = %b , MemW = %b , RegW = %b,\012MemToReg = %b , alusrc = %b, regdest = %b ,\012dest = %b , address1 = %b , address2 = %b , out1 = %b ,\012out2 = %b ,signExtended = %b , b = %b ,c_line = %b,\012out_alu = %b, data_out_mem = %b, write_back = %b\012", v0x557411b39f00_0, v0x557411b39bb0_0, &PV<v0x557411b39bb0_0, 26, 6>, v0x557411b38a30_0, v0x557411b38b60_0, v0x557411b38d60_0, v0x557411b38e50_0, v0x557411b38c70_0, v0x557411b390c0_0, v0x557411b39fc0_0, v0x557411b39af0_0, &PV<v0x557411b39bb0_0, 21, 5>, &PV<v0x557411b39bb0_0, 16, 5>, v0x557411b39cc0_0, v0x557411b39d80_0, v0x557411b3a060_0, v0x557411b391b0_0, v0x557411b39300_0, v0x557411b39e40_0, v0x557411b39a00_0, v0x557411b3a120_0 {0 0 0};
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x557411b111b0;
T_12 ;
    %vpi_call 2 22 "$dumpfile", "mip3x3m.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x557411b111b0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557411b3a360_0, 0, 1;
    %pushi/vec4 4294967292, 0, 32;
    %store/vec4 v0x557411b3ae40_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 182, 0, 32;
T_12.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_12.1, 5;
    %jmp/1 T_12.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 10000, 0;
    %load/vec4 v0x557411b3a360_0;
    %inv;
    %store/vec4 v0x557411b3a360_0, 0, 1;
    %jmp T_12.0;
T_12.1 ;
    %pop/vec4 1;
    %end;
    .thread T_12;
    .scope S_0x557411b111b0;
T_13 ;
    %wait E_0x557411aaacb0;
    %load/vec4 v0x557411b3ae40_0;
    %cmpi/ne 356, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v0x557411b3ae40_0;
    %addi 4, 0, 32;
    %store/vec4 v0x557411b3ae40_0, 0, 32;
T_13.0 ;
    %vpi_call 2 30 "$display", "%d \011%d \011%d\012%d \011%d \011%d\012%d \011%d \011%d\012", v0x557411b3a440_0, v0x557411b3a550_0, v0x557411b3a640_0, v0x557411b3a750_0, v0x557411b3a8b0_0, v0x557411b3a9c0_0, v0x557411b3aad0_0, v0x557411b3abe0_0, v0x557411b3ad30_0 {0 0 0};
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "Test_Bench.v";
    "main.v";
    "Instruction_memory.v";
    "Control_Unit.v";
    "Mux1.v";
    "Decoder.v";
    "Register.v";
    "Mux2.v";
    "ALU_Control_Unit.v";
    "ALU_Main.v";
    "Main_memory.v";
