
*** Running vivado
    with args -log wrapper_2.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source wrapper_2.tcl -notrace



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source wrapper_2.tcl -notrace
Command: link_design -top wrapper_2 -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1000.035 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/marti/Desktop/Uni/5 ano/2 semestre/CR/guiao 4/exe4/exe4.srcs/constrs_1/imports/CR/Nexys4_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/Users/marti/Desktop/Uni/5 ano/2 semestre/CR/guiao 4/exe4/exe4.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/marti/Desktop/Uni/5 ano/2 semestre/CR/guiao 4/exe4/exe4.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [C:/Users/marti/Desktop/Uni/5 ano/2 semestre/CR/guiao 4/exe4/exe4.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/marti/Desktop/Uni/5 ano/2 semestre/CR/guiao 4/exe4/exe4.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Users/marti/Desktop/Uni/5 ano/2 semestre/CR/guiao 4/exe4/exe4.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/marti/Desktop/Uni/5 ano/2 semestre/CR/guiao 4/exe4/exe4.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Users/marti/Desktop/Uni/5 ano/2 semestre/CR/guiao 4/exe4/exe4.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/marti/Desktop/Uni/5 ano/2 semestre/CR/guiao 4/exe4/exe4.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/Users/marti/Desktop/Uni/5 ano/2 semestre/CR/guiao 4/exe4/exe4.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/marti/Desktop/Uni/5 ano/2 semestre/CR/guiao 4/exe4/exe4.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/Users/marti/Desktop/Uni/5 ano/2 semestre/CR/guiao 4/exe4/exe4.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/marti/Desktop/Uni/5 ano/2 semestre/CR/guiao 4/exe4/exe4.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/marti/Desktop/Uni/5 ano/2 semestre/CR/guiao 4/exe4/exe4.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/marti/Desktop/Uni/5 ano/2 semestre/CR/guiao 4/exe4/exe4.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/marti/Desktop/Uni/5 ano/2 semestre/CR/guiao 4/exe4/exe4.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/marti/Desktop/Uni/5 ano/2 semestre/CR/guiao 4/exe4/exe4.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/marti/Desktop/Uni/5 ano/2 semestre/CR/guiao 4/exe4/exe4.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/marti/Desktop/Uni/5 ano/2 semestre/CR/guiao 4/exe4/exe4.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/marti/Desktop/Uni/5 ano/2 semestre/CR/guiao 4/exe4/exe4.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/marti/Desktop/Uni/5 ano/2 semestre/CR/guiao 4/exe4/exe4.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [C:/Users/marti/Desktop/Uni/5 ano/2 semestre/CR/guiao 4/exe4/exe4.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/marti/Desktop/Uni/5 ano/2 semestre/CR/guiao 4/exe4/exe4.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [C:/Users/marti/Desktop/Uni/5 ano/2 semestre/CR/guiao 4/exe4/exe4.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/marti/Desktop/Uni/5 ano/2 semestre/CR/guiao 4/exe4/exe4.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [C:/Users/marti/Desktop/Uni/5 ano/2 semestre/CR/guiao 4/exe4/exe4.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/marti/Desktop/Uni/5 ano/2 semestre/CR/guiao 4/exe4/exe4.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[6]'. [C:/Users/marti/Desktop/Uni/5 ano/2 semestre/CR/guiao 4/exe4/exe4.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/marti/Desktop/Uni/5 ano/2 semestre/CR/guiao 4/exe4/exe4.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [C:/Users/marti/Desktop/Uni/5 ano/2 semestre/CR/guiao 4/exe4/exe4.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/marti/Desktop/Uni/5 ano/2 semestre/CR/guiao 4/exe4/exe4.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[7]'. [C:/Users/marti/Desktop/Uni/5 ano/2 semestre/CR/guiao 4/exe4/exe4.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/marti/Desktop/Uni/5 ano/2 semestre/CR/guiao 4/exe4/exe4.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [C:/Users/marti/Desktop/Uni/5 ano/2 semestre/CR/guiao 4/exe4/exe4.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/marti/Desktop/Uni/5 ano/2 semestre/CR/guiao 4/exe4/exe4.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[8]'. [C:/Users/marti/Desktop/Uni/5 ano/2 semestre/CR/guiao 4/exe4/exe4.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/marti/Desktop/Uni/5 ano/2 semestre/CR/guiao 4/exe4/exe4.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [C:/Users/marti/Desktop/Uni/5 ano/2 semestre/CR/guiao 4/exe4/exe4.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/marti/Desktop/Uni/5 ano/2 semestre/CR/guiao 4/exe4/exe4.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[9]'. [C:/Users/marti/Desktop/Uni/5 ano/2 semestre/CR/guiao 4/exe4/exe4.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/marti/Desktop/Uni/5 ano/2 semestre/CR/guiao 4/exe4/exe4.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [C:/Users/marti/Desktop/Uni/5 ano/2 semestre/CR/guiao 4/exe4/exe4.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/marti/Desktop/Uni/5 ano/2 semestre/CR/guiao 4/exe4/exe4.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[10]'. [C:/Users/marti/Desktop/Uni/5 ano/2 semestre/CR/guiao 4/exe4/exe4.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/marti/Desktop/Uni/5 ano/2 semestre/CR/guiao 4/exe4/exe4.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [C:/Users/marti/Desktop/Uni/5 ano/2 semestre/CR/guiao 4/exe4/exe4.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/marti/Desktop/Uni/5 ano/2 semestre/CR/guiao 4/exe4/exe4.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[11]'. [C:/Users/marti/Desktop/Uni/5 ano/2 semestre/CR/guiao 4/exe4/exe4.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/marti/Desktop/Uni/5 ano/2 semestre/CR/guiao 4/exe4/exe4.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [C:/Users/marti/Desktop/Uni/5 ano/2 semestre/CR/guiao 4/exe4/exe4.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/marti/Desktop/Uni/5 ano/2 semestre/CR/guiao 4/exe4/exe4.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[12]'. [C:/Users/marti/Desktop/Uni/5 ano/2 semestre/CR/guiao 4/exe4/exe4.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/marti/Desktop/Uni/5 ano/2 semestre/CR/guiao 4/exe4/exe4.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [C:/Users/marti/Desktop/Uni/5 ano/2 semestre/CR/guiao 4/exe4/exe4.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/marti/Desktop/Uni/5 ano/2 semestre/CR/guiao 4/exe4/exe4.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[13]'. [C:/Users/marti/Desktop/Uni/5 ano/2 semestre/CR/guiao 4/exe4/exe4.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/marti/Desktop/Uni/5 ano/2 semestre/CR/guiao 4/exe4/exe4.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [C:/Users/marti/Desktop/Uni/5 ano/2 semestre/CR/guiao 4/exe4/exe4.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/marti/Desktop/Uni/5 ano/2 semestre/CR/guiao 4/exe4/exe4.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[14]'. [C:/Users/marti/Desktop/Uni/5 ano/2 semestre/CR/guiao 4/exe4/exe4.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/marti/Desktop/Uni/5 ano/2 semestre/CR/guiao 4/exe4/exe4.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [C:/Users/marti/Desktop/Uni/5 ano/2 semestre/CR/guiao 4/exe4/exe4.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/marti/Desktop/Uni/5 ano/2 semestre/CR/guiao 4/exe4/exe4.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[15]'. [C:/Users/marti/Desktop/Uni/5 ano/2 semestre/CR/guiao 4/exe4/exe4.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/marti/Desktop/Uni/5 ano/2 semestre/CR/guiao 4/exe4/exe4.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnL'. [C:/Users/marti/Desktop/Uni/5 ano/2 semestre/CR/guiao 4/exe4/exe4.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:202]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/marti/Desktop/Uni/5 ano/2 semestre/CR/guiao 4/exe4/exe4.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:202]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btnL'. [C:/Users/marti/Desktop/Uni/5 ano/2 semestre/CR/guiao 4/exe4/exe4.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:203]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/marti/Desktop/Uni/5 ano/2 semestre/CR/guiao 4/exe4/exe4.srcs/constrs_1/imports/CR/Nexys4_Master.xdc:203]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/marti/Desktop/Uni/5 ano/2 semestre/CR/guiao 4/exe4/exe4.srcs/constrs_1/imports/CR/Nexys4_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1000.035 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 34 Warnings, 34 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1000.035 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1000.035 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1c5bb1825

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1267.828 ; gain = 267.793

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 14d26ede2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 1477.363 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 2 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 14d26ede2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.097 . Memory (MB): peak = 1477.363 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 18b7edd76

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.114 . Memory (MB): peak = 1477.363 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 18b7edd76

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.128 . Memory (MB): peak = 1477.363 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 18b7edd76

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.131 . Memory (MB): peak = 1477.363 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 18b7edd76

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.137 . Memory (MB): peak = 1477.363 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               2  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1477.363 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1609308f8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.159 . Memory (MB): peak = 1477.363 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1609308f8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1477.363 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1609308f8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1477.363 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1477.363 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1609308f8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1477.363 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 34 Warnings, 34 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1477.363 ; gain = 477.328
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1477.363 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/marti/Desktop/Uni/5 ano/2 semestre/CR/guiao 4/exe4/exe4.runs/impl_1/wrapper_2_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file wrapper_2_drc_opted.rpt -pb wrapper_2_drc_opted.pb -rpx wrapper_2_drc_opted.rpx
Command: report_drc -file wrapper_2_drc_opted.rpt -pb wrapper_2_drc_opted.pb -rpx wrapper_2_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/marti/Desktop/Uni/5 ano/2 semestre/CR/guiao 4/exe4/exe4.runs/impl_1/wrapper_2_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1522.445 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: cb278ba1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1522.445 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1522.445 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 55cd3a91

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.985 . Memory (MB): peak = 1522.445 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: e3e4c7aa

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1522.445 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: e3e4c7aa

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1522.445 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: e3e4c7aa

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1522.445 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: be658531

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1522.445 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 56f6065d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1522.445 ; gain = 0.000

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 6 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 0 new cell, deleted 2 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1522.445 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              2  |                     2  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              2  |                     2  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: b349c820

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1522.445 ; gain = 0.000
Phase 2.3 Global Placement Core | Checksum: 8b80810a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1522.445 ; gain = 0.000
Phase 2 Global Placement | Checksum: 8b80810a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1522.445 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 114a0b972

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1522.445 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ab9e9ad1

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1522.445 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: b1560d87

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1522.445 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 11fa82b9d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1522.445 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 16b68998b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1522.445 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 12a64490a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1522.445 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: d4322700

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1522.445 ; gain = 0.000
Phase 3 Detail Placement | Checksum: d4322700

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1522.445 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f262e916

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.763 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 16b757679

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 1522.445 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 177ba0b16

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1522.445 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: f262e916

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1522.445 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.763. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1522.445 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1b04d760c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1522.445 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b04d760c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1522.445 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1b04d760c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1522.445 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1b04d760c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1522.445 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1522.445 ; gain = 0.000

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1522.445 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1abbf1211

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1522.445 ; gain = 0.000
Ending Placer Task | Checksum: ddc029c4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1522.445 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 34 Warnings, 34 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1522.445 ; gain = 1.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.119 . Memory (MB): peak = 1522.445 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/marti/Desktop/Uni/5 ano/2 semestre/CR/guiao 4/exe4/exe4.runs/impl_1/wrapper_2_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file wrapper_2_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1522.445 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file wrapper_2_utilization_placed.rpt -pb wrapper_2_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file wrapper_2_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1522.445 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 34 Warnings, 34 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.127 . Memory (MB): peak = 1527.012 ; gain = 4.566
INFO: [Common 17-1381] The checkpoint 'C:/Users/marti/Desktop/Uni/5 ano/2 semestre/CR/guiao 4/exe4/exe4.runs/impl_1/wrapper_2_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 1c58eff4 ConstDB: 0 ShapeSum: c16739d0 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: c04d9135

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 1642.137 ; gain = 106.109
Post Restoration Checksum: NetGraph: be919b5b NumContArr: 1bbf5da Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: c04d9135

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 1642.137 ; gain = 106.109

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: c04d9135

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 1648.371 ; gain = 112.344

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: c04d9135

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 1648.371 ; gain = 112.344
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 107a38ee9

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1661.941 ; gain = 125.914
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.807  | TNS=0.000  | WHS=-0.126 | THS=-1.429 |

Phase 2 Router Initialization | Checksum: 168c01848

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1661.941 ; gain = 125.914

Router Utilization Summary
  Global Vertical Routing Utilization    = 8.70436e-05 %
  Global Horizontal Routing Utilization  = 7.10429e-05 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 423
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 421
  Number of Partially Routed Nets     = 2
  Number of Node Overlaps             = 1


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 168c01848

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1665.547 ; gain = 129.520
Phase 3 Initial Routing | Checksum: 20f35cbc8

Time (s): cpu = 00:00:35 ; elapsed = 00:00:30 . Memory (MB): peak = 1665.547 ; gain = 129.520

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.410  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 191ed5c65

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 1665.547 ; gain = 129.520
Phase 4 Rip-up And Reroute | Checksum: 191ed5c65

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 1665.547 ; gain = 129.520

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 190acd4a2

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 1665.547 ; gain = 129.520
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.489  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 190acd4a2

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 1665.547 ; gain = 129.520

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 190acd4a2

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 1665.547 ; gain = 129.520
Phase 5 Delay and Skew Optimization | Checksum: 190acd4a2

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 1665.547 ; gain = 129.520

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1fbeec6ef

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 1665.547 ; gain = 129.520
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.489  | TNS=0.000  | WHS=0.140  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1c0c519cc

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 1665.547 ; gain = 129.520
Phase 6 Post Hold Fix | Checksum: 1c0c519cc

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 1665.547 ; gain = 129.520

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0498324 %
  Global Horizontal Routing Utilization  = 0.0367292 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 18d1e087e

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 1665.547 ; gain = 129.520

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 18d1e087e

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 1665.547 ; gain = 129.520

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1ee92639b

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 1665.547 ; gain = 129.520

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.489  | TNS=0.000  | WHS=0.140  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1ee92639b

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 1665.547 ; gain = 129.520
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:36 ; elapsed = 00:00:31 . Memory (MB): peak = 1665.547 ; gain = 129.520

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 34 Warnings, 34 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1665.547 ; gain = 138.535
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.117 . Memory (MB): peak = 1675.102 ; gain = 9.555
INFO: [Common 17-1381] The checkpoint 'C:/Users/marti/Desktop/Uni/5 ano/2 semestre/CR/guiao 4/exe4/exe4.runs/impl_1/wrapper_2_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file wrapper_2_drc_routed.rpt -pb wrapper_2_drc_routed.pb -rpx wrapper_2_drc_routed.rpx
Command: report_drc -file wrapper_2_drc_routed.rpt -pb wrapper_2_drc_routed.pb -rpx wrapper_2_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/marti/Desktop/Uni/5 ano/2 semestre/CR/guiao 4/exe4/exe4.runs/impl_1/wrapper_2_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file wrapper_2_methodology_drc_routed.rpt -pb wrapper_2_methodology_drc_routed.pb -rpx wrapper_2_methodology_drc_routed.rpx
Command: report_methodology -file wrapper_2_methodology_drc_routed.rpt -pb wrapper_2_methodology_drc_routed.pb -rpx wrapper_2_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/marti/Desktop/Uni/5 ano/2 semestre/CR/guiao 4/exe4/exe4.runs/impl_1/wrapper_2_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file wrapper_2_power_routed.rpt -pb wrapper_2_power_summary_routed.pb -rpx wrapper_2_power_routed.rpx
Command: report_power -file wrapper_2_power_routed.rpt -pb wrapper_2_power_summary_routed.pb -rpx wrapper_2_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
97 Infos, 34 Warnings, 34 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file wrapper_2_route_status.rpt -pb wrapper_2_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file wrapper_2_timing_summary_routed.rpt -pb wrapper_2_timing_summary_routed.pb -rpx wrapper_2_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file wrapper_2_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file wrapper_2_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file wrapper_2_bus_skew_routed.rpt -pb wrapper_2_bus_skew_routed.pb -rpx wrapper_2_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Apr 17 19:25:39 2022...

*** Running vivado
    with args -log wrapper_2.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source wrapper_2.tcl -notrace



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source wrapper_2.tcl -notrace
Command: open_checkpoint wrapper_2_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 1001.371 ; gain = 0.000
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1001.371 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.149 . Memory (MB): peak = 1264.676 ; gain = 9.703
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.149 . Memory (MB): peak = 1264.676 ; gain = 9.703
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1264.676 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2020.2 (64-bit) build 3064766
open_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1264.676 ; gain = 263.305
Command: write_bitstream -force wrapper_2.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC PDRC-153] Gated clock check: Net controlunit/en_reg_i_2_n_0 is a gated clock net sourced by a combinational pin controlunit/en_reg_i_2/O, cell controlunit/en_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./wrapper_2.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:16 ; elapsed = 00:00:30 . Memory (MB): peak = 1763.062 ; gain = 498.387
INFO: [Common 17-206] Exiting Vivado at Sun Apr 17 19:26:55 2022...
