Analysis & Synthesis report for CPU
Tue Jun 17 17:34:15 2025
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for red_screen:rs|VRAM:VR|altsyncram:altsyncram_component|altsyncram_r9a1:auto_generated
 14. Source assignments for vga_test:inst_vga_test|FrameBuffer:FB|altsyncram:altsyncram_component|altsyncram_aoj1:auto_generated
 15. Parameter Settings for User Entity Instance: red_screen:rs|VRAM:VR|altsyncram:altsyncram_component
 16. Parameter Settings for User Entity Instance: vga_test:inst_vga_test|vga_sync:vga_sync_inst|vga_pll:vga_pll|altpll:altpll_component
 17. Parameter Settings for User Entity Instance: vga_test:inst_vga_test|FrameBuffer:FB|altsyncram:altsyncram_component
 18. Parameter Settings for Inferred Entity Instance: red_screen:rs|lpm_divide:Mod0
 19. altsyncram Parameter Settings by Entity Instance
 20. altpll Parameter Settings by Entity Instance
 21. Port Connectivity Checks: "ps2_receiver:PS2"
 22. Port Connectivity Checks: "vga_test:inst_vga_test|vga_sync:vga_sync_inst"
 23. Port Connectivity Checks: "contato1:C1"
 24. Post-Synthesis Netlist Statistics for Top Partition
 25. Elapsed Time Per Partition
 26. Analysis & Synthesis Messages
 27. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jun 17 17:34:15 2025       ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                      ; CPU                                         ;
; Top-level Entity Name              ; teste                                       ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 606                                         ;
;     Total combinational functions  ; 574                                         ;
;     Dedicated logic registers      ; 178                                         ;
; Total registers                    ; 178                                         ;
; Total pins                         ; 112                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 762,624                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; teste              ; CPU                ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Maximum processors allowed for parallel compilation                        ; All                ;                    ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-12        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                           ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                             ; Library ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------+---------+
; teste.v                          ; yes             ; User Verilog HDL File                  ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v                ;         ;
; contato1.v                       ; yes             ; User Verilog HDL File                  ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/contato1.v             ;         ;
; vga_sync.v                       ; yes             ; User Verilog HDL File                  ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/vga_sync.v             ;         ;
; vga_test.v                       ; yes             ; User Verilog HDL File                  ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/vga_test.v             ;         ;
; ps2_receiver.v                   ; yes             ; User Verilog HDL File                  ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ps2_receiver.v         ;         ;
; vga_pll.v                        ; yes             ; User Wizard-Generated File             ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/vga_pll.v              ;         ;
; FrameBuffer.v                    ; yes             ; User Wizard-Generated File             ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/FrameBuffer.v          ;         ;
; red_screen.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.v           ;         ;
; VRAM.v                           ; yes             ; User Wizard-Generated File             ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/VRAM.v                 ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                    ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc             ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                       ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                    ;         ;
; aglobal171.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                    ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                     ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc                        ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc                        ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                      ;         ;
; db/altsyncram_r9a1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_r9a1.tdf ;         ;
; framebuffer_red.mif              ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/framebuffer_red.mif    ;         ;
; db/decode_k8a.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/decode_k8a.tdf      ;         ;
; db/mux_cnb.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/mux_cnb.tdf         ;         ;
; altpll.tdf                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf                        ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_pll.inc                   ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratixii_pll.inc                 ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/cycloneii_pll.inc                 ;         ;
; db/vga_pll_altpll.v              ; yes             ; Auto-Generated Megafunction            ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/vga_pll_altpll.v    ;         ;
; db/altsyncram_aoj1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_aoj1.tdf ;         ;
; db/decode_lsa.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/decode_lsa.tdf      ;         ;
; db/decode_e8a.tdf                ; yes             ; Auto-Generated Megafunction            ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/decode_e8a.tdf      ;         ;
; db/mux_6nb.tdf                   ; yes             ; Auto-Generated Megafunction            ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/mux_6nb.tdf         ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_divide.tdf                    ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/abs_divider.inc                   ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                           ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sign_div_unsign.inc               ;         ;
; db/lpm_divide_cqo.tdf            ; yes             ; Auto-Generated Megafunction            ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/lpm_divide_cqo.tdf  ;         ;
; db/abs_divider_4dg.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/abs_divider_4dg.tdf ;         ;
; db/alt_u_div_7af.tdf             ; yes             ; Auto-Generated Megafunction            ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/alt_u_div_7af.tdf   ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/add_sub_7pc.tdf     ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/add_sub_8pc.tdf     ;         ;
; db/lpm_abs_j0a.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/lpm_abs_j0a.tdf     ;         ;
; db/lpm_abs_i0a.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/lpm_abs_i0a.tdf     ;         ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 606         ;
;                                             ;             ;
; Total combinational functions               ; 574         ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 213         ;
;     -- 3 input functions                    ; 109         ;
;     -- <=2 input functions                  ; 252         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 352         ;
;     -- arithmetic mode                      ; 222         ;
;                                             ;             ;
; Total registers                             ; 178         ;
;     -- Dedicated logic registers            ; 178         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 112         ;
; Total memory bits                           ; 762624      ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Total PLLs                                  ; 1           ;
;     -- PLLs                                 ; 1           ;
;                                             ;             ;
; Maximum fan-out node                        ; clock~input ;
; Maximum fan-out                             ; 230         ;
; Total fan-out                               ; 4211        ;
; Average fan-out                             ; 3.91        ;
+---------------------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                     ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                  ; Entity Name     ; Library Name ;
+------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |teste                                         ; 574 (1)             ; 178 (0)                   ; 762624      ; 0            ; 0       ; 0         ; 112  ; 0            ; |teste                                                                                                                               ; teste           ; work         ;
;    |contato1:C1|                               ; 28 (28)             ; 28 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|contato1:C1                                                                                                                   ; contato1        ; work         ;
;    |red_screen:rs|                             ; 435 (204)           ; 102 (96)                  ; 589824      ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|red_screen:rs                                                                                                                 ; red_screen      ; work         ;
;       |VRAM:VR|                                ; 53 (0)              ; 6 (0)                     ; 589824      ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|red_screen:rs|VRAM:VR                                                                                                         ; VRAM            ; work         ;
;          |altsyncram:altsyncram_component|     ; 53 (0)              ; 6 (0)                     ; 589824      ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|red_screen:rs|VRAM:VR|altsyncram:altsyncram_component                                                                         ; altsyncram      ; work         ;
;             |altsyncram_r9a1:auto_generated|   ; 53 (0)              ; 6 (6)                     ; 589824      ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|red_screen:rs|VRAM:VR|altsyncram:altsyncram_component|altsyncram_r9a1:auto_generated                                          ; altsyncram_r9a1 ; work         ;
;                |decode_k8a:rden_decode|        ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|red_screen:rs|VRAM:VR|altsyncram:altsyncram_component|altsyncram_r9a1:auto_generated|decode_k8a:rden_decode                   ; decode_k8a      ; work         ;
;                |mux_cnb:mux2|                  ; 45 (45)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|red_screen:rs|VRAM:VR|altsyncram:altsyncram_component|altsyncram_r9a1:auto_generated|mux_cnb:mux2                             ; mux_cnb         ; work         ;
;       |lpm_divide:Mod0|                        ; 178 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|red_screen:rs|lpm_divide:Mod0                                                                                                 ; lpm_divide      ; work         ;
;          |lpm_divide_cqo:auto_generated|       ; 178 (0)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|red_screen:rs|lpm_divide:Mod0|lpm_divide_cqo:auto_generated                                                                   ; lpm_divide_cqo  ; work         ;
;             |abs_divider_4dg:divider|          ; 178 (28)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|red_screen:rs|lpm_divide:Mod0|lpm_divide_cqo:auto_generated|abs_divider_4dg:divider                                           ; abs_divider_4dg ; work         ;
;                |alt_u_div_7af:divider|         ; 124 (124)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|red_screen:rs|lpm_divide:Mod0|lpm_divide_cqo:auto_generated|abs_divider_4dg:divider|alt_u_div_7af:divider                     ; alt_u_div_7af   ; work         ;
;                |lpm_abs_i0a:my_abs_num|        ; 26 (26)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|red_screen:rs|lpm_divide:Mod0|lpm_divide_cqo:auto_generated|abs_divider_4dg:divider|lpm_abs_i0a:my_abs_num                    ; lpm_abs_i0a     ; work         ;
;    |vga_test:inst_vga_test|                    ; 110 (56)            ; 48 (18)                   ; 172800      ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|vga_test:inst_vga_test                                                                                                        ; vga_test        ; work         ;
;       |FrameBuffer:FB|                         ; 6 (0)               ; 4 (0)                     ; 172800      ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|vga_test:inst_vga_test|FrameBuffer:FB                                                                                         ; FrameBuffer     ; work         ;
;          |altsyncram:altsyncram_component|     ; 6 (0)               ; 4 (0)                     ; 172800      ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|vga_test:inst_vga_test|FrameBuffer:FB|altsyncram:altsyncram_component                                                         ; altsyncram      ; work         ;
;             |altsyncram_aoj1:auto_generated|   ; 6 (0)               ; 4 (4)                     ; 172800      ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|vga_test:inst_vga_test|FrameBuffer:FB|altsyncram:altsyncram_component|altsyncram_aoj1:auto_generated                          ; altsyncram_aoj1 ; work         ;
;                |decode_e8a:rden_decode_b|      ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|vga_test:inst_vga_test|FrameBuffer:FB|altsyncram:altsyncram_component|altsyncram_aoj1:auto_generated|decode_e8a:rden_decode_b ; decode_e8a      ; work         ;
;                |decode_lsa:decode2|            ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|vga_test:inst_vga_test|FrameBuffer:FB|altsyncram:altsyncram_component|altsyncram_aoj1:auto_generated|decode_lsa:decode2       ; decode_lsa      ; work         ;
;       |vga_sync:vga_sync_inst|                 ; 48 (48)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|vga_test:inst_vga_test|vga_sync:vga_sync_inst                                                                                 ; vga_sync        ; work         ;
;          |vga_pll:vga_pll|                     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|vga_test:inst_vga_test|vga_sync:vga_sync_inst|vga_pll:vga_pll                                                                 ; vga_pll         ; work         ;
;             |altpll:altpll_component|          ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|vga_test:inst_vga_test|vga_sync:vga_sync_inst|vga_pll:vga_pll|altpll:altpll_component                                         ; altpll          ; work         ;
;                |vga_pll_altpll:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |teste|vga_test:inst_vga_test|vga_sync:vga_sync_inst|vga_pll:vga_pll|altpll:altpll_component|vga_pll_altpll:auto_generated           ; vga_pll_altpll  ; work         ;
+------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------+
; Name                                                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                 ;
+-----------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------+
; red_screen:rs|VRAM:VR|altsyncram:altsyncram_component|altsyncram_r9a1:auto_generated|ALTSYNCRAM                 ; AUTO ; ROM              ; 65536        ; 9            ; --           ; --           ; 589824 ; framebuffer_red.mif ;
; vga_test:inst_vga_test|FrameBuffer:FB|altsyncram:altsyncram_component|altsyncram_aoj1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 19200        ; 9            ; 19200        ; 9            ; 172800 ; None                ;
+-----------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                  ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                      ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------+-----------------+
; Altera ; RAM: 2-PORT  ; 17.1    ; N/A          ; N/A          ; |teste|vga_test:inst_vga_test|FrameBuffer:FB                         ; FrameBuffer.v   ;
; Altera ; ALTPLL       ; 17.1    ; N/A          ; N/A          ; |teste|vga_test:inst_vga_test|vga_sync:vga_sync_inst|vga_pll:vga_pll ; vga_pll.v       ;
; Altera ; ROM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |teste|red_screen:rs|VRAM:VR                                         ; VRAM.v          ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------------------+-----------------+


+------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                 ;
+-----------------------------------------+------------------------------------------+
; Register name                           ; Reason for Removal                       ;
+-----------------------------------------+------------------------------------------+
; vga_test:inst_vga_test|VGA_Blue[0,1]    ; Stuck at GND due to stuck port data_in   ;
; vga_test:inst_vga_test|VGA_Green[0,1]   ; Stuck at GND due to stuck port data_in   ;
; vga_test:inst_vga_test|VGA_Red[0,1]     ; Stuck at GND due to stuck port data_in   ;
; red_screen:rs|inicio_X[1,2,7..31]       ; Stuck at GND due to stuck port data_in   ;
; red_screen:rs|inicio_Y[1,3,9..31]       ; Stuck at GND due to stuck port data_in   ;
; red_screen:rs|VGA_X_d[8,9]              ; Lost fanout                              ;
; red_screen:rs|inicio_Y[7,8]             ; Lost fanout                              ;
; red_screen:rs|VGA_Y_d[7..9]             ; Lost fanout                              ;
; red_screen:rs|prev_layer[13..30]        ; Merged with red_screen:rs|prev_layer[31] ;
; red_screen:rs|inicio_Y[5]               ; Merged with red_screen:rs|inicio_Y[4]    ;
; red_screen:rs|layer[15..31]             ; Merged with red_screen:rs|layer[14]      ;
; red_screen:rs|inicio_X[5]               ; Merged with red_screen:rs|inicio_X[3]    ;
; red_screen:rs|inicio_X[6]               ; Merged with red_screen:rs|inicio_X[4]    ;
; Total Number of Removed Registers = 103 ;                                          ;
+-----------------------------------------+------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 178   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 20    ;
; Number of registers using Asynchronous Clear ; 97    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 31    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |teste|vga_test:inst_vga_test|vga_sync:vga_sync_inst|Counter_Y[7] ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |teste|red_screen:rs|VGA_X[2]                                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |teste|red_screen:rs|VGA_Y[1]                                     ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |teste|red_screen:rs|VGA_Y[2]                                     ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |teste|red_screen:rs|Draw_X[2]                                    ;
; 5:1                ; 5 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; Yes        ; |teste|red_screen:rs|Draw_X[3]                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |teste|red_screen:rs|Draw_Y[0]                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |teste|red_screen:rs|Draw_Y[3]                                    ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |teste|red_screen:rs|Draw_Y[6]                                    ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |teste|vga_test:inst_vga_test|VGA_Red                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for red_screen:rs|VRAM:VR|altsyncram:altsyncram_component|altsyncram_r9a1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_test:inst_vga_test|FrameBuffer:FB|altsyncram:altsyncram_component|altsyncram_aoj1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: red_screen:rs|VRAM:VR|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------+
; Parameter Name                     ; Value                ; Type                                   ;
+------------------------------------+----------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                ;
; WIDTH_A                            ; 9                    ; Signed Integer                         ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                         ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                         ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WIDTH_B                            ; 1                    ; Untyped                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; INIT_FILE                          ; framebuffer_red.mif  ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_r9a1      ; Untyped                                ;
+------------------------------------+----------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_test:inst_vga_test|vga_sync:vga_sync_inst|vga_pll:vga_pll|altpll:altpll_component ;
+-------------------------------+---------------------------+------------------------------------------------------------------------+
; Parameter Name                ; Value                     ; Type                                                                   ;
+-------------------------------+---------------------------+------------------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped                                                                ;
; PLL_TYPE                      ; AUTO                      ; Untyped                                                                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=vga_pll ; Untyped                                                                ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped                                                                ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped                                                                ;
; SCAN_CHAIN                    ; LONG                      ; Untyped                                                                ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped                                                                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                     ; Signed Integer                                                         ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped                                                                ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped                                                                ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped                                                                ;
; LOCK_HIGH                     ; 1                         ; Untyped                                                                ;
; LOCK_LOW                      ; 1                         ; Untyped                                                                ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped                                                                ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped                                                                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped                                                                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped                                                                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped                                                                ;
; SKIP_VCO                      ; OFF                       ; Untyped                                                                ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped                                                                ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped                                                                ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped                                                                ;
; BANDWIDTH                     ; 0                         ; Untyped                                                                ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped                                                                ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped                                                                ;
; DOWN_SPREAD                   ; 0                         ; Untyped                                                                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped                                                                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped                                                                ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped                                                                ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped                                                                ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped                                                                ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped                                                                ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped                                                                ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped                                                                ;
; CLK3_MULTIPLY_BY              ; 1                         ; Untyped                                                                ;
; CLK2_MULTIPLY_BY              ; 1                         ; Untyped                                                                ;
; CLK1_MULTIPLY_BY              ; 1                         ; Untyped                                                                ;
; CLK0_MULTIPLY_BY              ; 72                        ; Signed Integer                                                         ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped                                                                ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped                                                                ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped                                                                ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped                                                                ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped                                                                ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped                                                                ;
; CLK3_DIVIDE_BY                ; 1                         ; Untyped                                                                ;
; CLK2_DIVIDE_BY                ; 1                         ; Untyped                                                                ;
; CLK1_DIVIDE_BY                ; 1                         ; Untyped                                                                ;
; CLK0_DIVIDE_BY                ; 143                       ; Signed Integer                                                         ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped                                                                ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped                                                                ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped                                                                ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped                                                                ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped                                                                ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped                                                                ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped                                                                ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped                                                                ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped                                                                ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped                                                                ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped                                                                ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped                                                                ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped                                                                ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped                                                                ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped                                                                ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped                                                                ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped                                                                ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped                                                                ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped                                                                ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped                                                                ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped                                                                ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped                                                                ;
; CLK3_DUTY_CYCLE               ; 50                        ; Untyped                                                                ;
; CLK2_DUTY_CYCLE               ; 50                        ; Untyped                                                                ;
; CLK1_DUTY_CYCLE               ; 50                        ; Untyped                                                                ;
; CLK0_DUTY_CYCLE               ; 49                        ; Signed Integer                                                         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped                                                                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped                                                                ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped                                                                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped                                                                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped                                                                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped                                                                ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped                                                                ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped                                                                ;
; DPA_DIVIDER                   ; 0                         ; Untyped                                                                ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped                                                                ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped                                                                ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped                                                                ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped                                                                ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped                                                                ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped                                                                ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped                                                                ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped                                                                ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped                                                                ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped                                                                ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped                                                                ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped                                                                ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped                                                                ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped                                                                ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped                                                                ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped                                                                ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped                                                                ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped                                                                ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped                                                                ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped                                                                ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped                                                                ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped                                                                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped                                                                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped                                                                ;
; VCO_MIN                       ; 0                         ; Untyped                                                                ;
; VCO_MAX                       ; 0                         ; Untyped                                                                ;
; VCO_CENTER                    ; 0                         ; Untyped                                                                ;
; PFD_MIN                       ; 0                         ; Untyped                                                                ;
; PFD_MAX                       ; 0                         ; Untyped                                                                ;
; M_INITIAL                     ; 0                         ; Untyped                                                                ;
; M                             ; 0                         ; Untyped                                                                ;
; N                             ; 1                         ; Untyped                                                                ;
; M2                            ; 1                         ; Untyped                                                                ;
; N2                            ; 1                         ; Untyped                                                                ;
; SS                            ; 1                         ; Untyped                                                                ;
; C0_HIGH                       ; 0                         ; Untyped                                                                ;
; C1_HIGH                       ; 0                         ; Untyped                                                                ;
; C2_HIGH                       ; 0                         ; Untyped                                                                ;
; C3_HIGH                       ; 0                         ; Untyped                                                                ;
; C4_HIGH                       ; 0                         ; Untyped                                                                ;
; C5_HIGH                       ; 0                         ; Untyped                                                                ;
; C6_HIGH                       ; 0                         ; Untyped                                                                ;
; C7_HIGH                       ; 0                         ; Untyped                                                                ;
; C8_HIGH                       ; 0                         ; Untyped                                                                ;
; C9_HIGH                       ; 0                         ; Untyped                                                                ;
; C0_LOW                        ; 0                         ; Untyped                                                                ;
; C1_LOW                        ; 0                         ; Untyped                                                                ;
; C2_LOW                        ; 0                         ; Untyped                                                                ;
; C3_LOW                        ; 0                         ; Untyped                                                                ;
; C4_LOW                        ; 0                         ; Untyped                                                                ;
; C5_LOW                        ; 0                         ; Untyped                                                                ;
; C6_LOW                        ; 0                         ; Untyped                                                                ;
; C7_LOW                        ; 0                         ; Untyped                                                                ;
; C8_LOW                        ; 0                         ; Untyped                                                                ;
; C9_LOW                        ; 0                         ; Untyped                                                                ;
; C0_INITIAL                    ; 0                         ; Untyped                                                                ;
; C1_INITIAL                    ; 0                         ; Untyped                                                                ;
; C2_INITIAL                    ; 0                         ; Untyped                                                                ;
; C3_INITIAL                    ; 0                         ; Untyped                                                                ;
; C4_INITIAL                    ; 0                         ; Untyped                                                                ;
; C5_INITIAL                    ; 0                         ; Untyped                                                                ;
; C6_INITIAL                    ; 0                         ; Untyped                                                                ;
; C7_INITIAL                    ; 0                         ; Untyped                                                                ;
; C8_INITIAL                    ; 0                         ; Untyped                                                                ;
; C9_INITIAL                    ; 0                         ; Untyped                                                                ;
; C0_MODE                       ; BYPASS                    ; Untyped                                                                ;
; C1_MODE                       ; BYPASS                    ; Untyped                                                                ;
; C2_MODE                       ; BYPASS                    ; Untyped                                                                ;
; C3_MODE                       ; BYPASS                    ; Untyped                                                                ;
; C4_MODE                       ; BYPASS                    ; Untyped                                                                ;
; C5_MODE                       ; BYPASS                    ; Untyped                                                                ;
; C6_MODE                       ; BYPASS                    ; Untyped                                                                ;
; C7_MODE                       ; BYPASS                    ; Untyped                                                                ;
; C8_MODE                       ; BYPASS                    ; Untyped                                                                ;
; C9_MODE                       ; BYPASS                    ; Untyped                                                                ;
; C0_PH                         ; 0                         ; Untyped                                                                ;
; C1_PH                         ; 0                         ; Untyped                                                                ;
; C2_PH                         ; 0                         ; Untyped                                                                ;
; C3_PH                         ; 0                         ; Untyped                                                                ;
; C4_PH                         ; 0                         ; Untyped                                                                ;
; C5_PH                         ; 0                         ; Untyped                                                                ;
; C6_PH                         ; 0                         ; Untyped                                                                ;
; C7_PH                         ; 0                         ; Untyped                                                                ;
; C8_PH                         ; 0                         ; Untyped                                                                ;
; C9_PH                         ; 0                         ; Untyped                                                                ;
; L0_HIGH                       ; 1                         ; Untyped                                                                ;
; L1_HIGH                       ; 1                         ; Untyped                                                                ;
; G0_HIGH                       ; 1                         ; Untyped                                                                ;
; G1_HIGH                       ; 1                         ; Untyped                                                                ;
; G2_HIGH                       ; 1                         ; Untyped                                                                ;
; G3_HIGH                       ; 1                         ; Untyped                                                                ;
; E0_HIGH                       ; 1                         ; Untyped                                                                ;
; E1_HIGH                       ; 1                         ; Untyped                                                                ;
; E2_HIGH                       ; 1                         ; Untyped                                                                ;
; E3_HIGH                       ; 1                         ; Untyped                                                                ;
; L0_LOW                        ; 1                         ; Untyped                                                                ;
; L1_LOW                        ; 1                         ; Untyped                                                                ;
; G0_LOW                        ; 1                         ; Untyped                                                                ;
; G1_LOW                        ; 1                         ; Untyped                                                                ;
; G2_LOW                        ; 1                         ; Untyped                                                                ;
; G3_LOW                        ; 1                         ; Untyped                                                                ;
; E0_LOW                        ; 1                         ; Untyped                                                                ;
; E1_LOW                        ; 1                         ; Untyped                                                                ;
; E2_LOW                        ; 1                         ; Untyped                                                                ;
; E3_LOW                        ; 1                         ; Untyped                                                                ;
; L0_INITIAL                    ; 1                         ; Untyped                                                                ;
; L1_INITIAL                    ; 1                         ; Untyped                                                                ;
; G0_INITIAL                    ; 1                         ; Untyped                                                                ;
; G1_INITIAL                    ; 1                         ; Untyped                                                                ;
; G2_INITIAL                    ; 1                         ; Untyped                                                                ;
; G3_INITIAL                    ; 1                         ; Untyped                                                                ;
; E0_INITIAL                    ; 1                         ; Untyped                                                                ;
; E1_INITIAL                    ; 1                         ; Untyped                                                                ;
; E2_INITIAL                    ; 1                         ; Untyped                                                                ;
; E3_INITIAL                    ; 1                         ; Untyped                                                                ;
; L0_MODE                       ; BYPASS                    ; Untyped                                                                ;
; L1_MODE                       ; BYPASS                    ; Untyped                                                                ;
; G0_MODE                       ; BYPASS                    ; Untyped                                                                ;
; G1_MODE                       ; BYPASS                    ; Untyped                                                                ;
; G2_MODE                       ; BYPASS                    ; Untyped                                                                ;
; G3_MODE                       ; BYPASS                    ; Untyped                                                                ;
; E0_MODE                       ; BYPASS                    ; Untyped                                                                ;
; E1_MODE                       ; BYPASS                    ; Untyped                                                                ;
; E2_MODE                       ; BYPASS                    ; Untyped                                                                ;
; E3_MODE                       ; BYPASS                    ; Untyped                                                                ;
; L0_PH                         ; 0                         ; Untyped                                                                ;
; L1_PH                         ; 0                         ; Untyped                                                                ;
; G0_PH                         ; 0                         ; Untyped                                                                ;
; G1_PH                         ; 0                         ; Untyped                                                                ;
; G2_PH                         ; 0                         ; Untyped                                                                ;
; G3_PH                         ; 0                         ; Untyped                                                                ;
; E0_PH                         ; 0                         ; Untyped                                                                ;
; E1_PH                         ; 0                         ; Untyped                                                                ;
; E2_PH                         ; 0                         ; Untyped                                                                ;
; E3_PH                         ; 0                         ; Untyped                                                                ;
; M_PH                          ; 0                         ; Untyped                                                                ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped                                                                ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped                                                                ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped                                                                ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped                                                                ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped                                                                ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped                                                                ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped                                                                ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped                                                                ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped                                                                ;
; CLK0_COUNTER                  ; G0                        ; Untyped                                                                ;
; CLK1_COUNTER                  ; G0                        ; Untyped                                                                ;
; CLK2_COUNTER                  ; G0                        ; Untyped                                                                ;
; CLK3_COUNTER                  ; G0                        ; Untyped                                                                ;
; CLK4_COUNTER                  ; G0                        ; Untyped                                                                ;
; CLK5_COUNTER                  ; G0                        ; Untyped                                                                ;
; CLK6_COUNTER                  ; E0                        ; Untyped                                                                ;
; CLK7_COUNTER                  ; E1                        ; Untyped                                                                ;
; CLK8_COUNTER                  ; E2                        ; Untyped                                                                ;
; CLK9_COUNTER                  ; E3                        ; Untyped                                                                ;
; L0_TIME_DELAY                 ; 0                         ; Untyped                                                                ;
; L1_TIME_DELAY                 ; 0                         ; Untyped                                                                ;
; G0_TIME_DELAY                 ; 0                         ; Untyped                                                                ;
; G1_TIME_DELAY                 ; 0                         ; Untyped                                                                ;
; G2_TIME_DELAY                 ; 0                         ; Untyped                                                                ;
; G3_TIME_DELAY                 ; 0                         ; Untyped                                                                ;
; E0_TIME_DELAY                 ; 0                         ; Untyped                                                                ;
; E1_TIME_DELAY                 ; 0                         ; Untyped                                                                ;
; E2_TIME_DELAY                 ; 0                         ; Untyped                                                                ;
; E3_TIME_DELAY                 ; 0                         ; Untyped                                                                ;
; M_TIME_DELAY                  ; 0                         ; Untyped                                                                ;
; N_TIME_DELAY                  ; 0                         ; Untyped                                                                ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped                                                                ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped                                                                ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped                                                                ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped                                                                ;
; ENABLE0_COUNTER               ; L0                        ; Untyped                                                                ;
; ENABLE1_COUNTER               ; L0                        ; Untyped                                                                ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped                                                                ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped                                                                ;
; LOOP_FILTER_C                 ; 5                         ; Untyped                                                                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped                                                                ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped                                                                ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped                                                                ;
; VCO_POST_SCALE                ; 0                         ; Untyped                                                                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                                                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                                                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped                                                                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped                                                                ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped                                                                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped                                                                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped                                                                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped                                                                ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped                                                                ;
; PORT_CLK1                     ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_CLK2                     ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_CLK3                     ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped                                                                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped                                                                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped                                                                ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_ARESET                   ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped                                                                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped                                                                ;
; PORT_LOCKED                   ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped                                                                ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped                                                                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped                                                                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped                                                                ;
; M_TEST_SOURCE                 ; 5                         ; Untyped                                                                ;
; C0_TEST_SOURCE                ; 5                         ; Untyped                                                                ;
; C1_TEST_SOURCE                ; 5                         ; Untyped                                                                ;
; C2_TEST_SOURCE                ; 5                         ; Untyped                                                                ;
; C3_TEST_SOURCE                ; 5                         ; Untyped                                                                ;
; C4_TEST_SOURCE                ; 5                         ; Untyped                                                                ;
; C5_TEST_SOURCE                ; 5                         ; Untyped                                                                ;
; C6_TEST_SOURCE                ; 5                         ; Untyped                                                                ;
; C7_TEST_SOURCE                ; 5                         ; Untyped                                                                ;
; C8_TEST_SOURCE                ; 5                         ; Untyped                                                                ;
; C9_TEST_SOURCE                ; 5                         ; Untyped                                                                ;
; CBXI_PARAMETER                ; vga_pll_altpll            ; Untyped                                                                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped                                                                ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped                                                                ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer                                                         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped                                                                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped                                                                ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped                                                                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped                                                                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped                                                                ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE                                                         ;
+-------------------------------+---------------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_test:inst_vga_test|FrameBuffer:FB|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                ;
; WIDTH_A                            ; 9                    ; Signed Integer                                         ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                                         ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WIDTH_B                            ; 9                    ; Signed Integer                                         ;
; WIDTHAD_B                          ; 15                   ; Signed Integer                                         ;
; NUMWORDS_B                         ; 19200                ; Signed Integer                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_aoj1      ; Untyped                                                ;
+------------------------------------+----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: red_screen:rs|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                              ;
; LPM_WIDTHD             ; 14             ; Untyped                              ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                              ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_cqo ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                  ;
+-------------------------------------------+-----------------------------------------------------------------------+
; Name                                      ; Value                                                                 ;
+-------------------------------------------+-----------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                     ;
; Entity Instance                           ; red_screen:rs|VRAM:VR|altsyncram:altsyncram_component                 ;
;     -- OPERATION_MODE                     ; ROM                                                                   ;
;     -- WIDTH_A                            ; 9                                                                     ;
;     -- NUMWORDS_A                         ; 65536                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 1                                                                     ;
;     -- NUMWORDS_B                         ; 1                                                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; vga_test:inst_vga_test|FrameBuffer:FB|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                             ;
;     -- WIDTH_A                            ; 9                                                                     ;
;     -- NUMWORDS_A                         ; 19200                                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 9                                                                     ;
;     -- NUMWORDS_B                         ; 19200                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
+-------------------------------------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                                          ;
+-------------------------------+---------------------------------------------------------------------------------------+
; Name                          ; Value                                                                                 ;
+-------------------------------+---------------------------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                                     ;
; Entity Instance               ; vga_test:inst_vga_test|vga_sync:vga_sync_inst|vga_pll:vga_pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                                                ;
;     -- PLL_TYPE               ; AUTO                                                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                                                     ;
+-------------------------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ps2_receiver:PS2"                                                                                                                  ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                      ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; scan_code  ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "scan_code[7..1]" have no fanouts ;
; scan_code  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
; scan_ready ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
+------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_test:inst_vga_test|vga_sync:vga_sync_inst"                                                 ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Counter_X[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Counter_Y[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; Counter_Y[9]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "contato1:C1"                                                                            ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; divclock ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 112                         ;
; cycloneiii_ff         ; 178                         ;
;     CLR               ; 63                          ;
;     CLR SLD           ; 10                          ;
;     ENA               ; 7                           ;
;     ENA CLR           ; 14                          ;
;     ENA CLR SLD       ; 10                          ;
;     plain             ; 74                          ;
; cycloneiii_lcell_comb ; 576                         ;
;     arith             ; 222                         ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 147                         ;
;         3 data inputs ; 73                          ;
;     normal            ; 354                         ;
;         0 data inputs ; 7                           ;
;         1 data inputs ; 23                          ;
;         2 data inputs ; 75                          ;
;         3 data inputs ; 36                          ;
;         4 data inputs ; 213                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 99                          ;
;                       ;                             ;
; Max LUT depth         ; 25.90                       ;
; Average LUT depth     ; 9.53                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Tue Jun 17 17:34:03 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU
Warning (125092): Tcl Script File testevram.qip not found
    Info (125063): set_global_assignment -name QIP_FILE testevram.qip
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ula.v
    Info (12023): Found entity 1: ULA File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ULA.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bancoregistradores.v
    Info (12023): Found entity 1: BancoRegistradores File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/BancoRegistradores.v Line: 1
Warning (10463): Verilog HDL Declaration warning at dados_RAM.v(8): "endprogram" is SystemVerilog-2005 keyword File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/dados_RAM.v Line: 8
Warning (10263): Verilog HDL Event Control warning at dados_RAM.v(46): event expression contains "|" or "||" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/dados_RAM.v Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file dados_ram.v
    Info (12023): Found entity 1: dados_RAM File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/dados_RAM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instrucoes_ram.v
    Info (12023): Found entity 1: instrucoes_RAM File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/instrucoes_RAM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pc.v
    Info (12023): Found entity 1: PC File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/PC.v Line: 1
Warning (10263): Verilog HDL Event Control warning at UC.v(26): event expression contains "|" or "||" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/UC.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file uc.v
    Info (12023): Found entity 1: UC File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/UC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file extensor_bit.v
    Info (12023): Found entity 1: extensor_Bit File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_Bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controle_ula.v
    Info (12023): Found entity 1: controle_ULA File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ULA.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_mem.v
    Info (12023): Found entity 1: mux_Mem File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_Mem.v Line: 1
Warning (12019): Can't analyze file -- file teste[.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file teste.v
    Info (12023): Found entity 1: teste File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 1
Warning (12019): Can't analyze file -- file teste.vhd is missing
Info (12021): Found 1 design units, including 1 entities, in source file saidadados.v
    Info (12023): Found entity 1: saidaDados File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file entradadados.v
    Info (12023): Found entity 1: entradaDados File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/entradaDados.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file display7seg.v
    Info (12023): Found entity 1: display7seg File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/display7seg.v Line: 1
Info (12021): Found 0 design units, including 0 entities, in source file contato1.vhd
Info (12021): Found 1 design units, including 1 entities, in source file contato1.v
    Info (12023): Found entity 1: contato1 File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/contato1.v Line: 1
Warning (12019): Can't analyze file -- file displayLCD.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file reset_delay.v
    Info (12023): Found entity 1: Reset_Delay File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/Reset_Delay.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lcd_test.v
    Info (12023): Found entity 1: LCD_TEST File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/LCD_TEST.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_sync.v
    Info (12023): Found entity 1: vga_sync File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/vga_sync.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_test.v
    Info (12023): Found entity 1: vga_test File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/vga_test.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ps2_receiver.v
    Info (12023): Found entity 1: ps2_receiver File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ps2_receiver.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga_pll.v
    Info (12023): Found entity 1: vga_pll File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/vga_pll.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file framebuffer.v
    Info (12023): Found entity 1: FrameBuffer File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/FrameBuffer.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file red_screen.v
    Info (12023): Found entity 1: red_screen File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vram.v
    Info (12023): Found entity 1: VRAM File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/VRAM.v Line: 39
Warning (10037): Verilog HDL or VHDL warning at saidaDados.v(24): conditional expression evaluates to a constant File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidaDados.v Line: 24
Info (12127): Elaborating entity "teste" for the top level hierarchy
Warning (10034): Output port "seg0" at teste.v(53) has no driver File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 53
Warning (10034): Output port "seg1" at teste.v(54) has no driver File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 54
Warning (10034): Output port "seg2" at teste.v(55) has no driver File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 55
Warning (10034): Output port "seg3" at teste.v(56) has no driver File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 56
Warning (10034): Output port "seg4" at teste.v(57) has no driver File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 57
Warning (10034): Output port "seg5" at teste.v(58) has no driver File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 58
Warning (10034): Output port "seg6" at teste.v(59) has no driver File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 59
Warning (10034): Output port "seg7" at teste.v(60) has no driver File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 60
Info (12128): Elaborating entity "contato1" for hierarchy "contato1:C1" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 80
Warning (10230): Verilog HDL assignment warning at contato1.v(20): truncated value with size 32 to match size of target (28) File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/contato1.v Line: 20
Info (12128): Elaborating entity "red_screen" for hierarchy "red_screen:rs" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 106
Warning (10230): Verilog HDL assignment warning at red_screen.v(32): truncated value with size 10 to match size of target (8) File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.v Line: 32
Warning (10230): Verilog HDL assignment warning at red_screen.v(33): truncated value with size 10 to match size of target (9) File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.v Line: 33
Warning (10230): Verilog HDL assignment warning at red_screen.v(90): truncated value with size 32 to match size of target (10) File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.v Line: 90
Warning (10230): Verilog HDL assignment warning at red_screen.v(91): truncated value with size 32 to match size of target (10) File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.v Line: 91
Warning (10230): Verilog HDL assignment warning at red_screen.v(94): truncated value with size 32 to match size of target (10) File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.v Line: 94
Warning (10230): Verilog HDL assignment warning at red_screen.v(96): truncated value with size 32 to match size of target (10) File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.v Line: 96
Warning (10230): Verilog HDL assignment warning at red_screen.v(99): truncated value with size 32 to match size of target (10) File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.v Line: 99
Warning (10230): Verilog HDL assignment warning at red_screen.v(102): truncated value with size 32 to match size of target (10) File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.v Line: 102
Warning (10762): Verilog HDL Case Statement warning at red_screen.v(121): can't check case statement for completeness because the case expression has too many possible states File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.v Line: 121
Info (12128): Elaborating entity "VRAM" for hierarchy "red_screen:rs|VRAM:VR" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.v Line: 113
Info (12128): Elaborating entity "altsyncram" for hierarchy "red_screen:rs|VRAM:VR|altsyncram:altsyncram_component" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/VRAM.v Line: 81
Info (12130): Elaborated megafunction instantiation "red_screen:rs|VRAM:VR|altsyncram:altsyncram_component" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/VRAM.v Line: 81
Info (12133): Instantiated megafunction "red_screen:rs|VRAM:VR|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/VRAM.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "framebuffer_red.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r9a1.tdf
    Info (12023): Found entity 1: altsyncram_r9a1 File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_r9a1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_r9a1" for hierarchy "red_screen:rs|VRAM:VR|altsyncram:altsyncram_component|altsyncram_r9a1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf
    Info (12023): Found entity 1: decode_k8a File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/decode_k8a.tdf Line: 22
Info (12128): Elaborating entity "decode_k8a" for hierarchy "red_screen:rs|VRAM:VR|altsyncram:altsyncram_component|altsyncram_r9a1:auto_generated|decode_k8a:rden_decode" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_r9a1.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_cnb.tdf
    Info (12023): Found entity 1: mux_cnb File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/mux_cnb.tdf Line: 22
Info (12128): Elaborating entity "mux_cnb" for hierarchy "red_screen:rs|VRAM:VR|altsyncram:altsyncram_component|altsyncram_r9a1:auto_generated|mux_cnb:mux2" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_r9a1.tdf Line: 41
Info (12128): Elaborating entity "vga_test" for hierarchy "vga_test:inst_vga_test" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 126
Warning (10036): Verilog HDL or VHDL warning at vga_test.v(33): object "Inv_VGA_Clk" assigned a value but never read File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/vga_test.v Line: 33
Warning (10036): Verilog HDL or VHDL warning at vga_test.v(34): object "Inv_Slow_Clock" assigned a value but never read File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/vga_test.v Line: 34
Warning (10230): Verilog HDL assignment warning at vga_test.v(103): truncated value with size 9 to match size of target (8) File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/vga_test.v Line: 103
Warning (10230): Verilog HDL assignment warning at vga_test.v(104): truncated value with size 9 to match size of target (8) File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/vga_test.v Line: 104
Warning (10230): Verilog HDL assignment warning at vga_test.v(105): truncated value with size 9 to match size of target (8) File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/vga_test.v Line: 105
Info (12128): Elaborating entity "vga_sync" for hierarchy "vga_test:inst_vga_test|vga_sync:vga_sync_inst" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/vga_test.v Line: 74
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_test:inst_vga_test|vga_sync:vga_sync_inst|vga_pll:vga_pll" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/vga_sync.v Line: 42
Info (12128): Elaborating entity "altpll" for hierarchy "vga_test:inst_vga_test|vga_sync:vga_sync_inst|vga_pll:vga_pll|altpll:altpll_component" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/vga_pll.v Line: 90
Info (12130): Elaborated megafunction instantiation "vga_test:inst_vga_test|vga_sync:vga_sync_inst|vga_pll:vga_pll|altpll:altpll_component" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/vga_pll.v Line: 90
Info (12133): Instantiated megafunction "vga_test:inst_vga_test|vga_sync:vga_sync_inst|vga_pll:vga_pll|altpll:altpll_component" with the following parameter: File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/vga_pll.v Line: 90
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "143"
    Info (12134): Parameter "clk0_duty_cycle" = "49"
    Info (12134): Parameter "clk0_multiply_by" = "72"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=vga_pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/vga_pll_altpll.v
    Info (12023): Found entity 1: vga_pll_altpll File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/vga_pll_altpll.v Line: 29
Info (12128): Elaborating entity "vga_pll_altpll" for hierarchy "vga_test:inst_vga_test|vga_sync:vga_sync_inst|vga_pll:vga_pll|altpll:altpll_component|vga_pll_altpll:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "FrameBuffer" for hierarchy "vga_test:inst_vga_test|FrameBuffer:FB" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/vga_test.v Line: 95
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_test:inst_vga_test|FrameBuffer:FB|altsyncram:altsyncram_component" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/FrameBuffer.v Line: 90
Info (12130): Elaborated megafunction instantiation "vga_test:inst_vga_test|FrameBuffer:FB|altsyncram:altsyncram_component" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/FrameBuffer.v Line: 90
Info (12133): Instantiated megafunction "vga_test:inst_vga_test|FrameBuffer:FB|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/FrameBuffer.v Line: 90
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "numwords_b" = "19200"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "widthad_b" = "15"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_b" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_aoj1.tdf
    Info (12023): Found entity 1: altsyncram_aoj1 File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_aoj1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_aoj1" for hierarchy "vga_test:inst_vga_test|FrameBuffer:FB|altsyncram:altsyncram_component|altsyncram_aoj1:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_lsa.tdf
    Info (12023): Found entity 1: decode_lsa File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/decode_lsa.tdf Line: 22
Info (12128): Elaborating entity "decode_lsa" for hierarchy "vga_test:inst_vga_test|FrameBuffer:FB|altsyncram:altsyncram_component|altsyncram_aoj1:auto_generated|decode_lsa:decode2" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_aoj1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_e8a.tdf
    Info (12023): Found entity 1: decode_e8a File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/decode_e8a.tdf Line: 22
Info (12128): Elaborating entity "decode_e8a" for hierarchy "vga_test:inst_vga_test|FrameBuffer:FB|altsyncram:altsyncram_component|altsyncram_aoj1:auto_generated|decode_e8a:rden_decode_b" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_aoj1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_6nb.tdf
    Info (12023): Found entity 1: mux_6nb File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/mux_6nb.tdf Line: 22
Info (12128): Elaborating entity "mux_6nb" for hierarchy "vga_test:inst_vga_test|FrameBuffer:FB|altsyncram:altsyncram_component|altsyncram_aoj1:auto_generated|mux_6nb:mux3" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_aoj1.tdf Line: 49
Info (12128): Elaborating entity "ps2_receiver" for hierarchy "ps2_receiver:PS2" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 128
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "red_screen:rs|Mod0" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.v Line: 48
Info (12130): Elaborated megafunction instantiation "red_screen:rs|lpm_divide:Mod0" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.v Line: 48
Info (12133): Instantiated megafunction "red_screen:rs|lpm_divide:Mod0" with the following parameter: File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.v Line: 48
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "14"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_cqo.tdf
    Info (12023): Found entity 1: lpm_divide_cqo File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/lpm_divide_cqo.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf
    Info (12023): Found entity 1: abs_divider_4dg File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/abs_divider_4dg.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_7af.tdf
    Info (12023): Found entity 1: alt_u_div_7af File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/alt_u_div_7af.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/add_sub_7pc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/add_sub_8pc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_j0a.tdf
    Info (12023): Found entity 1: lpm_abs_j0a File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/lpm_abs_j0a.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf
    Info (12023): Found entity 1: lpm_abs_i0a File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/lpm_abs_i0a.tdf Line: 24
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 14 buffer(s)
    Info (13016): Ignored 14 CARRY_SUM buffer(s)
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "seg0[0]" is stuck at GND File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 53
    Warning (13410): Pin "seg0[1]" is stuck at GND File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 53
    Warning (13410): Pin "seg0[2]" is stuck at GND File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 53
    Warning (13410): Pin "seg0[3]" is stuck at GND File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 53
    Warning (13410): Pin "seg0[4]" is stuck at GND File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 53
    Warning (13410): Pin "seg0[5]" is stuck at GND File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 53
    Warning (13410): Pin "seg0[6]" is stuck at GND File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 53
    Warning (13410): Pin "seg1[0]" is stuck at GND File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 54
    Warning (13410): Pin "seg1[1]" is stuck at GND File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 54
    Warning (13410): Pin "seg1[2]" is stuck at GND File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 54
    Warning (13410): Pin "seg1[3]" is stuck at GND File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 54
    Warning (13410): Pin "seg1[4]" is stuck at GND File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 54
    Warning (13410): Pin "seg1[5]" is stuck at GND File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 54
    Warning (13410): Pin "seg1[6]" is stuck at GND File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 54
    Warning (13410): Pin "seg2[0]" is stuck at GND File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 55
    Warning (13410): Pin "seg2[1]" is stuck at GND File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 55
    Warning (13410): Pin "seg2[2]" is stuck at GND File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 55
    Warning (13410): Pin "seg2[3]" is stuck at GND File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 55
    Warning (13410): Pin "seg2[4]" is stuck at GND File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 55
    Warning (13410): Pin "seg2[5]" is stuck at GND File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 55
    Warning (13410): Pin "seg2[6]" is stuck at GND File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 55
    Warning (13410): Pin "seg3[0]" is stuck at GND File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 56
    Warning (13410): Pin "seg3[1]" is stuck at GND File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 56
    Warning (13410): Pin "seg3[2]" is stuck at GND File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 56
    Warning (13410): Pin "seg3[3]" is stuck at GND File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 56
    Warning (13410): Pin "seg3[4]" is stuck at GND File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 56
    Warning (13410): Pin "seg3[5]" is stuck at GND File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 56
    Warning (13410): Pin "seg3[6]" is stuck at GND File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 56
    Warning (13410): Pin "seg4[0]" is stuck at GND File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 57
    Warning (13410): Pin "seg4[1]" is stuck at GND File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 57
    Warning (13410): Pin "seg4[2]" is stuck at GND File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 57
    Warning (13410): Pin "seg4[3]" is stuck at GND File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 57
    Warning (13410): Pin "seg4[4]" is stuck at GND File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 57
    Warning (13410): Pin "seg4[5]" is stuck at GND File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 57
    Warning (13410): Pin "seg4[6]" is stuck at GND File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 57
    Warning (13410): Pin "seg5[0]" is stuck at GND File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 58
    Warning (13410): Pin "seg5[1]" is stuck at GND File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 58
    Warning (13410): Pin "seg5[2]" is stuck at GND File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 58
    Warning (13410): Pin "seg5[3]" is stuck at GND File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 58
    Warning (13410): Pin "seg5[4]" is stuck at GND File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 58
    Warning (13410): Pin "seg5[5]" is stuck at GND File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 58
    Warning (13410): Pin "seg5[6]" is stuck at GND File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 58
    Warning (13410): Pin "seg6[0]" is stuck at GND File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 59
    Warning (13410): Pin "seg6[1]" is stuck at GND File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 59
    Warning (13410): Pin "seg6[2]" is stuck at GND File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 59
    Warning (13410): Pin "seg6[3]" is stuck at GND File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 59
    Warning (13410): Pin "seg6[4]" is stuck at GND File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 59
    Warning (13410): Pin "seg6[5]" is stuck at GND File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 59
    Warning (13410): Pin "seg6[6]" is stuck at GND File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 59
    Warning (13410): Pin "seg7[0]" is stuck at GND File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 60
    Warning (13410): Pin "seg7[1]" is stuck at GND File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 60
    Warning (13410): Pin "seg7[2]" is stuck at GND File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 60
    Warning (13410): Pin "seg7[3]" is stuck at GND File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 60
    Warning (13410): Pin "seg7[4]" is stuck at GND File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 60
    Warning (13410): Pin "seg7[5]" is stuck at GND File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 60
    Warning (13410): Pin "seg7[6]" is stuck at GND File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 60
    Warning (13410): Pin "red[0]" is stuck at GND File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 65
    Warning (13410): Pin "red[1]" is stuck at GND File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 65
    Warning (13410): Pin "green[0]" is stuck at GND File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 66
    Warning (13410): Pin "green[1]" is stuck at GND File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 66
    Warning (13410): Pin "blue[0]" is stuck at GND File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 67
    Warning (13410): Pin "blue[1]" is stuck at GND File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 67
    Warning (13410): Pin "vga_sync" is stuck at VCC File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 70
Info (286030): Timing-Driven Synthesis is running
Info (17049): 7 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "red_screen:rs|lpm_divide:Mod0|lpm_divide_cqo:auto_generated|abs_divider_4dg:divider|alt_u_div_7af:divider|add_sub_29_result_int[1]~26" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/alt_u_div_7af.tdf Line: 136
Info (144001): Generated suppressed messages file C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/output_files/CPU.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 21 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "enter" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 4
    Warning (15610): No output dependent on input pin "entrada[0]" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 6
    Warning (15610): No output dependent on input pin "entrada[1]" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 6
    Warning (15610): No output dependent on input pin "entrada[2]" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 6
    Warning (15610): No output dependent on input pin "entrada[3]" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 6
    Warning (15610): No output dependent on input pin "entrada[4]" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 6
    Warning (15610): No output dependent on input pin "entrada[5]" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 6
    Warning (15610): No output dependent on input pin "entrada[6]" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 6
    Warning (15610): No output dependent on input pin "entrada[7]" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 6
    Warning (15610): No output dependent on input pin "entrada[8]" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 6
    Warning (15610): No output dependent on input pin "entrada[9]" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 6
    Warning (15610): No output dependent on input pin "entrada[10]" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 6
    Warning (15610): No output dependent on input pin "entrada[11]" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 6
    Warning (15610): No output dependent on input pin "entrada[12]" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 6
    Warning (15610): No output dependent on input pin "entrada[13]" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 6
    Warning (15610): No output dependent on input pin "entrada[14]" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 6
    Warning (15610): No output dependent on input pin "entrada[15]" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 6
    Warning (15610): No output dependent on input pin "entrada[16]" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 6
    Warning (15610): No output dependent on input pin "entrada[17]" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 6
    Warning (15610): No output dependent on input pin "ps2_clk" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 7
    Warning (15610): No output dependent on input pin "ps2_data" File: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.v Line: 8
Info (21057): Implemented 861 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 89 output pins
    Info (21061): Implemented 649 logic cells
    Info (21064): Implemented 99 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 118 warnings
    Info: Peak virtual memory: 4884 megabytes
    Info: Processing ended: Tue Jun 17 17:34:15 2025
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:20


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/output_files/CPU.map.smsg.


