library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity memoria is
    Port (
        clk     : in  STD_LOGIC;
        we      : in  STD_LOGIC;                -- Write enable
        addr    : in  STD_LOGIC_VECTOR(2 downto 0); -- Dirección (0 a 4)
        data_in : in  STD_LOGIC;                -- Dato a escribir
        data_out: out STD_LOGIC                 -- Dato leído
    );
end memoria;

architecture Behavioral of memoria is
    type mem_type is array (0 to 4) of STD_LOGIC;
    signal mem: mem_type := (others => '0');
begin

    process(clk)
        variable idx : integer;
    begin
        if rising_edge(clk) then
            idx := to_integer(unsigned(addr));
            if we = '1' then
                mem(idx) <= data_in;
            end if;
            data_out <= mem(idx);
        end if;
    end process;

end Behavioral;