{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 03 20:32:00 2022 " "Info: Processing started: Thu Nov 03 20:32:00 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RAM -c RAM " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RAM -c RAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file RAM.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Info: Found entity 1: RAM" {  } { { "RAM.bdf" "" { Schematic "D:/Software_workspace/FPGA/RAM/RAM.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file time.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 time " "Info: Found entity 1: time" {  } { { "time.bdf" "" { Schematic "D:/Software_workspace/FPGA/RAM/time.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buff.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file buff.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 buff " "Info: Found entity 1: buff" {  } { { "buff.bdf" "" { Schematic "D:/Software_workspace/FPGA/RAM/buff.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtROM.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file mtROM.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mtROM " "Info: Found entity 1: mtROM" {  } { { "mtROM.bdf" "" { Schematic "D:/Software_workspace/FPGA/RAM/mtROM.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "RAM " "Info: Elaborating entity \"RAM\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk buff inst " "Warning: Port \"clk\" of type buff and instance \"inst\" is missing source signal" {  } { { "RAM.bdf" "" { Schematic "D:/Software_workspace/FPGA/RAM/RAM.bdf" { { 232 704 912 360 "inst" "" } } } }  } 0 0 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time time:inst9 " "Info: Elaborating entity \"time\" for hierarchy \"time:inst9\"" {  } { { "RAM.bdf" "inst9" { Schematic "D:/Software_workspace/FPGA/RAM/RAM.bdf" { { 104 400 528 232 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_counter1.tdf 1 1 " "Warning: Using design file lpm_counter1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter1 " "Info: Found entity 1: lpm_counter1" {  } { { "lpm_counter1.tdf" "" { Text "D:/Software_workspace/FPGA/RAM/lpm_counter1.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter1 time:inst9\|lpm_counter1:inst3 " "Info: Elaborating entity \"lpm_counter1\" for hierarchy \"time:inst9\|lpm_counter1:inst3\"" {  } { { "time.bdf" "inst3" { Schematic "D:/Software_workspace/FPGA/RAM/time.bdf" { { 208 696 840 304 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter time:inst9\|lpm_counter1:inst3\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"time:inst9\|lpm_counter1:inst3\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter1.tdf" "lpm_counter_component" { Text "D:/Software_workspace/FPGA/RAM/lpm_counter1.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "time:inst9\|lpm_counter1:inst3\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"time:inst9\|lpm_counter1:inst3\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter1.tdf" "" { Text "D:/Software_workspace/FPGA/RAM/lpm_counter1.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "time:inst9\|lpm_counter1:inst3\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"time:inst9\|lpm_counter1:inst3\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_UNUSED " "Info: Parameter \"LPM_PORT_UPDOWN\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "lpm_counter1.tdf" "" { Text "D:/Software_workspace/FPGA/RAM/lpm_counter1.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p3i.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_p3i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p3i " "Info: Found entity 1: cntr_p3i" {  } { { "db/cntr_p3i.tdf" "" { Text "D:/Software_workspace/FPGA/RAM/db/cntr_p3i.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_p3i time:inst9\|lpm_counter1:inst3\|lpm_counter:lpm_counter_component\|cntr_p3i:auto_generated " "Info: Elaborating entity \"cntr_p3i\" for hierarchy \"time:inst9\|lpm_counter1:inst3\|lpm_counter:lpm_counter_component\|cntr_p3i:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/software_installation/altera/81/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_mux0.tdf 1 1 " "Warning: Using design file lpm_mux0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Info: Found entity 1: lpm_mux0" {  } { { "lpm_mux0.tdf" "" { Text "D:/Software_workspace/FPGA/RAM/lpm_mux0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux0 time:inst9\|lpm_mux0:inst2 " "Info: Elaborating entity \"lpm_mux0\" for hierarchy \"time:inst9\|lpm_mux0:inst2\"" {  } { { "time.bdf" "inst2" { Schematic "D:/Software_workspace/FPGA/RAM/time.bdf" { { 184 568 648 280 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux time:inst9\|lpm_mux0:inst2\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"time:inst9\|lpm_mux0:inst2\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux0.tdf" "lpm_mux_component" { Text "D:/Software_workspace/FPGA/RAM/lpm_mux0.tdf" 50 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "time:inst9\|lpm_mux0:inst2\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"time:inst9\|lpm_mux0:inst2\|lpm_mux:lpm_mux_component\"" {  } { { "lpm_mux0.tdf" "" { Text "D:/Software_workspace/FPGA/RAM/lpm_mux0.tdf" 50 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "time:inst9\|lpm_mux0:inst2\|lpm_mux:lpm_mux_component " "Info: Instantiated megafunction \"time:inst9\|lpm_mux0:inst2\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Info: Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "lpm_mux0.tdf" "" { Text "D:/Software_workspace/FPGA/RAM/lpm_mux0.tdf" 50 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_fle.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_fle.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_fle " "Info: Found entity 1: mux_fle" {  } { { "db/mux_fle.tdf" "" { Text "D:/Software_workspace/FPGA/RAM/db/mux_fle.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_fle time:inst9\|lpm_mux0:inst2\|lpm_mux:lpm_mux_component\|mux_fle:auto_generated " "Info: Elaborating entity \"mux_fle\" for hierarchy \"time:inst9\|lpm_mux0:inst2\|lpm_mux:lpm_mux_component\|mux_fle:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/software_installation/altera/81/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_counter0.tdf 1 1 " "Warning: Using design file lpm_counter0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Info: Found entity 1: lpm_counter0" {  } { { "lpm_counter0.tdf" "" { Text "D:/Software_workspace/FPGA/RAM/lpm_counter0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter0 time:inst9\|lpm_counter0:inst " "Info: Elaborating entity \"lpm_counter0\" for hierarchy \"time:inst9\|lpm_counter0:inst\"" {  } { { "time.bdf" "inst" { Schematic "D:/Software_workspace/FPGA/RAM/time.bdf" { { -24 512 656 88 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter time:inst9\|lpm_counter0:inst\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"time:inst9\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter0.tdf" "lpm_counter_component" { Text "D:/Software_workspace/FPGA/RAM/lpm_counter0.tdf" 51 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "time:inst9\|lpm_counter0:inst\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"time:inst9\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter0.tdf" "" { Text "D:/Software_workspace/FPGA/RAM/lpm_counter0.tdf" 51 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "time:inst9\|lpm_counter0:inst\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"time:inst9\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_UNUSED " "Info: Parameter \"LPM_PORT_UPDOWN\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "lpm_counter0.tdf" "" { Text "D:/Software_workspace/FPGA/RAM/lpm_counter0.tdf" 51 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0oj.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_0oj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0oj " "Info: Found entity 1: cntr_0oj" {  } { { "db/cntr_0oj.tdf" "" { Text "D:/Software_workspace/FPGA/RAM/db/cntr_0oj.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0oj time:inst9\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_0oj:auto_generated " "Info: Elaborating entity \"cntr_0oj\" for hierarchy \"time:inst9\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_0oj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/software_installation/altera/81/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_constant0.tdf 1 1 " "Warning: Using design file lpm_constant0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0 " "Info: Found entity 1: lpm_constant0" {  } { { "lpm_constant0.tdf" "" { Text "D:/Software_workspace/FPGA/RAM/lpm_constant0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant0 time:inst9\|lpm_constant0:inst4 " "Info: Elaborating entity \"lpm_constant0\" for hierarchy \"time:inst9\|lpm_constant0:inst4\"" {  } { { "time.bdf" "inst4" { Schematic "D:/Software_workspace/FPGA/RAM/time.bdf" { { 88 56 152 136 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant time:inst9\|lpm_constant0:inst4\|lpm_constant:lpm_constant_component " "Info: Elaborating entity \"lpm_constant\" for hierarchy \"time:inst9\|lpm_constant0:inst4\|lpm_constant:lpm_constant_component\"" {  } { { "lpm_constant0.tdf" "lpm_constant_component" { Text "D:/Software_workspace/FPGA/RAM/lpm_constant0.tdf" 46 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "time:inst9\|lpm_constant0:inst4\|lpm_constant:lpm_constant_component " "Info: Elaborated megafunction instantiation \"time:inst9\|lpm_constant0:inst4\|lpm_constant:lpm_constant_component\"" {  } { { "lpm_constant0.tdf" "" { Text "D:/Software_workspace/FPGA/RAM/lpm_constant0.tdf" 46 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "time:inst9\|lpm_constant0:inst4\|lpm_constant:lpm_constant_component " "Info: Instantiated megafunction \"time:inst9\|lpm_constant0:inst4\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_CONSTANT " "Info: Parameter \"LPM_TYPE\" = \"LPM_CONSTANT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"LPM_HINT\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_CVALUE 245 " "Info: Parameter \"LPM_CVALUE\" = \"245\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "lpm_constant0.tdf" "" { Text "D:/Software_workspace/FPGA/RAM/lpm_constant0.tdf" 46 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_compare0.tdf 1 1 " "Warning: Using design file lpm_compare0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare0 " "Info: Found entity 1: lpm_compare0" {  } { { "lpm_compare0.tdf" "" { Text "D:/Software_workspace/FPGA/RAM/lpm_compare0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare0 time:inst9\|lpm_compare0:inst1 " "Info: Elaborating entity \"lpm_compare0\" for hierarchy \"time:inst9\|lpm_compare0:inst1\"" {  } { { "time.bdf" "inst1" { Schematic "D:/Software_workspace/FPGA/RAM/time.bdf" { { 184 384 512 280 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare time:inst9\|lpm_compare0:inst1\|lpm_compare:lpm_compare_component " "Info: Elaborating entity \"lpm_compare\" for hierarchy \"time:inst9\|lpm_compare0:inst1\|lpm_compare:lpm_compare_component\"" {  } { { "lpm_compare0.tdf" "lpm_compare_component" { Text "D:/Software_workspace/FPGA/RAM/lpm_compare0.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "time:inst9\|lpm_compare0:inst1\|lpm_compare:lpm_compare_component " "Info: Elaborated megafunction instantiation \"time:inst9\|lpm_compare0:inst1\|lpm_compare:lpm_compare_component\"" {  } { { "lpm_compare0.tdf" "" { Text "D:/Software_workspace/FPGA/RAM/lpm_compare0.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "time:inst9\|lpm_compare0:inst1\|lpm_compare:lpm_compare_component " "Info: Instantiated megafunction \"time:inst9\|lpm_compare0:inst1\|lpm_compare:lpm_compare_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COMPARE " "Info: Parameter \"LPM_TYPE\" = \"LPM_COMPARE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "lpm_compare0.tdf" "" { Text "D:/Software_workspace/FPGA/RAM/lpm_compare0.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hig.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_hig.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hig " "Info: Found entity 1: cmpr_hig" {  } { { "db/cmpr_hig.tdf" "" { Text "D:/Software_workspace/FPGA/RAM/db/cmpr_hig.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_hig time:inst9\|lpm_compare0:inst1\|lpm_compare:lpm_compare_component\|cmpr_hig:auto_generated " "Info: Elaborating entity \"cmpr_hig\" for hierarchy \"time:inst9\|lpm_compare0:inst1\|lpm_compare:lpm_compare_component\|cmpr_hig:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/software_installation/altera/81/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mtROM mtROM:inst2 " "Info: Elaborating entity \"mtROM\" for hierarchy \"mtROM:inst2\"" {  } { { "RAM.bdf" "inst2" { Schematic "D:/Software_workspace/FPGA/RAM/RAM.bdf" { { 8 96 192 104 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_rom0.tdf 1 1 " "Warning: Using design file lpm_rom0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom0 " "Info: Found entity 1: lpm_rom0" {  } { { "lpm_rom0.tdf" "" { Text "D:/Software_workspace/FPGA/RAM/lpm_rom0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom0 mtROM:inst2\|lpm_rom0:inst " "Info: Elaborating entity \"lpm_rom0\" for hierarchy \"mtROM:inst2\|lpm_rom0:inst\"" {  } { { "mtROM.bdf" "inst" { Schematic "D:/Software_workspace/FPGA/RAM/mtROM.bdf" { { 72 440 600 152 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mtROM:inst2\|lpm_rom0:inst\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"mtROM:inst2\|lpm_rom0:inst\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom0.tdf" "altsyncram_component" { Text "D:/Software_workspace/FPGA/RAM/lpm_rom0.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "mtROM:inst2\|lpm_rom0:inst\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"mtROM:inst2\|lpm_rom0:inst\|altsyncram:altsyncram_component\"" {  } { { "lpm_rom0.tdf" "" { Text "D:/Software_workspace/FPGA/RAM/lpm_rom0.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mtROM:inst2\|lpm_rom0:inst\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"mtROM:inst2\|lpm_rom0:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Info: Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"LPM_HINT\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Stratix II " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"Stratix II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Info: Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Info: Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Info: Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Info: Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A CLOCK0 " "Info: Parameter \"OUTDATA_REG_A\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Info: Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE ROM.mif " "Info: Parameter \"INIT_FILE\" = \"ROM.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Info: Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Info: Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A BYPASS " "Info: Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "lpm_rom0.tdf" "" { Text "D:/Software_workspace/FPGA/RAM/lpm_rom0.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bp61.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_bp61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bp61 " "Info: Found entity 1: altsyncram_bp61" {  } { { "db/altsyncram_bp61.tdf" "" { Text "D:/Software_workspace/FPGA/RAM/db/altsyncram_bp61.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bp61 mtROM:inst2\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_bp61:auto_generated " "Info: Elaborating entity \"altsyncram_bp61\" for hierarchy \"mtROM:inst2\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_bp61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/software_installation/altera/81/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_counter3.tdf 1 1 " "Warning: Using design file lpm_counter3.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter3 " "Info: Found entity 1: lpm_counter3" {  } { { "lpm_counter3.tdf" "" { Text "D:/Software_workspace/FPGA/RAM/lpm_counter3.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter3 mtROM:inst2\|lpm_counter3:inst1 " "Info: Elaborating entity \"lpm_counter3\" for hierarchy \"mtROM:inst2\|lpm_counter3:inst1\"" {  } { { "mtROM.bdf" "inst1" { Schematic "D:/Software_workspace/FPGA/RAM/mtROM.bdf" { { 64 208 352 128 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter mtROM:inst2\|lpm_counter3:inst1\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"mtROM:inst2\|lpm_counter3:inst1\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter3.tdf" "lpm_counter_component" { Text "D:/Software_workspace/FPGA/RAM/lpm_counter3.tdf" 47 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "mtROM:inst2\|lpm_counter3:inst1\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"mtROM:inst2\|lpm_counter3:inst1\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter3.tdf" "" { Text "D:/Software_workspace/FPGA/RAM/lpm_counter3.tdf" 47 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mtROM:inst2\|lpm_counter3:inst1\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"mtROM:inst2\|lpm_counter3:inst1\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Info: Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_UNUSED " "Info: Parameter \"LPM_PORT_UPDOWN\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "lpm_counter3.tdf" "" { Text "D:/Software_workspace/FPGA/RAM/lpm_counter3.tdf" 47 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rlh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rlh " "Info: Found entity 1: cntr_rlh" {  } { { "db/cntr_rlh.tdf" "" { Text "D:/Software_workspace/FPGA/RAM/db/cntr_rlh.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rlh mtROM:inst2\|lpm_counter3:inst1\|lpm_counter:lpm_counter_component\|cntr_rlh:auto_generated " "Info: Elaborating entity \"cntr_rlh\" for hierarchy \"mtROM:inst2\|lpm_counter3:inst1\|lpm_counter:lpm_counter_component\|cntr_rlh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/software_installation/altera/81/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buff buff:inst " "Info: Elaborating entity \"buff\" for hierarchy \"buff:inst\"" {  } { { "RAM.bdf" "inst" { Schematic "D:/Software_workspace/FPGA/RAM/RAM.bdf" { { 232 704 912 360 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_ram_dp0.tdf 1 1 " "Warning: Using design file lpm_ram_dp0.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dp0 " "Info: Found entity 1: lpm_ram_dp0" {  } { { "lpm_ram_dp0.tdf" "" { Text "D:/Software_workspace/FPGA/RAM/lpm_ram_dp0.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dp0 buff:inst\|lpm_ram_dp0:inst1 " "Info: Elaborating entity \"lpm_ram_dp0\" for hierarchy \"buff:inst\|lpm_ram_dp0:inst1\"" {  } { { "buff.bdf" "inst1" { Schematic "D:/Software_workspace/FPGA/RAM/buff.bdf" { { 104 576 832 264 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram buff:inst\|lpm_ram_dp0:inst1\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"buff:inst\|lpm_ram_dp0:inst1\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram_dp0.tdf" "altsyncram_component" { Text "D:/Software_workspace/FPGA/RAM/lpm_ram_dp0.tdf" 52 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "buff:inst\|lpm_ram_dp0:inst1\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"buff:inst\|lpm_ram_dp0:inst1\|altsyncram:altsyncram_component\"" {  } { { "lpm_ram_dp0.tdf" "" { Text "D:/Software_workspace/FPGA/RAM/lpm_ram_dp0.tdf" 52 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "buff:inst\|lpm_ram_dp0:inst1\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"buff:inst\|lpm_ram_dp0:inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Info: Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Info: Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Stratix II " "Info: Parameter \"INTENDED_DEVICE_FAMILY\" = \"Stratix II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info: Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Info: Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Info: Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Info: Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Info: Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Info: Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Info: Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Info: Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Info: Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info: Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Info: Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Info: Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Info: Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_A BYPASS " "Info: Parameter \"CLOCK_ENABLE_OUTPUT_A\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Info: Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "lpm_ram_dp0.tdf" "" { Text "D:/Software_workspace/FPGA/RAM/lpm_ram_dp0.tdf" 52 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g7k1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_g7k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g7k1 " "Info: Found entity 1: altsyncram_g7k1" {  } { { "db/altsyncram_g7k1.tdf" "" { Text "D:/Software_workspace/FPGA/RAM/db/altsyncram_g7k1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g7k1 buff:inst\|lpm_ram_dp0:inst1\|altsyncram:altsyncram_component\|altsyncram_g7k1:auto_generated " "Info: Elaborating entity \"altsyncram_g7k1\" for hierarchy \"buff:inst\|lpm_ram_dp0:inst1\|altsyncram:altsyncram_component\|altsyncram_g7k1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/software_installation/altera/81/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_counter2.tdf 1 1 " "Warning: Using design file lpm_counter2.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter2 " "Info: Found entity 1: lpm_counter2" {  } { { "lpm_counter2.tdf" "" { Text "D:/Software_workspace/FPGA/RAM/lpm_counter2.tdf" 39 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter2 buff:inst\|lpm_counter2:inst " "Info: Elaborating entity \"lpm_counter2\" for hierarchy \"buff:inst\|lpm_counter2:inst\"" {  } { { "buff.bdf" "inst" { Schematic "D:/Software_workspace/FPGA/RAM/buff.bdf" { { 112 288 432 208 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter buff:inst\|lpm_counter2:inst\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"buff:inst\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter2.tdf" "lpm_counter_component" { Text "D:/Software_workspace/FPGA/RAM/lpm_counter2.tdf" 48 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "buff:inst\|lpm_counter2:inst\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"buff:inst\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter2.tdf" "" { Text "D:/Software_workspace/FPGA/RAM/lpm_counter2.tdf" 48 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "buff:inst\|lpm_counter2:inst\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"buff:inst\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Info: Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_UNUSED " "Info: Parameter \"LPM_PORT_UPDOWN\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "lpm_counter2.tdf" "" { Text "D:/Software_workspace/FPGA/RAM/lpm_counter2.tdf" 48 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u3i.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_u3i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u3i " "Info: Found entity 1: cntr_u3i" {  } { { "db/cntr_u3i.tdf" "" { Text "D:/Software_workspace/FPGA/RAM/db/cntr_u3i.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u3i buff:inst\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_u3i:auto_generated " "Info: Elaborating entity \"cntr_u3i\" for hierarchy \"buff:inst\|lpm_counter2:inst\|lpm_counter:lpm_counter_component\|cntr_u3i:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/software_installation/altera/81/quartus/libraries/megafunctions/lpm_counter.tdf" 272 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "buff:inst\|lpm_ram_dp0:inst1\|altsyncram:altsyncram_component\|altsyncram_g7k1:auto_generated\|ram_block1a7 clk0 VCC " "Warning (15400): WYSIWYG primitive \"buff:inst\|lpm_ram_dp0:inst1\|altsyncram:altsyncram_component\|altsyncram_g7k1:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_g7k1.tdf" "" { Text "D:/Software_workspace/FPGA/RAM/db/altsyncram_g7k1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/software_installation/altera/81/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "lpm_ram_dp0.tdf" "" { Text "D:/Software_workspace/FPGA/RAM/lpm_ram_dp0.tdf" 52 2 0 } } { "buff.bdf" "" { Schematic "D:/Software_workspace/FPGA/RAM/buff.bdf" { { 104 576 832 264 "inst1" "" } } } } { "RAM.bdf" "" { Schematic "D:/Software_workspace/FPGA/RAM/RAM.bdf" { { 232 704 912 360 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "buff:inst\|lpm_ram_dp0:inst1\|altsyncram:altsyncram_component\|altsyncram_g7k1:auto_generated\|ram_block1a6 clk0 VCC " "Warning (15400): WYSIWYG primitive \"buff:inst\|lpm_ram_dp0:inst1\|altsyncram:altsyncram_component\|altsyncram_g7k1:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_g7k1.tdf" "" { Text "D:/Software_workspace/FPGA/RAM/db/altsyncram_g7k1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/software_installation/altera/81/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "lpm_ram_dp0.tdf" "" { Text "D:/Software_workspace/FPGA/RAM/lpm_ram_dp0.tdf" 52 2 0 } } { "buff.bdf" "" { Schematic "D:/Software_workspace/FPGA/RAM/buff.bdf" { { 104 576 832 264 "inst1" "" } } } } { "RAM.bdf" "" { Schematic "D:/Software_workspace/FPGA/RAM/RAM.bdf" { { 232 704 912 360 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "buff:inst\|lpm_ram_dp0:inst1\|altsyncram:altsyncram_component\|altsyncram_g7k1:auto_generated\|ram_block1a5 clk0 VCC " "Warning (15400): WYSIWYG primitive \"buff:inst\|lpm_ram_dp0:inst1\|altsyncram:altsyncram_component\|altsyncram_g7k1:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_g7k1.tdf" "" { Text "D:/Software_workspace/FPGA/RAM/db/altsyncram_g7k1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/software_installation/altera/81/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "lpm_ram_dp0.tdf" "" { Text "D:/Software_workspace/FPGA/RAM/lpm_ram_dp0.tdf" 52 2 0 } } { "buff.bdf" "" { Schematic "D:/Software_workspace/FPGA/RAM/buff.bdf" { { 104 576 832 264 "inst1" "" } } } } { "RAM.bdf" "" { Schematic "D:/Software_workspace/FPGA/RAM/RAM.bdf" { { 232 704 912 360 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "buff:inst\|lpm_ram_dp0:inst1\|altsyncram:altsyncram_component\|altsyncram_g7k1:auto_generated\|ram_block1a4 clk0 VCC " "Warning (15400): WYSIWYG primitive \"buff:inst\|lpm_ram_dp0:inst1\|altsyncram:altsyncram_component\|altsyncram_g7k1:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_g7k1.tdf" "" { Text "D:/Software_workspace/FPGA/RAM/db/altsyncram_g7k1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/software_installation/altera/81/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "lpm_ram_dp0.tdf" "" { Text "D:/Software_workspace/FPGA/RAM/lpm_ram_dp0.tdf" 52 2 0 } } { "buff.bdf" "" { Schematic "D:/Software_workspace/FPGA/RAM/buff.bdf" { { 104 576 832 264 "inst1" "" } } } } { "RAM.bdf" "" { Schematic "D:/Software_workspace/FPGA/RAM/RAM.bdf" { { 232 704 912 360 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "buff:inst\|lpm_ram_dp0:inst1\|altsyncram:altsyncram_component\|altsyncram_g7k1:auto_generated\|ram_block1a3 clk0 VCC " "Warning (15400): WYSIWYG primitive \"buff:inst\|lpm_ram_dp0:inst1\|altsyncram:altsyncram_component\|altsyncram_g7k1:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_g7k1.tdf" "" { Text "D:/Software_workspace/FPGA/RAM/db/altsyncram_g7k1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/software_installation/altera/81/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "lpm_ram_dp0.tdf" "" { Text "D:/Software_workspace/FPGA/RAM/lpm_ram_dp0.tdf" 52 2 0 } } { "buff.bdf" "" { Schematic "D:/Software_workspace/FPGA/RAM/buff.bdf" { { 104 576 832 264 "inst1" "" } } } } { "RAM.bdf" "" { Schematic "D:/Software_workspace/FPGA/RAM/RAM.bdf" { { 232 704 912 360 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "buff:inst\|lpm_ram_dp0:inst1\|altsyncram:altsyncram_component\|altsyncram_g7k1:auto_generated\|ram_block1a2 clk0 VCC " "Warning (15400): WYSIWYG primitive \"buff:inst\|lpm_ram_dp0:inst1\|altsyncram:altsyncram_component\|altsyncram_g7k1:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_g7k1.tdf" "" { Text "D:/Software_workspace/FPGA/RAM/db/altsyncram_g7k1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/software_installation/altera/81/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "lpm_ram_dp0.tdf" "" { Text "D:/Software_workspace/FPGA/RAM/lpm_ram_dp0.tdf" 52 2 0 } } { "buff.bdf" "" { Schematic "D:/Software_workspace/FPGA/RAM/buff.bdf" { { 104 576 832 264 "inst1" "" } } } } { "RAM.bdf" "" { Schematic "D:/Software_workspace/FPGA/RAM/RAM.bdf" { { 232 704 912 360 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "buff:inst\|lpm_ram_dp0:inst1\|altsyncram:altsyncram_component\|altsyncram_g7k1:auto_generated\|ram_block1a1 clk0 VCC " "Warning (15400): WYSIWYG primitive \"buff:inst\|lpm_ram_dp0:inst1\|altsyncram:altsyncram_component\|altsyncram_g7k1:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_g7k1.tdf" "" { Text "D:/Software_workspace/FPGA/RAM/db/altsyncram_g7k1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/software_installation/altera/81/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "lpm_ram_dp0.tdf" "" { Text "D:/Software_workspace/FPGA/RAM/lpm_ram_dp0.tdf" 52 2 0 } } { "buff.bdf" "" { Schematic "D:/Software_workspace/FPGA/RAM/buff.bdf" { { 104 576 832 264 "inst1" "" } } } } { "RAM.bdf" "" { Schematic "D:/Software_workspace/FPGA/RAM/RAM.bdf" { { 232 704 912 360 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "buff:inst\|lpm_ram_dp0:inst1\|altsyncram:altsyncram_component\|altsyncram_g7k1:auto_generated\|ram_block1a0 clk0 VCC " "Warning (15400): WYSIWYG primitive \"buff:inst\|lpm_ram_dp0:inst1\|altsyncram:altsyncram_component\|altsyncram_g7k1:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_g7k1.tdf" "" { Text "D:/Software_workspace/FPGA/RAM/db/altsyncram_g7k1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/software_installation/altera/81/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } } { "lpm_ram_dp0.tdf" "" { Text "D:/Software_workspace/FPGA/RAM/lpm_ram_dp0.tdf" 52 2 0 } } { "buff.bdf" "" { Schematic "D:/Software_workspace/FPGA/RAM/buff.bdf" { { 104 576 832 264 "inst1" "" } } } } { "RAM.bdf" "" { Schematic "D:/Software_workspace/FPGA/RAM/RAM.bdf" { { 232 704 912 360 "inst" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "71 " "Info: Implemented 71 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Info: Implemented 17 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Info: Implemented 17 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "21 " "Info: Implemented 21 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Info: Implemented 16 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "226 " "Info: Peak virtual memory: 226 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 03 20:32:05 2022 " "Info: Processing ended: Thu Nov 03 20:32:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
