module ashok_tb;
reg a,b,c;
wire [7:0]o;
dcdr dut(a,b,c,o);
initial begin
{a,b,c}=3'b000; 
#100
{a,b,c}=3'b001; 
#100
{a,b,c}=3'b010;  
#100
{a,b,c}=3'b011;  
#100
{a,b,c}=3'b100;  
#100
{a,b,c}=3'b101; 
#100
{a,b,c}=3'b110;  
#100
{a,b,c}=3'b111; 
end
