(PCB ARQUI2_Practica1_PCB_
 (parser
  (host_cad ARES)
  (host_version 8.4 SP0)
 )
 (resolution mm 100000)
 (unit mm)
 (structure
  (boundary (rect pcb -150.59660 -10.89660 -41.17340 120.11660))
  (boundary (path signal 0.20320 -150.49500 -10.79500 -41.27500 -10.79500 -41.27500 120.01500
   -150.49500 120.01500 -150.49500 -10.79500))
  (flip_style mirror_first)
  (layer TOP (type signal) (direction off))
  (layer I1 (type signal) (direction off))
  (layer I2 (type signal) (direction off))
  (layer I3 (type signal) (direction off))
  (layer I4 (type signal) (direction off))
  (layer I5 (type signal) (direction off))
  (layer I6 (type signal) (direction off))
  (layer I7 (type signal) (direction off))
  (layer I8 (type signal) (direction off))
  (layer I9 (type signal) (direction off))
  (layer I10 (type signal) (direction off))
  (layer I11 (type signal) (direction off))
  (layer I12 (type signal) (direction off))
  (layer I13 (type signal) (direction off))
  (layer I14 (type signal) (direction off))
  (layer BOT (type signal) (direction orthogonal))
  (grid via  0.63500)
  (grid wire 0.63500)
  (control
   (via_at_smd off)
   (off_grid on)
  )
  (via
   $VIA_SIGNAL
   (spare
   )
  )
  (rule
   (width 0.25400)
   (clearance 0.38100)
   (clearance 0.25400 (type wire_via))
   (clearance 0.25400 (type wire_smd))
   (clearance 0.25400 (type wire_pin))
   (clearance 0.25400 (type wire_wire))
   (clearance 0.25400 (type via_pin))
   (clearance 0.25400 (type via_via))
   (clearance 0.25400 (type via_smd))
  )
 )
 (placement
  (component "ARDUINO NANO_MASTER" (place MASTER -113.03000 29.21000 front 90))
  (component "ARDUINO NANO_SLAVE" (place SLAVE -113.03000 52.70500 front 90))
  (component "ARDUINO-SIL8_J1" (place J1 -95.88500 86.36000 front 0))
  (component "ARDUINO-SIL8_J2" (place J2 -118.11000 86.36000 front 0))
  (component "ARDUINO-SIL8_J3" (place J3 -80.01000 23.49500 front -180))
  (component RES40_R3 (place R3 -115.57000 72.39000 front 90))
  (component RES40_R4 (place R4 -113.03000 72.39000 front 90))
  (component "ARDUINO-SIL8_J4" (place J4 -120.65000 23.49500 front 0))
 )
 (library
  (image "ARDUINO NANO_MASTER" (side front)
   (outline (rect TOP -1.59360 -37.06160 16.61760 9.14160))
   (pin PS0 (rotate -90) 0 0.00000 0.00000)
   (pin PS0 (rotate -90) 1 0.00000 -25.40000)
   (pin PS0 (rotate -90) 2 0.00000 -5.08000)
   (pin PS0 (rotate -90) 3 0.00000 -7.62000)
   (pin PS0 (rotate -90) 4 0.00000 -10.16000)
   (pin PS0 (rotate -90) 5 0.00000 -12.70000)
   (pin PS0 (rotate -90) 6 0.00000 -15.24000)
   (pin PS0 (rotate -90) 7 0.00000 -17.78000)
   (pin PS0 (rotate -90) 8 0.00000 -20.32000)
   (pin PS0 (rotate -90) 9 0.00000 -22.86000)
   (pin PS0 (rotate -90) 10 0.00000 -2.54000)
   (pin PS0 (rotate -90) 11 15.04200 -22.86000)
   (pin PS0 (rotate -90) 12 15.04200 -20.32000)
   (pin PS0 (rotate -90) 13 15.04200 -17.78000)
   (pin PS0 (rotate -90) 14 15.04200 -15.24000)
   (pin PS0 (rotate -90) 15 15.04200 -12.70000)
   (pin PS0 (rotate -90) 16 15.04200 -10.16000)
   (pin PS0 (rotate -90) 17 15.04200 -7.62000)
   (pin PS0 (rotate -90) 18 15.04200 -5.08000)
   (pin PS0 (rotate -90) 19 15.04200 -2.54000)
   (pin PS0 (rotate -90) 20 15.04200 0.00000)
   (pin PS0 (rotate -90) 21 15.04200 2.54000)
   (pin PS0 (rotate -90) 22 0.00000 2.54000)
   (pin PS0 (rotate -90) 23 0.00000 -30.48000)
   (pin PS0 (rotate -90) 24 15.04200 -25.40000)
   (pin PS0 (rotate -90) 25 0.00000 -27.94000)
   (pin PS0 (rotate -90) 26 15.04200 -27.94000)
   (pin PS0 (rotate -90) 27 15.04200 -30.48000)
   (pin PS0 (rotate -90) 28 15.04200 -33.02000)
   (pin PS0 (rotate -90) 29 0.00000 -33.02000)
  )
  (image "ARDUINO NANO_SLAVE" (side front)
   (outline (rect TOP -1.59360 -37.06160 16.61760 9.14160))
   (pin PS0 (rotate -90) 0 0.00000 0.00000)
   (pin PS0 (rotate -90) 1 0.00000 -25.40000)
   (pin PS0 (rotate -90) 2 0.00000 -5.08000)
   (pin PS0 (rotate -90) 3 0.00000 -7.62000)
   (pin PS0 (rotate -90) 4 0.00000 -10.16000)
   (pin PS0 (rotate -90) 5 0.00000 -12.70000)
   (pin PS0 (rotate -90) 6 0.00000 -15.24000)
   (pin PS0 (rotate -90) 7 0.00000 -17.78000)
   (pin PS0 (rotate -90) 8 0.00000 -20.32000)
   (pin PS0 (rotate -90) 9 0.00000 -22.86000)
   (pin PS0 (rotate -90) 10 0.00000 -2.54000)
   (pin PS0 (rotate -90) 11 15.04200 -22.86000)
   (pin PS0 (rotate -90) 12 15.04200 -20.32000)
   (pin PS0 (rotate -90) 13 15.04200 -17.78000)
   (pin PS0 (rotate -90) 14 15.04200 -15.24000)
   (pin PS0 (rotate -90) 15 15.04200 -12.70000)
   (pin PS0 (rotate -90) 16 15.04200 -10.16000)
   (pin PS0 (rotate -90) 17 15.04200 -7.62000)
   (pin PS0 (rotate -90) 18 15.04200 -5.08000)
   (pin PS0 (rotate -90) 19 15.04200 -2.54000)
   (pin PS0 (rotate -90) 20 15.04200 0.00000)
   (pin PS0 (rotate -90) 21 15.04200 2.54000)
   (pin PS0 (rotate -90) 22 0.00000 2.54000)
   (pin PS0 (rotate -90) 23 0.00000 -30.48000)
   (pin PS0 (rotate -90) 24 15.04200 -25.40000)
   (pin PS0 (rotate -90) 25 0.00000 -27.94000)
   (pin PS0 (rotate -90) 26 15.04200 -27.94000)
   (pin PS0 (rotate -90) 27 15.04200 -30.48000)
   (pin PS0 (rotate -90) 28 15.04200 -33.02000)
   (pin PS0 (rotate -90) 29 0.00000 -33.02000)
  )
  (image "ARDUINO-SIL8_J1" (side front)
   (outline (rect TOP -1.37160 -2.00660 19.15160 2.00660))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
   (pin PS0 (rotate 0) 2 5.08000 0.00000)
   (pin PS0 (rotate 0) 3 7.62000 0.00000)
   (pin PS0 (rotate 0) 4 10.16000 0.00000)
   (pin PS0 (rotate 0) 5 12.70000 0.00000)
   (pin PS0 (rotate 0) 6 15.24000 0.00000)
   (pin PS0 (rotate 0) 7 17.78000 0.00000)
  )
  (image "ARDUINO-SIL8_J2" (side front)
   (outline (rect TOP -1.37160 -2.00660 19.15160 2.00660))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
   (pin PS0 (rotate 0) 2 5.08000 0.00000)
   (pin PS0 (rotate 0) 3 7.62000 0.00000)
   (pin PS0 (rotate 0) 4 10.16000 0.00000)
   (pin PS0 (rotate 0) 5 12.70000 0.00000)
   (pin PS0 (rotate 0) 6 15.24000 0.00000)
   (pin PS0 (rotate 0) 7 17.78000 0.00000)
  )
  (image "ARDUINO-SIL8_J3" (side front)
   (outline (rect TOP -1.37160 -2.00660 19.15160 2.00660))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
   (pin PS0 (rotate 0) 2 5.08000 0.00000)
   (pin PS0 (rotate 0) 3 7.62000 0.00000)
   (pin PS0 (rotate 0) 4 10.16000 0.00000)
   (pin PS0 (rotate 0) 5 12.70000 0.00000)
   (pin PS0 (rotate 0) 6 15.24000 0.00000)
   (pin PS0 (rotate 0) 7 17.78000 0.00000)
  )
  (image RES40_R3 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS1 (rotate 0) 1 10.16000 0.00000)
  )
  (image RES40_R4 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS1 (rotate 0) 0 0.00000 0.00000)
   (pin PS1 (rotate 0) 1 10.16000 0.00000)
  )
  (image "ARDUINO-SIL8_J4" (side front)
   (outline (rect TOP -1.37160 -2.00660 19.15160 2.00660))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 2.54000 0.00000)
   (pin PS0 (rotate 0) 2 5.08000 0.00000)
   (pin PS0 (rotate 0) 3 7.62000 0.00000)
   (pin PS0 (rotate 0) 4 10.16000 0.00000)
   (pin PS0 (rotate 0) 5 12.70000 0.00000)
   (pin PS0 (rotate 0) 6 15.24000 0.00000)
   (pin PS0 (rotate 0) 7 17.78000 0.00000)
  )
  (padstack PS0 (absolute on)
   (shape (rect TOP -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I1 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I2 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I3 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I4 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I5 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I6 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I7 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I8 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I9 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I10 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I11 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I12 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I13 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect I14 -0.76200 -1.27000 0.76200 1.27000))
   (shape (rect BOT -0.76200 -1.27000 0.76200 1.27000))
  )
  (padstack PS1 (absolute on)
   (shape (circle TOP 1.77800 0 0))
   (shape (circle I1 1.77800 0 0))
   (shape (circle I2 1.77800 0 0))
   (shape (circle I3 1.77800 0 0))
   (shape (circle I4 1.77800 0 0))
   (shape (circle I5 1.77800 0 0))
   (shape (circle I6 1.77800 0 0))
   (shape (circle I7 1.77800 0 0))
   (shape (circle I8 1.77800 0 0))
   (shape (circle I9 1.77800 0 0))
   (shape (circle I10 1.77800 0 0))
   (shape (circle I11 1.77800 0 0))
   (shape (circle I12 1.77800 0 0))
   (shape (circle I13 1.77800 0 0))
   (shape (circle I14 1.77800 0 0))
   (shape (circle BOT 1.77800 0 0))
  )
  (padstack $VIA_SIGNAL (absolute on)
   (shape (circle TOP 0.76200 0 0))
   (shape (circle I1 0.76200 0 0))
   (shape (circle I2 0.76200 0 0))
   (shape (circle I3 0.76200 0 0))
   (shape (circle I4 0.76200 0 0))
   (shape (circle I5 0.76200 0 0))
   (shape (circle I6 0.76200 0 0))
   (shape (circle I7 0.76200 0 0))
   (shape (circle I8 0.76200 0 0))
   (shape (circle I9 0.76200 0 0))
   (shape (circle I10 0.76200 0 0))
   (shape (circle I11 0.76200 0 0))
   (shape (circle I12 0.76200 0 0))
   (shape (circle I13 0.76200 0 0))
   (shape (circle I14 0.76200 0 0))
   (shape (circle BOT 0.76200 0 0))
  )
 )
 (network
  (net "#00007"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins MASTER-6 J2-1 J2-7 R3-1)
  )
  (net "#00008"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins MASTER-7 J2-2 J2-6 R4-1)
  )
  (net "#00011"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins MASTER-1 SLAVE-29 J2-3 J2-4 J3-4 R3-0 R4-0 J4-7)
  )
  (net "#00013"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins MASTER-23 MASTER-24 SLAVE-23 SLAVE-24 J1-6 J2-0 J2-5 J3-1 J3-5 J4-3 J4-6)
  )
  (net "#00014"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins MASTER-29 J3-0)
  )
  (net "#00017"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins MASTER-19 J3-7)
  )
  (net "#00018"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins MASTER-18 J3-6)
  )
  (net "#00019"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins MASTER-17 J4-5)
  )
  (net "#00026"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins MASTER-27 SLAVE-28)
  )
  (net "#00027"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins MASTER-28 SLAVE-27)
  )
  (net "#00035"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins SLAVE-6 J1-4)
  )
  (net "#00036"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins SLAVE-7 J1-5)
  )
  (net "#00039"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins SLAVE-1 J1-7)
  )
  (net "#00045"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins SLAVE-17 J4-0)
  )
  (class SIGNAL
   "#00007"
   "#00008"
   "#00011"
   "#00013"
   "#00014"
   "#00017"
   "#00018"
   "#00019"
   "#00026"
   "#00027"
   "#00035"
   "#00036"
   "#00039"
   "#00045"
   "{NC}"
   "{VOID}"
   (rule
    (width 0.63499)
    (clearance 0.38100)
    (clearance 0.25400 (type wire_via))
    (clearance 0.25400 (type wire_smd))
    (clearance 0.25400 (type wire_pin))
    (clearance 0.25400 (type wire_wire))
    (clearance 0.25400 (type via_pin))
    (clearance 0.25400 (type via_via))
    (clearance 0.25400 (type via_smd))
   )
  )
 )
 (wiring
 )
)
