// Seed: 2929500175
module module_0 (
    output uwire id_0,
    input supply0 id_1,
    input supply0 id_2,
    input supply1 id_3,
    input supply0 id_4,
    input wand id_5,
    input supply0 id_6
);
  localparam id_8 = 1;
  logic id_9;
  assign module_1.id_5 = 0;
  always @(-1 or -1 or(1) or posedge id_9 or posedge id_1)
    if ((id_8)) begin : LABEL_0
      #1 id_9 = 1;
    end
endmodule
module module_1 #(
    parameter id_3 = 32'd9
) (
    output uwire id_0,
    output tri1 id_1,
    output supply1 id_2,
    input tri1 _id_3,
    output wor id_4,
    output tri id_5,
    input tri1 id_6,
    input supply0 id_7,
    output supply1 id_8
);
  logic [-1 : -1  -  id_3] id_10;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_7,
      id_7,
      id_6,
      id_6,
      id_6
  );
endmodule
