# wallace-tree-16bit
16-bit Array Multiplier and Pipelined Wallace Tree Multiplier in Verilog
# 16-bit Wallace Tree Multiplier

This project implements a 16-bit Wallace Tree Multiplier using Verilog HDL.

## Files
- array_multiplier.v (Array multiplier main)
- array_multiplier_tb.v (Array multiplier testbench)
- bk.v (adder)
- mine.v (wallace tree main)
- wallace_tb_plz.v (wallace tree testbench)


## Tools Used
- Verilog HDL
- Xilinx Vivado
