$comment
	File created using the following command:
		vcd file lab7.msim.vcd -direction
$end
$date
	Wed Nov 20 20:59:25 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module top_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 1 " rst $end
$var reg 2 # sw [1:0] $end
$var wire 1 $ ALUResult [31] $end
$var wire 1 % ALUResult [30] $end
$var wire 1 & ALUResult [29] $end
$var wire 1 ' ALUResult [28] $end
$var wire 1 ( ALUResult [27] $end
$var wire 1 ) ALUResult [26] $end
$var wire 1 * ALUResult [25] $end
$var wire 1 + ALUResult [24] $end
$var wire 1 , ALUResult [23] $end
$var wire 1 - ALUResult [22] $end
$var wire 1 . ALUResult [21] $end
$var wire 1 / ALUResult [20] $end
$var wire 1 0 ALUResult [19] $end
$var wire 1 1 ALUResult [18] $end
$var wire 1 2 ALUResult [17] $end
$var wire 1 3 ALUResult [16] $end
$var wire 1 4 ALUResult [15] $end
$var wire 1 5 ALUResult [14] $end
$var wire 1 6 ALUResult [13] $end
$var wire 1 7 ALUResult [12] $end
$var wire 1 8 ALUResult [11] $end
$var wire 1 9 ALUResult [10] $end
$var wire 1 : ALUResult [9] $end
$var wire 1 ; ALUResult [8] $end
$var wire 1 < ALUResult [7] $end
$var wire 1 = ALUResult [6] $end
$var wire 1 > ALUResult [5] $end
$var wire 1 ? ALUResult [4] $end
$var wire 1 @ ALUResult [3] $end
$var wire 1 A ALUResult [2] $end
$var wire 1 B ALUResult [1] $end
$var wire 1 C ALUResult [0] $end
$var wire 1 D RD1 [31] $end
$var wire 1 E RD1 [30] $end
$var wire 1 F RD1 [29] $end
$var wire 1 G RD1 [28] $end
$var wire 1 H RD1 [27] $end
$var wire 1 I RD1 [26] $end
$var wire 1 J RD1 [25] $end
$var wire 1 K RD1 [24] $end
$var wire 1 L RD1 [23] $end
$var wire 1 M RD1 [22] $end
$var wire 1 N RD1 [21] $end
$var wire 1 O RD1 [20] $end
$var wire 1 P RD1 [19] $end
$var wire 1 Q RD1 [18] $end
$var wire 1 R RD1 [17] $end
$var wire 1 S RD1 [16] $end
$var wire 1 T RD1 [15] $end
$var wire 1 U RD1 [14] $end
$var wire 1 V RD1 [13] $end
$var wire 1 W RD1 [12] $end
$var wire 1 X RD1 [11] $end
$var wire 1 Y RD1 [10] $end
$var wire 1 Z RD1 [9] $end
$var wire 1 [ RD1 [8] $end
$var wire 1 \ RD1 [7] $end
$var wire 1 ] RD1 [6] $end
$var wire 1 ^ RD1 [5] $end
$var wire 1 _ RD1 [4] $end
$var wire 1 ` RD1 [3] $end
$var wire 1 a RD1 [2] $end
$var wire 1 b RD1 [1] $end
$var wire 1 c RD1 [0] $end
$var wire 1 d RD2 [31] $end
$var wire 1 e RD2 [30] $end
$var wire 1 f RD2 [29] $end
$var wire 1 g RD2 [28] $end
$var wire 1 h RD2 [27] $end
$var wire 1 i RD2 [26] $end
$var wire 1 j RD2 [25] $end
$var wire 1 k RD2 [24] $end
$var wire 1 l RD2 [23] $end
$var wire 1 m RD2 [22] $end
$var wire 1 n RD2 [21] $end
$var wire 1 o RD2 [20] $end
$var wire 1 p RD2 [19] $end
$var wire 1 q RD2 [18] $end
$var wire 1 r RD2 [17] $end
$var wire 1 s RD2 [16] $end
$var wire 1 t RD2 [15] $end
$var wire 1 u RD2 [14] $end
$var wire 1 v RD2 [13] $end
$var wire 1 w RD2 [12] $end
$var wire 1 x RD2 [11] $end
$var wire 1 y RD2 [10] $end
$var wire 1 z RD2 [9] $end
$var wire 1 { RD2 [8] $end
$var wire 1 | RD2 [7] $end
$var wire 1 } RD2 [6] $end
$var wire 1 ~ RD2 [5] $end
$var wire 1 !! RD2 [4] $end
$var wire 1 "! RD2 [3] $end
$var wire 1 #! RD2 [2] $end
$var wire 1 $! RD2 [1] $end
$var wire 1 %! RD2 [0] $end
$var wire 1 &! display_led [6] $end
$var wire 1 '! display_led [5] $end
$var wire 1 (! display_led [4] $end
$var wire 1 )! display_led [3] $end
$var wire 1 *! display_led [2] $end
$var wire 1 +! display_led [1] $end
$var wire 1 ,! display_led [0] $end
$var wire 1 -! prode_register_file [31] $end
$var wire 1 .! prode_register_file [30] $end
$var wire 1 /! prode_register_file [29] $end
$var wire 1 0! prode_register_file [28] $end
$var wire 1 1! prode_register_file [27] $end
$var wire 1 2! prode_register_file [26] $end
$var wire 1 3! prode_register_file [25] $end
$var wire 1 4! prode_register_file [24] $end
$var wire 1 5! prode_register_file [23] $end
$var wire 1 6! prode_register_file [22] $end
$var wire 1 7! prode_register_file [21] $end
$var wire 1 8! prode_register_file [20] $end
$var wire 1 9! prode_register_file [19] $end
$var wire 1 :! prode_register_file [18] $end
$var wire 1 ;! prode_register_file [17] $end
$var wire 1 <! prode_register_file [16] $end
$var wire 1 =! prode_register_file [15] $end
$var wire 1 >! prode_register_file [14] $end
$var wire 1 ?! prode_register_file [13] $end
$var wire 1 @! prode_register_file [12] $end
$var wire 1 A! prode_register_file [11] $end
$var wire 1 B! prode_register_file [10] $end
$var wire 1 C! prode_register_file [9] $end
$var wire 1 D! prode_register_file [8] $end
$var wire 1 E! prode_register_file [7] $end
$var wire 1 F! prode_register_file [6] $end
$var wire 1 G! prode_register_file [5] $end
$var wire 1 H! prode_register_file [4] $end
$var wire 1 I! prode_register_file [3] $end
$var wire 1 J! prode_register_file [2] $end
$var wire 1 K! prode_register_file [1] $end
$var wire 1 L! prode_register_file [0] $end

$scope module i1 $end
$var wire 1 M! gnd $end
$var wire 1 N! vcc $end
$var wire 1 O! unknown $end
$var tri1 1 P! devclrn $end
$var tri1 1 Q! devpor $end
$var tri1 1 R! devoe $end
$var wire 1 S! ALUResult[0]~output_o $end
$var wire 1 T! ALUResult[1]~output_o $end
$var wire 1 U! ALUResult[2]~output_o $end
$var wire 1 V! ALUResult[3]~output_o $end
$var wire 1 W! ALUResult[4]~output_o $end
$var wire 1 X! ALUResult[5]~output_o $end
$var wire 1 Y! ALUResult[6]~output_o $end
$var wire 1 Z! ALUResult[7]~output_o $end
$var wire 1 [! ALUResult[8]~output_o $end
$var wire 1 \! ALUResult[9]~output_o $end
$var wire 1 ]! ALUResult[10]~output_o $end
$var wire 1 ^! ALUResult[11]~output_o $end
$var wire 1 _! ALUResult[12]~output_o $end
$var wire 1 `! ALUResult[13]~output_o $end
$var wire 1 a! ALUResult[14]~output_o $end
$var wire 1 b! ALUResult[15]~output_o $end
$var wire 1 c! ALUResult[16]~output_o $end
$var wire 1 d! ALUResult[17]~output_o $end
$var wire 1 e! ALUResult[18]~output_o $end
$var wire 1 f! ALUResult[19]~output_o $end
$var wire 1 g! ALUResult[20]~output_o $end
$var wire 1 h! ALUResult[21]~output_o $end
$var wire 1 i! ALUResult[22]~output_o $end
$var wire 1 j! ALUResult[23]~output_o $end
$var wire 1 k! ALUResult[24]~output_o $end
$var wire 1 l! ALUResult[25]~output_o $end
$var wire 1 m! ALUResult[26]~output_o $end
$var wire 1 n! ALUResult[27]~output_o $end
$var wire 1 o! ALUResult[28]~output_o $end
$var wire 1 p! ALUResult[29]~output_o $end
$var wire 1 q! ALUResult[30]~output_o $end
$var wire 1 r! ALUResult[31]~output_o $end
$var wire 1 s! RD1[0]~output_o $end
$var wire 1 t! RD1[1]~output_o $end
$var wire 1 u! RD1[2]~output_o $end
$var wire 1 v! RD1[3]~output_o $end
$var wire 1 w! RD1[4]~output_o $end
$var wire 1 x! RD1[5]~output_o $end
$var wire 1 y! RD1[6]~output_o $end
$var wire 1 z! RD1[7]~output_o $end
$var wire 1 {! RD1[8]~output_o $end
$var wire 1 |! RD1[9]~output_o $end
$var wire 1 }! RD1[10]~output_o $end
$var wire 1 ~! RD1[11]~output_o $end
$var wire 1 !" RD1[12]~output_o $end
$var wire 1 "" RD1[13]~output_o $end
$var wire 1 #" RD1[14]~output_o $end
$var wire 1 $" RD1[15]~output_o $end
$var wire 1 %" RD1[16]~output_o $end
$var wire 1 &" RD1[17]~output_o $end
$var wire 1 '" RD1[18]~output_o $end
$var wire 1 (" RD1[19]~output_o $end
$var wire 1 )" RD1[20]~output_o $end
$var wire 1 *" RD1[21]~output_o $end
$var wire 1 +" RD1[22]~output_o $end
$var wire 1 ," RD1[23]~output_o $end
$var wire 1 -" RD1[24]~output_o $end
$var wire 1 ." RD1[25]~output_o $end
$var wire 1 /" RD1[26]~output_o $end
$var wire 1 0" RD1[27]~output_o $end
$var wire 1 1" RD1[28]~output_o $end
$var wire 1 2" RD1[29]~output_o $end
$var wire 1 3" RD1[30]~output_o $end
$var wire 1 4" RD1[31]~output_o $end
$var wire 1 5" RD2[0]~output_o $end
$var wire 1 6" RD2[1]~output_o $end
$var wire 1 7" RD2[2]~output_o $end
$var wire 1 8" RD2[3]~output_o $end
$var wire 1 9" RD2[4]~output_o $end
$var wire 1 :" RD2[5]~output_o $end
$var wire 1 ;" RD2[6]~output_o $end
$var wire 1 <" RD2[7]~output_o $end
$var wire 1 =" RD2[8]~output_o $end
$var wire 1 >" RD2[9]~output_o $end
$var wire 1 ?" RD2[10]~output_o $end
$var wire 1 @" RD2[11]~output_o $end
$var wire 1 A" RD2[12]~output_o $end
$var wire 1 B" RD2[13]~output_o $end
$var wire 1 C" RD2[14]~output_o $end
$var wire 1 D" RD2[15]~output_o $end
$var wire 1 E" RD2[16]~output_o $end
$var wire 1 F" RD2[17]~output_o $end
$var wire 1 G" RD2[18]~output_o $end
$var wire 1 H" RD2[19]~output_o $end
$var wire 1 I" RD2[20]~output_o $end
$var wire 1 J" RD2[21]~output_o $end
$var wire 1 K" RD2[22]~output_o $end
$var wire 1 L" RD2[23]~output_o $end
$var wire 1 M" RD2[24]~output_o $end
$var wire 1 N" RD2[25]~output_o $end
$var wire 1 O" RD2[26]~output_o $end
$var wire 1 P" RD2[27]~output_o $end
$var wire 1 Q" RD2[28]~output_o $end
$var wire 1 R" RD2[29]~output_o $end
$var wire 1 S" RD2[30]~output_o $end
$var wire 1 T" RD2[31]~output_o $end
$var wire 1 U" prode_register_file[0]~output_o $end
$var wire 1 V" prode_register_file[1]~output_o $end
$var wire 1 W" prode_register_file[2]~output_o $end
$var wire 1 X" prode_register_file[3]~output_o $end
$var wire 1 Y" prode_register_file[4]~output_o $end
$var wire 1 Z" prode_register_file[5]~output_o $end
$var wire 1 [" prode_register_file[6]~output_o $end
$var wire 1 \" prode_register_file[7]~output_o $end
$var wire 1 ]" prode_register_file[8]~output_o $end
$var wire 1 ^" prode_register_file[9]~output_o $end
$var wire 1 _" prode_register_file[10]~output_o $end
$var wire 1 `" prode_register_file[11]~output_o $end
$var wire 1 a" prode_register_file[12]~output_o $end
$var wire 1 b" prode_register_file[13]~output_o $end
$var wire 1 c" prode_register_file[14]~output_o $end
$var wire 1 d" prode_register_file[15]~output_o $end
$var wire 1 e" prode_register_file[16]~output_o $end
$var wire 1 f" prode_register_file[17]~output_o $end
$var wire 1 g" prode_register_file[18]~output_o $end
$var wire 1 h" prode_register_file[19]~output_o $end
$var wire 1 i" prode_register_file[20]~output_o $end
$var wire 1 j" prode_register_file[21]~output_o $end
$var wire 1 k" prode_register_file[22]~output_o $end
$var wire 1 l" prode_register_file[23]~output_o $end
$var wire 1 m" prode_register_file[24]~output_o $end
$var wire 1 n" prode_register_file[25]~output_o $end
$var wire 1 o" prode_register_file[26]~output_o $end
$var wire 1 p" prode_register_file[27]~output_o $end
$var wire 1 q" prode_register_file[28]~output_o $end
$var wire 1 r" prode_register_file[29]~output_o $end
$var wire 1 s" prode_register_file[30]~output_o $end
$var wire 1 t" prode_register_file[31]~output_o $end
$var wire 1 u" display_led[0]~output_o $end
$var wire 1 v" display_led[1]~output_o $end
$var wire 1 w" display_led[2]~output_o $end
$var wire 1 x" display_led[3]~output_o $end
$var wire 1 y" display_led[4]~output_o $end
$var wire 1 z" display_led[5]~output_o $end
$var wire 1 {" display_led[6]~output_o $end
$var wire 1 |" sw[0]~input_o $end
$var wire 1 }" sw[1]~input_o $end
$var wire 1 ~" Equal0~0_combout $end
$var wire 1 !# t1|Selector30~0_combout $end
$var wire 1 "# clk~input_o $end
$var wire 1 ## clk~inputclkctrl_outclk $end
$var wire 1 $# r_f|regs[6][2]~feeder_combout $end
$var wire 1 %# rst~input_o $end
$var wire 1 &# rst~inputclkctrl_outclk $end
$var wire 1 '# r_f|regs[6][2]~q $end
$var wire 1 (# r_f|Mux61~0_combout $end
$var wire 1 )# dm|mem_array[2][0]~q $end
$var wire 1 *# dm|Mux63~0_combout $end
$var wire 1 +# dm|mem_array[2][2]~q $end
$var wire 1 ,# dm|Mux61~0_combout $end
$var wire 1 -# t2|WideOr0~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
b0 #
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0c
0b
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0D
0%!
0$!
0#!
0"!
0!!
0~
0}
0|
0{
0z
0y
0x
0w
0v
0u
0t
0s
0r
0q
0p
0o
0n
0m
0l
0k
0j
0i
0h
0g
0f
0e
0d
0,!
0+!
0*!
0)!
0(!
0'!
1&!
0L!
0K!
0J!
0I!
0H!
0G!
0F!
0E!
0D!
0C!
0B!
0A!
0@!
0?!
0>!
0=!
0<!
0;!
0:!
09!
08!
07!
06!
05!
04!
03!
02!
01!
00!
0/!
0.!
0-!
0M!
1N!
xO!
1P!
1Q!
1R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
0e!
0f!
0g!
0h!
0i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
0f"
0g"
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
1{"
0|"
0}"
0~"
0!#
0"#
0##
1$#
1%#
1&#
0'#
0(#
0)#
0*#
0+#
0,#
1-#
$end
#5000
1!
1"#
1##
#10000
0!
0"#
0##
#15000
1!
1"#
1##
#20000
0!
0"#
0##
#25000
1!
1"#
1##
#30000
0!
0"#
0##
#35000
1!
1"#
1##
#40000
0!
0"#
0##
#45000
1!
1"#
1##
#50000
0!
0"#
0##
#55000
1!
1"#
1##
#60000
0!
0"#
0##
#65000
1!
1"#
1##
#70000
0!
0"#
0##
#75000
1!
1"#
1##
#80000
0"
0!
0%#
0"#
0&#
0##
#85000
1!
1"#
1##
#90000
0!
0"#
0##
#95000
1!
1"#
1##
#100000
0!
0"#
0##
#105000
1!
1"#
1##
#110000
0!
0"#
0##
#115000
1!
1"#
1##
#120000
1"
0!
1%#
0"#
1&#
0##
#125000
1!
1"#
1##
#130000
0!
0"#
0##
#135000
1!
1"#
1##
#140000
0!
0"#
0##
#145000
1!
1"#
1##
#150000
0!
0"#
0##
#155000
1!
1"#
1##
#160000
0!
0"#
0##
#165000
1!
1"#
1##
#170000
0!
0"#
0##
#175000
1!
1"#
1##
#180000
0!
0"#
0##
#185000
1!
1"#
1##
#190000
0!
0"#
0##
#195000
1!
1"#
1##
#200000
0!
0"#
0##
#205000
1!
1"#
1##
#210000
0!
0"#
0##
#215000
1!
1"#
1##
#220000
0!
0"#
0##
#225000
1!
1"#
1##
#230000
0!
0"#
0##
#235000
1!
1"#
1##
#240000
b10 #
0!
1}"
0"#
0##
0-#
1(#
1!#
1T!
16"
1V"
1w"
1z"
17"
0{"
0&!
1#!
1'!
1*!
1K!
1$!
1B
#245000
1!
1"#
1##
1+#
1'#
1,#
0(#
07"
1W"
1J!
0#!
#250000
0!
0"#
0##
#255000
1!
1"#
1##
0+#
0,#
0W"
0J!
#260000
0!
0"#
0##
#265000
1!
1"#
1##
#270000
0!
0"#
0##
#275000
1!
1"#
1##
#280000
b0 #
0!
0}"
0"#
0##
1-#
0!#
0T!
06"
0V"
0w"
0z"
1{"
1&!
0'!
0*!
0K!
0$!
0B
#285000
1!
1"#
1##
#290000
0!
0"#
0##
#295000
1!
1"#
1##
#300000
0!
0"#
0##
#305000
1!
1"#
1##
#310000
0!
0"#
0##
#315000
1!
1"#
1##
#320000
0!
0"#
0##
#325000
1!
1"#
1##
#330000
0!
0"#
0##
#335000
1!
1"#
1##
#340000
0!
0"#
0##
#345000
1!
1"#
1##
#350000
0!
0"#
0##
#355000
1!
1"#
1##
#360000
0!
0"#
0##
#365000
1!
1"#
1##
#370000
0!
0"#
0##
#375000
1!
1"#
1##
#380000
0!
0"#
0##
#385000
1!
1"#
1##
#390000
0!
0"#
0##
#395000
1!
1"#
1##
#400000
0"
0!
0%#
0"#
0&#
0##
0'#
#405000
1!
1"#
1##
#410000
0!
0"#
0##
#415000
1!
1"#
1##
#420000
0!
0"#
0##
#425000
1!
1"#
1##
#430000
0!
0"#
0##
#435000
1!
1"#
1##
#440000
1"
0!
1%#
0"#
1&#
0##
#445000
1!
1"#
1##
#450000
0!
0"#
0##
#455000
1!
1"#
1##
#460000
0!
0"#
0##
#465000
1!
1"#
1##
#470000
0!
0"#
0##
#475000
1!
1"#
1##
#480000
0!
0"#
0##
#485000
1!
1"#
1##
#490000
0!
0"#
0##
#495000
1!
1"#
1##
#500000
0!
0"#
0##
#505000
1!
1"#
1##
#510000
0!
0"#
0##
#515000
1!
1"#
1##
#520000
0!
0"#
0##
#525000
1!
1"#
1##
#530000
0!
0"#
0##
#535000
1!
1"#
1##
#540000
0!
0"#
0##
#545000
1!
1"#
1##
#550000
0!
0"#
0##
#555000
1!
1"#
1##
#560000
0!
0"#
0##
#565000
1!
1"#
1##
#570000
0!
0"#
0##
#575000
1!
1"#
1##
#580000
b1 #
0!
1|"
0"#
0##
0-#
1,#
1*#
1~"
1S!
1U!
15"
1v"
1y"
1U"
1W"
0{"
0&!
1J!
1L!
1(!
1+!
1%!
1A
1C
#585000
1!
1"#
1##
#590000
0!
0"#
0##
#595000
1!
1"#
1##
#600000
0!
0"#
0##
#605000
1!
1"#
1##
#610000
0!
0"#
0##
#615000
1!
1"#
1##
#620000
b0 #
0!
0|"
0"#
0##
1-#
0,#
0*#
0~"
0S!
0U!
05"
0v"
0y"
0U"
0W"
1{"
1&!
0J!
0L!
0(!
0+!
0%!
0A
0C
#625000
1!
1"#
1##
#630000
0!
0"#
0##
#635000
1!
1"#
1##
#640000
0!
0"#
0##
#645000
1!
1"#
1##
#650000
0!
0"#
0##
#655000
1!
1"#
1##
#660000
0!
0"#
0##
#665000
1!
1"#
1##
#670000
0!
0"#
0##
#675000
1!
1"#
1##
#680000
0!
0"#
0##
#685000
1!
1"#
1##
#690000
0!
0"#
0##
#695000
1!
1"#
1##
#700000
0!
0"#
0##
#705000
1!
1"#
1##
#710000
0!
0"#
0##
#715000
1!
1"#
1##
#720000
0!
0"#
0##
#725000
1!
1"#
1##
#730000
0!
0"#
0##
#735000
1!
1"#
1##
#740000
0"
0!
0%#
0"#
0&#
0##
#745000
1!
1"#
1##
#750000
0!
0"#
0##
#755000
1!
1"#
1##
#760000
0!
0"#
0##
#765000
1!
1"#
1##
#770000
0!
0"#
0##
#775000
1!
1"#
1##
#780000
1"
0!
1%#
0"#
1&#
0##
#785000
1!
1"#
1##
#790000
0!
0"#
0##
#795000
1!
1"#
1##
#800000
0!
0"#
0##
#805000
1!
1"#
1##
#810000
0!
0"#
0##
#815000
1!
1"#
1##
#820000
0!
0"#
0##
#825000
1!
1"#
1##
#830000
0!
0"#
0##
#835000
1!
1"#
1##
#840000
0!
0"#
0##
#845000
1!
1"#
1##
#850000
0!
0"#
0##
#855000
1!
1"#
1##
#860000
0!
0"#
0##
#865000
1!
1"#
1##
#870000
0!
0"#
0##
#875000
1!
1"#
1##
#880000
0!
0"#
0##
#885000
1!
1"#
1##
#890000
0!
0"#
0##
#895000
1!
1"#
1##
#900000
0!
0"#
0##
#905000
1!
1"#
1##
#910000
0!
0"#
0##
#915000
1!
1"#
1##
#920000
0!
0"#
0##
#925000
1!
1"#
1##
#930000
0!
0"#
0##
#935000
1!
1"#
1##
#940000
0!
0"#
0##
#945000
1!
1"#
1##
#950000
0!
0"#
0##
#955000
1!
1"#
1##
#960000
0!
0"#
0##
#965000
1!
1"#
1##
#970000
0!
0"#
0##
#975000
1!
1"#
1##
#980000
0!
0"#
0##
#985000
1!
1"#
1##
#990000
0!
0"#
0##
#995000
1!
1"#
1##
#1000000
