<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../../../code.css">
  </head>
  <body>
    third_party/tests/hdlconvertor/tests/sv_test/std2017/p756.sv
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1"> 1</a>
<a href="#l-2"> 2</a>
<a href="#l-3"> 3</a>
<a href="#l-4"> 4</a>
<a href="#l-5"> 5</a>
<a href="#l-6"> 6</a>
<a href="#l-7"> 7</a>
<a href="#l-8"> 8</a>
<a href="#l-9"> 9</a>
<a href="#l-10">10</a>
<a href="#l-11">11</a>
<a href="#l-12">12</a>
<a href="#l-13">13</a>
<a href="#l-14">14</a>
<a href="#l-15">15</a>
<a href="#l-16">16</a>
<a href="#l-17">17</a>
<a href="#l-18">18</a>
<a href="#l-19">19</a>
<a href="#l-20">20</a>
<a href="#l-21">21</a>
<a href="#l-22">22</a>
<a href="#l-23">23</a>
<a href="#l-24">24</a>
<a href="#l-25">25</a>
<a href="#l-26">26</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="k">interface</span> <span class="n">simple_bus</span> <span class="p">(</span><span class="k">input</span> <span class="k">logic</span> <span class="n">clk</span><span class="p">);</span> <span class="c1">// Define the interface</span>
<a name="l-2"></a><span class="k">logic</span> <span class="n">req</span><span class="p">,</span> <span class="n">gnt</span><span class="p">;</span>
<a name="l-3"></a><span class="k">logic</span> <span class="p">[</span><span class="mh">7</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">addr</span><span class="p">,</span> <span class="n">data</span><span class="p">;</span>
<a name="l-4"></a><span class="k">logic</span> <span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">mode</span><span class="p">;</span>
<a name="l-5"></a><span class="k">logic</span> <span class="n">start</span><span class="p">,</span> <span class="n">rdy</span><span class="p">;</span>
<a name="l-6"></a><span class="k">modport</span> <span class="n">slave</span> <span class="p">(</span><span class="k">input</span> <span class="n">req</span><span class="p">,</span> <span class="n">addr</span><span class="p">,</span> <span class="n">mode</span><span class="p">,</span> <span class="n">start</span><span class="p">,</span> <span class="n">clk</span><span class="p">,</span>
<a name="l-7"></a><span class="k">output</span> <span class="n">gnt</span><span class="p">,</span> <span class="n">rdy</span><span class="p">,</span>
<a name="l-8"></a><span class="k">ref</span> <span class="n">data</span><span class="p">);</span>
<a name="l-9"></a><span class="k">modport</span> <span class="n">master</span><span class="p">(</span><span class="k">input</span> <span class="n">gnt</span><span class="p">,</span> <span class="n">rdy</span><span class="p">,</span> <span class="n">clk</span><span class="p">,</span>
<a name="l-10"></a><span class="k">output</span> <span class="n">req</span><span class="p">,</span> <span class="n">addr</span><span class="p">,</span> <span class="n">mode</span><span class="p">,</span> <span class="n">start</span><span class="p">,</span>
<a name="l-11"></a><span class="k">ref</span> <span class="n">data</span><span class="p">);</span>
<a name="l-12"></a><span class="k">endinterface</span><span class="o">:</span> <span class="n">simple_bus</span>
<a name="l-13"></a><span class="k">module</span> <span class="n">memMod</span> <span class="p">(</span><span class="n">simple_bus</span><span class="p">.</span><span class="n">slave</span> <span class="n">a</span><span class="p">);</span> <span class="c1">// interface name and modport name</span>
<a name="l-14"></a><span class="k">logic</span> <span class="n">avail</span><span class="p">;</span>
<a name="l-15"></a><span class="k">always</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">a</span><span class="p">.</span><span class="n">clk</span><span class="p">)</span> <span class="c1">// the clk signal from the interface</span>
<a name="l-16"></a><span class="n">a</span><span class="p">.</span><span class="n">gnt</span> <span class="o">&lt;=</span> <span class="n">a</span><span class="p">.</span><span class="n">req</span> <span class="o">&amp;</span> <span class="n">avail</span><span class="p">;</span> <span class="c1">// the gnt and req signal in the interface</span>
<a name="l-17"></a><span class="k">endmodule</span>
<a name="l-18"></a><span class="k">module</span> <span class="n">cpuMod</span> <span class="p">(</span><span class="n">simple_bus</span><span class="p">.</span><span class="n">master</span> <span class="n">b</span><span class="p">);</span>
<a name="l-19"></a><span class="k">endmodule</span>
<a name="l-20"></a><span class="k">module</span> <span class="n">top</span><span class="p">;</span>
<a name="l-21"></a><span class="k">logic</span> <span class="n">clk</span> <span class="o">=</span> <span class="mh">0</span><span class="p">;</span>
<a name="l-22"></a><span class="n">simple_bus</span> <span class="n">sb_intf</span><span class="p">(</span><span class="n">clk</span><span class="p">);</span> <span class="c1">// Instantiate the interface</span>
<a name="l-23"></a><span class="k">initial</span> <span class="k">repeat</span><span class="p">(</span><span class="mh">10</span><span class="p">)</span> <span class="p">#</span><span class="mh">10</span> <span class="n">clk</span><span class="o">++</span><span class="p">;</span>
<a name="l-24"></a><span class="n">memMod</span> <span class="n">mem</span><span class="p">(.</span><span class="n">a</span><span class="p">(</span><span class="n">sb_intf</span><span class="p">));</span> <span class="c1">// Connect the interface to the module instance</span>
<a name="l-25"></a><span class="n">cpuMod</span> <span class="n">cpu</span><span class="p">(.</span><span class="n">b</span><span class="p">(</span><span class="n">sb_intf</span><span class="p">));</span>
<a name="l-26"></a><span class="k">endmodule</span>
</pre></div>
</td></tr></table>
  </body>
</html>