#======================================================
#
# Synopsys Synthesis Scripts (Design Vision dctcl mode)
# For Lab06 : Huffman Code Operation (HT)
#
#======================================================

#======================================================
# (A) Global Parameters
#======================================================
set DESIGN "HT"
set CYCLE 6.0
#
set INPUT_DLY  [expr 0.5 * $CYCLE]
set OUTPUT_DLY [expr 0.5 * $CYCLE]

#======================================================
# (B) Read RTL Code
#======================================================
# (B-1) analyze + elaborate (Spec 19)
set hdlin_auto_save_templates TRUE

#
analyze -f sverilog SORT_IP.v
analyze -f sverilog $DESIGN.v 
elaborate $DESIGN  

# (B-3) set current design
current_design $DESIGN
link

#======================================================
#  (C) Global Setting
#======================================================
# Spec 18: Use top wire load mode
set_wire_load_mode top

#======================================================
#  (D) Set Design Constraints
#======================================================

# (D-1) Setting Clock Constraints
create_clock -name clk -period $CYCLE [get_ports clk] 
set_dont_touch_network      [get_clocks clk]
set_fix_hold                [get_clocks clk]
set_clock_uncertainty  0.1  [get_clocks clk]
set_input_transition   0.5  [all_inputs] 
set_clock_transition   0.1  [all_clocks] 

# (D-2) Setting in/out Constraints

set_input_delay   -max  $INPUT_DLY  -clock clk   [all_inputs]
set_input_delay   -min  0           -clock clk   [all_inputs]
set_output_delay  -max  $OUTPUT_DLY -clock clk   [all_outputs]
set_output_delay  -min  0           -clock clk   [all_outputs]


set_input_delay 0 -clock clk [get_ports clk]
set_input_delay 0 -clock clk [get_ports rst_n]

# (D-3) Setting Design Environment

set_load 0.05 [all_outputs]

# (D-4) Setting DRC Constraint
set_max_transition      3       [all_inputs]
set_max_capacitance     0.15    [all_inputs]
set_max_fanout          10      [all_inputs]

# (D-5) Report Clock skew
report_clock -skew clk
check_timing

#======================================================
#  (E) Optimization
#======================================================
check_design > Report/$DESIGN\.check
set_fix_multiple_port_nets -all -buffer_constants [get_designs *]


compile_ultra

#======================================================
#  (F) Output Reports 
#======================================================
report_design  >  Report/$DESIGN\.design
report_resource >  Report/$DESIGN\.resource
report_timing -max_paths 3 >  Report/$DESIGN\.timing
report_area >  Report/$DESIGN\.area
report_power > Report/$DESIGN\.power
report_clock > Report/$DESIGN\.clock
report_port >  Report/$DESIGN\.port

#======================================================
#  (G) Change Naming Rule
#======================================================
set bus_inference_style "%s\[%d\]"
set bus_naming_style "%s\[%d\]"
set hdlout_internal_busses true
change_names -hierarchy -rule verilog
define_name_rules name_rule -allowed "a-z A-Z 0-9 _" -max_length 255 -type cell
define_name_rules name_rule -allowed "a-z A-Z 0-9 _[]" -max_length 255 -type net
define_name_rules name_rule -map {{"\\*cell\\*" "cell"}}
define_name_rules name_rule -case_insensitive
change_names -hierarchy -rules name_rule

#======================================================
#  (H) Output Results
#======================================================
set verilogout_higher_designs_first true
write -format verilog -output Netlist/$DESIGN\_SYN.v -hierarchy
write -format ddc     -hierarchy -output $DESIGN\_SYN.ddc
write_sdf -version 3.0 -context verilog -load_delay cell Netlist/$DESIGN\_SYN.sdf -significant_digits 6
write_sdc Netlist/$DESIGN\_SYN.sdc

#======================================================
#  (I) Finish and Quit
#======================================================
report_area
report_timing 
exit