#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x271f920 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x26fe160 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x2721310 .functor NOT 1, L_0x2757ac0, C4<0>, C4<0>, C4<0>;
L_0x2757190 .functor XOR 5, L_0x2757780, L_0x2757820, C4<00000>, C4<00000>;
L_0x27579b0 .functor XOR 5, L_0x2757190, L_0x2757910, C4<00000>, C4<00000>;
v0x2744660_0 .net *"_ivl_10", 4 0, L_0x2757910;  1 drivers
v0x2744760_0 .net *"_ivl_12", 4 0, L_0x27579b0;  1 drivers
v0x2744840_0 .net *"_ivl_2", 4 0, L_0x27576e0;  1 drivers
v0x2744900_0 .net *"_ivl_4", 4 0, L_0x2757780;  1 drivers
v0x27449e0_0 .net *"_ivl_6", 4 0, L_0x2757820;  1 drivers
v0x2744b10_0 .net *"_ivl_8", 4 0, L_0x2757190;  1 drivers
v0x2744bf0_0 .var "clk", 0 0;
v0x2744c90_0 .var/2u "stats1", 159 0;
v0x2744d50_0 .var/2u "strobe", 0 0;
v0x2744e10_0 .net "sum_dut", 4 0, L_0x2757340;  1 drivers
v0x2744ed0_0 .net "sum_ref", 4 0, L_0x27455e0;  1 drivers
v0x2744f70_0 .net "tb_match", 0 0, L_0x2757ac0;  1 drivers
v0x2745010_0 .net "tb_mismatch", 0 0, L_0x2721310;  1 drivers
v0x27450d0_0 .net "x", 3 0, v0x27416a0_0;  1 drivers
v0x2745190_0 .net "y", 3 0, v0x2741760_0;  1 drivers
L_0x27576e0 .concat [ 5 0 0 0], L_0x27455e0;
L_0x2757780 .concat [ 5 0 0 0], L_0x27455e0;
L_0x2757820 .concat [ 5 0 0 0], L_0x2757340;
L_0x2757910 .concat [ 5 0 0 0], L_0x27455e0;
L_0x2757ac0 .cmp/eeq 5, L_0x27576e0, L_0x27579b0;
S_0x270c9f0 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x26fe160;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x27082b0_0 .net *"_ivl_0", 4 0, L_0x27452d0;  1 drivers
L_0x7f2c290c8018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x270b800_0 .net *"_ivl_3", 0 0, L_0x7f2c290c8018;  1 drivers
v0x2709f40_0 .net *"_ivl_4", 4 0, L_0x2745460;  1 drivers
L_0x7f2c290c8060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2708650_0 .net *"_ivl_7", 0 0, L_0x7f2c290c8060;  1 drivers
v0x2741030_0 .net "sum", 4 0, L_0x27455e0;  alias, 1 drivers
v0x2741160_0 .net "x", 3 0, v0x27416a0_0;  alias, 1 drivers
v0x2741240_0 .net "y", 3 0, v0x2741760_0;  alias, 1 drivers
L_0x27452d0 .concat [ 4 1 0 0], v0x27416a0_0, L_0x7f2c290c8018;
L_0x2745460 .concat [ 4 1 0 0], v0x2741760_0, L_0x7f2c290c8060;
L_0x27455e0 .arith/sum 5, L_0x27452d0, L_0x2745460;
S_0x27413a0 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x26fe160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x27415c0_0 .net "clk", 0 0, v0x2744bf0_0;  1 drivers
v0x27416a0_0 .var "x", 3 0;
v0x2741760_0 .var "y", 3 0;
E_0x2711d80/0 .event negedge, v0x27415c0_0;
E_0x2711d80/1 .event posedge, v0x27415c0_0;
E_0x2711d80 .event/or E_0x2711d80/0, E_0x2711d80/1;
S_0x2741840 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x26fe160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
L_0x7f2c290c80a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2743df0_0 .net/2s *"_ivl_4", 31 0, L_0x7f2c290c80a8;  1 drivers
v0x2743ef0_0 .net *"_ivl_47", 0 0, L_0x27575f0;  1 drivers
v0x2743fd0_0 .net "carry", 3 0, L_0x2757200;  1 drivers
v0x2744090_0 .net "sum", 4 0, L_0x2757340;  alias, 1 drivers
v0x2744170_0 .net "x", 3 0, v0x27416a0_0;  alias, 1 drivers
v0x27442d0_0 .net "y", 3 0, v0x2741760_0;  alias, 1 drivers
L_0x2745ad0 .part v0x27416a0_0, 0, 1;
L_0x2745b70 .part v0x2741760_0, 0, 1;
L_0x2755c50 .part L_0x7f2c290c80a8, 0, 1;
L_0x2756180 .part v0x27416a0_0, 1, 1;
L_0x2756250 .part v0x2741760_0, 1, 1;
L_0x27562f0 .part L_0x2757200, 0, 1;
L_0x27567e0 .part v0x27416a0_0, 2, 1;
L_0x2756880 .part v0x2741760_0, 2, 1;
L_0x2756970 .part L_0x2757200, 1, 1;
L_0x2756e40 .part v0x27416a0_0, 3, 1;
L_0x2756f40 .part v0x2741760_0, 3, 1;
L_0x27570f0 .part L_0x2757200, 2, 1;
L_0x2757200 .concat8 [ 1 1 1 1], L_0x2745990, L_0x2756040, L_0x27566a0, L_0x2756d00;
LS_0x2757340_0_0 .concat8 [ 1 1 1 1], L_0x2745790, L_0x2755e10, L_0x2756470, L_0x2756ad0;
LS_0x2757340_0_4 .concat8 [ 1 0 0 0], L_0x27575f0;
L_0x2757340 .concat8 [ 4 1 0 0], LS_0x2757340_0_0, LS_0x2757340_0_4;
L_0x27575f0 .part L_0x2757200, 3, 1;
S_0x2741a20 .scope module, "fa0" "full_adder" 4 9, 4 18 0, S_0x2741840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x2745680 .functor XOR 1, L_0x2745ad0, L_0x2745b70, C4<0>, C4<0>;
L_0x2745790 .functor XOR 1, L_0x2745680, L_0x2755c50, C4<0>, C4<0>;
L_0x2745850 .functor AND 1, L_0x2745ad0, L_0x2745b70, C4<1>, C4<1>;
L_0x2745990 .functor OR 1, L_0x2745850, L_0x2745680, L_0x2755c50, C4<0>;
v0x2741cb0_0 .net "a", 0 0, L_0x2745ad0;  1 drivers
v0x2741d90_0 .net "b", 0 0, L_0x2745b70;  1 drivers
v0x2741e50_0 .net "cin", 0 0, L_0x2755c50;  1 drivers
v0x2741f20_0 .net "cout", 0 0, L_0x2745990;  1 drivers
v0x2741fe0_0 .net "sum", 0 0, L_0x2745790;  1 drivers
v0x27420f0_0 .net "w1", 0 0, L_0x2745680;  1 drivers
v0x27421b0_0 .net "w2", 0 0, L_0x2745850;  1 drivers
S_0x2742310 .scope module, "fa1" "full_adder" 4 10, 4 18 0, S_0x2741840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x2755d40 .functor XOR 1, L_0x2756180, L_0x2756250, C4<0>, C4<0>;
L_0x2755e10 .functor XOR 1, L_0x2755d40, L_0x27562f0, C4<0>, C4<0>;
L_0x2755f00 .functor AND 1, L_0x2756180, L_0x2756250, C4<1>, C4<1>;
L_0x2756040 .functor OR 1, L_0x2755f00, L_0x2755d40, L_0x27562f0, C4<0>;
v0x27425c0_0 .net "a", 0 0, L_0x2756180;  1 drivers
v0x2742680_0 .net "b", 0 0, L_0x2756250;  1 drivers
v0x2742740_0 .net "cin", 0 0, L_0x27562f0;  1 drivers
v0x2742810_0 .net "cout", 0 0, L_0x2756040;  1 drivers
v0x27428d0_0 .net "sum", 0 0, L_0x2755e10;  1 drivers
v0x27429e0_0 .net "w1", 0 0, L_0x2755d40;  1 drivers
v0x2742aa0_0 .net "w2", 0 0, L_0x2755f00;  1 drivers
S_0x2742c00 .scope module, "fa2" "full_adder" 4 11, 4 18 0, S_0x2741840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x27563d0 .functor XOR 1, L_0x27567e0, L_0x2756880, C4<0>, C4<0>;
L_0x2756470 .functor XOR 1, L_0x27563d0, L_0x2756970, C4<0>, C4<0>;
L_0x2756560 .functor AND 1, L_0x27567e0, L_0x2756880, C4<1>, C4<1>;
L_0x27566a0 .functor OR 1, L_0x2756560, L_0x27563d0, L_0x2756970, C4<0>;
v0x2742ec0_0 .net "a", 0 0, L_0x27567e0;  1 drivers
v0x2742f80_0 .net "b", 0 0, L_0x2756880;  1 drivers
v0x2743040_0 .net "cin", 0 0, L_0x2756970;  1 drivers
v0x2743110_0 .net "cout", 0 0, L_0x27566a0;  1 drivers
v0x27431d0_0 .net "sum", 0 0, L_0x2756470;  1 drivers
v0x27432e0_0 .net "w1", 0 0, L_0x27563d0;  1 drivers
v0x27433a0_0 .net "w2", 0 0, L_0x2756560;  1 drivers
S_0x2743500 .scope module, "fa3" "full_adder" 4 12, 4 18 0, S_0x2741840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x2756a60 .functor XOR 1, L_0x2756e40, L_0x2756f40, C4<0>, C4<0>;
L_0x2756ad0 .functor XOR 1, L_0x2756a60, L_0x27570f0, C4<0>, C4<0>;
L_0x2756bc0 .functor AND 1, L_0x2756e40, L_0x2756f40, C4<1>, C4<1>;
L_0x2756d00 .functor OR 1, L_0x2756bc0, L_0x2756a60, L_0x27570f0, C4<0>;
v0x2743790_0 .net "a", 0 0, L_0x2756e40;  1 drivers
v0x2743870_0 .net "b", 0 0, L_0x2756f40;  1 drivers
v0x2743930_0 .net "cin", 0 0, L_0x27570f0;  1 drivers
v0x2743a00_0 .net "cout", 0 0, L_0x2756d00;  1 drivers
v0x2743ac0_0 .net "sum", 0 0, L_0x2756ad0;  1 drivers
v0x2743bd0_0 .net "w1", 0 0, L_0x2756a60;  1 drivers
v0x2743c90_0 .net "w2", 0 0, L_0x2756bc0;  1 drivers
S_0x2744460 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x26fe160;
 .timescale -12 -12;
E_0x2712180 .event anyedge, v0x2744d50_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2744d50_0;
    %nor/r;
    %assign/vec4 v0x2744d50_0, 0;
    %wait E_0x2712180;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x27413a0;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2711d80;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x2741760_0, 0;
    %assign/vec4 v0x27416a0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x26fe160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2744bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2744d50_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x26fe160;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x2744bf0_0;
    %inv;
    %store/vec4 v0x2744bf0_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x26fe160;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x27415c0_0, v0x2745010_0, v0x27450d0_0, v0x2745190_0, v0x2744ed0_0, v0x2744e10_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x26fe160;
T_5 ;
    %load/vec4 v0x2744c90_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x2744c90_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2744c90_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x2744c90_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2744c90_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2744c90_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2744c90_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x26fe160;
T_6 ;
    %wait E_0x2711d80;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2744c90_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2744c90_0, 4, 32;
    %load/vec4 v0x2744f70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x2744c90_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2744c90_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2744c90_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2744c90_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x2744ed0_0;
    %load/vec4 v0x2744ed0_0;
    %load/vec4 v0x2744e10_0;
    %xor;
    %load/vec4 v0x2744ed0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x2744c90_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2744c90_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x2744c90_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2744c90_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth1/human/m2014_q4j/iter0/response3/top_module.sv";
