$date
	Thu Feb 17 13:02:23 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 64 ! PC [63:0] $end
$upscope $end
$scope module testbench $end
$var wire 4 " icode [3:0] $end
$upscope $end
$scope module testbench $end
$var wire 4 # ifun [3:0] $end
$upscope $end
$scope module testbench $end
$var wire 4 $ rA [3:0] $end
$upscope $end
$scope module testbench $end
$var wire 4 % rB [3:0] $end
$upscope $end
$scope module testbench $end
$var wire 64 & valC [63:0] $end
$upscope $end
$scope module testbench $end
$var wire 64 ' valP [63:0] $end
$upscope $end
$scope module testbench $end
$var reg 1 ( clk $end
$upscope $end
$scope module testbench $end
$var wire 1 ) instr_valid $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1)
0(
b1100 '
b0 &
b1111 %
b1111 $
b101 #
b1 "
b100 !
$end
#10
1(
#20
b11 %
b1 $
b111 #
b10 "
b11100 '
0(
b1100 !
#30
1(
#40
b1111 %
b1111 $
b0 #
b1 "
b100100 '
0(
b11100 !
#50
1(
#60
b1001000010010000100100001001000010010000100100001001000010010 &
b1000 %
b1011 $
b11 "
b1110100 '
0(
b100100 !
#70
1(
#80
bx &
b1111 %
b1111 $
b0 "
b1111100 '
0(
b1110100 !
#90
