Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Wed Apr 27 13:02:26 2016
| Host         : localhost.localdomain running 64-bit unknown
| Command      : report_timing -file ./reports/timing/14bit_normal_adder_timing.rpt
| Design       : normal_adder
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            s[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.461ns  (logic 4.493ns (36.060%)  route 7.968ns (63.940%))
  Logic Levels:           9  (IBUF=1 LUT3=1 LUT5=5 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    P16                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  a_IBUF[1]_inst/O
                         net (fo=3, routed)           1.915     2.853    a_IBUF[1]
    SLICE_X43Y15         LUT6 (Prop_lut6_I0_O)        0.124     2.977 r  s_OBUF[4]_inst_i_2/O
                         net (fo=3, routed)           0.592     3.569    c_2
    SLICE_X43Y17         LUT5 (Prop_lut5_I2_O)        0.124     3.693 r  s_OBUF[6]_inst_i_2/O
                         net (fo=3, routed)           0.592     4.285    c_4
    SLICE_X43Y19         LUT5 (Prop_lut5_I2_O)        0.124     4.409 r  s_OBUF[8]_inst_i_2/O
                         net (fo=3, routed)           0.817     5.225    c_6
    SLICE_X43Y21         LUT5 (Prop_lut5_I2_O)        0.124     5.349 r  s_OBUF[10]_inst_i_2/O
                         net (fo=3, routed)           0.783     6.132    c_8
    SLICE_X43Y23         LUT5 (Prop_lut5_I2_O)        0.124     6.256 r  s_OBUF[12]_inst_i_2/O
                         net (fo=3, routed)           0.346     6.602    c_1010_out
    SLICE_X43Y25         LUT3 (Prop_lut3_I0_O)        0.124     6.726 r  s_OBUF[13]_inst_i_2/O
                         net (fo=1, routed)           0.667     7.393    c_1112_out
    SLICE_X43Y25         LUT5 (Prop_lut5_I0_O)        0.124     7.517 r  s_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.257     9.774    s_OBUF[13]
    W13                  OBUF (Prop_obuf_I_O)         2.687    12.461 r  s_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.461    s[13]
    W13                                                               r  s[13] (OUT)
  -------------------------------------------------------------------    -------------------




