Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "X:/EC551/Final_Project/test1_isim_beh.exe" -prj "X:/EC551/Final_Project/test1_beh.prj" "work.test1" "work.glbl" 
ISim P.28xd (signature 0xa0883be4)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "X:/EC551/Final_Project/ipcore_dir/ken_idle.v" into library work
Analyzing Verilog file "X:/EC551/Final_Project/../Demo/VGAcontrol.v" into library work
Analyzing Verilog file "X:/EC551/Final_Project/../Demo/vga_display.v" into library work
Analyzing Verilog file "X:/EC551/Final_Project/../Demo/segment_dis.v" into library work
Analyzing Verilog file "X:/EC551/Final_Project/../Demo/nbit_register_file.v" into library work
Analyzing Verilog file "X:/EC551/Final_Project/../Demo/DMem.v" into library work
Analyzing Verilog file "X:/EC551/Final_Project/../Demo/Decoder.v" into library work
Analyzing Verilog file "X:/EC551/Final_Project/../Demo/Debouncer.v" into library work
Analyzing Verilog file "X:/EC551/Final_Project/../Demo/ALU.v" into library work
Analyzing Verilog file "X:/EC551/Final_Project/../Demo/processor.v" into library work
Analyzing Verilog file "X:/EC551/Final_Project/../Demo/testbenches.v" into library work
Analyzing Verilog file "C:/Xilinx/14.2/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "X:/EC551/Final_Project/../Demo/testbenches.v" Line 33: Port clk_seg is not connected to this instance
WARNING:HDLCompiler:189 - "X:/EC551/Final_Project/../Demo/processor.v" Line 101: Size mismatch in connection of port <num_val>. Formal port size is 16-bit while actual signal size is 3-bit.
Completed static elaboration
Compiling module Decoder
Compiling module nbit_register_file
Compiling module ALU
Compiling module Mem
Compiling module segment_dis
Compiling module vga_controller_640_60
Compiling module BLK_MEM_GEN_V7_2_output_stage(C_...
Compiling module BLK_MEM_GEN_V7_2_softecc_output_...
Compiling module BLK_MEM_GEN_V7_2_mem_module(C_CO...
Compiling module BLK_MEM_GEN_V7_2(C_FAMILY="spart...
Compiling module ken_idle
Compiling module vga_display
Compiling module Debouncer
Compiling module processor
Compiling module test1
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 16 Verilog Units
Built simulation executable X:/EC551/Final_Project/test1_isim_beh.exe
Fuse Memory Usage: 32252 KB
Fuse CPU Usage: 966 ms
