// Seed: 4127694363
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_3 = id_6;
  module_2 modCall_1 (id_3);
  wire id_9;
  assign module_1.id_1 = 0;
endmodule
module module_1;
  assign id_1 = 1;
  wire id_2;
  logic [7:0] id_3;
  assign id_3[1] = 1;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2,
      id_1
  );
endmodule
module module_2 (
    id_1
);
  inout wire id_1;
  wand id_2, id_3;
  always id_3 = 1'b0;
  wire id_4;
  wire id_5, id_6;
  wire id_7, id_8;
  wire id_9, id_10, id_11;
  wire id_12;
endmodule
