{"Source Block": ["hdl/projects/fmcjesdadc1/a5soc/system_top.v@232:242@HdlIdDef", "\n  // internal clocks and resets\n\n  wire              sys_resetn;\n  wire              rx_clk;\n  wire              adc0_clk;\n  wire              adc1_clk;\n\n  // internal signals\n\n  wire              spi_mosi;\n"], "Clone Blocks": [["hdl/projects/fmcjesdadc1/a5soc/system_top.v@233:243", "  // internal clocks and resets\n\n  wire              sys_resetn;\n  wire              rx_clk;\n  wire              adc0_clk;\n  wire              adc1_clk;\n\n  // internal signals\n\n  wire              spi_mosi;\n  wire              spi_miso;\n"], ["hdl/projects/fmcjesdadc1/a5soc/system_top.v@231:241", "  reg     [ 63:0]   dma1_wdata = 'd0;\n\n  // internal clocks and resets\n\n  wire              sys_resetn;\n  wire              rx_clk;\n  wire              adc0_clk;\n  wire              adc1_clk;\n\n  // internal signals\n\n"]], "Diff Content": {"Delete": [[237, "  wire              adc0_clk;\n"]], "Add": []}}