# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../SoC_Proje_Fixed_Number_Deneme.srcs/sources_1/new/fixed_number_1.vhd" \
"../../../../SoC_Proje_Fixed_Number_Deneme.srcs/sim_1/new/fixed_number_64bit_tb_1.vhd" \

# Do not sort compile order
nosort
