 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : SYS_TOP
Version: K-2015.06
Date   : Mon Oct 21 17:28:20 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: SE (input port clocked by DFT_CLK)
  Endpoint: FIFO/U_FIFO_MEM_CTRL/write_reg_reg[2][5]
            (rising edge-triggered flip-flop clocked by DFT_CLK)
  Path Group: DFT_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFT_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  SE (in)                                                 0.66      40.66 r
  U22/Y (DLY1X1M)                                         0.88      41.53 r
  FIFO/test_se (FIFO_top_test_1)                          0.00      41.53 r
  FIFO/U5/Y (DLY1X1M)                                     0.88      42.41 r
  FIFO/U6/Y (DLY1X1M)                                     0.88      43.29 r
  FIFO/U8/Y (DLY1X1M)                                     0.88      44.16 r
  FIFO/U_FIFO_MEM_CTRL/test_se (FIFO_MEM_CTRL_test_1)     0.00      44.16 r
  FIFO/U_FIFO_MEM_CTRL/U143/Y (DLY1X1M)                   0.88      45.04 r
  FIFO/U_FIFO_MEM_CTRL/U173/Y (DLY1X1M)                   0.88      45.91 r
  FIFO/U_FIFO_MEM_CTRL/U142/Y (DLY1X1M)                   0.88      46.79 r
  FIFO/U_FIFO_MEM_CTRL/U179/Y (DLY1X1M)                   0.89      47.68 r
  FIFO/U_FIFO_MEM_CTRL/U183/Y (DLY1X1M)                   0.88      48.55 r
  FIFO/U_FIFO_MEM_CTRL/U184/Y (DLY1X1M)                   0.89      49.44 r
  FIFO/U_FIFO_MEM_CTRL/U162/Y (DLY1X1M)                   0.90      50.34 r
  FIFO/U_FIFO_MEM_CTRL/write_reg_reg[2][5]/SE (SDFFRQX2M)
                                                          0.00      50.34 r
  data arrival time                                                 50.34

  clock DFT_CLK (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  FIFO/U_FIFO_MEM_CTRL/write_reg_reg[2][5]/CK (SDFFRQX2M)
                                                          0.00     199.80 r
  library setup time                                     -0.60     199.20
  data required time                                               199.20
  --------------------------------------------------------------------------
  data required time                                               199.20
  data arrival time                                                -50.34
  --------------------------------------------------------------------------
  slack (MET)                                                      148.87


  Startpoint: SE (input port clocked by DFT_CLK)
  Endpoint: FIFO/U_FIFO_MEM_CTRL/write_reg_reg[2][4]
            (rising edge-triggered flip-flop clocked by DFT_CLK)
  Path Group: DFT_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFT_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  SE (in)                                                 0.66      40.66 r
  U22/Y (DLY1X1M)                                         0.88      41.53 r
  FIFO/test_se (FIFO_top_test_1)                          0.00      41.53 r
  FIFO/U5/Y (DLY1X1M)                                     0.88      42.41 r
  FIFO/U6/Y (DLY1X1M)                                     0.88      43.29 r
  FIFO/U8/Y (DLY1X1M)                                     0.88      44.16 r
  FIFO/U_FIFO_MEM_CTRL/test_se (FIFO_MEM_CTRL_test_1)     0.00      44.16 r
  FIFO/U_FIFO_MEM_CTRL/U143/Y (DLY1X1M)                   0.88      45.04 r
  FIFO/U_FIFO_MEM_CTRL/U173/Y (DLY1X1M)                   0.88      45.91 r
  FIFO/U_FIFO_MEM_CTRL/U142/Y (DLY1X1M)                   0.88      46.79 r
  FIFO/U_FIFO_MEM_CTRL/U179/Y (DLY1X1M)                   0.89      47.68 r
  FIFO/U_FIFO_MEM_CTRL/U183/Y (DLY1X1M)                   0.88      48.55 r
  FIFO/U_FIFO_MEM_CTRL/U184/Y (DLY1X1M)                   0.89      49.44 r
  FIFO/U_FIFO_MEM_CTRL/U162/Y (DLY1X1M)                   0.90      50.34 r
  FIFO/U_FIFO_MEM_CTRL/write_reg_reg[2][4]/SE (SDFFRQX2M)
                                                          0.00      50.34 r
  data arrival time                                                 50.34

  clock DFT_CLK (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  FIFO/U_FIFO_MEM_CTRL/write_reg_reg[2][4]/CK (SDFFRQX2M)
                                                          0.00     199.80 r
  library setup time                                     -0.60     199.20
  data required time                                               199.20
  --------------------------------------------------------------------------
  data required time                                               199.20
  data arrival time                                                -50.34
  --------------------------------------------------------------------------
  slack (MET)                                                      148.87


  Startpoint: SE (input port clocked by DFT_CLK)
  Endpoint: FIFO/U_FIFO_MEM_CTRL/write_reg_reg[3][7]
            (rising edge-triggered flip-flop clocked by DFT_CLK)
  Path Group: DFT_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFT_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  SE (in)                                                 0.66      40.66 r
  U22/Y (DLY1X1M)                                         0.88      41.53 r
  FIFO/test_se (FIFO_top_test_1)                          0.00      41.53 r
  FIFO/U5/Y (DLY1X1M)                                     0.88      42.41 r
  FIFO/U6/Y (DLY1X1M)                                     0.88      43.29 r
  FIFO/U8/Y (DLY1X1M)                                     0.88      44.16 r
  FIFO/U_FIFO_MEM_CTRL/test_se (FIFO_MEM_CTRL_test_1)     0.00      44.16 r
  FIFO/U_FIFO_MEM_CTRL/U143/Y (DLY1X1M)                   0.88      45.04 r
  FIFO/U_FIFO_MEM_CTRL/U172/Y (DLY1X1M)                   0.88      45.91 r
  FIFO/U_FIFO_MEM_CTRL/U141/Y (DLY1X1M)                   0.88      46.79 r
  FIFO/U_FIFO_MEM_CTRL/U175/Y (DLY1X1M)                   0.88      47.67 r
  FIFO/U_FIFO_MEM_CTRL/U187/Y (DLY1X1M)                   0.88      48.54 r
  FIFO/U_FIFO_MEM_CTRL/U188/Y (DLY1X1M)                   0.89      49.43 r
  FIFO/U_FIFO_MEM_CTRL/U164/Y (DLY1X1M)                   0.90      50.33 r
  FIFO/U_FIFO_MEM_CTRL/write_reg_reg[3][7]/SE (SDFFRQX2M)
                                                          0.00      50.33 r
  data arrival time                                                 50.33

  clock DFT_CLK (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  FIFO/U_FIFO_MEM_CTRL/write_reg_reg[3][7]/CK (SDFFRQX2M)
                                                          0.00     199.80 r
  library setup time                                     -0.60     199.20
  data required time                                               199.20
  --------------------------------------------------------------------------
  data required time                                               199.20
  data arrival time                                                -50.33
  --------------------------------------------------------------------------
  slack (MET)                                                      148.88


  Startpoint: SE (input port clocked by DFT_CLK)
  Endpoint: FIFO/U_FIFO_MEM_CTRL/write_reg_reg[3][6]
            (rising edge-triggered flip-flop clocked by DFT_CLK)
  Path Group: DFT_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFT_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  SE (in)                                                 0.66      40.66 r
  U22/Y (DLY1X1M)                                         0.88      41.53 r
  FIFO/test_se (FIFO_top_test_1)                          0.00      41.53 r
  FIFO/U5/Y (DLY1X1M)                                     0.88      42.41 r
  FIFO/U6/Y (DLY1X1M)                                     0.88      43.29 r
  FIFO/U8/Y (DLY1X1M)                                     0.88      44.16 r
  FIFO/U_FIFO_MEM_CTRL/test_se (FIFO_MEM_CTRL_test_1)     0.00      44.16 r
  FIFO/U_FIFO_MEM_CTRL/U143/Y (DLY1X1M)                   0.88      45.04 r
  FIFO/U_FIFO_MEM_CTRL/U172/Y (DLY1X1M)                   0.88      45.91 r
  FIFO/U_FIFO_MEM_CTRL/U141/Y (DLY1X1M)                   0.88      46.79 r
  FIFO/U_FIFO_MEM_CTRL/U175/Y (DLY1X1M)                   0.88      47.67 r
  FIFO/U_FIFO_MEM_CTRL/U187/Y (DLY1X1M)                   0.88      48.54 r
  FIFO/U_FIFO_MEM_CTRL/U188/Y (DLY1X1M)                   0.89      49.43 r
  FIFO/U_FIFO_MEM_CTRL/U164/Y (DLY1X1M)                   0.90      50.33 r
  FIFO/U_FIFO_MEM_CTRL/write_reg_reg[3][6]/SE (SDFFRQX2M)
                                                          0.00      50.33 r
  data arrival time                                                 50.33

  clock DFT_CLK (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  FIFO/U_FIFO_MEM_CTRL/write_reg_reg[3][6]/CK (SDFFRQX2M)
                                                          0.00     199.80 r
  library setup time                                     -0.60     199.20
  data required time                                               199.20
  --------------------------------------------------------------------------
  data required time                                               199.20
  data arrival time                                                -50.33
  --------------------------------------------------------------------------
  slack (MET)                                                      148.88


  Startpoint: SE (input port clocked by DFT_CLK)
  Endpoint: FIFO/U_FIFO_MEM_CTRL/write_reg_reg[3][2]
            (rising edge-triggered flip-flop clocked by DFT_CLK)
  Path Group: DFT_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFT_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  SE (in)                                                 0.66      40.66 r
  U22/Y (DLY1X1M)                                         0.88      41.53 r
  FIFO/test_se (FIFO_top_test_1)                          0.00      41.53 r
  FIFO/U5/Y (DLY1X1M)                                     0.88      42.41 r
  FIFO/U6/Y (DLY1X1M)                                     0.88      43.29 r
  FIFO/U8/Y (DLY1X1M)                                     0.88      44.16 r
  FIFO/U_FIFO_MEM_CTRL/test_se (FIFO_MEM_CTRL_test_1)     0.00      44.16 r
  FIFO/U_FIFO_MEM_CTRL/U143/Y (DLY1X1M)                   0.88      45.04 r
  FIFO/U_FIFO_MEM_CTRL/U172/Y (DLY1X1M)                   0.88      45.91 r
  FIFO/U_FIFO_MEM_CTRL/U141/Y (DLY1X1M)                   0.88      46.79 r
  FIFO/U_FIFO_MEM_CTRL/U181/Y (DLY1X1M)                   0.88      47.67 r
  FIFO/U_FIFO_MEM_CTRL/U185/Y (DLY1X1M)                   0.88      48.54 r
  FIFO/U_FIFO_MEM_CTRL/U186/Y (DLY1X1M)                   0.89      49.43 r
  FIFO/U_FIFO_MEM_CTRL/U163/Y (DLY1X1M)                   0.90      50.33 r
  FIFO/U_FIFO_MEM_CTRL/write_reg_reg[3][2]/SE (SDFFRQX2M)
                                                          0.00      50.33 r
  data arrival time                                                 50.33

  clock DFT_CLK (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  FIFO/U_FIFO_MEM_CTRL/write_reg_reg[3][2]/CK (SDFFRQX2M)
                                                          0.00     199.80 r
  library setup time                                     -0.60     199.20
  data required time                                               199.20
  --------------------------------------------------------------------------
  data required time                                               199.20
  data arrival time                                                -50.33
  --------------------------------------------------------------------------
  slack (MET)                                                      148.88


  Startpoint: SE (input port clocked by DFT_CLK)
  Endpoint: FIFO/U_FIFO_MEM_CTRL/write_reg_reg[3][1]
            (rising edge-triggered flip-flop clocked by DFT_CLK)
  Path Group: DFT_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFT_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  SE (in)                                                 0.66      40.66 r
  U22/Y (DLY1X1M)                                         0.88      41.53 r
  FIFO/test_se (FIFO_top_test_1)                          0.00      41.53 r
  FIFO/U5/Y (DLY1X1M)                                     0.88      42.41 r
  FIFO/U6/Y (DLY1X1M)                                     0.88      43.29 r
  FIFO/U8/Y (DLY1X1M)                                     0.88      44.16 r
  FIFO/U_FIFO_MEM_CTRL/test_se (FIFO_MEM_CTRL_test_1)     0.00      44.16 r
  FIFO/U_FIFO_MEM_CTRL/U143/Y (DLY1X1M)                   0.88      45.04 r
  FIFO/U_FIFO_MEM_CTRL/U172/Y (DLY1X1M)                   0.88      45.91 r
  FIFO/U_FIFO_MEM_CTRL/U141/Y (DLY1X1M)                   0.88      46.79 r
  FIFO/U_FIFO_MEM_CTRL/U181/Y (DLY1X1M)                   0.88      47.67 r
  FIFO/U_FIFO_MEM_CTRL/U185/Y (DLY1X1M)                   0.88      48.54 r
  FIFO/U_FIFO_MEM_CTRL/U186/Y (DLY1X1M)                   0.89      49.43 r
  FIFO/U_FIFO_MEM_CTRL/U163/Y (DLY1X1M)                   0.90      50.33 r
  FIFO/U_FIFO_MEM_CTRL/write_reg_reg[3][1]/SE (SDFFRQX2M)
                                                          0.00      50.33 r
  data arrival time                                                 50.33

  clock DFT_CLK (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  FIFO/U_FIFO_MEM_CTRL/write_reg_reg[3][1]/CK (SDFFRQX2M)
                                                          0.00     199.80 r
  library setup time                                     -0.60     199.20
  data required time                                               199.20
  --------------------------------------------------------------------------
  data required time                                               199.20
  data arrival time                                                -50.33
  --------------------------------------------------------------------------
  slack (MET)                                                      148.88


  Startpoint: SE (input port clocked by DFT_CLK)
  Endpoint: U0_REG_FILE/regArr_reg[5][4]
            (rising edge-triggered flip-flop clocked by DFT_CLK)
  Path Group: DFT_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFT_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  SE (in)                                                 0.66      40.66 r
  U23/Y (DLY1X1M)                                         0.88      41.53 r
  U0_REG_FILE/test_se (RegFile_WIDTH8_ADDR4_test_1)       0.00      41.53 r
  U0_REG_FILE/U359/Y (DLY1X1M)                            0.88      42.41 r
  U0_REG_FILE/U288/Y (DLY1X1M)                            0.88      43.29 r
  U0_REG_FILE/U360/Y (DLY1X1M)                            0.88      44.16 r
  U0_REG_FILE/U289/Y (DLY1X1M)                            0.88      45.04 r
  U0_REG_FILE/U363/Y (DLY1X1M)                            0.88      45.91 r
  U0_REG_FILE/U291/Y (DLY1X1M)                            0.88      46.79 r
  U0_REG_FILE/U384/Y (DLY1X1M)                            0.88      47.67 r
  U0_REG_FILE/U385/Y (DLY1X1M)                            0.88      48.54 r
  U0_REG_FILE/U386/Y (DLY1X1M)                            0.89      49.43 r
  U0_REG_FILE/U340/Y (DLY1X1M)                            0.90      50.33 r
  U0_REG_FILE/regArr_reg[5][4]/SE (SDFFRQX2M)             0.00      50.33 r
  data arrival time                                                 50.33

  clock DFT_CLK (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_REG_FILE/regArr_reg[5][4]/CK (SDFFRQX2M)             0.00     199.80 r
  library setup time                                     -0.60     199.20
  data required time                                               199.20
  --------------------------------------------------------------------------
  data required time                                               199.20
  data arrival time                                                -50.33
  --------------------------------------------------------------------------
  slack (MET)                                                      148.88


  Startpoint: SE (input port clocked by DFT_CLK)
  Endpoint: U0_REG_FILE/regArr_reg[5][3]
            (rising edge-triggered flip-flop clocked by DFT_CLK)
  Path Group: DFT_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFT_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  SE (in)                                                 0.66      40.66 r
  U23/Y (DLY1X1M)                                         0.88      41.53 r
  U0_REG_FILE/test_se (RegFile_WIDTH8_ADDR4_test_1)       0.00      41.53 r
  U0_REG_FILE/U359/Y (DLY1X1M)                            0.88      42.41 r
  U0_REG_FILE/U288/Y (DLY1X1M)                            0.88      43.29 r
  U0_REG_FILE/U360/Y (DLY1X1M)                            0.88      44.16 r
  U0_REG_FILE/U289/Y (DLY1X1M)                            0.88      45.04 r
  U0_REG_FILE/U363/Y (DLY1X1M)                            0.88      45.91 r
  U0_REG_FILE/U291/Y (DLY1X1M)                            0.88      46.79 r
  U0_REG_FILE/U384/Y (DLY1X1M)                            0.88      47.67 r
  U0_REG_FILE/U385/Y (DLY1X1M)                            0.88      48.54 r
  U0_REG_FILE/U386/Y (DLY1X1M)                            0.89      49.43 r
  U0_REG_FILE/U340/Y (DLY1X1M)                            0.90      50.33 r
  U0_REG_FILE/regArr_reg[5][3]/SE (SDFFRQX2M)             0.00      50.33 r
  data arrival time                                                 50.33

  clock DFT_CLK (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_REG_FILE/regArr_reg[5][3]/CK (SDFFRQX2M)             0.00     199.80 r
  library setup time                                     -0.60     199.20
  data required time                                               199.20
  --------------------------------------------------------------------------
  data required time                                               199.20
  data arrival time                                                -50.33
  --------------------------------------------------------------------------
  slack (MET)                                                      148.88


  Startpoint: SE (input port clocked by DFT_CLK)
  Endpoint: U0_REG_FILE/regArr_reg[6][3]
            (rising edge-triggered flip-flop clocked by DFT_CLK)
  Path Group: DFT_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFT_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  SE (in)                                                 0.66      40.66 r
  U23/Y (DLY1X1M)                                         0.88      41.53 r
  U0_REG_FILE/test_se (RegFile_WIDTH8_ADDR4_test_1)       0.00      41.53 r
  U0_REG_FILE/U359/Y (DLY1X1M)                            0.88      42.41 r
  U0_REG_FILE/U288/Y (DLY1X1M)                            0.88      43.29 r
  U0_REG_FILE/U360/Y (DLY1X1M)                            0.88      44.16 r
  U0_REG_FILE/U289/Y (DLY1X1M)                            0.88      45.04 r
  U0_REG_FILE/U364/Y (DLY1X1M)                            0.88      45.91 r
  U0_REG_FILE/U292/Y (DLY1X1M)                            0.88      46.79 r
  U0_REG_FILE/U387/Y (DLY1X1M)                            0.88      47.67 r
  U0_REG_FILE/U388/Y (DLY1X1M)                            0.88      48.54 r
  U0_REG_FILE/U389/Y (DLY1X1M)                            0.89      49.43 r
  U0_REG_FILE/U341/Y (DLY1X1M)                            0.90      50.33 r
  U0_REG_FILE/regArr_reg[6][3]/SE (SDFFRQX2M)             0.00      50.33 r
  data arrival time                                                 50.33

  clock DFT_CLK (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_REG_FILE/regArr_reg[6][3]/CK (SDFFRQX2M)             0.00     199.80 r
  library setup time                                     -0.60     199.20
  data required time                                               199.20
  --------------------------------------------------------------------------
  data required time                                               199.20
  data arrival time                                                -50.33
  --------------------------------------------------------------------------
  slack (MET)                                                      148.88


  Startpoint: SE (input port clocked by DFT_CLK)
  Endpoint: U0_REG_FILE/regArr_reg[6][2]
            (rising edge-triggered flip-flop clocked by DFT_CLK)
  Path Group: DFT_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFT_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  SE (in)                                                 0.66      40.66 r
  U23/Y (DLY1X1M)                                         0.88      41.53 r
  U0_REG_FILE/test_se (RegFile_WIDTH8_ADDR4_test_1)       0.00      41.53 r
  U0_REG_FILE/U359/Y (DLY1X1M)                            0.88      42.41 r
  U0_REG_FILE/U288/Y (DLY1X1M)                            0.88      43.29 r
  U0_REG_FILE/U360/Y (DLY1X1M)                            0.88      44.16 r
  U0_REG_FILE/U289/Y (DLY1X1M)                            0.88      45.04 r
  U0_REG_FILE/U364/Y (DLY1X1M)                            0.88      45.91 r
  U0_REG_FILE/U292/Y (DLY1X1M)                            0.88      46.79 r
  U0_REG_FILE/U387/Y (DLY1X1M)                            0.88      47.67 r
  U0_REG_FILE/U388/Y (DLY1X1M)                            0.88      48.54 r
  U0_REG_FILE/U389/Y (DLY1X1M)                            0.89      49.43 r
  U0_REG_FILE/U341/Y (DLY1X1M)                            0.90      50.33 r
  U0_REG_FILE/regArr_reg[6][2]/SE (SDFFRQX2M)             0.00      50.33 r
  data arrival time                                                 50.33

  clock DFT_CLK (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_REG_FILE/regArr_reg[6][2]/CK (SDFFRQX2M)             0.00     199.80 r
  library setup time                                     -0.60     199.20
  data required time                                               199.20
  --------------------------------------------------------------------------
  data required time                                               199.20
  data arrival time                                                -50.33
  --------------------------------------------------------------------------
  slack (MET)                                                      148.88


  Startpoint: SE (input port clocked by DFT_CLK)
  Endpoint: U0_REG_FILE/regArr_reg[12][4]
            (rising edge-triggered flip-flop clocked by DFT_CLK)
  Path Group: DFT_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFT_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  SE (in)                                                 0.66      40.66 r
  U23/Y (DLY1X1M)                                         0.88      41.53 r
  U0_REG_FILE/test_se (RegFile_WIDTH8_ADDR4_test_1)       0.00      41.53 r
  U0_REG_FILE/U359/Y (DLY1X1M)                            0.88      42.41 r
  U0_REG_FILE/U288/Y (DLY1X1M)                            0.88      43.29 r
  U0_REG_FILE/U360/Y (DLY1X1M)                            0.88      44.16 r
  U0_REG_FILE/U289/Y (DLY1X1M)                            0.88      45.04 r
  U0_REG_FILE/U363/Y (DLY1X1M)                            0.88      45.91 r
  U0_REG_FILE/U291/Y (DLY1X1M)                            0.88      46.79 r
  U0_REG_FILE/U408/Y (DLY1X1M)                            0.88      47.67 r
  U0_REG_FILE/U409/Y (DLY1X1M)                            0.88      48.54 r
  U0_REG_FILE/U410/Y (DLY1X1M)                            0.89      49.43 r
  U0_REG_FILE/U348/Y (DLY1X1M)                            0.90      50.33 r
  U0_REG_FILE/regArr_reg[12][4]/SE (SDFFRQX2M)            0.00      50.33 r
  data arrival time                                                 50.33

  clock DFT_CLK (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_REG_FILE/regArr_reg[12][4]/CK (SDFFRQX2M)            0.00     199.80 r
  library setup time                                     -0.60     199.20
  data required time                                               199.20
  --------------------------------------------------------------------------
  data required time                                               199.20
  data arrival time                                                -50.33
  --------------------------------------------------------------------------
  slack (MET)                                                      148.88


  Startpoint: SE (input port clocked by DFT_CLK)
  Endpoint: U0_REG_FILE/regArr_reg[12][3]
            (rising edge-triggered flip-flop clocked by DFT_CLK)
  Path Group: DFT_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFT_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  SE (in)                                                 0.66      40.66 r
  U23/Y (DLY1X1M)                                         0.88      41.53 r
  U0_REG_FILE/test_se (RegFile_WIDTH8_ADDR4_test_1)       0.00      41.53 r
  U0_REG_FILE/U359/Y (DLY1X1M)                            0.88      42.41 r
  U0_REG_FILE/U288/Y (DLY1X1M)                            0.88      43.29 r
  U0_REG_FILE/U360/Y (DLY1X1M)                            0.88      44.16 r
  U0_REG_FILE/U289/Y (DLY1X1M)                            0.88      45.04 r
  U0_REG_FILE/U363/Y (DLY1X1M)                            0.88      45.91 r
  U0_REG_FILE/U291/Y (DLY1X1M)                            0.88      46.79 r
  U0_REG_FILE/U408/Y (DLY1X1M)                            0.88      47.67 r
  U0_REG_FILE/U409/Y (DLY1X1M)                            0.88      48.54 r
  U0_REG_FILE/U410/Y (DLY1X1M)                            0.89      49.43 r
  U0_REG_FILE/U348/Y (DLY1X1M)                            0.90      50.33 r
  U0_REG_FILE/regArr_reg[12][3]/SE (SDFFRQX2M)            0.00      50.33 r
  data arrival time                                                 50.33

  clock DFT_CLK (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_REG_FILE/regArr_reg[12][3]/CK (SDFFRQX2M)            0.00     199.80 r
  library setup time                                     -0.60     199.20
  data required time                                               199.20
  --------------------------------------------------------------------------
  data required time                                               199.20
  data arrival time                                                -50.33
  --------------------------------------------------------------------------
  slack (MET)                                                      148.88


  Startpoint: SE (input port clocked by DFT_CLK)
  Endpoint: U0_REG_FILE/regArr_reg[2][3]
            (rising edge-triggered flip-flop clocked by DFT_CLK)
  Path Group: DFT_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFT_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  SE (in)                                                 0.66      40.66 r
  U23/Y (DLY1X1M)                                         0.88      41.53 r
  U0_REG_FILE/test_se (RegFile_WIDTH8_ADDR4_test_1)       0.00      41.53 r
  U0_REG_FILE/U359/Y (DLY1X1M)                            0.88      42.41 r
  U0_REG_FILE/U288/Y (DLY1X1M)                            0.88      43.29 r
  U0_REG_FILE/U360/Y (DLY1X1M)                            0.88      44.16 r
  U0_REG_FILE/U289/Y (DLY1X1M)                            0.88      45.04 r
  U0_REG_FILE/U364/Y (DLY1X1M)                            0.88      45.91 r
  U0_REG_FILE/U292/Y (DLY1X1M)                            0.88      46.79 r
  U0_REG_FILE/U366/Y (DLY1X1M)                            0.88      47.67 r
  U0_REG_FILE/U367/Y (DLY1X1M)                            0.89      48.55 r
  U0_REG_FILE/U352/Y (DLY1X1M)                            0.90      49.45 r
  U0_REG_FILE/regArr_reg[2][3]/SE (SDFFRX1M)              0.00      49.45 r
  data arrival time                                                 49.45

  clock DFT_CLK (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_REG_FILE/regArr_reg[2][3]/CK (SDFFRX1M)              0.00     199.80 r
  library setup time                                     -0.63     199.17
  data required time                                               199.17
  --------------------------------------------------------------------------
  data required time                                               199.17
  data arrival time                                                -49.45
  --------------------------------------------------------------------------
  slack (MET)                                                      149.72


  Startpoint: SE (input port clocked by DFT_CLK)
  Endpoint: U0_REG_FILE/regArr_reg[2][4]
            (rising edge-triggered flip-flop clocked by DFT_CLK)
  Path Group: DFT_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFT_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  SE (in)                                                 0.66      40.66 r
  U23/Y (DLY1X1M)                                         0.88      41.53 r
  U0_REG_FILE/test_se (RegFile_WIDTH8_ADDR4_test_1)       0.00      41.53 r
  U0_REG_FILE/U359/Y (DLY1X1M)                            0.88      42.41 r
  U0_REG_FILE/U288/Y (DLY1X1M)                            0.88      43.29 r
  U0_REG_FILE/U360/Y (DLY1X1M)                            0.88      44.16 r
  U0_REG_FILE/U289/Y (DLY1X1M)                            0.88      45.04 r
  U0_REG_FILE/U364/Y (DLY1X1M)                            0.88      45.91 r
  U0_REG_FILE/U292/Y (DLY1X1M)                            0.88      46.79 r
  U0_REG_FILE/U366/Y (DLY1X1M)                            0.88      47.67 r
  U0_REG_FILE/U367/Y (DLY1X1M)                            0.89      48.55 r
  U0_REG_FILE/U352/Y (DLY1X1M)                            0.90      49.45 r
  U0_REG_FILE/regArr_reg[2][4]/SE (SDFFRX1M)              0.00      49.45 r
  data arrival time                                                 49.45

  clock DFT_CLK (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_REG_FILE/regArr_reg[2][4]/CK (SDFFRX1M)              0.00     199.80 r
  library setup time                                     -0.63     199.17
  data required time                                               199.17
  --------------------------------------------------------------------------
  data required time                                               199.17
  data arrival time                                                -49.45
  --------------------------------------------------------------------------
  slack (MET)                                                      149.72


  Startpoint: SE (input port clocked by DFT_CLK)
  Endpoint: U0_REG_FILE/regArr_reg[3][5]
            (rising edge-triggered flip-flop clocked by DFT_CLK)
  Path Group: DFT_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFT_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  SE (in)                                                 0.66      40.66 r
  U23/Y (DLY1X1M)                                         0.88      41.53 r
  U0_REG_FILE/test_se (RegFile_WIDTH8_ADDR4_test_1)       0.00      41.53 r
  U0_REG_FILE/U359/Y (DLY1X1M)                            0.88      42.41 r
  U0_REG_FILE/U288/Y (DLY1X1M)                            0.88      43.29 r
  U0_REG_FILE/U360/Y (DLY1X1M)                            0.88      44.16 r
  U0_REG_FILE/U289/Y (DLY1X1M)                            0.88      45.04 r
  U0_REG_FILE/U364/Y (DLY1X1M)                            0.88      45.91 r
  U0_REG_FILE/U420/Y (DLY1X1M)                            0.88      46.79 r
  U0_REG_FILE/U421/Y (DLY1X1M)                            0.88      47.67 r
  U0_REG_FILE/U422/Y (DLY1X1M)                            0.89      48.55 r
  U0_REG_FILE/U353/Y (DLY1X1M)                            0.90      49.45 r
  U0_REG_FILE/regArr_reg[3][5]/SE (SDFFSQX2M)             0.00      49.45 r
  data arrival time                                                 49.45

  clock DFT_CLK (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_REG_FILE/regArr_reg[3][5]/CK (SDFFSQX2M)             0.00     199.80 r
  library setup time                                     -0.63     199.17
  data required time                                               199.17
  --------------------------------------------------------------------------
  data required time                                               199.17
  data arrival time                                                -49.45
  --------------------------------------------------------------------------
  slack (MET)                                                      149.72


  Startpoint: SE (input port clocked by DFT_CLK)
  Endpoint: U0_REG_FILE/regArr_reg[2][0]
            (rising edge-triggered flip-flop clocked by DFT_CLK)
  Path Group: DFT_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFT_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  SE (in)                                                 0.66      40.66 r
  U23/Y (DLY1X1M)                                         0.88      41.53 r
  U0_REG_FILE/test_se (RegFile_WIDTH8_ADDR4_test_1)       0.00      41.53 r
  U0_REG_FILE/U359/Y (DLY1X1M)                            0.88      42.41 r
  U0_REG_FILE/U288/Y (DLY1X1M)                            0.88      43.29 r
  U0_REG_FILE/U360/Y (DLY1X1M)                            0.88      44.16 r
  U0_REG_FILE/U289/Y (DLY1X1M)                            0.88      45.04 r
  U0_REG_FILE/U364/Y (DLY1X1M)                            0.88      45.91 r
  U0_REG_FILE/U420/Y (DLY1X1M)                            0.88      46.79 r
  U0_REG_FILE/U421/Y (DLY1X1M)                            0.88      47.67 r
  U0_REG_FILE/U422/Y (DLY1X1M)                            0.89      48.55 r
  U0_REG_FILE/U353/Y (DLY1X1M)                            0.90      49.45 r
  U0_REG_FILE/regArr_reg[2][0]/SE (SDFFSQX2M)             0.00      49.45 r
  data arrival time                                                 49.45

  clock DFT_CLK (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_REG_FILE/regArr_reg[2][0]/CK (SDFFSQX2M)             0.00     199.80 r
  library setup time                                     -0.63     199.17
  data required time                                               199.17
  --------------------------------------------------------------------------
  data required time                                               199.17
  data arrival time                                                -49.45
  --------------------------------------------------------------------------
  slack (MET)                                                      149.72


  Startpoint: SE (input port clocked by DFT_CLK)
  Endpoint: U0_REG_FILE/regArr_reg[7][2]
            (rising edge-triggered flip-flop clocked by DFT_CLK)
  Path Group: DFT_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFT_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  SE (in)                                                 0.66      40.66 r
  U23/Y (DLY1X1M)                                         0.88      41.53 r
  U0_REG_FILE/test_se (RegFile_WIDTH8_ADDR4_test_1)       0.00      41.53 r
  U0_REG_FILE/U359/Y (DLY1X1M)                            0.88      42.41 r
  U0_REG_FILE/U361/Y (DLY1X1M)                            0.88      43.29 r
  U0_REG_FILE/U290/Y (DLY1X1M)                            0.88      44.16 r
  U0_REG_FILE/U357/Y (DLY1X1M)                            0.88      45.04 r
  U0_REG_FILE/U297/Y (DLY1X1M)                            0.89      45.92 r
  U0_REG_FILE/U390/Y (DLY1X1M)                            0.88      46.80 r
  U0_REG_FILE/U391/Y (DLY1X1M)                            0.88      47.68 r
  U0_REG_FILE/U392/Y (DLY1X1M)                            0.89      48.56 r
  U0_REG_FILE/U342/Y (DLY1X1M)                            0.90      49.46 r
  U0_REG_FILE/regArr_reg[7][2]/SE (SDFFRQX2M)             0.00      49.46 r
  data arrival time                                                 49.46

  clock DFT_CLK (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_REG_FILE/regArr_reg[7][2]/CK (SDFFRQX2M)             0.00     199.80 r
  library setup time                                     -0.60     199.20
  data required time                                               199.20
  --------------------------------------------------------------------------
  data required time                                               199.20
  data arrival time                                                -49.46
  --------------------------------------------------------------------------
  slack (MET)                                                      149.74


  Startpoint: SE (input port clocked by DFT_CLK)
  Endpoint: U0_REG_FILE/regArr_reg[7][1]
            (rising edge-triggered flip-flop clocked by DFT_CLK)
  Path Group: DFT_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFT_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  SE (in)                                                 0.66      40.66 r
  U23/Y (DLY1X1M)                                         0.88      41.53 r
  U0_REG_FILE/test_se (RegFile_WIDTH8_ADDR4_test_1)       0.00      41.53 r
  U0_REG_FILE/U359/Y (DLY1X1M)                            0.88      42.41 r
  U0_REG_FILE/U361/Y (DLY1X1M)                            0.88      43.29 r
  U0_REG_FILE/U290/Y (DLY1X1M)                            0.88      44.16 r
  U0_REG_FILE/U357/Y (DLY1X1M)                            0.88      45.04 r
  U0_REG_FILE/U297/Y (DLY1X1M)                            0.89      45.92 r
  U0_REG_FILE/U390/Y (DLY1X1M)                            0.88      46.80 r
  U0_REG_FILE/U391/Y (DLY1X1M)                            0.88      47.68 r
  U0_REG_FILE/U392/Y (DLY1X1M)                            0.89      48.56 r
  U0_REG_FILE/U342/Y (DLY1X1M)                            0.90      49.46 r
  U0_REG_FILE/regArr_reg[7][1]/SE (SDFFRQX2M)             0.00      49.46 r
  data arrival time                                                 49.46

  clock DFT_CLK (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_REG_FILE/regArr_reg[7][1]/CK (SDFFRQX2M)             0.00     199.80 r
  library setup time                                     -0.60     199.20
  data required time                                               199.20
  --------------------------------------------------------------------------
  data required time                                               199.20
  data arrival time                                                -49.46
  --------------------------------------------------------------------------
  slack (MET)                                                      149.74


  Startpoint: SE (input port clocked by DFT_CLK)
  Endpoint: U0_REG_FILE/regArr_reg[0][4]
            (rising edge-triggered flip-flop clocked by DFT_CLK)
  Path Group: DFT_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFT_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  SE (in)                                                 0.66      40.66 r
  U23/Y (DLY1X1M)                                         0.88      41.53 r
  U0_REG_FILE/test_se (RegFile_WIDTH8_ADDR4_test_1)       0.00      41.53 r
  U0_REG_FILE/U359/Y (DLY1X1M)                            0.88      42.41 r
  U0_REG_FILE/U288/Y (DLY1X1M)                            0.88      43.29 r
  U0_REG_FILE/U360/Y (DLY1X1M)                            0.88      44.16 r
  U0_REG_FILE/U356/Y (DLY1X1M)                            0.88      45.04 r
  U0_REG_FILE/U296/Y (DLY1X1M)                            0.89      45.92 r
  U0_REG_FILE/U417/Y (DLY1X1M)                            0.88      46.80 r
  U0_REG_FILE/U418/Y (DLY1X1M)                            0.88      47.68 r
  U0_REG_FILE/U419/Y (DLY1X1M)                            0.89      48.56 r
  U0_REG_FILE/U351/Y (DLY1X1M)                            0.90      49.46 r
  U0_REG_FILE/regArr_reg[0][4]/SE (SDFFRQX2M)             0.00      49.46 r
  data arrival time                                                 49.46

  clock DFT_CLK (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_REG_FILE/regArr_reg[0][4]/CK (SDFFRQX2M)             0.00     199.80 r
  library setup time                                     -0.60     199.20
  data required time                                               199.20
  --------------------------------------------------------------------------
  data required time                                               199.20
  data arrival time                                                -49.46
  --------------------------------------------------------------------------
  slack (MET)                                                      149.74


  Startpoint: SE (input port clocked by DFT_CLK)
  Endpoint: U0_REG_FILE/regArr_reg[0][5]
            (rising edge-triggered flip-flop clocked by DFT_CLK)
  Path Group: DFT_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock DFT_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   40.00      40.00 r
  SE (in)                                                 0.66      40.66 r
  U23/Y (DLY1X1M)                                         0.88      41.53 r
  U0_REG_FILE/test_se (RegFile_WIDTH8_ADDR4_test_1)       0.00      41.53 r
  U0_REG_FILE/U359/Y (DLY1X1M)                            0.88      42.41 r
  U0_REG_FILE/U288/Y (DLY1X1M)                            0.88      43.29 r
  U0_REG_FILE/U360/Y (DLY1X1M)                            0.88      44.16 r
  U0_REG_FILE/U356/Y (DLY1X1M)                            0.88      45.04 r
  U0_REG_FILE/U296/Y (DLY1X1M)                            0.89      45.92 r
  U0_REG_FILE/U417/Y (DLY1X1M)                            0.88      46.80 r
  U0_REG_FILE/U418/Y (DLY1X1M)                            0.88      47.68 r
  U0_REG_FILE/U419/Y (DLY1X1M)                            0.89      48.56 r
  U0_REG_FILE/U351/Y (DLY1X1M)                            0.90      49.46 r
  U0_REG_FILE/regArr_reg[0][5]/SE (SDFFRQX2M)             0.00      49.46 r
  data arrival time                                                 49.46

  clock DFT_CLK (rise edge)                             200.00     200.00
  clock network delay (ideal)                             0.00     200.00
  clock uncertainty                                      -0.20     199.80
  U0_REG_FILE/regArr_reg[0][5]/CK (SDFFRQX2M)             0.00     199.80 r
  library setup time                                     -0.60     199.20
  data required time                                               199.20
  --------------------------------------------------------------------------
  data required time                                               199.20
  data arrival time                                                -49.46
  --------------------------------------------------------------------------
  slack (MET)                                                      149.74


  Startpoint: U0_TX/U_MUX/TX_OUT_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX_O (output port clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_TX/U_MUX/TX_OUT_reg/CK (SDFFRQX2M)                   0.00       0.00 r
  U0_TX/U_MUX/TX_OUT_reg/Q (SDFFRQX2M)                    0.53       0.53 r
  U0_TX/U_MUX/U7/Y (INVXLM)                               0.47       1.00 f
  U0_TX/U_MUX/U8/Y (INVX8M)                               0.93       1.92 r
  U0_TX/U_MUX/TX_OUT (MUX_test_1)                         0.00       1.92 r
  U0_TX/TX_OUT (UART_TX_top_test_1)                       0.00       1.92 r
  UART_TX_O (out)                                         0.00       1.92 r
  data arrival time                                                  1.92

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  output external delay                               -1736.11    6944.23
  data required time                                              6944.23
  --------------------------------------------------------------------------
  data required time                                              6944.23
  data arrival time                                                 -1.92
  --------------------------------------------------------------------------
  slack (MET)                                                     6942.31


  Startpoint: U0_TX/U_SERIALIZER/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_TX/U_SERIALIZER/data_reg[7]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_TX/U_SERIALIZER/count_reg[0]/CK (SDFFRX1M)           0.00       0.00 r
  U0_TX/U_SERIALIZER/count_reg[0]/Q (SDFFRX1M)            0.66       0.66 r
  U0_TX/U_SERIALIZER/U53/Y (INVXLM)                       0.43       1.08 f
  U0_TX/U_SERIALIZER/U54/Y (INVX2M)                       0.67       1.75 r
  U0_TX/U_SERIALIZER/U50/Y (INVXLM)                       0.51       2.26 f
  U0_TX/U_SERIALIZER/U49/Y (DLY1X1M)                      0.82       3.08 f
  U0_TX/U_SERIALIZER/U51/Y (INVXLM)                       0.65       3.74 r
  U0_TX/U_SERIALIZER/U13/Y (CLKXOR2X2M)                   0.90       4.64 f
  U0_TX/U_SERIALIZER/U11/Y (CLKXOR2X2M)                   0.74       5.38 f
  U0_TX/U_SERIALIZER/U14/Y (NOR3BX2M)                     0.81       6.19 r
  U0_TX/U_SERIALIZER/ser_done (Serializer_test_1)         0.00       6.19 r
  U0_TX/U_FSM/ser_done (TX_FSM_test_1)                    0.00       6.19 r
  U0_TX/U_FSM/U11/Y (NAND2X2M)                            0.77       6.96 f
  U0_TX/U_FSM/U7/Y (NAND2X2M)                             0.63       7.59 r
  U0_TX/U_FSM/U5/Y (INVX2M)                               0.39       7.99 f
  U0_TX/U_FSM/ser_en (TX_FSM_test_1)                      0.00       7.99 f
  U0_TX/U_SERIALIZER/ser_en (Serializer_test_1)           0.00       7.99 f
  U0_TX/U_SERIALIZER/U6/Y (INVX4M)                        0.59       8.58 r
  U0_TX/U_SERIALIZER/U9/Y (NOR2X8M)                       0.42       8.99 f
  U0_TX/U_SERIALIZER/U10/Y (NOR2X8M)                      0.89       9.88 r
  U0_TX/U_SERIALIZER/U29/Y (AO22X1M)                      0.50      10.38 r
  U0_TX/U_SERIALIZER/data_reg[7]/D (SDFFRX1M)             0.00      10.38 r
  data arrival time                                                 10.38

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_TX/U_SERIALIZER/data_reg[7]/CK (SDFFRX1M)            0.00    8680.34 r
  library setup time                                     -0.33    8680.02
  data required time                                              8680.02
  --------------------------------------------------------------------------
  data required time                                              8680.02
  data arrival time                                                -10.38
  --------------------------------------------------------------------------
  slack (MET)                                                     8669.63


  Startpoint: U0_TX/U_SERIALIZER/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_TX/U_SERIALIZER/data_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_TX/U_SERIALIZER/count_reg[0]/CK (SDFFRX1M)           0.00       0.00 r
  U0_TX/U_SERIALIZER/count_reg[0]/Q (SDFFRX1M)            0.66       0.66 r
  U0_TX/U_SERIALIZER/U53/Y (INVXLM)                       0.43       1.08 f
  U0_TX/U_SERIALIZER/U54/Y (INVX2M)                       0.67       1.75 r
  U0_TX/U_SERIALIZER/U50/Y (INVXLM)                       0.51       2.26 f
  U0_TX/U_SERIALIZER/U49/Y (DLY1X1M)                      0.82       3.08 f
  U0_TX/U_SERIALIZER/U51/Y (INVXLM)                       0.65       3.74 r
  U0_TX/U_SERIALIZER/U13/Y (CLKXOR2X2M)                   0.90       4.64 f
  U0_TX/U_SERIALIZER/U11/Y (CLKXOR2X2M)                   0.74       5.38 f
  U0_TX/U_SERIALIZER/U14/Y (NOR3BX2M)                     0.81       6.19 r
  U0_TX/U_SERIALIZER/ser_done (Serializer_test_1)         0.00       6.19 r
  U0_TX/U_FSM/ser_done (TX_FSM_test_1)                    0.00       6.19 r
  U0_TX/U_FSM/U11/Y (NAND2X2M)                            0.77       6.96 f
  U0_TX/U_FSM/U7/Y (NAND2X2M)                             0.63       7.59 r
  U0_TX/U_FSM/U5/Y (INVX2M)                               0.39       7.99 f
  U0_TX/U_FSM/ser_en (TX_FSM_test_1)                      0.00       7.99 f
  U0_TX/U_SERIALIZER/ser_en (Serializer_test_1)           0.00       7.99 f
  U0_TX/U_SERIALIZER/U6/Y (INVX4M)                        0.59       8.58 r
  U0_TX/U_SERIALIZER/U9/Y (NOR2X8M)                       0.42       8.99 f
  U0_TX/U_SERIALIZER/U10/Y (NOR2X8M)                      0.89       9.88 r
  U0_TX/U_SERIALIZER/U17/Y (OAI2BB1X2M)                   0.40      10.29 r
  U0_TX/U_SERIALIZER/data_reg[1]/D (SDFFRX1M)             0.00      10.29 r
  data arrival time                                                 10.29

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_TX/U_SERIALIZER/data_reg[1]/CK (SDFFRX1M)            0.00    8680.34 r
  library setup time                                     -0.32    8680.02
  data required time                                              8680.02
  --------------------------------------------------------------------------
  data required time                                              8680.02
  data arrival time                                                -10.29
  --------------------------------------------------------------------------
  slack (MET)                                                     8669.74


  Startpoint: U0_TX/U_SERIALIZER/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_TX/U_SERIALIZER/data_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_TX/U_SERIALIZER/count_reg[0]/CK (SDFFRX1M)           0.00       0.00 r
  U0_TX/U_SERIALIZER/count_reg[0]/Q (SDFFRX1M)            0.66       0.66 r
  U0_TX/U_SERIALIZER/U53/Y (INVXLM)                       0.43       1.08 f
  U0_TX/U_SERIALIZER/U54/Y (INVX2M)                       0.67       1.75 r
  U0_TX/U_SERIALIZER/U50/Y (INVXLM)                       0.51       2.26 f
  U0_TX/U_SERIALIZER/U49/Y (DLY1X1M)                      0.82       3.08 f
  U0_TX/U_SERIALIZER/U51/Y (INVXLM)                       0.65       3.74 r
  U0_TX/U_SERIALIZER/U13/Y (CLKXOR2X2M)                   0.90       4.64 f
  U0_TX/U_SERIALIZER/U11/Y (CLKXOR2X2M)                   0.74       5.38 f
  U0_TX/U_SERIALIZER/U14/Y (NOR3BX2M)                     0.81       6.19 r
  U0_TX/U_SERIALIZER/ser_done (Serializer_test_1)         0.00       6.19 r
  U0_TX/U_FSM/ser_done (TX_FSM_test_1)                    0.00       6.19 r
  U0_TX/U_FSM/U11/Y (NAND2X2M)                            0.77       6.96 f
  U0_TX/U_FSM/U7/Y (NAND2X2M)                             0.63       7.59 r
  U0_TX/U_FSM/U5/Y (INVX2M)                               0.39       7.99 f
  U0_TX/U_FSM/ser_en (TX_FSM_test_1)                      0.00       7.99 f
  U0_TX/U_SERIALIZER/ser_en (Serializer_test_1)           0.00       7.99 f
  U0_TX/U_SERIALIZER/U6/Y (INVX4M)                        0.59       8.58 r
  U0_TX/U_SERIALIZER/U9/Y (NOR2X8M)                       0.42       8.99 f
  U0_TX/U_SERIALIZER/U10/Y (NOR2X8M)                      0.89       9.88 r
  U0_TX/U_SERIALIZER/U15/Y (OAI2BB1X2M)                   0.40      10.29 r
  U0_TX/U_SERIALIZER/data_reg[0]/D (SDFFRX1M)             0.00      10.29 r
  data arrival time                                                 10.29

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_TX/U_SERIALIZER/data_reg[0]/CK (SDFFRX1M)            0.00    8680.34 r
  library setup time                                     -0.32    8680.02
  data required time                                              8680.02
  --------------------------------------------------------------------------
  data required time                                              8680.02
  data arrival time                                                -10.29
  --------------------------------------------------------------------------
  slack (MET)                                                     8669.74


  Startpoint: U0_TX/U_SERIALIZER/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_TX/U_SERIALIZER/data_reg[6]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_TX/U_SERIALIZER/count_reg[0]/CK (SDFFRX1M)           0.00       0.00 r
  U0_TX/U_SERIALIZER/count_reg[0]/Q (SDFFRX1M)            0.66       0.66 r
  U0_TX/U_SERIALIZER/U53/Y (INVXLM)                       0.43       1.08 f
  U0_TX/U_SERIALIZER/U54/Y (INVX2M)                       0.67       1.75 r
  U0_TX/U_SERIALIZER/U50/Y (INVXLM)                       0.51       2.26 f
  U0_TX/U_SERIALIZER/U49/Y (DLY1X1M)                      0.82       3.08 f
  U0_TX/U_SERIALIZER/U51/Y (INVXLM)                       0.65       3.74 r
  U0_TX/U_SERIALIZER/U13/Y (CLKXOR2X2M)                   0.90       4.64 f
  U0_TX/U_SERIALIZER/U11/Y (CLKXOR2X2M)                   0.74       5.38 f
  U0_TX/U_SERIALIZER/U14/Y (NOR3BX2M)                     0.81       6.19 r
  U0_TX/U_SERIALIZER/ser_done (Serializer_test_1)         0.00       6.19 r
  U0_TX/U_FSM/ser_done (TX_FSM_test_1)                    0.00       6.19 r
  U0_TX/U_FSM/U11/Y (NAND2X2M)                            0.77       6.96 f
  U0_TX/U_FSM/U7/Y (NAND2X2M)                             0.63       7.59 r
  U0_TX/U_FSM/U5/Y (INVX2M)                               0.39       7.99 f
  U0_TX/U_FSM/ser_en (TX_FSM_test_1)                      0.00       7.99 f
  U0_TX/U_SERIALIZER/ser_en (Serializer_test_1)           0.00       7.99 f
  U0_TX/U_SERIALIZER/U6/Y (INVX4M)                        0.59       8.58 r
  U0_TX/U_SERIALIZER/U9/Y (NOR2X8M)                       0.42       8.99 f
  U0_TX/U_SERIALIZER/U10/Y (NOR2X8M)                      0.89       9.88 r
  U0_TX/U_SERIALIZER/U27/Y (OAI2BB1X2M)                   0.38      10.26 r
  U0_TX/U_SERIALIZER/data_reg[6]/D (SDFFRX1M)             0.00      10.26 r
  data arrival time                                                 10.26

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_TX/U_SERIALIZER/data_reg[6]/CK (SDFFRX1M)            0.00    8680.34 r
  library setup time                                     -0.32    8680.02
  data required time                                              8680.02
  --------------------------------------------------------------------------
  data required time                                              8680.02
  data arrival time                                                -10.26
  --------------------------------------------------------------------------
  slack (MET)                                                     8669.76


  Startpoint: U0_TX/U_SERIALIZER/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_TX/U_SERIALIZER/data_reg[5]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_TX/U_SERIALIZER/count_reg[0]/CK (SDFFRX1M)           0.00       0.00 r
  U0_TX/U_SERIALIZER/count_reg[0]/Q (SDFFRX1M)            0.66       0.66 r
  U0_TX/U_SERIALIZER/U53/Y (INVXLM)                       0.43       1.08 f
  U0_TX/U_SERIALIZER/U54/Y (INVX2M)                       0.67       1.75 r
  U0_TX/U_SERIALIZER/U50/Y (INVXLM)                       0.51       2.26 f
  U0_TX/U_SERIALIZER/U49/Y (DLY1X1M)                      0.82       3.08 f
  U0_TX/U_SERIALIZER/U51/Y (INVXLM)                       0.65       3.74 r
  U0_TX/U_SERIALIZER/U13/Y (CLKXOR2X2M)                   0.90       4.64 f
  U0_TX/U_SERIALIZER/U11/Y (CLKXOR2X2M)                   0.74       5.38 f
  U0_TX/U_SERIALIZER/U14/Y (NOR3BX2M)                     0.81       6.19 r
  U0_TX/U_SERIALIZER/ser_done (Serializer_test_1)         0.00       6.19 r
  U0_TX/U_FSM/ser_done (TX_FSM_test_1)                    0.00       6.19 r
  U0_TX/U_FSM/U11/Y (NAND2X2M)                            0.77       6.96 f
  U0_TX/U_FSM/U7/Y (NAND2X2M)                             0.63       7.59 r
  U0_TX/U_FSM/U5/Y (INVX2M)                               0.39       7.99 f
  U0_TX/U_FSM/ser_en (TX_FSM_test_1)                      0.00       7.99 f
  U0_TX/U_SERIALIZER/ser_en (Serializer_test_1)           0.00       7.99 f
  U0_TX/U_SERIALIZER/U6/Y (INVX4M)                        0.59       8.58 r
  U0_TX/U_SERIALIZER/U9/Y (NOR2X8M)                       0.42       8.99 f
  U0_TX/U_SERIALIZER/U10/Y (NOR2X8M)                      0.89       9.88 r
  U0_TX/U_SERIALIZER/U25/Y (OAI2BB1X2M)                   0.38      10.26 r
  U0_TX/U_SERIALIZER/data_reg[5]/D (SDFFRX1M)             0.00      10.26 r
  data arrival time                                                 10.26

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_TX/U_SERIALIZER/data_reg[5]/CK (SDFFRX1M)            0.00    8680.34 r
  library setup time                                     -0.32    8680.02
  data required time                                              8680.02
  --------------------------------------------------------------------------
  data required time                                              8680.02
  data arrival time                                                -10.26
  --------------------------------------------------------------------------
  slack (MET)                                                     8669.76


  Startpoint: U0_TX/U_SERIALIZER/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_TX/U_SERIALIZER/data_reg[4]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_TX/U_SERIALIZER/count_reg[0]/CK (SDFFRX1M)           0.00       0.00 r
  U0_TX/U_SERIALIZER/count_reg[0]/Q (SDFFRX1M)            0.66       0.66 r
  U0_TX/U_SERIALIZER/U53/Y (INVXLM)                       0.43       1.08 f
  U0_TX/U_SERIALIZER/U54/Y (INVX2M)                       0.67       1.75 r
  U0_TX/U_SERIALIZER/U50/Y (INVXLM)                       0.51       2.26 f
  U0_TX/U_SERIALIZER/U49/Y (DLY1X1M)                      0.82       3.08 f
  U0_TX/U_SERIALIZER/U51/Y (INVXLM)                       0.65       3.74 r
  U0_TX/U_SERIALIZER/U13/Y (CLKXOR2X2M)                   0.90       4.64 f
  U0_TX/U_SERIALIZER/U11/Y (CLKXOR2X2M)                   0.74       5.38 f
  U0_TX/U_SERIALIZER/U14/Y (NOR3BX2M)                     0.81       6.19 r
  U0_TX/U_SERIALIZER/ser_done (Serializer_test_1)         0.00       6.19 r
  U0_TX/U_FSM/ser_done (TX_FSM_test_1)                    0.00       6.19 r
  U0_TX/U_FSM/U11/Y (NAND2X2M)                            0.77       6.96 f
  U0_TX/U_FSM/U7/Y (NAND2X2M)                             0.63       7.59 r
  U0_TX/U_FSM/U5/Y (INVX2M)                               0.39       7.99 f
  U0_TX/U_FSM/ser_en (TX_FSM_test_1)                      0.00       7.99 f
  U0_TX/U_SERIALIZER/ser_en (Serializer_test_1)           0.00       7.99 f
  U0_TX/U_SERIALIZER/U6/Y (INVX4M)                        0.59       8.58 r
  U0_TX/U_SERIALIZER/U9/Y (NOR2X8M)                       0.42       8.99 f
  U0_TX/U_SERIALIZER/U10/Y (NOR2X8M)                      0.89       9.88 r
  U0_TX/U_SERIALIZER/U23/Y (OAI2BB1X2M)                   0.38      10.26 r
  U0_TX/U_SERIALIZER/data_reg[4]/D (SDFFRX1M)             0.00      10.26 r
  data arrival time                                                 10.26

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_TX/U_SERIALIZER/data_reg[4]/CK (SDFFRX1M)            0.00    8680.34 r
  library setup time                                     -0.32    8680.02
  data required time                                              8680.02
  --------------------------------------------------------------------------
  data required time                                              8680.02
  data arrival time                                                -10.26
  --------------------------------------------------------------------------
  slack (MET)                                                     8669.76


  Startpoint: U0_TX/U_SERIALIZER/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_TX/U_SERIALIZER/data_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_TX/U_SERIALIZER/count_reg[0]/CK (SDFFRX1M)           0.00       0.00 r
  U0_TX/U_SERIALIZER/count_reg[0]/Q (SDFFRX1M)            0.66       0.66 r
  U0_TX/U_SERIALIZER/U53/Y (INVXLM)                       0.43       1.08 f
  U0_TX/U_SERIALIZER/U54/Y (INVX2M)                       0.67       1.75 r
  U0_TX/U_SERIALIZER/U50/Y (INVXLM)                       0.51       2.26 f
  U0_TX/U_SERIALIZER/U49/Y (DLY1X1M)                      0.82       3.08 f
  U0_TX/U_SERIALIZER/U51/Y (INVXLM)                       0.65       3.74 r
  U0_TX/U_SERIALIZER/U13/Y (CLKXOR2X2M)                   0.90       4.64 f
  U0_TX/U_SERIALIZER/U11/Y (CLKXOR2X2M)                   0.74       5.38 f
  U0_TX/U_SERIALIZER/U14/Y (NOR3BX2M)                     0.81       6.19 r
  U0_TX/U_SERIALIZER/ser_done (Serializer_test_1)         0.00       6.19 r
  U0_TX/U_FSM/ser_done (TX_FSM_test_1)                    0.00       6.19 r
  U0_TX/U_FSM/U11/Y (NAND2X2M)                            0.77       6.96 f
  U0_TX/U_FSM/U7/Y (NAND2X2M)                             0.63       7.59 r
  U0_TX/U_FSM/U5/Y (INVX2M)                               0.39       7.99 f
  U0_TX/U_FSM/ser_en (TX_FSM_test_1)                      0.00       7.99 f
  U0_TX/U_SERIALIZER/ser_en (Serializer_test_1)           0.00       7.99 f
  U0_TX/U_SERIALIZER/U6/Y (INVX4M)                        0.59       8.58 r
  U0_TX/U_SERIALIZER/U9/Y (NOR2X8M)                       0.42       8.99 f
  U0_TX/U_SERIALIZER/U10/Y (NOR2X8M)                      0.89       9.88 r
  U0_TX/U_SERIALIZER/U21/Y (OAI2BB1X2M)                   0.38      10.26 r
  U0_TX/U_SERIALIZER/data_reg[3]/D (SDFFRX1M)             0.00      10.26 r
  data arrival time                                                 10.26

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_TX/U_SERIALIZER/data_reg[3]/CK (SDFFRX1M)            0.00    8680.34 r
  library setup time                                     -0.32    8680.02
  data required time                                              8680.02
  --------------------------------------------------------------------------
  data required time                                              8680.02
  data arrival time                                                -10.26
  --------------------------------------------------------------------------
  slack (MET)                                                     8669.76


  Startpoint: U0_TX/U_SERIALIZER/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_TX/U_SERIALIZER/data_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_TX/U_SERIALIZER/count_reg[0]/CK (SDFFRX1M)           0.00       0.00 r
  U0_TX/U_SERIALIZER/count_reg[0]/Q (SDFFRX1M)            0.66       0.66 r
  U0_TX/U_SERIALIZER/U53/Y (INVXLM)                       0.43       1.08 f
  U0_TX/U_SERIALIZER/U54/Y (INVX2M)                       0.67       1.75 r
  U0_TX/U_SERIALIZER/U50/Y (INVXLM)                       0.51       2.26 f
  U0_TX/U_SERIALIZER/U49/Y (DLY1X1M)                      0.82       3.08 f
  U0_TX/U_SERIALIZER/U51/Y (INVXLM)                       0.65       3.74 r
  U0_TX/U_SERIALIZER/U13/Y (CLKXOR2X2M)                   0.90       4.64 f
  U0_TX/U_SERIALIZER/U11/Y (CLKXOR2X2M)                   0.74       5.38 f
  U0_TX/U_SERIALIZER/U14/Y (NOR3BX2M)                     0.81       6.19 r
  U0_TX/U_SERIALIZER/ser_done (Serializer_test_1)         0.00       6.19 r
  U0_TX/U_FSM/ser_done (TX_FSM_test_1)                    0.00       6.19 r
  U0_TX/U_FSM/U11/Y (NAND2X2M)                            0.77       6.96 f
  U0_TX/U_FSM/U7/Y (NAND2X2M)                             0.63       7.59 r
  U0_TX/U_FSM/U5/Y (INVX2M)                               0.39       7.99 f
  U0_TX/U_FSM/ser_en (TX_FSM_test_1)                      0.00       7.99 f
  U0_TX/U_SERIALIZER/ser_en (Serializer_test_1)           0.00       7.99 f
  U0_TX/U_SERIALIZER/U6/Y (INVX4M)                        0.59       8.58 r
  U0_TX/U_SERIALIZER/U9/Y (NOR2X8M)                       0.42       8.99 f
  U0_TX/U_SERIALIZER/U10/Y (NOR2X8M)                      0.89       9.88 r
  U0_TX/U_SERIALIZER/U19/Y (OAI2BB1X2M)                   0.38      10.26 r
  U0_TX/U_SERIALIZER/data_reg[2]/D (SDFFRX1M)             0.00      10.26 r
  data arrival time                                                 10.26

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_TX/U_SERIALIZER/data_reg[2]/CK (SDFFRX1M)            0.00    8680.34 r
  library setup time                                     -0.32    8680.02
  data required time                                              8680.02
  --------------------------------------------------------------------------
  data required time                                              8680.02
  data arrival time                                                -10.26
  --------------------------------------------------------------------------
  slack (MET)                                                     8669.76


  Startpoint: U0_TX/U_SERIALIZER/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_TX/U_SERIALIZER/count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_TX/U_SERIALIZER/count_reg[0]/CK (SDFFRX1M)           0.00       0.00 r
  U0_TX/U_SERIALIZER/count_reg[0]/Q (SDFFRX1M)            0.66       0.66 r
  U0_TX/U_SERIALIZER/U53/Y (INVXLM)                       0.43       1.08 f
  U0_TX/U_SERIALIZER/U54/Y (INVX2M)                       0.67       1.75 r
  U0_TX/U_SERIALIZER/U50/Y (INVXLM)                       0.51       2.26 f
  U0_TX/U_SERIALIZER/U49/Y (DLY1X1M)                      0.82       3.08 f
  U0_TX/U_SERIALIZER/U51/Y (INVXLM)                       0.65       3.74 r
  U0_TX/U_SERIALIZER/U13/Y (CLKXOR2X2M)                   0.90       4.64 f
  U0_TX/U_SERIALIZER/U11/Y (CLKXOR2X2M)                   0.74       5.38 f
  U0_TX/U_SERIALIZER/U14/Y (NOR3BX2M)                     0.81       6.19 r
  U0_TX/U_SERIALIZER/ser_done (Serializer_test_1)         0.00       6.19 r
  U0_TX/U_FSM/ser_done (TX_FSM_test_1)                    0.00       6.19 r
  U0_TX/U_FSM/U11/Y (NAND2X2M)                            0.77       6.96 f
  U0_TX/U_FSM/U7/Y (NAND2X2M)                             0.63       7.59 r
  U0_TX/U_FSM/U5/Y (INVX2M)                               0.39       7.99 f
  U0_TX/U_FSM/ser_en (TX_FSM_test_1)                      0.00       7.99 f
  U0_TX/U_SERIALIZER/ser_en (Serializer_test_1)           0.00       7.99 f
  U0_TX/U_SERIALIZER/U6/Y (INVX4M)                        0.59       8.58 r
  U0_TX/U_SERIALIZER/U30/Y (NOR2X2M)                      0.40       8.97 f
  U0_TX/U_SERIALIZER/U31/Y (OAI2BB2X1M)                   0.60       9.57 f
  U0_TX/U_SERIALIZER/count_reg[2]/D (SDFFRX1M)            0.00       9.57 f
  data arrival time                                                  9.57

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_TX/U_SERIALIZER/count_reg[2]/CK (SDFFRX1M)           0.00    8680.34 r
  library setup time                                     -0.52    8679.82
  data required time                                              8679.82
  --------------------------------------------------------------------------
  data required time                                              8679.82
  data arrival time                                                 -9.57
  --------------------------------------------------------------------------
  slack (MET)                                                     8670.25


  Startpoint: U0_TX/U_SERIALIZER/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_TX/U_FSM/busy_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_TX/U_SERIALIZER/count_reg[0]/CK (SDFFRX1M)           0.00       0.00 r
  U0_TX/U_SERIALIZER/count_reg[0]/Q (SDFFRX1M)            0.66       0.66 r
  U0_TX/U_SERIALIZER/U53/Y (INVXLM)                       0.43       1.08 f
  U0_TX/U_SERIALIZER/U54/Y (INVX2M)                       0.67       1.75 r
  U0_TX/U_SERIALIZER/U50/Y (INVXLM)                       0.51       2.26 f
  U0_TX/U_SERIALIZER/U49/Y (DLY1X1M)                      0.82       3.08 f
  U0_TX/U_SERIALIZER/U51/Y (INVXLM)                       0.65       3.74 r
  U0_TX/U_SERIALIZER/U13/Y (CLKXOR2X2M)                   0.90       4.64 f
  U0_TX/U_SERIALIZER/U11/Y (CLKXOR2X2M)                   0.74       5.38 f
  U0_TX/U_SERIALIZER/U14/Y (NOR3BX2M)                     0.81       6.19 r
  U0_TX/U_SERIALIZER/ser_done (Serializer_test_1)         0.00       6.19 r
  U0_TX/U_FSM/ser_done (TX_FSM_test_1)                    0.00       6.19 r
  U0_TX/U_FSM/U11/Y (NAND2X2M)                            0.77       6.96 f
  U0_TX/U_FSM/U7/Y (NAND2X2M)                             0.63       7.59 r
  U0_TX/U_FSM/U5/Y (INVX2M)                               0.39       7.99 f
  U0_TX/U_FSM/U3/Y (AOI31X2M)                             0.91       8.90 r
  U0_TX/U_FSM/U8/Y (NAND2X2M)                             0.39       9.29 f
  U0_TX/U_FSM/busy_reg/D (SDFFRX1M)                       0.00       9.29 f
  data arrival time                                                  9.29

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_TX/U_FSM/busy_reg/CK (SDFFRX1M)                      0.00    8680.34 r
  library setup time                                     -0.49    8679.85
  data required time                                              8679.85
  --------------------------------------------------------------------------
  data required time                                              8679.85
  data arrival time                                                 -9.29
  --------------------------------------------------------------------------
  slack (MET)                                                     8670.56


  Startpoint: U0_TX/U_SERIALIZER/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_TX/U_FSM/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_TX/U_SERIALIZER/count_reg[0]/CK (SDFFRX1M)           0.00       0.00 r
  U0_TX/U_SERIALIZER/count_reg[0]/Q (SDFFRX1M)            0.66       0.66 r
  U0_TX/U_SERIALIZER/U53/Y (INVXLM)                       0.43       1.08 f
  U0_TX/U_SERIALIZER/U54/Y (INVX2M)                       0.67       1.75 r
  U0_TX/U_SERIALIZER/U50/Y (INVXLM)                       0.51       2.26 f
  U0_TX/U_SERIALIZER/U49/Y (DLY1X1M)                      0.82       3.08 f
  U0_TX/U_SERIALIZER/U51/Y (INVXLM)                       0.65       3.74 r
  U0_TX/U_SERIALIZER/U13/Y (CLKXOR2X2M)                   0.90       4.64 f
  U0_TX/U_SERIALIZER/U11/Y (CLKXOR2X2M)                   0.74       5.38 f
  U0_TX/U_SERIALIZER/U14/Y (NOR3BX2M)                     0.81       6.19 r
  U0_TX/U_SERIALIZER/ser_done (Serializer_test_1)         0.00       6.19 r
  U0_TX/U_FSM/ser_done (TX_FSM_test_1)                    0.00       6.19 r
  U0_TX/U_FSM/U11/Y (NAND2X2M)                            0.77       6.96 f
  U0_TX/U_FSM/U7/Y (NAND2X2M)                             0.63       7.59 r
  U0_TX/U_FSM/U5/Y (INVX2M)                               0.39       7.99 f
  U0_TX/U_FSM/U3/Y (AOI31X2M)                             0.91       8.90 r
  U0_TX/U_FSM/U6/Y (INVX2M)                               0.35       9.25 f
  U0_TX/U_FSM/current_state_reg[0]/D (SDFFRX1M)           0.00       9.25 f
  data arrival time                                                  9.25

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_TX/U_FSM/current_state_reg[0]/CK (SDFFRX1M)          0.00    8680.34 r
  library setup time                                     -0.48    8679.86
  data required time                                              8679.86
  --------------------------------------------------------------------------
  data required time                                              8679.86
  data arrival time                                                 -9.25
  --------------------------------------------------------------------------
  slack (MET)                                                     8670.61


  Startpoint: U0_TX/U_SERIALIZER/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_TX/U_SERIALIZER/count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_TX/U_SERIALIZER/count_reg[0]/CK (SDFFRX1M)           0.00       0.00 r
  U0_TX/U_SERIALIZER/count_reg[0]/Q (SDFFRX1M)            0.66       0.66 r
  U0_TX/U_SERIALIZER/U53/Y (INVXLM)                       0.43       1.08 f
  U0_TX/U_SERIALIZER/U54/Y (INVX2M)                       0.67       1.75 r
  U0_TX/U_SERIALIZER/U50/Y (INVXLM)                       0.51       2.26 f
  U0_TX/U_SERIALIZER/U49/Y (DLY1X1M)                      0.82       3.08 f
  U0_TX/U_SERIALIZER/U51/Y (INVXLM)                       0.65       3.74 r
  U0_TX/U_SERIALIZER/U13/Y (CLKXOR2X2M)                   0.90       4.64 f
  U0_TX/U_SERIALIZER/U11/Y (CLKXOR2X2M)                   0.74       5.38 f
  U0_TX/U_SERIALIZER/U14/Y (NOR3BX2M)                     0.81       6.19 r
  U0_TX/U_SERIALIZER/ser_done (Serializer_test_1)         0.00       6.19 r
  U0_TX/U_FSM/ser_done (TX_FSM_test_1)                    0.00       6.19 r
  U0_TX/U_FSM/U11/Y (NAND2X2M)                            0.77       6.96 f
  U0_TX/U_FSM/U7/Y (NAND2X2M)                             0.63       7.59 r
  U0_TX/U_FSM/U5/Y (INVX2M)                               0.39       7.99 f
  U0_TX/U_FSM/ser_en (TX_FSM_test_1)                      0.00       7.99 f
  U0_TX/U_SERIALIZER/ser_en (Serializer_test_1)           0.00       7.99 f
  U0_TX/U_SERIALIZER/U6/Y (INVX4M)                        0.59       8.58 r
  U0_TX/U_SERIALIZER/U30/Y (NOR2X2M)                      0.40       8.97 f
  U0_TX/U_SERIALIZER/count_reg[0]/D (SDFFRX1M)            0.00       8.97 f
  data arrival time                                                  8.97

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_TX/U_SERIALIZER/count_reg[0]/CK (SDFFRX1M)           0.00    8680.34 r
  library setup time                                     -0.49    8679.86
  data required time                                              8679.86
  --------------------------------------------------------------------------
  data required time                                              8679.86
  data arrival time                                                 -8.97
  --------------------------------------------------------------------------
  slack (MET)                                                     8670.88


  Startpoint: U0_TX/U_SERIALIZER/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_TX/U_MUX/TX_OUT_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_TX/U_SERIALIZER/count_reg[0]/CK (SDFFRX1M)           0.00       0.00 r
  U0_TX/U_SERIALIZER/count_reg[0]/Q (SDFFRX1M)            0.66       0.66 r
  U0_TX/U_SERIALIZER/U53/Y (INVXLM)                       0.43       1.08 f
  U0_TX/U_SERIALIZER/U54/Y (INVX2M)                       0.67       1.75 r
  U0_TX/U_SERIALIZER/U50/Y (INVXLM)                       0.51       2.26 f
  U0_TX/U_SERIALIZER/U49/Y (DLY1X1M)                      0.82       3.08 f
  U0_TX/U_SERIALIZER/U51/Y (INVXLM)                       0.65       3.74 r
  U0_TX/U_SERIALIZER/U13/Y (CLKXOR2X2M)                   0.90       4.64 f
  U0_TX/U_SERIALIZER/U11/Y (CLKXOR2X2M)                   0.74       5.38 f
  U0_TX/U_SERIALIZER/U14/Y (NOR3BX2M)                     0.81       6.19 r
  U0_TX/U_SERIALIZER/ser_done (Serializer_test_1)         0.00       6.19 r
  U0_TX/U_FSM/ser_done (TX_FSM_test_1)                    0.00       6.19 r
  U0_TX/U_FSM/U11/Y (NAND2X2M)                            0.77       6.96 f
  U0_TX/U_FSM/U12/Y (OAI221X1M)                           0.88       7.84 r
  U0_TX/U_FSM/mux_sel[0] (TX_FSM_test_1)                  0.00       7.84 r
  U0_TX/U_MUX/mux_sel[0] (MUX_test_1)                     0.00       7.84 r
  U0_TX/U_MUX/U6/Y (INVX2M)                               0.49       8.33 f
  U0_TX/U_MUX/U5/Y (NAND3X2M)                             0.38       8.71 r
  U0_TX/U_MUX/U3/Y (OAI21X2M)                             0.28       8.99 f
  U0_TX/U_MUX/TX_OUT_reg/D (SDFFRQX2M)                    0.00       8.99 f
  data arrival time                                                  8.99

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_TX/U_MUX/TX_OUT_reg/CK (SDFFRQX2M)                   0.00    8680.34 r
  library setup time                                     -0.44    8679.90
  data required time                                              8679.90
  --------------------------------------------------------------------------
  data required time                                              8679.90
  data arrival time                                                 -8.99
  --------------------------------------------------------------------------
  slack (MET)                                                     8670.92


  Startpoint: U0_TX/U_SERIALIZER/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_TX/U_SERIALIZER/count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_TX/U_SERIALIZER/count_reg[0]/CK (SDFFRX1M)           0.00       0.00 r
  U0_TX/U_SERIALIZER/count_reg[0]/Q (SDFFRX1M)            0.66       0.66 r
  U0_TX/U_SERIALIZER/U53/Y (INVXLM)                       0.43       1.08 f
  U0_TX/U_SERIALIZER/U54/Y (INVX2M)                       0.67       1.75 r
  U0_TX/U_SERIALIZER/U50/Y (INVXLM)                       0.51       2.26 f
  U0_TX/U_SERIALIZER/U49/Y (DLY1X1M)                      0.82       3.08 f
  U0_TX/U_SERIALIZER/U51/Y (INVXLM)                       0.65       3.74 r
  U0_TX/U_SERIALIZER/U13/Y (CLKXOR2X2M)                   0.90       4.64 f
  U0_TX/U_SERIALIZER/U11/Y (CLKXOR2X2M)                   0.74       5.38 f
  U0_TX/U_SERIALIZER/U14/Y (NOR3BX2M)                     0.81       6.19 r
  U0_TX/U_SERIALIZER/ser_done (Serializer_test_1)         0.00       6.19 r
  U0_TX/U_FSM/ser_done (TX_FSM_test_1)                    0.00       6.19 r
  U0_TX/U_FSM/U11/Y (NAND2X2M)                            0.77       6.96 f
  U0_TX/U_FSM/U7/Y (NAND2X2M)                             0.63       7.59 r
  U0_TX/U_FSM/U5/Y (INVX2M)                               0.39       7.99 f
  U0_TX/U_FSM/ser_en (TX_FSM_test_1)                      0.00       7.99 f
  U0_TX/U_SERIALIZER/ser_en (Serializer_test_1)           0.00       7.99 f
  U0_TX/U_SERIALIZER/U6/Y (INVX4M)                        0.59       8.58 r
  U0_TX/U_SERIALIZER/U12/Y (NOR2X2M)                      0.29       8.86 f
  U0_TX/U_SERIALIZER/count_reg[1]/D (SDFFRX1M)            0.00       8.86 f
  data arrival time                                                  8.86

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_TX/U_SERIALIZER/count_reg[1]/CK (SDFFRX1M)           0.00    8680.34 r
  library setup time                                     -0.47    8679.88
  data required time                                              8679.88
  --------------------------------------------------------------------------
  data required time                                              8679.88
  data arrival time                                                 -8.86
  --------------------------------------------------------------------------
  slack (MET)                                                     8671.01


  Startpoint: U0_TX/U_SERIALIZER/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_TX/U_SERIALIZER/count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_TX/U_SERIALIZER/count_reg[0]/CK (SDFFRX1M)           0.00       0.00 r
  U0_TX/U_SERIALIZER/count_reg[0]/Q (SDFFRX1M)            0.66       0.66 r
  U0_TX/U_SERIALIZER/U53/Y (INVXLM)                       0.43       1.08 f
  U0_TX/U_SERIALIZER/U54/Y (INVX2M)                       0.67       1.75 r
  U0_TX/U_SERIALIZER/U50/Y (INVXLM)                       0.51       2.26 f
  U0_TX/U_SERIALIZER/U49/Y (DLY1X1M)                      0.82       3.08 f
  U0_TX/U_SERIALIZER/U51/Y (INVXLM)                       0.65       3.74 r
  U0_TX/U_SERIALIZER/U13/Y (CLKXOR2X2M)                   0.90       4.64 f
  U0_TX/U_SERIALIZER/U11/Y (CLKXOR2X2M)                   0.74       5.38 f
  U0_TX/U_SERIALIZER/U14/Y (NOR3BX2M)                     0.81       6.19 r
  U0_TX/U_SERIALIZER/ser_done (Serializer_test_1)         0.00       6.19 r
  U0_TX/U_FSM/ser_done (TX_FSM_test_1)                    0.00       6.19 r
  U0_TX/U_FSM/U11/Y (NAND2X2M)                            0.77       6.96 f
  U0_TX/U_FSM/U7/Y (NAND2X2M)                             0.63       7.59 r
  U0_TX/U_FSM/U5/Y (INVX2M)                               0.39       7.99 f
  U0_TX/U_FSM/ser_en (TX_FSM_test_1)                      0.00       7.99 f
  U0_TX/U_SERIALIZER/ser_en (Serializer_test_1)           0.00       7.99 f
  U0_TX/U_SERIALIZER/U6/Y (INVX4M)                        0.59       8.58 r
  U0_TX/U_SERIALIZER/U32/Y (NOR2X2M)                      0.29       8.86 f
  U0_TX/U_SERIALIZER/count_reg[3]/D (SDFFRX1M)            0.00       8.86 f
  data arrival time                                                  8.86

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_TX/U_SERIALIZER/count_reg[3]/CK (SDFFRX1M)           0.00    8680.34 r
  library setup time                                     -0.46    8679.88
  data required time                                              8679.88
  --------------------------------------------------------------------------
  data required time                                              8679.88
  data arrival time                                                 -8.86
  --------------------------------------------------------------------------
  slack (MET)                                                     8671.02


  Startpoint: U0_TX/U_SERIALIZER/count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_TX/U_FSM/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_TX/U_SERIALIZER/count_reg[0]/CK (SDFFRX1M)           0.00       0.00 r
  U0_TX/U_SERIALIZER/count_reg[0]/Q (SDFFRX1M)            0.66       0.66 r
  U0_TX/U_SERIALIZER/U53/Y (INVXLM)                       0.43       1.08 f
  U0_TX/U_SERIALIZER/U54/Y (INVX2M)                       0.67       1.75 r
  U0_TX/U_SERIALIZER/U50/Y (INVXLM)                       0.51       2.26 f
  U0_TX/U_SERIALIZER/U49/Y (DLY1X1M)                      0.82       3.08 f
  U0_TX/U_SERIALIZER/U51/Y (INVXLM)                       0.65       3.74 r
  U0_TX/U_SERIALIZER/U13/Y (CLKXOR2X2M)                   0.90       4.64 f
  U0_TX/U_SERIALIZER/U11/Y (CLKXOR2X2M)                   0.74       5.38 f
  U0_TX/U_SERIALIZER/U14/Y (NOR3BX2M)                     0.81       6.19 r
  U0_TX/U_SERIALIZER/ser_done (Serializer_test_1)         0.00       6.19 r
  U0_TX/U_FSM/ser_done (TX_FSM_test_1)                    0.00       6.19 r
  U0_TX/U_FSM/U11/Y (NAND2X2M)                            0.77       6.96 f
  U0_TX/U_FSM/U10/Y (NOR2X2M)                             0.56       7.52 r
  U0_TX/U_FSM/current_state_reg[2]/D (SDFFRX1M)           0.00       7.52 r
  data arrival time                                                  7.52

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_TX/U_FSM/current_state_reg[2]/CK (SDFFRX1M)          0.00    8680.34 r
  library setup time                                     -0.35    8679.99
  data required time                                              8679.99
  --------------------------------------------------------------------------
  data required time                                              8679.99
  data arrival time                                                 -7.52
  --------------------------------------------------------------------------
  slack (MET)                                                     8672.47


  Startpoint: U0_TX/U_FSM/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_TX/U_FSM/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_TX/U_FSM/current_state_reg[0]/CK (SDFFRX1M)          0.00       0.00 r
  U0_TX/U_FSM/current_state_reg[0]/Q (SDFFRX1M)           0.66       0.66 r
  U0_TX/U_FSM/U24/Y (INVXLM)                              0.43       1.08 f
  U0_TX/U_FSM/U27/Y (INVX2M)                              0.65       1.73 r
  U0_TX/U_FSM/U20/Y (DLY1X1M)                             0.88       2.61 r
  U0_TX/U_FSM/U26/Y (INVXLM)                              0.55       3.16 f
  U0_TX/U_FSM/U21/Y (INVXLM)                              0.60       3.76 r
  U0_TX/U_FSM/U19/Y (DLY1X1M)                             0.88       4.64 r
  U0_TX/U_FSM/U23/Y (INVXLM)                              0.56       5.20 f
  U0_TX/U_FSM/U15/Y (AOI31X2M)                            0.61       5.81 r
  U0_TX/U_FSM/U14/Y (INVX2M)                              0.27       6.08 f
  U0_TX/U_FSM/current_state_reg[1]/D (SDFFRX1M)           0.00       6.08 f
  data arrival time                                                  6.08

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_TX/U_FSM/current_state_reg[1]/CK (SDFFRX1M)          0.00    8680.34 r
  library setup time                                     -0.46    8679.88
  data required time                                              8679.88
  --------------------------------------------------------------------------
  data required time                                              8679.88
  data arrival time                                                 -6.08
  --------------------------------------------------------------------------
  slack (MET)                                                     8673.80


  Startpoint: U0_TX/U_PARITY_CALC/par_data_reg[6]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_TX/U_PARITY_CALC/par_bit_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_TX/U_PARITY_CALC/par_data_reg[6]/CK (SDFFRX1M)       0.00       0.00 r
  U0_TX/U_PARITY_CALC/par_data_reg[6]/Q (SDFFRX1M)        0.91       0.91 r
  U0_TX/U_PARITY_CALC/U11/Y (CLKXOR2X2M)                  0.63       1.53 f
  U0_TX/U_PARITY_CALC/U10/Y (XOR3XLM)                     0.72       2.25 r
  U0_TX/U_PARITY_CALC/U8/Y (XOR3XLM)                      0.84       3.09 f
  U0_TX/U_PARITY_CALC/U6/Y (OAI2BB2X1M)                   0.74       3.83 r
  U0_TX/U_PARITY_CALC/par_bit_reg/D (SDFFRX1M)            0.00       3.83 r
  data arrival time                                                  3.83

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_TX/U_PARITY_CALC/par_bit_reg/CK (SDFFRX1M)           0.00    8680.34 r
  library setup time                                     -0.39    8679.96
  data required time                                              8679.96
  --------------------------------------------------------------------------
  data required time                                              8679.96
  data arrival time                                                 -3.83
  --------------------------------------------------------------------------
  slack (MET)                                                     8676.13


  Startpoint: U0_TX/U_FSM/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_TX/U_FSM/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_TX/U_FSM/current_state_reg[0]/CK (SDFFRX1M)          0.00       0.00 r
  U0_TX/U_FSM/current_state_reg[0]/Q (SDFFRX1M)           0.62       0.62 f
  U0_TX/U_FSM/U24/Y (INVXLM)                              0.53       1.15 r
  U0_TX/U_FSM/U27/Y (INVX2M)                              0.49       1.64 f
  U0_TX/U_FSM/current_state_reg[1]/SI (SDFFRX1M)          0.00       1.64 f
  data arrival time                                                  1.64

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_TX/U_FSM/current_state_reg[1]/CK (SDFFRX1M)          0.00    8680.34 r
  library setup time                                     -0.62    8679.72
  data required time                                              8679.72
  --------------------------------------------------------------------------
  data required time                                              8679.72
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.08


1
