import "primitives/core.futil";

component main() -> () {
    cells {
      @external cond = std_mem_d1(1, 1, 1);
      @external m = std_mem_d1(32, 1, 1);
      add = std_add(32);
      r = std_reg(1);
      read_cond_reg = std_reg(1);
    }
    wires {
        group one {
            add.left = m.read_data;
            add.right = 32'd1;
            m.write_data = add.out;
            m.addr0 = 1'd0;
            m.write_en = 1'd1;
            one[done] = m.done;
        }
        group four<"static"=4> {
            four[done] = r.out;
        }
        group read_cond {
            cond.addr0 = 1'd0;
            read_cond_reg.write_en = 1'd1; 
            read_cond_reg.in = cond.read_data;
            read_cond[done] = read_cond_reg.done; 
        }
       
    }
    control {
        read_cond; 
        if read_cond_reg.out {
            four;
        } else {
            one;
        }
    }
}