Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Sat Mar 18 17:29:03 2017
| Host         : Luke-laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file vgademo4_all_top_timing_summary_routed.rpt -rpx vgademo4_all_top_timing_summary_routed.rpx
| Design       : vgademo4_all_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.15 2016-08-17
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 33 register/latch pins with no clock driven by root clock pin: clk_100MHz (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GL/MinotaurSlide/clk_80Hz_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: GL/TheseusSlide/clk_80Hz_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: clk25k/clk25kHz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 165 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     31.494        0.000                      0                  251        0.178        0.000                      0                  251        3.000        0.000                       0                   134  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
c1/inst/clk_in1       {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
c1/inst/clk_in1                                                                                                                                                         3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       31.494        0.000                      0                  251        0.178        0.000                      0                  251       19.500        0.000                       0                   130  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  c1/inst/clk_in1
  To Clock:  c1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         c1/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { c1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.494ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.494ns  (required time - arrival time)
  Source:                 GL/th_map_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GL/mi_map_x_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.884ns  (logic 1.575ns (19.978%)  route 6.309ns (80.022%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 41.440 - 40.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  c1/inst/clkout1_buf/O
                         net (fo=128, routed)         1.560     1.560    GL/clk_out1
    SLICE_X34Y12         FDRE                                         r  GL/th_map_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y12         FDRE (Prop_fdre_C_Q)         0.478     2.038 r  GL/th_map_x_reg[2]/Q
                         net (fo=27, routed)          2.557     4.595    GL/TheseusSlide/th_map_x_reg[3][2]
    SLICE_X7Y17          LUT6 (Prop_lut6_I2_O)        0.301     4.896 r  GL/TheseusSlide/i__carry_i_5/O
                         net (fo=1, routed)           0.689     5.585    GL/TheseusSlide/i__carry_i_5_n_0
    SLICE_X7Y16          LUT6 (Prop_lut6_I0_O)        0.124     5.709 r  GL/TheseusSlide/i__carry_i_2/O
                         net (fo=1, routed)           0.000     5.709    GL/TheseusSlide/i__carry_i_2_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.107 r  GL/TheseusSlide/complete1_inferred__0/i__carry/CO[3]
                         net (fo=2, routed)           1.684     7.791    GL/MinotaurSlide/now_px_X_reg[9]_0[0]
    SLICE_X30Y11         LUT4 (Prop_lut4_I3_O)        0.124     7.915 r  GL/MinotaurSlide/th_map_x[3]_i_4/O
                         net (fo=8, routed)           0.899     8.814    GL/MinotaurSlide/th_map_x[3]_i_4_n_0
    SLICE_X36Y11         LUT4 (Prop_lut4_I1_O)        0.150     8.964 r  GL/MinotaurSlide/mi_map_x[3]_i_1/O
                         net (fo=4, routed)           0.480     9.444    GL/MinotaurSlide_n_9
    SLICE_X36Y13         FDRE                                         r  GL/mi_map_x_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    41.457    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  c1/inst/clkout1_buf/O
                         net (fo=128, routed)         1.440    41.440    GL/clk_out1
    SLICE_X36Y13         FDRE                                         r  GL/mi_map_x_reg[0]/C
                         clock pessimism              0.008    41.448    
                         clock uncertainty           -0.098    41.351    
    SLICE_X36Y13         FDRE (Setup_fdre_C_CE)      -0.413    40.938    GL/mi_map_x_reg[0]
  -------------------------------------------------------------------
                         required time                         40.938    
                         arrival time                          -9.444    
  -------------------------------------------------------------------
                         slack                                 31.494    

Slack (MET) :             31.494ns  (required time - arrival time)
  Source:                 GL/th_map_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GL/mi_map_x_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.884ns  (logic 1.575ns (19.978%)  route 6.309ns (80.022%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 41.440 - 40.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  c1/inst/clkout1_buf/O
                         net (fo=128, routed)         1.560     1.560    GL/clk_out1
    SLICE_X34Y12         FDRE                                         r  GL/th_map_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y12         FDRE (Prop_fdre_C_Q)         0.478     2.038 r  GL/th_map_x_reg[2]/Q
                         net (fo=27, routed)          2.557     4.595    GL/TheseusSlide/th_map_x_reg[3][2]
    SLICE_X7Y17          LUT6 (Prop_lut6_I2_O)        0.301     4.896 r  GL/TheseusSlide/i__carry_i_5/O
                         net (fo=1, routed)           0.689     5.585    GL/TheseusSlide/i__carry_i_5_n_0
    SLICE_X7Y16          LUT6 (Prop_lut6_I0_O)        0.124     5.709 r  GL/TheseusSlide/i__carry_i_2/O
                         net (fo=1, routed)           0.000     5.709    GL/TheseusSlide/i__carry_i_2_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.107 r  GL/TheseusSlide/complete1_inferred__0/i__carry/CO[3]
                         net (fo=2, routed)           1.684     7.791    GL/MinotaurSlide/now_px_X_reg[9]_0[0]
    SLICE_X30Y11         LUT4 (Prop_lut4_I3_O)        0.124     7.915 r  GL/MinotaurSlide/th_map_x[3]_i_4/O
                         net (fo=8, routed)           0.899     8.814    GL/MinotaurSlide/th_map_x[3]_i_4_n_0
    SLICE_X36Y11         LUT4 (Prop_lut4_I1_O)        0.150     8.964 r  GL/MinotaurSlide/mi_map_x[3]_i_1/O
                         net (fo=4, routed)           0.480     9.444    GL/MinotaurSlide_n_9
    SLICE_X36Y13         FDRE                                         r  GL/mi_map_x_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    41.457    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  c1/inst/clkout1_buf/O
                         net (fo=128, routed)         1.440    41.440    GL/clk_out1
    SLICE_X36Y13         FDRE                                         r  GL/mi_map_x_reg[1]/C
                         clock pessimism              0.008    41.448    
                         clock uncertainty           -0.098    41.351    
    SLICE_X36Y13         FDRE (Setup_fdre_C_CE)      -0.413    40.938    GL/mi_map_x_reg[1]
  -------------------------------------------------------------------
                         required time                         40.938    
                         arrival time                          -9.444    
  -------------------------------------------------------------------
                         slack                                 31.494    

Slack (MET) :             31.494ns  (required time - arrival time)
  Source:                 GL/th_map_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GL/mi_map_x_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.884ns  (logic 1.575ns (19.978%)  route 6.309ns (80.022%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 41.440 - 40.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  c1/inst/clkout1_buf/O
                         net (fo=128, routed)         1.560     1.560    GL/clk_out1
    SLICE_X34Y12         FDRE                                         r  GL/th_map_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y12         FDRE (Prop_fdre_C_Q)         0.478     2.038 r  GL/th_map_x_reg[2]/Q
                         net (fo=27, routed)          2.557     4.595    GL/TheseusSlide/th_map_x_reg[3][2]
    SLICE_X7Y17          LUT6 (Prop_lut6_I2_O)        0.301     4.896 r  GL/TheseusSlide/i__carry_i_5/O
                         net (fo=1, routed)           0.689     5.585    GL/TheseusSlide/i__carry_i_5_n_0
    SLICE_X7Y16          LUT6 (Prop_lut6_I0_O)        0.124     5.709 r  GL/TheseusSlide/i__carry_i_2/O
                         net (fo=1, routed)           0.000     5.709    GL/TheseusSlide/i__carry_i_2_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.107 r  GL/TheseusSlide/complete1_inferred__0/i__carry/CO[3]
                         net (fo=2, routed)           1.684     7.791    GL/MinotaurSlide/now_px_X_reg[9]_0[0]
    SLICE_X30Y11         LUT4 (Prop_lut4_I3_O)        0.124     7.915 r  GL/MinotaurSlide/th_map_x[3]_i_4/O
                         net (fo=8, routed)           0.899     8.814    GL/MinotaurSlide/th_map_x[3]_i_4_n_0
    SLICE_X36Y11         LUT4 (Prop_lut4_I1_O)        0.150     8.964 r  GL/MinotaurSlide/mi_map_x[3]_i_1/O
                         net (fo=4, routed)           0.480     9.444    GL/MinotaurSlide_n_9
    SLICE_X36Y13         FDRE                                         r  GL/mi_map_x_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    41.457    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  c1/inst/clkout1_buf/O
                         net (fo=128, routed)         1.440    41.440    GL/clk_out1
    SLICE_X36Y13         FDRE                                         r  GL/mi_map_x_reg[2]/C
                         clock pessimism              0.008    41.448    
                         clock uncertainty           -0.098    41.351    
    SLICE_X36Y13         FDRE (Setup_fdre_C_CE)      -0.413    40.938    GL/mi_map_x_reg[2]
  -------------------------------------------------------------------
                         required time                         40.938    
                         arrival time                          -9.444    
  -------------------------------------------------------------------
                         slack                                 31.494    

Slack (MET) :             31.494ns  (required time - arrival time)
  Source:                 GL/th_map_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GL/mi_map_x_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.884ns  (logic 1.575ns (19.978%)  route 6.309ns (80.022%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 41.440 - 40.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  c1/inst/clkout1_buf/O
                         net (fo=128, routed)         1.560     1.560    GL/clk_out1
    SLICE_X34Y12         FDRE                                         r  GL/th_map_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y12         FDRE (Prop_fdre_C_Q)         0.478     2.038 r  GL/th_map_x_reg[2]/Q
                         net (fo=27, routed)          2.557     4.595    GL/TheseusSlide/th_map_x_reg[3][2]
    SLICE_X7Y17          LUT6 (Prop_lut6_I2_O)        0.301     4.896 r  GL/TheseusSlide/i__carry_i_5/O
                         net (fo=1, routed)           0.689     5.585    GL/TheseusSlide/i__carry_i_5_n_0
    SLICE_X7Y16          LUT6 (Prop_lut6_I0_O)        0.124     5.709 r  GL/TheseusSlide/i__carry_i_2/O
                         net (fo=1, routed)           0.000     5.709    GL/TheseusSlide/i__carry_i_2_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.107 r  GL/TheseusSlide/complete1_inferred__0/i__carry/CO[3]
                         net (fo=2, routed)           1.684     7.791    GL/MinotaurSlide/now_px_X_reg[9]_0[0]
    SLICE_X30Y11         LUT4 (Prop_lut4_I3_O)        0.124     7.915 r  GL/MinotaurSlide/th_map_x[3]_i_4/O
                         net (fo=8, routed)           0.899     8.814    GL/MinotaurSlide/th_map_x[3]_i_4_n_0
    SLICE_X36Y11         LUT4 (Prop_lut4_I1_O)        0.150     8.964 r  GL/MinotaurSlide/mi_map_x[3]_i_1/O
                         net (fo=4, routed)           0.480     9.444    GL/MinotaurSlide_n_9
    SLICE_X36Y13         FDRE                                         r  GL/mi_map_x_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    41.457    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  c1/inst/clkout1_buf/O
                         net (fo=128, routed)         1.440    41.440    GL/clk_out1
    SLICE_X36Y13         FDRE                                         r  GL/mi_map_x_reg[3]/C
                         clock pessimism              0.008    41.448    
                         clock uncertainty           -0.098    41.351    
    SLICE_X36Y13         FDRE (Setup_fdre_C_CE)      -0.413    40.938    GL/mi_map_x_reg[3]
  -------------------------------------------------------------------
                         required time                         40.938    
                         arrival time                          -9.444    
  -------------------------------------------------------------------
                         slack                                 31.494    

Slack (MET) :             31.876ns  (required time - arrival time)
  Source:                 GL/th_map_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GL/th_map_x_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.857ns  (logic 1.549ns (19.715%)  route 6.308ns (80.285%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 41.440 - 40.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  c1/inst/clkout1_buf/O
                         net (fo=128, routed)         1.560     1.560    GL/clk_out1
    SLICE_X34Y12         FDRE                                         r  GL/th_map_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y12         FDRE (Prop_fdre_C_Q)         0.478     2.038 r  GL/th_map_x_reg[2]/Q
                         net (fo=27, routed)          2.557     4.595    GL/TheseusSlide/th_map_x_reg[3][2]
    SLICE_X7Y17          LUT6 (Prop_lut6_I2_O)        0.301     4.896 r  GL/TheseusSlide/i__carry_i_5/O
                         net (fo=1, routed)           0.689     5.585    GL/TheseusSlide/i__carry_i_5_n_0
    SLICE_X7Y16          LUT6 (Prop_lut6_I0_O)        0.124     5.709 r  GL/TheseusSlide/i__carry_i_2/O
                         net (fo=1, routed)           0.000     5.709    GL/TheseusSlide/i__carry_i_2_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.107 r  GL/TheseusSlide/complete1_inferred__0/i__carry/CO[3]
                         net (fo=2, routed)           1.684     7.791    GL/MinotaurSlide/now_px_X_reg[9]_0[0]
    SLICE_X30Y11         LUT4 (Prop_lut4_I3_O)        0.124     7.915 r  GL/MinotaurSlide/th_map_x[3]_i_4/O
                         net (fo=8, routed)           0.899     8.814    GL/MinotaurSlide/th_map_x[3]_i_4_n_0
    SLICE_X36Y11         LUT4 (Prop_lut4_I2_O)        0.124     8.938 r  GL/MinotaurSlide/th_map_x[3]_i_1/O
                         net (fo=4, routed)           0.480     9.417    GL/MinotaurSlide_n_8
    SLICE_X34Y12         FDRE                                         r  GL/th_map_x_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    41.457    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  c1/inst/clkout1_buf/O
                         net (fo=128, routed)         1.440    41.440    GL/clk_out1
    SLICE_X34Y12         FDRE                                         r  GL/th_map_x_reg[0]/C
                         clock pessimism              0.120    41.560    
                         clock uncertainty           -0.098    41.463    
    SLICE_X34Y12         FDRE (Setup_fdre_C_CE)      -0.169    41.294    GL/th_map_x_reg[0]
  -------------------------------------------------------------------
                         required time                         41.294    
                         arrival time                          -9.417    
  -------------------------------------------------------------------
                         slack                                 31.876    

Slack (MET) :             31.876ns  (required time - arrival time)
  Source:                 GL/th_map_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GL/th_map_x_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.857ns  (logic 1.549ns (19.715%)  route 6.308ns (80.285%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 41.440 - 40.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  c1/inst/clkout1_buf/O
                         net (fo=128, routed)         1.560     1.560    GL/clk_out1
    SLICE_X34Y12         FDRE                                         r  GL/th_map_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y12         FDRE (Prop_fdre_C_Q)         0.478     2.038 r  GL/th_map_x_reg[2]/Q
                         net (fo=27, routed)          2.557     4.595    GL/TheseusSlide/th_map_x_reg[3][2]
    SLICE_X7Y17          LUT6 (Prop_lut6_I2_O)        0.301     4.896 r  GL/TheseusSlide/i__carry_i_5/O
                         net (fo=1, routed)           0.689     5.585    GL/TheseusSlide/i__carry_i_5_n_0
    SLICE_X7Y16          LUT6 (Prop_lut6_I0_O)        0.124     5.709 r  GL/TheseusSlide/i__carry_i_2/O
                         net (fo=1, routed)           0.000     5.709    GL/TheseusSlide/i__carry_i_2_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.107 r  GL/TheseusSlide/complete1_inferred__0/i__carry/CO[3]
                         net (fo=2, routed)           1.684     7.791    GL/MinotaurSlide/now_px_X_reg[9]_0[0]
    SLICE_X30Y11         LUT4 (Prop_lut4_I3_O)        0.124     7.915 r  GL/MinotaurSlide/th_map_x[3]_i_4/O
                         net (fo=8, routed)           0.899     8.814    GL/MinotaurSlide/th_map_x[3]_i_4_n_0
    SLICE_X36Y11         LUT4 (Prop_lut4_I2_O)        0.124     8.938 r  GL/MinotaurSlide/th_map_x[3]_i_1/O
                         net (fo=4, routed)           0.480     9.417    GL/MinotaurSlide_n_8
    SLICE_X34Y12         FDRE                                         r  GL/th_map_x_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    41.457    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  c1/inst/clkout1_buf/O
                         net (fo=128, routed)         1.440    41.440    GL/clk_out1
    SLICE_X34Y12         FDRE                                         r  GL/th_map_x_reg[1]/C
                         clock pessimism              0.120    41.560    
                         clock uncertainty           -0.098    41.463    
    SLICE_X34Y12         FDRE (Setup_fdre_C_CE)      -0.169    41.294    GL/th_map_x_reg[1]
  -------------------------------------------------------------------
                         required time                         41.294    
                         arrival time                          -9.417    
  -------------------------------------------------------------------
                         slack                                 31.876    

Slack (MET) :             31.876ns  (required time - arrival time)
  Source:                 GL/th_map_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GL/th_map_x_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.857ns  (logic 1.549ns (19.715%)  route 6.308ns (80.285%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 41.440 - 40.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  c1/inst/clkout1_buf/O
                         net (fo=128, routed)         1.560     1.560    GL/clk_out1
    SLICE_X34Y12         FDRE                                         r  GL/th_map_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y12         FDRE (Prop_fdre_C_Q)         0.478     2.038 r  GL/th_map_x_reg[2]/Q
                         net (fo=27, routed)          2.557     4.595    GL/TheseusSlide/th_map_x_reg[3][2]
    SLICE_X7Y17          LUT6 (Prop_lut6_I2_O)        0.301     4.896 r  GL/TheseusSlide/i__carry_i_5/O
                         net (fo=1, routed)           0.689     5.585    GL/TheseusSlide/i__carry_i_5_n_0
    SLICE_X7Y16          LUT6 (Prop_lut6_I0_O)        0.124     5.709 r  GL/TheseusSlide/i__carry_i_2/O
                         net (fo=1, routed)           0.000     5.709    GL/TheseusSlide/i__carry_i_2_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.107 r  GL/TheseusSlide/complete1_inferred__0/i__carry/CO[3]
                         net (fo=2, routed)           1.684     7.791    GL/MinotaurSlide/now_px_X_reg[9]_0[0]
    SLICE_X30Y11         LUT4 (Prop_lut4_I3_O)        0.124     7.915 r  GL/MinotaurSlide/th_map_x[3]_i_4/O
                         net (fo=8, routed)           0.899     8.814    GL/MinotaurSlide/th_map_x[3]_i_4_n_0
    SLICE_X36Y11         LUT4 (Prop_lut4_I2_O)        0.124     8.938 r  GL/MinotaurSlide/th_map_x[3]_i_1/O
                         net (fo=4, routed)           0.480     9.417    GL/MinotaurSlide_n_8
    SLICE_X34Y12         FDRE                                         r  GL/th_map_x_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    41.457    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  c1/inst/clkout1_buf/O
                         net (fo=128, routed)         1.440    41.440    GL/clk_out1
    SLICE_X34Y12         FDRE                                         r  GL/th_map_x_reg[2]/C
                         clock pessimism              0.120    41.560    
                         clock uncertainty           -0.098    41.463    
    SLICE_X34Y12         FDRE (Setup_fdre_C_CE)      -0.169    41.294    GL/th_map_x_reg[2]
  -------------------------------------------------------------------
                         required time                         41.294    
                         arrival time                          -9.417    
  -------------------------------------------------------------------
                         slack                                 31.876    

Slack (MET) :             31.876ns  (required time - arrival time)
  Source:                 GL/th_map_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GL/th_map_x_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.857ns  (logic 1.549ns (19.715%)  route 6.308ns (80.285%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 41.440 - 40.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  c1/inst/clkout1_buf/O
                         net (fo=128, routed)         1.560     1.560    GL/clk_out1
    SLICE_X34Y12         FDRE                                         r  GL/th_map_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y12         FDRE (Prop_fdre_C_Q)         0.478     2.038 r  GL/th_map_x_reg[2]/Q
                         net (fo=27, routed)          2.557     4.595    GL/TheseusSlide/th_map_x_reg[3][2]
    SLICE_X7Y17          LUT6 (Prop_lut6_I2_O)        0.301     4.896 r  GL/TheseusSlide/i__carry_i_5/O
                         net (fo=1, routed)           0.689     5.585    GL/TheseusSlide/i__carry_i_5_n_0
    SLICE_X7Y16          LUT6 (Prop_lut6_I0_O)        0.124     5.709 r  GL/TheseusSlide/i__carry_i_2/O
                         net (fo=1, routed)           0.000     5.709    GL/TheseusSlide/i__carry_i_2_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.107 r  GL/TheseusSlide/complete1_inferred__0/i__carry/CO[3]
                         net (fo=2, routed)           1.684     7.791    GL/MinotaurSlide/now_px_X_reg[9]_0[0]
    SLICE_X30Y11         LUT4 (Prop_lut4_I3_O)        0.124     7.915 r  GL/MinotaurSlide/th_map_x[3]_i_4/O
                         net (fo=8, routed)           0.899     8.814    GL/MinotaurSlide/th_map_x[3]_i_4_n_0
    SLICE_X36Y11         LUT4 (Prop_lut4_I2_O)        0.124     8.938 r  GL/MinotaurSlide/th_map_x[3]_i_1/O
                         net (fo=4, routed)           0.480     9.417    GL/MinotaurSlide_n_8
    SLICE_X34Y12         FDRE                                         r  GL/th_map_x_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    41.457    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  c1/inst/clkout1_buf/O
                         net (fo=128, routed)         1.440    41.440    GL/clk_out1
    SLICE_X34Y12         FDRE                                         r  GL/th_map_x_reg[3]/C
                         clock pessimism              0.120    41.560    
                         clock uncertainty           -0.098    41.463    
    SLICE_X34Y12         FDRE (Setup_fdre_C_CE)      -0.169    41.294    GL/th_map_x_reg[3]
  -------------------------------------------------------------------
                         required time                         41.294    
                         arrival time                          -9.417    
  -------------------------------------------------------------------
                         slack                                 31.876    

Slack (MET) :             31.961ns  (required time - arrival time)
  Source:                 GL/th_map_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GL/mi_map_y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.863ns  (logic 1.673ns (21.278%)  route 6.190ns (78.722%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 41.442 - 40.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  c1/inst/clkout1_buf/O
                         net (fo=128, routed)         1.560     1.560    GL/clk_out1
    SLICE_X34Y12         FDRE                                         r  GL/th_map_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y12         FDRE (Prop_fdre_C_Q)         0.478     2.038 r  GL/th_map_x_reg[2]/Q
                         net (fo=27, routed)          2.557     4.595    GL/TheseusSlide/th_map_x_reg[3][2]
    SLICE_X7Y17          LUT6 (Prop_lut6_I2_O)        0.301     4.896 r  GL/TheseusSlide/i__carry_i_5/O
                         net (fo=1, routed)           0.689     5.585    GL/TheseusSlide/i__carry_i_5_n_0
    SLICE_X7Y16          LUT6 (Prop_lut6_I0_O)        0.124     5.709 r  GL/TheseusSlide/i__carry_i_2/O
                         net (fo=1, routed)           0.000     5.709    GL/TheseusSlide/i__carry_i_2_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.107 r  GL/TheseusSlide/complete1_inferred__0/i__carry/CO[3]
                         net (fo=2, routed)           1.684     7.791    GL/MinotaurSlide/now_px_X_reg[9]_0[0]
    SLICE_X30Y11         LUT4 (Prop_lut4_I3_O)        0.124     7.915 r  GL/MinotaurSlide/th_map_x[3]_i_4/O
                         net (fo=8, routed)           0.624     8.539    GL/MinotaurSlide/th_map_x[3]_i_4_n_0
    SLICE_X36Y11         LUT6 (Prop_lut6_I2_O)        0.124     8.663 r  GL/MinotaurSlide/mi_map_y[3]_i_4/O
                         net (fo=4, routed)           0.636     9.299    GL/MinotaurSlide/mi_map_y[3]_i_4_n_0
    SLICE_X37Y11         LUT6 (Prop_lut6_I4_O)        0.124     9.423 r  GL/MinotaurSlide/mi_map_y[2]_i_1/O
                         net (fo=1, routed)           0.000     9.423    GL/MinotaurSlide_n_18
    SLICE_X37Y11         FDRE                                         r  GL/mi_map_y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    41.457    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  c1/inst/clkout1_buf/O
                         net (fo=128, routed)         1.442    41.442    GL/clk_out1
    SLICE_X37Y11         FDRE                                         r  GL/mi_map_y_reg[2]/C
                         clock pessimism              0.008    41.450    
                         clock uncertainty           -0.098    41.353    
    SLICE_X37Y11         FDRE (Setup_fdre_C_D)        0.031    41.384    GL/mi_map_y_reg[2]
  -------------------------------------------------------------------
                         required time                         41.384    
                         arrival time                          -9.423    
  -------------------------------------------------------------------
                         slack                                 31.961    

Slack (MET) :             32.068ns  (required time - arrival time)
  Source:                 GL/th_map_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GL/mi_map_y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.754ns  (logic 1.673ns (21.577%)  route 6.081ns (78.423%))
  Logic Levels:           6  (CARRY4=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 41.442 - 40.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.575     1.575    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  c1/inst/clkout1_buf/O
                         net (fo=128, routed)         1.560     1.560    GL/clk_out1
    SLICE_X34Y12         FDRE                                         r  GL/th_map_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y12         FDRE (Prop_fdre_C_Q)         0.478     2.038 r  GL/th_map_x_reg[2]/Q
                         net (fo=27, routed)          2.557     4.595    GL/TheseusSlide/th_map_x_reg[3][2]
    SLICE_X7Y17          LUT6 (Prop_lut6_I2_O)        0.301     4.896 r  GL/TheseusSlide/i__carry_i_5/O
                         net (fo=1, routed)           0.689     5.585    GL/TheseusSlide/i__carry_i_5_n_0
    SLICE_X7Y16          LUT6 (Prop_lut6_I0_O)        0.124     5.709 r  GL/TheseusSlide/i__carry_i_2/O
                         net (fo=1, routed)           0.000     5.709    GL/TheseusSlide/i__carry_i_2_n_0
    SLICE_X7Y16          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.107 r  GL/TheseusSlide/complete1_inferred__0/i__carry/CO[3]
                         net (fo=2, routed)           1.684     7.791    GL/MinotaurSlide/now_px_X_reg[9]_0[0]
    SLICE_X30Y11         LUT4 (Prop_lut4_I3_O)        0.124     7.915 r  GL/MinotaurSlide/th_map_x[3]_i_4/O
                         net (fo=8, routed)           0.624     8.539    GL/MinotaurSlide/th_map_x[3]_i_4_n_0
    SLICE_X36Y11         LUT6 (Prop_lut6_I2_O)        0.124     8.663 r  GL/MinotaurSlide/mi_map_y[3]_i_4/O
                         net (fo=4, routed)           0.527     9.190    GL/MinotaurSlide/mi_map_y[3]_i_4_n_0
    SLICE_X37Y11         LUT6 (Prop_lut6_I4_O)        0.124     9.314 r  GL/MinotaurSlide/mi_map_y[3]_i_1/O
                         net (fo=1, routed)           0.000     9.314    GL/MinotaurSlide_n_17
    SLICE_X37Y11         FDRE                                         r  GL/mi_map_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000    40.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    41.457    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.000 r  c1/inst/clkout1_buf/O
                         net (fo=128, routed)         1.442    41.442    GL/clk_out1
    SLICE_X37Y11         FDRE                                         r  GL/mi_map_y_reg[3]/C
                         clock pessimism              0.008    41.450    
                         clock uncertainty           -0.098    41.353    
    SLICE_X37Y11         FDRE (Setup_fdre_C_D)        0.029    41.382    GL/mi_map_y_reg[3]
  -------------------------------------------------------------------
                         required time                         41.382    
                         arrival time                          -9.314    
  -------------------------------------------------------------------
                         slack                                 32.068    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 t1/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            t1/INTENSITY_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.269ns (82.743%)  route 0.056ns (17.257%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  c1/inst/clkout1_buf/O
                         net (fo=128, routed)         0.556     0.556    t1/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/clka
    SLICE_X9Y21          FDRE                                         r  t1/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.141     0.697 r  t1/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/mux_a_wire.mux_reg.ce_pri.douta_i_reg[12]/Q
                         net (fo=1, routed)           0.056     0.753    t1/ROM_DATA[12]
    SLICE_X8Y21          LUT6 (Prop_lut6_I5_O)        0.045     0.798 r  t1/INTENSITY_i_7/O
                         net (fo=1, routed)           0.000     0.798    t1/INTENSITY_i_7_n_0
    SLICE_X8Y21          MUXF7 (Prop_muxf7_I1_O)      0.064     0.862 r  t1/INTENSITY_reg_i_3/O
                         net (fo=1, routed)           0.000     0.862    t1/INTENSITY_reg_i_3_n_0
    SLICE_X8Y21          MUXF8 (Prop_muxf8_I1_O)      0.019     0.881 r  t1/INTENSITY_reg_i_1/O
                         net (fo=1, routed)           0.000     0.881    t1/INTENSITY_reg_i_1_n_0
    SLICE_X8Y21          FDRE                                         r  t1/INTENSITY_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  c1/inst/clkout1_buf/O
                         net (fo=128, routed)         0.824     0.824    t1/CLK
    SLICE_X8Y21          FDRE                                         r  t1/INTENSITY_reg/C
                         clock pessimism             -0.255     0.569    
    SLICE_X8Y21          FDRE (Hold_fdre_C_D)         0.134     0.703    t1/INTENSITY_reg
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 GL/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GL/th_map_x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.189ns (48.171%)  route 0.203ns (51.829%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  c1/inst/clkout1_buf/O
                         net (fo=128, routed)         0.560     0.560    GL/clk_out1
    SLICE_X32Y12         FDRE                                         r  GL/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y12         FDRE (Prop_fdre_C_Q)         0.141     0.701 f  GL/state_reg[0]/Q
                         net (fo=17, routed)          0.203     0.904    GL/state[0]
    SLICE_X34Y12         LUT5 (Prop_lut5_I4_O)        0.048     0.952 r  GL/th_map_x[2]_i_1/O
                         net (fo=1, routed)           0.000     0.952    GL/th_map_x[2]_i_1_n_0
    SLICE_X34Y12         FDRE                                         r  GL/th_map_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  c1/inst/clkout1_buf/O
                         net (fo=128, routed)         0.827     0.827    GL/clk_out1
    SLICE_X34Y12         FDRE                                         r  GL/th_map_x_reg[2]/C
                         clock pessimism             -0.234     0.593    
    SLICE_X34Y12         FDRE (Hold_fdre_C_D)         0.131     0.724    GL/th_map_x_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.724    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 GL/th_map_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GL/mi_map_y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.231ns (39.366%)  route 0.356ns (60.634%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  c1/inst/clkout1_buf/O
                         net (fo=128, routed)         0.561     0.561    GL/clk_out1
    SLICE_X33Y11         FDRE                                         r  GL/th_map_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDRE (Prop_fdre_C_Q)         0.141     0.702 f  GL/th_map_y_reg[3]/Q
                         net (fo=19, routed)          0.217     0.918    GL/th_map_y_reg_n_0_[3]
    SLICE_X34Y11         LUT5 (Prop_lut5_I3_O)        0.045     0.963 r  GL/mi_map_y[3]_i_3/O
                         net (fo=4, routed)           0.139     1.102    GL/MinotaurSlide/mi_map_y_reg[2]_4
    SLICE_X37Y11         LUT6 (Prop_lut6_I2_O)        0.045     1.147 r  GL/MinotaurSlide/mi_map_y[2]_i_1/O
                         net (fo=1, routed)           0.000     1.147    GL/MinotaurSlide_n_18
    SLICE_X37Y11         FDRE                                         r  GL/mi_map_y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  c1/inst/clkout1_buf/O
                         net (fo=128, routed)         0.830     0.830    GL/clk_out1
    SLICE_X37Y11         FDRE                                         r  GL/mi_map_y_reg[2]/C
                         clock pessimism             -0.005     0.825    
    SLICE_X37Y11         FDRE (Hold_fdre_C_D)         0.092     0.917    GL/mi_map_y_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.917    
                         arrival time                           1.147    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 GL/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GL/th_map_x_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.186ns (48.268%)  route 0.199ns (51.732%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  c1/inst/clkout1_buf/O
                         net (fo=128, routed)         0.560     0.560    GL/clk_out1
    SLICE_X32Y12         FDRE                                         r  GL/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y12         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  GL/state_reg[0]/Q
                         net (fo=17, routed)          0.199     0.900    GL/state[0]
    SLICE_X34Y12         LUT2 (Prop_lut2_I0_O)        0.045     0.945 r  GL/th_map_x[0]_i_1/O
                         net (fo=1, routed)           0.000     0.945    GL/th_map_x[0]_i_1_n_0
    SLICE_X34Y12         FDRE                                         r  GL/th_map_x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  c1/inst/clkout1_buf/O
                         net (fo=128, routed)         0.827     0.827    GL/clk_out1
    SLICE_X34Y12         FDRE                                         r  GL/th_map_x_reg[0]/C
                         clock pessimism             -0.234     0.593    
    SLICE_X34Y12         FDRE (Hold_fdre_C_D)         0.120     0.713    GL/th_map_x_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.713    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 GL/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GL/th_map_x_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.772%)  route 0.203ns (52.228%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  c1/inst/clkout1_buf/O
                         net (fo=128, routed)         0.560     0.560    GL/clk_out1
    SLICE_X32Y12         FDRE                                         r  GL/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y12         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  GL/state_reg[0]/Q
                         net (fo=17, routed)          0.203     0.904    GL/state[0]
    SLICE_X34Y12         LUT4 (Prop_lut4_I0_O)        0.045     0.949 r  GL/th_map_x[1]_i_1/O
                         net (fo=1, routed)           0.000     0.949    GL/th_map_x[1]_i_1_n_0
    SLICE_X34Y12         FDRE                                         r  GL/th_map_x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  c1/inst/clkout1_buf/O
                         net (fo=128, routed)         0.827     0.827    GL/clk_out1
    SLICE_X34Y12         FDRE                                         r  GL/th_map_x_reg[1]/C
                         clock pessimism             -0.234     0.593    
    SLICE_X34Y12         FDRE (Hold_fdre_C_D)         0.121     0.714    GL/th_map_x_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.714    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 GL/mi_map_x_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GL/mi_map_x_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.227ns (67.356%)  route 0.110ns (32.644%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  c1/inst/clkout1_buf/O
                         net (fo=128, routed)         0.559     0.559    GL/clk_out1
    SLICE_X36Y13         FDRE                                         r  GL/mi_map_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y13         FDRE (Prop_fdre_C_Q)         0.128     0.687 r  GL/mi_map_x_reg[2]/Q
                         net (fo=28, routed)          0.110     0.797    GL/mi_map_x_reg_n_0_[2]
    SLICE_X36Y13         LUT6 (Prop_lut6_I4_O)        0.099     0.896 r  GL/mi_map_x[3]_i_2/O
                         net (fo=1, routed)           0.000     0.896    GL/mi_map_x[3]_i_2_n_0
    SLICE_X36Y13         FDRE                                         r  GL/mi_map_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  c1/inst/clkout1_buf/O
                         net (fo=128, routed)         0.827     0.827    GL/clk_out1
    SLICE_X36Y13         FDRE                                         r  GL/mi_map_x_reg[3]/C
                         clock pessimism             -0.268     0.559    
    SLICE_X36Y13         FDRE (Hold_fdre_C_D)         0.092     0.651    GL/mi_map_x_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 v1/vcounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            v1/vcounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.701%)  route 0.167ns (47.299%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  c1/inst/clkout1_buf/O
                         net (fo=128, routed)         0.592     0.592    v1/CLK
    SLICE_X5Y9           FDRE                                         r  v1/vcounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.141     0.733 r  v1/vcounter_reg[4]/Q
                         net (fo=33, routed)          0.167     0.900    v1/vcount[4]
    SLICE_X5Y11          LUT6 (Prop_lut6_I0_O)        0.045     0.945 r  v1/vcounter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.945    v1/plusOp__0[5]
    SLICE_X5Y11          FDRE                                         r  v1/vcounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  c1/inst/clkout1_buf/O
                         net (fo=128, routed)         0.862     0.862    v1/CLK
    SLICE_X5Y11          FDRE                                         r  v1/vcounter_reg[5]/C
                         clock pessimism             -0.255     0.607    
    SLICE_X5Y11          FDRE (Hold_fdre_C_D)         0.092     0.699    v1/vcounter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 GL/MinotaurSlide/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GL/MinotaurSlide/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  c1/inst/clkout1_buf/O
                         net (fo=128, routed)         0.556     0.556    GL/MinotaurSlide/clk_out1
    SLICE_X11Y21         FDRE                                         r  GL/MinotaurSlide/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  GL/MinotaurSlide/cnt_reg[11]/Q
                         net (fo=2, routed)           0.119     0.816    GL/MinotaurSlide/cnt_reg[11]
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.924 r  GL/MinotaurSlide/cnt_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.924    GL/MinotaurSlide/cnt_reg[8]_i_1__0_n_4
    SLICE_X11Y21         FDRE                                         r  GL/MinotaurSlide/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  c1/inst/clkout1_buf/O
                         net (fo=128, routed)         0.824     0.824    GL/MinotaurSlide/clk_out1
    SLICE_X11Y21         FDRE                                         r  GL/MinotaurSlide/cnt_reg[11]/C
                         clock pessimism             -0.268     0.556    
    SLICE_X11Y21         FDRE (Hold_fdre_C_D)         0.105     0.661    GL/MinotaurSlide/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 GL/MinotaurSlide/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GL/MinotaurSlide/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  c1/inst/clkout1_buf/O
                         net (fo=128, routed)         0.556     0.556    GL/MinotaurSlide/clk_out1
    SLICE_X11Y22         FDRE                                         r  GL/MinotaurSlide/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y22         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  GL/MinotaurSlide/cnt_reg[15]/Q
                         net (fo=2, routed)           0.119     0.816    GL/MinotaurSlide/cnt_reg[15]
    SLICE_X11Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.924 r  GL/MinotaurSlide/cnt_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.924    GL/MinotaurSlide/cnt_reg[12]_i_1__0_n_4
    SLICE_X11Y22         FDRE                                         r  GL/MinotaurSlide/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  c1/inst/clkout1_buf/O
                         net (fo=128, routed)         0.823     0.823    GL/MinotaurSlide/clk_out1
    SLICE_X11Y22         FDRE                                         r  GL/MinotaurSlide/cnt_reg[15]/C
                         clock pessimism             -0.267     0.556    
    SLICE_X11Y22         FDRE (Hold_fdre_C_D)         0.105     0.661    GL/MinotaurSlide/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.661    
                         arrival time                           0.924    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 GL/MinotaurSlide/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            GL/MinotaurSlide/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.549     0.549    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  c1/inst/clkout1_buf/O
                         net (fo=128, routed)         0.557     0.557    GL/MinotaurSlide/clk_out1
    SLICE_X11Y20         FDRE                                         r  GL/MinotaurSlide/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  GL/MinotaurSlide/cnt_reg[7]/Q
                         net (fo=2, routed)           0.119     0.817    GL/MinotaurSlide/cnt_reg[7]
    SLICE_X11Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.925 r  GL/MinotaurSlide/cnt_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.925    GL/MinotaurSlide/cnt_reg[4]_i_1__0_n_4
    SLICE_X11Y20         FDRE                                         r  GL/MinotaurSlide/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_100MHz_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.817     0.817    c1/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  c1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    c1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  c1/inst/clkout1_buf/O
                         net (fo=128, routed)         0.825     0.825    GL/MinotaurSlide/clk_out1
    SLICE_X11Y20         FDRE                                         r  GL/MinotaurSlide/cnt_reg[7]/C
                         clock pessimism             -0.268     0.557    
    SLICE_X11Y20         FDRE (Hold_fdre_C_D)         0.105     0.662    GL/MinotaurSlide/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           0.925    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { c1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X1Y4      GL/MinotaurWallsY/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X1Y4      GL/MinotaurWallsY/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X1Y5      GL/TheseusWallsY/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X1Y5      GL/TheseusWallsY/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y4      GL/TheseusWallsX/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y4      GL/TheseusWallsX/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X1Y6      GL/MinotaurWallsX/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X1Y6      GL/MinotaurWallsX/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y8      t1/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y8      t1/my_rom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y19      GL/TheseusSlide/clk_80Hz_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X0Y21      v1/VS_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y11      v1/blank_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y17      GL/TheseusSlide/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y17      GL/TheseusSlide/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y8      GL/btn_l_last_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y11     GL/mi_map_y_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y11     GL/mi_map_y_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y11     GL/mi_map_y_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X37Y11     GL/mi_map_y_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y11      v1/blank_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y19     GL/MinotaurSlide/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y22     GL/MinotaurSlide/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y22     GL/MinotaurSlide/cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y22     GL/MinotaurSlide/cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y22     GL/MinotaurSlide/cnt_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y19     t1/col1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y19     t1/col1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y19     t1/col2_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y19     GL/MinotaurSlide/cnt_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { c1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    c1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  c1/inst/mmcm_adv_inst/CLKFBOUT



