static void F_1 ( void )\r\n{\r\nint V_1 = 0 ;\r\nint V_2 = 0 ;\r\nif ( V_3 & V_4 )\r\nV_1 = 1 ;\r\nelse if ( V_3 & V_5 )\r\nV_2 = 1 ;\r\nF_2 ( V_6 , V_2 ) ;\r\nF_2 ( V_7 , V_1 ) ;\r\n}\r\nvoid F_3 ( T_1 V_8 )\r\n{\r\nunsigned long V_9 ;\r\nT_2 V_10 ;\r\nF_4 ( V_9 ) ;\r\nif ( ! ( V_11 & V_12 ) && V_8 != V_13 )\r\ngoto V_14;\r\nV_10 = V_3 ;\r\nswitch ( V_8 ) {\r\ncase V_13 :\r\nV_11 |= V_12 ;\r\nV_3 = 0 ;\r\nV_10 = ~ 0 ;\r\nbreak;\r\ncase V_15 :\r\ncase V_16 :\r\nV_11 &= ~ V_12 ;\r\nV_3 = 0 ;\r\nbreak;\r\ncase V_17 :\r\nV_11 |= V_18 ;\r\nV_3 = 0 ;\r\nV_10 = ~ 0 ;\r\nbreak;\r\ncase V_19 :\r\nV_11 &= ~ V_18 ;\r\nV_3 = 0 ;\r\nbreak;\r\n#ifdef F_5\r\ncase V_20 :\r\nV_3 ^= V_4 ;\r\nF_1 () ;\r\nbreak;\r\ncase V_21 :\r\nV_3 &= ~ V_5 ;\r\nF_1 () ;\r\nbreak;\r\ncase V_22 :\r\nV_3 |= V_5 ;\r\nF_1 () ;\r\nbreak;\r\n#endif\r\ndefault:\r\nbreak;\r\n}\r\nV_10 ^= V_3 ;\r\nV_14:\r\nF_6 ( V_9 ) ;\r\n}
