// Seed: 318526480
module module_0 (
    input id_0,
    input logic id_1,
    input logic id_2,
    input logic id_3,
    input id_4,
    output id_5
    , id_6
);
  assign id_5 = 1 ? id_4 : id_6 ? 1 : id_1 <= 1;
  always #id_7 id_7 <= id_6;
  logic id_8;
  type_13(
      id_3, 1, id_3
  );
endmodule
