Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (lin64) Build 1682563 Mon Oct 10 19:07:26 MDT 2016
| Date         : Wed Dec  7 01:04:47 2016
| Host         : Leviathan running 64-bit Arch Linux
| Command      : report_methodology -file unity_wrapper_methodology_drc_routed.rpt -rpx unity_wrapper_methodology_drc_routed.rpx
| Design       : unity_wrapper
| Device       : xc7z010clg225-1
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 1095
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-16 | Warning  | Large setup violation         | 1000       |
| TIMING-17 | Warning  | Non-clocked sequential cell   | 72         |
| TIMING-18 | Warning  | Missing input or output delay | 23         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.006 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[31]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[0][31]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.022 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_STARTUP_0/U0/counter_reg[1]/C (clocked by clk_fpga_1) and unity_i/BLDC_MOTOR_CONTROL/BLDC_STARTUP_0/U0/counter_reg[21]/R (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.022 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_STARTUP_0/U0/counter_reg[1]/C (clocked by clk_fpga_1) and unity_i/BLDC_MOTOR_CONTROL/BLDC_STARTUP_0/U0/counter_reg[22]/R (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.022 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_STARTUP_0/U0/counter_reg[1]/C (clocked by clk_fpga_1) and unity_i/BLDC_MOTOR_CONTROL/BLDC_STARTUP_0/U0/counter_reg[23]/R (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.022 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_STARTUP_0/U0/counter_reg[1]/C (clocked by clk_fpga_1) and unity_i/BLDC_MOTOR_CONTROL/BLDC_STARTUP_0/U0/counter_reg[24]/R (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.048 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[22]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[113][22]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.088 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_STARTUP_0/U0/period_reg[5]/C (clocked by clk_fpga_1) and unity_i/BLDC_MOTOR_CONTROL/BLDC_STARTUP_0/U0/period_reg[24]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.088 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_STARTUP_0/U0/period_reg[5]/C (clocked by clk_fpga_1) and unity_i/BLDC_MOTOR_CONTROL/BLDC_STARTUP_0/U0/period_reg[25]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.088 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_STARTUP_0/U0/period_reg[5]/C (clocked by clk_fpga_1) and unity_i/BLDC_MOTOR_CONTROL/BLDC_STARTUP_0/U0/period_reg[26]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.088 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_STARTUP_0/U0/period_reg[5]/C (clocked by clk_fpga_1) and unity_i/BLDC_MOTOR_CONTROL/BLDC_STARTUP_0/U0/period_reg[27]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.104 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[106][5]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.121 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[8]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[106][8]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.138 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[20]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[107][20]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.145 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[31]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[105][31]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.145 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[31]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[114][31]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.157 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[102][5]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.168 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[31]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[108][31]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.172 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[8]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[114][8]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.186 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[2]/C (clocked by clk_fpga_1) and unity_i/DIFF_PULSER_0/U0/last_PULSE_CREATE_reg[2]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.201 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[8]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[103][8]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.203 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[22]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[103][22]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.212 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[22]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[105][22]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.231 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_STARTUP_0/U0/period_reg[5]/C (clocked by clk_fpga_1) and unity_i/BLDC_MOTOR_CONTROL/BLDC_STARTUP_0/U0/period_reg[28]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.231 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_STARTUP_0/U0/period_reg[5]/C (clocked by clk_fpga_1) and unity_i/BLDC_MOTOR_CONTROL/BLDC_STARTUP_0/U0/period_reg[29]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.231 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_STARTUP_0/U0/period_reg[5]/C (clocked by clk_fpga_1) and unity_i/BLDC_MOTOR_CONTROL/BLDC_STARTUP_0/U0/period_reg[30]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -1.231 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_STARTUP_0/U0/period_reg[5]/C (clocked by clk_fpga_1) and unity_i/BLDC_MOTOR_CONTROL/BLDC_STARTUP_0/U0/period_reg[31]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -1.251 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[13]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[0][13]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -1.290 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[20]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[111][20]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -1.295 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[31]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[103][31]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -1.312 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[22]/C (clocked by clk_fpga_1) and unity_i/DIFF_PULSER_0/U0/last_PULSE_CREATE_reg[22]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -1.312 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[22]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[115][22]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -1.382 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[3]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[113][3]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -1.388 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[31]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[102][31]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -1.390 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[101][24]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -1.390 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[101][25]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -1.390 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[101][26]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -1.455 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[9]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[114][9]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -1.458 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[8]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[113][8]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -1.459 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[8]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[112][8]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -1.492 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[101][29]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -1.492 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[101][30]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -1.492 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[101][31]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -1.545 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[22]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[114][22]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -1.549 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[1]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[107][1]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -1.554 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[20]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[108][20]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -1.561 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[10]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[108][10]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -1.572 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[6]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[0][6]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -1.585 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[20]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[109][20]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -1.591 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[20]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[106][20]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -1.610 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[9]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[112][9]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -1.621 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[9]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[103][9]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -1.663 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[15]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[107][15]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -1.684 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[1]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[111][1]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -1.695 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[15]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[108][15]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -1.704 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[22]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[110][22]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -1.725 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[109][5]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -1.732 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[10]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[106][10]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -1.743 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[101][20]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -1.743 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[101][21]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -1.743 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[101][23]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -1.743 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[101][27]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -1.743 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[101][28]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -1.759 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[10][0]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -1.759 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[10][1]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -1.759 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[10][2]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -1.759 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[10][3]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -1.785 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[22]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[111][22]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -1.799 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[101][17]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -1.799 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[101][18]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -1.799 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[101][19]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -1.799 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[101][22]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -1.833 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[10]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[109][10]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -1.837 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[1]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[105][1]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -1.847 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[15]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[110][15]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -1.858 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[10]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[107][10]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -1.883 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[31]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[100][31]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -1.901 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[3]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[104][3]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -1.908 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[10][16]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -1.908 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[10][17]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -1.908 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[10][18]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -1.908 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[10][19]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -1.908 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[10][20]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -1.908 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[10][21]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -1.908 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[10][22]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -1.908 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[10][23]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -1.913 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[10][4]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#87 Warning
Large setup violation  
There is a large setup violation of -1.913 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[10][5]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#88 Warning
Large setup violation  
There is a large setup violation of -1.913 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[10][6]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#89 Warning
Large setup violation  
There is a large setup violation of -1.913 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[10][7]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#90 Warning
Large setup violation  
There is a large setup violation of -1.916 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[10][10]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#91 Warning
Large setup violation  
There is a large setup violation of -1.916 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[10][11]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#92 Warning
Large setup violation  
There is a large setup violation of -1.916 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[10][12]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#93 Warning
Large setup violation  
There is a large setup violation of -1.916 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[10][13]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#94 Warning
Large setup violation  
There is a large setup violation of -1.926 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[29]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[10][29]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#95 Warning
Large setup violation  
There is a large setup violation of -1.952 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[15]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[111][15]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#96 Warning
Large setup violation  
There is a large setup violation of -1.960 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[23]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[0][23]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#97 Warning
Large setup violation  
There is a large setup violation of -1.995 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[15]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[106][15]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#98 Warning
Large setup violation  
There is a large setup violation of -1.995 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[8]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[104][8]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#99 Warning
Large setup violation  
There is a large setup violation of -10.092 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[24]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[113][24]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#100 Warning
Large setup violation  
There is a large setup violation of -10.130 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[24]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[104][24]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#101 Warning
Large setup violation  
There is a large setup violation of -10.228 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[24]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[114][24]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#102 Warning
Large setup violation  
There is a large setup violation of -10.325 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[20]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[110][20]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#103 Warning
Large setup violation  
There is a large setup violation of -10.398 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[28]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[10][28]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#104 Warning
Large setup violation  
There is a large setup violation of -10.490 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[0]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[104][0]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#105 Warning
Large setup violation  
There is a large setup violation of -10.490 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[16]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[111][16]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#106 Warning
Large setup violation  
There is a large setup violation of -10.515 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[24]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[111][24]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#107 Warning
Large setup violation  
There is a large setup violation of -10.642 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[16]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[106][16]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#108 Warning
Large setup violation  
There is a large setup violation of -10.660 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[20]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[114][20]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#109 Warning
Large setup violation  
There is a large setup violation of -10.693 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[24]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[115][24]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#110 Warning
Large setup violation  
There is a large setup violation of -10.729 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[12]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[10][12]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#111 Warning
Large setup violation  
There is a large setup violation of -10.743 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[16]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[109][16]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#112 Warning
Large setup violation  
There is a large setup violation of -10.748 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[24]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[0][24]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#113 Warning
Large setup violation  
There is a large setup violation of -10.800 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[0]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[0][0]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#114 Warning
Large setup violation  
There is a large setup violation of -2.012 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[9]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[0][9]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#115 Warning
Large setup violation  
There is a large setup violation of -2.072 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[23]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[107][23]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#116 Warning
Large setup violation  
There is a large setup violation of -2.090 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[27]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[0][27]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#117 Warning
Large setup violation  
There is a large setup violation of -2.105 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[10][14]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#118 Warning
Large setup violation  
There is a large setup violation of -2.105 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[10][15]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#119 Warning
Large setup violation  
There is a large setup violation of -2.105 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[10][8]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#120 Warning
Large setup violation  
There is a large setup violation of -2.105 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[10][9]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#121 Warning
Large setup violation  
There is a large setup violation of -2.107 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[101][11]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#122 Warning
Large setup violation  
There is a large setup violation of -2.107 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[101][12]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#123 Warning
Large setup violation  
There is a large setup violation of -2.107 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[101][14]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#124 Warning
Large setup violation  
There is a large setup violation of -2.107 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[101][15]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#125 Warning
Large setup violation  
There is a large setup violation of -2.143 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[15]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[109][15]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#126 Warning
Large setup violation  
There is a large setup violation of -2.150 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[10]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[111][10]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#127 Warning
Large setup violation  
There is a large setup violation of -2.158 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[3]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[112][3]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#128 Warning
Large setup violation  
There is a large setup violation of -2.196 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[9]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[113][9]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#129 Warning
Large setup violation  
There is a large setup violation of -2.200 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[23]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[111][23]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#130 Warning
Large setup violation  
There is a large setup violation of -2.201 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[10][24]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#131 Warning
Large setup violation  
There is a large setup violation of -2.201 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[10][25]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#132 Warning
Large setup violation  
There is a large setup violation of -2.201 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[10][26]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#133 Warning
Large setup violation  
There is a large setup violation of -2.201 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[10][27]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#134 Warning
Large setup violation  
There is a large setup violation of -2.204 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[3]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[114][3]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#135 Warning
Large setup violation  
There is a large setup violation of -2.238 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[111][5]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#136 Warning
Large setup violation  
There is a large setup violation of -2.242 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[10][5]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#137 Warning
Large setup violation  
There is a large setup violation of -2.242 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[10][28]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#138 Warning
Large setup violation  
There is a large setup violation of -2.242 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[10][29]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#139 Warning
Large setup violation  
There is a large setup violation of -2.242 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[10][30]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#140 Warning
Large setup violation  
There is a large setup violation of -2.242 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[10][31]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#141 Warning
Large setup violation  
There is a large setup violation of -2.255 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[1]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[110][1]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#142 Warning
Large setup violation  
There is a large setup violation of -2.255 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[101][0]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#143 Warning
Large setup violation  
There is a large setup violation of -2.255 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[101][1]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#144 Warning
Large setup violation  
There is a large setup violation of -2.258 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[22]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[107][22]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#145 Warning
Large setup violation  
There is a large setup violation of -2.261 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[22]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[106][22]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#146 Warning
Large setup violation  
There is a large setup violation of -2.270 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[2]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[10][2]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#147 Warning
Large setup violation  
There is a large setup violation of -2.298 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[12]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[108][12]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#148 Warning
Large setup violation  
There is a large setup violation of -2.312 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[22]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[0][22]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#149 Warning
Large setup violation  
There is a large setup violation of -2.372 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[101][8]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#150 Warning
Large setup violation  
There is a large setup violation of -2.372 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[101][9]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#151 Warning
Large setup violation  
There is a large setup violation of -2.373 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[101][10]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#152 Warning
Large setup violation  
There is a large setup violation of -2.373 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[101][13]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#153 Warning
Large setup violation  
There is a large setup violation of -2.373 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[101][16]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#154 Warning
Large setup violation  
There is a large setup violation of -2.373 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[101][4]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#155 Warning
Large setup violation  
There is a large setup violation of -2.373 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[101][5]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#156 Warning
Large setup violation  
There is a large setup violation of -2.373 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[101][6]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#157 Warning
Large setup violation  
There is a large setup violation of -2.373 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[101][7]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#158 Warning
Large setup violation  
There is a large setup violation of -2.403 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[22]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[109][22]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#159 Warning
Large setup violation  
There is a large setup violation of -2.407 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[22]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[108][22]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#160 Warning
Large setup violation  
There is a large setup violation of -2.408 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[31]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[101][31]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#161 Warning
Large setup violation  
There is a large setup violation of -2.429 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[12]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[109][12]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#162 Warning
Large setup violation  
There is a large setup violation of -2.430 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[9]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[104][9]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#163 Warning
Large setup violation  
There is a large setup violation of -2.434 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[12]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[106][12]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#164 Warning
Large setup violation  
There is a large setup violation of -2.451 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[8]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[10][8]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#165 Warning
Large setup violation  
There is a large setup violation of -2.506 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[19]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[102][19]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#166 Warning
Large setup violation  
There is a large setup violation of -2.522 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[23]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[10][23]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#167 Warning
Large setup violation  
There is a large setup violation of -2.525 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[27]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[114][27]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#168 Warning
Large setup violation  
There is a large setup violation of -2.527 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[19]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[10][19]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#169 Warning
Large setup violation  
There is a large setup violation of -2.540 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[108][31]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#170 Warning
Large setup violation  
There is a large setup violation of -2.545 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[23]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[110][23]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#171 Warning
Large setup violation  
There is a large setup violation of -2.549 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[1]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[108][1]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#172 Warning
Large setup violation  
There is a large setup violation of -2.583 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[103][16]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#173 Warning
Large setup violation  
There is a large setup violation of -2.583 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[103][18]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#174 Warning
Large setup violation  
There is a large setup violation of -2.583 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[103][20]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#175 Warning
Large setup violation  
There is a large setup violation of -2.583 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[103][23]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#176 Warning
Large setup violation  
There is a large setup violation of -2.583 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[103][25]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#177 Warning
Large setup violation  
There is a large setup violation of -2.583 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[103][26]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#178 Warning
Large setup violation  
There is a large setup violation of -2.583 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[103][27]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#179 Warning
Large setup violation  
There is a large setup violation of -2.583 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[103][30]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#180 Warning
Large setup violation  
There is a large setup violation of -2.595 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[12]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[107][12]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#181 Warning
Large setup violation  
There is a large setup violation of -2.598 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[18]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[111][18]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#182 Warning
Large setup violation  
There is a large setup violation of -2.607 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[103][24]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#183 Warning
Large setup violation  
There is a large setup violation of -2.607 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[103][28]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#184 Warning
Large setup violation  
There is a large setup violation of -2.607 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[103][29]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#185 Warning
Large setup violation  
There is a large setup violation of -2.607 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[103][31]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#186 Warning
Large setup violation  
There is a large setup violation of -2.638 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[106][0]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#187 Warning
Large setup violation  
There is a large setup violation of -2.638 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[106][1]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#188 Warning
Large setup violation  
There is a large setup violation of -2.638 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[106][2]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#189 Warning
Large setup violation  
There is a large setup violation of -2.638 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[106][3]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#190 Warning
Large setup violation  
There is a large setup violation of -2.638 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[106][4]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#191 Warning
Large setup violation  
There is a large setup violation of -2.638 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[106][5]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#192 Warning
Large setup violation  
There is a large setup violation of -2.638 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[106][6]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#193 Warning
Large setup violation  
There is a large setup violation of -2.638 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[106][7]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#194 Warning
Large setup violation  
There is a large setup violation of -2.644 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[101][2]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#195 Warning
Large setup violation  
There is a large setup violation of -2.644 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[101][3]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#196 Warning
Large setup violation  
There is a large setup violation of -2.663 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[1]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[103][1]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#197 Warning
Large setup violation  
There is a large setup violation of -2.704 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[14]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[108][14]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#198 Warning
Large setup violation  
There is a large setup violation of -2.712 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[23]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[104][23]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#199 Warning
Large setup violation  
There is a large setup violation of -2.715 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[1]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[109][1]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#200 Warning
Large setup violation  
There is a large setup violation of -2.725 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[10]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[103][10]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#201 Warning
Large setup violation  
There is a large setup violation of -2.732 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[7]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[111][7]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#202 Warning
Large setup violation  
There is a large setup violation of -2.738 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[4]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[10][4]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#203 Warning
Large setup violation  
There is a large setup violation of -2.751 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[18]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[106][18]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#204 Warning
Large setup violation  
There is a large setup violation of -2.754 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[105][25]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#205 Warning
Large setup violation  
There is a large setup violation of -2.754 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[105][26]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#206 Warning
Large setup violation  
There is a large setup violation of -2.754 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[105][27]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#207 Warning
Large setup violation  
There is a large setup violation of -2.754 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[105][28]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#208 Warning
Large setup violation  
There is a large setup violation of -2.754 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[105][29]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#209 Warning
Large setup violation  
There is a large setup violation of -2.754 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[105][5]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#210 Warning
Large setup violation  
There is a large setup violation of -2.754 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[105][6]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#211 Warning
Large setup violation  
There is a large setup violation of -2.754 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[105][7]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#212 Warning
Large setup violation  
There is a large setup violation of -2.754 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[112][20]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#213 Warning
Large setup violation  
There is a large setup violation of -2.754 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[112][23]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#214 Warning
Large setup violation  
There is a large setup violation of -2.754 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[112][26]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#215 Warning
Large setup violation  
There is a large setup violation of -2.754 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[112][27]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#216 Warning
Large setup violation  
There is a large setup violation of -2.754 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[112][28]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#217 Warning
Large setup violation  
There is a large setup violation of -2.754 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[112][29]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#218 Warning
Large setup violation  
There is a large setup violation of -2.754 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[112][8]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#219 Warning
Large setup violation  
There is a large setup violation of -2.754 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[112][9]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#220 Warning
Large setup violation  
There is a large setup violation of -2.769 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[27]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[115][27]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#221 Warning
Large setup violation  
There is a large setup violation of -2.797 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[9]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[105][9]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#222 Warning
Large setup violation  
There is a large setup violation of -2.802 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[25]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[101][25]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#223 Warning
Large setup violation  
There is a large setup violation of -2.803 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[23]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[109][23]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#224 Warning
Large setup violation  
There is a large setup violation of -2.807 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[112][24]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#225 Warning
Large setup violation  
There is a large setup violation of -2.807 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[112][25]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#226 Warning
Large setup violation  
There is a large setup violation of -2.807 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[112][30]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#227 Warning
Large setup violation  
There is a large setup violation of -2.807 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[112][31]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#228 Warning
Large setup violation  
There is a large setup violation of -2.820 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[23]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[106][23]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#229 Warning
Large setup violation  
There is a large setup violation of -2.824 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[1]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[106][1]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#230 Warning
Large setup violation  
There is a large setup violation of -2.831 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[26]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[108][26]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#231 Warning
Large setup violation  
There is a large setup violation of -2.838 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[30]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[108][30]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#232 Warning
Large setup violation  
There is a large setup violation of -2.848 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[7]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[107][7]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#233 Warning
Large setup violation  
There is a large setup violation of -2.864 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[27]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[112][27]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#234 Warning
Large setup violation  
There is a large setup violation of -2.871 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[112][10]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#235 Warning
Large setup violation  
There is a large setup violation of -2.871 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[112][11]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#236 Warning
Large setup violation  
There is a large setup violation of -2.871 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[112][12]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#237 Warning
Large setup violation  
There is a large setup violation of -2.871 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[112][13]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#238 Warning
Large setup violation  
There is a large setup violation of -2.871 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[112][14]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#239 Warning
Large setup violation  
There is a large setup violation of -2.871 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[112][15]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#240 Warning
Large setup violation  
There is a large setup violation of -2.871 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[112][21]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#241 Warning
Large setup violation  
There is a large setup violation of -2.871 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[112][22]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#242 Warning
Large setup violation  
There is a large setup violation of -2.878 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[103][12]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#243 Warning
Large setup violation  
There is a large setup violation of -2.878 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[103][14]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#244 Warning
Large setup violation  
There is a large setup violation of -2.878 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[103][15]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#245 Warning
Large setup violation  
There is a large setup violation of -2.878 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[103][17]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#246 Warning
Large setup violation  
There is a large setup violation of -2.878 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[103][21]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#247 Warning
Large setup violation  
There is a large setup violation of -2.878 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[103][22]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#248 Warning
Large setup violation  
There is a large setup violation of -2.878 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[103][7]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#249 Warning
Large setup violation  
There is a large setup violation of -2.878 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[103][9]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#250 Warning
Large setup violation  
There is a large setup violation of -2.883 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[30]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[111][30]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#251 Warning
Large setup violation  
There is a large setup violation of -2.909 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[105][20]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#252 Warning
Large setup violation  
There is a large setup violation of -2.909 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[105][23]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#253 Warning
Large setup violation  
There is a large setup violation of -2.909 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[105][30]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#254 Warning
Large setup violation  
There is a large setup violation of -2.909 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[105][31]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#255 Warning
Large setup violation  
There is a large setup violation of -2.913 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[16]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[108][16]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#256 Warning
Large setup violation  
There is a large setup violation of -2.916 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[29]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[100][29]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#257 Warning
Large setup violation  
There is a large setup violation of -2.921 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[18]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[110][18]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#258 Warning
Large setup violation  
There is a large setup violation of -2.922 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[7]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[109][7]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#259 Warning
Large setup violation  
There is a large setup violation of -2.923 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[8]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[105][8]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#260 Warning
Large setup violation  
There is a large setup violation of -2.933 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[8]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[0][8]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#261 Warning
Large setup violation  
There is a large setup violation of -2.951 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[0]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[107][0]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#262 Warning
Large setup violation  
There is a large setup violation of -2.963 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[1]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[114][1]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#263 Warning
Large setup violation  
There is a large setup violation of -2.992 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[23]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[114][23]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#264 Warning
Large setup violation  
There is a large setup violation of -2.996 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[1]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[101][1]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#265 Warning
Large setup violation  
There is a large setup violation of -3.001 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[0][0]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#266 Warning
Large setup violation  
There is a large setup violation of -3.001 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[0][1]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#267 Warning
Large setup violation  
There is a large setup violation of -3.001 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[0][2]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#268 Warning
Large setup violation  
There is a large setup violation of -3.001 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[0][3]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#269 Warning
Large setup violation  
There is a large setup violation of -3.001 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[0][4]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#270 Warning
Large setup violation  
There is a large setup violation of -3.001 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[0][5]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#271 Warning
Large setup violation  
There is a large setup violation of -3.001 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[0][6]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#272 Warning
Large setup violation  
There is a large setup violation of -3.001 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[0][7]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#273 Warning
Large setup violation  
There is a large setup violation of -3.011 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[110][0]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#274 Warning
Large setup violation  
There is a large setup violation of -3.011 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[110][1]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#275 Warning
Large setup violation  
There is a large setup violation of -3.011 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[110][2]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#276 Warning
Large setup violation  
There is a large setup violation of -3.011 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[110][3]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#277 Warning
Large setup violation  
There is a large setup violation of -3.013 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[1]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[104][1]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#278 Warning
Large setup violation  
There is a large setup violation of -3.031 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[110][12]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#279 Warning
Large setup violation  
There is a large setup violation of -3.031 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[110][17]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#280 Warning
Large setup violation  
There is a large setup violation of -3.031 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[110][20]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#281 Warning
Large setup violation  
There is a large setup violation of -3.031 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[110][21]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#282 Warning
Large setup violation  
There is a large setup violation of -3.031 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[110][22]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#283 Warning
Large setup violation  
There is a large setup violation of -3.031 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[110][24]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#284 Warning
Large setup violation  
There is a large setup violation of -3.031 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[110][31]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#285 Warning
Large setup violation  
There is a large setup violation of -3.036 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[23]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[115][23]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#286 Warning
Large setup violation  
There is a large setup violation of -3.037 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[105][17]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#287 Warning
Large setup violation  
There is a large setup violation of -3.037 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[105][21]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#288 Warning
Large setup violation  
There is a large setup violation of -3.037 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[105][22]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#289 Warning
Large setup violation  
There is a large setup violation of -3.037 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[105][24]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#290 Warning
Large setup violation  
There is a large setup violation of -3.038 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[30]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[106][30]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#291 Warning
Large setup violation  
There is a large setup violation of -3.041 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[0][10]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#292 Warning
Large setup violation  
There is a large setup violation of -3.041 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[0][11]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#293 Warning
Large setup violation  
There is a large setup violation of -3.041 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[0][8]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#294 Warning
Large setup violation  
There is a large setup violation of -3.041 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[0][9]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#295 Warning
Large setup violation  
There is a large setup violation of -3.054 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[7]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[110][7]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#296 Warning
Large setup violation  
There is a large setup violation of -3.055 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[18]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[107][18]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#297 Warning
Large setup violation  
There is a large setup violation of -3.055 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[18]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[108][18]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#298 Warning
Large setup violation  
There is a large setup violation of -3.064 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[27]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[103][27]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#299 Warning
Large setup violation  
There is a large setup violation of -3.072 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[27]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[105][27]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#300 Warning
Large setup violation  
There is a large setup violation of -3.074 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[12]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[111][12]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#301 Warning
Large setup violation  
There is a large setup violation of -3.082 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[109][18]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#302 Warning
Large setup violation  
There is a large setup violation of -3.082 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[109][19]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#303 Warning
Large setup violation  
There is a large setup violation of -3.086 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[0]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[111][0]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#304 Warning
Large setup violation  
There is a large setup violation of -3.087 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[9]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[108][9]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#305 Warning
Large setup violation  
There is a large setup violation of -3.093 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[16]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[107][16]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#306 Warning
Large setup violation  
There is a large setup violation of -3.130 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[15]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[103][15]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#307 Warning
Large setup violation  
There is a large setup violation of -3.148 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[30]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[109][30]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#308 Warning
Large setup violation  
There is a large setup violation of -3.148 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[111][24]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#309 Warning
Large setup violation  
There is a large setup violation of -3.148 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[111][27]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#310 Warning
Large setup violation  
There is a large setup violation of -3.148 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[111][28]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#311 Warning
Large setup violation  
There is a large setup violation of -3.148 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[111][29]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#312 Warning
Large setup violation  
There is a large setup violation of -3.148 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[111][31]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#313 Warning
Large setup violation  
There is a large setup violation of -3.163 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[26]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[102][26]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#314 Warning
Large setup violation  
There is a large setup violation of -3.164 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[1]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[100][1]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#315 Warning
Large setup violation  
There is a large setup violation of -3.171 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[0][12]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#316 Warning
Large setup violation  
There is a large setup violation of -3.171 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[0][13]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#317 Warning
Large setup violation  
There is a large setup violation of -3.171 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[0][14]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#318 Warning
Large setup violation  
There is a large setup violation of -3.171 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[0][15]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#319 Warning
Large setup violation  
There is a large setup violation of -3.173 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[8]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[101][8]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#320 Warning
Large setup violation  
There is a large setup violation of -3.178 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[26]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[106][26]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#321 Warning
Large setup violation  
There is a large setup violation of -3.179 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[108][17]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#322 Warning
Large setup violation  
There is a large setup violation of -3.179 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[108][18]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#323 Warning
Large setup violation  
There is a large setup violation of -3.179 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[108][21]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#324 Warning
Large setup violation  
There is a large setup violation of -3.179 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[108][22]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#325 Warning
Large setup violation  
There is a large setup violation of -3.179 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[108][23]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#326 Warning
Large setup violation  
There is a large setup violation of -3.179 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[108][24]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#327 Warning
Large setup violation  
There is a large setup violation of -3.179 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[108][30]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#328 Warning
Large setup violation  
There is a large setup violation of -3.179 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[108][9]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#329 Warning
Large setup violation  
There is a large setup violation of -3.186 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[110][16]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#330 Warning
Large setup violation  
There is a large setup violation of -3.191 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[112][16]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#331 Warning
Large setup violation  
There is a large setup violation of -3.191 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[112][17]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#332 Warning
Large setup violation  
There is a large setup violation of -3.191 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[112][18]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#333 Warning
Large setup violation  
There is a large setup violation of -3.191 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[112][19]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#334 Warning
Large setup violation  
There is a large setup violation of -3.196 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[105][5]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#335 Warning
Large setup violation  
There is a large setup violation of -3.200 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[10]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[104][10]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#336 Warning
Large setup violation  
There is a large setup violation of -3.216 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[106][14]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#337 Warning
Large setup violation  
There is a large setup violation of -3.216 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[106][15]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#338 Warning
Large setup violation  
There is a large setup violation of -3.216 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[106][16]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#339 Warning
Large setup violation  
There is a large setup violation of -3.216 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[106][17]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#340 Warning
Large setup violation  
There is a large setup violation of -3.216 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[106][18]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#341 Warning
Large setup violation  
There is a large setup violation of -3.216 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[106][19]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#342 Warning
Large setup violation  
There is a large setup violation of -3.216 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[106][22]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#343 Warning
Large setup violation  
There is a large setup violation of -3.216 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[106][23]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#344 Warning
Large setup violation  
There is a large setup violation of -3.266 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[27]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[113][27]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#345 Warning
Large setup violation  
There is a large setup violation of -3.272 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[23]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[113][23]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#346 Warning
Large setup violation  
There is a large setup violation of -3.274 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[15]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[104][15]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#347 Warning
Large setup violation  
There is a large setup violation of -3.280 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[19]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[101][19]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#348 Warning
Large setup violation  
There is a large setup violation of -3.285 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[27]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[104][27]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#349 Warning
Large setup violation  
There is a large setup violation of -3.289 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[19]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[103][19]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#350 Warning
Large setup violation  
There is a large setup violation of -3.300 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[10]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[102][10]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#351 Warning
Large setup violation  
There is a large setup violation of -3.309 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[23]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[112][23]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#352 Warning
Large setup violation  
There is a large setup violation of -3.327 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[30]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[110][30]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#353 Warning
Large setup violation  
There is a large setup violation of -3.328 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[30]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[107][30]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#354 Warning
Large setup violation  
There is a large setup violation of -3.331 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[1]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[113][1]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#355 Warning
Large setup violation  
There is a large setup violation of -3.338 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[27]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[108][27]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#356 Warning
Large setup violation  
There is a large setup violation of -3.352 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[15]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[105][15]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#357 Warning
Large setup violation  
There is a large setup violation of -3.380 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[0][16]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#358 Warning
Large setup violation  
There is a large setup violation of -3.380 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[0][17]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#359 Warning
Large setup violation  
There is a large setup violation of -3.380 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[0][18]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#360 Warning
Large setup violation  
There is a large setup violation of -3.380 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[0][19]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#361 Warning
Large setup violation  
There is a large setup violation of -3.380 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[0][20]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#362 Warning
Large setup violation  
There is a large setup violation of -3.380 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[0][21]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#363 Warning
Large setup violation  
There is a large setup violation of -3.380 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[0][22]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#364 Warning
Large setup violation  
There is a large setup violation of -3.380 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[0][23]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#365 Warning
Large setup violation  
There is a large setup violation of -3.386 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[108][0]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#366 Warning
Large setup violation  
There is a large setup violation of -3.386 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[108][1]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#367 Warning
Large setup violation  
There is a large setup violation of -3.386 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[108][2]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#368 Warning
Large setup violation  
There is a large setup violation of -3.386 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[108][3]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#369 Warning
Large setup violation  
There is a large setup violation of -3.386 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[108][4]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#370 Warning
Large setup violation  
There is a large setup violation of -3.386 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[108][5]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#371 Warning
Large setup violation  
There is a large setup violation of -3.386 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[108][7]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#372 Warning
Large setup violation  
There is a large setup violation of -3.392 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[105][12]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#373 Warning
Large setup violation  
There is a large setup violation of -3.392 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[105][13]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#374 Warning
Large setup violation  
There is a large setup violation of -3.392 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[105][15]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#375 Warning
Large setup violation  
There is a large setup violation of -3.392 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[105][16]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#376 Warning
Large setup violation  
There is a large setup violation of -3.392 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[105][18]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#377 Warning
Large setup violation  
There is a large setup violation of -3.392 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[105][19]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#378 Warning
Large setup violation  
There is a large setup violation of -3.392 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[105][8]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#379 Warning
Large setup violation  
There is a large setup violation of -3.396 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[31]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[110][31]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#380 Warning
Large setup violation  
There is a large setup violation of -3.396 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[103][5]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#381 Warning
Large setup violation  
There is a large setup violation of -3.411 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[111][15]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#382 Warning
Large setup violation  
There is a large setup violation of -3.411 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[111][18]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#383 Warning
Large setup violation  
There is a large setup violation of -3.411 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[111][19]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#384 Warning
Large setup violation  
There is a large setup violation of -3.416 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[10]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[113][10]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#385 Warning
Large setup violation  
There is a large setup violation of -3.423 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[0]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[105][0]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#386 Warning
Large setup violation  
There is a large setup violation of -3.444 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[19]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[105][19]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#387 Warning
Large setup violation  
There is a large setup violation of -3.447 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[19]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[100][19]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#388 Warning
Large setup violation  
There is a large setup violation of -3.448 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[111][12]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#389 Warning
Large setup violation  
There is a large setup violation of -3.448 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[111][13]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#390 Warning
Large setup violation  
There is a large setup violation of -3.448 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[111][14]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#391 Warning
Large setup violation  
There is a large setup violation of -3.448 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[111][16]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#392 Warning
Large setup violation  
There is a large setup violation of -3.448 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[111][17]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#393 Warning
Large setup violation  
There is a large setup violation of -3.448 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[111][25]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#394 Warning
Large setup violation  
There is a large setup violation of -3.448 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[111][26]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#395 Warning
Large setup violation  
There is a large setup violation of -3.448 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[111][30]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#396 Warning
Large setup violation  
There is a large setup violation of -3.451 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[105][2]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#397 Warning
Large setup violation  
There is a large setup violation of -3.457 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[10]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[110][10]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#398 Warning
Large setup violation  
There is a large setup violation of -3.466 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[26]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[101][26]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#399 Warning
Large setup violation  
There is a large setup violation of -3.467 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[1]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[102][1]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#400 Warning
Large setup violation  
There is a large setup violation of -3.469 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[12]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[110][12]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#401 Warning
Large setup violation  
There is a large setup violation of -3.479 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[10]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[115][10]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#402 Warning
Large setup violation  
There is a large setup violation of -3.485 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[110][10]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#403 Warning
Large setup violation  
There is a large setup violation of -3.485 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[110][11]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#404 Warning
Large setup violation  
There is a large setup violation of -3.485 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[110][13]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#405 Warning
Large setup violation  
There is a large setup violation of -3.485 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[110][14]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#406 Warning
Large setup violation  
There is a large setup violation of -3.485 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[110][15]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#407 Warning
Large setup violation  
There is a large setup violation of -3.485 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[110][18]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#408 Warning
Large setup violation  
There is a large setup violation of -3.485 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[110][8]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#409 Warning
Large setup violation  
There is a large setup violation of -3.485 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[110][9]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#410 Warning
Large setup violation  
There is a large setup violation of -3.487 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[1]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[112][1]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#411 Warning
Large setup violation  
There is a large setup violation of -3.495 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[0][5]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#412 Warning
Large setup violation  
There is a large setup violation of -3.496 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[26]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[111][26]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#413 Warning
Large setup violation  
There is a large setup violation of -3.505 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[114][5]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#414 Warning
Large setup violation  
There is a large setup violation of -3.526 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[108][11]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#415 Warning
Large setup violation  
There is a large setup violation of -3.526 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[108][12]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#416 Warning
Large setup violation  
There is a large setup violation of -3.526 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[108][13]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#417 Warning
Large setup violation  
There is a large setup violation of -3.526 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[108][14]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#418 Warning
Large setup violation  
There is a large setup violation of -3.526 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[108][15]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#419 Warning
Large setup violation  
There is a large setup violation of -3.526 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[108][16]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#420 Warning
Large setup violation  
There is a large setup violation of -3.526 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[108][19]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#421 Warning
Large setup violation  
There is a large setup violation of -3.526 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[108][8]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#422 Warning
Large setup violation  
There is a large setup violation of -3.532 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[8]/C (clocked by clk_fpga_1) and unity_i/DIFF_PULSER_0/U0/last_PULSE_CREATE_reg[8]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#423 Warning
Large setup violation  
There is a large setup violation of -3.542 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[106][10]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#424 Warning
Large setup violation  
There is a large setup violation of -3.542 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[106][11]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#425 Warning
Large setup violation  
There is a large setup violation of -3.542 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[106][12]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#426 Warning
Large setup violation  
There is a large setup violation of -3.542 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[106][13]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#427 Warning
Large setup violation  
There is a large setup violation of -3.542 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[106][20]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#428 Warning
Large setup violation  
There is a large setup violation of -3.542 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[106][26]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#429 Warning
Large setup violation  
There is a large setup violation of -3.542 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[106][8]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#430 Warning
Large setup violation  
There is a large setup violation of -3.542 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[106][9]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#431 Warning
Large setup violation  
There is a large setup violation of -3.548 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[110][19]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#432 Warning
Large setup violation  
There is a large setup violation of -3.548 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[110][23]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#433 Warning
Large setup violation  
There is a large setup violation of -3.548 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[110][25]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#434 Warning
Large setup violation  
There is a large setup violation of -3.548 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[110][26]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#435 Warning
Large setup violation  
There is a large setup violation of -3.548 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[110][27]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#436 Warning
Large setup violation  
There is a large setup violation of -3.548 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[110][28]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#437 Warning
Large setup violation  
There is a large setup violation of -3.548 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[110][29]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#438 Warning
Large setup violation  
There is a large setup violation of -3.548 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[110][30]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#439 Warning
Large setup violation  
There is a large setup violation of -3.549 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[0]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[108][0]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#440 Warning
Large setup violation  
There is a large setup violation of -3.569 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[112][0]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#441 Warning
Large setup violation  
There is a large setup violation of -3.569 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[112][1]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#442 Warning
Large setup violation  
There is a large setup violation of -3.569 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[112][2]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#443 Warning
Large setup violation  
There is a large setup violation of -3.569 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[112][3]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#444 Warning
Large setup violation  
There is a large setup violation of -3.569 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[112][4]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#445 Warning
Large setup violation  
There is a large setup violation of -3.569 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[112][5]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#446 Warning
Large setup violation  
There is a large setup violation of -3.569 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[112][6]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#447 Warning
Large setup violation  
There is a large setup violation of -3.569 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[112][7]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#448 Warning
Large setup violation  
There is a large setup violation of -3.573 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[0][24]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#449 Warning
Large setup violation  
There is a large setup violation of -3.573 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[0][25]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#450 Warning
Large setup violation  
There is a large setup violation of -3.583 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[7]/C (clocked by clk_fpga_1) and unity_i/DIFF_PULSER_0/U0/last_PULSE_CREATE_reg[7]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#451 Warning
Large setup violation  
There is a large setup violation of -3.589 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[7]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[108][7]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#452 Warning
Large setup violation  
There is a large setup violation of -3.593 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[108][10]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#453 Warning
Large setup violation  
There is a large setup violation of -3.593 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[108][20]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#454 Warning
Large setup violation  
There is a large setup violation of -3.593 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[108][25]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#455 Warning
Large setup violation  
There is a large setup violation of -3.593 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[108][26]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#456 Warning
Large setup violation  
There is a large setup violation of -3.593 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[108][27]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#457 Warning
Large setup violation  
There is a large setup violation of -3.593 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[108][28]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#458 Warning
Large setup violation  
There is a large setup violation of -3.593 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[108][29]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#459 Warning
Large setup violation  
There is a large setup violation of -3.593 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[108][6]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#460 Warning
Large setup violation  
There is a large setup violation of -3.611 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[16]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[110][16]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#461 Warning
Large setup violation  
There is a large setup violation of -3.626 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[110][4]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#462 Warning
Large setup violation  
There is a large setup violation of -3.626 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[110][5]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#463 Warning
Large setup violation  
There is a large setup violation of -3.626 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[110][6]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#464 Warning
Large setup violation  
There is a large setup violation of -3.626 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[110][7]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#465 Warning
Large setup violation  
There is a large setup violation of -3.629 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[23]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[105][23]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#466 Warning
Large setup violation  
There is a large setup violation of -3.630 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[103][0]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#467 Warning
Large setup violation  
There is a large setup violation of -3.630 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[103][10]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#468 Warning
Large setup violation  
There is a large setup violation of -3.630 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[103][2]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#469 Warning
Large setup violation  
There is a large setup violation of -3.630 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[103][3]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#470 Warning
Large setup violation  
There is a large setup violation of -3.635 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[106][21]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#471 Warning
Large setup violation  
There is a large setup violation of -3.635 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[106][24]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#472 Warning
Large setup violation  
There is a large setup violation of -3.635 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[106][25]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#473 Warning
Large setup violation  
There is a large setup violation of -3.635 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[106][27]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#474 Warning
Large setup violation  
There is a large setup violation of -3.635 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[106][28]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#475 Warning
Large setup violation  
There is a large setup violation of -3.635 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[106][29]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#476 Warning
Large setup violation  
There is a large setup violation of -3.635 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[106][30]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#477 Warning
Large setup violation  
There is a large setup violation of -3.635 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[106][31]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#478 Warning
Large setup violation  
There is a large setup violation of -3.642 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[23]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[103][23]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#479 Warning
Large setup violation  
There is a large setup violation of -3.644 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[26]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[109][26]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#480 Warning
Large setup violation  
There is a large setup violation of -3.658 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[0][30]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#481 Warning
Large setup violation  
There is a large setup violation of -3.658 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[0][31]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#482 Warning
Large setup violation  
There is a large setup violation of -3.666 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[30]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[102][30]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#483 Warning
Large setup violation  
There is a large setup violation of -3.672 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[0]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[110][0]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#484 Warning
Large setup violation  
There is a large setup violation of -3.677 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[113][20]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#485 Warning
Large setup violation  
There is a large setup violation of -3.677 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[113][27]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#486 Warning
Large setup violation  
There is a large setup violation of -3.677 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[113][31]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#487 Warning
Large setup violation  
There is a large setup violation of -3.680 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[109][24]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#488 Warning
Large setup violation  
There is a large setup violation of -3.680 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[109][25]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#489 Warning
Large setup violation  
There is a large setup violation of -3.680 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[109][26]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#490 Warning
Large setup violation  
There is a large setup violation of -3.680 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[109][27]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#491 Warning
Large setup violation  
There is a large setup violation of -3.680 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[109][28]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#492 Warning
Large setup violation  
There is a large setup violation of -3.680 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[109][29]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#493 Warning
Large setup violation  
There is a large setup violation of -3.680 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[109][30]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#494 Warning
Large setup violation  
There is a large setup violation of -3.680 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[109][31]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#495 Warning
Large setup violation  
There is a large setup violation of -3.684 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[1]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[115][1]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#496 Warning
Large setup violation  
There is a large setup violation of -3.692 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[0][26]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#497 Warning
Large setup violation  
There is a large setup violation of -3.692 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[0][27]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#498 Warning
Large setup violation  
There is a large setup violation of -3.692 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[0][28]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#499 Warning
Large setup violation  
There is a large setup violation of -3.692 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[0][29]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#500 Warning
Large setup violation  
There is a large setup violation of -3.699 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[7]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[106][7]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#501 Warning
Large setup violation  
There is a large setup violation of -3.716 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[111][10]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#502 Warning
Large setup violation  
There is a large setup violation of -3.716 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[111][11]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#503 Warning
Large setup violation  
There is a large setup violation of -3.716 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[111][8]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#504 Warning
Large setup violation  
There is a large setup violation of -3.716 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[111][9]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#505 Warning
Large setup violation  
There is a large setup violation of -3.731 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[10]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[105][10]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#506 Warning
Large setup violation  
There is a large setup violation of -3.734 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[8]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[100][8]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#507 Warning
Large setup violation  
There is a large setup violation of -3.749 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[14]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[104][14]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#508 Warning
Large setup violation  
There is a large setup violation of -3.750 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[26]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[107][26]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#509 Warning
Large setup violation  
There is a large setup violation of -3.755 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[14]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[110][14]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#510 Warning
Large setup violation  
There is a large setup violation of -3.755 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[19]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[104][19]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#511 Warning
Large setup violation  
There is a large setup violation of -3.765 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[31]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[111][31]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#512 Warning
Large setup violation  
There is a large setup violation of -3.789 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[115][21]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#513 Warning
Large setup violation  
There is a large setup violation of -3.793 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[115][19]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#514 Warning
Large setup violation  
There is a large setup violation of -3.793 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[115][20]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#515 Warning
Large setup violation  
There is a large setup violation of -3.793 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[115][22]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#516 Warning
Large setup violation  
There is a large setup violation of -3.793 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[115][24]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#517 Warning
Large setup violation  
There is a large setup violation of -3.793 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[115][27]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#518 Warning
Large setup violation  
There is a large setup violation of -3.793 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[115][28]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#519 Warning
Large setup violation  
There is a large setup violation of -3.793 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[115][30]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#520 Warning
Large setup violation  
There is a large setup violation of -3.794 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[7]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[104][7]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#521 Warning
Large setup violation  
There is a large setup violation of -3.805 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[111][0]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#522 Warning
Large setup violation  
There is a large setup violation of -3.805 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[111][1]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#523 Warning
Large setup violation  
There is a large setup violation of -3.805 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[111][2]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#524 Warning
Large setup violation  
There is a large setup violation of -3.805 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[111][3]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#525 Warning
Large setup violation  
There is a large setup violation of -3.805 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[111][4]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#526 Warning
Large setup violation  
There is a large setup violation of -3.805 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[111][5]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#527 Warning
Large setup violation  
There is a large setup violation of -3.805 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[111][6]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#528 Warning
Large setup violation  
There is a large setup violation of -3.805 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[111][7]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#529 Warning
Large setup violation  
There is a large setup violation of -3.809 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[6]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[111][6]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#530 Warning
Large setup violation  
There is a large setup violation of -3.825 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[109][14]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#531 Warning
Large setup violation  
There is a large setup violation of -3.825 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[109][15]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#532 Warning
Large setup violation  
There is a large setup violation of -3.825 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[109][16]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#533 Warning
Large setup violation  
There is a large setup violation of -3.825 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[109][17]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#534 Warning
Large setup violation  
There is a large setup violation of -3.825 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[109][20]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#535 Warning
Large setup violation  
There is a large setup violation of -3.825 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[109][21]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#536 Warning
Large setup violation  
There is a large setup violation of -3.825 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[109][22]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#537 Warning
Large setup violation  
There is a large setup violation of -3.825 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[109][23]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#538 Warning
Large setup violation  
There is a large setup violation of -3.834 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[113][5]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#539 Warning
Large setup violation  
There is a large setup violation of -3.843 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[10]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[100][10]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#540 Warning
Large setup violation  
There is a large setup violation of -3.862 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[105][0]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#541 Warning
Large setup violation  
There is a large setup violation of -3.862 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[105][1]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#542 Warning
Large setup violation  
There is a large setup violation of -3.862 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[105][3]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#543 Warning
Large setup violation  
There is a large setup violation of -3.862 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[105][4]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#544 Warning
Large setup violation  
There is a large setup violation of -3.887 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[105][10]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#545 Warning
Large setup violation  
There is a large setup violation of -3.887 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[105][11]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#546 Warning
Large setup violation  
There is a large setup violation of -3.887 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[105][14]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#547 Warning
Large setup violation  
There is a large setup violation of -3.887 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[105][9]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#548 Warning
Large setup violation  
There is a large setup violation of -3.894 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[109][10]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#549 Warning
Large setup violation  
There is a large setup violation of -3.894 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[109][11]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#550 Warning
Large setup violation  
There is a large setup violation of -3.894 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[109][12]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#551 Warning
Large setup violation  
There is a large setup violation of -3.894 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[109][13]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#552 Warning
Large setup violation  
There is a large setup violation of -3.894 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[109][6]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#553 Warning
Large setup violation  
There is a large setup violation of -3.894 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[109][7]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#554 Warning
Large setup violation  
There is a large setup violation of -3.894 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[109][8]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#555 Warning
Large setup violation  
There is a large setup violation of -3.894 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[109][9]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#556 Warning
Large setup violation  
There is a large setup violation of -3.918 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[14]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[107][14]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#557 Warning
Large setup violation  
There is a large setup violation of -3.926 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[14]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[103][14]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#558 Warning
Large setup violation  
There is a large setup violation of -3.930 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[6]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[108][6]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#559 Warning
Large setup violation  
There is a large setup violation of -3.933 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[112][5]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#560 Warning
Large setup violation  
There is a large setup violation of -3.964 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[11]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[110][11]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#561 Warning
Large setup violation  
There is a large setup violation of -3.966 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[113][17]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#562 Warning
Large setup violation  
There is a large setup violation of -3.966 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[113][19]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#563 Warning
Large setup violation  
There is a large setup violation of -3.966 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[113][21]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#564 Warning
Large setup violation  
There is a large setup violation of -3.966 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[113][23]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#565 Warning
Large setup violation  
There is a large setup violation of -3.966 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[113][26]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#566 Warning
Large setup violation  
There is a large setup violation of -3.966 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[113][28]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#567 Warning
Large setup violation  
There is a large setup violation of -3.966 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[113][29]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#568 Warning
Large setup violation  
There is a large setup violation of -3.966 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[113][30]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#569 Warning
Large setup violation  
There is a large setup violation of -3.987 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[0]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[106][0]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#570 Warning
Large setup violation  
There is a large setup violation of -3.992 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[6]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[109][6]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#571 Warning
Large setup violation  
There is a large setup violation of -3.996 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[111][20]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#572 Warning
Large setup violation  
There is a large setup violation of -3.996 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[111][21]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#573 Warning
Large setup violation  
There is a large setup violation of -3.996 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[111][22]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#574 Warning
Large setup violation  
There is a large setup violation of -3.996 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[111][23]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#575 Warning
Large setup violation  
There is a large setup violation of -4.004 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[15]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[100][15]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#576 Warning
Large setup violation  
There is a large setup violation of -4.020 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[104][29]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#577 Warning
Large setup violation  
There is a large setup violation of -4.039 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[16]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[100][16]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#578 Warning
Large setup violation  
There is a large setup violation of -4.041 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[19]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[110][19]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#579 Warning
Large setup violation  
There is a large setup violation of -4.067 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[10]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[101][10]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#580 Warning
Large setup violation  
There is a large setup violation of -4.071 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[15]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[112][15]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#581 Warning
Large setup violation  
There is a large setup violation of -4.084 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[23]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[108][23]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#582 Warning
Large setup violation  
There is a large setup violation of -4.088 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[104][20]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#583 Warning
Large setup violation  
There is a large setup violation of -4.088 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[104][21]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#584 Warning
Large setup violation  
There is a large setup violation of -4.088 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[104][27]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#585 Warning
Large setup violation  
There is a large setup violation of -4.090 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[11]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[108][11]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#586 Warning
Large setup violation  
There is a large setup violation of -4.092 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[11]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[107][11]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#587 Warning
Large setup violation  
There is a large setup violation of -4.094 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[26]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[110][26]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#588 Warning
Large setup violation  
There is a large setup violation of -4.098 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[12]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[104][12]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#589 Warning
Large setup violation  
There is a large setup violation of -4.098 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[26]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[100][26]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#590 Warning
Large setup violation  
There is a large setup violation of -4.100 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[7]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[112][7]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#591 Warning
Large setup violation  
There is a large setup violation of -4.113 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[15]/C (clocked by clk_fpga_1) and unity_i/DIFF_PULSER_0/U0/last_PULSE_CREATE_reg[15]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#592 Warning
Large setup violation  
There is a large setup violation of -4.114 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[27]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[109][27]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#593 Warning
Large setup violation  
There is a large setup violation of -4.115 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[115][23]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#594 Warning
Large setup violation  
There is a large setup violation of -4.115 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[115][25]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#595 Warning
Large setup violation  
There is a large setup violation of -4.115 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[115][26]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#596 Warning
Large setup violation  
There is a large setup violation of -4.115 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[115][29]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#597 Warning
Large setup violation  
There is a large setup violation of -4.119 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[27]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[106][27]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#598 Warning
Large setup violation  
There is a large setup violation of -4.121 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[15]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[113][15]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#599 Warning
Large setup violation  
There is a large setup violation of -4.123 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[14]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[113][14]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#600 Warning
Large setup violation  
There is a large setup violation of -4.130 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[30]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[100][30]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#601 Warning
Large setup violation  
There is a large setup violation of -4.137 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[104][22]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#602 Warning
Large setup violation  
There is a large setup violation of -4.137 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[104][23]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#603 Warning
Large setup violation  
There is a large setup violation of -4.137 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[104][24]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#604 Warning
Large setup violation  
There is a large setup violation of -4.137 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[104][25]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#605 Warning
Large setup violation  
There is a large setup violation of -4.137 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[104][26]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#606 Warning
Large setup violation  
There is a large setup violation of -4.137 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[104][28]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#607 Warning
Large setup violation  
There is a large setup violation of -4.137 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[104][30]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#608 Warning
Large setup violation  
There is a large setup violation of -4.137 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[104][31]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#609 Warning
Large setup violation  
There is a large setup violation of -4.150 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[103][11]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#610 Warning
Large setup violation  
There is a large setup violation of -4.150 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[103][13]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#611 Warning
Large setup violation  
There is a large setup violation of -4.150 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[103][19]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#612 Warning
Large setup violation  
There is a large setup violation of -4.150 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[103][1]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#613 Warning
Large setup violation  
There is a large setup violation of -4.150 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[103][4]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#614 Warning
Large setup violation  
There is a large setup violation of -4.150 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[103][5]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#615 Warning
Large setup violation  
There is a large setup violation of -4.150 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[103][6]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#616 Warning
Large setup violation  
There is a large setup violation of -4.150 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[103][8]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#617 Warning
Large setup violation  
There is a large setup violation of -4.153 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[6]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[107][6]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#618 Warning
Large setup violation  
There is a large setup violation of -4.171 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[19]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[109][19]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#619 Warning
Large setup violation  
There is a large setup violation of -4.193 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[31]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[109][31]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#620 Warning
Large setup violation  
There is a large setup violation of -4.215 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[11]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[102][11]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#621 Warning
Large setup violation  
There is a large setup violation of -4.223 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[19]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[0][19]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#622 Warning
Large setup violation  
There is a large setup violation of -4.251 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[12]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[105][12]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#623 Warning
Large setup violation  
There is a large setup violation of -4.256 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[115][10]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#624 Warning
Large setup violation  
There is a large setup violation of -4.256 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[115][11]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#625 Warning
Large setup violation  
There is a large setup violation of -4.256 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[115][15]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#626 Warning
Large setup violation  
There is a large setup violation of -4.256 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[115][18]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#627 Warning
Large setup violation  
There is a large setup violation of -4.261 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[4]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[0][4]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#628 Warning
Large setup violation  
There is a large setup violation of -4.284 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[114][21]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#629 Warning
Large setup violation  
There is a large setup violation of -4.284 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[114][24]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#630 Warning
Large setup violation  
There is a large setup violation of -4.284 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[114][25]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#631 Warning
Large setup violation  
There is a large setup violation of -4.284 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[114][26]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#632 Warning
Large setup violation  
There is a large setup violation of -4.284 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[114][28]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#633 Warning
Large setup violation  
There is a large setup violation of -4.284 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[114][29]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#634 Warning
Large setup violation  
There is a large setup violation of -4.284 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[114][30]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#635 Warning
Large setup violation  
There is a large setup violation of -4.284 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[114][31]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#636 Warning
Large setup violation  
There is a large setup violation of -4.286 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[0]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[109][0]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#637 Warning
Large setup violation  
There is a large setup violation of -4.303 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[14]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[105][14]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#638 Warning
Large setup violation  
There is a large setup violation of -4.308 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[19]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[111][19]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#639 Warning
Large setup violation  
There is a large setup violation of -4.315 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[110][5]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#640 Warning
Large setup violation  
There is a large setup violation of -4.325 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[6]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[106][6]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#641 Warning
Large setup violation  
There is a large setup violation of -4.327 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[14]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[111][14]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#642 Warning
Large setup violation  
There is a large setup violation of -4.339 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[31]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[106][31]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#643 Warning
Large setup violation  
There is a large setup violation of -4.349 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[19]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[106][19]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#644 Warning
Large setup violation  
There is a large setup violation of -4.375 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[15]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[114][15]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#645 Warning
Large setup violation  
There is a large setup violation of -4.386 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[15]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[115][15]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#646 Warning
Large setup violation  
There is a large setup violation of -4.399 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[5]/C (clocked by clk_fpga_1) and unity_i/DIFF_PULSER_0/U0/last_PULSE_CREATE_reg[5]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#647 Warning
Large setup violation  
There is a large setup violation of -4.400 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[4]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[113][4]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#648 Warning
Large setup violation  
There is a large setup violation of -4.401 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[16]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[101][16]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#649 Warning
Large setup violation  
There is a large setup violation of -4.402 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[27]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[107][27]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#650 Warning
Large setup violation  
There is a large setup violation of -4.415 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[19]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[113][19]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#651 Warning
Large setup violation  
There is a large setup violation of -4.418 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[27]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[110][27]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#652 Warning
Large setup violation  
There is a large setup violation of -4.419 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[113][16]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#653 Warning
Large setup violation  
There is a large setup violation of -4.422 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[27]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[111][27]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#654 Warning
Large setup violation  
There is a large setup violation of -4.434 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[11]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[109][11]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#655 Warning
Large setup violation  
There is a large setup violation of -4.439 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[114][0]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#656 Warning
Large setup violation  
There is a large setup violation of -4.444 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[114][12]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#657 Warning
Large setup violation  
There is a large setup violation of -4.444 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[114][1]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#658 Warning
Large setup violation  
There is a large setup violation of -4.444 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[114][2]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#659 Warning
Large setup violation  
There is a large setup violation of -4.444 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[114][3]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#660 Warning
Large setup violation  
There is a large setup violation of -4.444 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[114][4]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#661 Warning
Large setup violation  
There is a large setup violation of -4.444 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[114][5]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#662 Warning
Large setup violation  
There is a large setup violation of -4.444 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[114][6]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#663 Warning
Large setup violation  
There is a large setup violation of -4.444 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[114][7]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#664 Warning
Large setup violation  
There is a large setup violation of -4.452 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[14]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[109][14]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#665 Warning
Large setup violation  
There is a large setup violation of -4.453 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[19]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[112][19]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#666 Warning
Large setup violation  
There is a large setup violation of -4.465 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[30]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[101][30]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#667 Warning
Large setup violation  
There is a large setup violation of -4.466 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[30]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[103][30]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#668 Warning
Large setup violation  
There is a large setup violation of -4.480 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[7]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[102][7]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#669 Warning
Large setup violation  
There is a large setup violation of -4.488 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[30]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[105][30]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#670 Warning
Large setup violation  
There is a large setup violation of -4.489 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[19]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[107][19]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#671 Warning
Large setup violation  
There is a large setup violation of -4.508 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[6]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[112][6]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#672 Warning
Large setup violation  
There is a large setup violation of -4.522 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[14]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[115][14]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#673 Warning
Large setup violation  
There is a large setup violation of -4.522 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[7]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[100][7]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#674 Warning
Large setup violation  
There is a large setup violation of -4.528 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[109][4]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#675 Warning
Large setup violation  
There is a large setup violation of -4.528 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[109][5]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#676 Warning
Large setup violation  
There is a large setup violation of -4.555 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[107][5]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#677 Warning
Large setup violation  
There is a large setup violation of -4.563 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[19]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[115][19]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#678 Warning
Large setup violation  
There is a large setup violation of -4.565 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[11]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[106][11]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#679 Warning
Large setup violation  
There is a large setup violation of -4.568 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[114][10]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#680 Warning
Large setup violation  
There is a large setup violation of -4.568 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[114][11]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#681 Warning
Large setup violation  
There is a large setup violation of -4.568 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[114][13]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#682 Warning
Large setup violation  
There is a large setup violation of -4.568 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[114][14]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#683 Warning
Large setup violation  
There is a large setup violation of -4.568 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[114][15]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#684 Warning
Large setup violation  
There is a large setup violation of -4.568 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[114][19]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#685 Warning
Large setup violation  
There is a large setup violation of -4.568 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[114][23]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#686 Warning
Large setup violation  
There is a large setup violation of -4.568 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[114][9]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#687 Warning
Large setup violation  
There is a large setup violation of -4.588 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[30]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[104][30]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#688 Warning
Large setup violation  
There is a large setup violation of -4.588 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[115][12]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#689 Warning
Large setup violation  
There is a large setup violation of -4.588 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[115][13]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#690 Warning
Large setup violation  
There is a large setup violation of -4.588 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[115][14]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#691 Warning
Large setup violation  
There is a large setup violation of -4.588 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[115][16]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#692 Warning
Large setup violation  
There is a large setup violation of -4.588 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[115][17]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#693 Warning
Large setup violation  
There is a large setup violation of -4.594 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[19]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[114][19]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#694 Warning
Large setup violation  
There is a large setup violation of -4.595 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[25]/C (clocked by clk_fpga_1) and unity_i/DIFF_PULSER_0/U0/last_PULSE_CREATE_reg[25]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#695 Warning
Large setup violation  
There is a large setup violation of -4.598 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[14]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[106][14]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#696 Warning
Large setup violation  
There is a large setup violation of -4.624 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[113][12]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#697 Warning
Large setup violation  
There is a large setup violation of -4.624 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[113][13]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#698 Warning
Large setup violation  
There is a large setup violation of -4.624 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[113][14]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#699 Warning
Large setup violation  
There is a large setup violation of -4.624 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[113][18]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#700 Warning
Large setup violation  
There is a large setup violation of -4.624 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[113][22]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#701 Warning
Large setup violation  
There is a large setup violation of -4.624 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[113][24]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#702 Warning
Large setup violation  
There is a large setup violation of -4.624 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[113][25]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#703 Warning
Large setup violation  
There is a large setup violation of -4.624 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[113][3]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#704 Warning
Large setup violation  
There is a large setup violation of -4.654 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[14]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[0][14]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#705 Warning
Large setup violation  
There is a large setup violation of -4.668 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[31]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[107][31]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#706 Warning
Large setup violation  
There is a large setup violation of -4.670 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[6]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[110][6]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#707 Warning
Large setup violation  
There is a large setup violation of -4.692 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[10]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[112][10]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#708 Warning
Large setup violation  
There is a large setup violation of -4.709 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[11]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[111][11]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#709 Warning
Large setup violation  
There is a large setup violation of -4.733 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[1]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[0][1]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#710 Warning
Large setup violation  
There is a large setup violation of -4.735 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[0]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[101][0]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#711 Warning
Large setup violation  
There is a large setup violation of -4.752 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[104][5]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#712 Warning
Large setup violation  
There is a large setup violation of -4.761 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[4]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[112][4]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#713 Warning
Large setup violation  
There is a large setup violation of -4.767 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[11]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[115][11]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#714 Warning
Large setup violation  
There is a large setup violation of -4.767 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[108][5]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#715 Warning
Large setup violation  
There is a large setup violation of -4.782 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[12]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[101][12]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#716 Warning
Large setup violation  
There is a large setup violation of -4.785 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[19]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[108][19]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#717 Warning
Large setup violation  
There is a large setup violation of -4.798 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[30]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[114][30]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#718 Warning
Large setup violation  
There is a large setup violation of -4.855 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[11]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[112][11]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#719 Warning
Large setup violation  
There is a large setup violation of -4.858 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[114][20]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#720 Warning
Large setup violation  
There is a large setup violation of -4.858 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[114][22]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#721 Warning
Large setup violation  
There is a large setup violation of -4.858 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[114][27]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#722 Warning
Large setup violation  
There is a large setup violation of -4.862 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[11]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[104][11]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#723 Warning
Large setup violation  
There is a large setup violation of -4.871 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[104][13]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#724 Warning
Large setup violation  
There is a large setup violation of -4.871 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[104][15]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#725 Warning
Large setup violation  
There is a large setup violation of -4.871 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[104][16]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#726 Warning
Large setup violation  
There is a large setup violation of -4.871 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[104][18]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#727 Warning
Large setup violation  
There is a large setup violation of -4.871 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[104][19]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#728 Warning
Large setup violation  
There is a large setup violation of -4.871 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[104][2]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#729 Warning
Large setup violation  
There is a large setup violation of -4.871 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[104][3]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#730 Warning
Large setup violation  
There is a large setup violation of -4.871 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[104][8]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#731 Warning
Large setup violation  
There is a large setup violation of -4.897 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[10]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[114][10]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#732 Warning
Large setup violation  
There is a large setup violation of -4.897 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[30]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[115][30]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#733 Warning
Large setup violation  
There is a large setup violation of -4.903 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[11]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[100][11]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#734 Warning
Large setup violation  
There is a large setup violation of -4.926 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[30]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[113][30]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#735 Warning
Large setup violation  
There is a large setup violation of -4.972 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[115][0]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#736 Warning
Large setup violation  
There is a large setup violation of -4.972 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[115][1]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#737 Warning
Large setup violation  
There is a large setup violation of -4.972 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[115][2]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#738 Warning
Large setup violation  
There is a large setup violation of -4.993 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[11]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[101][11]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#739 Warning
Large setup violation  
There is a large setup violation of -4.997 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[113][11]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#740 Warning
Large setup violation  
There is a large setup violation of -4.997 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[113][4]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#741 Warning
Large setup violation  
There is a large setup violation of -4.997 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[113][8]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#742 Warning
Large setup violation  
There is a large setup violation of -4.997 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[113][9]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#743 Warning
Large setup violation  
There is a large setup violation of -5.005 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[114][16]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#744 Warning
Large setup violation  
There is a large setup violation of -5.005 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[114][17]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#745 Warning
Large setup violation  
There is a large setup violation of -5.005 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[114][18]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#746 Warning
Large setup violation  
There is a large setup violation of -5.005 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[114][8]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#747 Warning
Large setup violation  
There is a large setup violation of -5.012 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[19]/C (clocked by clk_fpga_1) and unity_i/DIFF_PULSER_0/U0/last_PULSE_CREATE_reg[19]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#748 Warning
Large setup violation  
There is a large setup violation of -5.015 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[7]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[114][7]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#749 Warning
Large setup violation  
There is a large setup violation of -5.015 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]_rep__0/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[100][26]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#750 Warning
Large setup violation  
There is a large setup violation of -5.015 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]_rep__0/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[100][28]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#751 Warning
Large setup violation  
There is a large setup violation of -5.015 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]_rep__0/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[100][29]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#752 Warning
Large setup violation  
There is a large setup violation of -5.015 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]_rep__0/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[100][30]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#753 Warning
Large setup violation  
There is a large setup violation of -5.015 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[104][10]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#754 Warning
Large setup violation  
There is a large setup violation of -5.015 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[104][11]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#755 Warning
Large setup violation  
There is a large setup violation of -5.015 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[104][12]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#756 Warning
Large setup violation  
There is a large setup violation of -5.015 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[104][14]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#757 Warning
Large setup violation  
There is a large setup violation of -5.015 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[104][17]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#758 Warning
Large setup violation  
There is a large setup violation of -5.015 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[104][6]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#759 Warning
Large setup violation  
There is a large setup violation of -5.015 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[104][7]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#760 Warning
Large setup violation  
There is a large setup violation of -5.015 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[104][9]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#761 Warning
Large setup violation  
There is a large setup violation of -5.017 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[11]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[103][11]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#762 Warning
Large setup violation  
There is a large setup violation of -5.062 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]_rep__0/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[100][11]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#763 Warning
Large setup violation  
There is a large setup violation of -5.062 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]_rep__0/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[100][14]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#764 Warning
Large setup violation  
There is a large setup violation of -5.062 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]_rep__0/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[100][16]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#765 Warning
Large setup violation  
There is a large setup violation of -5.062 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]_rep__0/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[100][17]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#766 Warning
Large setup violation  
There is a large setup violation of -5.105 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[109][0]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#767 Warning
Large setup violation  
There is a large setup violation of -5.105 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[109][1]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#768 Warning
Large setup violation  
There is a large setup violation of -5.105 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[109][2]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#769 Warning
Large setup violation  
There is a large setup violation of -5.105 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[109][3]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#770 Warning
Large setup violation  
There is a large setup violation of -5.145 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[7]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[103][7]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#771 Warning
Large setup violation  
There is a large setup violation of -5.161 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[104][0]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#772 Warning
Large setup violation  
There is a large setup violation of -5.161 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[104][1]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#773 Warning
Large setup violation  
There is a large setup violation of -5.161 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[104][4]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#774 Warning
Large setup violation  
There is a large setup violation of -5.161 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[104][5]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#775 Warning
Large setup violation  
There is a large setup violation of -5.168 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]_rep__0/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[100][21]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#776 Warning
Large setup violation  
There is a large setup violation of -5.168 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]_rep__0/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[100][24]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#777 Warning
Large setup violation  
There is a large setup violation of -5.168 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]_rep__0/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[100][25]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#778 Warning
Large setup violation  
There is a large setup violation of -5.168 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]_rep__0/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[100][27]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#779 Warning
Large setup violation  
There is a large setup violation of -5.175 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[14]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[112][14]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#780 Warning
Large setup violation  
There is a large setup violation of -5.177 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[6]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[102][6]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#781 Warning
Large setup violation  
There is a large setup violation of -5.188 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[11]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[105][11]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#782 Warning
Large setup violation  
There is a large setup violation of -5.201 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[6]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[101][6]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#783 Warning
Large setup violation  
There is a large setup violation of -5.213 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[16]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[102][16]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#784 Warning
Large setup violation  
There is a large setup violation of -5.221 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[107][17]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#785 Warning
Large setup violation  
There is a large setup violation of -5.221 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[107][27]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#786 Warning
Large setup violation  
There is a large setup violation of -5.221 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[107][28]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#787 Warning
Large setup violation  
There is a large setup violation of -5.221 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[107][29]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#788 Warning
Large setup violation  
There is a large setup violation of -5.221 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[107][30]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#789 Warning
Large setup violation  
There is a large setup violation of -5.221 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[107][31]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#790 Warning
Large setup violation  
There is a large setup violation of -5.230 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[11]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[113][11]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#791 Warning
Large setup violation  
There is a large setup violation of -5.259 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[13]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[108][13]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#792 Warning
Large setup violation  
There is a large setup violation of -5.263 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[30]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[112][30]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#793 Warning
Large setup violation  
There is a large setup violation of -5.302 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[7]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[105][7]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#794 Warning
Large setup violation  
There is a large setup violation of -5.308 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[11]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[114][11]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#795 Warning
Large setup violation  
There is a large setup violation of -5.318 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]_rep__0/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[100][12]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#796 Warning
Large setup violation  
There is a large setup violation of -5.318 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]_rep__0/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[100][15]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#797 Warning
Large setup violation  
There is a large setup violation of -5.318 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]_rep__0/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[100][18]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#798 Warning
Large setup violation  
There is a large setup violation of -5.318 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]_rep__0/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[100][19]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#799 Warning
Large setup violation  
There is a large setup violation of -5.337 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[4]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[114][4]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#800 Warning
Large setup violation  
There is a large setup violation of -5.343 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[107][10]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#801 Warning
Large setup violation  
There is a large setup violation of -5.343 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[107][11]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#802 Warning
Large setup violation  
There is a large setup violation of -5.343 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[107][14]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#803 Warning
Large setup violation  
There is a large setup violation of -5.343 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[107][15]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#804 Warning
Large setup violation  
There is a large setup violation of -5.343 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[107][19]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#805 Warning
Large setup violation  
There is a large setup violation of -5.343 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[107][20]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#806 Warning
Large setup violation  
There is a large setup violation of -5.343 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[107][25]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#807 Warning
Large setup violation  
There is a large setup violation of -5.343 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[107][9]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#808 Warning
Large setup violation  
There is a large setup violation of -5.351 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[7]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[113][7]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#809 Warning
Large setup violation  
There is a large setup violation of -5.356 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[4]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[103][4]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#810 Warning
Large setup violation  
There is a large setup violation of -5.392 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]_rep__0/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[100][20]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#811 Warning
Large setup violation  
There is a large setup violation of -5.392 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]_rep__0/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[100][22]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#812 Warning
Large setup violation  
There is a large setup violation of -5.392 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]_rep__0/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[100][23]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#813 Warning
Large setup violation  
There is a large setup violation of -5.401 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[6]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[100][6]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#814 Warning
Large setup violation  
There is a large setup violation of -5.406 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[1]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[10][1]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#815 Warning
Large setup violation  
There is a large setup violation of -5.409 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[107][12]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#816 Warning
Large setup violation  
There is a large setup violation of -5.409 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[107][16]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#817 Warning
Large setup violation  
There is a large setup violation of -5.409 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[107][18]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#818 Warning
Large setup violation  
There is a large setup violation of -5.409 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[107][21]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#819 Warning
Large setup violation  
There is a large setup violation of -5.409 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[107][22]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#820 Warning
Large setup violation  
There is a large setup violation of -5.409 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[107][23]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#821 Warning
Large setup violation  
There is a large setup violation of -5.409 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[107][24]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#822 Warning
Large setup violation  
There is a large setup violation of -5.409 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[107][26]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#823 Warning
Large setup violation  
There is a large setup violation of -5.411 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[13]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[110][13]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#824 Warning
Large setup violation  
There is a large setup violation of -5.415 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[0]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[102][0]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#825 Warning
Large setup violation  
There is a large setup violation of -5.436 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[113][0]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#826 Warning
Large setup violation  
There is a large setup violation of -5.436 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[113][10]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#827 Warning
Large setup violation  
There is a large setup violation of -5.436 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[113][15]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#828 Warning
Large setup violation  
There is a large setup violation of -5.436 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[113][1]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#829 Warning
Large setup violation  
There is a large setup violation of -5.436 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[113][2]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#830 Warning
Large setup violation  
There is a large setup violation of -5.436 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[113][5]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#831 Warning
Large setup violation  
There is a large setup violation of -5.436 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[113][6]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#832 Warning
Large setup violation  
There is a large setup violation of -5.436 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[113][7]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#833 Warning
Large setup violation  
There is a large setup violation of -5.455 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[10]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[0][10]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#834 Warning
Large setup violation  
There is a large setup violation of -5.470 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]_rep__0/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[100][13]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#835 Warning
Large setup violation  
There is a large setup violation of -5.470 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]_rep__0/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[100][8]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#836 Warning
Large setup violation  
There is a large setup violation of -5.470 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]_rep__0/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[100][9]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#837 Warning
Large setup violation  
There is a large setup violation of -5.478 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[101][5]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#838 Warning
Large setup violation  
There is a large setup violation of -5.533 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]_rep__0/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[102][31]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#839 Warning
Large setup violation  
There is a large setup violation of -5.548 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[5]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[100][5]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#840 Warning
Large setup violation  
There is a large setup violation of -5.620 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]_rep__0/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[100][10]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#841 Warning
Large setup violation  
There is a large setup violation of -5.620 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]_rep__0/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[100][5]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#842 Warning
Large setup violation  
There is a large setup violation of -5.620 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]_rep__0/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[100][6]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#843 Warning
Large setup violation  
There is a large setup violation of -5.620 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]_rep__0/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[100][7]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#844 Warning
Large setup violation  
There is a large setup violation of -5.638 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[14]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[114][14]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#845 Warning
Large setup violation  
There is a large setup violation of -5.687 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[26]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[10][26]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#846 Warning
Large setup violation  
There is a large setup violation of -5.722 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]_rep__0/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[100][31]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#847 Warning
Large setup violation  
There is a large setup violation of -5.744 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[4]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[104][4]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#848 Warning
Large setup violation  
There is a large setup violation of -5.782 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]_rep__0/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[102][14]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#849 Warning
Large setup violation  
There is a large setup violation of -5.782 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]_rep__0/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[102][16]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#850 Warning
Large setup violation  
There is a large setup violation of -5.782 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]_rep__0/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[102][17]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#851 Warning
Large setup violation  
There is a large setup violation of -5.782 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]_rep__0/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[102][18]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#852 Warning
Large setup violation  
There is a large setup violation of -5.782 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]_rep__0/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[102][19]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#853 Warning
Large setup violation  
There is a large setup violation of -5.782 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]_rep__0/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[102][22]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#854 Warning
Large setup violation  
There is a large setup violation of -5.782 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]_rep__0/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[102][23]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#855 Warning
Large setup violation  
There is a large setup violation of -5.805 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[10]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[10][10]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#856 Warning
Large setup violation  
There is a large setup violation of -5.817 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]_rep__0/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[102][13]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#857 Warning
Large setup violation  
There is a large setup violation of -5.826 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[23]/C (clocked by clk_fpga_1) and unity_i/DIFF_PULSER_0/U0/last_PULSE_CREATE_reg[23]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#858 Warning
Large setup violation  
There is a large setup violation of -5.837 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[107][0]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#859 Warning
Large setup violation  
There is a large setup violation of -5.837 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[107][1]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#860 Warning
Large setup violation  
There is a large setup violation of -5.841 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[23]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[101][23]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#861 Warning
Large setup violation  
There is a large setup violation of -5.873 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[13]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[106][13]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#862 Warning
Large setup violation  
There is a large setup violation of -5.919 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]_rep__0/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[100][0]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#863 Warning
Large setup violation  
There is a large setup violation of -5.919 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]_rep__0/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[100][1]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#864 Warning
Large setup violation  
There is a large setup violation of -5.919 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]_rep__0/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[100][2]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#865 Warning
Large setup violation  
There is a large setup violation of -5.919 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]_rep__0/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[100][3]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#866 Warning
Large setup violation  
There is a large setup violation of -5.919 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]_rep__0/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[100][4]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#867 Warning
Large setup violation  
There is a large setup violation of -6.021 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[13]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[109][13]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#868 Warning
Large setup violation  
There is a large setup violation of -6.083 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[13]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[111][13]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#869 Warning
Large setup violation  
There is a large setup violation of -6.117 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[107][13]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#870 Warning
Large setup violation  
There is a large setup violation of -6.117 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[107][2]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#871 Warning
Large setup violation  
There is a large setup violation of -6.117 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[107][3]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#872 Warning
Large setup violation  
There is a large setup violation of -6.117 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[107][4]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#873 Warning
Large setup violation  
There is a large setup violation of -6.117 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[107][5]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#874 Warning
Large setup violation  
There is a large setup violation of -6.117 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[107][6]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#875 Warning
Large setup violation  
There is a large setup violation of -6.117 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[107][7]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#876 Warning
Large setup violation  
There is a large setup violation of -6.117 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[4]_rep/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[107][8]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#877 Warning
Large setup violation  
There is a large setup violation of -6.141 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[4]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[107][4]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#878 Warning
Large setup violation  
There is a large setup violation of -6.141 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]_rep__0/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[102][20]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#879 Warning
Large setup violation  
There is a large setup violation of -6.244 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]_rep__0/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[102][10]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#880 Warning
Large setup violation  
There is a large setup violation of -6.244 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]_rep__0/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[102][2]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#881 Warning
Large setup violation  
There is a large setup violation of -6.244 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]_rep__0/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[102][3]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#882 Warning
Large setup violation  
There is a large setup violation of -6.244 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]_rep__0/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[102][5]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#883 Warning
Large setup violation  
There is a large setup violation of -6.254 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[23]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[100][23]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#884 Warning
Large setup violation  
There is a large setup violation of -6.274 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]_rep__0/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[102][11]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#885 Warning
Large setup violation  
There is a large setup violation of -6.274 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]_rep__0/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[102][12]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#886 Warning
Large setup violation  
There is a large setup violation of -6.274 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]_rep__0/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[102][15]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#887 Warning
Large setup violation  
There is a large setup violation of -6.274 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]_rep__0/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[102][9]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#888 Warning
Large setup violation  
There is a large setup violation of -6.296 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[4]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[105][4]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#889 Warning
Large setup violation  
There is a large setup violation of -6.311 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]_rep__0/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[102][0]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#890 Warning
Large setup violation  
There is a large setup violation of -6.311 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]_rep__0/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[102][1]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#891 Warning
Large setup violation  
There is a large setup violation of -6.311 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]_rep__0/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[102][4]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#892 Warning
Large setup violation  
There is a large setup violation of -6.311 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]_rep__0/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[102][6]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#893 Warning
Large setup violation  
There is a large setup violation of -6.311 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]_rep__0/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[102][7]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#894 Warning
Large setup violation  
There is a large setup violation of -6.311 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]_rep__0/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[102][8]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#895 Warning
Large setup violation  
There is a large setup violation of -6.316 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[23]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[102][23]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#896 Warning
Large setup violation  
There is a large setup violation of -6.394 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[25]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[10][25]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#897 Warning
Large setup violation  
There is a large setup violation of -6.411 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]_rep__0/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[102][21]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#898 Warning
Large setup violation  
There is a large setup violation of -6.411 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]_rep__0/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[102][24]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#899 Warning
Large setup violation  
There is a large setup violation of -6.411 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]_rep__0/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[102][27]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#900 Warning
Large setup violation  
There is a large setup violation of -6.411 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]_rep__0/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[102][28]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#901 Warning
Large setup violation  
There is a large setup violation of -6.475 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[18]/C (clocked by clk_fpga_1) and unity_i/DIFF_PULSER_0/U0/last_PULSE_CREATE_reg[18]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#902 Warning
Large setup violation  
There is a large setup violation of -6.490 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[7]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[10][7]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#903 Warning
Large setup violation  
There is a large setup violation of -6.546 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[30]/C (clocked by clk_fpga_1) and unity_i/DIFF_PULSER_0/U0/last_PULSE_CREATE_reg[30]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#904 Warning
Large setup violation  
There is a large setup violation of -6.547 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[10]/C (clocked by clk_fpga_1) and unity_i/DIFF_PULSER_0/U0/last_PULSE_CREATE_reg[10]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#905 Warning
Large setup violation  
There is a large setup violation of -6.564 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[13]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[107][13]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#906 Warning
Large setup violation  
There is a large setup violation of -6.615 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[26]/C (clocked by clk_fpga_1) and unity_i/DIFF_PULSER_0/U0/last_PULSE_CREATE_reg[26]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#907 Warning
Large setup violation  
There is a large setup violation of -6.617 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[11]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[10][11]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#908 Warning
Large setup violation  
There is a large setup violation of -6.630 ns between unity_i/unity_ctrl_0/U0/addr4_out_reg[2]/C (clocked by unity_clk) and unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_B_out_reg/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#909 Warning
Large setup violation  
There is a large setup violation of -6.679 ns between unity_i/unity_ctrl_0/U0/addr4_out_reg[2]/C (clocked by unity_clk) and unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_BH_out_reg/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#910 Warning
Large setup violation  
There is a large setup violation of -6.694 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[4]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[110][4]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#911 Warning
Large setup violation  
There is a large setup violation of -6.712 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]_rep__0/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[102][25]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#912 Warning
Large setup violation  
There is a large setup violation of -6.712 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]_rep__0/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[102][26]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#913 Warning
Large setup violation  
There is a large setup violation of -6.712 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]_rep__0/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[102][29]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#914 Warning
Large setup violation  
There is a large setup violation of -6.712 ns between unity_i/RUNNING_AVG_0/U0/index_counter_reg[2]_rep__0/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[102][30]/CE (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#915 Warning
Large setup violation  
There is a large setup violation of -6.718 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[14]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[10][14]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#916 Warning
Large setup violation  
There is a large setup violation of -6.736 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[7]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[0][7]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#917 Warning
Large setup violation  
There is a large setup violation of -6.793 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[4]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[111][4]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#918 Warning
Large setup violation  
There is a large setup violation of -6.945 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[18]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[102][18]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#919 Warning
Large setup violation  
There is a large setup violation of -7.035 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[11]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[0][11]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#920 Warning
Large setup violation  
There is a large setup violation of -7.066 ns between unity_i/unity_ctrl_0/U0/addr4_out_reg[2]/C (clocked by unity_clk) and unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_C_out_reg/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#921 Warning
Large setup violation  
There is a large setup violation of -7.079 ns between unity_i/unity_ctrl_0/U0/addr4_out_reg[2]/C (clocked by unity_clk) and unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_A_out_reg/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#922 Warning
Large setup violation  
There is a large setup violation of -7.080 ns between unity_i/unity_ctrl_0/U0/addr4_out_reg[2]/C (clocked by unity_clk) and unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_CH_out_reg/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#923 Warning
Large setup violation  
There is a large setup violation of -7.099 ns between unity_i/unity_ctrl_0/U0/addr4_out_reg[2]/C (clocked by unity_clk) and unity_i/BLDC_MOTOR_CONTROL/BLDC_STATE_CONTROLLER_0/U0/PHASE_AH_out_reg/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#924 Warning
Large setup violation  
There is a large setup violation of -7.193 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[20]/C (clocked by clk_fpga_1) and unity_i/DIFF_PULSER_0/U0/last_PULSE_CREATE_reg[20]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#925 Warning
Large setup violation  
There is a large setup violation of -7.299 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[26]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[0][26]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#926 Warning
Large setup violation  
There is a large setup violation of -7.346 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[7]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[101][7]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#927 Warning
Large setup violation  
There is a large setup violation of -7.357 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[13]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[112][13]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#928 Warning
Large setup violation  
There is a large setup violation of -7.484 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[24]/C (clocked by clk_fpga_1) and unity_i/DIFF_PULSER_0/U0/last_PULSE_CREATE_reg[24]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#929 Warning
Large setup violation  
There is a large setup violation of -7.507 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[13]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[113][13]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#930 Warning
Large setup violation  
There is a large setup violation of -7.653 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[26]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[104][26]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#931 Warning
Large setup violation  
There is a large setup violation of -7.686 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[13]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[115][13]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#932 Warning
Large setup violation  
There is a large setup violation of -7.739 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[0]/C (clocked by clk_fpga_1) and unity_i/DIFF_PULSER_0/U0/last_PULSE_CREATE_reg[0]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#933 Warning
Large setup violation  
There is a large setup violation of -7.796 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[13]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[114][13]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#934 Warning
Large setup violation  
There is a large setup violation of -7.799 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[30]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[10][30]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#935 Warning
Large setup violation  
There is a large setup violation of -7.804 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[25]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[112][25]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#936 Warning
Large setup violation  
There is a large setup violation of -7.818 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[18]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[10][18]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#937 Warning
Large setup violation  
There is a large setup violation of -7.886 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[26]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[113][26]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#938 Warning
Large setup violation  
There is a large setup violation of -7.946 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[25]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[113][25]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#939 Warning
Large setup violation  
There is a large setup violation of -8.032 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[12]/C (clocked by clk_fpga_1) and unity_i/DIFF_PULSER_0/U0/last_PULSE_CREATE_reg[12]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#940 Warning
Large setup violation  
There is a large setup violation of -8.040 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[26]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[103][26]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#941 Warning
Large setup violation  
There is a large setup violation of -8.075 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[25]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[114][25]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#942 Warning
Large setup violation  
There is a large setup violation of -8.190 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[26]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[105][26]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#943 Warning
Large setup violation  
There is a large setup violation of -8.249 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[26]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[115][26]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#944 Warning
Large setup violation  
There is a large setup violation of -8.265 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[28]/C (clocked by clk_fpga_1) and unity_i/DIFF_PULSER_0/U0/last_PULSE_CREATE_reg[28]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#945 Warning
Large setup violation  
There is a large setup violation of -8.298 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[26]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[114][26]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#946 Warning
Large setup violation  
There is a large setup violation of -8.303 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[25]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[0][25]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#947 Warning
Large setup violation  
There is a large setup violation of -8.311 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[18]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[0][18]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#948 Warning
Large setup violation  
There is a large setup violation of -8.314 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[13]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[103][13]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#949 Warning
Large setup violation  
There is a large setup violation of -8.317 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[20]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[10][20]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#950 Warning
Large setup violation  
There is a large setup violation of -8.396 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[16]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[113][16]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#951 Warning
Large setup violation  
There is a large setup violation of -8.404 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[25]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[105][25]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#952 Warning
Large setup violation  
There is a large setup violation of -8.414 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[13]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[104][13]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#953 Warning
Large setup violation  
There is a large setup violation of -8.478 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[25]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[115][25]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#954 Warning
Large setup violation  
There is a large setup violation of -8.516 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[26]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[112][26]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#955 Warning
Large setup violation  
There is a large setup violation of -8.543 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[25]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[104][25]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#956 Warning
Large setup violation  
There is a large setup violation of -8.648 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[24]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[101][24]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#957 Warning
Large setup violation  
There is a large setup violation of -8.746 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[25]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[103][25]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#958 Warning
Large setup violation  
There is a large setup violation of -8.770 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[13]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[105][13]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#959 Warning
Large setup violation  
There is a large setup violation of -8.781 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[0]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[10][0]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#960 Warning
Large setup violation  
There is a large setup violation of -8.809 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[16]/C (clocked by clk_fpga_1) and unity_i/DIFF_PULSER_0/U0/last_PULSE_CREATE_reg[16]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#961 Warning
Large setup violation  
There is a large setup violation of -8.812 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[13]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[100][13]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#962 Warning
Large setup violation  
There is a large setup violation of -8.892 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[16]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[103][16]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#963 Warning
Large setup violation  
There is a large setup violation of -8.928 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[24]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[100][24]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#964 Warning
Large setup violation  
There is a large setup violation of -9.004 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[20]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[102][20]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#965 Warning
Large setup violation  
There is a large setup violation of -9.113 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[25]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[100][25]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#966 Warning
Large setup violation  
There is a large setup violation of -9.134 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[16]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[0][16]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#967 Warning
Large setup violation  
There is a large setup violation of -9.194 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[18]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[109][18]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#968 Warning
Large setup violation  
There is a large setup violation of -9.209 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[16]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[115][16]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#969 Warning
Large setup violation  
There is a large setup violation of -9.270 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[18]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[103][18]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#970 Warning
Large setup violation  
There is a large setup violation of -9.273 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[20]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[0][20]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#971 Warning
Large setup violation  
There is a large setup violation of -9.283 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[18]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[101][18]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#972 Warning
Large setup violation  
There is a large setup violation of -9.302 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[25]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[102][25]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#973 Warning
Large setup violation  
There is a large setup violation of -9.316 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[20]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[101][20]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#974 Warning
Large setup violation  
There is a large setup violation of -9.320 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[24]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[105][24]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#975 Warning
Large setup violation  
There is a large setup violation of -9.402 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[0]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[114][0]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#976 Warning
Large setup violation  
There is a large setup violation of -9.484 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[18]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[114][18]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#977 Warning
Large setup violation  
There is a large setup violation of -9.488 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[20]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[100][20]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#978 Warning
Large setup violation  
There is a large setup violation of -9.504 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[16]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[104][16]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#979 Warning
Large setup violation  
There is a large setup violation of -9.514 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[18]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[115][18]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#980 Warning
Large setup violation  
There is a large setup violation of -9.526 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[30]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[0][30]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#981 Warning
Large setup violation  
There is a large setup violation of -9.559 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[20]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[105][20]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#982 Warning
Large setup violation  
There is a large setup violation of -9.564 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[20]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[104][20]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#983 Warning
Large setup violation  
There is a large setup violation of -9.573 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[16]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[114][16]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#984 Warning
Large setup violation  
There is a large setup violation of -9.619 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[24]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[102][24]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#985 Warning
Large setup violation  
There is a large setup violation of -9.645 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[20]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[113][20]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#986 Warning
Large setup violation  
There is a large setup violation of -9.690 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[18]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[104][18]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#987 Warning
Large setup violation  
There is a large setup violation of -9.716 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[16]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[105][16]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#988 Warning
Large setup violation  
There is a large setup violation of -9.745 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[18]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[112][18]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#989 Warning
Large setup violation  
There is a large setup violation of -9.757 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[18]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[113][18]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#990 Warning
Large setup violation  
There is a large setup violation of -9.769 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[20]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[115][20]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#991 Warning
Large setup violation  
There is a large setup violation of -9.801 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[16]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[112][16]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#992 Warning
Large setup violation  
There is a large setup violation of -9.825 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[16]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[10][16]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#993 Warning
Large setup violation  
There is a large setup violation of -9.854 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[18]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[105][18]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#994 Warning
Large setup violation  
There is a large setup violation of -9.857 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[20]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[112][20]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#995 Warning
Large setup violation  
There is a large setup violation of -9.858 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[24]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[103][24]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#996 Warning
Large setup violation  
There is a large setup violation of -9.905 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[12]/C (clocked by clk_fpga_1) and unity_i/DIFF_PULSER_0/U0/PULSE_out_buf_reg/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#997 Warning
Large setup violation  
There is a large setup violation of -9.910 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[28]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[101][28]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#998 Warning
Large setup violation  
There is a large setup violation of -9.921 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[20]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[103][20]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#999 Warning
Large setup violation  
There is a large setup violation of -9.976 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[18]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[100][18]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#1000 Warning
Large setup violation  
There is a large setup violation of -9.998 ns between unity_i/BLDC_MOTOR_CONTROL/BLDC_SPEED_OBSERVER_0/U0/speed_out_reg[24]/C (clocked by clk_fpga_1) and unity_i/RUNNING_AVG_0/U0/AVG_LIST_reg[112][24]/D (clocked by clk_fpga_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/FSM_onehot_state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/FSM_onehot_state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/FSM_onehot_state_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/FSM_onehot_state_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/FSM_onehot_state_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin unity_i/BLDC_MOTOR_CONTROL/OL_BLDC_Stepper_0/U0/FSM_onehot_state_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Warning
Non-clocked sequential cell  
The clock pin unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/count_direction_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Warning
Non-clocked sequential cell  
The clock pin unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/count_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Warning
Non-clocked sequential cell  
The clock pin unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/count_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Warning
Non-clocked sequential cell  
The clock pin unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/count_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Warning
Non-clocked sequential cell  
The clock pin unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/count_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Warning
Non-clocked sequential cell  
The clock pin unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/count_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Warning
Non-clocked sequential cell  
The clock pin unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/count_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Warning
Non-clocked sequential cell  
The clock pin unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/count_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Warning
Non-clocked sequential cell  
The clock pin unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/count_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Warning
Non-clocked sequential cell  
The clock pin unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/count_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Warning
Non-clocked sequential cell  
The clock pin unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/count_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Warning
Non-clocked sequential cell  
The clock pin unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/count_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Warning
Non-clocked sequential cell  
The clock pin unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/count_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Warning
Non-clocked sequential cell  
The clock pin unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/count_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Warning
Non-clocked sequential cell  
The clock pin unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/count_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Warning
Non-clocked sequential cell  
The clock pin unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/count_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Warning
Non-clocked sequential cell  
The clock pin unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/count_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Warning
Non-clocked sequential cell  
The clock pin unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/count_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Warning
Non-clocked sequential cell  
The clock pin unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/count_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Warning
Non-clocked sequential cell  
The clock pin unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/count_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Warning
Non-clocked sequential cell  
The clock pin unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/count_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Warning
Non-clocked sequential cell  
The clock pin unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/count_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Warning
Non-clocked sequential cell  
The clock pin unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/count_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Warning
Non-clocked sequential cell  
The clock pin unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/count_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Warning
Non-clocked sequential cell  
The clock pin unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/count_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Warning
Non-clocked sequential cell  
The clock pin unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/count_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Warning
Non-clocked sequential cell  
The clock pin unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/count_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Warning
Non-clocked sequential cell  
The clock pin unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/count_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Warning
Non-clocked sequential cell  
The clock pin unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/count_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Warning
Non-clocked sequential cell  
The clock pin unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/count_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Warning
Non-clocked sequential cell  
The clock pin unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/count_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Warning
Non-clocked sequential cell  
The clock pin unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/count_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Warning
Non-clocked sequential cell  
The clock pin unity_i/BLDC_MOTOR_CONTROL/PWM_generator_0/U0/count_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Warning
Non-clocked sequential cell  
The clock pin unity_i/BLDC_MOTOR_CONTROL/STARTUP_PWM_MOD/STARTUP_PWM/U0/count_direction_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Warning
Non-clocked sequential cell  
The clock pin unity_i/BLDC_MOTOR_CONTROL/STARTUP_PWM_MOD/STARTUP_PWM/U0/count_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Warning
Non-clocked sequential cell  
The clock pin unity_i/BLDC_MOTOR_CONTROL/STARTUP_PWM_MOD/STARTUP_PWM/U0/count_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Warning
Non-clocked sequential cell  
The clock pin unity_i/BLDC_MOTOR_CONTROL/STARTUP_PWM_MOD/STARTUP_PWM/U0/count_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Warning
Non-clocked sequential cell  
The clock pin unity_i/BLDC_MOTOR_CONTROL/STARTUP_PWM_MOD/STARTUP_PWM/U0/count_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Warning
Non-clocked sequential cell  
The clock pin unity_i/BLDC_MOTOR_CONTROL/STARTUP_PWM_MOD/STARTUP_PWM/U0/count_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Warning
Non-clocked sequential cell  
The clock pin unity_i/BLDC_MOTOR_CONTROL/STARTUP_PWM_MOD/STARTUP_PWM/U0/count_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Warning
Non-clocked sequential cell  
The clock pin unity_i/BLDC_MOTOR_CONTROL/STARTUP_PWM_MOD/STARTUP_PWM/U0/count_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Warning
Non-clocked sequential cell  
The clock pin unity_i/BLDC_MOTOR_CONTROL/STARTUP_PWM_MOD/STARTUP_PWM/U0/count_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Warning
Non-clocked sequential cell  
The clock pin unity_i/BLDC_MOTOR_CONTROL/STARTUP_PWM_MOD/STARTUP_PWM/U0/count_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Warning
Non-clocked sequential cell  
The clock pin unity_i/BLDC_MOTOR_CONTROL/STARTUP_PWM_MOD/STARTUP_PWM/U0/count_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Warning
Non-clocked sequential cell  
The clock pin unity_i/BLDC_MOTOR_CONTROL/STARTUP_PWM_MOD/STARTUP_PWM/U0/count_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#52 Warning
Non-clocked sequential cell  
The clock pin unity_i/BLDC_MOTOR_CONTROL/STARTUP_PWM_MOD/STARTUP_PWM/U0/count_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#53 Warning
Non-clocked sequential cell  
The clock pin unity_i/BLDC_MOTOR_CONTROL/STARTUP_PWM_MOD/STARTUP_PWM/U0/count_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#54 Warning
Non-clocked sequential cell  
The clock pin unity_i/BLDC_MOTOR_CONTROL/STARTUP_PWM_MOD/STARTUP_PWM/U0/count_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#55 Warning
Non-clocked sequential cell  
The clock pin unity_i/BLDC_MOTOR_CONTROL/STARTUP_PWM_MOD/STARTUP_PWM/U0/count_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#56 Warning
Non-clocked sequential cell  
The clock pin unity_i/BLDC_MOTOR_CONTROL/STARTUP_PWM_MOD/STARTUP_PWM/U0/count_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#57 Warning
Non-clocked sequential cell  
The clock pin unity_i/BLDC_MOTOR_CONTROL/STARTUP_PWM_MOD/STARTUP_PWM/U0/count_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#58 Warning
Non-clocked sequential cell  
The clock pin unity_i/BLDC_MOTOR_CONTROL/STARTUP_PWM_MOD/STARTUP_PWM/U0/count_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#59 Warning
Non-clocked sequential cell  
The clock pin unity_i/BLDC_MOTOR_CONTROL/STARTUP_PWM_MOD/STARTUP_PWM/U0/count_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#60 Warning
Non-clocked sequential cell  
The clock pin unity_i/BLDC_MOTOR_CONTROL/STARTUP_PWM_MOD/STARTUP_PWM/U0/count_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#61 Warning
Non-clocked sequential cell  
The clock pin unity_i/BLDC_MOTOR_CONTROL/STARTUP_PWM_MOD/STARTUP_PWM/U0/count_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#62 Warning
Non-clocked sequential cell  
The clock pin unity_i/BLDC_MOTOR_CONTROL/STARTUP_PWM_MOD/STARTUP_PWM/U0/count_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#63 Warning
Non-clocked sequential cell  
The clock pin unity_i/BLDC_MOTOR_CONTROL/STARTUP_PWM_MOD/STARTUP_PWM/U0/count_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#64 Warning
Non-clocked sequential cell  
The clock pin unity_i/BLDC_MOTOR_CONTROL/STARTUP_PWM_MOD/STARTUP_PWM/U0/count_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#65 Warning
Non-clocked sequential cell  
The clock pin unity_i/BLDC_MOTOR_CONTROL/STARTUP_PWM_MOD/STARTUP_PWM/U0/count_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#66 Warning
Non-clocked sequential cell  
The clock pin unity_i/BLDC_MOTOR_CONTROL/STARTUP_PWM_MOD/STARTUP_PWM/U0/count_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#67 Warning
Non-clocked sequential cell  
The clock pin unity_i/BLDC_MOTOR_CONTROL/STARTUP_PWM_MOD/STARTUP_PWM/U0/count_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#68 Warning
Non-clocked sequential cell  
The clock pin unity_i/BLDC_MOTOR_CONTROL/STARTUP_PWM_MOD/STARTUP_PWM/U0/count_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#69 Warning
Non-clocked sequential cell  
The clock pin unity_i/BLDC_MOTOR_CONTROL/STARTUP_PWM_MOD/STARTUP_PWM/U0/count_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#70 Warning
Non-clocked sequential cell  
The clock pin unity_i/BLDC_MOTOR_CONTROL/STARTUP_PWM_MOD/STARTUP_PWM/U0/count_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#71 Warning
Non-clocked sequential cell  
The clock pin unity_i/BLDC_MOTOR_CONTROL/STARTUP_PWM_MOD/STARTUP_PWM/U0/count_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#72 Warning
Non-clocked sequential cell  
The clock pin unity_i/BLDC_MOTOR_CONTROL/STARTUP_PWM_MOD/STARTUP_PWM/U0/count_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on DIR_IN relative to clock(s) clk_fpga_1 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on MTR_START relative to clock(s) clk_fpga_1 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on SENSE[0] relative to clock(s) clk_fpga_1 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on SENSE[1] relative to clock(s) clk_fpga_1 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on SENSE[2] relative to clock(s) clk_fpga_1 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on SW_A_in relative to clock(s) clk_fpga_1 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on SW_B_in relative to clock(s) clk_fpga_1 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on rx_i relative to clock(s) VIRTUAL_clk_uart 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on PHASE_AH_out relative to clock(s) clk_fpga_1 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on PHASE_A_out relative to clock(s) clk_fpga_1 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on PHASE_BH_out relative to clock(s) clk_fpga_1 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on PHASE_B_out relative to clock(s) clk_fpga_1 
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on PHASE_CH_out relative to clock(s) clk_fpga_1 
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on PHASE_C_out relative to clock(s) clk_fpga_1 
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on leds_o[0] relative to clock(s) clk_fpga_1 
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on leds_o[1] relative to clock(s) clk_fpga_1 
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on leds_o[2] relative to clock(s) clk_fpga_1 
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on leds_o[3] relative to clock(s) clk_fpga_1 
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on leds_o[4] relative to clock(s) clk_fpga_1 
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on leds_o[5] relative to clock(s) clk_fpga_1 
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on leds_o[6] relative to clock(s) clk_fpga_1 
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on leds_o[7] relative to clock(s) clk_fpga_1 
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on tx_o relative to clock(s) VIRTUAL_clk_uart 
Related violations: <none>


