m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/simulation/modelsim
vadder
Z1 !s110 1731701296
!i10b 1
!s100 =WhcodDhF8B1e195TQ<ZE2
IbJV1>N^AjW1RC?TC4N59=0
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
Z3 w1731248562
8C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/adder.v
FC:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/adder.v
L0 3
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1731701296.000000
!s107 C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/adder.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping|C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/adder.v|
!i113 1
Z6 o-vlog01compat -work work
Z7 !s92 -vlog01compat -work work {+incdir+C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping}
Z8 tCvgOpt 0
vALU
R1
!i10b 1
!s100 `fC<T;1OZ9;h^DKKCk:RJ0
IAR?<HdZ2[8:goWePa[0G]1
R2
R0
R3
8C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/ALU.v
FC:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/ALU.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/ALU.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping|C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/ALU.v|
!i113 1
R6
R7
R8
n@a@l@u
vcomparator
R1
!i10b 1
!s100 Mki^N]3]O1iaS6HAWBOk>0
I10m<KQF<>We<PIXd[gUd33
R2
R0
w1731701129
8C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/comparator.v
FC:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/comparator.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/comparator.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping|C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/comparator.v|
!i113 1
R6
R7
R8
vcontrolUnit
R1
!i10b 1
!s100 daYol2AQFC6Emj?3Oa<Ko1
IhF;3UCaH:cHzoT^X]?V800
R2
R0
R3
8C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/controlUnit.v
FC:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/controlUnit.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/controlUnit.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping|C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/controlUnit.v|
!i113 1
R6
R7
R8
ncontrol@unit
vdataMemory
R1
!i10b 1
!s100 X5DjdZSn6n9zo4B^WYWl60
IMla^[fkd5=Xc0Qj]BWHCQ0
R2
R0
R3
8C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/dataMemory.v
FC:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/dataMemory.v
Z9 L0 40
R4
r1
!s85 0
31
R5
!s107 C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/dataMemory.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping|C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/dataMemory.v|
!i113 1
R6
R7
R8
ndata@memory
vdecode
R1
!i10b 1
!s100 oLd7e2Q_db8>>leXIgVIB3
I6i?>]4h`7@lJ0YfkVfX8=2
R2
R0
w1731701188
8C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/decode.v
FC:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/decode.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/decode.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping|C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/decode.v|
!i113 1
R6
R7
R8
vexecute
R1
!i10b 1
!s100 gKWm=^EBkU:ZM2@[@LEm62
I5I2k<ZC70c24CFPlZ@lGl3
R2
R0
w1731250663
8C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/execute.v
FC:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/execute.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/execute.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping|C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/execute.v|
!i113 1
R6
R7
R8
vEXMEM
R1
!i10b 1
!s100 jmQ`Q]X<iMmOJmG>BB_kn0
I4Z[4_oPFU=@hVP[i2oaff0
R2
R0
Z10 w1731697898
Z11 8C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/Pipes.v
Z12 FC:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/Pipes.v
L0 34
R4
r1
!s85 0
31
R5
Z13 !s107 C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/Pipes.v|
Z14 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping|C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/Pipes.v|
!i113 1
R6
R7
R8
n@e@x@m@e@m
vfetch
R1
!i10b 1
!s100 TKRY11^jj8DdomTEfYzV_2
Ic5RlI8HSHEiGCg?e7E<T?0
R2
R0
w1731699660
8C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/fetch.v
FC:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/fetch.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/fetch.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping|C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/fetch.v|
!i113 1
R6
R7
R8
vforwarding_unit
R1
!i10b 1
!s100 Bi_SLJJze9a5Qlh4B@GTS3
I2;JFfY:1?z]XRh@;5;EmP0
R2
R0
w1731277528
8C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/ForwardingUnit.v
FC:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/ForwardingUnit.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/ForwardingUnit.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping|C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/ForwardingUnit.v|
!i113 1
R6
R7
R8
vhazard_detection
R1
!i10b 1
!s100 =L48[>0HoEd8zi7f;<_g_2
IVCKC6Q^D4hoWEf28E;b2d1
R2
R0
w1731700558
8C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/hazard_detection.v
FC:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/hazard_detection.v
L0 2
R4
r1
!s85 0
31
R5
!s107 C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/hazard_detection.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping|C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/hazard_detection.v|
!i113 1
R6
R7
R8
vIDEX
R1
!i10b 1
!s100 LKWG]@UOWoKP9OE<e><NE0
ISz0E>A]1?zPI9IU]NFnSL3
R2
R0
R10
R11
R12
L0 17
R4
r1
!s85 0
31
R5
R13
R14
!i113 1
R6
R7
R8
n@i@d@e@x
vIFID
R1
!i10b 1
!s100 NJa0cJ`OXPJ7egJ5z9ZOA1
IaieKJ;=ZVH@j0gYdZK>3@2
R2
R0
R10
R11
R12
L0 1
R4
r1
!s85 0
31
R5
R13
R14
!i113 1
R6
R7
R8
n@i@f@i@d
vinstructionMemory
R1
!i10b 1
!s100 5kNL`TQZU5eC;Z`Z18CeE2
I_d8n_]S<g5M`ZaTeFRBOa2
R2
R0
R3
8C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/instructionMemory.v
FC:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/instructionMemory.v
R9
R4
r1
!s85 0
31
R5
!s107 C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/instructionMemory.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping|C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/instructionMemory.v|
!i113 1
R6
R7
R8
ninstruction@memory
vMEMWB
R1
!i10b 1
!s100 7J?P99Ez0TA2gI^mz>O_]1
IL68@NNeNY70bNHha@f`in1
R2
R0
R10
R11
R12
L0 48
R4
r1
!s85 0
31
R5
R13
R14
!i113 1
R6
R7
R8
n@m@e@m@w@b
vmux2x1
R1
!i10b 1
!s100 9@GI2f]Q]h88AIAPU@>>i3
I<:jWU74P;`1zb;W[c;[i_2
R2
R0
R3
Z15 8C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/mux2x1.v
Z16 FC:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/mux2x1.v
L0 1
R4
r1
!s85 0
31
R5
Z17 !s107 C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/mux2x1.v|
Z18 !s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping|C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/mux2x1.v|
!i113 1
R6
R7
R8
vmux4x1
R1
!i10b 1
!s100 nAQZOOJ:]m^iX812:IzbJ1
IbDX190S;Q:NFhE:1=_X_Z0
R2
R0
R3
R15
R16
L0 15
R4
r1
!s85 0
31
R5
R17
R18
!i113 1
R6
R7
R8
vpipeline
R1
!i10b 1
!s100 4bC7kXFGcK6PTEF_DXj`Z1
IMOAz94<dBZn4Ml7^D=zHl1
R2
R0
w1731701203
8C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v
FC:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping|C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/pipeline.v|
!i113 1
R6
R7
R8
vprogramCounter
R1
!i10b 1
!s100 SQ<K5@i3A>DAJEH0<R6[S0
IR4Eh6:N6GS_6lDmgm5;aS2
R2
R0
w1731274154
8C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/programCounter.v
FC:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/programCounter.v
L0 1
R4
r1
!s85 0
31
R5
!s107 C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/programCounter.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping|C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/programCounter.v|
!i113 1
R6
R7
R8
nprogram@counter
vregisterFile
R1
!i10b 1
!s100 eT35`CF98MS`gV`bFUY0O3
Im@QFgA5emlaXKB;9WZn<i1
R2
R0
w1731249351
8C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/registerFile.v
FC:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/registerFile.v
L0 3
R4
r1
!s85 0
31
R5
!s107 C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/registerFile.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping|C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/registerFile.v|
!i113 1
R6
R7
R8
nregister@file
vSignExtender
R1
!i10b 1
!s100 @`aGSg91l4d870B>Q>l^;2
IN]D10zIVcV8A_X>B3nU5M0
R2
R0
R3
8C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/SignExtender.v
FC:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/SignExtender.v
L0 4
R4
r1
!s85 0
31
R5
!s107 C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/SignExtender.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping|C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/SignExtender.v|
!i113 1
R6
R7
R8
n@sign@extender
vtestbench
R1
!i10b 1
!s100 `HK7=0i1=g3XE0m8UQho=0
IUHXXfBMk7RUg:hnOK6HfZ3
R2
R0
w1731275900
8C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/testbench.v
FC:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/testbench.v
L0 2
R4
r1
!s85 0
31
R5
!s107 C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/testbench.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping|C:/Users/amr/Desktop/Quartus/Minimum electric design/Development Phase/Piping/testbench.v|
!i113 1
R6
R7
R8
