


ARM Macro Assembler    Page 1 


    1 00000000         ;/*
    2 00000000         ;* Copyright (c) 2006-2018, RT-Thread Development Team
    3 00000000         ;*
    4 00000000         ;* SPDX-License-Identifier: Apache-2.0
    5 00000000         ;*
    6 00000000         ; * Change Logs:
    7 00000000         ; * Date           Author       Notes
    8 00000000         ; * 2009-01-17     Bernard      first version.
    9 00000000         ; * 2012-01-01     aozima       support context switch l
                       oad/store FPU register.
   10 00000000         ; * 2013-06-18     aozima       add restore MSP feature.
                       
   11 00000000         ; * 2013-06-23     aozima       support lazy stack optim
                       ized.
   12 00000000         ; * 2018-07-24     aozima       enhancement hard fault e
                       xception handler.
   13 00000000         ; * 2024-08-13     Evlers       allows rewrite to interr
                       upt enable/disable api to support independent interrupts
                        management
   14 00000000         ; */
   15 00000000         
   16 00000000         ;/**
   17 00000000         ; * @addtogroup cortex-m4
   18 00000000         ; */
   19 00000000         ;/*@{*/
   20 00000000         
   21 00000000 E000ED08 
                       SCB_VTOR
                               EQU              0xE000ED08  ; Vector Table Offs
                                                            et Register
   22 00000000 E000ED04 
                       NVIC_INT_CTRL
                               EQU              0xE000ED04  ; interrupt control
                                                             state register
   23 00000000 E000ED20 
                       NVIC_SYSPRI2
                               EQU              0xE000ED20  ; system priority r
                                                            egister (2)
   24 00000000 FFFF0000 
                       NVIC_PENDSV_PRI
                               EQU              0xFFFF0000  ; PendSV and SysTic
                                                            k priority value (l
                                                            owest)
   25 00000000 10000000 
                       NVIC_PENDSVSET
                               EQU              0x10000000  ; value to trigger 
                                                            PendSV exception
   26 00000000         
   27 00000000                 AREA             |.text|, CODE, READONLY, ALIGN=
2
   28 00000000                 THUMB
   29 00000000                 REQUIRE8
   30 00000000                 PRESERVE8
   31 00000000         
   32 00000000                 IMPORT           rt_thread_switch_interrupt_flag
   33 00000000                 IMPORT           rt_interrupt_from_thread
   34 00000000                 IMPORT           rt_interrupt_to_thread
   35 00000000         
   36 00000000         ;/*



ARM Macro Assembler    Page 2 


   37 00000000         ; * rt_base_t rt_hw_interrupt_disable();
   38 00000000         ; */
   39 00000000         rt_hw_interrupt_disable
                               PROC
   40 00000000                 EXPORT           rt_hw_interrupt_disable [WEAK]
   41 00000000 F3EF 8010       MRS              r0, PRIMASK
   42 00000004 B672            CPSID            I
   43 00000006 4770            BX               LR
   44 00000008                 ENDP
   45 00000008         
   46 00000008         ;/*
   47 00000008         ; * void rt_hw_interrupt_enable(rt_base_t level);
   48 00000008         ; */
   49 00000008         rt_hw_interrupt_enable
                               PROC
   50 00000008                 EXPORT           rt_hw_interrupt_enable [WEAK]
   51 00000008 F380 8810       MSR              PRIMASK, r0
   52 0000000C 4770            BX               LR
   53 0000000E                 ENDP
   54 0000000E         
   55 0000000E         ;/*
   56 0000000E         ; * void rt_hw_context_switch(rt_uint32 from, rt_uint32 
                       to);
   57 0000000E         ; * r0 --> from
   58 0000000E         ; * r1 --> to
   59 0000000E         ; */
   60 0000000E         rt_hw_context_switch_interrupt
   61 0000000E                 EXPORT           rt_hw_context_switch_interrupt
   62 0000000E         rt_hw_context_switch
                               PROC
   63 0000000E                 EXPORT           rt_hw_context_switch
   64 0000000E         
   65 0000000E         ; set rt_thread_switch_interrupt_flag to 1
   66 0000000E 4A46            LDR              r2, =rt_thread_switch_interrupt
_flag
   67 00000010 6813            LDR              r3, [r2]
   68 00000012 2B01            CMP              r3, #1
   69 00000014 D004            BEQ              _reswitch
   70 00000016 F04F 0301       MOV              r3, #1
   71 0000001A 6013            STR              r3, [r2]
   72 0000001C         
   73 0000001C 4A43            LDR              r2, =rt_interrupt_from_thread ;
                                                             set rt_interrupt_f
                                                            rom_thread
   74 0000001E 6010            STR              r0, [r2]
   75 00000020         
   76 00000020         _reswitch
   77 00000020 4A43            LDR              r2, =rt_interrupt_to_thread ; s
                                                            et rt_interrupt_to_
                                                            thread
   78 00000022 6011            STR              r1, [r2]
   79 00000024         
   80 00000024 4843            LDR              r0, =NVIC_INT_CTRL ; trigger th
                                                            e PendSV exception 
                                                            (causes context swi
                                                            tch)
   81 00000026 F04F 5180       LDR              r1, =NVIC_PENDSVSET
   82 0000002A 6001            STR              r1, [r0]
   83 0000002C 4770            BX               LR



ARM Macro Assembler    Page 3 


   84 0000002E                 ENDP
   85 0000002E         
   86 0000002E         ; r0 --> switch from thread stack
   87 0000002E         ; r1 --> switch to thread stack
   88 0000002E         ; psr, pc, lr, r12, r3, r2, r1, r0 are pushed into [from
                       ] stack
   89 0000002E         PendSV_Handler
                               PROC
   90 0000002E                 EXPORT           PendSV_Handler
   91 0000002E         
   92 0000002E         ; disable interrupt to protect context switch
   93 0000002E F3EF 8210       MRS              r2, PRIMASK
   94 00000032 B672            CPSID            I
   95 00000034         
   96 00000034         ; get rt_thread_switch_interrupt_flag
   97 00000034 483C            LDR              r0, =rt_thread_switch_interrupt
_flag
   98 00000036 6801            LDR              r1, [r0]
   99 00000038 B351            CBZ              r1, pendsv_exit ; pendsv alread
                                                            y handled
  100 0000003A         
  101 0000003A         ; clear rt_thread_switch_interrupt_flag to 0
  102 0000003A F04F 0100       MOV              r1, #0x00
  103 0000003E 6001            STR              r1, [r0]
  104 00000040         
  105 00000040 483A            LDR              r0, =rt_interrupt_from_thread
  106 00000042 6801            LDR              r1, [r0]
  107 00000044 B191            CBZ              r1, switch_to_thread ; skip reg
                                                            ister save at the f
                                                            irst time
  108 00000046         
  109 00000046 F3EF 8109       MRS              r1, psp     ; get from thread s
                                                            tack pointer
  110 0000004A         
  111 0000004A                 IF               {FPU} != "SoftVFP"
  112 0000004A F01E 0F10       TST              lr, #0x10   ; if(!EXC_RETURN[4]
                                                            )
  113 0000004E BF08 ED21 
              8B10             VSTMFDEQ         r1!, {d8 - d15} ; push FPU regi
                                                            ster s16~s31
  114 00000054                 ENDIF
  115 00000054         
  116 00000054 E921 0FF0       STMFD            r1!, {r4 - r11} ; push r4 - r11
                                                             register
  117 00000058         
  118 00000058                 IF               {FPU} != "SoftVFP"
  119 00000058 F04F 0400       MOV              r4, #0x00   ; flag = 0
  120 0000005C         
  121 0000005C F01E 0F10       TST              lr, #0x10   ; if(!EXC_RETURN[4]
                                                            )
  122 00000060 BF08 2401       MOVEQ            r4, #0x01   ; flag = 1
  123 00000064         
  124 00000064 F841 4D04       STMFD            r1!, {r4}   ; push flag
  125 00000068                 ENDIF
  126 00000068         
  127 00000068 6800            LDR              r0, [r0]
  128 0000006A 6001            STR              r1, [r0]    ; update from threa
                                                            d stack pointer
  129 0000006C         



ARM Macro Assembler    Page 4 


  130 0000006C         switch_to_thread
  131 0000006C 4930            LDR              r1, =rt_interrupt_to_thread
  132 0000006E 6809            LDR              r1, [r1]
  133 00000070 6809            LDR              r1, [r1]    ; load thread stack
                                                             pointer
  134 00000072         
  135 00000072                 IF               {FPU} != "SoftVFP"
  136 00000072 C908            LDMFD            r1!, {r3}   ; pop flag
  137 00000074                 ENDIF
  138 00000074         
  139 00000074 E8B1 0FF0       LDMFD            r1!, {r4 - r11} ; pop r4 - r11 
                                                            register
  140 00000078         
  141 00000078                 IF               {FPU} != "SoftVFP"
  142 00000078 2B00            CMP              r3,  #0     ; if(flag_r3 != 0)
  143 0000007A BF18 ECB1 
              8B10             VLDMFDNE         r1!, {d8 - d15} ; pop FPU regis
                                                            ter s16~s31
  144 00000080                 ENDIF
  145 00000080         
  146 00000080 F381 8809       MSR              psp, r1     ; update stack poin
                                                            ter
  147 00000084         
  148 00000084                 IF               {FPU} != "SoftVFP"
  149 00000084 F04E 0E10       ORR              lr, lr, #0x10 ; lr |=  (1 << 4)
                                                            , clean FPCA.
  150 00000088 2B00            CMP              r3,  #0     ; if(flag_r3 != 0)
  151 0000008A BF18 F02E 
              0E10             BICNE            lr, lr, #0x10 ; lr &= ~(1 << 4)
                                                            , set FPCA.
  152 00000090                 ENDIF
  153 00000090         
  154 00000090         pendsv_exit
  155 00000090         ; restore interrupt
  156 00000090 F382 8810       MSR              PRIMASK, r2
  157 00000094         
  158 00000094 F04E 0E04       ORR              lr, lr, #0x04
  159 00000098 4770            BX               lr
  160 0000009A                 ENDP
  161 0000009A         
  162 0000009A         ;/*
  163 0000009A         ; * void rt_hw_context_switch_to(rt_uint32 to);
  164 0000009A         ; * r0 --> to
  165 0000009A         ; * this fucntion is used to perform the first thread sw
                       itch
  166 0000009A         ; */
  167 0000009A         rt_hw_context_switch_to
                               PROC
  168 0000009A                 EXPORT           rt_hw_context_switch_to
  169 0000009A         ; set to thread
  170 0000009A 4925            LDR              r1, =rt_interrupt_to_thread
  171 0000009C 6008            STR              r0, [r1]
  172 0000009E         
  173 0000009E                 IF               {FPU} != "SoftVFP"
  174 0000009E         ; CLEAR CONTROL.FPCA
  175 0000009E F3EF 8214       MRS              r2, CONTROL ; read
  176 000000A2 F022 0204       BIC              r2, #0x04   ; modify
  177 000000A6 F382 8814       MSR              CONTROL, r2 ; write-back
  178 000000AA                 ENDIF



ARM Macro Assembler    Page 5 


  179 000000AA         
  180 000000AA         ; set from thread to 0
  181 000000AA 4920            LDR              r1, =rt_interrupt_from_thread
  182 000000AC F04F 0000       MOV              r0, #0x0
  183 000000B0 6008            STR              r0, [r1]
  184 000000B2         
  185 000000B2         ; set interrupt flag to 1
  186 000000B2 491D            LDR              r1, =rt_thread_switch_interrupt
_flag
  187 000000B4 F04F 0001       MOV              r0, #1
  188 000000B8 6008            STR              r0, [r1]
  189 000000BA         
  190 000000BA         ; set the PendSV and SysTick exception priority
  191 000000BA 481F            LDR              r0, =NVIC_SYSPRI2
  192 000000BC 491F            LDR              r1, =NVIC_PENDSV_PRI
  193 000000BE F8D0 2000       LDR.W            r2, [r0,#0x00] ; read
  194 000000C2 EA41 0102       ORR              r1,r1,r2    ; modify
  195 000000C6 6001            STR              r1, [r0]    ; write-back
  196 000000C8         
  197 000000C8         ; trigger the PendSV exception (causes context switch)
  198 000000C8 481A            LDR              r0, =NVIC_INT_CTRL
  199 000000CA F04F 5180       LDR              r1, =NVIC_PENDSVSET
  200 000000CE 6001            STR              r1, [r0]
  201 000000D0         
  202 000000D0         ; restore MSP
  203 000000D0 481B            LDR              r0, =SCB_VTOR
  204 000000D2 6800            LDR              r0, [r0]
  205 000000D4 6800            LDR              r0, [r0]
  206 000000D6 F380 8808       MSR              msp, r0
  207 000000DA         
  208 000000DA         ; enable interrupts at processor level
  209 000000DA B661            CPSIE            F
  210 000000DC B662            CPSIE            I
  211 000000DE         
  212 000000DE         ; clear the BASEPRI register to disable masking priority
                       
  213 000000DE F04F 0000       MOV              r0, #0x00
  214 000000E2 F380 8811       MSR              BASEPRI, r0
  215 000000E6         
  216 000000E6         ; ensure PendSV exception taken place before subsequent 
                       operation
  217 000000E6 F3BF 8F4F       DSB
  218 000000EA F3BF 8F6F       ISB
  219 000000EE         
  220 000000EE         ; never reach here!
  221 000000EE                 ENDP
  222 000000EE         
  223 000000EE         ; compatible with old version
  224 000000EE         rt_hw_interrupt_thread_switch
                               PROC
  225 000000EE                 EXPORT           rt_hw_interrupt_thread_switch
  226 000000EE 4770            BX               lr
  227 000000F0                 ENDP
  228 000000F0         
  229 000000F0                 IMPORT           rt_hw_hard_fault_exception
  230 000000F0                 EXPORT           HardFault_Handler
  231 000000F0         HardFault_Handler
                               PROC
  232 000000F0         



ARM Macro Assembler    Page 6 


  233 000000F0         ; get current context
  234 000000F0 F01E 0F04       TST              lr, #0x04   ; if(!EXC_RETURN[2]
                                                            )
  235 000000F4 BF0C            ITE              EQ
  236 000000F6 F3EF 8008       MRSEQ            r0, msp     ; [2]=0 ==> Z=1, ge
                                                            t fault context fro
                                                            m handler.
  237 000000FA F3EF 8009       MRSNE            r0, psp     ; [2]=1 ==> Z=0, ge
                                                            t fault context fro
                                                            m thread.
  238 000000FE         
  239 000000FE E920 0FF0       STMFD            r0!, {r4 - r11} ; push r4 - r11
                                                             register
  240 00000102                 IF               {FPU} != "SoftVFP"
  241 00000102 F840 ED04       STMFD            r0!, {lr}   ; push dummy for fl
                                                            ag
  242 00000106                 ENDIF
  243 00000106 F840 ED04       STMFD            r0!, {lr}   ; push exec_return 
                                                            register
  244 0000010A         
  245 0000010A F01E 0F04       TST              lr, #0x04   ; if(!EXC_RETURN[2]
                                                            )
  246 0000010E BF0C            ITE              EQ
  247 00000110 F380 8808       MSREQ            msp, r0     ; [2]=0 ==> Z=1, up
                                                            date stack pointer 
                                                            to MSP.
  248 00000114 F380 8809       MSRNE            psp, r0     ; [2]=1 ==> Z=0, up
                                                            date stack pointer 
                                                            to PSP.
  249 00000118         
  250 00000118 B500            PUSH             {lr}
  251 0000011A F7FF FFFE       BL               rt_hw_hard_fault_exception
  252 0000011E F85D EB04       POP              {lr}
  253 00000122         
  254 00000122 F04E 0E04       ORR              lr, lr, #0x04
  255 00000126 4770            BX               lr
  256 00000128                 ENDP
  257 00000128         
  258 00000128                 ALIGN            4
  259 00000128         
  260 00000128                 END
              00000000 
              00000000 
              00000000 
              E000ED04 
              E000ED20 
              FFFF0000 
              E000ED08 
Command Line: --debug --xref --diag_suppress=9931 --cpu=Cortex-M4.fp --apcs=int
erwork --depend=.\build\context_rvds.d -o.\build\context_rvds.o -I.\RTE\_rt-thr
ead -ID:\Keil5\ARM\CMSIS\5.5.1\CMSIS\Core\Include -ID:\Keil5\Nationstech\N32G45
x_DFP\1.0.6\firmware\CMSIS\device --predefine="__UVISION_VERSION SETA 527" --pr
edefine="_RTE_ SETA 1" --predefine="N32G45X SETA 1" --predefine="N32G457 SETA 1
" --predefine="USE_STDPERIPH_DRIVER SETA 1" --list=.\build\context_rvds.lst rt-
thread\libcpu\arm\cortex-m4\context_rvds.S



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

.text 00000000

Symbol: .text
   Definitions
      At line 27 in file rt-thread\libcpu\arm\cortex-m4\context_rvds.S
   Uses
      None
Comment: .text unused
HardFault_Handler 000000F0

Symbol: HardFault_Handler
   Definitions
      At line 231 in file rt-thread\libcpu\arm\cortex-m4\context_rvds.S
   Uses
      At line 230 in file rt-thread\libcpu\arm\cortex-m4\context_rvds.S
Comment: HardFault_Handler used once
PendSV_Handler 0000002E

Symbol: PendSV_Handler
   Definitions
      At line 89 in file rt-thread\libcpu\arm\cortex-m4\context_rvds.S
   Uses
      At line 90 in file rt-thread\libcpu\arm\cortex-m4\context_rvds.S
Comment: PendSV_Handler used once
_reswitch 00000020

Symbol: _reswitch
   Definitions
      At line 76 in file rt-thread\libcpu\arm\cortex-m4\context_rvds.S
   Uses
      At line 69 in file rt-thread\libcpu\arm\cortex-m4\context_rvds.S
Comment: _reswitch used once
pendsv_exit 00000090

Symbol: pendsv_exit
   Definitions
      At line 154 in file rt-thread\libcpu\arm\cortex-m4\context_rvds.S
   Uses
      At line 99 in file rt-thread\libcpu\arm\cortex-m4\context_rvds.S
Comment: pendsv_exit used once
rt_hw_context_switch 0000000E

Symbol: rt_hw_context_switch
   Definitions
      At line 62 in file rt-thread\libcpu\arm\cortex-m4\context_rvds.S
   Uses
      At line 63 in file rt-thread\libcpu\arm\cortex-m4\context_rvds.S
Comment: rt_hw_context_switch used once
rt_hw_context_switch_interrupt 0000000E

Symbol: rt_hw_context_switch_interrupt
   Definitions
      At line 60 in file rt-thread\libcpu\arm\cortex-m4\context_rvds.S
   Uses
      At line 61 in file rt-thread\libcpu\arm\cortex-m4\context_rvds.S
Comment: rt_hw_context_switch_interrupt used once
rt_hw_context_switch_to 0000009A

Symbol: rt_hw_context_switch_to



ARM Macro Assembler    Page 2 Alphabetic symbol ordering
Relocatable symbols

   Definitions
      At line 167 in file rt-thread\libcpu\arm\cortex-m4\context_rvds.S
   Uses
      At line 168 in file rt-thread\libcpu\arm\cortex-m4\context_rvds.S
Comment: rt_hw_context_switch_to used once
rt_hw_interrupt_disable 00000000

Symbol: rt_hw_interrupt_disable
   Definitions
      At line 39 in file rt-thread\libcpu\arm\cortex-m4\context_rvds.S
   Uses
      At line 40 in file rt-thread\libcpu\arm\cortex-m4\context_rvds.S
Comment: rt_hw_interrupt_disable used once
rt_hw_interrupt_enable 00000008

Symbol: rt_hw_interrupt_enable
   Definitions
      At line 49 in file rt-thread\libcpu\arm\cortex-m4\context_rvds.S
   Uses
      At line 50 in file rt-thread\libcpu\arm\cortex-m4\context_rvds.S
Comment: rt_hw_interrupt_enable used once
rt_hw_interrupt_thread_switch 000000EE

Symbol: rt_hw_interrupt_thread_switch
   Definitions
      At line 224 in file rt-thread\libcpu\arm\cortex-m4\context_rvds.S
   Uses
      At line 225 in file rt-thread\libcpu\arm\cortex-m4\context_rvds.S
Comment: rt_hw_interrupt_thread_switch used once
switch_to_thread 0000006C

Symbol: switch_to_thread
   Definitions
      At line 130 in file rt-thread\libcpu\arm\cortex-m4\context_rvds.S
   Uses
      At line 107 in file rt-thread\libcpu\arm\cortex-m4\context_rvds.S
Comment: switch_to_thread used once
12 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Absolute symbols

NVIC_INT_CTRL E000ED04

Symbol: NVIC_INT_CTRL
   Definitions
      At line 22 in file rt-thread\libcpu\arm\cortex-m4\context_rvds.S
   Uses
      At line 80 in file rt-thread\libcpu\arm\cortex-m4\context_rvds.S
      At line 198 in file rt-thread\libcpu\arm\cortex-m4\context_rvds.S

NVIC_PENDSVSET 10000000

Symbol: NVIC_PENDSVSET
   Definitions
      At line 25 in file rt-thread\libcpu\arm\cortex-m4\context_rvds.S
   Uses
      At line 81 in file rt-thread\libcpu\arm\cortex-m4\context_rvds.S
      At line 199 in file rt-thread\libcpu\arm\cortex-m4\context_rvds.S

NVIC_PENDSV_PRI FFFF0000

Symbol: NVIC_PENDSV_PRI
   Definitions
      At line 24 in file rt-thread\libcpu\arm\cortex-m4\context_rvds.S
   Uses
      At line 192 in file rt-thread\libcpu\arm\cortex-m4\context_rvds.S
Comment: NVIC_PENDSV_PRI used once
NVIC_SYSPRI2 E000ED20

Symbol: NVIC_SYSPRI2
   Definitions
      At line 23 in file rt-thread\libcpu\arm\cortex-m4\context_rvds.S
   Uses
      At line 191 in file rt-thread\libcpu\arm\cortex-m4\context_rvds.S
Comment: NVIC_SYSPRI2 used once
SCB_VTOR E000ED08

Symbol: SCB_VTOR
   Definitions
      At line 21 in file rt-thread\libcpu\arm\cortex-m4\context_rvds.S
   Uses
      At line 203 in file rt-thread\libcpu\arm\cortex-m4\context_rvds.S
Comment: SCB_VTOR used once
5 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
External symbols

rt_hw_hard_fault_exception 00000000

Symbol: rt_hw_hard_fault_exception
   Definitions
      At line 229 in file rt-thread\libcpu\arm\cortex-m4\context_rvds.S
   Uses
      At line 251 in file rt-thread\libcpu\arm\cortex-m4\context_rvds.S
Comment: rt_hw_hard_fault_exception used once
rt_interrupt_from_thread 00000000

Symbol: rt_interrupt_from_thread
   Definitions
      At line 33 in file rt-thread\libcpu\arm\cortex-m4\context_rvds.S
   Uses
      At line 73 in file rt-thread\libcpu\arm\cortex-m4\context_rvds.S
      At line 105 in file rt-thread\libcpu\arm\cortex-m4\context_rvds.S
      At line 181 in file rt-thread\libcpu\arm\cortex-m4\context_rvds.S

rt_interrupt_to_thread 00000000

Symbol: rt_interrupt_to_thread
   Definitions
      At line 34 in file rt-thread\libcpu\arm\cortex-m4\context_rvds.S
   Uses
      At line 77 in file rt-thread\libcpu\arm\cortex-m4\context_rvds.S
      At line 131 in file rt-thread\libcpu\arm\cortex-m4\context_rvds.S
      At line 170 in file rt-thread\libcpu\arm\cortex-m4\context_rvds.S

rt_thread_switch_interrupt_flag 00000000

Symbol: rt_thread_switch_interrupt_flag
   Definitions
      At line 32 in file rt-thread\libcpu\arm\cortex-m4\context_rvds.S
   Uses
      At line 66 in file rt-thread\libcpu\arm\cortex-m4\context_rvds.S
      At line 97 in file rt-thread\libcpu\arm\cortex-m4\context_rvds.S
      At line 186 in file rt-thread\libcpu\arm\cortex-m4\context_rvds.S

4 symbols
359 symbols in table
