read -sv run_verilog_mid/adder_32b_10_91_448b2cf0bd1f064b6bbd689ae877fec2.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_91_448b2cf0bd1f064b6bbd689ae877fec2_yosys.v
