$date
	Sun Oct 23 02:45:45 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#869720
b10000 !
1"
#869722
b10000 &
b10000 %
1$
#869723
0"
#869726
b1000 &
b1000 %
#869730
b100 &
b100 %
#869734
b10 &
b10 %
#869738
b1 &
b1 %
1#
#869742
b0 &
0#
b0 %
0$
#1951977
b101 !
1"
#1951978
b101 &
b101 %
1$
#1951979
0"
#1951982
b10000 &
b10000 %
#1951986
b1000 &
b1000 %
#1951990
b100 &
b100 %
#1951994
b10 &
b10 %
#1951998
b1 &
1#
b1 %
#1952002
b0 &
b0 %
0#
0$
#2922020
b1001 !
1"
#2922022
b1001 &
b1001 %
1$
#2922023
0"
#2922026
b11100 &
b11100 %
#2922030
b1110 &
b1110 %
#2922034
b111 &
b111 %
#2922038
b10110 &
b10110 %
#2922042
b1011 &
b1011 %
#2922046
b100010 &
b100010 %
#2922050
b10001 &
b10001 %
#2922054
b110100 &
b110100 %
#2922058
b11010 &
b11010 %
#2922062
b1101 &
b1101 %
#2922066
b101000 &
b101000 %
#2922070
b10100 &
b10100 %
#2922074
b1010 &
b1010 %
#2922078
b101 &
b101 %
#2922082
b10000 &
b10000 %
#2922086
b1000 &
b1000 %
#2922090
b100 &
b100 %
#2922094
b10 &
b10 %
#2922098
b1 &
b1 %
1#
#2922102
b0 &
0#
b0 %
0$
#4500012
