# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../ram.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0_sim_netlist.v" \
"../../../../ram.srcs/sources_1/new/ram1.v" \
"../../../../ram.srcs/sim_1/new/ram_test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
