assert property(@(posedge dpll_::MainClock) (dpll_::SignalIn) |-> dpll_::inst_ph_cmp::InputSignal);
assert property(@(posedge dpll_::MainClock) (dpll_::inst_ph_cmp::InputSignal) |-> dpll_::SignalIn);
assert property(@(posedge dpll_::MainClock) (dpll_::SignalIn ##1 true) |-> (dpll_::inst_ph_cmp::InputSignalEdgeDet >= 2) && (dpll_::inst_ph_cmp::InputSignalEdgeDet <= 3));
assert property(@(posedge dpll_::MainClock) (dpll_::inst_ph_cmp::InputSignal ##1 true) |-> (dpll_::inst_ph_cmp::InputSignalEdgeDet >= 2) && (dpll_::inst_ph_cmp::InputSignalEdgeDet <= 3));
assert property(@(posedge dpll_::MainClock) (!dpll_::SignalIn ##1 true) |-> (dpll_::inst_ph_cmp::InputSignalEdgeDet >= 0) && (dpll_::inst_ph_cmp::InputSignalEdgeDet <= 1));
assert property(@(posedge dpll_::MainClock) (!dpll_::inst_ph_cmp::InputSignal ##1 true) |-> (dpll_::inst_ph_cmp::InputSignalEdgeDet >= 0) && (dpll_::inst_ph_cmp::InputSignalEdgeDet <= 1));
assert property(@(posedge dpll_::MainClock) ((dpll_::inst_ph_cmp::InputSignalEdgeDet == 3) ##1 true) |-> (dpll_::inst_ph_cmp::InputSignalEdgeDet >= 2) && (dpll_::inst_ph_cmp::InputSignalEdgeDet <= 3));
assert property(@(posedge dpll_::MainClock) ((dpll_::inst_ph_cmp::InputSignalEdgeDet == 3)) |-> (dpll_::inst_ph_cmp::InputSignalEdgeDet >= 2) && (dpll_::inst_ph_cmp::InputSignalEdgeDet <= 3));
assert property(@(posedge dpll_::MainClock) ((dpll_::inst_ph_cmp::InputSignalEdgeDet == 3)) |-> dpll_::SignalIn);
assert property(@(posedge dpll_::MainClock) ((dpll_::inst_ph_cmp::InputSignalEdgeDet == 3)) |-> dpll_::inst_ph_cmp::InputSignal);
assert property(@(posedge dpll_::MainClock) ((dpll_::inst_ph_cmp::InputSignalEdgeDet == 1)) |-> dpll_::inst_ph_cmp::InputSignalEdge);
assert property(@(posedge dpll_::MainClock) (dpll_::inst_ph_cmp::InputSignalEdge) |-> (dpll_::inst_ph_cmp::InputSignalEdgeDet == 1));
assert property(@(posedge dpll_::MainClock) ((dpll_::inst_ph_cmp::InputSignalEdgeDet == 1)) |-> (dpll_::inst_ph_cmp::InputSignalEdgeDet >= 0) && (dpll_::inst_ph_cmp::InputSignalEdgeDet <= 1));
assert property(@(posedge dpll_::MainClock) (dpll_::inst_ph_cmp::InputSignalEdge) |-> (dpll_::inst_ph_cmp::InputSignalEdgeDet >= 0) && (dpll_::inst_ph_cmp::InputSignalEdgeDet <= 1));
assert property(@(posedge dpll_::MainClock) (dpll_::inst_ph_cmp::InputSignalEdge) |-> dpll_::inst_ph_cmp::InputSignal);
assert property(@(posedge dpll_::MainClock) ((dpll_::inst_ph_cmp::InputSignalEdgeDet == 1)) |-> dpll_::inst_ph_cmp::InputSignal);
assert property(@(posedge dpll_::MainClock) (dpll_::inst_ph_cmp::InputSignalEdge) |-> dpll_::SignalIn);
assert property(@(posedge dpll_::MainClock) ((dpll_::inst_ph_cmp::InputSignalEdgeDet == 1)) |-> dpll_::SignalIn);
assert property(@(posedge dpll_::MainClock) ((dpll_::inst_ph_cmp::InputSignalEdgeDet == 2)) |-> (dpll_::inst_ph_cmp::InputSignalEdgeDet >= 2) && (dpll_::inst_ph_cmp::InputSignalEdgeDet <= 3));
assert property(@(posedge dpll_::MainClock) ((dpll_::inst_ph_cmp::InputSignalEdgeDet == 0) ##1 true) |-> (dpll_::inst_ph_cmp::InputSignalEdgeDet >= 0) && (dpll_::inst_ph_cmp::InputSignalEdgeDet <= 1));
assert property(@(posedge dpll_::MainClock) ((dpll_::inst_ph_cmp::InputSignalEdgeDet == 0)) |-> (dpll_::inst_ph_cmp::InputSignalEdgeDet >= 0) && (dpll_::inst_ph_cmp::InputSignalEdgeDet <= 1));
assert property(@(posedge dpll_::MainClock) ((dpll_::inst_ph_cmp::InputSignalEdgeDet == 2) ##1 true) |-> (dpll_::inst_ph_cmp::InputSignalEdgeDet >= 0) && (dpll_::inst_ph_cmp::InputSignalEdgeDet <= 1));
assert property(@(posedge dpll_::MainClock) ((dpll_::inst_ph_cmp::InputSignalEdgeDet == 1) ##1 true) |-> (dpll_::inst_ph_cmp::InputSignalEdgeDet >= 2) && (dpll_::inst_ph_cmp::InputSignalEdgeDet <= 3));
assert property(@(posedge dpll_::MainClock) (dpll_::inst_ph_cmp::InputSignalEdge ##1 true) |-> (dpll_::inst_ph_cmp::InputSignalEdgeDet >= 2) && (dpll_::inst_ph_cmp::InputSignalEdgeDet <= 3));
