<html><head><title>Icestorm: STEORLB measurements</title></head><body><style>body { background-color: #E7F2F8 }</style>
		<style>
		input[type=checkbox] {
			display: none;
		}
		input[type=checkbox]:checked ~ .remove-check {
		    display: none;
		}
		input[type=checkbox] ~ label > p::before {
			content: "\25BC\A0";
			width: 50px;
		font-family: "Arial", monospace;
		}
		input[type=checkbox]:checked ~ label > p::before {
			content: "\25BA\A0";
			width: 50px;
			font-family: "Arial", monospace;
		}
		pre { margin: 0; }
		label {
			cursor: pointer;
		}
		.clicky {
			text-decoration: underline;
		}
		td {
			text-align: right;
		}
		thead > tr > td {
			font-weight: bold;
			text-align: center;
		}
		</style>
		<pre><strong>Apple Microarchitecture Research</strong> by <a href="https://twitter.com/dougallj">Dougall Johnson</a>

M1/A14 P-core (Firestorm): <a href="../../firestorm.html">Overview</a> | <a href="../../firestorm-int.html">Base Instructions</a> | <a href="../../firestorm-simd.html">SIMD and FP Instructions</a>
M1/A14 E-core (Icestorm):  <a href="../../icestorm.html">Overview</a> | <a href="../../icestorm-int.html">Base Instructions</a> | <a href="../../icestorm-simd.html">SIMD and FP Instructions</a>

</pre><h1>STEORLB</h1><h2>Test 1: uops</h2><div style="margin-left: 40px"><p>Code:</p><pre>  steorlb w0, [x6]
  nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop ; nop</pre><div><input type="checkbox" id="checkbox-0" checked="checked"><label for="checkbox-0"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 0</pre></div></div><p>(no loop instructions)</p><h3>1000 unrolls and 1 iteration</h3><div style="margin-left: 40px"><p>Retires (minus 70 nops): 3.000</p><p>Issues: 3.002</p><p>Integer unit issues: 1.003</p><p>Load/store unit issues: 2.000</p><p>SIMD/FP unit issues: 0.000</p><div><input type="checkbox" id="checkbox-1" checked="checked"><label for="checkbox-1"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>73005</td><td>34382</td><td>3033</td><td>1023</td><td>0</td><td>2010</td><td>1005</td><td>0</td><td>2000</td><td>7770</td><td>10521</td><td>3000</td><td>1000</td><td>2000</td><td>2000</td><td>4000</td><td>1003</td><td>2000</td><td>1000</td></tr><tr><td>73004</td><td>34122</td><td>3003</td><td>1003</td><td>0</td><td>2000</td><td>1000</td><td>0</td><td>2000</td><td>7770</td><td>10521</td><td>3000</td><td>1000</td><td>2000</td><td>2000</td><td>4000</td><td>1003</td><td>2000</td><td>1000</td></tr><tr><td>73004</td><td>34093</td><td>3003</td><td>1003</td><td>0</td><td>2000</td><td>1000</td><td>0</td><td>2000</td><td>7770</td><td>10521</td><td>3000</td><td>1000</td><td>2000</td><td>2000</td><td>4000</td><td>1003</td><td>2000</td><td>1000</td></tr><tr><td>73004</td><td>34096</td><td>3003</td><td>1003</td><td>0</td><td>2000</td><td>1000</td><td>0</td><td>2000</td><td>7770</td><td>10521</td><td>3000</td><td>1000</td><td>2000</td><td>2000</td><td>4000</td><td>1003</td><td>2000</td><td>1000</td></tr><tr><td>73004</td><td>34101</td><td>3003</td><td>1003</td><td>0</td><td>2000</td><td>1000</td><td>0</td><td>2000</td><td>7770</td><td>10521</td><td>3000</td><td>1000</td><td>2000</td><td>2000</td><td>4000</td><td>1003</td><td>2000</td><td>1000</td></tr><tr><td>73004</td><td>34455</td><td>3003</td><td>1003</td><td>0</td><td>2000</td><td>1000</td><td>0</td><td>2000</td><td>7770</td><td>10521</td><td>3000</td><td>1000</td><td>2000</td><td>2000</td><td>4000</td><td>1003</td><td>2000</td><td>1000</td></tr><tr><td>73004</td><td>34108</td><td>3003</td><td>1003</td><td>0</td><td>2000</td><td>1000</td><td>0</td><td>2000</td><td>7770</td><td>10521</td><td>3000</td><td>1000</td><td>2000</td><td>2000</td><td>4000</td><td>1003</td><td>2000</td><td>1000</td></tr><tr><td>73004</td><td>34112</td><td>3003</td><td>1003</td><td>0</td><td>2000</td><td>1000</td><td>0</td><td>2000</td><td>7770</td><td>10521</td><td>3000</td><td>1000</td><td>2000</td><td>2000</td><td>4000</td><td>1003</td><td>2000</td><td>1000</td></tr><tr><td>73004</td><td>34305</td><td>3003</td><td>1003</td><td>0</td><td>2000</td><td>1000</td><td>0</td><td>2000</td><td>7769</td><td>10520</td><td>3000</td><td>1000</td><td>2000</td><td>2000</td><td>4000</td><td>1003</td><td>2000</td><td>1000</td></tr><tr><td>73004</td><td>34290</td><td>3003</td><td>1003</td><td>0</td><td>2000</td><td>1000</td><td>0</td><td>2000</td><td>7770</td><td>10521</td><td>3000</td><td>1000</td><td>2000</td><td>2000</td><td>4000</td><td>1003</td><td>2000</td><td>1000</td></tr></table></div></div></div></div><h2>Test 2: throughput</h2><div style="margin-left: 40px"><p>Code:</p><pre>  steorlb w0, [x6]
  add x6, x6, 2</pre><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 6.0065</p><div><input type="checkbox" id="checkbox-2" checked="checked"><label for="checkbox-2"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>40207</td><td>60420</td><td>40299</td><td>20229</td><td>20070</td><td>20184</td><td>20002</td><td>115719</td><td>95587</td><td>40104</td><td>20202</td><td>20002</td><td>30203</td><td>40004</td><td>20006</td><td>20000</td><td>20100</td></tr><tr><td>40204</td><td>60065</td><td>40111</td><td>20108</td><td>20003</td><td>20105</td><td>20002</td><td>115717</td><td>95581</td><td>40104</td><td>20202</td><td>20002</td><td>30203</td><td>40004</td><td>20006</td><td>20000</td><td>20100</td></tr><tr><td>40204</td><td>60065</td><td>40106</td><td>20106</td><td>20000</td><td>20102</td><td>20036</td><td>99901</td><td>102713</td><td>40172</td><td>20236</td><td>20036</td><td>30203</td><td>40004</td><td>20006</td><td>20000</td><td>20100</td></tr><tr><td>40205</td><td>60121</td><td>40172</td><td>20144</td><td>20028</td><td>20133</td><td>20002</td><td>115719</td><td>95588</td><td>40104</td><td>20202</td><td>20002</td><td>30203</td><td>40004</td><td>20006</td><td>20000</td><td>20100</td></tr><tr><td>40204</td><td>60065</td><td>40106</td><td>20106</td><td>20000</td><td>20102</td><td>20002</td><td>115725</td><td>95596</td><td>40104</td><td>20202</td><td>20002</td><td>30203</td><td>40004</td><td>20006</td><td>20000</td><td>20100</td></tr><tr><td>40204</td><td>60065</td><td>40106</td><td>20106</td><td>20000</td><td>20102</td><td>20002</td><td>115721</td><td>95589</td><td>40104</td><td>20202</td><td>20002</td><td>30203</td><td>40004</td><td>20006</td><td>20000</td><td>20100</td></tr><tr><td>40204</td><td>60065</td><td>40106</td><td>20106</td><td>20000</td><td>20102</td><td>20002</td><td>115719</td><td>95587</td><td>40104</td><td>20202</td><td>20002</td><td>30203</td><td>40004</td><td>20006</td><td>20000</td><td>20100</td></tr><tr><td>40204</td><td>60065</td><td>40106</td><td>20106</td><td>20000</td><td>20102</td><td>20002</td><td>115717</td><td>95584</td><td>40104</td><td>20202</td><td>20002</td><td>30203</td><td>40004</td><td>20006</td><td>20000</td><td>20100</td></tr><tr><td>40204</td><td>60067</td><td>40106</td><td>20106</td><td>20000</td><td>20102</td><td>20002</td><td>115727</td><td>95599</td><td>40104</td><td>20202</td><td>20002</td><td>30203</td><td>40004</td><td>20006</td><td>20000</td><td>20100</td></tr><tr><td>40204</td><td>60065</td><td>40106</td><td>20106</td><td>20000</td><td>20102</td><td>20002</td><td>115713</td><td>95575</td><td>40104</td><td>20202</td><td>20002</td><td>30203</td><td>40004</td><td>20006</td><td>20000</td><td>20100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 6.0055</p><div><input type="checkbox" id="checkbox-3" checked="checked"><label for="checkbox-3"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>40027</td><td>60324</td><td>40203</td><td>20138</td><td>20065</td><td>20088</td><td>20002</td><td>115422</td><td>95432</td><td>40014</td><td>20022</td><td>20002</td><td>30020</td><td>40000</td><td>20005</td><td>20000</td><td>20010</td></tr><tr><td>40024</td><td>60062</td><td>40015</td><td>20015</td><td>20000</td><td>20010</td><td>20000</td><td>115281</td><td>95291</td><td>40010</td><td>20020</td><td>20000</td><td>30020</td><td>40000</td><td>20004</td><td>20000</td><td>20010</td></tr><tr><td>40024</td><td>60055</td><td>40015</td><td>20015</td><td>20000</td><td>20010</td><td>20000</td><td>115275</td><td>95287</td><td>40010</td><td>20020</td><td>20000</td><td>30020</td><td>40000</td><td>20004</td><td>20000</td><td>20010</td></tr><tr><td>40024</td><td>60055</td><td>40016</td><td>20016</td><td>20000</td><td>20010</td><td>20000</td><td>115299</td><td>95318</td><td>40010</td><td>20020</td><td>20000</td><td>30020</td><td>40000</td><td>20005</td><td>20000</td><td>20010</td></tr><tr><td>40024</td><td>60055</td><td>40014</td><td>20014</td><td>20000</td><td>20010</td><td>20000</td><td>115275</td><td>95288</td><td>40010</td><td>20020</td><td>20000</td><td>30020</td><td>40000</td><td>20004</td><td>20000</td><td>20010</td></tr><tr><td>40024</td><td>60055</td><td>40015</td><td>20015</td><td>20000</td><td>20010</td><td>20000</td><td>115279</td><td>95296</td><td>40010</td><td>20020</td><td>20000</td><td>30020</td><td>40000</td><td>20004</td><td>20000</td><td>20010</td></tr><tr><td>40024</td><td>60055</td><td>40015</td><td>20015</td><td>20000</td><td>20010</td><td>20000</td><td>115274</td><td>95287</td><td>40010</td><td>20020</td><td>20000</td><td>30020</td><td>40000</td><td>20007</td><td>20000</td><td>20010</td></tr><tr><td>40024</td><td>60055</td><td>40015</td><td>20015</td><td>20000</td><td>20010</td><td>20000</td><td>115285</td><td>95299</td><td>40010</td><td>20020</td><td>20000</td><td>30020</td><td>40000</td><td>20004</td><td>20000</td><td>20010</td></tr><tr><td>40024</td><td>60055</td><td>40014</td><td>20014</td><td>20000</td><td>20010</td><td>20000</td><td>115276</td><td>95290</td><td>40010</td><td>20020</td><td>20000</td><td>30068</td><td>40060</td><td>20039</td><td>20000</td><td>20010</td></tr><tr><td>40024</td><td>60055</td><td>40014</td><td>20014</td><td>20000</td><td>20010</td><td>20000</td><td>115282</td><td>95290</td><td>40010</td><td>20020</td><td>20000</td><td>30020</td><td>40000</td><td>20005</td><td>20000</td><td>20010</td></tr></table></div></div></div></div><h2>Test 3: throughput</h2><div style="margin-left: 40px"><p>Code:</p><pre>  steorlb w0, [x6]</pre><div><input type="checkbox" id="checkbox-4" checked="checked"><label for="checkbox-4"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x7, 8</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 10.7485</p><div><input type="checkbox" id="checkbox-5" checked="checked"><label for="checkbox-5"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>30205</td><td>111149</td><td>43450</td><td>21038</td><td>22412</td><td>12573</td><td>20759</td><td>1992686</td><td>1931308</td><td>31502</td><td>10843</td><td>21274</td><td>20716</td><td>40967</td><td>19659</td><td>20000</td><td>10100</td></tr><tr><td>30204</td><td>110765</td><td>43190</td><td>21170</td><td>22020</td><td>12090</td><td>20337</td><td>1984510</td><td>1922733</td><td>30715</td><td>10478</td><td>20507</td><td>20788</td><td>41120</td><td>19362</td><td>20000</td><td>10100</td></tr><tr><td>30204</td><td>107980</td><td>41397</td><td>20281</td><td>21116</td><td>11113</td><td>20930</td><td>1961774</td><td>1910894</td><td>31800</td><td>10978</td><td>21477</td><td>21264</td><td>42076</td><td>19698</td><td>20000</td><td>10100</td></tr><tr><td>30204</td><td>106628</td><td>39706</td><td>19406</td><td>20300</td><td>10316</td><td>20320</td><td>1939629</td><td>1918942</td><td>30662</td><td>10443</td><td>20460</td><td>20204</td><td>40010</td><td>19275</td><td>20000</td><td>10100</td></tr><tr><td>30204</td><td>105989</td><td>39683</td><td>19322</td><td>20361</td><td>10382</td><td>20327</td><td>1885593</td><td>1873715</td><td>30716</td><td>10512</td><td>20536</td><td>20514</td><td>40603</td><td>19287</td><td>20000</td><td>10100</td></tr><tr><td>30204</td><td>108124</td><td>40980</td><td>19934</td><td>21046</td><td>11011</td><td>20598</td><td>1900403</td><td>1894788</td><td>31160</td><td>10662</td><td>20910</td><td>21964</td><td>43156</td><td>19814</td><td>20000</td><td>10100</td></tr><tr><td>30204</td><td>107595</td><td>40847</td><td>19991</td><td>20856</td><td>10828</td><td>20396</td><td>1894939</td><td>1881580</td><td>30848</td><td>10555</td><td>20704</td><td>20288</td><td>40166</td><td>19513</td><td>20000</td><td>10100</td></tr><tr><td>30204</td><td>109526</td><td>40386</td><td>19798</td><td>20588</td><td>10453</td><td>20758</td><td>1906519</td><td>1896273</td><td>31485</td><td>10827</td><td>21209</td><td>22170</td><td>43668</td><td>19929</td><td>20000</td><td>10100</td></tr><tr><td>30205</td><td>108934</td><td>42067</td><td>20504</td><td>21563</td><td>11628</td><td>20582</td><td>1966212</td><td>1914562</td><td>31179</td><td>10701</td><td>20975</td><td>21002</td><td>41570</td><td>19416</td><td>20000</td><td>10100</td></tr><tr><td>30204</td><td>107607</td><td>40120</td><td>19681</td><td>20439</td><td>10358</td><td>22064</td><td>1998461</td><td>1941082</td><td>33925</td><td>11969</td><td>23303</td><td>23729</td><td>46455</td><td>20587</td><td>20000</td><td>10100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code): 11.4098</p><div><input type="checkbox" id="checkbox-6" checked="checked"><label for="checkbox-6"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>30025</td><td>114636</td><td>47058</td><td>22544</td><td>24514</td><td>15174</td><td>24632</td><td>2089414</td><td>2011858</td><td>38886</td><td>14271</td><td>28031</td><td>28190</td><td>54831</td><td>22894</td><td>20000</td><td>10010</td></tr><tr><td>30024</td><td>115385</td><td>45665</td><td>23417</td><td>22248</td><td>11919</td><td>24020</td><td>2092038</td><td>2015359</td><td>37560</td><td>13551</td><td>26770</td><td>28124</td><td>54551</td><td>22539</td><td>20000</td><td>10010</td></tr><tr><td>30024</td><td>114391</td><td>46533</td><td>22689</td><td>23844</td><td>13903</td><td>24527</td><td>2074589</td><td>2000247</td><td>38453</td><td>13939</td><td>27606</td><td>27294</td><td>53239</td><td>22448</td><td>20000</td><td>10010</td></tr><tr><td>30024</td><td>114119</td><td>46567</td><td>22403</td><td>24164</td><td>14078</td><td>24475</td><td>2086145</td><td>2009575</td><td>38514</td><td>14050</td><td>27552</td><td>28260</td><td>54817</td><td>22551</td><td>20000</td><td>10010</td></tr><tr><td>30024</td><td>114334</td><td>46401</td><td>22254</td><td>24147</td><td>14257</td><td>24911</td><td>2082059</td><td>2006608</td><td>39419</td><td>14521</td><td>28391</td><td>28278</td><td>54554</td><td>22341</td><td>20000</td><td>10010</td></tr><tr><td>30024</td><td>114218</td><td>46631</td><td>22228</td><td>24403</td><td>14289</td><td>23987</td><td>2089831</td><td>2012894</td><td>37510</td><td>13534</td><td>26640</td><td>28227</td><td>54779</td><td>22357</td><td>20000</td><td>10010</td></tr><tr><td>30024</td><td>113628</td><td>45840</td><td>21937</td><td>23903</td><td>13900</td><td>25174</td><td>2083520</td><td>2008086</td><td>39813</td><td>14654</td><td>28541</td><td>29429</td><td>56349</td><td>22428</td><td>20000</td><td>10010</td></tr><tr><td>30025</td><td>114603</td><td>46177</td><td>22413</td><td>23764</td><td>14028</td><td>24598</td><td>2085387</td><td>2009899</td><td>38548</td><td>13961</td><td>27756</td><td>29608</td><td>56542</td><td>22486</td><td>20000</td><td>10010</td></tr><tr><td>30024</td><td>113965</td><td>47174</td><td>24365</td><td>22809</td><td>13344</td><td>25073</td><td>2081006</td><td>2005679</td><td>39603</td><td>14541</td><td>28306</td><td>28154</td><td>55024</td><td>22334</td><td>20000</td><td>10010</td></tr><tr><td>30024</td><td>114375</td><td>46826</td><td>22642</td><td>24184</td><td>14222</td><td>24637</td><td>2076314</td><td>2001068</td><td>38713</td><td>14090</td><td>27795</td><td>28710</td><td>55674</td><td>22489</td><td>20000</td><td>10010</td></tr></table></div></div></div></div></body></html>