INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/EEuser/Desktop/full_adder_1bit/full_adder_1bit.srcs/sim_1/new/full_adder_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'full_adder_tb'
