Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Oct 21 16:04:15 2024
| Host         : DESKTOP-3BUOSR2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    44 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      3 |            1 |
|      4 |            1 |
|      5 |            1 |
|      7 |            1 |
|      8 |            2 |
|      9 |            1 |
|     10 |            3 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              76 |           32 |
| No           | Yes                   | No                     |              35 |           15 |
| Yes          | No                    | No                     |              19 |            6 |
| Yes          | No                    | Yes                    |              10 |            7 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+-------------------------+----------------------------+------------------+----------------+
|         Clock Signal         |      Enable Signal      |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+------------------------------+-------------------------+----------------------------+------------------+----------------+
|  ball_speed_y_reg[8]_i_3_n_0 |                         | ball_speed_x[9]_i_1_n_0    |                3 |              3 |
|  ball_speed_y_reg[8]_i_3_n_0 |                         | ball_speed_y[8]_i_1_n_0    |                2 |              4 |
|  ball_speed_y_reg[8]_i_3_n_0 |                         | p_1_in0                    |                2 |              5 |
|  ball_speed_y_reg[8]_i_3_n_0 |                         | ball_x_int[9]_i_1_n_0      |                2 |              7 |
|  ball_speed_y_reg[8]_i_3_n_0 |                         | clear                      |                3 |              8 |
|  ball_speed_y_reg[8]_i_3_n_0 |                         | paddlel_pos_int[8]_i_1_n_0 |                3 |              8 |
|  ball_speed_y_reg[8]_i_3_n_0 | ball_speed_y[8]_i_1_n_0 |                            |                3 |              9 |
|  vga_inst/clk_div_inst/CLK   |                         | reset_IBUF                 |                4 |             10 |
|  vga_inst/clk_div_inst/CLK   | vga_inst/v_count_1      | reset_IBUF                 |                7 |             10 |
|  ball_speed_y_reg[8]_i_3_n_0 | ball_speed_x[9]_i_1_n_0 |                            |                3 |             10 |
|  clk_IBUF_BUFG               |                         | reset_IBUF                 |               28 |             66 |
+------------------------------+-------------------------+----------------------------+------------------+----------------+


