;redcode
;assert 1
	SPL 0, <-702
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB <121, 102
	SUB <121, 102
	MOV -12, @18
	JMP -12, #18
	MOV -12, @18
	JMP -12, #18
	CMP @11, 1
	SLT 1, <0
	CMP @11, 1
	DJN -1, @-25
	CMP @11, 1
	SUB @127, 100
	CMP -611, 602
	CMP 861, @460
	CMP 861, @460
	CMP 861, @460
	SLT 1, @100
	MOV -7, <-20
	SUB -611, 602
	MOV -7, <-20
	ADD -130, 9
	ADD -130, 9
	SUB -611, 602
	SUB @127, 100
	SUB -611, 602
	SUB @127, 100
	SUB @120, 6
	JMP -7, @-420
	SUB -7, <-20
	ADD 1, @100
	SUB @127, 106
	MOV -130, 9
	SPL 0, <-702
	ADD 1, @100
	SLT -130, 9
	ADD 270, 60
	ADD -130, 9
	MOV -12, @18
	CMP -7, <-420
	SUB 0, <-20
	SUB 0, <-20
	MOV -7, <-20
	CMP -7, <-420
	CMP -7, <-420
	CMP -7, <-420
