---

# DO NOT EDIT!
# Automatically generated via docusaurus-plugin-doxygen by Doxygen.

slug: /api/files/lib/lib/target/lib/target/powerpc/ppcmachinescheduler-h
custom_edit_url: null
keywords:
  - doxygen
  - reference
  - file

---

import Link from '@docusaurus/Link'

import CodeLine from '@xpack/docusaurus-plugin-doxygen/components/CodeLine'
import DoxygenPage from '@xpack/docusaurus-plugin-doxygen/components/DoxygenPage'
import IncludesList from '@xpack/docusaurus-plugin-doxygen/components/IncludesList'
import IncludesListItem from '@xpack/docusaurus-plugin-doxygen/components/IncludesListItem'
import MembersIndex from '@xpack/docusaurus-plugin-doxygen/components/MembersIndex'
import MembersIndexItem from '@xpack/docusaurus-plugin-doxygen/components/MembersIndexItem'
import ProgramListing from '@xpack/docusaurus-plugin-doxygen/components/ProgramListing'

import pluginConfig from '@site/docusaurus-plugin-doxygen-config.json'

# The `PPCMachineScheduler.h` File Reference

<DoxygenPage pluginConfig={pluginConfig}>



## Included Headers

<IncludesList>
<IncludesListItem
  filePath="llvm/CodeGen/MachineScheduler.h"
  permalink="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h"
  isLocal="true" />
</IncludesList>

## Namespaces Index

<MembersIndex>

<MembersIndexItem
  type="namespace"
  name={<><a href="/docs/api/namespaces/llvm">llvm</a></>}>
This is an optimization pass for GlobalISel generic memory operations. <a href="/docs/api/namespaces/llvm/#details">More...</a>
</MembersIndexItem>

</MembersIndex>

## Classes Index

<MembersIndex>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/ppcpreraschedstrategy">PPCPreRASchedStrategy</a></>}>
A <a href="/docs/api/classes/llvm/machineschedstrategy">MachineSchedStrategy</a> implementation for PowerPC pre RA scheduling. <a href="/docs/api/classes/llvm/ppcpreraschedstrategy/#details">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/llvm/ppcpostraschedstrategy">PPCPostRASchedStrategy</a></>}>
A <a href="/docs/api/classes/llvm/machineschedstrategy">MachineSchedStrategy</a> implementation for PowerPC post RA scheduling. <a href="/docs/api/classes/llvm/ppcpostraschedstrategy/#details">More...</a>
</MembersIndexItem>

</MembersIndex>


## File Listing

The file content with the documentation metadata removed is:

<ProgramListing>

<Link id="l00001" /><CodeLine lineNumber="1"><span class="doxyHighlightComment">//===- PPCMachineScheduler.h - Custom PowerPC MI scheduler --&#42;- C++ -&#42;-===//</span></CodeLine>
<Link id="l00002" /><CodeLine lineNumber="2"><span class="doxyHighlightComment">//</span></CodeLine>
<Link id="l00003" /><CodeLine lineNumber="3"><span class="doxyHighlightComment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></CodeLine>
<Link id="l00004" /><CodeLine lineNumber="4"><span class="doxyHighlightComment">// See https://llvm.org/LICENSE.txt for license information.</span></CodeLine>
<Link id="l00005" /><CodeLine lineNumber="5"><span class="doxyHighlightComment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></CodeLine>
<Link id="l00006" /><CodeLine lineNumber="6"><span class="doxyHighlightComment">//</span></CodeLine>
<Link id="l00007" /><CodeLine lineNumber="7"><span class="doxyHighlightComment">//===----------------------------------------------------------------------===//</span></CodeLine>
<Link id="l00008" /><CodeLine lineNumber="8"><span class="doxyHighlightComment">//</span></CodeLine>
<Link id="l00009" /><CodeLine lineNumber="9"><span class="doxyHighlightComment">// Custom PowerPC MI scheduler.</span></CodeLine>
<Link id="l00010" /><CodeLine lineNumber="10"><span class="doxyHighlightComment">//</span></CodeLine>
<Link id="l00011" /><CodeLine lineNumber="11"><span class="doxyHighlightComment">//===----------------------------------------------------------------------===//</span></CodeLine>
<Link id="l00012" /><CodeLine lineNumber="12"></CodeLine>
<Link id="l00013" /><CodeLine lineNumber="13"><span class="doxyHighlightPreprocessor">#ifndef LLVM&#95;LIB&#95;TARGET&#95;POWERPC&#95;POWERPCMACHINESCHEDULER&#95;H</span></CodeLine>
<Link id="l00014" /><CodeLine lineNumber="14"><span class="doxyHighlightPreprocessor">#define LLVM&#95;LIB&#95;TARGET&#95;POWERPC&#95;POWERPCMACHINESCHEDULER&#95;H</span></CodeLine>
<Link id="l00015" /><CodeLine lineNumber="15"></CodeLine>
<Link id="l00016" /><CodeLine lineNumber="16"><span class="doxyHighlightPreprocessor">#include &quot;<a href="/docs/api/files/include/include/llvm/include/llvm/codegen/machinescheduler-h">llvm/CodeGen/MachineScheduler.h</a>&quot;</span></CodeLine>
<Link id="l00017" /><CodeLine lineNumber="17"></CodeLine>
<Link id="l00018" /><CodeLine lineNumber="18"><span class="doxyHighlightKeyword">namespace </span><span class="doxyHighlight"><a href="/docs/api/namespaces/llvm">llvm</a> &#123;</span></CodeLine>
<Link id="l00019" /><CodeLine lineNumber="19"></CodeLine>
<Link id="l00020" /><CodeLine lineNumber="20"><span class="doxyHighlightComment">/// A MachineSchedStrategy implementation for PowerPC pre RA scheduling.</span></CodeLine>
<Link id="l00021" /><CodeLine lineNumber="21" lineLink="/docs/api/classes/llvm/ppcpreraschedstrategy"><span class="doxyHighlightKeyword">class </span><span class="doxyHighlight"><a href="/docs/api/classes/llvm/ppcpreraschedstrategy/#abba4e9ebd3e9e473606faccedbc063b5">PPCPreRASchedStrategy</a> : </span><span class="doxyHighlightKeyword">public</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/genericscheduler/#ae8dd2d1a734d828faa812af4a9a135e3">GenericScheduler</a> &#123;</span></CodeLine>
<Link id="l00022" /><CodeLine lineNumber="22"><span class="doxyHighlightKeyword">public</span><span class="doxyHighlight">:</span></CodeLine>
<Link id="l00023" /><CodeLine lineNumber="23" lineLink="/docs/api/classes/llvm/ppcpreraschedstrategy/#abba4e9ebd3e9e473606faccedbc063b5"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/ppcpreraschedstrategy/#abba4e9ebd3e9e473606faccedbc063b5">PPCPreRASchedStrategy</a>(</span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/machineschedcontext">MachineSchedContext</a> &#42;<a href="/docs/api/namespaces/llvm/callingconv/#ac6aa1387c4375260e2468eb5a77fdb4cafd841a49aec1539bc88abc8ff9e170fb">C</a>) :</span></CodeLine>
<Link id="l00024" /><CodeLine lineNumber="24"><span class="doxyHighlight">    <a href="/docs/api/classes/llvm/genericscheduler/#ae8dd2d1a734d828faa812af4a9a135e3">GenericScheduler</a>(<a href="/docs/api/namespaces/llvm/callingconv/#ac6aa1387c4375260e2468eb5a77fdb4cafd841a49aec1539bc88abc8ff9e170fb">C</a>) &#123;&#125;</span></CodeLine>
<Link id="l00025" /><CodeLine lineNumber="25"><span class="doxyHighlightKeyword">protected</span><span class="doxyHighlight">:</span></CodeLine>
<Link id="l00026" /><CodeLine lineNumber="26"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/ppcpreraschedstrategy/#a4b73638109c4ea048c148a781996272d">tryCandidate</a>(SchedCandidate &amp;Cand, SchedCandidate &amp;TryCand,</span></CodeLine>
<Link id="l00027" /><CodeLine lineNumber="27"><span class="doxyHighlight">                    <a href="/docs/api/classes/llvm/schedboundary">SchedBoundary</a> &#42;Zone) </span><span class="doxyHighlightKeyword">const override</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00028" /><CodeLine lineNumber="28"></CodeLine>
<Link id="l00029" /><CodeLine lineNumber="29"><span class="doxyHighlightKeyword">private</span><span class="doxyHighlight">:</span></CodeLine>
<Link id="l00030" /><CodeLine lineNumber="30"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> biasAddiLoadCandidate(SchedCandidate &amp;Cand,</span></CodeLine>
<Link id="l00031" /><CodeLine lineNumber="31"><span class="doxyHighlight">                             SchedCandidate &amp;TryCand,</span></CodeLine>
<Link id="l00032" /><CodeLine lineNumber="32"><span class="doxyHighlight">                             <a href="/docs/api/classes/llvm/schedboundary">SchedBoundary</a> &amp;Zone) </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00033" /><CodeLine lineNumber="33"><span class="doxyHighlight">&#125;;</span></CodeLine>
<Link id="l00034" /><CodeLine lineNumber="34"></CodeLine>
<Link id="l00035" /><CodeLine lineNumber="35"><span class="doxyHighlightComment">/// A MachineSchedStrategy implementation for PowerPC post RA scheduling.</span></CodeLine>
<Link id="l00036" /><CodeLine lineNumber="36" lineLink="/docs/api/classes/llvm/ppcpostraschedstrategy"><span class="doxyHighlightKeyword">class </span><span class="doxyHighlight"><a href="/docs/api/classes/llvm/ppcpostraschedstrategy/#a5e58d5d92c66c85df7c89ead1f68b58f">PPCPostRASchedStrategy</a> : </span><span class="doxyHighlightKeyword">public</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/postgenericscheduler/#ac8d3e1ce009ee1e50dfd8897346404bb">PostGenericScheduler</a> &#123;</span></CodeLine>
<Link id="l00037" /><CodeLine lineNumber="37"><span class="doxyHighlightKeyword">public</span><span class="doxyHighlight">:</span></CodeLine>
<Link id="l00038" /><CodeLine lineNumber="38" lineLink="/docs/api/classes/llvm/ppcpostraschedstrategy/#a5e58d5d92c66c85df7c89ead1f68b58f"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/ppcpostraschedstrategy/#a5e58d5d92c66c85df7c89ead1f68b58f">PPCPostRASchedStrategy</a>(</span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight"> <a href="/docs/api/structs/llvm/machineschedcontext">MachineSchedContext</a> &#42;<a href="/docs/api/namespaces/llvm/callingconv/#ac6aa1387c4375260e2468eb5a77fdb4cafd841a49aec1539bc88abc8ff9e170fb">C</a>) :</span></CodeLine>
<Link id="l00039" /><CodeLine lineNumber="39"><span class="doxyHighlight">    <a href="/docs/api/classes/llvm/postgenericscheduler/#ac8d3e1ce009ee1e50dfd8897346404bb">PostGenericScheduler</a>(<a href="/docs/api/namespaces/llvm/callingconv/#ac6aa1387c4375260e2468eb5a77fdb4cafd841a49aec1539bc88abc8ff9e170fb">C</a>) &#123;&#125;</span></CodeLine>
<Link id="l00040" /><CodeLine lineNumber="40"></CodeLine>
<Link id="l00041" /><CodeLine lineNumber="41"><span class="doxyHighlightKeyword">protected</span><span class="doxyHighlight">:</span></CodeLine>
<Link id="l00042" /><CodeLine lineNumber="42"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">void</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/ppcpostraschedstrategy/#af00cbef0e1f01812d6b3ba8a3a05cddd">initialize</a>(<a href="/docs/api/classes/llvm/scheduledagmi">ScheduleDAGMI</a> &#42;Dag) </span><span class="doxyHighlightKeyword">override</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00043" /><CodeLine lineNumber="43"><span class="doxyHighlight">  <a href="/docs/api/classes/llvm/sunit">SUnit</a> &#42;<a href="/docs/api/classes/llvm/ppcpostraschedstrategy/#a380e7f12bac02fcc58704de354b838dd">pickNode</a>(</span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> &amp;IsTopNode) </span><span class="doxyHighlightKeyword">override</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00044" /><CodeLine lineNumber="44"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">void</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/ppcpostraschedstrategy/#a7ec1332d9323fdd938250ab78617b9e0">enterMBB</a>(<a href="/docs/api/classes/llvm/machinebasicblock">MachineBasicBlock</a> &#42;<a href="/docs/api/files/lib/lib/target/lib/target/arm/armslshardening-cpp/#a5958512eae2979bd2eb383977996a600">MBB</a>) </span><span class="doxyHighlightKeyword">override</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00045" /><CodeLine lineNumber="45"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">void</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/ppcpostraschedstrategy/#ac49589043856dffa0c7870bc64b458ec">leaveMBB</a>() </span><span class="doxyHighlightKeyword">override</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00046" /><CodeLine lineNumber="46"></CodeLine>
<Link id="l00047" /><CodeLine lineNumber="47"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/ppcpostraschedstrategy/#aa6664186ee0da2c7355def751d53a653">tryCandidate</a>(SchedCandidate &amp;Cand, SchedCandidate &amp;TryCand) </span><span class="doxyHighlightKeyword">override</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00048" /><CodeLine lineNumber="48"><span class="doxyHighlight">  </span><span class="doxyHighlightKeywordType">bool</span><span class="doxyHighlight"> <a href="/docs/api/classes/llvm/ppcpostraschedstrategy/#ab2370ffefd96bdadc456a51ff470f626">biasAddiCandidate</a>(SchedCandidate &amp;Cand, SchedCandidate &amp;TryCand) </span><span class="doxyHighlightKeyword">const</span><span class="doxyHighlight">;</span></CodeLine>
<Link id="l00049" /><CodeLine lineNumber="49"><span class="doxyHighlight">&#125;;</span></CodeLine>
<Link id="l00050" /><CodeLine lineNumber="50"></CodeLine>
<Link id="l00051" /><CodeLine lineNumber="51"><span class="doxyHighlight">&#125; </span><span class="doxyHighlightComment">// end namespace llvm</span></CodeLine>
<Link id="l00052" /><CodeLine lineNumber="52"></CodeLine>
<Link id="l00053" /><CodeLine lineNumber="53"><span class="doxyHighlightPreprocessor">#endif </span><span class="doxyHighlightComment">// LLVM&#95;LIB&#95;TARGET&#95;POWERPC&#95;POWERPCMACHINESCHEDULER&#95;H</span></CodeLine>

</ProgramListing>


</DoxygenPage>
