# compile vhdl design source files
vhdl xil_defaultlib  "../../../combinational_circuit.srcs/sources_1/new/comb.vhd"
vhdl xil_defaultlib  "../../../combinational_circuit.srcs/sim_1/new/com_tb.vhd"

# Do not sort compile order
nosort
