Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Sat Dec 21 17:28:51 2024
| Host         : ubu running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file Top_Module_timing_summary_routed.rpt -pb Top_Module_timing_summary_routed.pb -rpx Top_Module_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Module
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (302)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (720)
5. checking no_input_delay (4)
6. checking no_output_delay (52)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (302)
--------------------------
 There are 219 register/latch pins with no clock driven by root clock pin: CLK100MHZ (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: debug_SSD/seg7_clk_gen_2/clkout_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: device_timer/usclk_gen/clkout_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: uart_debug/tx_module/mytxclk/clkout_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (720)
--------------------------------------------------
 There are 720 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (52)
--------------------------------
 There are 52 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.240        0.000                      0                 6075        0.070        0.000                      0                 6075        3.000        0.000                       0                  1904  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                  ------------       ----------      --------------
mycpuclk/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0   {0.000 10.000}     20.000          50.000          
  clk_out2_clk_wiz_0   {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
mycpuclk/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         1.240        0.000                      0                 5979        0.070        0.000                      0                 5979        8.750        0.000                       0                  1845  
  clk_out2_clk_wiz_0        33.175        0.000                      0                   96        0.116        0.000                      0                   96       19.500        0.000                       0                    55  
  clkfbout_clk_wiz_0                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  mycpuclk/inst/clk_in1
  To Clock:  mycpuclk/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mycpuclk/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mycpuclk/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mycpuclk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  mycpuclk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mycpuclk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mycpuclk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mycpuclk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  mycpuclk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.240ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.240ns  (required time - arrival time)
  Source:                 rv32ip_cpu/seg_if_0/PC_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        7.168ns  (logic 0.773ns (10.784%)  route 6.395ns (89.216%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.740ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.456ns = ( 24.456 - 20.000 ) 
    Source Clock Delay      (SCD):    5.195ns = ( 15.195 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.809    11.809    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     7.888 f  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     9.906    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    10.002 f  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         2.134    12.136    uart_debug/clk_out1
    SLICE_X54Y85         LUT2 (Prop_lut2_I0_O)        0.150    12.286 f  uart_debug/clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.967    13.253    clock0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.320    13.573 f  clock0_BUFG_inst/O
                         net (fo=1488, routed)        1.621    15.195    rv32ip_cpu/seg_if_0/clock0_BUFG
    SLICE_X58Y84         FDRE                                         r  rv32ip_cpu/seg_if_0/PC_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84         FDRE (Prop_fdre_C_Q)         0.484    15.679 r  rv32ip_cpu/seg_if_0/PC_reg[13]/Q
                         net (fo=3, routed)           0.853    16.531    uart_debug/PC[11]
    SLICE_X61Y83         LUT3 (Prop_lut3_I1_O)        0.289    16.820 r  uart_debug/blk_instmem_i_7/O
                         net (fo=58, routed)          5.543    22.363    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y3          RAMB36E1                                     r  instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.683    21.683    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         2.039    22.042    uart_debug/clk_out1
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.100    22.142 r  uart_debug/blk_instmem_i_1/O
                         net (fo=1, routed)           0.501    22.643    uart_debug/clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    22.734 r  uart_debug/clka_BUFG_inst/O
                         net (fo=120, routed)         1.721    24.456    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.001    24.455    
                         clock uncertainty           -0.084    24.371    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.768    23.603    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.603    
                         arrival time                         -22.363    
  -------------------------------------------------------------------
                         slack                                  1.240    

Slack (MET) :             1.258ns  (required time - arrival time)
  Source:                 uart_debug/cpuhalt_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.024ns  (logic 0.773ns (9.634%)  route 7.251ns (90.366%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.541ns = ( 11.541 - 10.000 ) 
    Source Clock Delay      (SCD):    1.608ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.809     1.809    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.606     1.608    uart_debug/clk_out1
    SLICE_X54Y72         FDRE                                         r  uart_debug/cpuhalt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y72         FDRE (Prop_fdre_C_Q)         0.478     2.086 r  uart_debug/cpuhalt_reg/Q
                         net (fo=130, routed)         2.246     4.332    uart_debug/uart_halt
    SLICE_X60Y82         LUT3 (Prop_lut3_I2_O)        0.295     4.627 r  uart_debug/blk_datamem_i_17/O
                         net (fo=32, routed)          5.005     9.632    data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/addra[4]
    RAMB36_X0Y24         RAMB36E1                                     r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.683    11.683    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 f  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 f  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.538    11.541    data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X0Y24         RAMB36E1                                     r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.001    11.540    
                         clock uncertainty           -0.084    11.457    
    RAMB36_X0Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    10.891    data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.891    
                         arrival time                          -9.632    
  -------------------------------------------------------------------
                         slack                                  1.258    

Slack (MET) :             1.333ns  (required time - arrival time)
  Source:                 rv32ip_cpu/seg_if_0/PC_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        7.070ns  (logic 0.773ns (10.934%)  route 6.297ns (89.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.746ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 24.450 - 20.000 ) 
    Source Clock Delay      (SCD):    5.195ns = ( 15.195 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.809    11.809    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     7.888 f  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     9.906    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    10.002 f  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         2.134    12.136    uart_debug/clk_out1
    SLICE_X54Y85         LUT2 (Prop_lut2_I0_O)        0.150    12.286 f  uart_debug/clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.967    13.253    clock0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.320    13.573 f  clock0_BUFG_inst/O
                         net (fo=1488, routed)        1.621    15.195    rv32ip_cpu/seg_if_0/clock0_BUFG
    SLICE_X58Y84         FDRE                                         r  rv32ip_cpu/seg_if_0/PC_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84         FDRE (Prop_fdre_C_Q)         0.484    15.679 r  rv32ip_cpu/seg_if_0/PC_reg[13]/Q
                         net (fo=3, routed)           0.853    16.531    uart_debug/PC[11]
    SLICE_X61Y83         LUT3 (Prop_lut3_I1_O)        0.289    16.820 r  uart_debug/blk_instmem_i_7/O
                         net (fo=58, routed)          5.444    22.264    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y0          RAMB36E1                                     r  instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.683    21.683    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         2.039    22.042    uart_debug/clk_out1
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.100    22.142 r  uart_debug/blk_instmem_i_1/O
                         net (fo=1, routed)           0.501    22.643    uart_debug/clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    22.734 r  uart_debug/clka_BUFG_inst/O
                         net (fo=120, routed)         1.715    24.450    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.001    24.449    
                         clock uncertainty           -0.084    24.365    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.768    23.597    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.597    
                         arrival time                         -22.264    
  -------------------------------------------------------------------
                         slack                                  1.333    

Slack (MET) :             1.343ns  (required time - arrival time)
  Source:                 instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32ip_cpu/seg_if_0/id_reg_reg[48]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.048ns  (logic 2.927ns (36.371%)  route 5.121ns (63.629%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.647ns = ( 14.647 - 10.000 ) 
    Source Clock Delay      (SCD):    4.921ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.809     1.809    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         2.292     2.294    uart_debug/clk_out1
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124     2.418 r  uart_debug/blk_instmem_i_1/O
                         net (fo=1, routed)           0.557     2.975    uart_debug/clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.071 r  uart_debug/clka_BUFG_inst/O
                         net (fo=120, routed)         1.850     4.921    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/clka
    RAMB36_X0Y3          RAMB36E1                                     r  instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.375 r  instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           2.525     9.900    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0_i_1_7[7]
    SLICE_X63Y23         LUT6 (Prop_lut6_I5_O)        0.124    10.024 r  instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    10.024    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0_i_4_n_0
    SLICE_X63Y23         MUXF7 (Prop_muxf7_I1_O)      0.245    10.269 r  instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    10.269    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0_i_1_n_0
    SLICE_X63Y23         MUXF8 (Prop_muxf8_I0_O)      0.104    10.373 r  instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0/O
                         net (fo=2, routed)           2.596    12.969    rv32ip_cpu/seg_if_0/inst[16]
    SLICE_X61Y80         FDRE                                         r  rv32ip_cpu/seg_if_0/id_reg_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.683    11.683    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 f  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 f  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.909    11.912    uart_debug/clk_out1
    SLICE_X54Y85         LUT2 (Prop_lut2_I0_O)        0.121    12.033 f  uart_debug/clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.846    12.879    clock0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.272    13.151 f  clock0_BUFG_inst/O
                         net (fo=1488, routed)        1.495    14.647    rv32ip_cpu/seg_if_0/clock0_BUFG
    SLICE_X61Y80         FDRE                                         r  rv32ip_cpu/seg_if_0/id_reg_reg[48]/C  (IS_INVERTED)
                         clock pessimism             -0.001    14.646    
                         clock uncertainty           -0.084    14.562    
    SLICE_X61Y80         FDRE (Setup_fdre_C_D)       -0.250    14.312    rv32ip_cpu/seg_if_0/id_reg_reg[48]
  -------------------------------------------------------------------
                         required time                         14.312    
                         arrival time                         -12.969    
  -------------------------------------------------------------------
                         slack                                  1.343    

Slack (MET) :             1.352ns  (required time - arrival time)
  Source:                 instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32ip_cpu/seg_if_0/id_reg_reg[47]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.060ns  (logic 2.923ns (36.263%)  route 5.137ns (63.737%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.647ns = ( 14.647 - 10.000 ) 
    Source Clock Delay      (SCD):    4.914ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.809     1.809    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         2.292     2.294    uart_debug/clk_out1
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.124     2.418 r  uart_debug/blk_instmem_i_1/O
                         net (fo=1, routed)           0.557     2.975    uart_debug/clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     3.071 r  uart_debug/clka_BUFG_inst/O
                         net (fo=120, routed)         1.843     4.914    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y4          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     7.368 r  instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           2.442     9.810    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[16]_INST_0_i_1_5[6]
    SLICE_X62Y20         LUT6 (Prop_lut6_I1_O)        0.124     9.934 r  instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     9.934    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_4_n_0
    SLICE_X62Y20         MUXF7 (Prop_muxf7_I1_O)      0.247    10.181 r  instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    10.181    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0_i_1_n_0
    SLICE_X62Y20         MUXF8 (Prop_muxf8_I0_O)      0.098    10.279 r  instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[15]_INST_0/O
                         net (fo=2, routed)           2.695    12.975    rv32ip_cpu/seg_if_0/inst[15]
    SLICE_X60Y80         FDRE                                         r  rv32ip_cpu/seg_if_0/id_reg_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.683    11.683    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 f  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 f  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.909    11.912    uart_debug/clk_out1
    SLICE_X54Y85         LUT2 (Prop_lut2_I0_O)        0.121    12.033 f  uart_debug/clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.846    12.879    clock0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.272    13.151 f  clock0_BUFG_inst/O
                         net (fo=1488, routed)        1.495    14.647    rv32ip_cpu/seg_if_0/clock0_BUFG
    SLICE_X60Y80         FDRE                                         r  rv32ip_cpu/seg_if_0/id_reg_reg[47]/C  (IS_INVERTED)
                         clock pessimism             -0.001    14.646    
                         clock uncertainty           -0.084    14.562    
    SLICE_X60Y80         FDRE (Setup_fdre_C_D)       -0.235    14.327    rv32ip_cpu/seg_if_0/id_reg_reg[47]
  -------------------------------------------------------------------
                         required time                         14.327    
                         arrival time                         -12.975    
  -------------------------------------------------------------------
                         slack                                  1.352    

Slack (MET) :             1.370ns  (required time - arrival time)
  Source:                 rv32ip_cpu/seg_if_0/PC_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        7.029ns  (logic 0.676ns (9.618%)  route 6.353ns (90.382%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.728ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns = ( 24.466 - 20.000 ) 
    Source Clock Delay      (SCD):    5.193ns = ( 15.193 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.809    11.809    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     7.888 f  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     9.906    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    10.002 f  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         2.134    12.136    uart_debug/clk_out1
    SLICE_X54Y85         LUT2 (Prop_lut2_I0_O)        0.150    12.286 f  uart_debug/clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.967    13.253    clock0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.320    13.573 f  clock0_BUFG_inst/O
                         net (fo=1488, routed)        1.619    15.193    rv32ip_cpu/seg_if_0/clock0_BUFG
    SLICE_X58Y82         FDRE                                         r  rv32ip_cpu/seg_if_0/PC_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDRE (Prop_fdre_C_Q)         0.524    15.717 r  rv32ip_cpu/seg_if_0/PC_reg[4]/Q
                         net (fo=3, routed)           0.988    16.705    uart_debug/PC[2]
    SLICE_X58Y80         LUT3 (Prop_lut3_I1_O)        0.152    16.857 r  uart_debug/blk_instmem_i_16/O
                         net (fo=58, routed)          5.365    22.221    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/addra[2]
    RAMB36_X0Y0          RAMB36E1                                     r  instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.683    21.683    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         2.039    22.042    uart_debug/clk_out1
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.100    22.142 r  uart_debug/blk_instmem_i_1/O
                         net (fo=1, routed)           0.501    22.643    uart_debug/clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    22.734 r  uart_debug/clka_BUFG_inst/O
                         net (fo=120, routed)         1.731    24.466    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.001    24.465    
                         clock uncertainty           -0.084    24.381    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.790    23.591    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         23.591    
                         arrival time                         -22.221    
  -------------------------------------------------------------------
                         slack                                  1.370    

Slack (MET) :             1.376ns  (required time - arrival time)
  Source:                 data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32ip_cpu/seg_mem_0/wb_reg_reg[49]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.392ns  (logic 3.486ns (41.541%)  route 4.906ns (58.459%))
  Logic Levels:           6  (LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.643ns = ( 14.643 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.809     1.809    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         2.134     2.136    uart_debug/clk_out1
    SLICE_X54Y85         LUT2 (Prop_lut2_I0_O)        0.150     2.286 r  uart_debug/clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.967     3.253    clock0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.320     3.573 r  clock0_BUFG_inst/O
                         net (fo=1488, routed)        1.752     5.326    data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/clkb
    RAMB36_X3Y21         RAMB36E1                                     r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     7.780 r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.669     9.449    data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[31][7]
    SLICE_X72Y103        LUT6 (Prop_lut6_I0_O)        0.124     9.573 r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[31]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.573    data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[31]_INST_0_i_1_n_0
    SLICE_X72Y103        MUXF7 (Prop_muxf7_I0_O)      0.238     9.811 r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[31]_INST_0/O
                         net (fo=4, routed)           1.360    11.171    data_mem/doutb[24]
    SLICE_X60Y104        LUT6 (Prop_lut6_I2_O)        0.298    11.469 r  data_mem/wb_reg[47]_i_13/O
                         net (fo=3, routed)           0.517    11.986    data_mem/data0[0]
    SLICE_X60Y104        LUT5 (Prop_lut5_I4_O)        0.124    12.110 r  data_mem/wb_reg[47]_i_10/O
                         net (fo=2, routed)           0.709    12.818    rv32ip_cpu/seg_ex_0/wb_reg_reg[63]
    SLICE_X59Y102        LUT5 (Prop_lut5_I0_O)        0.124    12.942 r  rv32ip_cpu/seg_ex_0/wb_reg[63]_i_4/O
                         net (fo=16, routed)          0.651    13.593    rv32ip_cpu/seg_ex_0/wb_reg[63]_i_4_n_0
    SLICE_X55Y102        LUT6 (Prop_lut6_I0_O)        0.124    13.717 r  rv32ip_cpu/seg_ex_0/wb_reg[49]_i_1/O
                         net (fo=1, routed)           0.000    13.717    rv32ip_cpu/seg_mem_0/wb_reg_reg[49]_0
    SLICE_X55Y102        FDRE                                         r  rv32ip_cpu/seg_mem_0/wb_reg_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.683    11.683    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 f  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 f  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.909    11.912    uart_debug/clk_out1
    SLICE_X54Y85         LUT2 (Prop_lut2_I0_O)        0.121    12.033 f  uart_debug/clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.846    12.879    clock0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.272    13.151 f  clock0_BUFG_inst/O
                         net (fo=1488, routed)        1.492    14.643    rv32ip_cpu/seg_mem_0/clock0_BUFG
    SLICE_X55Y102        FDRE                                         r  rv32ip_cpu/seg_mem_0/wb_reg_reg[49]/C  (IS_INVERTED)
                         clock pessimism              0.500    15.143    
                         clock uncertainty           -0.084    15.060    
    SLICE_X55Y102        FDRE (Setup_fdre_C_D)        0.034    15.094    rv32ip_cpu/seg_mem_0/wb_reg_reg[49]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                         -13.717    
  -------------------------------------------------------------------
                         slack                                  1.376    

Slack (MET) :             1.390ns  (required time - arrival time)
  Source:                 data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32ip_cpu/seg_mem_0/wb_reg_reg[51]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.376ns  (logic 3.486ns (41.620%)  route 4.890ns (58.380%))
  Logic Levels:           6  (LUT5=2 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.643ns = ( 14.643 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.809     1.809    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         2.134     2.136    uart_debug/clk_out1
    SLICE_X54Y85         LUT2 (Prop_lut2_I0_O)        0.150     2.286 r  uart_debug/clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.967     3.253    clock0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.320     3.573 r  clock0_BUFG_inst/O
                         net (fo=1488, routed)        1.752     5.326    data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/clkb
    RAMB36_X3Y21         RAMB36E1                                     r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     7.780 r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.669     9.449    data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[31][7]
    SLICE_X72Y103        LUT6 (Prop_lut6_I0_O)        0.124     9.573 r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[31]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.573    data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[31]_INST_0_i_1_n_0
    SLICE_X72Y103        MUXF7 (Prop_muxf7_I0_O)      0.238     9.811 r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[31]_INST_0/O
                         net (fo=4, routed)           1.360    11.171    data_mem/doutb[24]
    SLICE_X60Y104        LUT6 (Prop_lut6_I2_O)        0.298    11.469 r  data_mem/wb_reg[47]_i_13/O
                         net (fo=3, routed)           0.517    11.986    data_mem/data0[0]
    SLICE_X60Y104        LUT5 (Prop_lut5_I4_O)        0.124    12.110 r  data_mem/wb_reg[47]_i_10/O
                         net (fo=2, routed)           0.709    12.818    rv32ip_cpu/seg_ex_0/wb_reg_reg[63]
    SLICE_X59Y102        LUT5 (Prop_lut5_I0_O)        0.124    12.942 r  rv32ip_cpu/seg_ex_0/wb_reg[63]_i_4/O
                         net (fo=16, routed)          0.635    13.577    rv32ip_cpu/seg_ex_0/wb_reg[63]_i_4_n_0
    SLICE_X57Y103        LUT6 (Prop_lut6_I0_O)        0.124    13.701 r  rv32ip_cpu/seg_ex_0/wb_reg[51]_i_1/O
                         net (fo=1, routed)           0.000    13.701    rv32ip_cpu/seg_mem_0/wb_reg_reg[51]_0
    SLICE_X57Y103        FDRE                                         r  rv32ip_cpu/seg_mem_0/wb_reg_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.683    11.683    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 f  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 f  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.909    11.912    uart_debug/clk_out1
    SLICE_X54Y85         LUT2 (Prop_lut2_I0_O)        0.121    12.033 f  uart_debug/clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.846    12.879    clock0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.272    13.151 f  clock0_BUFG_inst/O
                         net (fo=1488, routed)        1.492    14.643    rv32ip_cpu/seg_mem_0/clock0_BUFG
    SLICE_X57Y103        FDRE                                         r  rv32ip_cpu/seg_mem_0/wb_reg_reg[51]/C  (IS_INVERTED)
                         clock pessimism              0.500    15.143    
                         clock uncertainty           -0.084    15.060    
    SLICE_X57Y103        FDRE (Setup_fdre_C_D)        0.032    15.092    rv32ip_cpu/seg_mem_0/wb_reg_reg[51]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                         -13.701    
  -------------------------------------------------------------------
                         slack                                  1.390    

Slack (MET) :             1.407ns  (required time - arrival time)
  Source:                 rv32ip_cpu/seg_if_0/PC_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 fall@10.000ns)
  Data Path Delay:        7.012ns  (logic 0.773ns (11.024%)  route 6.239ns (88.976%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.730ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns = ( 24.466 - 20.000 ) 
    Source Clock Delay      (SCD):    5.195ns = ( 15.195 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.809    11.809    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922     7.888 f  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018     9.906    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    10.002 f  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         2.134    12.136    uart_debug/clk_out1
    SLICE_X54Y85         LUT2 (Prop_lut2_I0_O)        0.150    12.286 f  uart_debug/clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.967    13.253    clock0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.320    13.573 f  clock0_BUFG_inst/O
                         net (fo=1488, routed)        1.621    15.195    rv32ip_cpu/seg_if_0/clock0_BUFG
    SLICE_X58Y84         FDRE                                         r  rv32ip_cpu/seg_if_0/PC_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y84         FDRE (Prop_fdre_C_Q)         0.484    15.679 r  rv32ip_cpu/seg_if_0/PC_reg[13]/Q
                         net (fo=3, routed)           0.853    16.531    uart_debug/PC[11]
    SLICE_X61Y83         LUT3 (Prop_lut3_I1_O)        0.289    16.820 r  uart_debug/blk_instmem_i_7/O
                         net (fo=58, routed)          5.386    22.207    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y0          RAMB36E1                                     r  instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.683    21.683    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         2.039    22.042    uart_debug/clk_out1
    SLICE_X51Y96         LUT2 (Prop_lut2_I0_O)        0.100    22.142 r  uart_debug/blk_instmem_i_1/O
                         net (fo=1, routed)           0.501    22.643    uart_debug/clka
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    22.734 r  uart_debug/clka_BUFG_inst/O
                         net (fo=120, routed)         1.731    24.466    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.001    24.465    
                         clock uncertainty           -0.084    24.381    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.768    23.613    instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         23.613    
                         arrival time                         -22.207    
  -------------------------------------------------------------------
                         slack                                  1.407    

Slack (MET) :             1.421ns  (required time - arrival time)
  Source:                 data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32ip_cpu/seg_mem_0/wb_reg_reg[42]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 fall@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.400ns  (logic 3.486ns (41.501%)  route 4.914ns (58.499%))
  Logic Levels:           6  (LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.648ns = ( 14.648 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.500ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.809     1.809    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         2.134     2.136    uart_debug/clk_out1
    SLICE_X54Y85         LUT2 (Prop_lut2_I0_O)        0.150     2.286 r  uart_debug/clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.967     3.253    clock0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.320     3.573 r  clock0_BUFG_inst/O
                         net (fo=1488, routed)        1.752     5.326    data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/clkb
    RAMB36_X3Y21         RAMB36E1                                     r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     7.780 r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.669     9.449    data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[31][7]
    SLICE_X72Y103        LUT6 (Prop_lut6_I0_O)        0.124     9.573 r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[31]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     9.573    data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[31]_INST_0_i_1_n_0
    SLICE_X72Y103        MUXF7 (Prop_muxf7_I0_O)      0.238     9.811 r  data_mem/blk_datamem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[31]_INST_0/O
                         net (fo=4, routed)           1.360    11.171    data_mem/doutb[24]
    SLICE_X60Y104        LUT6 (Prop_lut6_I2_O)        0.298    11.469 r  data_mem/wb_reg[47]_i_13/O
                         net (fo=3, routed)           0.685    12.154    rv32ip_cpu/seg_ex_0/data0[0]
    SLICE_X62Y102        LUT6 (Prop_lut6_I0_O)        0.124    12.278 r  rv32ip_cpu/seg_ex_0/wb_reg[46]_i_7/O
                         net (fo=7, routed)           0.670    12.947    rv32ip_cpu/seg_ex_0/wb_reg[46]_i_7_n_0
    SLICE_X62Y102        LUT6 (Prop_lut6_I4_O)        0.124    13.071 r  rv32ip_cpu/seg_ex_0/wb_reg[42]_i_2/O
                         net (fo=1, routed)           0.530    13.602    rv32ip_cpu/seg_ex_0/wb_reg[42]_i_2_n_0
    SLICE_X60Y101        LUT6 (Prop_lut6_I0_O)        0.124    13.726 r  rv32ip_cpu/seg_ex_0/wb_reg[42]_i_1/O
                         net (fo=1, routed)           0.000    13.726    rv32ip_cpu/seg_mem_0/D[42]
    SLICE_X60Y101        FDRE                                         r  rv32ip_cpu/seg_mem_0/wb_reg_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.683    11.683    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 f  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.003 f  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         1.909    11.912    uart_debug/clk_out1
    SLICE_X54Y85         LUT2 (Prop_lut2_I0_O)        0.121    12.033 f  uart_debug/clock0_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.846    12.879    clock0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.272    13.151 f  clock0_BUFG_inst/O
                         net (fo=1488, routed)        1.497    14.648    rv32ip_cpu/seg_mem_0/clock0_BUFG
    SLICE_X60Y101        FDRE                                         r  rv32ip_cpu/seg_mem_0/wb_reg_reg[42]/C  (IS_INVERTED)
                         clock pessimism              0.500    15.148    
                         clock uncertainty           -0.084    15.065    
    SLICE_X60Y101        FDRE (Setup_fdre_C_D)        0.082    15.147    rv32ip_cpu/seg_mem_0/wb_reg_reg[42]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                         -13.726    
  -------------------------------------------------------------------
                         slack                                  1.421    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 uart_debug/tx_tail_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_debug/tx_buf_reg_0_15_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.934%)  route 0.275ns (66.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.624     0.624    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.555     0.557    uart_debug/clk_out1
    SLICE_X55Y68         FDSE                                         r  uart_debug/tx_tail_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDSE (Prop_fdse_C_Q)         0.141     0.698 r  uart_debug/tx_tail_reg[0]/Q
                         net (fo=21, routed)          0.275     0.972    uart_debug/tx_buf_reg_0_15_6_7/ADDRD0
    SLICE_X56Y67         RAMD32                                       r  uart_debug/tx_buf_reg_0_15_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.898     0.898    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.825     0.827    uart_debug/tx_buf_reg_0_15_6_7/WCLK
    SLICE_X56Y67         RAMD32                                       r  uart_debug/tx_buf_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.234     0.593    
    SLICE_X56Y67         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.903    uart_debug/tx_buf_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 uart_debug/tx_tail_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_debug/tx_buf_reg_0_15_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.934%)  route 0.275ns (66.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.624     0.624    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.555     0.557    uart_debug/clk_out1
    SLICE_X55Y68         FDSE                                         r  uart_debug/tx_tail_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDSE (Prop_fdse_C_Q)         0.141     0.698 r  uart_debug/tx_tail_reg[0]/Q
                         net (fo=21, routed)          0.275     0.972    uart_debug/tx_buf_reg_0_15_6_7/ADDRD0
    SLICE_X56Y67         RAMD32                                       r  uart_debug/tx_buf_reg_0_15_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.898     0.898    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.825     0.827    uart_debug/tx_buf_reg_0_15_6_7/WCLK
    SLICE_X56Y67         RAMD32                                       r  uart_debug/tx_buf_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism             -0.234     0.593    
    SLICE_X56Y67         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.903    uart_debug/tx_buf_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 uart_debug/tx_tail_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_debug/tx_buf_reg_0_15_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.934%)  route 0.275ns (66.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.624     0.624    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.555     0.557    uart_debug/clk_out1
    SLICE_X55Y68         FDSE                                         r  uart_debug/tx_tail_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDSE (Prop_fdse_C_Q)         0.141     0.698 r  uart_debug/tx_tail_reg[0]/Q
                         net (fo=21, routed)          0.275     0.972    uart_debug/tx_buf_reg_0_15_6_7/ADDRD0
    SLICE_X56Y67         RAMD32                                       r  uart_debug/tx_buf_reg_0_15_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.898     0.898    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.825     0.827    uart_debug/tx_buf_reg_0_15_6_7/WCLK
    SLICE_X56Y67         RAMD32                                       r  uart_debug/tx_buf_reg_0_15_6_7/RAMB/CLK
                         clock pessimism             -0.234     0.593    
    SLICE_X56Y67         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.903    uart_debug/tx_buf_reg_0_15_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 uart_debug/tx_tail_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_debug/tx_buf_reg_0_15_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.934%)  route 0.275ns (66.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.624     0.624    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.555     0.557    uart_debug/clk_out1
    SLICE_X55Y68         FDSE                                         r  uart_debug/tx_tail_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDSE (Prop_fdse_C_Q)         0.141     0.698 r  uart_debug/tx_tail_reg[0]/Q
                         net (fo=21, routed)          0.275     0.972    uart_debug/tx_buf_reg_0_15_6_7/ADDRD0
    SLICE_X56Y67         RAMD32                                       r  uart_debug/tx_buf_reg_0_15_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.898     0.898    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.825     0.827    uart_debug/tx_buf_reg_0_15_6_7/WCLK
    SLICE_X56Y67         RAMD32                                       r  uart_debug/tx_buf_reg_0_15_6_7/RAMB_D1/CLK
                         clock pessimism             -0.234     0.593    
    SLICE_X56Y67         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.903    uart_debug/tx_buf_reg_0_15_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 uart_debug/tx_tail_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_debug/tx_buf_reg_0_15_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.934%)  route 0.275ns (66.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.624     0.624    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.555     0.557    uart_debug/clk_out1
    SLICE_X55Y68         FDSE                                         r  uart_debug/tx_tail_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDSE (Prop_fdse_C_Q)         0.141     0.698 r  uart_debug/tx_tail_reg[0]/Q
                         net (fo=21, routed)          0.275     0.972    uart_debug/tx_buf_reg_0_15_6_7/ADDRD0
    SLICE_X56Y67         RAMD32                                       r  uart_debug/tx_buf_reg_0_15_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.898     0.898    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.825     0.827    uart_debug/tx_buf_reg_0_15_6_7/WCLK
    SLICE_X56Y67         RAMD32                                       r  uart_debug/tx_buf_reg_0_15_6_7/RAMC/CLK
                         clock pessimism             -0.234     0.593    
    SLICE_X56Y67         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.903    uart_debug/tx_buf_reg_0_15_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 uart_debug/tx_tail_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_debug/tx_buf_reg_0_15_6_7/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.934%)  route 0.275ns (66.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.624     0.624    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.555     0.557    uart_debug/clk_out1
    SLICE_X55Y68         FDSE                                         r  uart_debug/tx_tail_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDSE (Prop_fdse_C_Q)         0.141     0.698 r  uart_debug/tx_tail_reg[0]/Q
                         net (fo=21, routed)          0.275     0.972    uart_debug/tx_buf_reg_0_15_6_7/ADDRD0
    SLICE_X56Y67         RAMD32                                       r  uart_debug/tx_buf_reg_0_15_6_7/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.898     0.898    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.825     0.827    uart_debug/tx_buf_reg_0_15_6_7/WCLK
    SLICE_X56Y67         RAMD32                                       r  uart_debug/tx_buf_reg_0_15_6_7/RAMC_D1/CLK
                         clock pessimism             -0.234     0.593    
    SLICE_X56Y67         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     0.903    uart_debug/tx_buf_reg_0_15_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 uart_debug/tx_tail_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_debug/tx_buf_reg_0_15_6_7/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.934%)  route 0.275ns (66.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.624     0.624    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.555     0.557    uart_debug/clk_out1
    SLICE_X55Y68         FDSE                                         r  uart_debug/tx_tail_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDSE (Prop_fdse_C_Q)         0.141     0.698 r  uart_debug/tx_tail_reg[0]/Q
                         net (fo=21, routed)          0.275     0.972    uart_debug/tx_buf_reg_0_15_6_7/ADDRD0
    SLICE_X56Y67         RAMS32                                       r  uart_debug/tx_buf_reg_0_15_6_7/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.898     0.898    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.825     0.827    uart_debug/tx_buf_reg_0_15_6_7/WCLK
    SLICE_X56Y67         RAMS32                                       r  uart_debug/tx_buf_reg_0_15_6_7/RAMD/CLK
                         clock pessimism             -0.234     0.593    
    SLICE_X56Y67         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.903    uart_debug/tx_buf_reg_0_15_6_7/RAMD
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 uart_debug/tx_tail_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_debug/tx_buf_reg_0_15_6_7/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.934%)  route 0.275ns (66.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.624     0.624    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.555     0.557    uart_debug/clk_out1
    SLICE_X55Y68         FDSE                                         r  uart_debug/tx_tail_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDSE (Prop_fdse_C_Q)         0.141     0.698 r  uart_debug/tx_tail_reg[0]/Q
                         net (fo=21, routed)          0.275     0.972    uart_debug/tx_buf_reg_0_15_6_7/ADDRD0
    SLICE_X56Y67         RAMS32                                       r  uart_debug/tx_buf_reg_0_15_6_7/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.898     0.898    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.825     0.827    uart_debug/tx_buf_reg_0_15_6_7/WCLK
    SLICE_X56Y67         RAMS32                                       r  uart_debug/tx_buf_reg_0_15_6_7/RAMD_D1/CLK
                         clock pessimism             -0.234     0.593    
    SLICE_X56Y67         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     0.903    uart_debug/tx_buf_reg_0_15_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 uart_debug/tx_tail_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_debug/tx_buf_reg_0_15_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.150%)  route 0.298ns (67.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.624     0.624    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.555     0.557    uart_debug/clk_out1
    SLICE_X55Y68         FDRE                                         r  uart_debug/tx_tail_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  uart_debug/tx_tail_reg[1]/Q
                         net (fo=20, routed)          0.298     0.995    uart_debug/tx_buf_reg_0_15_0_5/ADDRD1
    SLICE_X56Y68         RAMD32                                       r  uart_debug/tx_buf_reg_0_15_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.898     0.898    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.824     0.826    uart_debug/tx_buf_reg_0_15_0_5/WCLK
    SLICE_X56Y68         RAMD32                                       r  uart_debug/tx_buf_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.234     0.592    
    SLICE_X56Y68         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.901    uart_debug/tx_buf_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.901    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 uart_debug/tx_tail_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_debug/tx_buf_reg_0_15_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.150%)  route 0.298ns (67.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.624     0.624    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.555     0.557    uart_debug/clk_out1
    SLICE_X55Y68         FDRE                                         r  uart_debug/tx_tail_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y68         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  uart_debug/tx_tail_reg[1]/Q
                         net (fo=20, routed)          0.298     0.995    uart_debug/tx_buf_reg_0_15_0_5/ADDRD1
    SLICE_X56Y68         RAMD32                                       r  uart_debug/tx_buf_reg_0_15_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.898     0.898    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    mycpuclk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mycpuclk/inst/clkout1_buf/O
                         net (fo=189, routed)         0.824     0.826    uart_debug/tx_buf_reg_0_15_0_5/WCLK
    SLICE_X56Y68         RAMD32                                       r  uart_debug/tx_buf_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.234     0.592    
    SLICE_X56Y68         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     0.901    uart_debug/tx_buf_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.901    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { mycpuclk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y6      instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y7      instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[50].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y8      instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y11     instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y9      instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y12     instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y0      instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y0      instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y1      instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y1      instrucion_mem/blk_instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  mycpuclk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y72     uart_debug/rx_buf_reg_0_15_6_7/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y72     uart_debug/rx_buf_reg_0_15_6_7/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y72     uart_debug/rx_buf_reg_0_15_6_7/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y72     uart_debug/rx_buf_reg_0_15_6_7/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y72     uart_debug/rx_buf_reg_0_15_6_7/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y72     uart_debug/rx_buf_reg_0_15_6_7/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y72     uart_debug/rx_buf_reg_0_15_6_7/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y72     uart_debug/rx_buf_reg_0_15_6_7/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y71     uart_debug/rx_buf_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y71     uart_debug/rx_buf_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y71     uart_debug/rx_buf_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y71     uart_debug/rx_buf_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y71     uart_debug/rx_buf_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y71     uart_debug/rx_buf_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y71     uart_debug/rx_buf_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y71     uart_debug/rx_buf_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y71     uart_debug/rx_buf_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y71     uart_debug/rx_buf_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y71     uart_debug/rx_buf_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X56Y71     uart_debug/rx_buf_reg_0_15_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       33.175ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.175ns  (required time - arrival time)
  Source:                 device_VGA/vga_ctrl_0/x_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            device_VGA/vga_ctrl_0/ch_y_addr_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.530ns  (logic 1.214ns (18.592%)  route 5.316ns (81.408%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 41.508 - 40.000 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.809     1.809    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          1.617     1.619    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X40Y74         FDCE                                         r  device_VGA/vga_ctrl_0/x_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDCE (Prop_fdce_C_Q)         0.419     2.038 r  device_VGA/vga_ctrl_0/x_cnt_reg[2]/Q
                         net (fo=7, routed)           0.866     2.904    device_VGA/vga_ctrl_0/x_cnt_reg_n_0_[2]
    SLICE_X40Y73         LUT4 (Prop_lut4_I2_O)        0.299     3.203 f  device_VGA/vga_ctrl_0/VGA_HS_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.834     4.037    device_VGA/vga_ctrl_0/VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X40Y75         LUT6 (Prop_lut6_I0_O)        0.124     4.161 r  device_VGA/vga_ctrl_0/ch_x_addr[5]_i_3/O
                         net (fo=2, routed)           0.789     4.950    device_VGA/vga_ctrl_0/ch_x_addr[5]_i_3_n_0
    SLICE_X39Y76         LUT6 (Prop_lut6_I0_O)        0.124     5.074 f  device_VGA/vga_ctrl_0/dot_y_addr[3]_i_3/O
                         net (fo=6, routed)           0.850     5.924    device_VGA/vga_ctrl_0/dot_y_addr[3]_i_3_n_0
    SLICE_X39Y77         LUT2 (Prop_lut2_I1_O)        0.124     6.048 r  device_VGA/vga_ctrl_0/dot_y_addr[3]_i_1/O
                         net (fo=19, routed)          0.816     6.864    device_VGA/vga_ctrl_0/dot_y_addr[3]_i_1_n_0
    SLICE_X39Y78         LUT6 (Prop_lut6_I0_O)        0.124     6.988 r  device_VGA/vga_ctrl_0/ch_y_addr[4]_i_1/O
                         net (fo=5, routed)           1.161     8.149    device_VGA/vga_ctrl_0/ch_y_addr[4]_i_1_n_0
    SLICE_X46Y86         FDCE                                         r  device_VGA/vga_ctrl_0/ch_y_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.683    41.683    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.003 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          1.505    41.508    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X46Y86         FDCE                                         r  device_VGA/vga_ctrl_0/ch_y_addr_reg[2]/C
                         clock pessimism              0.079    41.587    
                         clock uncertainty           -0.095    41.493    
    SLICE_X46Y86         FDCE (Setup_fdce_C_CE)      -0.169    41.324    device_VGA/vga_ctrl_0/ch_y_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         41.324    
                         arrival time                          -8.149    
  -------------------------------------------------------------------
                         slack                                 33.175    

Slack (MET) :             33.175ns  (required time - arrival time)
  Source:                 device_VGA/vga_ctrl_0/x_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            device_VGA/vga_ctrl_0/ch_y_addr_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.530ns  (logic 1.214ns (18.592%)  route 5.316ns (81.408%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 41.508 - 40.000 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.809     1.809    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          1.617     1.619    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X40Y74         FDCE                                         r  device_VGA/vga_ctrl_0/x_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDCE (Prop_fdce_C_Q)         0.419     2.038 r  device_VGA/vga_ctrl_0/x_cnt_reg[2]/Q
                         net (fo=7, routed)           0.866     2.904    device_VGA/vga_ctrl_0/x_cnt_reg_n_0_[2]
    SLICE_X40Y73         LUT4 (Prop_lut4_I2_O)        0.299     3.203 f  device_VGA/vga_ctrl_0/VGA_HS_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.834     4.037    device_VGA/vga_ctrl_0/VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X40Y75         LUT6 (Prop_lut6_I0_O)        0.124     4.161 r  device_VGA/vga_ctrl_0/ch_x_addr[5]_i_3/O
                         net (fo=2, routed)           0.789     4.950    device_VGA/vga_ctrl_0/ch_x_addr[5]_i_3_n_0
    SLICE_X39Y76         LUT6 (Prop_lut6_I0_O)        0.124     5.074 f  device_VGA/vga_ctrl_0/dot_y_addr[3]_i_3/O
                         net (fo=6, routed)           0.850     5.924    device_VGA/vga_ctrl_0/dot_y_addr[3]_i_3_n_0
    SLICE_X39Y77         LUT2 (Prop_lut2_I1_O)        0.124     6.048 r  device_VGA/vga_ctrl_0/dot_y_addr[3]_i_1/O
                         net (fo=19, routed)          0.816     6.864    device_VGA/vga_ctrl_0/dot_y_addr[3]_i_1_n_0
    SLICE_X39Y78         LUT6 (Prop_lut6_I0_O)        0.124     6.988 r  device_VGA/vga_ctrl_0/ch_y_addr[4]_i_1/O
                         net (fo=5, routed)           1.161     8.149    device_VGA/vga_ctrl_0/ch_y_addr[4]_i_1_n_0
    SLICE_X46Y86         FDCE                                         r  device_VGA/vga_ctrl_0/ch_y_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.683    41.683    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.003 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          1.505    41.508    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X46Y86         FDCE                                         r  device_VGA/vga_ctrl_0/ch_y_addr_reg[3]/C
                         clock pessimism              0.079    41.587    
                         clock uncertainty           -0.095    41.493    
    SLICE_X46Y86         FDCE (Setup_fdce_C_CE)      -0.169    41.324    device_VGA/vga_ctrl_0/ch_y_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         41.324    
                         arrival time                          -8.149    
  -------------------------------------------------------------------
                         slack                                 33.175    

Slack (MET) :             33.175ns  (required time - arrival time)
  Source:                 device_VGA/vga_ctrl_0/x_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            device_VGA/vga_ctrl_0/ch_y_addr_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.530ns  (logic 1.214ns (18.592%)  route 5.316ns (81.408%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 41.508 - 40.000 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.809     1.809    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          1.617     1.619    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X40Y74         FDCE                                         r  device_VGA/vga_ctrl_0/x_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDCE (Prop_fdce_C_Q)         0.419     2.038 r  device_VGA/vga_ctrl_0/x_cnt_reg[2]/Q
                         net (fo=7, routed)           0.866     2.904    device_VGA/vga_ctrl_0/x_cnt_reg_n_0_[2]
    SLICE_X40Y73         LUT4 (Prop_lut4_I2_O)        0.299     3.203 f  device_VGA/vga_ctrl_0/VGA_HS_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.834     4.037    device_VGA/vga_ctrl_0/VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X40Y75         LUT6 (Prop_lut6_I0_O)        0.124     4.161 r  device_VGA/vga_ctrl_0/ch_x_addr[5]_i_3/O
                         net (fo=2, routed)           0.789     4.950    device_VGA/vga_ctrl_0/ch_x_addr[5]_i_3_n_0
    SLICE_X39Y76         LUT6 (Prop_lut6_I0_O)        0.124     5.074 f  device_VGA/vga_ctrl_0/dot_y_addr[3]_i_3/O
                         net (fo=6, routed)           0.850     5.924    device_VGA/vga_ctrl_0/dot_y_addr[3]_i_3_n_0
    SLICE_X39Y77         LUT2 (Prop_lut2_I1_O)        0.124     6.048 r  device_VGA/vga_ctrl_0/dot_y_addr[3]_i_1/O
                         net (fo=19, routed)          0.816     6.864    device_VGA/vga_ctrl_0/dot_y_addr[3]_i_1_n_0
    SLICE_X39Y78         LUT6 (Prop_lut6_I0_O)        0.124     6.988 r  device_VGA/vga_ctrl_0/ch_y_addr[4]_i_1/O
                         net (fo=5, routed)           1.161     8.149    device_VGA/vga_ctrl_0/ch_y_addr[4]_i_1_n_0
    SLICE_X46Y86         FDCE                                         r  device_VGA/vga_ctrl_0/ch_y_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.683    41.683    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.003 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          1.505    41.508    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X46Y86         FDCE                                         r  device_VGA/vga_ctrl_0/ch_y_addr_reg[4]/C
                         clock pessimism              0.079    41.587    
                         clock uncertainty           -0.095    41.493    
    SLICE_X46Y86         FDCE (Setup_fdce_C_CE)      -0.169    41.324    device_VGA/vga_ctrl_0/ch_y_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         41.324    
                         arrival time                          -8.149    
  -------------------------------------------------------------------
                         slack                                 33.175    

Slack (MET) :             33.569ns  (required time - arrival time)
  Source:                 device_VGA/vga_ctrl_0/x_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            device_VGA/vga_ctrl_0/ch_y_addr_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.101ns  (logic 1.214ns (19.898%)  route 4.887ns (80.102%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.510 - 40.000 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.809     1.809    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          1.617     1.619    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X40Y74         FDCE                                         r  device_VGA/vga_ctrl_0/x_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDCE (Prop_fdce_C_Q)         0.419     2.038 r  device_VGA/vga_ctrl_0/x_cnt_reg[2]/Q
                         net (fo=7, routed)           0.866     2.904    device_VGA/vga_ctrl_0/x_cnt_reg_n_0_[2]
    SLICE_X40Y73         LUT4 (Prop_lut4_I2_O)        0.299     3.203 f  device_VGA/vga_ctrl_0/VGA_HS_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.834     4.037    device_VGA/vga_ctrl_0/VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X40Y75         LUT6 (Prop_lut6_I0_O)        0.124     4.161 r  device_VGA/vga_ctrl_0/ch_x_addr[5]_i_3/O
                         net (fo=2, routed)           0.789     4.950    device_VGA/vga_ctrl_0/ch_x_addr[5]_i_3_n_0
    SLICE_X39Y76         LUT6 (Prop_lut6_I0_O)        0.124     5.074 f  device_VGA/vga_ctrl_0/dot_y_addr[3]_i_3/O
                         net (fo=6, routed)           0.850     5.924    device_VGA/vga_ctrl_0/dot_y_addr[3]_i_3_n_0
    SLICE_X39Y77         LUT2 (Prop_lut2_I1_O)        0.124     6.048 r  device_VGA/vga_ctrl_0/dot_y_addr[3]_i_1/O
                         net (fo=19, routed)          0.816     6.864    device_VGA/vga_ctrl_0/dot_y_addr[3]_i_1_n_0
    SLICE_X39Y78         LUT6 (Prop_lut6_I0_O)        0.124     6.988 r  device_VGA/vga_ctrl_0/ch_y_addr[4]_i_1/O
                         net (fo=5, routed)           0.733     7.721    device_VGA/vga_ctrl_0/ch_y_addr[4]_i_1_n_0
    SLICE_X45Y86         FDCE                                         r  device_VGA/vga_ctrl_0/ch_y_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.683    41.683    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.003 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          1.507    41.510    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X45Y86         FDCE                                         r  device_VGA/vga_ctrl_0/ch_y_addr_reg[0]/C
                         clock pessimism              0.079    41.589    
                         clock uncertainty           -0.095    41.495    
    SLICE_X45Y86         FDCE (Setup_fdce_C_CE)      -0.205    41.290    device_VGA/vga_ctrl_0/ch_y_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         41.290    
                         arrival time                          -7.721    
  -------------------------------------------------------------------
                         slack                                 33.569    

Slack (MET) :             33.569ns  (required time - arrival time)
  Source:                 device_VGA/vga_ctrl_0/x_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            device_VGA/vga_ctrl_0/ch_y_addr_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.101ns  (logic 1.214ns (19.898%)  route 4.887ns (80.102%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.510ns = ( 41.510 - 40.000 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.809     1.809    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          1.617     1.619    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X40Y74         FDCE                                         r  device_VGA/vga_ctrl_0/x_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDCE (Prop_fdce_C_Q)         0.419     2.038 r  device_VGA/vga_ctrl_0/x_cnt_reg[2]/Q
                         net (fo=7, routed)           0.866     2.904    device_VGA/vga_ctrl_0/x_cnt_reg_n_0_[2]
    SLICE_X40Y73         LUT4 (Prop_lut4_I2_O)        0.299     3.203 f  device_VGA/vga_ctrl_0/VGA_HS_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.834     4.037    device_VGA/vga_ctrl_0/VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X40Y75         LUT6 (Prop_lut6_I0_O)        0.124     4.161 r  device_VGA/vga_ctrl_0/ch_x_addr[5]_i_3/O
                         net (fo=2, routed)           0.789     4.950    device_VGA/vga_ctrl_0/ch_x_addr[5]_i_3_n_0
    SLICE_X39Y76         LUT6 (Prop_lut6_I0_O)        0.124     5.074 f  device_VGA/vga_ctrl_0/dot_y_addr[3]_i_3/O
                         net (fo=6, routed)           0.850     5.924    device_VGA/vga_ctrl_0/dot_y_addr[3]_i_3_n_0
    SLICE_X39Y77         LUT2 (Prop_lut2_I1_O)        0.124     6.048 r  device_VGA/vga_ctrl_0/dot_y_addr[3]_i_1/O
                         net (fo=19, routed)          0.816     6.864    device_VGA/vga_ctrl_0/dot_y_addr[3]_i_1_n_0
    SLICE_X39Y78         LUT6 (Prop_lut6_I0_O)        0.124     6.988 r  device_VGA/vga_ctrl_0/ch_y_addr[4]_i_1/O
                         net (fo=5, routed)           0.733     7.721    device_VGA/vga_ctrl_0/ch_y_addr[4]_i_1_n_0
    SLICE_X45Y86         FDCE                                         r  device_VGA/vga_ctrl_0/ch_y_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.683    41.683    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.003 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          1.507    41.510    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X45Y86         FDCE                                         r  device_VGA/vga_ctrl_0/ch_y_addr_reg[1]/C
                         clock pessimism              0.079    41.589    
                         clock uncertainty           -0.095    41.495    
    SLICE_X45Y86         FDCE (Setup_fdce_C_CE)      -0.205    41.290    device_VGA/vga_ctrl_0/ch_y_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         41.290    
                         arrival time                          -7.721    
  -------------------------------------------------------------------
                         slack                                 33.569    

Slack (MET) :             33.948ns  (required time - arrival time)
  Source:                 device_VGA/vga_ctrl_0/x_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            device_VGA/vga_ctrl_0/dot_y_addr_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.717ns  (logic 1.090ns (19.067%)  route 4.627ns (80.933%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 41.504 - 40.000 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.809     1.809    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          1.617     1.619    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X40Y74         FDCE                                         r  device_VGA/vga_ctrl_0/x_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDCE (Prop_fdce_C_Q)         0.419     2.038 r  device_VGA/vga_ctrl_0/x_cnt_reg[2]/Q
                         net (fo=7, routed)           0.866     2.904    device_VGA/vga_ctrl_0/x_cnt_reg_n_0_[2]
    SLICE_X40Y73         LUT4 (Prop_lut4_I2_O)        0.299     3.203 f  device_VGA/vga_ctrl_0/VGA_HS_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.834     4.037    device_VGA/vga_ctrl_0/VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X40Y75         LUT6 (Prop_lut6_I0_O)        0.124     4.161 r  device_VGA/vga_ctrl_0/ch_x_addr[5]_i_3/O
                         net (fo=2, routed)           0.789     4.950    device_VGA/vga_ctrl_0/ch_x_addr[5]_i_3_n_0
    SLICE_X39Y76         LUT6 (Prop_lut6_I0_O)        0.124     5.074 f  device_VGA/vga_ctrl_0/dot_y_addr[3]_i_3/O
                         net (fo=6, routed)           0.850     5.924    device_VGA/vga_ctrl_0/dot_y_addr[3]_i_3_n_0
    SLICE_X39Y77         LUT2 (Prop_lut2_I1_O)        0.124     6.048 r  device_VGA/vga_ctrl_0/dot_y_addr[3]_i_1/O
                         net (fo=19, routed)          1.288     7.336    device_VGA/vga_ctrl_0/dot_y_addr[3]_i_1_n_0
    SLICE_X35Y76         FDCE                                         r  device_VGA/vga_ctrl_0/dot_y_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.683    41.683    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.003 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          1.501    41.504    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X35Y76         FDCE                                         r  device_VGA/vga_ctrl_0/dot_y_addr_reg[1]/C
                         clock pessimism              0.079    41.583    
                         clock uncertainty           -0.095    41.489    
    SLICE_X35Y76         FDCE (Setup_fdce_C_CE)      -0.205    41.284    device_VGA/vga_ctrl_0/dot_y_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         41.284    
                         arrival time                          -7.336    
  -------------------------------------------------------------------
                         slack                                 33.948    

Slack (MET) :             33.948ns  (required time - arrival time)
  Source:                 device_VGA/vga_ctrl_0/x_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            device_VGA/vga_ctrl_0/dot_y_addr_reg[1]_rep__0/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.717ns  (logic 1.090ns (19.067%)  route 4.627ns (80.933%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 41.504 - 40.000 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.809     1.809    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          1.617     1.619    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X40Y74         FDCE                                         r  device_VGA/vga_ctrl_0/x_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDCE (Prop_fdce_C_Q)         0.419     2.038 r  device_VGA/vga_ctrl_0/x_cnt_reg[2]/Q
                         net (fo=7, routed)           0.866     2.904    device_VGA/vga_ctrl_0/x_cnt_reg_n_0_[2]
    SLICE_X40Y73         LUT4 (Prop_lut4_I2_O)        0.299     3.203 f  device_VGA/vga_ctrl_0/VGA_HS_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.834     4.037    device_VGA/vga_ctrl_0/VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X40Y75         LUT6 (Prop_lut6_I0_O)        0.124     4.161 r  device_VGA/vga_ctrl_0/ch_x_addr[5]_i_3/O
                         net (fo=2, routed)           0.789     4.950    device_VGA/vga_ctrl_0/ch_x_addr[5]_i_3_n_0
    SLICE_X39Y76         LUT6 (Prop_lut6_I0_O)        0.124     5.074 f  device_VGA/vga_ctrl_0/dot_y_addr[3]_i_3/O
                         net (fo=6, routed)           0.850     5.924    device_VGA/vga_ctrl_0/dot_y_addr[3]_i_3_n_0
    SLICE_X39Y77         LUT2 (Prop_lut2_I1_O)        0.124     6.048 r  device_VGA/vga_ctrl_0/dot_y_addr[3]_i_1/O
                         net (fo=19, routed)          1.288     7.336    device_VGA/vga_ctrl_0/dot_y_addr[3]_i_1_n_0
    SLICE_X35Y76         FDCE                                         r  device_VGA/vga_ctrl_0/dot_y_addr_reg[1]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.683    41.683    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.003 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          1.501    41.504    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X35Y76         FDCE                                         r  device_VGA/vga_ctrl_0/dot_y_addr_reg[1]_rep__0/C
                         clock pessimism              0.079    41.583    
                         clock uncertainty           -0.095    41.489    
    SLICE_X35Y76         FDCE (Setup_fdce_C_CE)      -0.205    41.284    device_VGA/vga_ctrl_0/dot_y_addr_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         41.284    
                         arrival time                          -7.336    
  -------------------------------------------------------------------
                         slack                                 33.948    

Slack (MET) :             33.948ns  (required time - arrival time)
  Source:                 device_VGA/vga_ctrl_0/x_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            device_VGA/vga_ctrl_0/dot_y_addr_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.717ns  (logic 1.090ns (19.067%)  route 4.627ns (80.933%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 41.504 - 40.000 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.809     1.809    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          1.617     1.619    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X40Y74         FDCE                                         r  device_VGA/vga_ctrl_0/x_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDCE (Prop_fdce_C_Q)         0.419     2.038 r  device_VGA/vga_ctrl_0/x_cnt_reg[2]/Q
                         net (fo=7, routed)           0.866     2.904    device_VGA/vga_ctrl_0/x_cnt_reg_n_0_[2]
    SLICE_X40Y73         LUT4 (Prop_lut4_I2_O)        0.299     3.203 f  device_VGA/vga_ctrl_0/VGA_HS_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.834     4.037    device_VGA/vga_ctrl_0/VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X40Y75         LUT6 (Prop_lut6_I0_O)        0.124     4.161 r  device_VGA/vga_ctrl_0/ch_x_addr[5]_i_3/O
                         net (fo=2, routed)           0.789     4.950    device_VGA/vga_ctrl_0/ch_x_addr[5]_i_3_n_0
    SLICE_X39Y76         LUT6 (Prop_lut6_I0_O)        0.124     5.074 f  device_VGA/vga_ctrl_0/dot_y_addr[3]_i_3/O
                         net (fo=6, routed)           0.850     5.924    device_VGA/vga_ctrl_0/dot_y_addr[3]_i_3_n_0
    SLICE_X39Y77         LUT2 (Prop_lut2_I1_O)        0.124     6.048 r  device_VGA/vga_ctrl_0/dot_y_addr[3]_i_1/O
                         net (fo=19, routed)          1.288     7.336    device_VGA/vga_ctrl_0/dot_y_addr[3]_i_1_n_0
    SLICE_X35Y76         FDCE                                         r  device_VGA/vga_ctrl_0/dot_y_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.683    41.683    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.003 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          1.501    41.504    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X35Y76         FDCE                                         r  device_VGA/vga_ctrl_0/dot_y_addr_reg[2]/C
                         clock pessimism              0.079    41.583    
                         clock uncertainty           -0.095    41.489    
    SLICE_X35Y76         FDCE (Setup_fdce_C_CE)      -0.205    41.284    device_VGA/vga_ctrl_0/dot_y_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         41.284    
                         arrival time                          -7.336    
  -------------------------------------------------------------------
                         slack                                 33.948    

Slack (MET) :             34.173ns  (required time - arrival time)
  Source:                 device_VGA/vga_ctrl_0/x_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            device_VGA/vga_ctrl_0/dot_y_addr_reg[0]_rep__0/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.527ns  (logic 1.090ns (19.720%)  route 4.437ns (80.280%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 41.504 - 40.000 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.809     1.809    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          1.617     1.619    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X40Y74         FDCE                                         r  device_VGA/vga_ctrl_0/x_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDCE (Prop_fdce_C_Q)         0.419     2.038 r  device_VGA/vga_ctrl_0/x_cnt_reg[2]/Q
                         net (fo=7, routed)           0.866     2.904    device_VGA/vga_ctrl_0/x_cnt_reg_n_0_[2]
    SLICE_X40Y73         LUT4 (Prop_lut4_I2_O)        0.299     3.203 f  device_VGA/vga_ctrl_0/VGA_HS_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.834     4.037    device_VGA/vga_ctrl_0/VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X40Y75         LUT6 (Prop_lut6_I0_O)        0.124     4.161 r  device_VGA/vga_ctrl_0/ch_x_addr[5]_i_3/O
                         net (fo=2, routed)           0.789     4.950    device_VGA/vga_ctrl_0/ch_x_addr[5]_i_3_n_0
    SLICE_X39Y76         LUT6 (Prop_lut6_I0_O)        0.124     5.074 f  device_VGA/vga_ctrl_0/dot_y_addr[3]_i_3/O
                         net (fo=6, routed)           0.850     5.924    device_VGA/vga_ctrl_0/dot_y_addr[3]_i_3_n_0
    SLICE_X39Y77         LUT2 (Prop_lut2_I1_O)        0.124     6.048 r  device_VGA/vga_ctrl_0/dot_y_addr[3]_i_1/O
                         net (fo=19, routed)          1.099     7.147    device_VGA/vga_ctrl_0/dot_y_addr[3]_i_1_n_0
    SLICE_X34Y76         FDCE                                         r  device_VGA/vga_ctrl_0/dot_y_addr_reg[0]_rep__0/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.683    41.683    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.003 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          1.501    41.504    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X34Y76         FDCE                                         r  device_VGA/vga_ctrl_0/dot_y_addr_reg[0]_rep__0/C
                         clock pessimism              0.079    41.583    
                         clock uncertainty           -0.095    41.489    
    SLICE_X34Y76         FDCE (Setup_fdce_C_CE)      -0.169    41.320    device_VGA/vga_ctrl_0/dot_y_addr_reg[0]_rep__0
  -------------------------------------------------------------------
                         required time                         41.320    
                         arrival time                          -7.147    
  -------------------------------------------------------------------
                         slack                                 34.173    

Slack (MET) :             34.173ns  (required time - arrival time)
  Source:                 device_VGA/vga_ctrl_0/x_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            device_VGA/vga_ctrl_0/dot_y_addr_reg[0]_rep__2/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.527ns  (logic 1.090ns (19.720%)  route 4.437ns (80.280%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 41.504 - 40.000 ) 
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.809     1.809    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.096     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          1.617     1.619    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X40Y74         FDCE                                         r  device_VGA/vga_ctrl_0/x_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y74         FDCE (Prop_fdce_C_Q)         0.419     2.038 r  device_VGA/vga_ctrl_0/x_cnt_reg[2]/Q
                         net (fo=7, routed)           0.866     2.904    device_VGA/vga_ctrl_0/x_cnt_reg_n_0_[2]
    SLICE_X40Y73         LUT4 (Prop_lut4_I2_O)        0.299     3.203 f  device_VGA/vga_ctrl_0/VGA_HS_OBUF_inst_i_3/O
                         net (fo=2, routed)           0.834     4.037    device_VGA/vga_ctrl_0/VGA_HS_OBUF_inst_i_3_n_0
    SLICE_X40Y75         LUT6 (Prop_lut6_I0_O)        0.124     4.161 r  device_VGA/vga_ctrl_0/ch_x_addr[5]_i_3/O
                         net (fo=2, routed)           0.789     4.950    device_VGA/vga_ctrl_0/ch_x_addr[5]_i_3_n_0
    SLICE_X39Y76         LUT6 (Prop_lut6_I0_O)        0.124     5.074 f  device_VGA/vga_ctrl_0/dot_y_addr[3]_i_3/O
                         net (fo=6, routed)           0.850     5.924    device_VGA/vga_ctrl_0/dot_y_addr[3]_i_3_n_0
    SLICE_X39Y77         LUT2 (Prop_lut2_I1_O)        0.124     6.048 r  device_VGA/vga_ctrl_0/dot_y_addr[3]_i_1/O
                         net (fo=19, routed)          1.099     7.147    device_VGA/vga_ctrl_0/dot_y_addr[3]_i_1_n_0
    SLICE_X34Y76         FDCE                                         r  device_VGA/vga_ctrl_0/dot_y_addr_reg[0]_rep__2/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=220, routed)         1.683    41.683    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.091    40.003 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          1.501    41.504    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X34Y76         FDCE                                         r  device_VGA/vga_ctrl_0/dot_y_addr_reg[0]_rep__2/C
                         clock pessimism              0.079    41.583    
                         clock uncertainty           -0.095    41.489    
    SLICE_X34Y76         FDCE (Setup_fdce_C_CE)      -0.169    41.320    device_VGA/vga_ctrl_0/dot_y_addr_reg[0]_rep__2
  -------------------------------------------------------------------
                         required time                         41.320    
                         arrival time                          -7.147    
  -------------------------------------------------------------------
                         slack                                 34.173    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 device_VGA/vga_ctrl_0/dot_y_addr_reg[2]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            device_VGA/vga_ctrl_0/dot_y_addr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.329%)  route 0.064ns (25.671%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.624     0.624    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          0.558     0.560    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X35Y77         FDCE                                         r  device_VGA/vga_ctrl_0/dot_y_addr_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y77         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  device_VGA/vga_ctrl_0/dot_y_addr_reg[2]_rep/Q
                         net (fo=119, routed)         0.064     0.765    device_VGA/vga_ctrl_0/dot_y_addr_reg[2]_rep_0
    SLICE_X34Y77         LUT5 (Prop_lut5_I3_O)        0.045     0.810 r  device_VGA/vga_ctrl_0/dot_y_addr[3]_i_2/O
                         net (fo=1, routed)           0.000     0.810    device_VGA/vga_ctrl_0/dot_y_addr[3]_i_2_n_0
    SLICE_X34Y77         FDCE                                         r  device_VGA/vga_ctrl_0/dot_y_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.898     0.898    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          0.826     0.828    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X34Y77         FDCE                                         r  device_VGA/vga_ctrl_0/dot_y_addr_reg[3]/C
                         clock pessimism             -0.255     0.573    
    SLICE_X34Y77         FDCE (Hold_fdce_C_D)         0.121     0.694    device_VGA/vga_ctrl_0/dot_y_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.810    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 device_VGA/vga_ctrl_0/dot_y_addr_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            device_VGA/vga_ctrl_0/dot_y_addr_reg[3]_rep/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.814%)  route 0.115ns (38.186%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.624     0.624    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          0.556     0.558    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X35Y76         FDCE                                         r  device_VGA/vga_ctrl_0/dot_y_addr_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  device_VGA/vga_ctrl_0/dot_y_addr_reg[1]_rep__0/Q
                         net (fo=120, routed)         0.115     0.814    device_VGA/vga_ctrl_0/dot_y_addr_reg[1]_rep__0_0
    SLICE_X34Y76         LUT5 (Prop_lut5_I1_O)        0.045     0.859 r  device_VGA/vga_ctrl_0/dot_y_addr[3]_rep_i_1/O
                         net (fo=1, routed)           0.000     0.859    device_VGA/vga_ctrl_0/dot_y_addr[3]_rep_i_1_n_0
    SLICE_X34Y76         FDCE                                         r  device_VGA/vga_ctrl_0/dot_y_addr_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.898     0.898    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          0.824     0.826    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X34Y76         FDCE                                         r  device_VGA/vga_ctrl_0/dot_y_addr_reg[3]_rep/C
                         clock pessimism             -0.255     0.571    
    SLICE_X34Y76         FDCE (Hold_fdce_C_D)         0.121     0.692    device_VGA/vga_ctrl_0/dot_y_addr_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 device_VGA/vga_ctrl_0/ch_x_addr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            device_VGA/vga_ctrl_0/ch_x_addr_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.189ns (53.469%)  route 0.164ns (46.531%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.624     0.624    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          0.560     0.562    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X47Y86         FDCE                                         r  device_VGA/vga_ctrl_0/ch_x_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86         FDCE (Prop_fdce_C_Q)         0.141     0.703 r  device_VGA/vga_ctrl_0/ch_x_addr_reg[4]/Q
                         net (fo=5, routed)           0.164     0.867    device_VGA/vga_ctrl_0/ch_x_addr_reg[5]_0[4]
    SLICE_X46Y87         LUT4 (Prop_lut4_I1_O)        0.048     0.915 r  device_VGA/vga_ctrl_0/ch_x_addr[5]_i_2/O
                         net (fo=1, routed)           0.000     0.915    device_VGA/vga_ctrl_0/p_0_in[5]
    SLICE_X46Y87         FDCE                                         r  device_VGA/vga_ctrl_0/ch_x_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.898     0.898    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          0.831     0.833    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X46Y87         FDCE                                         r  device_VGA/vga_ctrl_0/ch_x_addr_reg[5]/C
                         clock pessimism             -0.255     0.578    
    SLICE_X46Y87         FDCE (Hold_fdce_C_D)         0.131     0.709    device_VGA/vga_ctrl_0/ch_x_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.709    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 device_VGA/vga_ctrl_0/ch_y_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            device_VGA/vga_ctrl_0/ch_y_addr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.189ns (49.772%)  route 0.191ns (50.228%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.624     0.624    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          0.562     0.564    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X45Y86         FDCE                                         r  device_VGA/vga_ctrl_0/ch_y_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDCE (Prop_fdce_C_Q)         0.141     0.705 r  device_VGA/vga_ctrl_0/ch_y_addr_reg[0]/Q
                         net (fo=9, routed)           0.191     0.895    device_VGA/vga_ctrl_0/ch_y_addr_reg[0]
    SLICE_X46Y86         LUT5 (Prop_lut5_I2_O)        0.048     0.943 r  device_VGA/vga_ctrl_0/ch_y_addr[3]_i_1/O
                         net (fo=1, routed)           0.000     0.943    device_VGA/vga_ctrl_0/p_0_in__1[3]
    SLICE_X46Y86         FDCE                                         r  device_VGA/vga_ctrl_0/ch_y_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.898     0.898    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          0.830     0.832    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X46Y86         FDCE                                         r  device_VGA/vga_ctrl_0/ch_y_addr_reg[3]/C
                         clock pessimism             -0.234     0.598    
    SLICE_X46Y86         FDCE (Hold_fdce_C_D)         0.131     0.729    device_VGA/vga_ctrl_0/ch_y_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.729    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 device_VGA/vga_ctrl_0/ch_x_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            device_VGA/vga_ctrl_0/ch_x_addr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.156%)  route 0.083ns (26.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.624     0.624    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          0.560     0.562    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X47Y86         FDCE                                         r  device_VGA/vga_ctrl_0/ch_x_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y86         FDCE (Prop_fdce_C_Q)         0.128     0.690 r  device_VGA/vga_ctrl_0/ch_x_addr_reg[3]/Q
                         net (fo=6, routed)           0.083     0.773    device_VGA/vga_ctrl_0/ch_x_addr_reg[5]_0[3]
    SLICE_X47Y86         LUT6 (Prop_lut6_I4_O)        0.099     0.872 r  device_VGA/vga_ctrl_0/ch_x_addr[4]_i_1/O
                         net (fo=1, routed)           0.000     0.872    device_VGA/vga_ctrl_0/p_0_in[4]
    SLICE_X47Y86         FDCE                                         r  device_VGA/vga_ctrl_0/ch_x_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.898     0.898    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          0.830     0.832    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X47Y86         FDCE                                         r  device_VGA/vga_ctrl_0/ch_x_addr_reg[4]/C
                         clock pessimism             -0.270     0.562    
    SLICE_X47Y86         FDCE (Hold_fdce_C_D)         0.092     0.654    device_VGA/vga_ctrl_0/ch_x_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.654    
                         arrival time                           0.872    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 device_VGA/vga_ctrl_0/y_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            device_VGA/vga_ctrl_0/y_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.063%)  route 0.117ns (35.937%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.624     0.624    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          0.556     0.558    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X38Y77         FDCE                                         r  device_VGA/vga_ctrl_0/y_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y77         FDCE (Prop_fdce_C_Q)         0.164     0.722 r  device_VGA/vga_ctrl_0/y_cnt_reg[2]/Q
                         net (fo=9, routed)           0.117     0.839    device_VGA/vga_ctrl_0/y_cnt_reg[2]
    SLICE_X39Y77         LUT6 (Prop_lut6_I3_O)        0.045     0.884 r  device_VGA/vga_ctrl_0/y_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     0.884    device_VGA/vga_ctrl_0/p_0_in__0[6]
    SLICE_X39Y77         FDCE                                         r  device_VGA/vga_ctrl_0/y_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.898     0.898    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          0.825     0.827    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X39Y77         FDCE                                         r  device_VGA/vga_ctrl_0/y_cnt_reg[6]/C
                         clock pessimism             -0.256     0.571    
    SLICE_X39Y77         FDCE (Hold_fdce_C_D)         0.092     0.663    device_VGA/vga_ctrl_0/y_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 device_VGA/vga_ctrl_0/ch_y_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            device_VGA/vga_ctrl_0/ch_y_addr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.372%)  route 0.191ns (50.628%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.624     0.624    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          0.562     0.564    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X45Y86         FDCE                                         r  device_VGA/vga_ctrl_0/ch_y_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y86         FDCE (Prop_fdce_C_Q)         0.141     0.705 r  device_VGA/vga_ctrl_0/ch_y_addr_reg[0]/Q
                         net (fo=9, routed)           0.191     0.895    device_VGA/vga_ctrl_0/ch_y_addr_reg[0]
    SLICE_X46Y86         LUT4 (Prop_lut4_I1_O)        0.045     0.940 r  device_VGA/vga_ctrl_0/ch_y_addr[2]_i_1/O
                         net (fo=1, routed)           0.000     0.940    device_VGA/vga_ctrl_0/p_0_in__1[2]
    SLICE_X46Y86         FDCE                                         r  device_VGA/vga_ctrl_0/ch_y_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.898     0.898    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          0.830     0.832    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X46Y86         FDCE                                         r  device_VGA/vga_ctrl_0/ch_y_addr_reg[2]/C
                         clock pessimism             -0.234     0.598    
    SLICE_X46Y86         FDCE (Hold_fdce_C_D)         0.121     0.719    device_VGA/vga_ctrl_0/ch_y_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.719    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 device_VGA/vga_ctrl_0/y_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            device_VGA/vga_ctrl_0/y_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.246ns (70.822%)  route 0.101ns (29.178%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.624     0.624    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          0.554     0.556    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X38Y76         FDCE                                         r  device_VGA/vga_ctrl_0/y_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y76         FDCE (Prop_fdce_C_Q)         0.148     0.704 r  device_VGA/vga_ctrl_0/y_cnt_reg[8]/Q
                         net (fo=5, routed)           0.101     0.805    device_VGA/vga_ctrl_0/y_cnt_reg[8]
    SLICE_X38Y76         LUT6 (Prop_lut6_I4_O)        0.098     0.903 r  device_VGA/vga_ctrl_0/y_cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     0.903    device_VGA/vga_ctrl_0/p_0_in__0[9]
    SLICE_X38Y76         FDCE                                         r  device_VGA/vga_ctrl_0/y_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.898     0.898    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          0.823     0.825    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X38Y76         FDCE                                         r  device_VGA/vga_ctrl_0/y_cnt_reg[9]/C
                         clock pessimism             -0.269     0.556    
    SLICE_X38Y76         FDCE (Hold_fdce_C_D)         0.121     0.677    device_VGA/vga_ctrl_0/y_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.677    
                         arrival time                           0.903    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 device_VGA/vga_ctrl_0/dot_y_addr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            device_VGA/vga_ctrl_0/dot_y_addr_reg[2]_rep/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.190ns (53.068%)  route 0.168ns (46.932%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.624     0.624    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          0.556     0.558    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X35Y76         FDCE                                         r  device_VGA/vga_ctrl_0/dot_y_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y76         FDCE (Prop_fdce_C_Q)         0.141     0.699 r  device_VGA/vga_ctrl_0/dot_y_addr_reg[2]/Q
                         net (fo=104, routed)         0.168     0.867    device_VGA/vga_ctrl_0/Q[2]
    SLICE_X35Y77         LUT4 (Prop_lut4_I3_O)        0.049     0.916 r  device_VGA/vga_ctrl_0/dot_y_addr[2]_rep_i_1/O
                         net (fo=1, routed)           0.000     0.916    device_VGA/vga_ctrl_0/dot_y_addr[2]_rep_i_1_n_0
    SLICE_X35Y77         FDCE                                         r  device_VGA/vga_ctrl_0/dot_y_addr_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.898     0.898    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          0.826     0.828    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X35Y77         FDCE                                         r  device_VGA/vga_ctrl_0/dot_y_addr_reg[2]_rep/C
                         clock pessimism             -0.255     0.573    
    SLICE_X35Y77         FDCE (Hold_fdce_C_D)         0.104     0.677    device_VGA/vga_ctrl_0/dot_y_addr_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         -0.677    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 device_VGA/vga_ctrl_0/ch_y_addr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            device_VGA/vga_ctrl_0/ch_y_addr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.247ns (66.637%)  route 0.124ns (33.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.624     0.624    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          0.560     0.562    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X46Y86         FDCE                                         r  device_VGA/vga_ctrl_0/ch_y_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y86         FDCE (Prop_fdce_C_Q)         0.148     0.710 r  device_VGA/vga_ctrl_0/ch_y_addr_reg[3]/Q
                         net (fo=5, routed)           0.124     0.833    device_VGA/vga_ctrl_0/ch_y_addr_reg[3]
    SLICE_X46Y86         LUT6 (Prop_lut6_I4_O)        0.099     0.932 r  device_VGA/vga_ctrl_0/ch_y_addr[4]_i_2/O
                         net (fo=1, routed)           0.000     0.932    device_VGA/vga_ctrl_0/p_0_in__1[4]
    SLICE_X46Y86         FDCE                                         r  device_VGA/vga_ctrl_0/ch_y_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=220, routed)         0.898     0.898    mycpuclk/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    mycpuclk/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.002 r  mycpuclk/inst/clkout2_buf/O
                         net (fo=53, routed)          0.830     0.832    device_VGA/vga_ctrl_0/clk_out2
    SLICE_X46Y86         FDCE                                         r  device_VGA/vga_ctrl_0/ch_y_addr_reg[4]/C
                         clock pessimism             -0.270     0.562    
    SLICE_X46Y86         FDCE (Hold_fdce_C_D)         0.121     0.683    device_VGA/vga_ctrl_0/ch_y_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.683    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mycpuclk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y4    mycpuclk/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X46Y87     device_VGA/vga_ctrl_0/ch_x_addr_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X46Y87     device_VGA/vga_ctrl_0/ch_x_addr_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X47Y86     device_VGA/vga_ctrl_0/ch_x_addr_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X47Y86     device_VGA/vga_ctrl_0/ch_x_addr_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X47Y86     device_VGA/vga_ctrl_0/ch_x_addr_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X46Y87     device_VGA/vga_ctrl_0/ch_x_addr_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X45Y86     device_VGA/vga_ctrl_0/ch_y_addr_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X45Y86     device_VGA/vga_ctrl_0/ch_y_addr_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  mycpuclk/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X39Y78     device_VGA/vga_ctrl_0/dot_y_addr_reg[3]_rep__0/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X39Y78     device_VGA/vga_ctrl_0/dot_y_addr_reg[3]_rep__1/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X39Y80     device_VGA/vga_ctrl_0/dot_x_addr_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X39Y80     device_VGA/vga_ctrl_0/dot_x_addr_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X39Y80     device_VGA/vga_ctrl_0/dot_x_addr_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X39Y80     device_VGA/vga_ctrl_0/dot_x_addr_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y76     device_VGA/vga_ctrl_0/dot_y_addr_reg[0]_rep__0/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X34Y76     device_VGA/vga_ctrl_0/dot_y_addr_reg[0]_rep__2/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X35Y76     device_VGA/vga_ctrl_0/dot_y_addr_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X36Y76     device_VGA/vga_ctrl_0/dot_y_addr_reg[1]_rep/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X47Y86     device_VGA/vga_ctrl_0/ch_x_addr_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X47Y86     device_VGA/vga_ctrl_0/ch_x_addr_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X47Y86     device_VGA/vga_ctrl_0/ch_x_addr_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X45Y86     device_VGA/vga_ctrl_0/ch_y_addr_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X45Y86     device_VGA/vga_ctrl_0/ch_y_addr_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X46Y86     device_VGA/vga_ctrl_0/ch_y_addr_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X46Y86     device_VGA/vga_ctrl_0/ch_y_addr_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X46Y86     device_VGA/vga_ctrl_0/ch_y_addr_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X39Y80     device_VGA/vga_ctrl_0/dot_x_addr_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X39Y80     device_VGA/vga_ctrl_0/dot_x_addr_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mycpuclk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6    mycpuclk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mycpuclk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  mycpuclk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  mycpuclk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  mycpuclk/inst/mmcm_adv_inst/CLKFBOUT



