
lab4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a814  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000052c  0800a9d8  0800a9d8  0001a9d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800af04  0800af04  00020260  2**0
                  CONTENTS
  4 .ARM          00000008  0800af04  0800af04  0001af04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800af0c  0800af0c  00020260  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800af0c  0800af0c  0001af0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800af10  0800af10  0001af10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000260  20000000  0800af14  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000011b4  20000260  0800b174  00020260  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001414  0800b174  00021414  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020260  2**0
                  CONTENTS, READONLY
 12 .debug_info   000200cf  00000000  00000000  00020290  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000044ae  00000000  00000000  0004035f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001b50  00000000  00000000  00044810  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001958  00000000  00000000  00046360  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002d8ed  00000000  00000000  00047cb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00020058  00000000  00000000  000755a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011be32  00000000  00000000  000955fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001b142f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008108  00000000  00000000  001b1480  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20000260 	.word	0x20000260
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800a9bc 	.word	0x0800a9bc

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20000264 	.word	0x20000264
 80001fc:	0800a9bc 	.word	0x0800a9bc

08000200 <strlen>:
 8000200:	4603      	mov	r3, r0
 8000202:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000206:	2a00      	cmp	r2, #0
 8000208:	d1fb      	bne.n	8000202 <strlen+0x2>
 800020a:	1a18      	subs	r0, r3, r0
 800020c:	3801      	subs	r0, #1
 800020e:	4770      	bx	lr

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_drsub>:
 80002b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002b4:	e002      	b.n	80002bc <__adddf3>
 80002b6:	bf00      	nop

080002b8 <__aeabi_dsub>:
 80002b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002bc <__adddf3>:
 80002bc:	b530      	push	{r4, r5, lr}
 80002be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002c6:	ea94 0f05 	teq	r4, r5
 80002ca:	bf08      	it	eq
 80002cc:	ea90 0f02 	teqeq	r0, r2
 80002d0:	bf1f      	itttt	ne
 80002d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002e2:	f000 80e2 	beq.w	80004aa <__adddf3+0x1ee>
 80002e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ee:	bfb8      	it	lt
 80002f0:	426d      	neglt	r5, r5
 80002f2:	dd0c      	ble.n	800030e <__adddf3+0x52>
 80002f4:	442c      	add	r4, r5
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	ea82 0000 	eor.w	r0, r2, r0
 8000302:	ea83 0101 	eor.w	r1, r3, r1
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	2d36      	cmp	r5, #54	; 0x36
 8000310:	bf88      	it	hi
 8000312:	bd30      	pophi	{r4, r5, pc}
 8000314:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000318:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800031c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000320:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000324:	d002      	beq.n	800032c <__adddf3+0x70>
 8000326:	4240      	negs	r0, r0
 8000328:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800032c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000330:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000334:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000338:	d002      	beq.n	8000340 <__adddf3+0x84>
 800033a:	4252      	negs	r2, r2
 800033c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000340:	ea94 0f05 	teq	r4, r5
 8000344:	f000 80a7 	beq.w	8000496 <__adddf3+0x1da>
 8000348:	f1a4 0401 	sub.w	r4, r4, #1
 800034c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000350:	db0d      	blt.n	800036e <__adddf3+0xb2>
 8000352:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000356:	fa22 f205 	lsr.w	r2, r2, r5
 800035a:	1880      	adds	r0, r0, r2
 800035c:	f141 0100 	adc.w	r1, r1, #0
 8000360:	fa03 f20e 	lsl.w	r2, r3, lr
 8000364:	1880      	adds	r0, r0, r2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	4159      	adcs	r1, r3
 800036c:	e00e      	b.n	800038c <__adddf3+0xd0>
 800036e:	f1a5 0520 	sub.w	r5, r5, #32
 8000372:	f10e 0e20 	add.w	lr, lr, #32
 8000376:	2a01      	cmp	r2, #1
 8000378:	fa03 fc0e 	lsl.w	ip, r3, lr
 800037c:	bf28      	it	cs
 800037e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000382:	fa43 f305 	asr.w	r3, r3, r5
 8000386:	18c0      	adds	r0, r0, r3
 8000388:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800038c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000390:	d507      	bpl.n	80003a2 <__adddf3+0xe6>
 8000392:	f04f 0e00 	mov.w	lr, #0
 8000396:	f1dc 0c00 	rsbs	ip, ip, #0
 800039a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800039e:	eb6e 0101 	sbc.w	r1, lr, r1
 80003a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003a6:	d31b      	bcc.n	80003e0 <__adddf3+0x124>
 80003a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003ac:	d30c      	bcc.n	80003c8 <__adddf3+0x10c>
 80003ae:	0849      	lsrs	r1, r1, #1
 80003b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003b8:	f104 0401 	add.w	r4, r4, #1
 80003bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003c4:	f080 809a 	bcs.w	80004fc <__adddf3+0x240>
 80003c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003cc:	bf08      	it	eq
 80003ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003d2:	f150 0000 	adcs.w	r0, r0, #0
 80003d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003da:	ea41 0105 	orr.w	r1, r1, r5
 80003de:	bd30      	pop	{r4, r5, pc}
 80003e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003e4:	4140      	adcs	r0, r0
 80003e6:	eb41 0101 	adc.w	r1, r1, r1
 80003ea:	3c01      	subs	r4, #1
 80003ec:	bf28      	it	cs
 80003ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003f2:	d2e9      	bcs.n	80003c8 <__adddf3+0x10c>
 80003f4:	f091 0f00 	teq	r1, #0
 80003f8:	bf04      	itt	eq
 80003fa:	4601      	moveq	r1, r0
 80003fc:	2000      	moveq	r0, #0
 80003fe:	fab1 f381 	clz	r3, r1
 8000402:	bf08      	it	eq
 8000404:	3320      	addeq	r3, #32
 8000406:	f1a3 030b 	sub.w	r3, r3, #11
 800040a:	f1b3 0220 	subs.w	r2, r3, #32
 800040e:	da0c      	bge.n	800042a <__adddf3+0x16e>
 8000410:	320c      	adds	r2, #12
 8000412:	dd08      	ble.n	8000426 <__adddf3+0x16a>
 8000414:	f102 0c14 	add.w	ip, r2, #20
 8000418:	f1c2 020c 	rsb	r2, r2, #12
 800041c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000420:	fa21 f102 	lsr.w	r1, r1, r2
 8000424:	e00c      	b.n	8000440 <__adddf3+0x184>
 8000426:	f102 0214 	add.w	r2, r2, #20
 800042a:	bfd8      	it	le
 800042c:	f1c2 0c20 	rsble	ip, r2, #32
 8000430:	fa01 f102 	lsl.w	r1, r1, r2
 8000434:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000438:	bfdc      	itt	le
 800043a:	ea41 010c 	orrle.w	r1, r1, ip
 800043e:	4090      	lslle	r0, r2
 8000440:	1ae4      	subs	r4, r4, r3
 8000442:	bfa2      	ittt	ge
 8000444:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000448:	4329      	orrge	r1, r5
 800044a:	bd30      	popge	{r4, r5, pc}
 800044c:	ea6f 0404 	mvn.w	r4, r4
 8000450:	3c1f      	subs	r4, #31
 8000452:	da1c      	bge.n	800048e <__adddf3+0x1d2>
 8000454:	340c      	adds	r4, #12
 8000456:	dc0e      	bgt.n	8000476 <__adddf3+0x1ba>
 8000458:	f104 0414 	add.w	r4, r4, #20
 800045c:	f1c4 0220 	rsb	r2, r4, #32
 8000460:	fa20 f004 	lsr.w	r0, r0, r4
 8000464:	fa01 f302 	lsl.w	r3, r1, r2
 8000468:	ea40 0003 	orr.w	r0, r0, r3
 800046c:	fa21 f304 	lsr.w	r3, r1, r4
 8000470:	ea45 0103 	orr.w	r1, r5, r3
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f1c4 040c 	rsb	r4, r4, #12
 800047a:	f1c4 0220 	rsb	r2, r4, #32
 800047e:	fa20 f002 	lsr.w	r0, r0, r2
 8000482:	fa01 f304 	lsl.w	r3, r1, r4
 8000486:	ea40 0003 	orr.w	r0, r0, r3
 800048a:	4629      	mov	r1, r5
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	fa21 f004 	lsr.w	r0, r1, r4
 8000492:	4629      	mov	r1, r5
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f094 0f00 	teq	r4, #0
 800049a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800049e:	bf06      	itte	eq
 80004a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004a4:	3401      	addeq	r4, #1
 80004a6:	3d01      	subne	r5, #1
 80004a8:	e74e      	b.n	8000348 <__adddf3+0x8c>
 80004aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ae:	bf18      	it	ne
 80004b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004b4:	d029      	beq.n	800050a <__adddf3+0x24e>
 80004b6:	ea94 0f05 	teq	r4, r5
 80004ba:	bf08      	it	eq
 80004bc:	ea90 0f02 	teqeq	r0, r2
 80004c0:	d005      	beq.n	80004ce <__adddf3+0x212>
 80004c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004c6:	bf04      	itt	eq
 80004c8:	4619      	moveq	r1, r3
 80004ca:	4610      	moveq	r0, r2
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	ea91 0f03 	teq	r1, r3
 80004d2:	bf1e      	ittt	ne
 80004d4:	2100      	movne	r1, #0
 80004d6:	2000      	movne	r0, #0
 80004d8:	bd30      	popne	{r4, r5, pc}
 80004da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004de:	d105      	bne.n	80004ec <__adddf3+0x230>
 80004e0:	0040      	lsls	r0, r0, #1
 80004e2:	4149      	adcs	r1, r1
 80004e4:	bf28      	it	cs
 80004e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ea:	bd30      	pop	{r4, r5, pc}
 80004ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004f0:	bf3c      	itt	cc
 80004f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004f6:	bd30      	popcc	{r4, r5, pc}
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000500:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000504:	f04f 0000 	mov.w	r0, #0
 8000508:	bd30      	pop	{r4, r5, pc}
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf1a      	itte	ne
 8000510:	4619      	movne	r1, r3
 8000512:	4610      	movne	r0, r2
 8000514:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000518:	bf1c      	itt	ne
 800051a:	460b      	movne	r3, r1
 800051c:	4602      	movne	r2, r0
 800051e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000522:	bf06      	itte	eq
 8000524:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000528:	ea91 0f03 	teqeq	r1, r3
 800052c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000530:	bd30      	pop	{r4, r5, pc}
 8000532:	bf00      	nop

08000534 <__aeabi_ui2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f04f 0500 	mov.w	r5, #0
 800054c:	f04f 0100 	mov.w	r1, #0
 8000550:	e750      	b.n	80003f4 <__adddf3+0x138>
 8000552:	bf00      	nop

08000554 <__aeabi_i2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800056c:	bf48      	it	mi
 800056e:	4240      	negmi	r0, r0
 8000570:	f04f 0100 	mov.w	r1, #0
 8000574:	e73e      	b.n	80003f4 <__adddf3+0x138>
 8000576:	bf00      	nop

08000578 <__aeabi_f2d>:
 8000578:	0042      	lsls	r2, r0, #1
 800057a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800057e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000582:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000586:	bf1f      	itttt	ne
 8000588:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800058c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000590:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000594:	4770      	bxne	lr
 8000596:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800059a:	bf08      	it	eq
 800059c:	4770      	bxeq	lr
 800059e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005a2:	bf04      	itt	eq
 80005a4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005a8:	4770      	bxeq	lr
 80005aa:	b530      	push	{r4, r5, lr}
 80005ac:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005b8:	e71c      	b.n	80003f4 <__adddf3+0x138>
 80005ba:	bf00      	nop

080005bc <__aeabi_ul2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	e00a      	b.n	80005e2 <__aeabi_l2d+0x16>

080005cc <__aeabi_l2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005da:	d502      	bpl.n	80005e2 <__aeabi_l2d+0x16>
 80005dc:	4240      	negs	r0, r0
 80005de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005e2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005e6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ee:	f43f aed8 	beq.w	80003a2 <__adddf3+0xe6>
 80005f2:	f04f 0203 	mov.w	r2, #3
 80005f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005fa:	bf18      	it	ne
 80005fc:	3203      	addne	r2, #3
 80005fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000602:	bf18      	it	ne
 8000604:	3203      	addne	r2, #3
 8000606:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800060a:	f1c2 0320 	rsb	r3, r2, #32
 800060e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000612:	fa20 f002 	lsr.w	r0, r0, r2
 8000616:	fa01 fe03 	lsl.w	lr, r1, r3
 800061a:	ea40 000e 	orr.w	r0, r0, lr
 800061e:	fa21 f102 	lsr.w	r1, r1, r2
 8000622:	4414      	add	r4, r2
 8000624:	e6bd      	b.n	80003a2 <__adddf3+0xe6>
 8000626:	bf00      	nop

08000628 <__aeabi_dmul>:
 8000628:	b570      	push	{r4, r5, r6, lr}
 800062a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800062e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000632:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000636:	bf1d      	ittte	ne
 8000638:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800063c:	ea94 0f0c 	teqne	r4, ip
 8000640:	ea95 0f0c 	teqne	r5, ip
 8000644:	f000 f8de 	bleq	8000804 <__aeabi_dmul+0x1dc>
 8000648:	442c      	add	r4, r5
 800064a:	ea81 0603 	eor.w	r6, r1, r3
 800064e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000652:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000656:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800065a:	bf18      	it	ne
 800065c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000660:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000664:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000668:	d038      	beq.n	80006dc <__aeabi_dmul+0xb4>
 800066a:	fba0 ce02 	umull	ip, lr, r0, r2
 800066e:	f04f 0500 	mov.w	r5, #0
 8000672:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000676:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800067a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800067e:	f04f 0600 	mov.w	r6, #0
 8000682:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000686:	f09c 0f00 	teq	ip, #0
 800068a:	bf18      	it	ne
 800068c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000690:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000694:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000698:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800069c:	d204      	bcs.n	80006a8 <__aeabi_dmul+0x80>
 800069e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006a2:	416d      	adcs	r5, r5
 80006a4:	eb46 0606 	adc.w	r6, r6, r6
 80006a8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ac:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006b0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006b4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006b8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006bc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006c0:	bf88      	it	hi
 80006c2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006c6:	d81e      	bhi.n	8000706 <__aeabi_dmul+0xde>
 80006c8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006cc:	bf08      	it	eq
 80006ce:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006d2:	f150 0000 	adcs.w	r0, r0, #0
 80006d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006e0:	ea46 0101 	orr.w	r1, r6, r1
 80006e4:	ea40 0002 	orr.w	r0, r0, r2
 80006e8:	ea81 0103 	eor.w	r1, r1, r3
 80006ec:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006f0:	bfc2      	ittt	gt
 80006f2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006f6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	popgt	{r4, r5, r6, pc}
 80006fc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000700:	f04f 0e00 	mov.w	lr, #0
 8000704:	3c01      	subs	r4, #1
 8000706:	f300 80ab 	bgt.w	8000860 <__aeabi_dmul+0x238>
 800070a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800070e:	bfde      	ittt	le
 8000710:	2000      	movle	r0, #0
 8000712:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000716:	bd70      	pople	{r4, r5, r6, pc}
 8000718:	f1c4 0400 	rsb	r4, r4, #0
 800071c:	3c20      	subs	r4, #32
 800071e:	da35      	bge.n	800078c <__aeabi_dmul+0x164>
 8000720:	340c      	adds	r4, #12
 8000722:	dc1b      	bgt.n	800075c <__aeabi_dmul+0x134>
 8000724:	f104 0414 	add.w	r4, r4, #20
 8000728:	f1c4 0520 	rsb	r5, r4, #32
 800072c:	fa00 f305 	lsl.w	r3, r0, r5
 8000730:	fa20 f004 	lsr.w	r0, r0, r4
 8000734:	fa01 f205 	lsl.w	r2, r1, r5
 8000738:	ea40 0002 	orr.w	r0, r0, r2
 800073c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000740:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000748:	fa21 f604 	lsr.w	r6, r1, r4
 800074c:	eb42 0106 	adc.w	r1, r2, r6
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 040c 	rsb	r4, r4, #12
 8000760:	f1c4 0520 	rsb	r5, r4, #32
 8000764:	fa00 f304 	lsl.w	r3, r0, r4
 8000768:	fa20 f005 	lsr.w	r0, r0, r5
 800076c:	fa01 f204 	lsl.w	r2, r1, r4
 8000770:	ea40 0002 	orr.w	r0, r0, r2
 8000774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000778:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800077c:	f141 0100 	adc.w	r1, r1, #0
 8000780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000784:	bf08      	it	eq
 8000786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800078a:	bd70      	pop	{r4, r5, r6, pc}
 800078c:	f1c4 0520 	rsb	r5, r4, #32
 8000790:	fa00 f205 	lsl.w	r2, r0, r5
 8000794:	ea4e 0e02 	orr.w	lr, lr, r2
 8000798:	fa20 f304 	lsr.w	r3, r0, r4
 800079c:	fa01 f205 	lsl.w	r2, r1, r5
 80007a0:	ea43 0302 	orr.w	r3, r3, r2
 80007a4:	fa21 f004 	lsr.w	r0, r1, r4
 80007a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007ac:	fa21 f204 	lsr.w	r2, r1, r4
 80007b0:	ea20 0002 	bic.w	r0, r0, r2
 80007b4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007bc:	bf08      	it	eq
 80007be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007c2:	bd70      	pop	{r4, r5, r6, pc}
 80007c4:	f094 0f00 	teq	r4, #0
 80007c8:	d10f      	bne.n	80007ea <__aeabi_dmul+0x1c2>
 80007ca:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ce:	0040      	lsls	r0, r0, #1
 80007d0:	eb41 0101 	adc.w	r1, r1, r1
 80007d4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3c01      	subeq	r4, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1a6>
 80007de:	ea41 0106 	orr.w	r1, r1, r6
 80007e2:	f095 0f00 	teq	r5, #0
 80007e6:	bf18      	it	ne
 80007e8:	4770      	bxne	lr
 80007ea:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ee:	0052      	lsls	r2, r2, #1
 80007f0:	eb43 0303 	adc.w	r3, r3, r3
 80007f4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3d01      	subeq	r5, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1c6>
 80007fe:	ea43 0306 	orr.w	r3, r3, r6
 8000802:	4770      	bx	lr
 8000804:	ea94 0f0c 	teq	r4, ip
 8000808:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800080c:	bf18      	it	ne
 800080e:	ea95 0f0c 	teqne	r5, ip
 8000812:	d00c      	beq.n	800082e <__aeabi_dmul+0x206>
 8000814:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000818:	bf18      	it	ne
 800081a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081e:	d1d1      	bne.n	80007c4 <__aeabi_dmul+0x19c>
 8000820:	ea81 0103 	eor.w	r1, r1, r3
 8000824:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000828:	f04f 0000 	mov.w	r0, #0
 800082c:	bd70      	pop	{r4, r5, r6, pc}
 800082e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000832:	bf06      	itte	eq
 8000834:	4610      	moveq	r0, r2
 8000836:	4619      	moveq	r1, r3
 8000838:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083c:	d019      	beq.n	8000872 <__aeabi_dmul+0x24a>
 800083e:	ea94 0f0c 	teq	r4, ip
 8000842:	d102      	bne.n	800084a <__aeabi_dmul+0x222>
 8000844:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000848:	d113      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800084a:	ea95 0f0c 	teq	r5, ip
 800084e:	d105      	bne.n	800085c <__aeabi_dmul+0x234>
 8000850:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000854:	bf1c      	itt	ne
 8000856:	4610      	movne	r0, r2
 8000858:	4619      	movne	r1, r3
 800085a:	d10a      	bne.n	8000872 <__aeabi_dmul+0x24a>
 800085c:	ea81 0103 	eor.w	r1, r1, r3
 8000860:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000864:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000868:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800086c:	f04f 0000 	mov.w	r0, #0
 8000870:	bd70      	pop	{r4, r5, r6, pc}
 8000872:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000876:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800087a:	bd70      	pop	{r4, r5, r6, pc}

0800087c <__aeabi_ddiv>:
 800087c:	b570      	push	{r4, r5, r6, lr}
 800087e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000882:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000886:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800088a:	bf1d      	ittte	ne
 800088c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000890:	ea94 0f0c 	teqne	r4, ip
 8000894:	ea95 0f0c 	teqne	r5, ip
 8000898:	f000 f8a7 	bleq	80009ea <__aeabi_ddiv+0x16e>
 800089c:	eba4 0405 	sub.w	r4, r4, r5
 80008a0:	ea81 0e03 	eor.w	lr, r1, r3
 80008a4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ac:	f000 8088 	beq.w	80009c0 <__aeabi_ddiv+0x144>
 80008b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008b4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008b8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008bc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008c0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008c4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008c8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008cc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008d0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008d4:	429d      	cmp	r5, r3
 80008d6:	bf08      	it	eq
 80008d8:	4296      	cmpeq	r6, r2
 80008da:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008de:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008e2:	d202      	bcs.n	80008ea <__aeabi_ddiv+0x6e>
 80008e4:	085b      	lsrs	r3, r3, #1
 80008e6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ea:	1ab6      	subs	r6, r6, r2
 80008ec:	eb65 0503 	sbc.w	r5, r5, r3
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008fa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000958:	ea55 0e06 	orrs.w	lr, r5, r6
 800095c:	d018      	beq.n	8000990 <__aeabi_ddiv+0x114>
 800095e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000962:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000966:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800096a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800096e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000972:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000976:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800097a:	d1c0      	bne.n	80008fe <__aeabi_ddiv+0x82>
 800097c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000980:	d10b      	bne.n	800099a <__aeabi_ddiv+0x11e>
 8000982:	ea41 0100 	orr.w	r1, r1, r0
 8000986:	f04f 0000 	mov.w	r0, #0
 800098a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800098e:	e7b6      	b.n	80008fe <__aeabi_ddiv+0x82>
 8000990:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000994:	bf04      	itt	eq
 8000996:	4301      	orreq	r1, r0
 8000998:	2000      	moveq	r0, #0
 800099a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800099e:	bf88      	it	hi
 80009a0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009a4:	f63f aeaf 	bhi.w	8000706 <__aeabi_dmul+0xde>
 80009a8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ac:	bf04      	itt	eq
 80009ae:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009b6:	f150 0000 	adcs.w	r0, r0, #0
 80009ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009be:	bd70      	pop	{r4, r5, r6, pc}
 80009c0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009c4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009c8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009cc:	bfc2      	ittt	gt
 80009ce:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009d2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	popgt	{r4, r5, r6, pc}
 80009d8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009dc:	f04f 0e00 	mov.w	lr, #0
 80009e0:	3c01      	subs	r4, #1
 80009e2:	e690      	b.n	8000706 <__aeabi_dmul+0xde>
 80009e4:	ea45 0e06 	orr.w	lr, r5, r6
 80009e8:	e68d      	b.n	8000706 <__aeabi_dmul+0xde>
 80009ea:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ee:	ea94 0f0c 	teq	r4, ip
 80009f2:	bf08      	it	eq
 80009f4:	ea95 0f0c 	teqeq	r5, ip
 80009f8:	f43f af3b 	beq.w	8000872 <__aeabi_dmul+0x24a>
 80009fc:	ea94 0f0c 	teq	r4, ip
 8000a00:	d10a      	bne.n	8000a18 <__aeabi_ddiv+0x19c>
 8000a02:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a06:	f47f af34 	bne.w	8000872 <__aeabi_dmul+0x24a>
 8000a0a:	ea95 0f0c 	teq	r5, ip
 8000a0e:	f47f af25 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a12:	4610      	mov	r0, r2
 8000a14:	4619      	mov	r1, r3
 8000a16:	e72c      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a18:	ea95 0f0c 	teq	r5, ip
 8000a1c:	d106      	bne.n	8000a2c <__aeabi_ddiv+0x1b0>
 8000a1e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a22:	f43f aefd 	beq.w	8000820 <__aeabi_dmul+0x1f8>
 8000a26:	4610      	mov	r0, r2
 8000a28:	4619      	mov	r1, r3
 8000a2a:	e722      	b.n	8000872 <__aeabi_dmul+0x24a>
 8000a2c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a36:	f47f aec5 	bne.w	80007c4 <__aeabi_dmul+0x19c>
 8000a3a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a3e:	f47f af0d 	bne.w	800085c <__aeabi_dmul+0x234>
 8000a42:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a46:	f47f aeeb 	bne.w	8000820 <__aeabi_dmul+0x1f8>
 8000a4a:	e712      	b.n	8000872 <__aeabi_dmul+0x24a>

08000a4c <__gedf2>:
 8000a4c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a50:	e006      	b.n	8000a60 <__cmpdf2+0x4>
 8000a52:	bf00      	nop

08000a54 <__ledf2>:
 8000a54:	f04f 0c01 	mov.w	ip, #1
 8000a58:	e002      	b.n	8000a60 <__cmpdf2+0x4>
 8000a5a:	bf00      	nop

08000a5c <__cmpdf2>:
 8000a5c:	f04f 0c01 	mov.w	ip, #1
 8000a60:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a76:	d01b      	beq.n	8000ab0 <__cmpdf2+0x54>
 8000a78:	b001      	add	sp, #4
 8000a7a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a7e:	bf0c      	ite	eq
 8000a80:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a84:	ea91 0f03 	teqne	r1, r3
 8000a88:	bf02      	ittt	eq
 8000a8a:	ea90 0f02 	teqeq	r0, r2
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4770      	bxeq	lr
 8000a92:	f110 0f00 	cmn.w	r0, #0
 8000a96:	ea91 0f03 	teq	r1, r3
 8000a9a:	bf58      	it	pl
 8000a9c:	4299      	cmppl	r1, r3
 8000a9e:	bf08      	it	eq
 8000aa0:	4290      	cmpeq	r0, r2
 8000aa2:	bf2c      	ite	cs
 8000aa4:	17d8      	asrcs	r0, r3, #31
 8000aa6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aaa:	f040 0001 	orr.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d102      	bne.n	8000ac0 <__cmpdf2+0x64>
 8000aba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000abe:	d107      	bne.n	8000ad0 <__cmpdf2+0x74>
 8000ac0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d1d6      	bne.n	8000a78 <__cmpdf2+0x1c>
 8000aca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ace:	d0d3      	beq.n	8000a78 <__cmpdf2+0x1c>
 8000ad0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ad4:	4770      	bx	lr
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdrcmple>:
 8000ad8:	4684      	mov	ip, r0
 8000ada:	4610      	mov	r0, r2
 8000adc:	4662      	mov	r2, ip
 8000ade:	468c      	mov	ip, r1
 8000ae0:	4619      	mov	r1, r3
 8000ae2:	4663      	mov	r3, ip
 8000ae4:	e000      	b.n	8000ae8 <__aeabi_cdcmpeq>
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdcmpeq>:
 8000ae8:	b501      	push	{r0, lr}
 8000aea:	f7ff ffb7 	bl	8000a5c <__cmpdf2>
 8000aee:	2800      	cmp	r0, #0
 8000af0:	bf48      	it	mi
 8000af2:	f110 0f00 	cmnmi.w	r0, #0
 8000af6:	bd01      	pop	{r0, pc}

08000af8 <__aeabi_dcmpeq>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff fff4 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b00:	bf0c      	ite	eq
 8000b02:	2001      	moveq	r0, #1
 8000b04:	2000      	movne	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmplt>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffea 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b14:	bf34      	ite	cc
 8000b16:	2001      	movcc	r0, #1
 8000b18:	2000      	movcs	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmple>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffe0 	bl	8000ae8 <__aeabi_cdcmpeq>
 8000b28:	bf94      	ite	ls
 8000b2a:	2001      	movls	r0, #1
 8000b2c:	2000      	movhi	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpge>:
 8000b34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b38:	f7ff ffce 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b3c:	bf94      	ite	ls
 8000b3e:	2001      	movls	r0, #1
 8000b40:	2000      	movhi	r0, #0
 8000b42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b46:	bf00      	nop

08000b48 <__aeabi_dcmpgt>:
 8000b48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b4c:	f7ff ffc4 	bl	8000ad8 <__aeabi_cdrcmple>
 8000b50:	bf34      	ite	cc
 8000b52:	2001      	movcc	r0, #1
 8000b54:	2000      	movcs	r0, #0
 8000b56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5a:	bf00      	nop

08000b5c <__aeabi_dcmpun>:
 8000b5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x10>
 8000b66:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b6a:	d10a      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b6c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x20>
 8000b76:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b7a:	d102      	bne.n	8000b82 <__aeabi_dcmpun+0x26>
 8000b7c:	f04f 0000 	mov.w	r0, #0
 8000b80:	4770      	bx	lr
 8000b82:	f04f 0001 	mov.w	r0, #1
 8000b86:	4770      	bx	lr

08000b88 <__aeabi_d2iz>:
 8000b88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b90:	d215      	bcs.n	8000bbe <__aeabi_d2iz+0x36>
 8000b92:	d511      	bpl.n	8000bb8 <__aeabi_d2iz+0x30>
 8000b94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b9c:	d912      	bls.n	8000bc4 <__aeabi_d2iz+0x3c>
 8000b9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ba2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ba6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000baa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bae:	fa23 f002 	lsr.w	r0, r3, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	4770      	bx	lr
 8000bb8:	f04f 0000 	mov.w	r0, #0
 8000bbc:	4770      	bx	lr
 8000bbe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bc2:	d105      	bne.n	8000bd0 <__aeabi_d2iz+0x48>
 8000bc4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bc8:	bf08      	it	eq
 8000bca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	bf00      	nop

08000bd8 <__aeabi_uldivmod>:
 8000bd8:	b953      	cbnz	r3, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bda:	b94a      	cbnz	r2, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bdc:	2900      	cmp	r1, #0
 8000bde:	bf08      	it	eq
 8000be0:	2800      	cmpeq	r0, #0
 8000be2:	bf1c      	itt	ne
 8000be4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000be8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000bec:	f000 b974 	b.w	8000ed8 <__aeabi_idiv0>
 8000bf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bf8:	f000 f806 	bl	8000c08 <__udivmoddi4>
 8000bfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c04:	b004      	add	sp, #16
 8000c06:	4770      	bx	lr

08000c08 <__udivmoddi4>:
 8000c08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c0c:	9d08      	ldr	r5, [sp, #32]
 8000c0e:	4604      	mov	r4, r0
 8000c10:	468e      	mov	lr, r1
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d14d      	bne.n	8000cb2 <__udivmoddi4+0xaa>
 8000c16:	428a      	cmp	r2, r1
 8000c18:	4694      	mov	ip, r2
 8000c1a:	d969      	bls.n	8000cf0 <__udivmoddi4+0xe8>
 8000c1c:	fab2 f282 	clz	r2, r2
 8000c20:	b152      	cbz	r2, 8000c38 <__udivmoddi4+0x30>
 8000c22:	fa01 f302 	lsl.w	r3, r1, r2
 8000c26:	f1c2 0120 	rsb	r1, r2, #32
 8000c2a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c2e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c32:	ea41 0e03 	orr.w	lr, r1, r3
 8000c36:	4094      	lsls	r4, r2
 8000c38:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c3c:	0c21      	lsrs	r1, r4, #16
 8000c3e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c42:	fa1f f78c 	uxth.w	r7, ip
 8000c46:	fb08 e316 	mls	r3, r8, r6, lr
 8000c4a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c4e:	fb06 f107 	mul.w	r1, r6, r7
 8000c52:	4299      	cmp	r1, r3
 8000c54:	d90a      	bls.n	8000c6c <__udivmoddi4+0x64>
 8000c56:	eb1c 0303 	adds.w	r3, ip, r3
 8000c5a:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000c5e:	f080 811f 	bcs.w	8000ea0 <__udivmoddi4+0x298>
 8000c62:	4299      	cmp	r1, r3
 8000c64:	f240 811c 	bls.w	8000ea0 <__udivmoddi4+0x298>
 8000c68:	3e02      	subs	r6, #2
 8000c6a:	4463      	add	r3, ip
 8000c6c:	1a5b      	subs	r3, r3, r1
 8000c6e:	b2a4      	uxth	r4, r4
 8000c70:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c74:	fb08 3310 	mls	r3, r8, r0, r3
 8000c78:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c7c:	fb00 f707 	mul.w	r7, r0, r7
 8000c80:	42a7      	cmp	r7, r4
 8000c82:	d90a      	bls.n	8000c9a <__udivmoddi4+0x92>
 8000c84:	eb1c 0404 	adds.w	r4, ip, r4
 8000c88:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c8c:	f080 810a 	bcs.w	8000ea4 <__udivmoddi4+0x29c>
 8000c90:	42a7      	cmp	r7, r4
 8000c92:	f240 8107 	bls.w	8000ea4 <__udivmoddi4+0x29c>
 8000c96:	4464      	add	r4, ip
 8000c98:	3802      	subs	r0, #2
 8000c9a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c9e:	1be4      	subs	r4, r4, r7
 8000ca0:	2600      	movs	r6, #0
 8000ca2:	b11d      	cbz	r5, 8000cac <__udivmoddi4+0xa4>
 8000ca4:	40d4      	lsrs	r4, r2
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	e9c5 4300 	strd	r4, r3, [r5]
 8000cac:	4631      	mov	r1, r6
 8000cae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cb2:	428b      	cmp	r3, r1
 8000cb4:	d909      	bls.n	8000cca <__udivmoddi4+0xc2>
 8000cb6:	2d00      	cmp	r5, #0
 8000cb8:	f000 80ef 	beq.w	8000e9a <__udivmoddi4+0x292>
 8000cbc:	2600      	movs	r6, #0
 8000cbe:	e9c5 0100 	strd	r0, r1, [r5]
 8000cc2:	4630      	mov	r0, r6
 8000cc4:	4631      	mov	r1, r6
 8000cc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cca:	fab3 f683 	clz	r6, r3
 8000cce:	2e00      	cmp	r6, #0
 8000cd0:	d14a      	bne.n	8000d68 <__udivmoddi4+0x160>
 8000cd2:	428b      	cmp	r3, r1
 8000cd4:	d302      	bcc.n	8000cdc <__udivmoddi4+0xd4>
 8000cd6:	4282      	cmp	r2, r0
 8000cd8:	f200 80f9 	bhi.w	8000ece <__udivmoddi4+0x2c6>
 8000cdc:	1a84      	subs	r4, r0, r2
 8000cde:	eb61 0303 	sbc.w	r3, r1, r3
 8000ce2:	2001      	movs	r0, #1
 8000ce4:	469e      	mov	lr, r3
 8000ce6:	2d00      	cmp	r5, #0
 8000ce8:	d0e0      	beq.n	8000cac <__udivmoddi4+0xa4>
 8000cea:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cee:	e7dd      	b.n	8000cac <__udivmoddi4+0xa4>
 8000cf0:	b902      	cbnz	r2, 8000cf4 <__udivmoddi4+0xec>
 8000cf2:	deff      	udf	#255	; 0xff
 8000cf4:	fab2 f282 	clz	r2, r2
 8000cf8:	2a00      	cmp	r2, #0
 8000cfa:	f040 8092 	bne.w	8000e22 <__udivmoddi4+0x21a>
 8000cfe:	eba1 010c 	sub.w	r1, r1, ip
 8000d02:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d06:	fa1f fe8c 	uxth.w	lr, ip
 8000d0a:	2601      	movs	r6, #1
 8000d0c:	0c20      	lsrs	r0, r4, #16
 8000d0e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d12:	fb07 1113 	mls	r1, r7, r3, r1
 8000d16:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d1a:	fb0e f003 	mul.w	r0, lr, r3
 8000d1e:	4288      	cmp	r0, r1
 8000d20:	d908      	bls.n	8000d34 <__udivmoddi4+0x12c>
 8000d22:	eb1c 0101 	adds.w	r1, ip, r1
 8000d26:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000d2a:	d202      	bcs.n	8000d32 <__udivmoddi4+0x12a>
 8000d2c:	4288      	cmp	r0, r1
 8000d2e:	f200 80cb 	bhi.w	8000ec8 <__udivmoddi4+0x2c0>
 8000d32:	4643      	mov	r3, r8
 8000d34:	1a09      	subs	r1, r1, r0
 8000d36:	b2a4      	uxth	r4, r4
 8000d38:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d3c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d40:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d44:	fb0e fe00 	mul.w	lr, lr, r0
 8000d48:	45a6      	cmp	lr, r4
 8000d4a:	d908      	bls.n	8000d5e <__udivmoddi4+0x156>
 8000d4c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d50:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000d54:	d202      	bcs.n	8000d5c <__udivmoddi4+0x154>
 8000d56:	45a6      	cmp	lr, r4
 8000d58:	f200 80bb 	bhi.w	8000ed2 <__udivmoddi4+0x2ca>
 8000d5c:	4608      	mov	r0, r1
 8000d5e:	eba4 040e 	sub.w	r4, r4, lr
 8000d62:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d66:	e79c      	b.n	8000ca2 <__udivmoddi4+0x9a>
 8000d68:	f1c6 0720 	rsb	r7, r6, #32
 8000d6c:	40b3      	lsls	r3, r6
 8000d6e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d72:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d76:	fa20 f407 	lsr.w	r4, r0, r7
 8000d7a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d7e:	431c      	orrs	r4, r3
 8000d80:	40f9      	lsrs	r1, r7
 8000d82:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d86:	fa00 f306 	lsl.w	r3, r0, r6
 8000d8a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d8e:	0c20      	lsrs	r0, r4, #16
 8000d90:	fa1f fe8c 	uxth.w	lr, ip
 8000d94:	fb09 1118 	mls	r1, r9, r8, r1
 8000d98:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d9c:	fb08 f00e 	mul.w	r0, r8, lr
 8000da0:	4288      	cmp	r0, r1
 8000da2:	fa02 f206 	lsl.w	r2, r2, r6
 8000da6:	d90b      	bls.n	8000dc0 <__udivmoddi4+0x1b8>
 8000da8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dac:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000db0:	f080 8088 	bcs.w	8000ec4 <__udivmoddi4+0x2bc>
 8000db4:	4288      	cmp	r0, r1
 8000db6:	f240 8085 	bls.w	8000ec4 <__udivmoddi4+0x2bc>
 8000dba:	f1a8 0802 	sub.w	r8, r8, #2
 8000dbe:	4461      	add	r1, ip
 8000dc0:	1a09      	subs	r1, r1, r0
 8000dc2:	b2a4      	uxth	r4, r4
 8000dc4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000dc8:	fb09 1110 	mls	r1, r9, r0, r1
 8000dcc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000dd0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000dd4:	458e      	cmp	lr, r1
 8000dd6:	d908      	bls.n	8000dea <__udivmoddi4+0x1e2>
 8000dd8:	eb1c 0101 	adds.w	r1, ip, r1
 8000ddc:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000de0:	d26c      	bcs.n	8000ebc <__udivmoddi4+0x2b4>
 8000de2:	458e      	cmp	lr, r1
 8000de4:	d96a      	bls.n	8000ebc <__udivmoddi4+0x2b4>
 8000de6:	3802      	subs	r0, #2
 8000de8:	4461      	add	r1, ip
 8000dea:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dee:	fba0 9402 	umull	r9, r4, r0, r2
 8000df2:	eba1 010e 	sub.w	r1, r1, lr
 8000df6:	42a1      	cmp	r1, r4
 8000df8:	46c8      	mov	r8, r9
 8000dfa:	46a6      	mov	lr, r4
 8000dfc:	d356      	bcc.n	8000eac <__udivmoddi4+0x2a4>
 8000dfe:	d053      	beq.n	8000ea8 <__udivmoddi4+0x2a0>
 8000e00:	b15d      	cbz	r5, 8000e1a <__udivmoddi4+0x212>
 8000e02:	ebb3 0208 	subs.w	r2, r3, r8
 8000e06:	eb61 010e 	sbc.w	r1, r1, lr
 8000e0a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e0e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e12:	40f1      	lsrs	r1, r6
 8000e14:	431f      	orrs	r7, r3
 8000e16:	e9c5 7100 	strd	r7, r1, [r5]
 8000e1a:	2600      	movs	r6, #0
 8000e1c:	4631      	mov	r1, r6
 8000e1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e22:	f1c2 0320 	rsb	r3, r2, #32
 8000e26:	40d8      	lsrs	r0, r3
 8000e28:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e2c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e30:	4091      	lsls	r1, r2
 8000e32:	4301      	orrs	r1, r0
 8000e34:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e38:	fa1f fe8c 	uxth.w	lr, ip
 8000e3c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e40:	fb07 3610 	mls	r6, r7, r0, r3
 8000e44:	0c0b      	lsrs	r3, r1, #16
 8000e46:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e4a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e4e:	429e      	cmp	r6, r3
 8000e50:	fa04 f402 	lsl.w	r4, r4, r2
 8000e54:	d908      	bls.n	8000e68 <__udivmoddi4+0x260>
 8000e56:	eb1c 0303 	adds.w	r3, ip, r3
 8000e5a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000e5e:	d22f      	bcs.n	8000ec0 <__udivmoddi4+0x2b8>
 8000e60:	429e      	cmp	r6, r3
 8000e62:	d92d      	bls.n	8000ec0 <__udivmoddi4+0x2b8>
 8000e64:	3802      	subs	r0, #2
 8000e66:	4463      	add	r3, ip
 8000e68:	1b9b      	subs	r3, r3, r6
 8000e6a:	b289      	uxth	r1, r1
 8000e6c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e70:	fb07 3316 	mls	r3, r7, r6, r3
 8000e74:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e78:	fb06 f30e 	mul.w	r3, r6, lr
 8000e7c:	428b      	cmp	r3, r1
 8000e7e:	d908      	bls.n	8000e92 <__udivmoddi4+0x28a>
 8000e80:	eb1c 0101 	adds.w	r1, ip, r1
 8000e84:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000e88:	d216      	bcs.n	8000eb8 <__udivmoddi4+0x2b0>
 8000e8a:	428b      	cmp	r3, r1
 8000e8c:	d914      	bls.n	8000eb8 <__udivmoddi4+0x2b0>
 8000e8e:	3e02      	subs	r6, #2
 8000e90:	4461      	add	r1, ip
 8000e92:	1ac9      	subs	r1, r1, r3
 8000e94:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e98:	e738      	b.n	8000d0c <__udivmoddi4+0x104>
 8000e9a:	462e      	mov	r6, r5
 8000e9c:	4628      	mov	r0, r5
 8000e9e:	e705      	b.n	8000cac <__udivmoddi4+0xa4>
 8000ea0:	4606      	mov	r6, r0
 8000ea2:	e6e3      	b.n	8000c6c <__udivmoddi4+0x64>
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	e6f8      	b.n	8000c9a <__udivmoddi4+0x92>
 8000ea8:	454b      	cmp	r3, r9
 8000eaa:	d2a9      	bcs.n	8000e00 <__udivmoddi4+0x1f8>
 8000eac:	ebb9 0802 	subs.w	r8, r9, r2
 8000eb0:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000eb4:	3801      	subs	r0, #1
 8000eb6:	e7a3      	b.n	8000e00 <__udivmoddi4+0x1f8>
 8000eb8:	4646      	mov	r6, r8
 8000eba:	e7ea      	b.n	8000e92 <__udivmoddi4+0x28a>
 8000ebc:	4620      	mov	r0, r4
 8000ebe:	e794      	b.n	8000dea <__udivmoddi4+0x1e2>
 8000ec0:	4640      	mov	r0, r8
 8000ec2:	e7d1      	b.n	8000e68 <__udivmoddi4+0x260>
 8000ec4:	46d0      	mov	r8, sl
 8000ec6:	e77b      	b.n	8000dc0 <__udivmoddi4+0x1b8>
 8000ec8:	3b02      	subs	r3, #2
 8000eca:	4461      	add	r1, ip
 8000ecc:	e732      	b.n	8000d34 <__udivmoddi4+0x12c>
 8000ece:	4630      	mov	r0, r6
 8000ed0:	e709      	b.n	8000ce6 <__udivmoddi4+0xde>
 8000ed2:	4464      	add	r4, ip
 8000ed4:	3802      	subs	r0, #2
 8000ed6:	e742      	b.n	8000d5e <__udivmoddi4+0x156>

08000ed8 <__aeabi_idiv0>:
 8000ed8:	4770      	bx	lr
 8000eda:	bf00      	nop

08000edc <HTS221_H_Init>:
  */
/**
  * @brief  Set HTS221 humidity sensor Initialization.
  */
void HTS221_H_Init(uint16_t DeviceAddr)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b084      	sub	sp, #16
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp;
  
  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_CTRL_REG1);
 8000ee6:	88fb      	ldrh	r3, [r7, #6]
 8000ee8:	b2db      	uxtb	r3, r3
 8000eea:	2120      	movs	r1, #32
 8000eec:	4618      	mov	r0, r3
 8000eee:	f000 ffdb 	bl	8001ea8 <SENSOR_IO_Read>
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	73fb      	strb	r3, [r7, #15]
  
  /* Enable BDU */
  tmp &= ~HTS221_BDU_MASK;
 8000ef6:	7bfb      	ldrb	r3, [r7, #15]
 8000ef8:	f023 0304 	bic.w	r3, r3, #4
 8000efc:	73fb      	strb	r3, [r7, #15]
  tmp |= (1 << HTS221_BDU_BIT);
 8000efe:	7bfb      	ldrb	r3, [r7, #15]
 8000f00:	f043 0304 	orr.w	r3, r3, #4
 8000f04:	73fb      	strb	r3, [r7, #15]
  
  /* Set default ODR */
  tmp &= ~HTS221_ODR_MASK;
 8000f06:	7bfb      	ldrb	r3, [r7, #15]
 8000f08:	f023 0303 	bic.w	r3, r3, #3
 8000f0c:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x01; /* Set ODR to 1Hz */
 8000f0e:	7bfb      	ldrb	r3, [r7, #15]
 8000f10:	f043 0301 	orr.w	r3, r3, #1
 8000f14:	73fb      	strb	r3, [r7, #15]
  
  /* Activate the device */
  tmp |= HTS221_PD_MASK;
 8000f16:	7bfb      	ldrb	r3, [r7, #15]
 8000f18:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000f1c:	73fb      	strb	r3, [r7, #15]
  
  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, HTS221_CTRL_REG1, tmp);
 8000f1e:	88fb      	ldrh	r3, [r7, #6]
 8000f20:	b2db      	uxtb	r3, r3
 8000f22:	7bfa      	ldrb	r2, [r7, #15]
 8000f24:	2120      	movs	r1, #32
 8000f26:	4618      	mov	r0, r3
 8000f28:	f000 ffa4 	bl	8001e74 <SENSOR_IO_Write>
}
 8000f2c:	bf00      	nop
 8000f2e:	3710      	adds	r7, #16
 8000f30:	46bd      	mov	sp, r7
 8000f32:	bd80      	pop	{r7, pc}

08000f34 <HTS221_H_ReadID>:
/**
  * @brief  Read HTS221 ID.
  * @retval ID 
  */
uint8_t HTS221_H_ReadID(uint16_t DeviceAddr)
{  
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b084      	sub	sp, #16
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8000f3e:	2300      	movs	r3, #0
 8000f40:	73fb      	strb	r3, [r7, #15]
 
  /* IO interface initialization */
  SENSOR_IO_Init(); 
 8000f42:	f000 ff8d 	bl	8001e60 <SENSOR_IO_Init>
  
  /* Read value at Who am I register address */
  ctrl = SENSOR_IO_Read(DeviceAddr, HTS221_WHO_AM_I_REG);
 8000f46:	88fb      	ldrh	r3, [r7, #6]
 8000f48:	b2db      	uxtb	r3, r3
 8000f4a:	210f      	movs	r1, #15
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	f000 ffab 	bl	8001ea8 <SENSOR_IO_Read>
 8000f52:	4603      	mov	r3, r0
 8000f54:	73fb      	strb	r3, [r7, #15]
  
  return ctrl;
 8000f56:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f58:	4618      	mov	r0, r3
 8000f5a:	3710      	adds	r7, #16
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	bd80      	pop	{r7, pc}

08000f60 <HTS221_H_ReadHumidity>:
/**
  * @brief  Read humidity value of HTS221
  * @retval humidity value;
  */
float HTS221_H_ReadHumidity(uint16_t DeviceAddr)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	b088      	sub	sp, #32
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	4603      	mov	r3, r0
 8000f68:	80fb      	strh	r3, [r7, #6]
  int16_t H0_T0_out, H1_T0_out, H_T_out;
  int16_t H0_rh, H1_rh;
  uint8_t buffer[2];
  float tmp_f;

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H0_RH_X2 | 0x80), buffer, 2);
 8000f6a:	88fb      	ldrh	r3, [r7, #6]
 8000f6c:	b2d8      	uxtb	r0, r3
 8000f6e:	f107 020c 	add.w	r2, r7, #12
 8000f72:	2302      	movs	r3, #2
 8000f74:	21b0      	movs	r1, #176	; 0xb0
 8000f76:	f000 ffb5 	bl	8001ee4 <SENSOR_IO_ReadMultiple>

  H0_rh = buffer[0] >> 1;
 8000f7a:	7b3b      	ldrb	r3, [r7, #12]
 8000f7c:	085b      	lsrs	r3, r3, #1
 8000f7e:	b2db      	uxtb	r3, r3
 8000f80:	83fb      	strh	r3, [r7, #30]
  H1_rh = buffer[1] >> 1;
 8000f82:	7b7b      	ldrb	r3, [r7, #13]
 8000f84:	085b      	lsrs	r3, r3, #1
 8000f86:	b2db      	uxtb	r3, r3
 8000f88:	83bb      	strh	r3, [r7, #28]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H0_T0_OUT_L | 0x80), buffer, 2);
 8000f8a:	88fb      	ldrh	r3, [r7, #6]
 8000f8c:	b2d8      	uxtb	r0, r3
 8000f8e:	f107 020c 	add.w	r2, r7, #12
 8000f92:	2302      	movs	r3, #2
 8000f94:	21b6      	movs	r1, #182	; 0xb6
 8000f96:	f000 ffa5 	bl	8001ee4 <SENSOR_IO_ReadMultiple>

  H0_T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8000f9a:	7b7b      	ldrb	r3, [r7, #13]
 8000f9c:	021b      	lsls	r3, r3, #8
 8000f9e:	b21a      	sxth	r2, r3
 8000fa0:	7b3b      	ldrb	r3, [r7, #12]
 8000fa2:	b21b      	sxth	r3, r3
 8000fa4:	4313      	orrs	r3, r2
 8000fa6:	837b      	strh	r3, [r7, #26]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H1_T0_OUT_L | 0x80), buffer, 2);
 8000fa8:	88fb      	ldrh	r3, [r7, #6]
 8000faa:	b2d8      	uxtb	r0, r3
 8000fac:	f107 020c 	add.w	r2, r7, #12
 8000fb0:	2302      	movs	r3, #2
 8000fb2:	21ba      	movs	r1, #186	; 0xba
 8000fb4:	f000 ff96 	bl	8001ee4 <SENSOR_IO_ReadMultiple>

  H1_T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8000fb8:	7b7b      	ldrb	r3, [r7, #13]
 8000fba:	021b      	lsls	r3, r3, #8
 8000fbc:	b21a      	sxth	r2, r3
 8000fbe:	7b3b      	ldrb	r3, [r7, #12]
 8000fc0:	b21b      	sxth	r3, r3
 8000fc2:	4313      	orrs	r3, r2
 8000fc4:	833b      	strh	r3, [r7, #24]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_HR_OUT_L_REG | 0x80), buffer, 2);
 8000fc6:	88fb      	ldrh	r3, [r7, #6]
 8000fc8:	b2d8      	uxtb	r0, r3
 8000fca:	f107 020c 	add.w	r2, r7, #12
 8000fce:	2302      	movs	r3, #2
 8000fd0:	21a8      	movs	r1, #168	; 0xa8
 8000fd2:	f000 ff87 	bl	8001ee4 <SENSOR_IO_ReadMultiple>

  H_T_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8000fd6:	7b7b      	ldrb	r3, [r7, #13]
 8000fd8:	021b      	lsls	r3, r3, #8
 8000fda:	b21a      	sxth	r2, r3
 8000fdc:	7b3b      	ldrb	r3, [r7, #12]
 8000fde:	b21b      	sxth	r3, r3
 8000fe0:	4313      	orrs	r3, r2
 8000fe2:	82fb      	strh	r3, [r7, #22]

  tmp_f = (float)(H_T_out - H0_T0_out) * (float)(H1_rh - H0_rh) / (float)(H1_T0_out - H0_T0_out)  +  H0_rh;
 8000fe4:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8000fe8:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8000fec:	1ad3      	subs	r3, r2, r3
 8000fee:	ee07 3a90 	vmov	s15, r3
 8000ff2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000ff6:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 8000ffa:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8000ffe:	1ad3      	subs	r3, r2, r3
 8001000:	ee07 3a90 	vmov	s15, r3
 8001004:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001008:	ee67 6a27 	vmul.f32	s13, s14, s15
 800100c:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8001010:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001014:	1ad3      	subs	r3, r2, r3
 8001016:	ee07 3a90 	vmov	s15, r3
 800101a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800101e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001022:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8001026:	ee07 3a90 	vmov	s15, r3
 800102a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800102e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001032:	edc7 7a04 	vstr	s15, [r7, #16]
  tmp_f *= 10.0f;
 8001036:	edd7 7a04 	vldr	s15, [r7, #16]
 800103a:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800103e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001042:	edc7 7a04 	vstr	s15, [r7, #16]

  tmp_f = ( tmp_f > 1000.0f ) ? 1000.0f
        : ( tmp_f <    0.0f ) ?    0.0f
 8001046:	edd7 7a04 	vldr	s15, [r7, #16]
 800104a:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8001090 <HTS221_H_ReadHumidity+0x130>
 800104e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001052:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001056:	dd01      	ble.n	800105c <HTS221_H_ReadHumidity+0xfc>
 8001058:	4b0e      	ldr	r3, [pc, #56]	; (8001094 <HTS221_H_ReadHumidity+0x134>)
 800105a:	e00a      	b.n	8001072 <HTS221_H_ReadHumidity+0x112>
        : tmp_f;
 800105c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001060:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001064:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001068:	d502      	bpl.n	8001070 <HTS221_H_ReadHumidity+0x110>
 800106a:	f04f 0300 	mov.w	r3, #0
 800106e:	e000      	b.n	8001072 <HTS221_H_ReadHumidity+0x112>
 8001070:	693b      	ldr	r3, [r7, #16]
  tmp_f = ( tmp_f > 1000.0f ) ? 1000.0f
 8001072:	613b      	str	r3, [r7, #16]

  return (tmp_f / 10.0f);
 8001074:	edd7 7a04 	vldr	s15, [r7, #16]
 8001078:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800107c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001080:	eef0 7a66 	vmov.f32	s15, s13
}
 8001084:	eeb0 0a67 	vmov.f32	s0, s15
 8001088:	3720      	adds	r7, #32
 800108a:	46bd      	mov	sp, r7
 800108c:	bd80      	pop	{r7, pc}
 800108e:	bf00      	nop
 8001090:	447a0000 	.word	0x447a0000
 8001094:	447a0000 	.word	0x447a0000

08001098 <LIS3MDL_MagInit>:
  * @brief  Set LIS3MDL Magnetometer Initialization.
  * @param  LIS3MDL_InitStruct: pointer to a LIS3MDL_MagInitTypeDef structure 
  *         that contains the configuration setting for the LIS3MDL.
  */
void LIS3MDL_MagInit(MAGNETO_InitTypeDef LIS3MDL_InitStruct)
{  
 8001098:	b580      	push	{r7, lr}
 800109a:	b082      	sub	sp, #8
 800109c:	af00      	add	r7, sp, #0
 800109e:	463b      	mov	r3, r7
 80010a0:	e883 0003 	stmia.w	r3, {r0, r1}
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG1, LIS3MDL_InitStruct.Register1);
 80010a4:	783b      	ldrb	r3, [r7, #0]
 80010a6:	461a      	mov	r2, r3
 80010a8:	2120      	movs	r1, #32
 80010aa:	203c      	movs	r0, #60	; 0x3c
 80010ac:	f000 fee2 	bl	8001e74 <SENSOR_IO_Write>
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG2, LIS3MDL_InitStruct.Register2);
 80010b0:	787b      	ldrb	r3, [r7, #1]
 80010b2:	461a      	mov	r2, r3
 80010b4:	2121      	movs	r1, #33	; 0x21
 80010b6:	203c      	movs	r0, #60	; 0x3c
 80010b8:	f000 fedc 	bl	8001e74 <SENSOR_IO_Write>
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3, LIS3MDL_InitStruct.Register3);
 80010bc:	78bb      	ldrb	r3, [r7, #2]
 80010be:	461a      	mov	r2, r3
 80010c0:	2122      	movs	r1, #34	; 0x22
 80010c2:	203c      	movs	r0, #60	; 0x3c
 80010c4:	f000 fed6 	bl	8001e74 <SENSOR_IO_Write>
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG4, LIS3MDL_InitStruct.Register4);
 80010c8:	78fb      	ldrb	r3, [r7, #3]
 80010ca:	461a      	mov	r2, r3
 80010cc:	2123      	movs	r1, #35	; 0x23
 80010ce:	203c      	movs	r0, #60	; 0x3c
 80010d0:	f000 fed0 	bl	8001e74 <SENSOR_IO_Write>
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG5, LIS3MDL_InitStruct.Register5);
 80010d4:	793b      	ldrb	r3, [r7, #4]
 80010d6:	461a      	mov	r2, r3
 80010d8:	2124      	movs	r1, #36	; 0x24
 80010da:	203c      	movs	r0, #60	; 0x3c
 80010dc:	f000 feca 	bl	8001e74 <SENSOR_IO_Write>
}
 80010e0:	bf00      	nop
 80010e2:	3708      	adds	r7, #8
 80010e4:	46bd      	mov	sp, r7
 80010e6:	bd80      	pop	{r7, pc}

080010e8 <LIS3MDL_MagDeInit>:

/**
  * @brief  LIS3MDL Magnetometer De-initialization.
  */
void LIS3MDL_MagDeInit(void)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b082      	sub	sp, #8
 80010ec:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 80010ee:	2300      	movs	r3, #0
 80010f0:	71fb      	strb	r3, [r7, #7]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3);
 80010f2:	2122      	movs	r1, #34	; 0x22
 80010f4:	203c      	movs	r0, #60	; 0x3c
 80010f6:	f000 fed7 	bl	8001ea8 <SENSOR_IO_Read>
 80010fa:	4603      	mov	r3, r0
 80010fc:	71fb      	strb	r3, [r7, #7]

  /* Clear Selection Mode bits */
  ctrl &= ~(LIS3MDL_MAG_SELECTION_MODE);
 80010fe:	79fb      	ldrb	r3, [r7, #7]
 8001100:	f023 0303 	bic.w	r3, r3, #3
 8001104:	71fb      	strb	r3, [r7, #7]

  /* Set Power down */
  ctrl |= LIS3MDL_MAG_POWERDOWN2_MODE;
 8001106:	79fb      	ldrb	r3, [r7, #7]
 8001108:	f043 0303 	orr.w	r3, r3, #3
 800110c:	71fb      	strb	r3, [r7, #7]
  
  /* write back control register */
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3, ctrl);  
 800110e:	79fb      	ldrb	r3, [r7, #7]
 8001110:	461a      	mov	r2, r3
 8001112:	2122      	movs	r1, #34	; 0x22
 8001114:	203c      	movs	r0, #60	; 0x3c
 8001116:	f000 fead 	bl	8001e74 <SENSOR_IO_Write>
}
 800111a:	bf00      	nop
 800111c:	3708      	adds	r7, #8
 800111e:	46bd      	mov	sp, r7
 8001120:	bd80      	pop	{r7, pc}

08001122 <LIS3MDL_MagReadID>:
/**
  * @brief  Read LIS3MDL ID.
  * @retval ID 
  */
uint8_t LIS3MDL_MagReadID(void)
{
 8001122:	b580      	push	{r7, lr}
 8001124:	af00      	add	r7, sp, #0
  /* IO interface initialization */
  SENSOR_IO_Init();  
 8001126:	f000 fe9b 	bl	8001e60 <SENSOR_IO_Init>
  /* Read value at Who am I register address */
  return (SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_WHO_AM_I_REG));
 800112a:	210f      	movs	r1, #15
 800112c:	203c      	movs	r0, #60	; 0x3c
 800112e:	f000 febb 	bl	8001ea8 <SENSOR_IO_Read>
 8001132:	4603      	mov	r3, r0
}
 8001134:	4618      	mov	r0, r3
 8001136:	bd80      	pop	{r7, pc}

08001138 <LIS3MDL_MagLowPower>:
/**
  * @brief  Set/Unset Magnetometer in low power mode.
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled
  */
void LIS3MDL_MagLowPower(uint16_t status)
{  
 8001138:	b580      	push	{r7, lr}
 800113a:	b084      	sub	sp, #16
 800113c:	af00      	add	r7, sp, #0
 800113e:	4603      	mov	r3, r0
 8001140:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0;
 8001142:	2300      	movs	r3, #0
 8001144:	73fb      	strb	r3, [r7, #15]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3);
 8001146:	2122      	movs	r1, #34	; 0x22
 8001148:	203c      	movs	r0, #60	; 0x3c
 800114a:	f000 fead 	bl	8001ea8 <SENSOR_IO_Read>
 800114e:	4603      	mov	r3, r0
 8001150:	73fb      	strb	r3, [r7, #15]

  /* Clear Low Power Mode bit */
  ctrl &= ~(0x20);
 8001152:	7bfb      	ldrb	r3, [r7, #15]
 8001154:	f023 0320 	bic.w	r3, r3, #32
 8001158:	73fb      	strb	r3, [r7, #15]

  /* Set Low Power Mode */
  if(status)
 800115a:	88fb      	ldrh	r3, [r7, #6]
 800115c:	2b00      	cmp	r3, #0
 800115e:	d003      	beq.n	8001168 <LIS3MDL_MagLowPower+0x30>
  {
    ctrl |= LIS3MDL_MAG_CONFIG_LOWPOWER_MODE;
 8001160:	7bfb      	ldrb	r3, [r7, #15]
 8001162:	f043 0320 	orr.w	r3, r3, #32
 8001166:	73fb      	strb	r3, [r7, #15]
  {
    ctrl |= LIS3MDL_MAG_CONFIG_NORMAL_MODE;
  }
  
  /* write back control register */
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3, ctrl);  
 8001168:	7bfb      	ldrb	r3, [r7, #15]
 800116a:	461a      	mov	r2, r3
 800116c:	2122      	movs	r1, #34	; 0x22
 800116e:	203c      	movs	r0, #60	; 0x3c
 8001170:	f000 fe80 	bl	8001e74 <SENSOR_IO_Write>
}
 8001174:	bf00      	nop
 8001176:	3710      	adds	r7, #16
 8001178:	46bd      	mov	sp, r7
 800117a:	bd80      	pop	{r7, pc}

0800117c <LIS3MDL_MagReadXYZ>:
/**
  * @brief  Read X, Y & Z Magnetometer values 
  * @param  pData: Data out pointer
  */
void LIS3MDL_MagReadXYZ(int16_t* pData)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	b088      	sub	sp, #32
 8001180:	af00      	add	r7, sp, #0
 8001182:	6078      	str	r0, [r7, #4]
  int16_t pnRawData[3];
  uint8_t ctrlm= 0;
 8001184:	2300      	movs	r3, #0
 8001186:	75fb      	strb	r3, [r7, #23]
  uint8_t buffer[6];
  uint8_t i = 0;
 8001188:	2300      	movs	r3, #0
 800118a:	77fb      	strb	r3, [r7, #31]
  float sensitivity = 0;
 800118c:	f04f 0300 	mov.w	r3, #0
 8001190:	61bb      	str	r3, [r7, #24]
  
  /* Read the magnetometer control register content */
  ctrlm = SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG2);
 8001192:	2121      	movs	r1, #33	; 0x21
 8001194:	203c      	movs	r0, #60	; 0x3c
 8001196:	f000 fe87 	bl	8001ea8 <SENSOR_IO_Read>
 800119a:	4603      	mov	r3, r0
 800119c:	75fb      	strb	r3, [r7, #23]
  
  /* Read output register X, Y & Z acceleration */
  SENSOR_IO_ReadMultiple(LIS3MDL_MAG_I2C_ADDRESS_HIGH, (LIS3MDL_MAG_OUTX_L | 0x80), buffer, 6);
 800119e:	f107 0208 	add.w	r2, r7, #8
 80011a2:	2306      	movs	r3, #6
 80011a4:	21a8      	movs	r1, #168	; 0xa8
 80011a6:	203c      	movs	r0, #60	; 0x3c
 80011a8:	f000 fe9c 	bl	8001ee4 <SENSOR_IO_ReadMultiple>
  
  for(i=0; i<3; i++)
 80011ac:	2300      	movs	r3, #0
 80011ae:	77fb      	strb	r3, [r7, #31]
 80011b0:	e01c      	b.n	80011ec <LIS3MDL_MagReadXYZ+0x70>
  {
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 80011b2:	7ffb      	ldrb	r3, [r7, #31]
 80011b4:	005b      	lsls	r3, r3, #1
 80011b6:	3301      	adds	r3, #1
 80011b8:	3320      	adds	r3, #32
 80011ba:	443b      	add	r3, r7
 80011bc:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 80011c0:	b29b      	uxth	r3, r3
 80011c2:	021b      	lsls	r3, r3, #8
 80011c4:	b29a      	uxth	r2, r3
 80011c6:	7ffb      	ldrb	r3, [r7, #31]
 80011c8:	005b      	lsls	r3, r3, #1
 80011ca:	3320      	adds	r3, #32
 80011cc:	443b      	add	r3, r7
 80011ce:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 80011d2:	b29b      	uxth	r3, r3
 80011d4:	4413      	add	r3, r2
 80011d6:	b29a      	uxth	r2, r3
 80011d8:	7ffb      	ldrb	r3, [r7, #31]
 80011da:	b212      	sxth	r2, r2
 80011dc:	005b      	lsls	r3, r3, #1
 80011de:	3320      	adds	r3, #32
 80011e0:	443b      	add	r3, r7
 80011e2:	f823 2c10 	strh.w	r2, [r3, #-16]
  for(i=0; i<3; i++)
 80011e6:	7ffb      	ldrb	r3, [r7, #31]
 80011e8:	3301      	adds	r3, #1
 80011ea:	77fb      	strb	r3, [r7, #31]
 80011ec:	7ffb      	ldrb	r3, [r7, #31]
 80011ee:	2b02      	cmp	r3, #2
 80011f0:	d9df      	bls.n	80011b2 <LIS3MDL_MagReadXYZ+0x36>
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL_REG2 */
  switch(ctrlm & 0x60)
 80011f2:	7dfb      	ldrb	r3, [r7, #23]
 80011f4:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80011f8:	2b60      	cmp	r3, #96	; 0x60
 80011fa:	d013      	beq.n	8001224 <LIS3MDL_MagReadXYZ+0xa8>
 80011fc:	2b60      	cmp	r3, #96	; 0x60
 80011fe:	dc14      	bgt.n	800122a <LIS3MDL_MagReadXYZ+0xae>
 8001200:	2b40      	cmp	r3, #64	; 0x40
 8001202:	d00c      	beq.n	800121e <LIS3MDL_MagReadXYZ+0xa2>
 8001204:	2b40      	cmp	r3, #64	; 0x40
 8001206:	dc10      	bgt.n	800122a <LIS3MDL_MagReadXYZ+0xae>
 8001208:	2b00      	cmp	r3, #0
 800120a:	d002      	beq.n	8001212 <LIS3MDL_MagReadXYZ+0x96>
 800120c:	2b20      	cmp	r3, #32
 800120e:	d003      	beq.n	8001218 <LIS3MDL_MagReadXYZ+0x9c>
 8001210:	e00b      	b.n	800122a <LIS3MDL_MagReadXYZ+0xae>
  {
  case LIS3MDL_MAG_FS_4_GA:
    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_4GA;
 8001212:	4b19      	ldr	r3, [pc, #100]	; (8001278 <LIS3MDL_MagReadXYZ+0xfc>)
 8001214:	61bb      	str	r3, [r7, #24]
    break;
 8001216:	e008      	b.n	800122a <LIS3MDL_MagReadXYZ+0xae>
  case LIS3MDL_MAG_FS_8_GA:
    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_8GA;
 8001218:	4b18      	ldr	r3, [pc, #96]	; (800127c <LIS3MDL_MagReadXYZ+0x100>)
 800121a:	61bb      	str	r3, [r7, #24]
    break;
 800121c:	e005      	b.n	800122a <LIS3MDL_MagReadXYZ+0xae>
  case LIS3MDL_MAG_FS_12_GA:
    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_12GA;
 800121e:	4b18      	ldr	r3, [pc, #96]	; (8001280 <LIS3MDL_MagReadXYZ+0x104>)
 8001220:	61bb      	str	r3, [r7, #24]
    break;
 8001222:	e002      	b.n	800122a <LIS3MDL_MagReadXYZ+0xae>
  case LIS3MDL_MAG_FS_16_GA:
    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_16GA;
 8001224:	4b17      	ldr	r3, [pc, #92]	; (8001284 <LIS3MDL_MagReadXYZ+0x108>)
 8001226:	61bb      	str	r3, [r7, #24]
    break;    
 8001228:	bf00      	nop
  }
  
  /* Obtain the mGauss value for the three axis */
  for(i=0; i<3; i++)
 800122a:	2300      	movs	r3, #0
 800122c:	77fb      	strb	r3, [r7, #31]
 800122e:	e01a      	b.n	8001266 <LIS3MDL_MagReadXYZ+0xea>
  {
    pData[i]=( int16_t )(pnRawData[i] * sensitivity);
 8001230:	7ffb      	ldrb	r3, [r7, #31]
 8001232:	005b      	lsls	r3, r3, #1
 8001234:	3320      	adds	r3, #32
 8001236:	443b      	add	r3, r7
 8001238:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 800123c:	ee07 3a90 	vmov	s15, r3
 8001240:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001244:	edd7 7a06 	vldr	s15, [r7, #24]
 8001248:	ee67 7a27 	vmul.f32	s15, s14, s15
 800124c:	7ffb      	ldrb	r3, [r7, #31]
 800124e:	005b      	lsls	r3, r3, #1
 8001250:	687a      	ldr	r2, [r7, #4]
 8001252:	4413      	add	r3, r2
 8001254:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001258:	ee17 2a90 	vmov	r2, s15
 800125c:	b212      	sxth	r2, r2
 800125e:	801a      	strh	r2, [r3, #0]
  for(i=0; i<3; i++)
 8001260:	7ffb      	ldrb	r3, [r7, #31]
 8001262:	3301      	adds	r3, #1
 8001264:	77fb      	strb	r3, [r7, #31]
 8001266:	7ffb      	ldrb	r3, [r7, #31]
 8001268:	2b02      	cmp	r3, #2
 800126a:	d9e1      	bls.n	8001230 <LIS3MDL_MagReadXYZ+0xb4>
  }
}
 800126c:	bf00      	nop
 800126e:	bf00      	nop
 8001270:	3720      	adds	r7, #32
 8001272:	46bd      	mov	sp, r7
 8001274:	bd80      	pop	{r7, pc}
 8001276:	bf00      	nop
 8001278:	3e0f5c29 	.word	0x3e0f5c29
 800127c:	3e947ae1 	.word	0x3e947ae1
 8001280:	3edc28f6 	.word	0x3edc28f6
 8001284:	3f147ae1 	.word	0x3f147ae1

08001288 <LPS22HB_P_Init>:
  */
/**
  * @brief  Set LPS22HB pressure sensor Initialization.
  */
void LPS22HB_P_Init(uint16_t DeviceAddr)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b082      	sub	sp, #8
 800128c:	af00      	add	r7, sp, #0
 800128e:	4603      	mov	r3, r0
 8001290:	80fb      	strh	r3, [r7, #6]
  LPS22HB_Init(DeviceAddr);
 8001292:	88fb      	ldrh	r3, [r7, #6]
 8001294:	4618      	mov	r0, r3
 8001296:	f000 f879 	bl	800138c <LPS22HB_Init>
}
 800129a:	bf00      	nop
 800129c:	3708      	adds	r7, #8
 800129e:	46bd      	mov	sp, r7
 80012a0:	bd80      	pop	{r7, pc}

080012a2 <LPS22HB_P_ReadID>:
/**
  * @brief  Read LPS22HB ID.
  * @retval ID 
  */
uint8_t LPS22HB_P_ReadID(uint16_t DeviceAddr)
{  
 80012a2:	b580      	push	{r7, lr}
 80012a4:	b084      	sub	sp, #16
 80012a6:	af00      	add	r7, sp, #0
 80012a8:	4603      	mov	r3, r0
 80012aa:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 80012ac:	2300      	movs	r3, #0
 80012ae:	73fb      	strb	r3, [r7, #15]

  /* IO interface initialization */
  SENSOR_IO_Init();  
 80012b0:	f000 fdd6 	bl	8001e60 <SENSOR_IO_Init>
  
  /* Read value at Who am I register address */
  ctrl = SENSOR_IO_Read(DeviceAddr, LPS22HB_WHO_AM_I_REG);
 80012b4:	88fb      	ldrh	r3, [r7, #6]
 80012b6:	b2db      	uxtb	r3, r3
 80012b8:	210f      	movs	r1, #15
 80012ba:	4618      	mov	r0, r3
 80012bc:	f000 fdf4 	bl	8001ea8 <SENSOR_IO_Read>
 80012c0:	4603      	mov	r3, r0
 80012c2:	73fb      	strb	r3, [r7, #15]
  
  return ctrl;
 80012c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80012c6:	4618      	mov	r0, r3
 80012c8:	3710      	adds	r7, #16
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bd80      	pop	{r7, pc}
	...

080012d0 <LPS22HB_P_ReadPressure>:
/**
  * @brief  Read pressure value of LPS22HB
  * @retval pressure value
  */
float LPS22HB_P_ReadPressure(uint16_t DeviceAddr)
{
 80012d0:	b590      	push	{r4, r7, lr}
 80012d2:	b087      	sub	sp, #28
 80012d4:	af00      	add	r7, sp, #0
 80012d6:	4603      	mov	r3, r0
 80012d8:	80fb      	strh	r3, [r7, #6]
  int32_t raw_press;
  uint8_t buffer[3];
  uint32_t tmp = 0;
 80012da:	2300      	movs	r3, #0
 80012dc:	617b      	str	r3, [r7, #20]
  uint8_t i;

  for(i = 0; i < 3; i++)
 80012de:	2300      	movs	r3, #0
 80012e0:	74fb      	strb	r3, [r7, #19]
 80012e2:	e013      	b.n	800130c <LPS22HB_P_ReadPressure+0x3c>
  {
    buffer[i] = SENSOR_IO_Read(DeviceAddr, (LPS22HB_PRESS_OUT_XL_REG + i));
 80012e4:	88fb      	ldrh	r3, [r7, #6]
 80012e6:	b2da      	uxtb	r2, r3
 80012e8:	7cfb      	ldrb	r3, [r7, #19]
 80012ea:	3328      	adds	r3, #40	; 0x28
 80012ec:	b2db      	uxtb	r3, r3
 80012ee:	7cfc      	ldrb	r4, [r7, #19]
 80012f0:	4619      	mov	r1, r3
 80012f2:	4610      	mov	r0, r2
 80012f4:	f000 fdd8 	bl	8001ea8 <SENSOR_IO_Read>
 80012f8:	4603      	mov	r3, r0
 80012fa:	461a      	mov	r2, r3
 80012fc:	f104 0318 	add.w	r3, r4, #24
 8001300:	443b      	add	r3, r7
 8001302:	f803 2c10 	strb.w	r2, [r3, #-16]
  for(i = 0; i < 3; i++)
 8001306:	7cfb      	ldrb	r3, [r7, #19]
 8001308:	3301      	adds	r3, #1
 800130a:	74fb      	strb	r3, [r7, #19]
 800130c:	7cfb      	ldrb	r3, [r7, #19]
 800130e:	2b02      	cmp	r3, #2
 8001310:	d9e8      	bls.n	80012e4 <LPS22HB_P_ReadPressure+0x14>
  }

  /* Build the raw data */
  for(i = 0; i < 3; i++)
 8001312:	2300      	movs	r3, #0
 8001314:	74fb      	strb	r3, [r7, #19]
 8001316:	e00f      	b.n	8001338 <LPS22HB_P_ReadPressure+0x68>
    tmp |= (((uint32_t)buffer[i]) << (8 * i));
 8001318:	7cfb      	ldrb	r3, [r7, #19]
 800131a:	3318      	adds	r3, #24
 800131c:	443b      	add	r3, r7
 800131e:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8001322:	461a      	mov	r2, r3
 8001324:	7cfb      	ldrb	r3, [r7, #19]
 8001326:	00db      	lsls	r3, r3, #3
 8001328:	fa02 f303 	lsl.w	r3, r2, r3
 800132c:	697a      	ldr	r2, [r7, #20]
 800132e:	4313      	orrs	r3, r2
 8001330:	617b      	str	r3, [r7, #20]
  for(i = 0; i < 3; i++)
 8001332:	7cfb      	ldrb	r3, [r7, #19]
 8001334:	3301      	adds	r3, #1
 8001336:	74fb      	strb	r3, [r7, #19]
 8001338:	7cfb      	ldrb	r3, [r7, #19]
 800133a:	2b02      	cmp	r3, #2
 800133c:	d9ec      	bls.n	8001318 <LPS22HB_P_ReadPressure+0x48>

  /* convert the 2's complement 24 bit to 2's complement 32 bit */
  if(tmp & 0x00800000)
 800133e:	697b      	ldr	r3, [r7, #20]
 8001340:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001344:	2b00      	cmp	r3, #0
 8001346:	d003      	beq.n	8001350 <LPS22HB_P_ReadPressure+0x80>
    tmp |= 0xFF000000;
 8001348:	697b      	ldr	r3, [r7, #20]
 800134a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800134e:	617b      	str	r3, [r7, #20]

  raw_press = ((int32_t)tmp);
 8001350:	697b      	ldr	r3, [r7, #20]
 8001352:	60fb      	str	r3, [r7, #12]

  raw_press = (raw_press * 100) / 4096;
 8001354:	68fb      	ldr	r3, [r7, #12]
 8001356:	2264      	movs	r2, #100	; 0x64
 8001358:	fb02 f303 	mul.w	r3, r2, r3
 800135c:	2b00      	cmp	r3, #0
 800135e:	da01      	bge.n	8001364 <LPS22HB_P_ReadPressure+0x94>
 8001360:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8001364:	131b      	asrs	r3, r3, #12
 8001366:	60fb      	str	r3, [r7, #12]

  return (float)((float)raw_press / 100.0f);
 8001368:	68fb      	ldr	r3, [r7, #12]
 800136a:	ee07 3a90 	vmov	s15, r3
 800136e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001372:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8001388 <LPS22HB_P_ReadPressure+0xb8>
 8001376:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800137a:	eef0 7a66 	vmov.f32	s15, s13
}
 800137e:	eeb0 0a67 	vmov.f32	s0, s15
 8001382:	371c      	adds	r7, #28
 8001384:	46bd      	mov	sp, r7
 8001386:	bd90      	pop	{r4, r7, pc}
 8001388:	42c80000 	.word	0x42c80000

0800138c <LPS22HB_Init>:
  * @brief  Set LPS22HB Initialization.
  * @param  DeviceAddr: I2C device address
  * @retval None
  */
static void LPS22HB_Init(uint16_t DeviceAddr)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b084      	sub	sp, #16
 8001390:	af00      	add	r7, sp, #0
 8001392:	4603      	mov	r3, r0
 8001394:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp;

  /* Set Power mode */
  tmp = SENSOR_IO_Read(DeviceAddr, LPS22HB_RES_CONF_REG);
 8001396:	88fb      	ldrh	r3, [r7, #6]
 8001398:	b2db      	uxtb	r3, r3
 800139a:	211a      	movs	r1, #26
 800139c:	4618      	mov	r0, r3
 800139e:	f000 fd83 	bl	8001ea8 <SENSOR_IO_Read>
 80013a2:	4603      	mov	r3, r0
 80013a4:	73fb      	strb	r3, [r7, #15]

  tmp &= ~LPS22HB_LCEN_MASK;
 80013a6:	7bfb      	ldrb	r3, [r7, #15]
 80013a8:	f023 0301 	bic.w	r3, r3, #1
 80013ac:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x01; /* Set low current mode */
 80013ae:	7bfb      	ldrb	r3, [r7, #15]
 80013b0:	f043 0301 	orr.w	r3, r3, #1
 80013b4:	73fb      	strb	r3, [r7, #15]

  SENSOR_IO_Write(DeviceAddr, LPS22HB_RES_CONF_REG, tmp);
 80013b6:	88fb      	ldrh	r3, [r7, #6]
 80013b8:	b2db      	uxtb	r3, r3
 80013ba:	7bfa      	ldrb	r2, [r7, #15]
 80013bc:	211a      	movs	r1, #26
 80013be:	4618      	mov	r0, r3
 80013c0:	f000 fd58 	bl	8001e74 <SENSOR_IO_Write>

  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, LPS22HB_CTRL_REG1);
 80013c4:	88fb      	ldrh	r3, [r7, #6]
 80013c6:	b2db      	uxtb	r3, r3
 80013c8:	2110      	movs	r1, #16
 80013ca:	4618      	mov	r0, r3
 80013cc:	f000 fd6c 	bl	8001ea8 <SENSOR_IO_Read>
 80013d0:	4603      	mov	r3, r0
 80013d2:	73fb      	strb	r3, [r7, #15]

  /* Set default ODR */
  tmp &= ~LPS22HB_ODR_MASK;
 80013d4:	7bfb      	ldrb	r3, [r7, #15]
 80013d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80013da:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x30; /* Set ODR to 25Hz */
 80013dc:	7bfb      	ldrb	r3, [r7, #15]
 80013de:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 80013e2:	73fb      	strb	r3, [r7, #15]

  /* Enable BDU */
  tmp &= ~LPS22HB_BDU_MASK;
 80013e4:	7bfb      	ldrb	r3, [r7, #15]
 80013e6:	f023 0302 	bic.w	r3, r3, #2
 80013ea:	73fb      	strb	r3, [r7, #15]
  tmp |= ((uint8_t)0x02);
 80013ec:	7bfb      	ldrb	r3, [r7, #15]
 80013ee:	f043 0302 	orr.w	r3, r3, #2
 80013f2:	73fb      	strb	r3, [r7, #15]

  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, LPS22HB_CTRL_REG1, tmp);
 80013f4:	88fb      	ldrh	r3, [r7, #6]
 80013f6:	b2db      	uxtb	r3, r3
 80013f8:	7bfa      	ldrb	r2, [r7, #15]
 80013fa:	2110      	movs	r1, #16
 80013fc:	4618      	mov	r0, r3
 80013fe:	f000 fd39 	bl	8001e74 <SENSOR_IO_Write>
}  
 8001402:	bf00      	nop
 8001404:	3710      	adds	r7, #16
 8001406:	46bd      	mov	sp, r7
 8001408:	bd80      	pop	{r7, pc}

0800140a <LSM6DSL_GyroInit>:
  * @brief  Set LSM6DSL Gyroscope Initialization.
  * @param  InitStruct: pointer to a LSM6DSL_InitTypeDef structure 
  *         that contains the configuration setting for the LSM6DSL.
  */
void LSM6DSL_GyroInit(uint16_t InitStruct)
{  
 800140a:	b580      	push	{r7, lr}
 800140c:	b084      	sub	sp, #16
 800140e:	af00      	add	r7, sp, #0
 8001410:	4603      	mov	r3, r0
 8001412:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8001414:	2300      	movs	r3, #0
 8001416:	73fb      	strb	r3, [r7, #15]
  uint8_t tmp;

  /* Read CTRL2_G */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G);
 8001418:	2111      	movs	r1, #17
 800141a:	20d4      	movs	r0, #212	; 0xd4
 800141c:	f000 fd44 	bl	8001ea8 <SENSOR_IO_Read>
 8001420:	4603      	mov	r3, r0
 8001422:	73bb      	strb	r3, [r7, #14]

  /* Write value to GYRO MEMS CTRL2_G register: FS and Data Rate */
  ctrl = (uint8_t) InitStruct;
 8001424:	88fb      	ldrh	r3, [r7, #6]
 8001426:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0xFC);
 8001428:	7bbb      	ldrb	r3, [r7, #14]
 800142a:	f003 0303 	and.w	r3, r3, #3
 800142e:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl;
 8001430:	7bba      	ldrb	r2, [r7, #14]
 8001432:	7bfb      	ldrb	r3, [r7, #15]
 8001434:	4313      	orrs	r3, r2
 8001436:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G, tmp);
 8001438:	7bbb      	ldrb	r3, [r7, #14]
 800143a:	461a      	mov	r2, r3
 800143c:	2111      	movs	r1, #17
 800143e:	20d4      	movs	r0, #212	; 0xd4
 8001440:	f000 fd18 	bl	8001e74 <SENSOR_IO_Write>

  /* Read CTRL3_C */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C);
 8001444:	2112      	movs	r1, #18
 8001446:	20d4      	movs	r0, #212	; 0xd4
 8001448:	f000 fd2e 	bl	8001ea8 <SENSOR_IO_Read>
 800144c:	4603      	mov	r3, r0
 800144e:	73bb      	strb	r3, [r7, #14]

  /* Write value to GYRO MEMS CTRL3_C register: BDU and Auto-increment */
  ctrl = ((uint8_t) (InitStruct >> 8));
 8001450:	88fb      	ldrh	r3, [r7, #6]
 8001452:	0a1b      	lsrs	r3, r3, #8
 8001454:	b29b      	uxth	r3, r3
 8001456:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0x44);
 8001458:	7bbb      	ldrb	r3, [r7, #14]
 800145a:	f023 0344 	bic.w	r3, r3, #68	; 0x44
 800145e:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl; 
 8001460:	7bba      	ldrb	r2, [r7, #14]
 8001462:	7bfb      	ldrb	r3, [r7, #15]
 8001464:	4313      	orrs	r3, r2
 8001466:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C, tmp);
 8001468:	7bbb      	ldrb	r3, [r7, #14]
 800146a:	461a      	mov	r2, r3
 800146c:	2112      	movs	r1, #18
 800146e:	20d4      	movs	r0, #212	; 0xd4
 8001470:	f000 fd00 	bl	8001e74 <SENSOR_IO_Write>
}
 8001474:	bf00      	nop
 8001476:	3710      	adds	r7, #16
 8001478:	46bd      	mov	sp, r7
 800147a:	bd80      	pop	{r7, pc}

0800147c <LSM6DSL_GyroDeInit>:

/**
  * @brief LSM6DSL Gyroscope De-initialization
  */
void LSM6DSL_GyroDeInit(void)
{
 800147c:	b580      	push	{r7, lr}
 800147e:	b082      	sub	sp, #8
 8001480:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 8001482:	2300      	movs	r3, #0
 8001484:	71fb      	strb	r3, [r7, #7]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G);
 8001486:	2111      	movs	r1, #17
 8001488:	20d4      	movs	r0, #212	; 0xd4
 800148a:	f000 fd0d 	bl	8001ea8 <SENSOR_IO_Read>
 800148e:	4603      	mov	r3, r0
 8001490:	71fb      	strb	r3, [r7, #7]

  /* Clear ODR bits */
  ctrl &= ~(LSM6DSL_ODR_BITPOSITION);
 8001492:	79fb      	ldrb	r3, [r7, #7]
 8001494:	f003 030f 	and.w	r3, r3, #15
 8001498:	71fb      	strb	r3, [r7, #7]

  /* Set Power down */
  ctrl |= LSM6DSL_ODR_POWER_DOWN;
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G, ctrl);
 800149a:	79fb      	ldrb	r3, [r7, #7]
 800149c:	461a      	mov	r2, r3
 800149e:	2111      	movs	r1, #17
 80014a0:	20d4      	movs	r0, #212	; 0xd4
 80014a2:	f000 fce7 	bl	8001e74 <SENSOR_IO_Write>
}
 80014a6:	bf00      	nop
 80014a8:	3708      	adds	r7, #8
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bd80      	pop	{r7, pc}

080014ae <LSM6DSL_GyroReadID>:
/**
  * @brief  Read ID address of LSM6DSL
  * @retval ID 
  */
uint8_t LSM6DSL_GyroReadID(void)
{
 80014ae:	b580      	push	{r7, lr}
 80014b0:	af00      	add	r7, sp, #0
  /* IO interface initialization */
  SENSOR_IO_Init();  
 80014b2:	f000 fcd5 	bl	8001e60 <SENSOR_IO_Init>
  /* Read value at Who am I register address */
  return SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_WHO_AM_I_REG);
 80014b6:	210f      	movs	r1, #15
 80014b8:	20d4      	movs	r0, #212	; 0xd4
 80014ba:	f000 fcf5 	bl	8001ea8 <SENSOR_IO_Read>
 80014be:	4603      	mov	r3, r0
}
 80014c0:	4618      	mov	r0, r3
 80014c2:	bd80      	pop	{r7, pc}

080014c4 <LSM6DSL_GyroLowPower>:
/**
  * @brief Set/Unset LSM6DSL Gyroscope in low power mode
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled 
  */
void LSM6DSL_GyroLowPower(uint16_t status)
{  
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b084      	sub	sp, #16
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	4603      	mov	r3, r0
 80014cc:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 80014ce:	2300      	movs	r3, #0
 80014d0:	73fb      	strb	r3, [r7, #15]
  
  /* Read CTRL7_G value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL7_G);
 80014d2:	2116      	movs	r1, #22
 80014d4:	20d4      	movs	r0, #212	; 0xd4
 80014d6:	f000 fce7 	bl	8001ea8 <SENSOR_IO_Read>
 80014da:	4603      	mov	r3, r0
 80014dc:	73fb      	strb	r3, [r7, #15]

  /* Clear Low Power Mode bit */
  ctrl &= ~(0x80);
 80014de:	7bfb      	ldrb	r3, [r7, #15]
 80014e0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80014e4:	73fb      	strb	r3, [r7, #15]

  /* Set Low Power Mode */
  if(status)
 80014e6:	88fb      	ldrh	r3, [r7, #6]
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d003      	beq.n	80014f4 <LSM6DSL_GyroLowPower+0x30>
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_G_ENABLED;
 80014ec:	7bfb      	ldrb	r3, [r7, #15]
 80014ee:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80014f2:	73fb      	strb	r3, [r7, #15]
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_G_DISABLED;
  }
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL7_G, ctrl);
 80014f4:	7bfb      	ldrb	r3, [r7, #15]
 80014f6:	461a      	mov	r2, r3
 80014f8:	2116      	movs	r1, #22
 80014fa:	20d4      	movs	r0, #212	; 0xd4
 80014fc:	f000 fcba 	bl	8001e74 <SENSOR_IO_Write>
}
 8001500:	bf00      	nop
 8001502:	3710      	adds	r7, #16
 8001504:	46bd      	mov	sp, r7
 8001506:	bd80      	pop	{r7, pc}

08001508 <LSM6DSL_GyroReadXYZAngRate>:
/**
* @brief  Calculate the LSM6DSL angular data.
* @param  pfData: Data out pointer
*/
void LSM6DSL_GyroReadXYZAngRate(float *pfData)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	b088      	sub	sp, #32
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
  int16_t pnRawData[3];
  uint8_t ctrlg= 0;
 8001510:	2300      	movs	r3, #0
 8001512:	75fb      	strb	r3, [r7, #23]
  uint8_t buffer[6];
  uint8_t i = 0;
 8001514:	2300      	movs	r3, #0
 8001516:	77fb      	strb	r3, [r7, #31]
  float sensitivity = 0;
 8001518:	f04f 0300 	mov.w	r3, #0
 800151c:	61bb      	str	r3, [r7, #24]
  
  /* Read the gyro control register content */
  ctrlg = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL2_G);
 800151e:	2111      	movs	r1, #17
 8001520:	20d4      	movs	r0, #212	; 0xd4
 8001522:	f000 fcc1 	bl	8001ea8 <SENSOR_IO_Read>
 8001526:	4603      	mov	r3, r0
 8001528:	75fb      	strb	r3, [r7, #23]
  
  /* Read output register X, Y & Z acceleration */
  SENSOR_IO_ReadMultiple(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_OUTX_L_G, buffer, 6);
 800152a:	f107 0208 	add.w	r2, r7, #8
 800152e:	2306      	movs	r3, #6
 8001530:	2122      	movs	r1, #34	; 0x22
 8001532:	20d4      	movs	r0, #212	; 0xd4
 8001534:	f000 fcd6 	bl	8001ee4 <SENSOR_IO_ReadMultiple>
  
  for(i=0; i<3; i++)
 8001538:	2300      	movs	r3, #0
 800153a:	77fb      	strb	r3, [r7, #31]
 800153c:	e01c      	b.n	8001578 <LSM6DSL_GyroReadXYZAngRate+0x70>
  {
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 800153e:	7ffb      	ldrb	r3, [r7, #31]
 8001540:	005b      	lsls	r3, r3, #1
 8001542:	3301      	adds	r3, #1
 8001544:	3320      	adds	r3, #32
 8001546:	443b      	add	r3, r7
 8001548:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 800154c:	b29b      	uxth	r3, r3
 800154e:	021b      	lsls	r3, r3, #8
 8001550:	b29a      	uxth	r2, r3
 8001552:	7ffb      	ldrb	r3, [r7, #31]
 8001554:	005b      	lsls	r3, r3, #1
 8001556:	3320      	adds	r3, #32
 8001558:	443b      	add	r3, r7
 800155a:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 800155e:	b29b      	uxth	r3, r3
 8001560:	4413      	add	r3, r2
 8001562:	b29a      	uxth	r2, r3
 8001564:	7ffb      	ldrb	r3, [r7, #31]
 8001566:	b212      	sxth	r2, r2
 8001568:	005b      	lsls	r3, r3, #1
 800156a:	3320      	adds	r3, #32
 800156c:	443b      	add	r3, r7
 800156e:	f823 2c10 	strh.w	r2, [r3, #-16]
  for(i=0; i<3; i++)
 8001572:	7ffb      	ldrb	r3, [r7, #31]
 8001574:	3301      	adds	r3, #1
 8001576:	77fb      	strb	r3, [r7, #31]
 8001578:	7ffb      	ldrb	r3, [r7, #31]
 800157a:	2b02      	cmp	r3, #2
 800157c:	d9df      	bls.n	800153e <LSM6DSL_GyroReadXYZAngRate+0x36>
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL2_G */
  switch(ctrlg & 0x0C)
 800157e:	7dfb      	ldrb	r3, [r7, #23]
 8001580:	f003 030c 	and.w	r3, r3, #12
 8001584:	2b0c      	cmp	r3, #12
 8001586:	d829      	bhi.n	80015dc <LSM6DSL_GyroReadXYZAngRate+0xd4>
 8001588:	a201      	add	r2, pc, #4	; (adr r2, 8001590 <LSM6DSL_GyroReadXYZAngRate+0x88>)
 800158a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800158e:	bf00      	nop
 8001590:	080015c5 	.word	0x080015c5
 8001594:	080015dd 	.word	0x080015dd
 8001598:	080015dd 	.word	0x080015dd
 800159c:	080015dd 	.word	0x080015dd
 80015a0:	080015cb 	.word	0x080015cb
 80015a4:	080015dd 	.word	0x080015dd
 80015a8:	080015dd 	.word	0x080015dd
 80015ac:	080015dd 	.word	0x080015dd
 80015b0:	080015d1 	.word	0x080015d1
 80015b4:	080015dd 	.word	0x080015dd
 80015b8:	080015dd 	.word	0x080015dd
 80015bc:	080015dd 	.word	0x080015dd
 80015c0:	080015d7 	.word	0x080015d7
  {
  case LSM6DSL_GYRO_FS_245:
    sensitivity = LSM6DSL_GYRO_SENSITIVITY_245DPS;
 80015c4:	4b16      	ldr	r3, [pc, #88]	; (8001620 <LSM6DSL_GyroReadXYZAngRate+0x118>)
 80015c6:	61bb      	str	r3, [r7, #24]
    break;
 80015c8:	e008      	b.n	80015dc <LSM6DSL_GyroReadXYZAngRate+0xd4>
  case LSM6DSL_GYRO_FS_500:
    sensitivity = LSM6DSL_GYRO_SENSITIVITY_500DPS;
 80015ca:	4b16      	ldr	r3, [pc, #88]	; (8001624 <LSM6DSL_GyroReadXYZAngRate+0x11c>)
 80015cc:	61bb      	str	r3, [r7, #24]
    break;
 80015ce:	e005      	b.n	80015dc <LSM6DSL_GyroReadXYZAngRate+0xd4>
  case LSM6DSL_GYRO_FS_1000:
    sensitivity = LSM6DSL_GYRO_SENSITIVITY_1000DPS;
 80015d0:	4b15      	ldr	r3, [pc, #84]	; (8001628 <LSM6DSL_GyroReadXYZAngRate+0x120>)
 80015d2:	61bb      	str	r3, [r7, #24]
    break;
 80015d4:	e002      	b.n	80015dc <LSM6DSL_GyroReadXYZAngRate+0xd4>
  case LSM6DSL_GYRO_FS_2000:
    sensitivity = LSM6DSL_GYRO_SENSITIVITY_2000DPS;
 80015d6:	4b15      	ldr	r3, [pc, #84]	; (800162c <LSM6DSL_GyroReadXYZAngRate+0x124>)
 80015d8:	61bb      	str	r3, [r7, #24]
    break;    
 80015da:	bf00      	nop
  }
  
  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
 80015dc:	2300      	movs	r3, #0
 80015de:	77fb      	strb	r3, [r7, #31]
 80015e0:	e016      	b.n	8001610 <LSM6DSL_GyroReadXYZAngRate+0x108>
  {
    pfData[i]=( float )(pnRawData[i] * sensitivity);
 80015e2:	7ffb      	ldrb	r3, [r7, #31]
 80015e4:	005b      	lsls	r3, r3, #1
 80015e6:	3320      	adds	r3, #32
 80015e8:	443b      	add	r3, r7
 80015ea:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 80015ee:	ee07 3a90 	vmov	s15, r3
 80015f2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80015f6:	7ffb      	ldrb	r3, [r7, #31]
 80015f8:	009b      	lsls	r3, r3, #2
 80015fa:	687a      	ldr	r2, [r7, #4]
 80015fc:	4413      	add	r3, r2
 80015fe:	edd7 7a06 	vldr	s15, [r7, #24]
 8001602:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001606:	edc3 7a00 	vstr	s15, [r3]
  for(i=0; i<3; i++)
 800160a:	7ffb      	ldrb	r3, [r7, #31]
 800160c:	3301      	adds	r3, #1
 800160e:	77fb      	strb	r3, [r7, #31]
 8001610:	7ffb      	ldrb	r3, [r7, #31]
 8001612:	2b02      	cmp	r3, #2
 8001614:	d9e5      	bls.n	80015e2 <LSM6DSL_GyroReadXYZAngRate+0xda>
  }
}
 8001616:	bf00      	nop
 8001618:	bf00      	nop
 800161a:	3720      	adds	r7, #32
 800161c:	46bd      	mov	sp, r7
 800161e:	bd80      	pop	{r7, pc}
 8001620:	410c0000 	.word	0x410c0000
 8001624:	418c0000 	.word	0x418c0000
 8001628:	420c0000 	.word	0x420c0000
 800162c:	428c0000 	.word	0x428c0000

08001630 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001630:	b480      	push	{r7}
 8001632:	b085      	sub	sp, #20
 8001634:	af00      	add	r7, sp, #0
 8001636:	60f8      	str	r0, [r7, #12]
 8001638:	60b9      	str	r1, [r7, #8]
 800163a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	4a07      	ldr	r2, [pc, #28]	; (800165c <vApplicationGetIdleTaskMemory+0x2c>)
 8001640:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8001642:	68bb      	ldr	r3, [r7, #8]
 8001644:	4a06      	ldr	r2, [pc, #24]	; (8001660 <vApplicationGetIdleTaskMemory+0x30>)
 8001646:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	2280      	movs	r2, #128	; 0x80
 800164c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800164e:	bf00      	nop
 8001650:	3714      	adds	r7, #20
 8001652:	46bd      	mov	sp, r7
 8001654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001658:	4770      	bx	lr
 800165a:	bf00      	nop
 800165c:	2000027c 	.word	0x2000027c
 8001660:	200002d0 	.word	0x200002d0

08001664 <ReadSensorValues>:
//	}
//	if(currentSensor%4==0) currentSensor = 0;
//}

void ReadSensorValues(int sensorIndex)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b082      	sub	sp, #8
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
  switch (sensorIndex)
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	2b03      	cmp	r3, #3
 8001670:	d822      	bhi.n	80016b8 <ReadSensorValues+0x54>
 8001672:	a201      	add	r2, pc, #4	; (adr r2, 8001678 <ReadSensorValues+0x14>)
 8001674:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001678:	08001689 	.word	0x08001689
 800167c:	08001699 	.word	0x08001699
 8001680:	080016a1 	.word	0x080016a1
 8001684:	080016a9 	.word	0x080016a9
  {
    case 0: // Display humidity from HTS221
      humidity = BSP_HSENSOR_ReadHumidity();
 8001688:	f000 fcc4 	bl	8002014 <BSP_HSENSOR_ReadHumidity>
 800168c:	eef0 7a40 	vmov.f32	s15, s0
 8001690:	4b0c      	ldr	r3, [pc, #48]	; (80016c4 <ReadSensorValues+0x60>)
 8001692:	edc3 7a00 	vstr	s15, [r3]
//      printf("Humidity: %.2f %%\r\n", humidity);
      break;
 8001696:	e010      	b.n	80016ba <ReadSensorValues+0x56>

    case 1: // Display magnetic field (X-axis) from LIS3MDL
      BSP_MAGNETO_GetXYZ(magnetometer);
 8001698:	480b      	ldr	r0, [pc, #44]	; (80016c8 <ReadSensorValues+0x64>)
 800169a:	f000 fcf5 	bl	8002088 <BSP_MAGNETO_GetXYZ>
//      printf("Magnetometer X: %.2f mG\r\n", magnetometer[0]);
      break;
 800169e:	e00c      	b.n	80016ba <ReadSensorValues+0x56>

    case 2: // Display gyroscope (X-axis) from LSM6DSL
      BSP_GYRO_GetXYZ(gyroscope);
 80016a0:	480a      	ldr	r0, [pc, #40]	; (80016cc <ReadSensorValues+0x68>)
 80016a2:	f000 fc7f 	bl	8001fa4 <BSP_GYRO_GetXYZ>
//      printf("Gyroscope X: %.2f dps\r\n", gyroscope[0]);
      break;
 80016a6:	e008      	b.n	80016ba <ReadSensorValues+0x56>

    case 3: // Display pressure from LPS22HB
      pressure = BSP_PSENSOR_ReadPressure();
 80016a8:	f000 fd26 	bl	80020f8 <BSP_PSENSOR_ReadPressure>
 80016ac:	eef0 7a40 	vmov.f32	s15, s0
 80016b0:	4b07      	ldr	r3, [pc, #28]	; (80016d0 <ReadSensorValues+0x6c>)
 80016b2:	edc3 7a00 	vstr	s15, [r3]
//      printf("Pressure: %.2f hPa\r\n", pressure);
      break;
 80016b6:	e000      	b.n	80016ba <ReadSensorValues+0x56>

    default:
      break;
 80016b8:	bf00      	nop
  }
}
 80016ba:	bf00      	nop
 80016bc:	3708      	adds	r7, #8
 80016be:	46bd      	mov	sp, r7
 80016c0:	bd80      	pop	{r7, pc}
 80016c2:	bf00      	nop
 80016c4:	20000620 	.word	0x20000620
 80016c8:	20000624 	.word	0x20000624
 80016cc:	20000630 	.word	0x20000630
 80016d0:	2000063c 	.word	0x2000063c

080016d4 <PrintSensorValues>:
void PrintSensorValues(int sensorIndex)
{
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b082      	sub	sp, #8
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
  switch (sensorIndex)
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	2b03      	cmp	r3, #3
 80016e0:	d836      	bhi.n	8001750 <PrintSensorValues+0x7c>
 80016e2:	a201      	add	r2, pc, #4	; (adr r2, 80016e8 <PrintSensorValues+0x14>)
 80016e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016e8:	080016f9 	.word	0x080016f9
 80016ec:	0800170f 	.word	0x0800170f
 80016f0:	08001725 	.word	0x08001725
 80016f4:	0800173b 	.word	0x0800173b
  {
    case 0: // Display humidity from HTS221
//      humidity = BSP_HSENSOR_ReadHumidity();
      printf("Humidity: %.2f %%\r\n", humidity);
 80016f8:	4b18      	ldr	r3, [pc, #96]	; (800175c <PrintSensorValues+0x88>)
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	4618      	mov	r0, r3
 80016fe:	f7fe ff3b 	bl	8000578 <__aeabi_f2d>
 8001702:	4602      	mov	r2, r0
 8001704:	460b      	mov	r3, r1
 8001706:	4816      	ldr	r0, [pc, #88]	; (8001760 <PrintSensorValues+0x8c>)
 8001708:	f007 f8a2 	bl	8008850 <iprintf>
      break;
 800170c:	e021      	b.n	8001752 <PrintSensorValues+0x7e>

    case 1: // Display magnetic field (X-axis) from LIS3MDL
//      BSP_MAGNETO_GetXYZ(magnetometer);
      printf("Magnetometer X: %.2f mG\r\n", magnetometer[0]);
 800170e:	4b15      	ldr	r3, [pc, #84]	; (8001764 <PrintSensorValues+0x90>)
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	4618      	mov	r0, r3
 8001714:	f7fe ff30 	bl	8000578 <__aeabi_f2d>
 8001718:	4602      	mov	r2, r0
 800171a:	460b      	mov	r3, r1
 800171c:	4812      	ldr	r0, [pc, #72]	; (8001768 <PrintSensorValues+0x94>)
 800171e:	f007 f897 	bl	8008850 <iprintf>
      break;
 8001722:	e016      	b.n	8001752 <PrintSensorValues+0x7e>

    case 2: // Display gyroscope (X-axis) from LSM6DSL
//      BSP_GYRO_GetXYZ(gyroscope);
      printf("Gyroscope X: %.2f dps\r\n", gyroscope[0]);
 8001724:	4b11      	ldr	r3, [pc, #68]	; (800176c <PrintSensorValues+0x98>)
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	4618      	mov	r0, r3
 800172a:	f7fe ff25 	bl	8000578 <__aeabi_f2d>
 800172e:	4602      	mov	r2, r0
 8001730:	460b      	mov	r3, r1
 8001732:	480f      	ldr	r0, [pc, #60]	; (8001770 <PrintSensorValues+0x9c>)
 8001734:	f007 f88c 	bl	8008850 <iprintf>
      break;
 8001738:	e00b      	b.n	8001752 <PrintSensorValues+0x7e>

    case 3: // Display pressure from LPS22HB
//      pressure = BSP_PSENSOR_ReadPressure();
      printf("Pressure: %.2f hPa\r\n", pressure);
 800173a:	4b0e      	ldr	r3, [pc, #56]	; (8001774 <PrintSensorValues+0xa0>)
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	4618      	mov	r0, r3
 8001740:	f7fe ff1a 	bl	8000578 <__aeabi_f2d>
 8001744:	4602      	mov	r2, r0
 8001746:	460b      	mov	r3, r1
 8001748:	480b      	ldr	r0, [pc, #44]	; (8001778 <PrintSensorValues+0xa4>)
 800174a:	f007 f881 	bl	8008850 <iprintf>
      break;
 800174e:	e000      	b.n	8001752 <PrintSensorValues+0x7e>

    default:
      break;
 8001750:	bf00      	nop
  }
}
 8001752:	bf00      	nop
 8001754:	3708      	adds	r7, #8
 8001756:	46bd      	mov	sp, r7
 8001758:	bd80      	pop	{r7, pc}
 800175a:	bf00      	nop
 800175c:	20000620 	.word	0x20000620
 8001760:	0800a9fc 	.word	0x0800a9fc
 8001764:	20000624 	.word	0x20000624
 8001768:	0800aa10 	.word	0x0800aa10
 800176c:	20000630 	.word	0x20000630
 8001770:	0800aa2c 	.word	0x0800aa2c
 8001774:	2000063c 	.word	0x2000063c
 8001778:	0800aa44 	.word	0x0800aa44

0800177c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800177c:	b5b0      	push	{r4, r5, r7, lr}
 800177e:	b096      	sub	sp, #88	; 0x58
 8001780:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001782:	f000 ff9c 	bl	80026be <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001786:	f000 f857 	bl	8001838 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800178a:	f000 f981 	bl	8001a90 <MX_GPIO_Init>
  MX_I2C1_Init();
 800178e:	f000 f8a5 	bl	80018dc <MX_I2C1_Init>
  MX_UART4_Init();
 8001792:	f000 f931 	bl	80019f8 <MX_UART4_Init>
  MX_TIM2_Init();
 8001796:	f000 f8e1 	bl	800195c <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  BSP_HSENSOR_Init(); // Initialize HTS221 (humidity sensor)
 800179a:	f000 fc1b 	bl	8001fd4 <BSP_HSENSOR_Init>
  BSP_MAGNETO_Init(); // Initialize LIS3MDL (magnetometer)
 800179e:	f000 fc47 	bl	8002030 <BSP_MAGNETO_Init>
  BSP_GYRO_Init();    // Initialize LSM6DSL (gyroscope)
 80017a2:	f000 fbbd 	bl	8001f20 <BSP_GYRO_Init>
  BSP_PSENSOR_Init(); // Initialize LPS22HB (pressure sensor)
 80017a6:	f000 fc87 	bl	80020b8 <BSP_PSENSOR_Init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80017aa:	4b1d      	ldr	r3, [pc, #116]	; (8001820 <main+0xa4>)
 80017ac:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 80017b0:	461d      	mov	r5, r3
 80017b2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80017b4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80017b6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80017ba:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80017be:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80017c2:	2100      	movs	r1, #0
 80017c4:	4618      	mov	r0, r3
 80017c6:	f005 f96c 	bl	8006aa2 <osThreadCreate>
 80017ca:	4603      	mov	r3, r0
 80017cc:	4a15      	ldr	r2, [pc, #84]	; (8001824 <main+0xa8>)
 80017ce:	6013      	str	r3, [r2, #0]

  /* definition and creation of myTask02 */
  osThreadDef(myTask02, StartTask02, osPriorityIdle, 0, 128);
 80017d0:	4b15      	ldr	r3, [pc, #84]	; (8001828 <main+0xac>)
 80017d2:	f107 0420 	add.w	r4, r7, #32
 80017d6:	461d      	mov	r5, r3
 80017d8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80017da:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80017dc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80017e0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask02Handle = osThreadCreate(osThread(myTask02), NULL);
 80017e4:	f107 0320 	add.w	r3, r7, #32
 80017e8:	2100      	movs	r1, #0
 80017ea:	4618      	mov	r0, r3
 80017ec:	f005 f959 	bl	8006aa2 <osThreadCreate>
 80017f0:	4603      	mov	r3, r0
 80017f2:	4a0e      	ldr	r2, [pc, #56]	; (800182c <main+0xb0>)
 80017f4:	6013      	str	r3, [r2, #0]

  /* definition and creation of myTask03 */
  osThreadDef(myTask03, StartTask03, osPriorityIdle, 0, 128);
 80017f6:	4b0e      	ldr	r3, [pc, #56]	; (8001830 <main+0xb4>)
 80017f8:	1d3c      	adds	r4, r7, #4
 80017fa:	461d      	mov	r5, r3
 80017fc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80017fe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001800:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001804:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myTask03Handle = osThreadCreate(osThread(myTask03), NULL);
 8001808:	1d3b      	adds	r3, r7, #4
 800180a:	2100      	movs	r1, #0
 800180c:	4618      	mov	r0, r3
 800180e:	f005 f948 	bl	8006aa2 <osThreadCreate>
 8001812:	4603      	mov	r3, r0
 8001814:	4a07      	ldr	r2, [pc, #28]	; (8001834 <main+0xb8>)
 8001816:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8001818:	f005 f93c 	bl	8006a94 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800181c:	e7fe      	b.n	800181c <main+0xa0>
 800181e:	bf00      	nop
 8001820:	0800aa5c 	.word	0x0800aa5c
 8001824:	20000600 	.word	0x20000600
 8001828:	0800aa78 	.word	0x0800aa78
 800182c:	20000604 	.word	0x20000604
 8001830:	0800aa94 	.word	0x0800aa94
 8001834:	20000608 	.word	0x20000608

08001838 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b096      	sub	sp, #88	; 0x58
 800183c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800183e:	f107 0314 	add.w	r3, r7, #20
 8001842:	2244      	movs	r2, #68	; 0x44
 8001844:	2100      	movs	r1, #0
 8001846:	4618      	mov	r0, r3
 8001848:	f006 fb90 	bl	8007f6c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800184c:	463b      	mov	r3, r7
 800184e:	2200      	movs	r2, #0
 8001850:	601a      	str	r2, [r3, #0]
 8001852:	605a      	str	r2, [r3, #4]
 8001854:	609a      	str	r2, [r3, #8]
 8001856:	60da      	str	r2, [r3, #12]
 8001858:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 800185a:	2000      	movs	r0, #0
 800185c:	f002 f986 	bl	8003b6c <HAL_PWREx_ControlVoltageScaling>
 8001860:	4603      	mov	r3, r0
 8001862:	2b00      	cmp	r3, #0
 8001864:	d001      	beq.n	800186a <SystemClock_Config+0x32>
  {
    Error_Handler();
 8001866:	f000 fa05 	bl	8001c74 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800186a:	2310      	movs	r3, #16
 800186c:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800186e:	2301      	movs	r3, #1
 8001870:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001872:	2300      	movs	r3, #0
 8001874:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001876:	2360      	movs	r3, #96	; 0x60
 8001878:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800187a:	2302      	movs	r3, #2
 800187c:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800187e:	2301      	movs	r3, #1
 8001880:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001882:	2301      	movs	r3, #1
 8001884:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 8001886:	233c      	movs	r3, #60	; 0x3c
 8001888:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800188a:	2302      	movs	r3, #2
 800188c:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800188e:	2302      	movs	r3, #2
 8001890:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001892:	2302      	movs	r3, #2
 8001894:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001896:	f107 0314 	add.w	r3, r7, #20
 800189a:	4618      	mov	r0, r3
 800189c:	f002 fa0a 	bl	8003cb4 <HAL_RCC_OscConfig>
 80018a0:	4603      	mov	r3, r0
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d001      	beq.n	80018aa <SystemClock_Config+0x72>
  {
    Error_Handler();
 80018a6:	f000 f9e5 	bl	8001c74 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018aa:	230f      	movs	r3, #15
 80018ac:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018ae:	2303      	movs	r3, #3
 80018b0:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018b2:	2300      	movs	r3, #0
 80018b4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80018b6:	2300      	movs	r3, #0
 80018b8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80018ba:	2300      	movs	r3, #0
 80018bc:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80018be:	463b      	mov	r3, r7
 80018c0:	2105      	movs	r1, #5
 80018c2:	4618      	mov	r0, r3
 80018c4:	f002 fe10 	bl	80044e8 <HAL_RCC_ClockConfig>
 80018c8:	4603      	mov	r3, r0
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d001      	beq.n	80018d2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80018ce:	f000 f9d1 	bl	8001c74 <Error_Handler>
  }
}
 80018d2:	bf00      	nop
 80018d4:	3758      	adds	r7, #88	; 0x58
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bd80      	pop	{r7, pc}
	...

080018dc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80018e0:	4b1b      	ldr	r3, [pc, #108]	; (8001950 <MX_I2C1_Init+0x74>)
 80018e2:	4a1c      	ldr	r2, [pc, #112]	; (8001954 <MX_I2C1_Init+0x78>)
 80018e4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x307075B1;
 80018e6:	4b1a      	ldr	r3, [pc, #104]	; (8001950 <MX_I2C1_Init+0x74>)
 80018e8:	4a1b      	ldr	r2, [pc, #108]	; (8001958 <MX_I2C1_Init+0x7c>)
 80018ea:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80018ec:	4b18      	ldr	r3, [pc, #96]	; (8001950 <MX_I2C1_Init+0x74>)
 80018ee:	2200      	movs	r2, #0
 80018f0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80018f2:	4b17      	ldr	r3, [pc, #92]	; (8001950 <MX_I2C1_Init+0x74>)
 80018f4:	2201      	movs	r2, #1
 80018f6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80018f8:	4b15      	ldr	r3, [pc, #84]	; (8001950 <MX_I2C1_Init+0x74>)
 80018fa:	2200      	movs	r2, #0
 80018fc:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80018fe:	4b14      	ldr	r3, [pc, #80]	; (8001950 <MX_I2C1_Init+0x74>)
 8001900:	2200      	movs	r2, #0
 8001902:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001904:	4b12      	ldr	r3, [pc, #72]	; (8001950 <MX_I2C1_Init+0x74>)
 8001906:	2200      	movs	r2, #0
 8001908:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800190a:	4b11      	ldr	r3, [pc, #68]	; (8001950 <MX_I2C1_Init+0x74>)
 800190c:	2200      	movs	r2, #0
 800190e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001910:	4b0f      	ldr	r3, [pc, #60]	; (8001950 <MX_I2C1_Init+0x74>)
 8001912:	2200      	movs	r2, #0
 8001914:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001916:	480e      	ldr	r0, [pc, #56]	; (8001950 <MX_I2C1_Init+0x74>)
 8001918:	f001 fadd 	bl	8002ed6 <HAL_I2C_Init>
 800191c:	4603      	mov	r3, r0
 800191e:	2b00      	cmp	r3, #0
 8001920:	d001      	beq.n	8001926 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001922:	f000 f9a7 	bl	8001c74 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001926:	2100      	movs	r1, #0
 8001928:	4809      	ldr	r0, [pc, #36]	; (8001950 <MX_I2C1_Init+0x74>)
 800192a:	f002 f867 	bl	80039fc <HAL_I2CEx_ConfigAnalogFilter>
 800192e:	4603      	mov	r3, r0
 8001930:	2b00      	cmp	r3, #0
 8001932:	d001      	beq.n	8001938 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001934:	f000 f99e 	bl	8001c74 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001938:	2100      	movs	r1, #0
 800193a:	4805      	ldr	r0, [pc, #20]	; (8001950 <MX_I2C1_Init+0x74>)
 800193c:	f002 f8a9 	bl	8003a92 <HAL_I2CEx_ConfigDigitalFilter>
 8001940:	4603      	mov	r3, r0
 8001942:	2b00      	cmp	r3, #0
 8001944:	d001      	beq.n	800194a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001946:	f000 f995 	bl	8001c74 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800194a:	bf00      	nop
 800194c:	bd80      	pop	{r7, pc}
 800194e:	bf00      	nop
 8001950:	200004d0 	.word	0x200004d0
 8001954:	40005400 	.word	0x40005400
 8001958:	307075b1 	.word	0x307075b1

0800195c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800195c:	b580      	push	{r7, lr}
 800195e:	b088      	sub	sp, #32
 8001960:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001962:	f107 0310 	add.w	r3, r7, #16
 8001966:	2200      	movs	r2, #0
 8001968:	601a      	str	r2, [r3, #0]
 800196a:	605a      	str	r2, [r3, #4]
 800196c:	609a      	str	r2, [r3, #8]
 800196e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001970:	1d3b      	adds	r3, r7, #4
 8001972:	2200      	movs	r2, #0
 8001974:	601a      	str	r2, [r3, #0]
 8001976:	605a      	str	r2, [r3, #4]
 8001978:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800197a:	4b1e      	ldr	r3, [pc, #120]	; (80019f4 <MX_TIM2_Init+0x98>)
 800197c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001980:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001982:	4b1c      	ldr	r3, [pc, #112]	; (80019f4 <MX_TIM2_Init+0x98>)
 8001984:	2200      	movs	r2, #0
 8001986:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001988:	4b1a      	ldr	r3, [pc, #104]	; (80019f4 <MX_TIM2_Init+0x98>)
 800198a:	2200      	movs	r2, #0
 800198c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2721;
 800198e:	4b19      	ldr	r3, [pc, #100]	; (80019f4 <MX_TIM2_Init+0x98>)
 8001990:	f640 22a1 	movw	r2, #2721	; 0xaa1
 8001994:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001996:	4b17      	ldr	r3, [pc, #92]	; (80019f4 <MX_TIM2_Init+0x98>)
 8001998:	2200      	movs	r2, #0
 800199a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800199c:	4b15      	ldr	r3, [pc, #84]	; (80019f4 <MX_TIM2_Init+0x98>)
 800199e:	2200      	movs	r2, #0
 80019a0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80019a2:	4814      	ldr	r0, [pc, #80]	; (80019f4 <MX_TIM2_Init+0x98>)
 80019a4:	f003 fda8 	bl	80054f8 <HAL_TIM_Base_Init>
 80019a8:	4603      	mov	r3, r0
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d001      	beq.n	80019b2 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80019ae:	f000 f961 	bl	8001c74 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80019b2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80019b6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80019b8:	f107 0310 	add.w	r3, r7, #16
 80019bc:	4619      	mov	r1, r3
 80019be:	480d      	ldr	r0, [pc, #52]	; (80019f4 <MX_TIM2_Init+0x98>)
 80019c0:	f003 ff81 	bl	80058c6 <HAL_TIM_ConfigClockSource>
 80019c4:	4603      	mov	r3, r0
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d001      	beq.n	80019ce <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80019ca:	f000 f953 	bl	8001c74 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019ce:	2300      	movs	r3, #0
 80019d0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019d2:	2300      	movs	r3, #0
 80019d4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80019d6:	1d3b      	adds	r3, r7, #4
 80019d8:	4619      	mov	r1, r3
 80019da:	4806      	ldr	r0, [pc, #24]	; (80019f4 <MX_TIM2_Init+0x98>)
 80019dc:	f004 f998 	bl	8005d10 <HAL_TIMEx_MasterConfigSynchronization>
 80019e0:	4603      	mov	r3, r0
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d001      	beq.n	80019ea <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80019e6:	f000 f945 	bl	8001c74 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80019ea:	bf00      	nop
 80019ec:	3720      	adds	r7, #32
 80019ee:	46bd      	mov	sp, r7
 80019f0:	bd80      	pop	{r7, pc}
 80019f2:	bf00      	nop
 80019f4:	20000524 	.word	0x20000524

080019f8 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 80019fc:	4b22      	ldr	r3, [pc, #136]	; (8001a88 <MX_UART4_Init+0x90>)
 80019fe:	4a23      	ldr	r2, [pc, #140]	; (8001a8c <MX_UART4_Init+0x94>)
 8001a00:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8001a02:	4b21      	ldr	r3, [pc, #132]	; (8001a88 <MX_UART4_Init+0x90>)
 8001a04:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001a08:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8001a0a:	4b1f      	ldr	r3, [pc, #124]	; (8001a88 <MX_UART4_Init+0x90>)
 8001a0c:	2200      	movs	r2, #0
 8001a0e:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001a10:	4b1d      	ldr	r3, [pc, #116]	; (8001a88 <MX_UART4_Init+0x90>)
 8001a12:	2200      	movs	r2, #0
 8001a14:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8001a16:	4b1c      	ldr	r3, [pc, #112]	; (8001a88 <MX_UART4_Init+0x90>)
 8001a18:	2200      	movs	r2, #0
 8001a1a:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001a1c:	4b1a      	ldr	r3, [pc, #104]	; (8001a88 <MX_UART4_Init+0x90>)
 8001a1e:	220c      	movs	r2, #12
 8001a20:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a22:	4b19      	ldr	r3, [pc, #100]	; (8001a88 <MX_UART4_Init+0x90>)
 8001a24:	2200      	movs	r2, #0
 8001a26:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a28:	4b17      	ldr	r3, [pc, #92]	; (8001a88 <MX_UART4_Init+0x90>)
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001a2e:	4b16      	ldr	r3, [pc, #88]	; (8001a88 <MX_UART4_Init+0x90>)
 8001a30:	2200      	movs	r2, #0
 8001a32:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001a34:	4b14      	ldr	r3, [pc, #80]	; (8001a88 <MX_UART4_Init+0x90>)
 8001a36:	2200      	movs	r2, #0
 8001a38:	625a      	str	r2, [r3, #36]	; 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001a3a:	4b13      	ldr	r3, [pc, #76]	; (8001a88 <MX_UART4_Init+0x90>)
 8001a3c:	2200      	movs	r2, #0
 8001a3e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8001a40:	4811      	ldr	r0, [pc, #68]	; (8001a88 <MX_UART4_Init+0x90>)
 8001a42:	f004 fa0b 	bl	8005e5c <HAL_UART_Init>
 8001a46:	4603      	mov	r3, r0
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d001      	beq.n	8001a50 <MX_UART4_Init+0x58>
  {
    Error_Handler();
 8001a4c:	f000 f912 	bl	8001c74 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001a50:	2100      	movs	r1, #0
 8001a52:	480d      	ldr	r0, [pc, #52]	; (8001a88 <MX_UART4_Init+0x90>)
 8001a54:	f004 ff3c 	bl	80068d0 <HAL_UARTEx_SetTxFifoThreshold>
 8001a58:	4603      	mov	r3, r0
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d001      	beq.n	8001a62 <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 8001a5e:	f000 f909 	bl	8001c74 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001a62:	2100      	movs	r1, #0
 8001a64:	4808      	ldr	r0, [pc, #32]	; (8001a88 <MX_UART4_Init+0x90>)
 8001a66:	f004 ff71 	bl	800694c <HAL_UARTEx_SetRxFifoThreshold>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d001      	beq.n	8001a74 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 8001a70:	f000 f900 	bl	8001c74 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8001a74:	4804      	ldr	r0, [pc, #16]	; (8001a88 <MX_UART4_Init+0x90>)
 8001a76:	f004 fef2 	bl	800685e <HAL_UARTEx_DisableFifoMode>
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	d001      	beq.n	8001a84 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 8001a80:	f000 f8f8 	bl	8001c74 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8001a84:	bf00      	nop
 8001a86:	bd80      	pop	{r7, pc}
 8001a88:	20000570 	.word	0x20000570
 8001a8c:	40004c00 	.word	0x40004c00

08001a90 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b088      	sub	sp, #32
 8001a94:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a96:	f107 030c 	add.w	r3, r7, #12
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	601a      	str	r2, [r3, #0]
 8001a9e:	605a      	str	r2, [r3, #4]
 8001aa0:	609a      	str	r2, [r3, #8]
 8001aa2:	60da      	str	r2, [r3, #12]
 8001aa4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001aa6:	4b29      	ldr	r3, [pc, #164]	; (8001b4c <MX_GPIO_Init+0xbc>)
 8001aa8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001aaa:	4a28      	ldr	r2, [pc, #160]	; (8001b4c <MX_GPIO_Init+0xbc>)
 8001aac:	f043 0304 	orr.w	r3, r3, #4
 8001ab0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ab2:	4b26      	ldr	r3, [pc, #152]	; (8001b4c <MX_GPIO_Init+0xbc>)
 8001ab4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ab6:	f003 0304 	and.w	r3, r3, #4
 8001aba:	60bb      	str	r3, [r7, #8]
 8001abc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001abe:	4b23      	ldr	r3, [pc, #140]	; (8001b4c <MX_GPIO_Init+0xbc>)
 8001ac0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ac2:	4a22      	ldr	r2, [pc, #136]	; (8001b4c <MX_GPIO_Init+0xbc>)
 8001ac4:	f043 0301 	orr.w	r3, r3, #1
 8001ac8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001aca:	4b20      	ldr	r3, [pc, #128]	; (8001b4c <MX_GPIO_Init+0xbc>)
 8001acc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ace:	f003 0301 	and.w	r3, r3, #1
 8001ad2:	607b      	str	r3, [r7, #4]
 8001ad4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ad6:	4b1d      	ldr	r3, [pc, #116]	; (8001b4c <MX_GPIO_Init+0xbc>)
 8001ad8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ada:	4a1c      	ldr	r2, [pc, #112]	; (8001b4c <MX_GPIO_Init+0xbc>)
 8001adc:	f043 0302 	orr.w	r3, r3, #2
 8001ae0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ae2:	4b1a      	ldr	r3, [pc, #104]	; (8001b4c <MX_GPIO_Init+0xbc>)
 8001ae4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ae6:	f003 0302 	and.w	r3, r3, #2
 8001aea:	603b      	str	r3, [r7, #0]
 8001aec:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(myled_GPIO_Port, myled_Pin, GPIO_PIN_RESET);
 8001aee:	2200      	movs	r2, #0
 8001af0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001af4:	4816      	ldr	r0, [pc, #88]	; (8001b50 <MX_GPIO_Init+0xc0>)
 8001af6:	f001 f999 	bl	8002e2c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : mybutton_Pin */
  GPIO_InitStruct.Pin = mybutton_Pin;
 8001afa:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001afe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001b00:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001b04:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b06:	2300      	movs	r3, #0
 8001b08:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(mybutton_GPIO_Port, &GPIO_InitStruct);
 8001b0a:	f107 030c 	add.w	r3, r7, #12
 8001b0e:	4619      	mov	r1, r3
 8001b10:	4810      	ldr	r0, [pc, #64]	; (8001b54 <MX_GPIO_Init+0xc4>)
 8001b12:	f000 feef 	bl	80028f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : myled_Pin */
  GPIO_InitStruct.Pin = myled_Pin;
 8001b16:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001b1a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b1c:	2301      	movs	r3, #1
 8001b1e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b20:	2300      	movs	r3, #0
 8001b22:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b24:	2300      	movs	r3, #0
 8001b26:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(myled_GPIO_Port, &GPIO_InitStruct);
 8001b28:	f107 030c 	add.w	r3, r7, #12
 8001b2c:	4619      	mov	r1, r3
 8001b2e:	4808      	ldr	r0, [pc, #32]	; (8001b50 <MX_GPIO_Init+0xc0>)
 8001b30:	f000 fee0 	bl	80028f4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8001b34:	2200      	movs	r2, #0
 8001b36:	2105      	movs	r1, #5
 8001b38:	2028      	movs	r0, #40	; 0x28
 8001b3a:	f000 feb1 	bl	80028a0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001b3e:	2028      	movs	r0, #40	; 0x28
 8001b40:	f000 feca 	bl	80028d8 <HAL_NVIC_EnableIRQ>

}
 8001b44:	bf00      	nop
 8001b46:	3720      	adds	r7, #32
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	bd80      	pop	{r7, pc}
 8001b4c:	40021000 	.word	0x40021000
 8001b50:	48000400 	.word	0x48000400
 8001b54:	48000800 	.word	0x48000800

08001b58 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b082      	sub	sp, #8
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	osDelay(100);
 8001b60:	2064      	movs	r0, #100	; 0x64
 8001b62:	f004 ffea 	bl	8006b3a <osDelay>
	test++;
 8001b66:	4b05      	ldr	r3, [pc, #20]	; (8001b7c <StartDefaultTask+0x24>)
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	3301      	adds	r3, #1
 8001b6c:	4a03      	ldr	r2, [pc, #12]	; (8001b7c <StartDefaultTask+0x24>)
 8001b6e:	6013      	str	r3, [r2, #0]
	ReadSensorValues(currentSensor);
 8001b70:	4b03      	ldr	r3, [pc, #12]	; (8001b80 <StartDefaultTask+0x28>)
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	4618      	mov	r0, r3
 8001b76:	f7ff fd75 	bl	8001664 <ReadSensorValues>
	osDelay(100);
 8001b7a:	e7f1      	b.n	8001b60 <StartDefaultTask+0x8>
 8001b7c:	20000610 	.word	0x20000610
 8001b80:	2000060c 	.word	0x2000060c

08001b84 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void const * argument)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b082      	sub	sp, #8
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(2);
 8001b8c:	2002      	movs	r0, #2
 8001b8e:	f004 ffd4 	bl	8006b3a <osDelay>
    status = HAL_GPIO_ReadPin(mybutton_GPIO_Port, mybutton_Pin);
 8001b92:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001b96:	481b      	ldr	r0, [pc, #108]	; (8001c04 <StartTask02+0x80>)
 8001b98:	f001 f930 	bl	8002dfc <HAL_GPIO_ReadPin>
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	461a      	mov	r2, r3
 8001ba0:	4b19      	ldr	r3, [pc, #100]	; (8001c08 <StartTask02+0x84>)
 8001ba2:	701a      	strb	r2, [r3, #0]
    	if(status != prev){ // button was pressed or released
 8001ba4:	4b18      	ldr	r3, [pc, #96]	; (8001c08 <StartTask02+0x84>)
 8001ba6:	781a      	ldrb	r2, [r3, #0]
 8001ba8:	4b18      	ldr	r3, [pc, #96]	; (8001c0c <StartTask02+0x88>)
 8001baa:	781b      	ldrb	r3, [r3, #0]
 8001bac:	429a      	cmp	r2, r3
 8001bae:	d018      	beq.n	8001be2 <StartTask02+0x5e>
    		if(status == GPIO_PIN_RESET){ // button was pressed SET=1, RESET=0
 8001bb0:	4b15      	ldr	r3, [pc, #84]	; (8001c08 <StartTask02+0x84>)
 8001bb2:	781b      	ldrb	r3, [r3, #0]
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d110      	bne.n	8001bda <StartTask02+0x56>
    			HAL_GPIO_TogglePin(myled_GPIO_Port, myled_Pin); // Toggle LED
 8001bb8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001bbc:	4814      	ldr	r0, [pc, #80]	; (8001c10 <StartTask02+0x8c>)
 8001bbe:	f001 f94d 	bl	8002e5c <HAL_GPIO_TogglePin>
    			currentSensor = (currentSensor+1)%4;
 8001bc2:	4b14      	ldr	r3, [pc, #80]	; (8001c14 <StartTask02+0x90>)
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	3301      	adds	r3, #1
 8001bc8:	425a      	negs	r2, r3
 8001bca:	f003 0303 	and.w	r3, r3, #3
 8001bce:	f002 0203 	and.w	r2, r2, #3
 8001bd2:	bf58      	it	pl
 8001bd4:	4253      	negpl	r3, r2
 8001bd6:	4a0f      	ldr	r2, [pc, #60]	; (8001c14 <StartTask02+0x90>)
 8001bd8:	6013      	str	r3, [r2, #0]
    		}
    		prev = status; // update previous status
 8001bda:	4b0b      	ldr	r3, [pc, #44]	; (8001c08 <StartTask02+0x84>)
 8001bdc:	781a      	ldrb	r2, [r3, #0]
 8001bde:	4b0b      	ldr	r3, [pc, #44]	; (8001c0c <StartTask02+0x88>)
 8001be0:	701a      	strb	r2, [r3, #0]
    	}
    test2 = (test2+1)%1000;
 8001be2:	4b0d      	ldr	r3, [pc, #52]	; (8001c18 <StartTask02+0x94>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	1c5a      	adds	r2, r3, #1
 8001be8:	4b0c      	ldr	r3, [pc, #48]	; (8001c1c <StartTask02+0x98>)
 8001bea:	fb83 1302 	smull	r1, r3, r3, r2
 8001bee:	1199      	asrs	r1, r3, #6
 8001bf0:	17d3      	asrs	r3, r2, #31
 8001bf2:	1acb      	subs	r3, r1, r3
 8001bf4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001bf8:	fb01 f303 	mul.w	r3, r1, r3
 8001bfc:	1ad3      	subs	r3, r2, r3
 8001bfe:	4a06      	ldr	r2, [pc, #24]	; (8001c18 <StartTask02+0x94>)
 8001c00:	6013      	str	r3, [r2, #0]
    osDelay(2);
 8001c02:	e7c3      	b.n	8001b8c <StartTask02+0x8>
 8001c04:	48000800 	.word	0x48000800
 8001c08:	2000061d 	.word	0x2000061d
 8001c0c:	2000061c 	.word	0x2000061c
 8001c10:	48000400 	.word	0x48000400
 8001c14:	2000060c 	.word	0x2000060c
 8001c18:	20000614 	.word	0x20000614
 8001c1c:	10624dd3 	.word	0x10624dd3

08001c20 <StartTask03>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask03 */
void StartTask03(void const * argument)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b082      	sub	sp, #8
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask03 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(400);
 8001c28:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8001c2c:	f004 ff85 	bl	8006b3a <osDelay>
    PrintSensorValues(currentSensor);
 8001c30:	4b05      	ldr	r3, [pc, #20]	; (8001c48 <StartTask03+0x28>)
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	4618      	mov	r0, r3
 8001c36:	f7ff fd4d 	bl	80016d4 <PrintSensorValues>
    test3++;
 8001c3a:	4b04      	ldr	r3, [pc, #16]	; (8001c4c <StartTask03+0x2c>)
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	3301      	adds	r3, #1
 8001c40:	4a02      	ldr	r2, [pc, #8]	; (8001c4c <StartTask03+0x2c>)
 8001c42:	6013      	str	r3, [r2, #0]
    osDelay(400);
 8001c44:	e7f0      	b.n	8001c28 <StartTask03+0x8>
 8001c46:	bf00      	nop
 8001c48:	2000060c 	.word	0x2000060c
 8001c4c:	20000618 	.word	0x20000618

08001c50 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b082      	sub	sp, #8
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7) {
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	4a04      	ldr	r2, [pc, #16]	; (8001c70 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001c5e:	4293      	cmp	r3, r2
 8001c60:	d101      	bne.n	8001c66 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001c62:	f000 fd45 	bl	80026f0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001c66:	bf00      	nop
 8001c68:	3708      	adds	r7, #8
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	bd80      	pop	{r7, pc}
 8001c6e:	bf00      	nop
 8001c70:	40001400 	.word	0x40001400

08001c74 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c74:	b480      	push	{r7}
 8001c76:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c78:	b672      	cpsid	i
}
 8001c7a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c7c:	e7fe      	b.n	8001c7c <Error_Handler+0x8>
	...

08001c80 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b08a      	sub	sp, #40	; 0x28
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;

  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 8001c88:	4b27      	ldr	r3, [pc, #156]	; (8001d28 <I2Cx_MspInit+0xa8>)
 8001c8a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c8c:	4a26      	ldr	r2, [pc, #152]	; (8001d28 <I2Cx_MspInit+0xa8>)
 8001c8e:	f043 0302 	orr.w	r3, r3, #2
 8001c92:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c94:	4b24      	ldr	r3, [pc, #144]	; (8001d28 <I2Cx_MspInit+0xa8>)
 8001c96:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c98:	f003 0302 	and.w	r3, r3, #2
 8001c9c:	613b      	str	r3, [r7, #16]
 8001c9e:	693b      	ldr	r3, [r7, #16]

  /* Configure I2C Tx, Rx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN;
 8001ca0:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001ca4:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 8001ca6:	2312      	movs	r3, #18
 8001ca8:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8001caa:	2301      	movs	r3, #1
 8001cac:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cae:	2303      	movs	r3, #3
 8001cb0:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 8001cb2:	2304      	movs	r3, #4
 8001cb4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8001cb6:	f107 0314 	add.w	r3, r7, #20
 8001cba:	4619      	mov	r1, r3
 8001cbc:	481b      	ldr	r0, [pc, #108]	; (8001d2c <I2Cx_MspInit+0xac>)
 8001cbe:	f000 fe19 	bl	80028f4 <HAL_GPIO_Init>

  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 8001cc2:	f107 0314 	add.w	r3, r7, #20
 8001cc6:	4619      	mov	r1, r3
 8001cc8:	4818      	ldr	r0, [pc, #96]	; (8001d2c <I2Cx_MspInit+0xac>)
 8001cca:	f000 fe13 	bl	80028f4 <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 8001cce:	4b16      	ldr	r3, [pc, #88]	; (8001d28 <I2Cx_MspInit+0xa8>)
 8001cd0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cd2:	4a15      	ldr	r2, [pc, #84]	; (8001d28 <I2Cx_MspInit+0xa8>)
 8001cd4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001cd8:	6593      	str	r3, [r2, #88]	; 0x58
 8001cda:	4b13      	ldr	r3, [pc, #76]	; (8001d28 <I2Cx_MspInit+0xa8>)
 8001cdc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cde:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001ce2:	60fb      	str	r3, [r7, #12]
 8001ce4:	68fb      	ldr	r3, [r7, #12]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 8001ce6:	4b10      	ldr	r3, [pc, #64]	; (8001d28 <I2Cx_MspInit+0xa8>)
 8001ce8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001cea:	4a0f      	ldr	r2, [pc, #60]	; (8001d28 <I2Cx_MspInit+0xa8>)
 8001cec:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001cf0:	6393      	str	r3, [r2, #56]	; 0x38

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 8001cf2:	4b0d      	ldr	r3, [pc, #52]	; (8001d28 <I2Cx_MspInit+0xa8>)
 8001cf4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001cf6:	4a0c      	ldr	r2, [pc, #48]	; (8001d28 <I2Cx_MspInit+0xa8>)
 8001cf8:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8001cfc:	6393      	str	r3, [r2, #56]	; 0x38

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 8001cfe:	2200      	movs	r2, #0
 8001d00:	210f      	movs	r1, #15
 8001d02:	2021      	movs	r0, #33	; 0x21
 8001d04:	f000 fdcc 	bl	80028a0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 8001d08:	2021      	movs	r0, #33	; 0x21
 8001d0a:	f000 fde5 	bl	80028d8 <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 8001d0e:	2200      	movs	r2, #0
 8001d10:	210f      	movs	r1, #15
 8001d12:	2022      	movs	r0, #34	; 0x22
 8001d14:	f000 fdc4 	bl	80028a0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);
 8001d18:	2022      	movs	r0, #34	; 0x22
 8001d1a:	f000 fddd 	bl	80028d8 <HAL_NVIC_EnableIRQ>
}
 8001d1e:	bf00      	nop
 8001d20:	3728      	adds	r7, #40	; 0x28
 8001d22:	46bd      	mov	sp, r7
 8001d24:	bd80      	pop	{r7, pc}
 8001d26:	bf00      	nop
 8001d28:	40021000 	.word	0x40021000
 8001d2c:	48000400 	.word	0x48000400

08001d30 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	b082      	sub	sp, #8
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]
  /* I2C configuration */
  i2c_handler->Instance              = DISCOVERY_I2Cx;
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	4a12      	ldr	r2, [pc, #72]	; (8001d84 <I2Cx_Init+0x54>)
 8001d3c:	601a      	str	r2, [r3, #0]
  i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	4a11      	ldr	r2, [pc, #68]	; (8001d88 <I2Cx_Init+0x58>)
 8001d42:	605a      	str	r2, [r3, #4]
  i2c_handler->Init.OwnAddress1      = 0;
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	2200      	movs	r2, #0
 8001d48:	609a      	str	r2, [r3, #8]
  i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	2201      	movs	r2, #1
 8001d4e:	60da      	str	r2, [r3, #12]
  i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	2200      	movs	r2, #0
 8001d54:	611a      	str	r2, [r3, #16]
  i2c_handler->Init.OwnAddress2      = 0;
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	2200      	movs	r2, #0
 8001d5a:	615a      	str	r2, [r3, #20]
  i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	2200      	movs	r2, #0
 8001d60:	61da      	str	r2, [r3, #28]
  i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	2200      	movs	r2, #0
 8001d66:	621a      	str	r2, [r3, #32]

  /* Init the I2C */
  I2Cx_MspInit(i2c_handler);
 8001d68:	6878      	ldr	r0, [r7, #4]
 8001d6a:	f7ff ff89 	bl	8001c80 <I2Cx_MspInit>
  HAL_I2C_Init(i2c_handler);
 8001d6e:	6878      	ldr	r0, [r7, #4]
 8001d70:	f001 f8b1 	bl	8002ed6 <HAL_I2C_Init>
  
  /**Configure Analogue filter */
  HAL_I2CEx_ConfigAnalogFilter(i2c_handler, I2C_ANALOGFILTER_ENABLE);  
 8001d74:	2100      	movs	r1, #0
 8001d76:	6878      	ldr	r0, [r7, #4]
 8001d78:	f001 fe40 	bl	80039fc <HAL_I2CEx_ConfigAnalogFilter>
}
 8001d7c:	bf00      	nop
 8001d7e:	3708      	adds	r7, #8
 8001d80:	46bd      	mov	sp, r7
 8001d82:	bd80      	pop	{r7, pc}
 8001d84:	40005800 	.word	0x40005800
 8001d88:	00702681 	.word	0x00702681

08001d8c <I2Cx_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_ReadMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b08a      	sub	sp, #40	; 0x28
 8001d90:	af04      	add	r7, sp, #16
 8001d92:	60f8      	str	r0, [r7, #12]
 8001d94:	4608      	mov	r0, r1
 8001d96:	4611      	mov	r1, r2
 8001d98:	461a      	mov	r2, r3
 8001d9a:	4603      	mov	r3, r0
 8001d9c:	72fb      	strb	r3, [r7, #11]
 8001d9e:	460b      	mov	r3, r1
 8001da0:	813b      	strh	r3, [r7, #8]
 8001da2:	4613      	mov	r3, r2
 8001da4:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8001da6:	2300      	movs	r3, #0
 8001da8:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8001daa:	7afb      	ldrb	r3, [r7, #11]
 8001dac:	b299      	uxth	r1, r3
 8001dae:	88f8      	ldrh	r0, [r7, #6]
 8001db0:	893a      	ldrh	r2, [r7, #8]
 8001db2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001db6:	9302      	str	r3, [sp, #8]
 8001db8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001dba:	9301      	str	r3, [sp, #4]
 8001dbc:	6a3b      	ldr	r3, [r7, #32]
 8001dbe:	9300      	str	r3, [sp, #0]
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	68f8      	ldr	r0, [r7, #12]
 8001dc4:	f001 fa5a 	bl	800327c <HAL_I2C_Mem_Read>
 8001dc8:	4603      	mov	r3, r0
 8001dca:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8001dcc:	7dfb      	ldrb	r3, [r7, #23]
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d004      	beq.n	8001ddc <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 8001dd2:	7afb      	ldrb	r3, [r7, #11]
 8001dd4:	4619      	mov	r1, r3
 8001dd6:	68f8      	ldr	r0, [r7, #12]
 8001dd8:	f000 f832 	bl	8001e40 <I2Cx_Error>
  }
  return status;
 8001ddc:	7dfb      	ldrb	r3, [r7, #23]
}
 8001dde:	4618      	mov	r0, r3
 8001de0:	3718      	adds	r7, #24
 8001de2:	46bd      	mov	sp, r7
 8001de4:	bd80      	pop	{r7, pc}

08001de6 <I2Cx_WriteMultiple>:
  * @param  Buffer  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_WriteMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 8001de6:	b580      	push	{r7, lr}
 8001de8:	b08a      	sub	sp, #40	; 0x28
 8001dea:	af04      	add	r7, sp, #16
 8001dec:	60f8      	str	r0, [r7, #12]
 8001dee:	4608      	mov	r0, r1
 8001df0:	4611      	mov	r1, r2
 8001df2:	461a      	mov	r2, r3
 8001df4:	4603      	mov	r3, r0
 8001df6:	72fb      	strb	r3, [r7, #11]
 8001df8:	460b      	mov	r3, r1
 8001dfa:	813b      	strh	r3, [r7, #8]
 8001dfc:	4613      	mov	r3, r2
 8001dfe:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8001e00:	2300      	movs	r3, #0
 8001e02:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8001e04:	7afb      	ldrb	r3, [r7, #11]
 8001e06:	b299      	uxth	r1, r3
 8001e08:	88f8      	ldrh	r0, [r7, #6]
 8001e0a:	893a      	ldrh	r2, [r7, #8]
 8001e0c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e10:	9302      	str	r3, [sp, #8]
 8001e12:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001e14:	9301      	str	r3, [sp, #4]
 8001e16:	6a3b      	ldr	r3, [r7, #32]
 8001e18:	9300      	str	r3, [sp, #0]
 8001e1a:	4603      	mov	r3, r0
 8001e1c:	68f8      	ldr	r0, [r7, #12]
 8001e1e:	f001 f919 	bl	8003054 <HAL_I2C_Mem_Write>
 8001e22:	4603      	mov	r3, r0
 8001e24:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8001e26:	7dfb      	ldrb	r3, [r7, #23]
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d004      	beq.n	8001e36 <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 8001e2c:	7afb      	ldrb	r3, [r7, #11]
 8001e2e:	4619      	mov	r1, r3
 8001e30:	68f8      	ldr	r0, [r7, #12]
 8001e32:	f000 f805 	bl	8001e40 <I2Cx_Error>
  }
  return status;
 8001e36:	7dfb      	ldrb	r3, [r7, #23]
}
 8001e38:	4618      	mov	r0, r3
 8001e3a:	3718      	adds	r7, #24
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	bd80      	pop	{r7, pc}

08001e40 <I2Cx_Error>:
  * @param  i2c_handler  I2C handler
  * @param  Addr  I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b082      	sub	sp, #8
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
 8001e48:	460b      	mov	r3, r1
 8001e4a:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 8001e4c:	6878      	ldr	r0, [r7, #4]
 8001e4e:	f001 f8d1 	bl	8002ff4 <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 8001e52:	6878      	ldr	r0, [r7, #4]
 8001e54:	f7ff ff6c 	bl	8001d30 <I2Cx_Init>
}
 8001e58:	bf00      	nop
 8001e5a:	3708      	adds	r7, #8
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	bd80      	pop	{r7, pc}

08001e60 <SENSOR_IO_Init>:
/**
  * @brief  Initializes Sensors low level.
  * @retval None
  */
void SENSOR_IO_Init(void)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cHandler);
 8001e64:	4802      	ldr	r0, [pc, #8]	; (8001e70 <SENSOR_IO_Init+0x10>)
 8001e66:	f7ff ff63 	bl	8001d30 <I2Cx_Init>
}
 8001e6a:	bf00      	nop
 8001e6c:	bd80      	pop	{r7, pc}
 8001e6e:	bf00      	nop
 8001e70:	20000640 	.word	0x20000640

08001e74 <SENSOR_IO_Write>:
  * @param  Reg  Reg address
  * @param  Value  Data to be written
  * @retval None
  */
void SENSOR_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b084      	sub	sp, #16
 8001e78:	af02      	add	r7, sp, #8
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	71fb      	strb	r3, [r7, #7]
 8001e7e:	460b      	mov	r3, r1
 8001e80:	71bb      	strb	r3, [r7, #6]
 8001e82:	4613      	mov	r3, r2
 8001e84:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 8001e86:	79bb      	ldrb	r3, [r7, #6]
 8001e88:	b29a      	uxth	r2, r3
 8001e8a:	79f9      	ldrb	r1, [r7, #7]
 8001e8c:	2301      	movs	r3, #1
 8001e8e:	9301      	str	r3, [sp, #4]
 8001e90:	1d7b      	adds	r3, r7, #5
 8001e92:	9300      	str	r3, [sp, #0]
 8001e94:	2301      	movs	r3, #1
 8001e96:	4803      	ldr	r0, [pc, #12]	; (8001ea4 <SENSOR_IO_Write+0x30>)
 8001e98:	f7ff ffa5 	bl	8001de6 <I2Cx_WriteMultiple>
}
 8001e9c:	bf00      	nop
 8001e9e:	3708      	adds	r7, #8
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	bd80      	pop	{r7, pc}
 8001ea4:	20000640 	.word	0x20000640

08001ea8 <SENSOR_IO_Read>:
  * @param  Addr  I2C address
  * @param  Reg  Reg address
  * @retval Data to be read
  */
uint8_t SENSOR_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b086      	sub	sp, #24
 8001eac:	af02      	add	r7, sp, #8
 8001eae:	4603      	mov	r3, r0
 8001eb0:	460a      	mov	r2, r1
 8001eb2:	71fb      	strb	r3, [r7, #7]
 8001eb4:	4613      	mov	r3, r2
 8001eb6:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 8001eb8:	2300      	movs	r3, #0
 8001eba:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 8001ebc:	79bb      	ldrb	r3, [r7, #6]
 8001ebe:	b29a      	uxth	r2, r3
 8001ec0:	79f9      	ldrb	r1, [r7, #7]
 8001ec2:	2301      	movs	r3, #1
 8001ec4:	9301      	str	r3, [sp, #4]
 8001ec6:	f107 030f 	add.w	r3, r7, #15
 8001eca:	9300      	str	r3, [sp, #0]
 8001ecc:	2301      	movs	r3, #1
 8001ece:	4804      	ldr	r0, [pc, #16]	; (8001ee0 <SENSOR_IO_Read+0x38>)
 8001ed0:	f7ff ff5c 	bl	8001d8c <I2Cx_ReadMultiple>

  return read_value;
 8001ed4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	3710      	adds	r7, #16
 8001eda:	46bd      	mov	sp, r7
 8001edc:	bd80      	pop	{r7, pc}
 8001ede:	bf00      	nop
 8001ee0:	20000640 	.word	0x20000640

08001ee4 <SENSOR_IO_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
uint16_t SENSOR_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	b084      	sub	sp, #16
 8001ee8:	af02      	add	r7, sp, #8
 8001eea:	603a      	str	r2, [r7, #0]
 8001eec:	461a      	mov	r2, r3
 8001eee:	4603      	mov	r3, r0
 8001ef0:	71fb      	strb	r3, [r7, #7]
 8001ef2:	460b      	mov	r3, r1
 8001ef4:	71bb      	strb	r3, [r7, #6]
 8001ef6:	4613      	mov	r3, r2
 8001ef8:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 8001efa:	79bb      	ldrb	r3, [r7, #6]
 8001efc:	b29a      	uxth	r2, r3
 8001efe:	79f9      	ldrb	r1, [r7, #7]
 8001f00:	88bb      	ldrh	r3, [r7, #4]
 8001f02:	9301      	str	r3, [sp, #4]
 8001f04:	683b      	ldr	r3, [r7, #0]
 8001f06:	9300      	str	r3, [sp, #0]
 8001f08:	2301      	movs	r3, #1
 8001f0a:	4804      	ldr	r0, [pc, #16]	; (8001f1c <SENSOR_IO_ReadMultiple+0x38>)
 8001f0c:	f7ff ff3e 	bl	8001d8c <I2Cx_ReadMultiple>
 8001f10:	4603      	mov	r3, r0
 8001f12:	b29b      	uxth	r3, r3
}
 8001f14:	4618      	mov	r0, r3
 8001f16:	3708      	adds	r7, #8
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	bd80      	pop	{r7, pc}
 8001f1c:	20000640 	.word	0x20000640

08001f20 <BSP_GYRO_Init>:
/**
  * @brief  Initialize Gyroscope.
  * @retval GYRO_OK or GYRO_ERROR
  */
uint8_t BSP_GYRO_Init(void)
{  
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b084      	sub	sp, #16
 8001f24:	af00      	add	r7, sp, #0
  uint8_t ret = GYRO_ERROR;
 8001f26:	2301      	movs	r3, #1
 8001f28:	73fb      	strb	r3, [r7, #15]
  uint16_t ctrl = 0x0000;
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	81bb      	strh	r3, [r7, #12]
  GYRO_InitTypeDef LSM6DSL_InitStructure;

  if(Lsm6dslGyroDrv.ReadID() != LSM6DSL_ACC_GYRO_WHO_AM_I)
 8001f2e:	4b1b      	ldr	r3, [pc, #108]	; (8001f9c <BSP_GYRO_Init+0x7c>)
 8001f30:	689b      	ldr	r3, [r3, #8]
 8001f32:	4798      	blx	r3
 8001f34:	4603      	mov	r3, r0
 8001f36:	2b6a      	cmp	r3, #106	; 0x6a
 8001f38:	d002      	beq.n	8001f40 <BSP_GYRO_Init+0x20>
  {
    ret = GYRO_ERROR;
 8001f3a:	2301      	movs	r3, #1
 8001f3c:	73fb      	strb	r3, [r7, #15]
 8001f3e:	e028      	b.n	8001f92 <BSP_GYRO_Init+0x72>
  }
  else
  {
    /* Initialize the gyroscope driver structure */
    GyroscopeDrv = &Lsm6dslGyroDrv;
 8001f40:	4b17      	ldr	r3, [pc, #92]	; (8001fa0 <BSP_GYRO_Init+0x80>)
 8001f42:	4a16      	ldr	r2, [pc, #88]	; (8001f9c <BSP_GYRO_Init+0x7c>)
 8001f44:	601a      	str	r2, [r3, #0]

    /* Configure Mems : data rate, power mode, full scale and axes */
    LSM6DSL_InitStructure.Power_Mode = 0;
 8001f46:	2300      	movs	r3, #0
 8001f48:	713b      	strb	r3, [r7, #4]
    LSM6DSL_InitStructure.Output_DataRate = LSM6DSL_ODR_52Hz;
 8001f4a:	2330      	movs	r3, #48	; 0x30
 8001f4c:	717b      	strb	r3, [r7, #5]
    LSM6DSL_InitStructure.Axes_Enable = 0;
 8001f4e:	2300      	movs	r3, #0
 8001f50:	71bb      	strb	r3, [r7, #6]
    LSM6DSL_InitStructure.Band_Width = 0;
 8001f52:	2300      	movs	r3, #0
 8001f54:	71fb      	strb	r3, [r7, #7]
    LSM6DSL_InitStructure.BlockData_Update = LSM6DSL_BDU_BLOCK_UPDATE;
 8001f56:	2340      	movs	r3, #64	; 0x40
 8001f58:	723b      	strb	r3, [r7, #8]
    LSM6DSL_InitStructure.Endianness = 0;
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	727b      	strb	r3, [r7, #9]
    LSM6DSL_InitStructure.Full_Scale = LSM6DSL_GYRO_FS_2000; 
 8001f5e:	230c      	movs	r3, #12
 8001f60:	72bb      	strb	r3, [r7, #10]

    /* Configure MEMS: data rate, full scale  */
    ctrl = (LSM6DSL_InitStructure.Full_Scale | LSM6DSL_InitStructure.Output_DataRate);
 8001f62:	7aba      	ldrb	r2, [r7, #10]
 8001f64:	797b      	ldrb	r3, [r7, #5]
 8001f66:	4313      	orrs	r3, r2
 8001f68:	b2db      	uxtb	r3, r3
 8001f6a:	81bb      	strh	r3, [r7, #12]

    /* Configure MEMS: BDU and Auto-increment for multi read/write */
    ctrl |= ((LSM6DSL_InitStructure.BlockData_Update | LSM6DSL_ACC_GYRO_IF_INC_ENABLED) << 8);
 8001f6c:	7a3b      	ldrb	r3, [r7, #8]
 8001f6e:	f043 0304 	orr.w	r3, r3, #4
 8001f72:	b2db      	uxtb	r3, r3
 8001f74:	021b      	lsls	r3, r3, #8
 8001f76:	b21a      	sxth	r2, r3
 8001f78:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001f7c:	4313      	orrs	r3, r2
 8001f7e:	b21b      	sxth	r3, r3
 8001f80:	81bb      	strh	r3, [r7, #12]

    /* Initialize component */
    GyroscopeDrv->Init(ctrl);
 8001f82:	4b07      	ldr	r3, [pc, #28]	; (8001fa0 <BSP_GYRO_Init+0x80>)
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	89ba      	ldrh	r2, [r7, #12]
 8001f8a:	4610      	mov	r0, r2
 8001f8c:	4798      	blx	r3
    
    ret = GYRO_OK;
 8001f8e:	2300      	movs	r3, #0
 8001f90:	73fb      	strb	r3, [r7, #15]
  }
  
  return ret;
 8001f92:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f94:	4618      	mov	r0, r3
 8001f96:	3710      	adds	r7, #16
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	bd80      	pop	{r7, pc}
 8001f9c:	2000004c 	.word	0x2000004c
 8001fa0:	20000694 	.word	0x20000694

08001fa4 <BSP_GYRO_GetXYZ>:
/**
  * @brief  Get XYZ angular acceleration from the Gyroscope.
  * @param  pfData: pointer on floating array         
  */
void BSP_GYRO_GetXYZ(float* pfData)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b082      	sub	sp, #8
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
  if(GyroscopeDrv != NULL)
 8001fac:	4b08      	ldr	r3, [pc, #32]	; (8001fd0 <BSP_GYRO_GetXYZ+0x2c>)
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d009      	beq.n	8001fc8 <BSP_GYRO_GetXYZ+0x24>
  {
    if(GyroscopeDrv->GetXYZ!= NULL)
 8001fb4:	4b06      	ldr	r3, [pc, #24]	; (8001fd0 <BSP_GYRO_GetXYZ+0x2c>)
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d004      	beq.n	8001fc8 <BSP_GYRO_GetXYZ+0x24>
    {
      GyroscopeDrv->GetXYZ(pfData);
 8001fbe:	4b04      	ldr	r3, [pc, #16]	; (8001fd0 <BSP_GYRO_GetXYZ+0x2c>)
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fc4:	6878      	ldr	r0, [r7, #4]
 8001fc6:	4798      	blx	r3
    }
  }
}
 8001fc8:	bf00      	nop
 8001fca:	3708      	adds	r7, #8
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	bd80      	pop	{r7, pc}
 8001fd0:	20000694 	.word	0x20000694

08001fd4 <BSP_HSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Humidity Sensor driver.
  * @retval HSENSOR status
  */
uint32_t BSP_HSENSOR_Init(void)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b082      	sub	sp, #8
 8001fd8:	af00      	add	r7, sp, #0
  uint32_t ret;
  
  if(HTS221_H_Drv.ReadID(HTS221_I2C_ADDRESS) != HTS221_WHO_AM_I_VAL)
 8001fda:	4b0c      	ldr	r3, [pc, #48]	; (800200c <BSP_HSENSOR_Init+0x38>)
 8001fdc:	685b      	ldr	r3, [r3, #4]
 8001fde:	20be      	movs	r0, #190	; 0xbe
 8001fe0:	4798      	blx	r3
 8001fe2:	4603      	mov	r3, r0
 8001fe4:	2bbc      	cmp	r3, #188	; 0xbc
 8001fe6:	d002      	beq.n	8001fee <BSP_HSENSOR_Init+0x1a>
  {
    ret = HSENSOR_ERROR;
 8001fe8:	2301      	movs	r3, #1
 8001fea:	607b      	str	r3, [r7, #4]
 8001fec:	e009      	b.n	8002002 <BSP_HSENSOR_Init+0x2e>
  }
  else
  {
    Hsensor_drv = &HTS221_H_Drv;
 8001fee:	4b08      	ldr	r3, [pc, #32]	; (8002010 <BSP_HSENSOR_Init+0x3c>)
 8001ff0:	4a06      	ldr	r2, [pc, #24]	; (800200c <BSP_HSENSOR_Init+0x38>)
 8001ff2:	601a      	str	r2, [r3, #0]
    /* HSENSOR Init */   
    Hsensor_drv->Init(HTS221_I2C_ADDRESS);
 8001ff4:	4b06      	ldr	r3, [pc, #24]	; (8002010 <BSP_HSENSOR_Init+0x3c>)
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	20be      	movs	r0, #190	; 0xbe
 8001ffc:	4798      	blx	r3
    ret = HSENSOR_OK;
 8001ffe:	2300      	movs	r3, #0
 8002000:	607b      	str	r3, [r7, #4]
  }
  
  return ret;
 8002002:	687b      	ldr	r3, [r7, #4]
}
 8002004:	4618      	mov	r0, r3
 8002006:	3708      	adds	r7, #8
 8002008:	46bd      	mov	sp, r7
 800200a:	bd80      	pop	{r7, pc}
 800200c:	20000000 	.word	0x20000000
 8002010:	20000698 	.word	0x20000698

08002014 <BSP_HSENSOR_ReadHumidity>:
/**
  * @brief  Read Humidity register of HTS221.
  * @retval HTS221 measured humidity value.
  */
float BSP_HSENSOR_ReadHumidity(void)
{ 
 8002014:	b580      	push	{r7, lr}
 8002016:	af00      	add	r7, sp, #0
  return Hsensor_drv->ReadHumidity(HTS221_I2C_ADDRESS);
 8002018:	4b04      	ldr	r3, [pc, #16]	; (800202c <BSP_HSENSOR_ReadHumidity+0x18>)
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	689b      	ldr	r3, [r3, #8]
 800201e:	20be      	movs	r0, #190	; 0xbe
 8002020:	4798      	blx	r3
 8002022:	eef0 7a40 	vmov.f32	s15, s0
}
 8002026:	eeb0 0a67 	vmov.f32	s0, s15
 800202a:	bd80      	pop	{r7, pc}
 800202c:	20000698 	.word	0x20000698

08002030 <BSP_MAGNETO_Init>:
/**
 * @brief Initialize a magnetometer sensor
 * @retval COMPONENT_ERROR in case of failure
 */
MAGNETO_StatusTypeDef BSP_MAGNETO_Init(void)
{
 8002030:	b580      	push	{r7, lr}
 8002032:	b082      	sub	sp, #8
 8002034:	af00      	add	r7, sp, #0
  MAGNETO_StatusTypeDef ret = MAGNETO_OK;
 8002036:	2300      	movs	r3, #0
 8002038:	71fb      	strb	r3, [r7, #7]
  MAGNETO_InitTypeDef LIS3MDL_InitStructureMag;

  if(Lis3mdlMagDrv.ReadID() != I_AM_LIS3MDL)
 800203a:	4b11      	ldr	r3, [pc, #68]	; (8002080 <BSP_MAGNETO_Init+0x50>)
 800203c:	689b      	ldr	r3, [r3, #8]
 800203e:	4798      	blx	r3
 8002040:	4603      	mov	r3, r0
 8002042:	2b3d      	cmp	r3, #61	; 0x3d
 8002044:	d002      	beq.n	800204c <BSP_MAGNETO_Init+0x1c>
  {
    ret = MAGNETO_ERROR;
 8002046:	2301      	movs	r3, #1
 8002048:	71fb      	strb	r3, [r7, #7]
 800204a:	e013      	b.n	8002074 <BSP_MAGNETO_Init+0x44>
  }
  else
  {
    /* Initialize the MAGNETO magnetometer driver structure */
    MagnetoDrv = &Lis3mdlMagDrv;
 800204c:	4b0d      	ldr	r3, [pc, #52]	; (8002084 <BSP_MAGNETO_Init+0x54>)
 800204e:	4a0c      	ldr	r2, [pc, #48]	; (8002080 <BSP_MAGNETO_Init+0x50>)
 8002050:	601a      	str	r2, [r3, #0]
    
    /* MEMS configuration ------------------------------------------------------*/
    /* Fill the MAGNETO magnetometer structure */
    LIS3MDL_InitStructureMag.Register1 = LIS3MDL_MAG_TEMPSENSOR_DISABLE | LIS3MDL_MAG_OM_XY_HIGH | LIS3MDL_MAG_ODR_40_HZ;
 8002052:	2358      	movs	r3, #88	; 0x58
 8002054:	703b      	strb	r3, [r7, #0]
    LIS3MDL_InitStructureMag.Register2 = LIS3MDL_MAG_FS_4_GA | LIS3MDL_MAG_REBOOT_DEFAULT | LIS3MDL_MAG_SOFT_RESET_DEFAULT;
 8002056:	2300      	movs	r3, #0
 8002058:	707b      	strb	r3, [r7, #1]
    LIS3MDL_InitStructureMag.Register3 = LIS3MDL_MAG_CONFIG_NORMAL_MODE | LIS3MDL_MAG_CONTINUOUS_MODE;
 800205a:	2300      	movs	r3, #0
 800205c:	70bb      	strb	r3, [r7, #2]
    LIS3MDL_InitStructureMag.Register4 = LIS3MDL_MAG_OM_Z_HIGH | LIS3MDL_MAG_BLE_LSB;
 800205e:	2308      	movs	r3, #8
 8002060:	70fb      	strb	r3, [r7, #3]
    LIS3MDL_InitStructureMag.Register5 = LIS3MDL_MAG_BDU_MSBLSB;
 8002062:	2340      	movs	r3, #64	; 0x40
 8002064:	713b      	strb	r3, [r7, #4]
    /* Configure the MAGNETO magnetometer main parameters */
    MagnetoDrv->Init(LIS3MDL_InitStructureMag);
 8002066:	4b07      	ldr	r3, [pc, #28]	; (8002084 <BSP_MAGNETO_Init+0x54>)
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	463a      	mov	r2, r7
 800206e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002072:	4798      	blx	r3
  } 

  return ret;  
 8002074:	79fb      	ldrb	r3, [r7, #7]
}
 8002076:	4618      	mov	r0, r3
 8002078:	3708      	adds	r7, #8
 800207a:	46bd      	mov	sp, r7
 800207c:	bd80      	pop	{r7, pc}
 800207e:	bf00      	nop
 8002080:	2000000c 	.word	0x2000000c
 8002084:	2000069c 	.word	0x2000069c

08002088 <BSP_MAGNETO_GetXYZ>:
  * @brief  Get XYZ magnetometer values.
  * @param  pDataXYZ Pointer on 3 magnetometer values table with
  *                  pDataXYZ[0] = X axis, pDataXYZ[1] = Y axis, pDataXYZ[2] = Z axis 
  */
void BSP_MAGNETO_GetXYZ(int16_t *pDataXYZ)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b082      	sub	sp, #8
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
  if(MagnetoDrv != NULL)
 8002090:	4b08      	ldr	r3, [pc, #32]	; (80020b4 <BSP_MAGNETO_GetXYZ+0x2c>)
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	2b00      	cmp	r3, #0
 8002096:	d009      	beq.n	80020ac <BSP_MAGNETO_GetXYZ+0x24>
  {
    if(MagnetoDrv->GetXYZ != NULL)
 8002098:	4b06      	ldr	r3, [pc, #24]	; (80020b4 <BSP_MAGNETO_GetXYZ+0x2c>)
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d004      	beq.n	80020ac <BSP_MAGNETO_GetXYZ+0x24>
    {   
      MagnetoDrv->GetXYZ(pDataXYZ);
 80020a2:	4b04      	ldr	r3, [pc, #16]	; (80020b4 <BSP_MAGNETO_GetXYZ+0x2c>)
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80020a8:	6878      	ldr	r0, [r7, #4]
 80020aa:	4798      	blx	r3
    }
  }
}
 80020ac:	bf00      	nop
 80020ae:	3708      	adds	r7, #8
 80020b0:	46bd      	mov	sp, r7
 80020b2:	bd80      	pop	{r7, pc}
 80020b4:	2000069c 	.word	0x2000069c

080020b8 <BSP_PSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Pressure Sensor driver.
  * @retval PSENSOR status
  */
uint32_t BSP_PSENSOR_Init(void)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b082      	sub	sp, #8
 80020bc:	af00      	add	r7, sp, #0
  uint32_t ret;
   
  if(LPS22HB_P_Drv.ReadID(LPS22HB_I2C_ADDRESS) != LPS22HB_WHO_AM_I_VAL)
 80020be:	4b0c      	ldr	r3, [pc, #48]	; (80020f0 <BSP_PSENSOR_Init+0x38>)
 80020c0:	685b      	ldr	r3, [r3, #4]
 80020c2:	20ba      	movs	r0, #186	; 0xba
 80020c4:	4798      	blx	r3
 80020c6:	4603      	mov	r3, r0
 80020c8:	2bb1      	cmp	r3, #177	; 0xb1
 80020ca:	d002      	beq.n	80020d2 <BSP_PSENSOR_Init+0x1a>
  {
    ret = PSENSOR_ERROR;
 80020cc:	2301      	movs	r3, #1
 80020ce:	607b      	str	r3, [r7, #4]
 80020d0:	e009      	b.n	80020e6 <BSP_PSENSOR_Init+0x2e>
  }
  else
  {
     Psensor_drv = &LPS22HB_P_Drv;
 80020d2:	4b08      	ldr	r3, [pc, #32]	; (80020f4 <BSP_PSENSOR_Init+0x3c>)
 80020d4:	4a06      	ldr	r2, [pc, #24]	; (80020f0 <BSP_PSENSOR_Init+0x38>)
 80020d6:	601a      	str	r2, [r3, #0]
     
    /* PSENSOR Init */   
    Psensor_drv->Init(LPS22HB_I2C_ADDRESS);
 80020d8:	4b06      	ldr	r3, [pc, #24]	; (80020f4 <BSP_PSENSOR_Init+0x3c>)
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	20ba      	movs	r0, #186	; 0xba
 80020e0:	4798      	blx	r3
    ret = PSENSOR_OK;
 80020e2:	2300      	movs	r3, #0
 80020e4:	607b      	str	r3, [r7, #4]
  }
  
  return ret;
 80020e6:	687b      	ldr	r3, [r7, #4]
}
 80020e8:	4618      	mov	r0, r3
 80020ea:	3708      	adds	r7, #8
 80020ec:	46bd      	mov	sp, r7
 80020ee:	bd80      	pop	{r7, pc}
 80020f0:	20000040 	.word	0x20000040
 80020f4:	200006a0 	.word	0x200006a0

080020f8 <BSP_PSENSOR_ReadPressure>:
/**
  * @brief  Read Pressure register of LPS22HB.
  * @retval LPS22HB measured pressure value.
  */
float BSP_PSENSOR_ReadPressure(void)
{ 
 80020f8:	b580      	push	{r7, lr}
 80020fa:	af00      	add	r7, sp, #0
  return Psensor_drv->ReadPressure(LPS22HB_I2C_ADDRESS);
 80020fc:	4b04      	ldr	r3, [pc, #16]	; (8002110 <BSP_PSENSOR_ReadPressure+0x18>)
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	689b      	ldr	r3, [r3, #8]
 8002102:	20ba      	movs	r0, #186	; 0xba
 8002104:	4798      	blx	r3
 8002106:	eef0 7a40 	vmov.f32	s15, s0
}
 800210a:	eeb0 0a67 	vmov.f32	s0, s15
 800210e:	bd80      	pop	{r7, pc}
 8002110:	200006a0 	.word	0x200006a0

08002114 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b082      	sub	sp, #8
 8002118:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800211a:	4b11      	ldr	r3, [pc, #68]	; (8002160 <HAL_MspInit+0x4c>)
 800211c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800211e:	4a10      	ldr	r2, [pc, #64]	; (8002160 <HAL_MspInit+0x4c>)
 8002120:	f043 0301 	orr.w	r3, r3, #1
 8002124:	6613      	str	r3, [r2, #96]	; 0x60
 8002126:	4b0e      	ldr	r3, [pc, #56]	; (8002160 <HAL_MspInit+0x4c>)
 8002128:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800212a:	f003 0301 	and.w	r3, r3, #1
 800212e:	607b      	str	r3, [r7, #4]
 8002130:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002132:	4b0b      	ldr	r3, [pc, #44]	; (8002160 <HAL_MspInit+0x4c>)
 8002134:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002136:	4a0a      	ldr	r2, [pc, #40]	; (8002160 <HAL_MspInit+0x4c>)
 8002138:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800213c:	6593      	str	r3, [r2, #88]	; 0x58
 800213e:	4b08      	ldr	r3, [pc, #32]	; (8002160 <HAL_MspInit+0x4c>)
 8002140:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002142:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002146:	603b      	str	r3, [r7, #0]
 8002148:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800214a:	2200      	movs	r2, #0
 800214c:	210f      	movs	r1, #15
 800214e:	f06f 0001 	mvn.w	r0, #1
 8002152:	f000 fba5 	bl	80028a0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002156:	bf00      	nop
 8002158:	3708      	adds	r7, #8
 800215a:	46bd      	mov	sp, r7
 800215c:	bd80      	pop	{r7, pc}
 800215e:	bf00      	nop
 8002160:	40021000 	.word	0x40021000

08002164 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002164:	b580      	push	{r7, lr}
 8002166:	b0ae      	sub	sp, #184	; 0xb8
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800216c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8002170:	2200      	movs	r2, #0
 8002172:	601a      	str	r2, [r3, #0]
 8002174:	605a      	str	r2, [r3, #4]
 8002176:	609a      	str	r2, [r3, #8]
 8002178:	60da      	str	r2, [r3, #12]
 800217a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800217c:	f107 0310 	add.w	r3, r7, #16
 8002180:	2294      	movs	r2, #148	; 0x94
 8002182:	2100      	movs	r1, #0
 8002184:	4618      	mov	r0, r3
 8002186:	f005 fef1 	bl	8007f6c <memset>
  if(hi2c->Instance==I2C1)
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	4a21      	ldr	r2, [pc, #132]	; (8002214 <HAL_I2C_MspInit+0xb0>)
 8002190:	4293      	cmp	r3, r2
 8002192:	d13a      	bne.n	800220a <HAL_I2C_MspInit+0xa6>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002194:	2340      	movs	r3, #64	; 0x40
 8002196:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002198:	2300      	movs	r3, #0
 800219a:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800219c:	f107 0310 	add.w	r3, r7, #16
 80021a0:	4618      	mov	r0, r3
 80021a2:	f002 fc91 	bl	8004ac8 <HAL_RCCEx_PeriphCLKConfig>
 80021a6:	4603      	mov	r3, r0
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d001      	beq.n	80021b0 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80021ac:	f7ff fd62 	bl	8001c74 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021b0:	4b19      	ldr	r3, [pc, #100]	; (8002218 <HAL_I2C_MspInit+0xb4>)
 80021b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021b4:	4a18      	ldr	r2, [pc, #96]	; (8002218 <HAL_I2C_MspInit+0xb4>)
 80021b6:	f043 0302 	orr.w	r3, r3, #2
 80021ba:	64d3      	str	r3, [r2, #76]	; 0x4c
 80021bc:	4b16      	ldr	r3, [pc, #88]	; (8002218 <HAL_I2C_MspInit+0xb4>)
 80021be:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021c0:	f003 0302 	and.w	r3, r3, #2
 80021c4:	60fb      	str	r3, [r7, #12]
 80021c6:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80021c8:	23c0      	movs	r3, #192	; 0xc0
 80021ca:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80021ce:	2312      	movs	r3, #18
 80021d0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021d4:	2300      	movs	r3, #0
 80021d6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021da:	2303      	movs	r3, #3
 80021dc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80021e0:	2304      	movs	r3, #4
 80021e2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021e6:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80021ea:	4619      	mov	r1, r3
 80021ec:	480b      	ldr	r0, [pc, #44]	; (800221c <HAL_I2C_MspInit+0xb8>)
 80021ee:	f000 fb81 	bl	80028f4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80021f2:	4b09      	ldr	r3, [pc, #36]	; (8002218 <HAL_I2C_MspInit+0xb4>)
 80021f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021f6:	4a08      	ldr	r2, [pc, #32]	; (8002218 <HAL_I2C_MspInit+0xb4>)
 80021f8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80021fc:	6593      	str	r3, [r2, #88]	; 0x58
 80021fe:	4b06      	ldr	r3, [pc, #24]	; (8002218 <HAL_I2C_MspInit+0xb4>)
 8002200:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002202:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002206:	60bb      	str	r3, [r7, #8]
 8002208:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800220a:	bf00      	nop
 800220c:	37b8      	adds	r7, #184	; 0xb8
 800220e:	46bd      	mov	sp, r7
 8002210:	bd80      	pop	{r7, pc}
 8002212:	bf00      	nop
 8002214:	40005400 	.word	0x40005400
 8002218:	40021000 	.word	0x40021000
 800221c:	48000400 	.word	0x48000400

08002220 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	b082      	sub	sp, #8
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C1)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	4a0a      	ldr	r2, [pc, #40]	; (8002258 <HAL_I2C_MspDeInit+0x38>)
 800222e:	4293      	cmp	r3, r2
 8002230:	d10d      	bne.n	800224e <HAL_I2C_MspDeInit+0x2e>
  {
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 8002232:	4b0a      	ldr	r3, [pc, #40]	; (800225c <HAL_I2C_MspDeInit+0x3c>)
 8002234:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002236:	4a09      	ldr	r2, [pc, #36]	; (800225c <HAL_I2C_MspDeInit+0x3c>)
 8002238:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800223c:	6593      	str	r3, [r2, #88]	; 0x58

    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 800223e:	2140      	movs	r1, #64	; 0x40
 8002240:	4807      	ldr	r0, [pc, #28]	; (8002260 <HAL_I2C_MspDeInit+0x40>)
 8002242:	f000 fce9 	bl	8002c18 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7);
 8002246:	2180      	movs	r1, #128	; 0x80
 8002248:	4805      	ldr	r0, [pc, #20]	; (8002260 <HAL_I2C_MspDeInit+0x40>)
 800224a:	f000 fce5 	bl	8002c18 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
  }

}
 800224e:	bf00      	nop
 8002250:	3708      	adds	r7, #8
 8002252:	46bd      	mov	sp, r7
 8002254:	bd80      	pop	{r7, pc}
 8002256:	bf00      	nop
 8002258:	40005400 	.word	0x40005400
 800225c:	40021000 	.word	0x40021000
 8002260:	48000400 	.word	0x48000400

08002264 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	b084      	sub	sp, #16
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002274:	d113      	bne.n	800229e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002276:	4b0c      	ldr	r3, [pc, #48]	; (80022a8 <HAL_TIM_Base_MspInit+0x44>)
 8002278:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800227a:	4a0b      	ldr	r2, [pc, #44]	; (80022a8 <HAL_TIM_Base_MspInit+0x44>)
 800227c:	f043 0301 	orr.w	r3, r3, #1
 8002280:	6593      	str	r3, [r2, #88]	; 0x58
 8002282:	4b09      	ldr	r3, [pc, #36]	; (80022a8 <HAL_TIM_Base_MspInit+0x44>)
 8002284:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002286:	f003 0301 	and.w	r3, r3, #1
 800228a:	60fb      	str	r3, [r7, #12]
 800228c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 800228e:	2200      	movs	r2, #0
 8002290:	2105      	movs	r1, #5
 8002292:	201c      	movs	r0, #28
 8002294:	f000 fb04 	bl	80028a0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002298:	201c      	movs	r0, #28
 800229a:	f000 fb1d 	bl	80028d8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 800229e:	bf00      	nop
 80022a0:	3710      	adds	r7, #16
 80022a2:	46bd      	mov	sp, r7
 80022a4:	bd80      	pop	{r7, pc}
 80022a6:	bf00      	nop
 80022a8:	40021000 	.word	0x40021000

080022ac <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b0ae      	sub	sp, #184	; 0xb8
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022b4:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80022b8:	2200      	movs	r2, #0
 80022ba:	601a      	str	r2, [r3, #0]
 80022bc:	605a      	str	r2, [r3, #4]
 80022be:	609a      	str	r2, [r3, #8]
 80022c0:	60da      	str	r2, [r3, #12]
 80022c2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80022c4:	f107 0310 	add.w	r3, r7, #16
 80022c8:	2294      	movs	r2, #148	; 0x94
 80022ca:	2100      	movs	r1, #0
 80022cc:	4618      	mov	r0, r3
 80022ce:	f005 fe4d 	bl	8007f6c <memset>
  if(huart->Instance==UART4)
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	4a21      	ldr	r2, [pc, #132]	; (800235c <HAL_UART_MspInit+0xb0>)
 80022d8:	4293      	cmp	r3, r2
 80022da:	d13b      	bne.n	8002354 <HAL_UART_MspInit+0xa8>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 80022dc:	2308      	movs	r3, #8
 80022de:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 80022e0:	2300      	movs	r3, #0
 80022e2:	65bb      	str	r3, [r7, #88]	; 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80022e4:	f107 0310 	add.w	r3, r7, #16
 80022e8:	4618      	mov	r0, r3
 80022ea:	f002 fbed 	bl	8004ac8 <HAL_RCCEx_PeriphCLKConfig>
 80022ee:	4603      	mov	r3, r0
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d001      	beq.n	80022f8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80022f4:	f7ff fcbe 	bl	8001c74 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80022f8:	4b19      	ldr	r3, [pc, #100]	; (8002360 <HAL_UART_MspInit+0xb4>)
 80022fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80022fc:	4a18      	ldr	r2, [pc, #96]	; (8002360 <HAL_UART_MspInit+0xb4>)
 80022fe:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8002302:	6593      	str	r3, [r2, #88]	; 0x58
 8002304:	4b16      	ldr	r3, [pc, #88]	; (8002360 <HAL_UART_MspInit+0xb4>)
 8002306:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002308:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800230c:	60fb      	str	r3, [r7, #12]
 800230e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002310:	4b13      	ldr	r3, [pc, #76]	; (8002360 <HAL_UART_MspInit+0xb4>)
 8002312:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002314:	4a12      	ldr	r2, [pc, #72]	; (8002360 <HAL_UART_MspInit+0xb4>)
 8002316:	f043 0301 	orr.w	r3, r3, #1
 800231a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800231c:	4b10      	ldr	r3, [pc, #64]	; (8002360 <HAL_UART_MspInit+0xb4>)
 800231e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002320:	f003 0301 	and.w	r3, r3, #1
 8002324:	60bb      	str	r3, [r7, #8]
 8002326:	68bb      	ldr	r3, [r7, #8]
    /**UART4 GPIO Configuration
    PA0     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002328:	2303      	movs	r3, #3
 800232a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800232e:	2302      	movs	r3, #2
 8002330:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002334:	2300      	movs	r3, #0
 8002336:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800233a:	2303      	movs	r3, #3
 800233c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8002340:	2308      	movs	r3, #8
 8002342:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002346:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800234a:	4619      	mov	r1, r3
 800234c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002350:	f000 fad0 	bl	80028f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }

}
 8002354:	bf00      	nop
 8002356:	37b8      	adds	r7, #184	; 0xb8
 8002358:	46bd      	mov	sp, r7
 800235a:	bd80      	pop	{r7, pc}
 800235c:	40004c00 	.word	0x40004c00
 8002360:	40021000 	.word	0x40021000

08002364 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b08e      	sub	sp, #56	; 0x38
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 800236c:	2300      	movs	r3, #0
 800236e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 8002372:	4b34      	ldr	r3, [pc, #208]	; (8002444 <HAL_InitTick+0xe0>)
 8002374:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002376:	4a33      	ldr	r2, [pc, #204]	; (8002444 <HAL_InitTick+0xe0>)
 8002378:	f043 0320 	orr.w	r3, r3, #32
 800237c:	6593      	str	r3, [r2, #88]	; 0x58
 800237e:	4b31      	ldr	r3, [pc, #196]	; (8002444 <HAL_InitTick+0xe0>)
 8002380:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002382:	f003 0320 	and.w	r3, r3, #32
 8002386:	60fb      	str	r3, [r7, #12]
 8002388:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800238a:	f107 0210 	add.w	r2, r7, #16
 800238e:	f107 0314 	add.w	r3, r7, #20
 8002392:	4611      	mov	r1, r2
 8002394:	4618      	mov	r0, r3
 8002396:	f002 faa5 	bl	80048e4 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800239a:	6a3b      	ldr	r3, [r7, #32]
 800239c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM7 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800239e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d103      	bne.n	80023ac <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80023a4:	f002 fa72 	bl	800488c <HAL_RCC_GetPCLK1Freq>
 80023a8:	6378      	str	r0, [r7, #52]	; 0x34
 80023aa:	e004      	b.n	80023b6 <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80023ac:	f002 fa6e 	bl	800488c <HAL_RCC_GetPCLK1Freq>
 80023b0:	4603      	mov	r3, r0
 80023b2:	005b      	lsls	r3, r3, #1
 80023b4:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80023b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80023b8:	4a23      	ldr	r2, [pc, #140]	; (8002448 <HAL_InitTick+0xe4>)
 80023ba:	fba2 2303 	umull	r2, r3, r2, r3
 80023be:	0c9b      	lsrs	r3, r3, #18
 80023c0:	3b01      	subs	r3, #1
 80023c2:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 80023c4:	4b21      	ldr	r3, [pc, #132]	; (800244c <HAL_InitTick+0xe8>)
 80023c6:	4a22      	ldr	r2, [pc, #136]	; (8002450 <HAL_InitTick+0xec>)
 80023c8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 80023ca:	4b20      	ldr	r3, [pc, #128]	; (800244c <HAL_InitTick+0xe8>)
 80023cc:	f240 32e7 	movw	r2, #999	; 0x3e7
 80023d0:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 80023d2:	4a1e      	ldr	r2, [pc, #120]	; (800244c <HAL_InitTick+0xe8>)
 80023d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80023d6:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 80023d8:	4b1c      	ldr	r3, [pc, #112]	; (800244c <HAL_InitTick+0xe8>)
 80023da:	2200      	movs	r2, #0
 80023dc:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023de:	4b1b      	ldr	r3, [pc, #108]	; (800244c <HAL_InitTick+0xe8>)
 80023e0:	2200      	movs	r2, #0
 80023e2:	609a      	str	r2, [r3, #8]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80023e4:	4b19      	ldr	r3, [pc, #100]	; (800244c <HAL_InitTick+0xe8>)
 80023e6:	2200      	movs	r2, #0
 80023e8:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim7);
 80023ea:	4818      	ldr	r0, [pc, #96]	; (800244c <HAL_InitTick+0xe8>)
 80023ec:	f003 f884 	bl	80054f8 <HAL_TIM_Base_Init>
 80023f0:	4603      	mov	r3, r0
 80023f2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 80023f6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d11b      	bne.n	8002436 <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim7);
 80023fe:	4813      	ldr	r0, [pc, #76]	; (800244c <HAL_InitTick+0xe8>)
 8002400:	f003 f8d2 	bl	80055a8 <HAL_TIM_Base_Start_IT>
 8002404:	4603      	mov	r3, r0
 8002406:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 800240a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800240e:	2b00      	cmp	r3, #0
 8002410:	d111      	bne.n	8002436 <HAL_InitTick+0xd2>
    {
    /* Enable the TIM7 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002412:	2037      	movs	r0, #55	; 0x37
 8002414:	f000 fa60 	bl	80028d8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	2b0f      	cmp	r3, #15
 800241c:	d808      	bhi.n	8002430 <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority, 0U);
 800241e:	2200      	movs	r2, #0
 8002420:	6879      	ldr	r1, [r7, #4]
 8002422:	2037      	movs	r0, #55	; 0x37
 8002424:	f000 fa3c 	bl	80028a0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002428:	4a0a      	ldr	r2, [pc, #40]	; (8002454 <HAL_InitTick+0xf0>)
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	6013      	str	r3, [r2, #0]
 800242e:	e002      	b.n	8002436 <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8002430:	2301      	movs	r3, #1
 8002432:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8002436:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 800243a:	4618      	mov	r0, r3
 800243c:	3738      	adds	r7, #56	; 0x38
 800243e:	46bd      	mov	sp, r7
 8002440:	bd80      	pop	{r7, pc}
 8002442:	bf00      	nop
 8002444:	40021000 	.word	0x40021000
 8002448:	431bde83 	.word	0x431bde83
 800244c:	200006a4 	.word	0x200006a4
 8002450:	40001400 	.word	0x40001400
 8002454:	20000084 	.word	0x20000084

08002458 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002458:	b480      	push	{r7}
 800245a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800245c:	e7fe      	b.n	800245c <NMI_Handler+0x4>

0800245e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800245e:	b480      	push	{r7}
 8002460:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002462:	e7fe      	b.n	8002462 <HardFault_Handler+0x4>

08002464 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002464:	b480      	push	{r7}
 8002466:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002468:	e7fe      	b.n	8002468 <MemManage_Handler+0x4>

0800246a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800246a:	b480      	push	{r7}
 800246c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800246e:	e7fe      	b.n	800246e <BusFault_Handler+0x4>

08002470 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002470:	b480      	push	{r7}
 8002472:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002474:	e7fe      	b.n	8002474 <UsageFault_Handler+0x4>

08002476 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002476:	b480      	push	{r7}
 8002478:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800247a:	bf00      	nop
 800247c:	46bd      	mov	sp, r7
 800247e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002482:	4770      	bx	lr

08002484 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002484:	b580      	push	{r7, lr}
 8002486:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002488:	4802      	ldr	r0, [pc, #8]	; (8002494 <TIM2_IRQHandler+0x10>)
 800248a:	f003 f8fd 	bl	8005688 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800248e:	bf00      	nop
 8002490:	bd80      	pop	{r7, pc}
 8002492:	bf00      	nop
 8002494:	20000524 	.word	0x20000524

08002498 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002498:	b580      	push	{r7, lr}
 800249a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(mybutton_Pin);
 800249c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80024a0:	f000 fcf6 	bl	8002e90 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80024a4:	bf00      	nop
 80024a6:	bd80      	pop	{r7, pc}

080024a8 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80024a8:	b580      	push	{r7, lr}
 80024aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80024ac:	4802      	ldr	r0, [pc, #8]	; (80024b8 <TIM7_IRQHandler+0x10>)
 80024ae:	f003 f8eb 	bl	8005688 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80024b2:	bf00      	nop
 80024b4:	bd80      	pop	{r7, pc}
 80024b6:	bf00      	nop
 80024b8:	200006a4 	.word	0x200006a4

080024bc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80024bc:	b480      	push	{r7}
 80024be:	af00      	add	r7, sp, #0
  return 1;
 80024c0:	2301      	movs	r3, #1
}
 80024c2:	4618      	mov	r0, r3
 80024c4:	46bd      	mov	sp, r7
 80024c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ca:	4770      	bx	lr

080024cc <_kill>:

int _kill(int pid, int sig)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b082      	sub	sp, #8
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]
 80024d4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80024d6:	f005 fd11 	bl	8007efc <__errno>
 80024da:	4603      	mov	r3, r0
 80024dc:	2216      	movs	r2, #22
 80024de:	601a      	str	r2, [r3, #0]
  return -1;
 80024e0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80024e4:	4618      	mov	r0, r3
 80024e6:	3708      	adds	r7, #8
 80024e8:	46bd      	mov	sp, r7
 80024ea:	bd80      	pop	{r7, pc}

080024ec <_exit>:

void _exit (int status)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	b082      	sub	sp, #8
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80024f4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80024f8:	6878      	ldr	r0, [r7, #4]
 80024fa:	f7ff ffe7 	bl	80024cc <_kill>
  while (1) {}    /* Make sure we hang here */
 80024fe:	e7fe      	b.n	80024fe <_exit+0x12>

08002500 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b086      	sub	sp, #24
 8002504:	af00      	add	r7, sp, #0
 8002506:	60f8      	str	r0, [r7, #12]
 8002508:	60b9      	str	r1, [r7, #8]
 800250a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800250c:	2300      	movs	r3, #0
 800250e:	617b      	str	r3, [r7, #20]
 8002510:	e00a      	b.n	8002528 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002512:	f3af 8000 	nop.w
 8002516:	4601      	mov	r1, r0
 8002518:	68bb      	ldr	r3, [r7, #8]
 800251a:	1c5a      	adds	r2, r3, #1
 800251c:	60ba      	str	r2, [r7, #8]
 800251e:	b2ca      	uxtb	r2, r1
 8002520:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002522:	697b      	ldr	r3, [r7, #20]
 8002524:	3301      	adds	r3, #1
 8002526:	617b      	str	r3, [r7, #20]
 8002528:	697a      	ldr	r2, [r7, #20]
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	429a      	cmp	r2, r3
 800252e:	dbf0      	blt.n	8002512 <_read+0x12>
  }

  return len;
 8002530:	687b      	ldr	r3, [r7, #4]
}
 8002532:	4618      	mov	r0, r3
 8002534:	3718      	adds	r7, #24
 8002536:	46bd      	mov	sp, r7
 8002538:	bd80      	pop	{r7, pc}

0800253a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800253a:	b580      	push	{r7, lr}
 800253c:	b086      	sub	sp, #24
 800253e:	af00      	add	r7, sp, #0
 8002540:	60f8      	str	r0, [r7, #12]
 8002542:	60b9      	str	r1, [r7, #8]
 8002544:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002546:	2300      	movs	r3, #0
 8002548:	617b      	str	r3, [r7, #20]
 800254a:	e009      	b.n	8002560 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800254c:	68bb      	ldr	r3, [r7, #8]
 800254e:	1c5a      	adds	r2, r3, #1
 8002550:	60ba      	str	r2, [r7, #8]
 8002552:	781b      	ldrb	r3, [r3, #0]
 8002554:	4618      	mov	r0, r3
 8002556:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800255a:	697b      	ldr	r3, [r7, #20]
 800255c:	3301      	adds	r3, #1
 800255e:	617b      	str	r3, [r7, #20]
 8002560:	697a      	ldr	r2, [r7, #20]
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	429a      	cmp	r2, r3
 8002566:	dbf1      	blt.n	800254c <_write+0x12>
  }
  return len;
 8002568:	687b      	ldr	r3, [r7, #4]
}
 800256a:	4618      	mov	r0, r3
 800256c:	3718      	adds	r7, #24
 800256e:	46bd      	mov	sp, r7
 8002570:	bd80      	pop	{r7, pc}

08002572 <_close>:

int _close(int file)
{
 8002572:	b480      	push	{r7}
 8002574:	b083      	sub	sp, #12
 8002576:	af00      	add	r7, sp, #0
 8002578:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800257a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800257e:	4618      	mov	r0, r3
 8002580:	370c      	adds	r7, #12
 8002582:	46bd      	mov	sp, r7
 8002584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002588:	4770      	bx	lr

0800258a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800258a:	b480      	push	{r7}
 800258c:	b083      	sub	sp, #12
 800258e:	af00      	add	r7, sp, #0
 8002590:	6078      	str	r0, [r7, #4]
 8002592:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002594:	683b      	ldr	r3, [r7, #0]
 8002596:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800259a:	605a      	str	r2, [r3, #4]
  return 0;
 800259c:	2300      	movs	r3, #0
}
 800259e:	4618      	mov	r0, r3
 80025a0:	370c      	adds	r7, #12
 80025a2:	46bd      	mov	sp, r7
 80025a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a8:	4770      	bx	lr

080025aa <_isatty>:

int _isatty(int file)
{
 80025aa:	b480      	push	{r7}
 80025ac:	b083      	sub	sp, #12
 80025ae:	af00      	add	r7, sp, #0
 80025b0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80025b2:	2301      	movs	r3, #1
}
 80025b4:	4618      	mov	r0, r3
 80025b6:	370c      	adds	r7, #12
 80025b8:	46bd      	mov	sp, r7
 80025ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025be:	4770      	bx	lr

080025c0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80025c0:	b480      	push	{r7}
 80025c2:	b085      	sub	sp, #20
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	60f8      	str	r0, [r7, #12]
 80025c8:	60b9      	str	r1, [r7, #8]
 80025ca:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80025cc:	2300      	movs	r3, #0
}
 80025ce:	4618      	mov	r0, r3
 80025d0:	3714      	adds	r7, #20
 80025d2:	46bd      	mov	sp, r7
 80025d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d8:	4770      	bx	lr
	...

080025dc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	b086      	sub	sp, #24
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80025e4:	4a14      	ldr	r2, [pc, #80]	; (8002638 <_sbrk+0x5c>)
 80025e6:	4b15      	ldr	r3, [pc, #84]	; (800263c <_sbrk+0x60>)
 80025e8:	1ad3      	subs	r3, r2, r3
 80025ea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80025ec:	697b      	ldr	r3, [r7, #20]
 80025ee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80025f0:	4b13      	ldr	r3, [pc, #76]	; (8002640 <_sbrk+0x64>)
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d102      	bne.n	80025fe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80025f8:	4b11      	ldr	r3, [pc, #68]	; (8002640 <_sbrk+0x64>)
 80025fa:	4a12      	ldr	r2, [pc, #72]	; (8002644 <_sbrk+0x68>)
 80025fc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80025fe:	4b10      	ldr	r3, [pc, #64]	; (8002640 <_sbrk+0x64>)
 8002600:	681a      	ldr	r2, [r3, #0]
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	4413      	add	r3, r2
 8002606:	693a      	ldr	r2, [r7, #16]
 8002608:	429a      	cmp	r2, r3
 800260a:	d207      	bcs.n	800261c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800260c:	f005 fc76 	bl	8007efc <__errno>
 8002610:	4603      	mov	r3, r0
 8002612:	220c      	movs	r2, #12
 8002614:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002616:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800261a:	e009      	b.n	8002630 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800261c:	4b08      	ldr	r3, [pc, #32]	; (8002640 <_sbrk+0x64>)
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002622:	4b07      	ldr	r3, [pc, #28]	; (8002640 <_sbrk+0x64>)
 8002624:	681a      	ldr	r2, [r3, #0]
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	4413      	add	r3, r2
 800262a:	4a05      	ldr	r2, [pc, #20]	; (8002640 <_sbrk+0x64>)
 800262c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800262e:	68fb      	ldr	r3, [r7, #12]
}
 8002630:	4618      	mov	r0, r3
 8002632:	3718      	adds	r7, #24
 8002634:	46bd      	mov	sp, r7
 8002636:	bd80      	pop	{r7, pc}
 8002638:	200a0000 	.word	0x200a0000
 800263c:	00000400 	.word	0x00000400
 8002640:	200006f0 	.word	0x200006f0
 8002644:	20001418 	.word	0x20001418

08002648 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8002648:	b480      	push	{r7}
 800264a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800264c:	4b06      	ldr	r3, [pc, #24]	; (8002668 <SystemInit+0x20>)
 800264e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002652:	4a05      	ldr	r2, [pc, #20]	; (8002668 <SystemInit+0x20>)
 8002654:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002658:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 800265c:	bf00      	nop
 800265e:	46bd      	mov	sp, r7
 8002660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002664:	4770      	bx	lr
 8002666:	bf00      	nop
 8002668:	e000ed00 	.word	0xe000ed00

0800266c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800266c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80026a4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002670:	f7ff ffea 	bl	8002648 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002674:	480c      	ldr	r0, [pc, #48]	; (80026a8 <LoopForever+0x6>)
  ldr r1, =_edata
 8002676:	490d      	ldr	r1, [pc, #52]	; (80026ac <LoopForever+0xa>)
  ldr r2, =_sidata
 8002678:	4a0d      	ldr	r2, [pc, #52]	; (80026b0 <LoopForever+0xe>)
  movs r3, #0
 800267a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800267c:	e002      	b.n	8002684 <LoopCopyDataInit>

0800267e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800267e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002680:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002682:	3304      	adds	r3, #4

08002684 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002684:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002686:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002688:	d3f9      	bcc.n	800267e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800268a:	4a0a      	ldr	r2, [pc, #40]	; (80026b4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800268c:	4c0a      	ldr	r4, [pc, #40]	; (80026b8 <LoopForever+0x16>)
  movs r3, #0
 800268e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002690:	e001      	b.n	8002696 <LoopFillZerobss>

08002692 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002692:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002694:	3204      	adds	r2, #4

08002696 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002696:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002698:	d3fb      	bcc.n	8002692 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800269a:	f005 fc35 	bl	8007f08 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800269e:	f7ff f86d 	bl	800177c <main>

080026a2 <LoopForever>:

LoopForever:
    b LoopForever
 80026a2:	e7fe      	b.n	80026a2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80026a4:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 80026a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80026ac:	20000260 	.word	0x20000260
  ldr r2, =_sidata
 80026b0:	0800af14 	.word	0x0800af14
  ldr r2, =_sbss
 80026b4:	20000260 	.word	0x20000260
  ldr r4, =_ebss
 80026b8:	20001414 	.word	0x20001414

080026bc <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80026bc:	e7fe      	b.n	80026bc <ADC1_IRQHandler>

080026be <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80026be:	b580      	push	{r7, lr}
 80026c0:	b082      	sub	sp, #8
 80026c2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80026c4:	2300      	movs	r3, #0
 80026c6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80026c8:	2003      	movs	r0, #3
 80026ca:	f000 f8de 	bl	800288a <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80026ce:	200f      	movs	r0, #15
 80026d0:	f7ff fe48 	bl	8002364 <HAL_InitTick>
 80026d4:	4603      	mov	r3, r0
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d002      	beq.n	80026e0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80026da:	2301      	movs	r3, #1
 80026dc:	71fb      	strb	r3, [r7, #7]
 80026de:	e001      	b.n	80026e4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80026e0:	f7ff fd18 	bl	8002114 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80026e4:	79fb      	ldrb	r3, [r7, #7]
}
 80026e6:	4618      	mov	r0, r3
 80026e8:	3708      	adds	r7, #8
 80026ea:	46bd      	mov	sp, r7
 80026ec:	bd80      	pop	{r7, pc}
	...

080026f0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80026f0:	b480      	push	{r7}
 80026f2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80026f4:	4b06      	ldr	r3, [pc, #24]	; (8002710 <HAL_IncTick+0x20>)
 80026f6:	781b      	ldrb	r3, [r3, #0]
 80026f8:	461a      	mov	r2, r3
 80026fa:	4b06      	ldr	r3, [pc, #24]	; (8002714 <HAL_IncTick+0x24>)
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	4413      	add	r3, r2
 8002700:	4a04      	ldr	r2, [pc, #16]	; (8002714 <HAL_IncTick+0x24>)
 8002702:	6013      	str	r3, [r2, #0]
}
 8002704:	bf00      	nop
 8002706:	46bd      	mov	sp, r7
 8002708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270c:	4770      	bx	lr
 800270e:	bf00      	nop
 8002710:	20000088 	.word	0x20000088
 8002714:	200006f4 	.word	0x200006f4

08002718 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002718:	b480      	push	{r7}
 800271a:	af00      	add	r7, sp, #0
  return uwTick;
 800271c:	4b03      	ldr	r3, [pc, #12]	; (800272c <HAL_GetTick+0x14>)
 800271e:	681b      	ldr	r3, [r3, #0]
}
 8002720:	4618      	mov	r0, r3
 8002722:	46bd      	mov	sp, r7
 8002724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002728:	4770      	bx	lr
 800272a:	bf00      	nop
 800272c:	200006f4 	.word	0x200006f4

08002730 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002730:	b480      	push	{r7}
 8002732:	b085      	sub	sp, #20
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	f003 0307 	and.w	r3, r3, #7
 800273e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002740:	4b0c      	ldr	r3, [pc, #48]	; (8002774 <__NVIC_SetPriorityGrouping+0x44>)
 8002742:	68db      	ldr	r3, [r3, #12]
 8002744:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002746:	68ba      	ldr	r2, [r7, #8]
 8002748:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800274c:	4013      	ands	r3, r2
 800274e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002754:	68bb      	ldr	r3, [r7, #8]
 8002756:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002758:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800275c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002760:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002762:	4a04      	ldr	r2, [pc, #16]	; (8002774 <__NVIC_SetPriorityGrouping+0x44>)
 8002764:	68bb      	ldr	r3, [r7, #8]
 8002766:	60d3      	str	r3, [r2, #12]
}
 8002768:	bf00      	nop
 800276a:	3714      	adds	r7, #20
 800276c:	46bd      	mov	sp, r7
 800276e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002772:	4770      	bx	lr
 8002774:	e000ed00 	.word	0xe000ed00

08002778 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002778:	b480      	push	{r7}
 800277a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800277c:	4b04      	ldr	r3, [pc, #16]	; (8002790 <__NVIC_GetPriorityGrouping+0x18>)
 800277e:	68db      	ldr	r3, [r3, #12]
 8002780:	0a1b      	lsrs	r3, r3, #8
 8002782:	f003 0307 	and.w	r3, r3, #7
}
 8002786:	4618      	mov	r0, r3
 8002788:	46bd      	mov	sp, r7
 800278a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278e:	4770      	bx	lr
 8002790:	e000ed00 	.word	0xe000ed00

08002794 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002794:	b480      	push	{r7}
 8002796:	b083      	sub	sp, #12
 8002798:	af00      	add	r7, sp, #0
 800279a:	4603      	mov	r3, r0
 800279c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800279e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	db0b      	blt.n	80027be <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80027a6:	79fb      	ldrb	r3, [r7, #7]
 80027a8:	f003 021f 	and.w	r2, r3, #31
 80027ac:	4907      	ldr	r1, [pc, #28]	; (80027cc <__NVIC_EnableIRQ+0x38>)
 80027ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027b2:	095b      	lsrs	r3, r3, #5
 80027b4:	2001      	movs	r0, #1
 80027b6:	fa00 f202 	lsl.w	r2, r0, r2
 80027ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80027be:	bf00      	nop
 80027c0:	370c      	adds	r7, #12
 80027c2:	46bd      	mov	sp, r7
 80027c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c8:	4770      	bx	lr
 80027ca:	bf00      	nop
 80027cc:	e000e100 	.word	0xe000e100

080027d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80027d0:	b480      	push	{r7}
 80027d2:	b083      	sub	sp, #12
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	4603      	mov	r3, r0
 80027d8:	6039      	str	r1, [r7, #0]
 80027da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	db0a      	blt.n	80027fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	b2da      	uxtb	r2, r3
 80027e8:	490c      	ldr	r1, [pc, #48]	; (800281c <__NVIC_SetPriority+0x4c>)
 80027ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027ee:	0112      	lsls	r2, r2, #4
 80027f0:	b2d2      	uxtb	r2, r2
 80027f2:	440b      	add	r3, r1
 80027f4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80027f8:	e00a      	b.n	8002810 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80027fa:	683b      	ldr	r3, [r7, #0]
 80027fc:	b2da      	uxtb	r2, r3
 80027fe:	4908      	ldr	r1, [pc, #32]	; (8002820 <__NVIC_SetPriority+0x50>)
 8002800:	79fb      	ldrb	r3, [r7, #7]
 8002802:	f003 030f 	and.w	r3, r3, #15
 8002806:	3b04      	subs	r3, #4
 8002808:	0112      	lsls	r2, r2, #4
 800280a:	b2d2      	uxtb	r2, r2
 800280c:	440b      	add	r3, r1
 800280e:	761a      	strb	r2, [r3, #24]
}
 8002810:	bf00      	nop
 8002812:	370c      	adds	r7, #12
 8002814:	46bd      	mov	sp, r7
 8002816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281a:	4770      	bx	lr
 800281c:	e000e100 	.word	0xe000e100
 8002820:	e000ed00 	.word	0xe000ed00

08002824 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002824:	b480      	push	{r7}
 8002826:	b089      	sub	sp, #36	; 0x24
 8002828:	af00      	add	r7, sp, #0
 800282a:	60f8      	str	r0, [r7, #12]
 800282c:	60b9      	str	r1, [r7, #8]
 800282e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	f003 0307 	and.w	r3, r3, #7
 8002836:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002838:	69fb      	ldr	r3, [r7, #28]
 800283a:	f1c3 0307 	rsb	r3, r3, #7
 800283e:	2b04      	cmp	r3, #4
 8002840:	bf28      	it	cs
 8002842:	2304      	movcs	r3, #4
 8002844:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002846:	69fb      	ldr	r3, [r7, #28]
 8002848:	3304      	adds	r3, #4
 800284a:	2b06      	cmp	r3, #6
 800284c:	d902      	bls.n	8002854 <NVIC_EncodePriority+0x30>
 800284e:	69fb      	ldr	r3, [r7, #28]
 8002850:	3b03      	subs	r3, #3
 8002852:	e000      	b.n	8002856 <NVIC_EncodePriority+0x32>
 8002854:	2300      	movs	r3, #0
 8002856:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002858:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800285c:	69bb      	ldr	r3, [r7, #24]
 800285e:	fa02 f303 	lsl.w	r3, r2, r3
 8002862:	43da      	mvns	r2, r3
 8002864:	68bb      	ldr	r3, [r7, #8]
 8002866:	401a      	ands	r2, r3
 8002868:	697b      	ldr	r3, [r7, #20]
 800286a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800286c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002870:	697b      	ldr	r3, [r7, #20]
 8002872:	fa01 f303 	lsl.w	r3, r1, r3
 8002876:	43d9      	mvns	r1, r3
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800287c:	4313      	orrs	r3, r2
         );
}
 800287e:	4618      	mov	r0, r3
 8002880:	3724      	adds	r7, #36	; 0x24
 8002882:	46bd      	mov	sp, r7
 8002884:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002888:	4770      	bx	lr

0800288a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800288a:	b580      	push	{r7, lr}
 800288c:	b082      	sub	sp, #8
 800288e:	af00      	add	r7, sp, #0
 8002890:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002892:	6878      	ldr	r0, [r7, #4]
 8002894:	f7ff ff4c 	bl	8002730 <__NVIC_SetPriorityGrouping>
}
 8002898:	bf00      	nop
 800289a:	3708      	adds	r7, #8
 800289c:	46bd      	mov	sp, r7
 800289e:	bd80      	pop	{r7, pc}

080028a0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b086      	sub	sp, #24
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	4603      	mov	r3, r0
 80028a8:	60b9      	str	r1, [r7, #8]
 80028aa:	607a      	str	r2, [r7, #4]
 80028ac:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80028ae:	2300      	movs	r3, #0
 80028b0:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80028b2:	f7ff ff61 	bl	8002778 <__NVIC_GetPriorityGrouping>
 80028b6:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80028b8:	687a      	ldr	r2, [r7, #4]
 80028ba:	68b9      	ldr	r1, [r7, #8]
 80028bc:	6978      	ldr	r0, [r7, #20]
 80028be:	f7ff ffb1 	bl	8002824 <NVIC_EncodePriority>
 80028c2:	4602      	mov	r2, r0
 80028c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80028c8:	4611      	mov	r1, r2
 80028ca:	4618      	mov	r0, r3
 80028cc:	f7ff ff80 	bl	80027d0 <__NVIC_SetPriority>
}
 80028d0:	bf00      	nop
 80028d2:	3718      	adds	r7, #24
 80028d4:	46bd      	mov	sp, r7
 80028d6:	bd80      	pop	{r7, pc}

080028d8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	b082      	sub	sp, #8
 80028dc:	af00      	add	r7, sp, #0
 80028de:	4603      	mov	r3, r0
 80028e0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80028e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028e6:	4618      	mov	r0, r3
 80028e8:	f7ff ff54 	bl	8002794 <__NVIC_EnableIRQ>
}
 80028ec:	bf00      	nop
 80028ee:	3708      	adds	r7, #8
 80028f0:	46bd      	mov	sp, r7
 80028f2:	bd80      	pop	{r7, pc}

080028f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80028f4:	b480      	push	{r7}
 80028f6:	b087      	sub	sp, #28
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
 80028fc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80028fe:	2300      	movs	r3, #0
 8002900:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002902:	e166      	b.n	8002bd2 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002904:	683b      	ldr	r3, [r7, #0]
 8002906:	681a      	ldr	r2, [r3, #0]
 8002908:	2101      	movs	r1, #1
 800290a:	697b      	ldr	r3, [r7, #20]
 800290c:	fa01 f303 	lsl.w	r3, r1, r3
 8002910:	4013      	ands	r3, r2
 8002912:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	2b00      	cmp	r3, #0
 8002918:	f000 8158 	beq.w	8002bcc <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800291c:	683b      	ldr	r3, [r7, #0]
 800291e:	685b      	ldr	r3, [r3, #4]
 8002920:	f003 0303 	and.w	r3, r3, #3
 8002924:	2b01      	cmp	r3, #1
 8002926:	d005      	beq.n	8002934 <HAL_GPIO_Init+0x40>
 8002928:	683b      	ldr	r3, [r7, #0]
 800292a:	685b      	ldr	r3, [r3, #4]
 800292c:	f003 0303 	and.w	r3, r3, #3
 8002930:	2b02      	cmp	r3, #2
 8002932:	d130      	bne.n	8002996 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	689b      	ldr	r3, [r3, #8]
 8002938:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800293a:	697b      	ldr	r3, [r7, #20]
 800293c:	005b      	lsls	r3, r3, #1
 800293e:	2203      	movs	r2, #3
 8002940:	fa02 f303 	lsl.w	r3, r2, r3
 8002944:	43db      	mvns	r3, r3
 8002946:	693a      	ldr	r2, [r7, #16]
 8002948:	4013      	ands	r3, r2
 800294a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800294c:	683b      	ldr	r3, [r7, #0]
 800294e:	68da      	ldr	r2, [r3, #12]
 8002950:	697b      	ldr	r3, [r7, #20]
 8002952:	005b      	lsls	r3, r3, #1
 8002954:	fa02 f303 	lsl.w	r3, r2, r3
 8002958:	693a      	ldr	r2, [r7, #16]
 800295a:	4313      	orrs	r3, r2
 800295c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	693a      	ldr	r2, [r7, #16]
 8002962:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	685b      	ldr	r3, [r3, #4]
 8002968:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800296a:	2201      	movs	r2, #1
 800296c:	697b      	ldr	r3, [r7, #20]
 800296e:	fa02 f303 	lsl.w	r3, r2, r3
 8002972:	43db      	mvns	r3, r3
 8002974:	693a      	ldr	r2, [r7, #16]
 8002976:	4013      	ands	r3, r2
 8002978:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800297a:	683b      	ldr	r3, [r7, #0]
 800297c:	685b      	ldr	r3, [r3, #4]
 800297e:	091b      	lsrs	r3, r3, #4
 8002980:	f003 0201 	and.w	r2, r3, #1
 8002984:	697b      	ldr	r3, [r7, #20]
 8002986:	fa02 f303 	lsl.w	r3, r2, r3
 800298a:	693a      	ldr	r2, [r7, #16]
 800298c:	4313      	orrs	r3, r2
 800298e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	693a      	ldr	r2, [r7, #16]
 8002994:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002996:	683b      	ldr	r3, [r7, #0]
 8002998:	685b      	ldr	r3, [r3, #4]
 800299a:	f003 0303 	and.w	r3, r3, #3
 800299e:	2b03      	cmp	r3, #3
 80029a0:	d017      	beq.n	80029d2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	68db      	ldr	r3, [r3, #12]
 80029a6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80029a8:	697b      	ldr	r3, [r7, #20]
 80029aa:	005b      	lsls	r3, r3, #1
 80029ac:	2203      	movs	r2, #3
 80029ae:	fa02 f303 	lsl.w	r3, r2, r3
 80029b2:	43db      	mvns	r3, r3
 80029b4:	693a      	ldr	r2, [r7, #16]
 80029b6:	4013      	ands	r3, r2
 80029b8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80029ba:	683b      	ldr	r3, [r7, #0]
 80029bc:	689a      	ldr	r2, [r3, #8]
 80029be:	697b      	ldr	r3, [r7, #20]
 80029c0:	005b      	lsls	r3, r3, #1
 80029c2:	fa02 f303 	lsl.w	r3, r2, r3
 80029c6:	693a      	ldr	r2, [r7, #16]
 80029c8:	4313      	orrs	r3, r2
 80029ca:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	693a      	ldr	r2, [r7, #16]
 80029d0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80029d2:	683b      	ldr	r3, [r7, #0]
 80029d4:	685b      	ldr	r3, [r3, #4]
 80029d6:	f003 0303 	and.w	r3, r3, #3
 80029da:	2b02      	cmp	r3, #2
 80029dc:	d123      	bne.n	8002a26 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80029de:	697b      	ldr	r3, [r7, #20]
 80029e0:	08da      	lsrs	r2, r3, #3
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	3208      	adds	r2, #8
 80029e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80029ea:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80029ec:	697b      	ldr	r3, [r7, #20]
 80029ee:	f003 0307 	and.w	r3, r3, #7
 80029f2:	009b      	lsls	r3, r3, #2
 80029f4:	220f      	movs	r2, #15
 80029f6:	fa02 f303 	lsl.w	r3, r2, r3
 80029fa:	43db      	mvns	r3, r3
 80029fc:	693a      	ldr	r2, [r7, #16]
 80029fe:	4013      	ands	r3, r2
 8002a00:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002a02:	683b      	ldr	r3, [r7, #0]
 8002a04:	691a      	ldr	r2, [r3, #16]
 8002a06:	697b      	ldr	r3, [r7, #20]
 8002a08:	f003 0307 	and.w	r3, r3, #7
 8002a0c:	009b      	lsls	r3, r3, #2
 8002a0e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a12:	693a      	ldr	r2, [r7, #16]
 8002a14:	4313      	orrs	r3, r2
 8002a16:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002a18:	697b      	ldr	r3, [r7, #20]
 8002a1a:	08da      	lsrs	r2, r3, #3
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	3208      	adds	r2, #8
 8002a20:	6939      	ldr	r1, [r7, #16]
 8002a22:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002a2c:	697b      	ldr	r3, [r7, #20]
 8002a2e:	005b      	lsls	r3, r3, #1
 8002a30:	2203      	movs	r2, #3
 8002a32:	fa02 f303 	lsl.w	r3, r2, r3
 8002a36:	43db      	mvns	r3, r3
 8002a38:	693a      	ldr	r2, [r7, #16]
 8002a3a:	4013      	ands	r3, r2
 8002a3c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002a3e:	683b      	ldr	r3, [r7, #0]
 8002a40:	685b      	ldr	r3, [r3, #4]
 8002a42:	f003 0203 	and.w	r2, r3, #3
 8002a46:	697b      	ldr	r3, [r7, #20]
 8002a48:	005b      	lsls	r3, r3, #1
 8002a4a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a4e:	693a      	ldr	r2, [r7, #16]
 8002a50:	4313      	orrs	r3, r2
 8002a52:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	693a      	ldr	r2, [r7, #16]
 8002a58:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002a5a:	683b      	ldr	r3, [r7, #0]
 8002a5c:	685b      	ldr	r3, [r3, #4]
 8002a5e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	f000 80b2 	beq.w	8002bcc <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a68:	4b61      	ldr	r3, [pc, #388]	; (8002bf0 <HAL_GPIO_Init+0x2fc>)
 8002a6a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a6c:	4a60      	ldr	r2, [pc, #384]	; (8002bf0 <HAL_GPIO_Init+0x2fc>)
 8002a6e:	f043 0301 	orr.w	r3, r3, #1
 8002a72:	6613      	str	r3, [r2, #96]	; 0x60
 8002a74:	4b5e      	ldr	r3, [pc, #376]	; (8002bf0 <HAL_GPIO_Init+0x2fc>)
 8002a76:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a78:	f003 0301 	and.w	r3, r3, #1
 8002a7c:	60bb      	str	r3, [r7, #8]
 8002a7e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002a80:	4a5c      	ldr	r2, [pc, #368]	; (8002bf4 <HAL_GPIO_Init+0x300>)
 8002a82:	697b      	ldr	r3, [r7, #20]
 8002a84:	089b      	lsrs	r3, r3, #2
 8002a86:	3302      	adds	r3, #2
 8002a88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a8c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002a8e:	697b      	ldr	r3, [r7, #20]
 8002a90:	f003 0303 	and.w	r3, r3, #3
 8002a94:	009b      	lsls	r3, r3, #2
 8002a96:	220f      	movs	r2, #15
 8002a98:	fa02 f303 	lsl.w	r3, r2, r3
 8002a9c:	43db      	mvns	r3, r3
 8002a9e:	693a      	ldr	r2, [r7, #16]
 8002aa0:	4013      	ands	r3, r2
 8002aa2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002aaa:	d02b      	beq.n	8002b04 <HAL_GPIO_Init+0x210>
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	4a52      	ldr	r2, [pc, #328]	; (8002bf8 <HAL_GPIO_Init+0x304>)
 8002ab0:	4293      	cmp	r3, r2
 8002ab2:	d025      	beq.n	8002b00 <HAL_GPIO_Init+0x20c>
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	4a51      	ldr	r2, [pc, #324]	; (8002bfc <HAL_GPIO_Init+0x308>)
 8002ab8:	4293      	cmp	r3, r2
 8002aba:	d01f      	beq.n	8002afc <HAL_GPIO_Init+0x208>
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	4a50      	ldr	r2, [pc, #320]	; (8002c00 <HAL_GPIO_Init+0x30c>)
 8002ac0:	4293      	cmp	r3, r2
 8002ac2:	d019      	beq.n	8002af8 <HAL_GPIO_Init+0x204>
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	4a4f      	ldr	r2, [pc, #316]	; (8002c04 <HAL_GPIO_Init+0x310>)
 8002ac8:	4293      	cmp	r3, r2
 8002aca:	d013      	beq.n	8002af4 <HAL_GPIO_Init+0x200>
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	4a4e      	ldr	r2, [pc, #312]	; (8002c08 <HAL_GPIO_Init+0x314>)
 8002ad0:	4293      	cmp	r3, r2
 8002ad2:	d00d      	beq.n	8002af0 <HAL_GPIO_Init+0x1fc>
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	4a4d      	ldr	r2, [pc, #308]	; (8002c0c <HAL_GPIO_Init+0x318>)
 8002ad8:	4293      	cmp	r3, r2
 8002ada:	d007      	beq.n	8002aec <HAL_GPIO_Init+0x1f8>
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	4a4c      	ldr	r2, [pc, #304]	; (8002c10 <HAL_GPIO_Init+0x31c>)
 8002ae0:	4293      	cmp	r3, r2
 8002ae2:	d101      	bne.n	8002ae8 <HAL_GPIO_Init+0x1f4>
 8002ae4:	2307      	movs	r3, #7
 8002ae6:	e00e      	b.n	8002b06 <HAL_GPIO_Init+0x212>
 8002ae8:	2308      	movs	r3, #8
 8002aea:	e00c      	b.n	8002b06 <HAL_GPIO_Init+0x212>
 8002aec:	2306      	movs	r3, #6
 8002aee:	e00a      	b.n	8002b06 <HAL_GPIO_Init+0x212>
 8002af0:	2305      	movs	r3, #5
 8002af2:	e008      	b.n	8002b06 <HAL_GPIO_Init+0x212>
 8002af4:	2304      	movs	r3, #4
 8002af6:	e006      	b.n	8002b06 <HAL_GPIO_Init+0x212>
 8002af8:	2303      	movs	r3, #3
 8002afa:	e004      	b.n	8002b06 <HAL_GPIO_Init+0x212>
 8002afc:	2302      	movs	r3, #2
 8002afe:	e002      	b.n	8002b06 <HAL_GPIO_Init+0x212>
 8002b00:	2301      	movs	r3, #1
 8002b02:	e000      	b.n	8002b06 <HAL_GPIO_Init+0x212>
 8002b04:	2300      	movs	r3, #0
 8002b06:	697a      	ldr	r2, [r7, #20]
 8002b08:	f002 0203 	and.w	r2, r2, #3
 8002b0c:	0092      	lsls	r2, r2, #2
 8002b0e:	4093      	lsls	r3, r2
 8002b10:	693a      	ldr	r2, [r7, #16]
 8002b12:	4313      	orrs	r3, r2
 8002b14:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002b16:	4937      	ldr	r1, [pc, #220]	; (8002bf4 <HAL_GPIO_Init+0x300>)
 8002b18:	697b      	ldr	r3, [r7, #20]
 8002b1a:	089b      	lsrs	r3, r3, #2
 8002b1c:	3302      	adds	r3, #2
 8002b1e:	693a      	ldr	r2, [r7, #16]
 8002b20:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002b24:	4b3b      	ldr	r3, [pc, #236]	; (8002c14 <HAL_GPIO_Init+0x320>)
 8002b26:	689b      	ldr	r3, [r3, #8]
 8002b28:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	43db      	mvns	r3, r3
 8002b2e:	693a      	ldr	r2, [r7, #16]
 8002b30:	4013      	ands	r3, r2
 8002b32:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002b34:	683b      	ldr	r3, [r7, #0]
 8002b36:	685b      	ldr	r3, [r3, #4]
 8002b38:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d003      	beq.n	8002b48 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8002b40:	693a      	ldr	r2, [r7, #16]
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	4313      	orrs	r3, r2
 8002b46:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002b48:	4a32      	ldr	r2, [pc, #200]	; (8002c14 <HAL_GPIO_Init+0x320>)
 8002b4a:	693b      	ldr	r3, [r7, #16]
 8002b4c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002b4e:	4b31      	ldr	r3, [pc, #196]	; (8002c14 <HAL_GPIO_Init+0x320>)
 8002b50:	68db      	ldr	r3, [r3, #12]
 8002b52:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	43db      	mvns	r3, r3
 8002b58:	693a      	ldr	r2, [r7, #16]
 8002b5a:	4013      	ands	r3, r2
 8002b5c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002b5e:	683b      	ldr	r3, [r7, #0]
 8002b60:	685b      	ldr	r3, [r3, #4]
 8002b62:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d003      	beq.n	8002b72 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8002b6a:	693a      	ldr	r2, [r7, #16]
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	4313      	orrs	r3, r2
 8002b70:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002b72:	4a28      	ldr	r2, [pc, #160]	; (8002c14 <HAL_GPIO_Init+0x320>)
 8002b74:	693b      	ldr	r3, [r7, #16]
 8002b76:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002b78:	4b26      	ldr	r3, [pc, #152]	; (8002c14 <HAL_GPIO_Init+0x320>)
 8002b7a:	685b      	ldr	r3, [r3, #4]
 8002b7c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	43db      	mvns	r3, r3
 8002b82:	693a      	ldr	r2, [r7, #16]
 8002b84:	4013      	ands	r3, r2
 8002b86:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002b88:	683b      	ldr	r3, [r7, #0]
 8002b8a:	685b      	ldr	r3, [r3, #4]
 8002b8c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d003      	beq.n	8002b9c <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8002b94:	693a      	ldr	r2, [r7, #16]
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	4313      	orrs	r3, r2
 8002b9a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002b9c:	4a1d      	ldr	r2, [pc, #116]	; (8002c14 <HAL_GPIO_Init+0x320>)
 8002b9e:	693b      	ldr	r3, [r7, #16]
 8002ba0:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002ba2:	4b1c      	ldr	r3, [pc, #112]	; (8002c14 <HAL_GPIO_Init+0x320>)
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	43db      	mvns	r3, r3
 8002bac:	693a      	ldr	r2, [r7, #16]
 8002bae:	4013      	ands	r3, r2
 8002bb0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002bb2:	683b      	ldr	r3, [r7, #0]
 8002bb4:	685b      	ldr	r3, [r3, #4]
 8002bb6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d003      	beq.n	8002bc6 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8002bbe:	693a      	ldr	r2, [r7, #16]
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	4313      	orrs	r3, r2
 8002bc4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002bc6:	4a13      	ldr	r2, [pc, #76]	; (8002c14 <HAL_GPIO_Init+0x320>)
 8002bc8:	693b      	ldr	r3, [r7, #16]
 8002bca:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002bcc:	697b      	ldr	r3, [r7, #20]
 8002bce:	3301      	adds	r3, #1
 8002bd0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002bd2:	683b      	ldr	r3, [r7, #0]
 8002bd4:	681a      	ldr	r2, [r3, #0]
 8002bd6:	697b      	ldr	r3, [r7, #20]
 8002bd8:	fa22 f303 	lsr.w	r3, r2, r3
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	f47f ae91 	bne.w	8002904 <HAL_GPIO_Init+0x10>
  }
}
 8002be2:	bf00      	nop
 8002be4:	bf00      	nop
 8002be6:	371c      	adds	r7, #28
 8002be8:	46bd      	mov	sp, r7
 8002bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bee:	4770      	bx	lr
 8002bf0:	40021000 	.word	0x40021000
 8002bf4:	40010000 	.word	0x40010000
 8002bf8:	48000400 	.word	0x48000400
 8002bfc:	48000800 	.word	0x48000800
 8002c00:	48000c00 	.word	0x48000c00
 8002c04:	48001000 	.word	0x48001000
 8002c08:	48001400 	.word	0x48001400
 8002c0c:	48001800 	.word	0x48001800
 8002c10:	48001c00 	.word	0x48001c00
 8002c14:	40010400 	.word	0x40010400

08002c18 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002c18:	b480      	push	{r7}
 8002c1a:	b087      	sub	sp, #28
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
 8002c20:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002c22:	2300      	movs	r3, #0
 8002c24:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8002c26:	e0c9      	b.n	8002dbc <HAL_GPIO_DeInit+0x1a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8002c28:	2201      	movs	r2, #1
 8002c2a:	697b      	ldr	r3, [r7, #20]
 8002c2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c30:	683a      	ldr	r2, [r7, #0]
 8002c32:	4013      	ands	r3, r2
 8002c34:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8002c36:	693b      	ldr	r3, [r7, #16]
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	f000 80bc 	beq.w	8002db6 <HAL_GPIO_DeInit+0x19e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8002c3e:	4a66      	ldr	r2, [pc, #408]	; (8002dd8 <HAL_GPIO_DeInit+0x1c0>)
 8002c40:	697b      	ldr	r3, [r7, #20]
 8002c42:	089b      	lsrs	r3, r3, #2
 8002c44:	3302      	adds	r3, #2
 8002c46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c4a:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8002c4c:	697b      	ldr	r3, [r7, #20]
 8002c4e:	f003 0303 	and.w	r3, r3, #3
 8002c52:	009b      	lsls	r3, r3, #2
 8002c54:	220f      	movs	r2, #15
 8002c56:	fa02 f303 	lsl.w	r3, r2, r3
 8002c5a:	68fa      	ldr	r2, [r7, #12]
 8002c5c:	4013      	ands	r3, r2
 8002c5e:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002c66:	d02b      	beq.n	8002cc0 <HAL_GPIO_DeInit+0xa8>
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	4a5c      	ldr	r2, [pc, #368]	; (8002ddc <HAL_GPIO_DeInit+0x1c4>)
 8002c6c:	4293      	cmp	r3, r2
 8002c6e:	d025      	beq.n	8002cbc <HAL_GPIO_DeInit+0xa4>
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	4a5b      	ldr	r2, [pc, #364]	; (8002de0 <HAL_GPIO_DeInit+0x1c8>)
 8002c74:	4293      	cmp	r3, r2
 8002c76:	d01f      	beq.n	8002cb8 <HAL_GPIO_DeInit+0xa0>
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	4a5a      	ldr	r2, [pc, #360]	; (8002de4 <HAL_GPIO_DeInit+0x1cc>)
 8002c7c:	4293      	cmp	r3, r2
 8002c7e:	d019      	beq.n	8002cb4 <HAL_GPIO_DeInit+0x9c>
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	4a59      	ldr	r2, [pc, #356]	; (8002de8 <HAL_GPIO_DeInit+0x1d0>)
 8002c84:	4293      	cmp	r3, r2
 8002c86:	d013      	beq.n	8002cb0 <HAL_GPIO_DeInit+0x98>
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	4a58      	ldr	r2, [pc, #352]	; (8002dec <HAL_GPIO_DeInit+0x1d4>)
 8002c8c:	4293      	cmp	r3, r2
 8002c8e:	d00d      	beq.n	8002cac <HAL_GPIO_DeInit+0x94>
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	4a57      	ldr	r2, [pc, #348]	; (8002df0 <HAL_GPIO_DeInit+0x1d8>)
 8002c94:	4293      	cmp	r3, r2
 8002c96:	d007      	beq.n	8002ca8 <HAL_GPIO_DeInit+0x90>
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	4a56      	ldr	r2, [pc, #344]	; (8002df4 <HAL_GPIO_DeInit+0x1dc>)
 8002c9c:	4293      	cmp	r3, r2
 8002c9e:	d101      	bne.n	8002ca4 <HAL_GPIO_DeInit+0x8c>
 8002ca0:	2307      	movs	r3, #7
 8002ca2:	e00e      	b.n	8002cc2 <HAL_GPIO_DeInit+0xaa>
 8002ca4:	2308      	movs	r3, #8
 8002ca6:	e00c      	b.n	8002cc2 <HAL_GPIO_DeInit+0xaa>
 8002ca8:	2306      	movs	r3, #6
 8002caa:	e00a      	b.n	8002cc2 <HAL_GPIO_DeInit+0xaa>
 8002cac:	2305      	movs	r3, #5
 8002cae:	e008      	b.n	8002cc2 <HAL_GPIO_DeInit+0xaa>
 8002cb0:	2304      	movs	r3, #4
 8002cb2:	e006      	b.n	8002cc2 <HAL_GPIO_DeInit+0xaa>
 8002cb4:	2303      	movs	r3, #3
 8002cb6:	e004      	b.n	8002cc2 <HAL_GPIO_DeInit+0xaa>
 8002cb8:	2302      	movs	r3, #2
 8002cba:	e002      	b.n	8002cc2 <HAL_GPIO_DeInit+0xaa>
 8002cbc:	2301      	movs	r3, #1
 8002cbe:	e000      	b.n	8002cc2 <HAL_GPIO_DeInit+0xaa>
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	697a      	ldr	r2, [r7, #20]
 8002cc4:	f002 0203 	and.w	r2, r2, #3
 8002cc8:	0092      	lsls	r2, r2, #2
 8002cca:	4093      	lsls	r3, r2
 8002ccc:	68fa      	ldr	r2, [r7, #12]
 8002cce:	429a      	cmp	r2, r3
 8002cd0:	d132      	bne.n	8002d38 <HAL_GPIO_DeInit+0x120>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 8002cd2:	4b49      	ldr	r3, [pc, #292]	; (8002df8 <HAL_GPIO_DeInit+0x1e0>)
 8002cd4:	681a      	ldr	r2, [r3, #0]
 8002cd6:	693b      	ldr	r3, [r7, #16]
 8002cd8:	43db      	mvns	r3, r3
 8002cda:	4947      	ldr	r1, [pc, #284]	; (8002df8 <HAL_GPIO_DeInit+0x1e0>)
 8002cdc:	4013      	ands	r3, r2
 8002cde:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 8002ce0:	4b45      	ldr	r3, [pc, #276]	; (8002df8 <HAL_GPIO_DeInit+0x1e0>)
 8002ce2:	685a      	ldr	r2, [r3, #4]
 8002ce4:	693b      	ldr	r3, [r7, #16]
 8002ce6:	43db      	mvns	r3, r3
 8002ce8:	4943      	ldr	r1, [pc, #268]	; (8002df8 <HAL_GPIO_DeInit+0x1e0>)
 8002cea:	4013      	ands	r3, r2
 8002cec:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8002cee:	4b42      	ldr	r3, [pc, #264]	; (8002df8 <HAL_GPIO_DeInit+0x1e0>)
 8002cf0:	68da      	ldr	r2, [r3, #12]
 8002cf2:	693b      	ldr	r3, [r7, #16]
 8002cf4:	43db      	mvns	r3, r3
 8002cf6:	4940      	ldr	r1, [pc, #256]	; (8002df8 <HAL_GPIO_DeInit+0x1e0>)
 8002cf8:	4013      	ands	r3, r2
 8002cfa:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 8002cfc:	4b3e      	ldr	r3, [pc, #248]	; (8002df8 <HAL_GPIO_DeInit+0x1e0>)
 8002cfe:	689a      	ldr	r2, [r3, #8]
 8002d00:	693b      	ldr	r3, [r7, #16]
 8002d02:	43db      	mvns	r3, r3
 8002d04:	493c      	ldr	r1, [pc, #240]	; (8002df8 <HAL_GPIO_DeInit+0x1e0>)
 8002d06:	4013      	ands	r3, r2
 8002d08:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8002d0a:	697b      	ldr	r3, [r7, #20]
 8002d0c:	f003 0303 	and.w	r3, r3, #3
 8002d10:	009b      	lsls	r3, r3, #2
 8002d12:	220f      	movs	r2, #15
 8002d14:	fa02 f303 	lsl.w	r3, r2, r3
 8002d18:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8002d1a:	4a2f      	ldr	r2, [pc, #188]	; (8002dd8 <HAL_GPIO_DeInit+0x1c0>)
 8002d1c:	697b      	ldr	r3, [r7, #20]
 8002d1e:	089b      	lsrs	r3, r3, #2
 8002d20:	3302      	adds	r3, #2
 8002d22:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	43da      	mvns	r2, r3
 8002d2a:	482b      	ldr	r0, [pc, #172]	; (8002dd8 <HAL_GPIO_DeInit+0x1c0>)
 8002d2c:	697b      	ldr	r3, [r7, #20]
 8002d2e:	089b      	lsrs	r3, r3, #2
 8002d30:	400a      	ands	r2, r1
 8002d32:	3302      	adds	r3, #2
 8002d34:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681a      	ldr	r2, [r3, #0]
 8002d3c:	697b      	ldr	r3, [r7, #20]
 8002d3e:	005b      	lsls	r3, r3, #1
 8002d40:	2103      	movs	r1, #3
 8002d42:	fa01 f303 	lsl.w	r3, r1, r3
 8002d46:	431a      	orrs	r2, r3
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8002d4c:	697b      	ldr	r3, [r7, #20]
 8002d4e:	08da      	lsrs	r2, r3, #3
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	3208      	adds	r2, #8
 8002d54:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002d58:	697b      	ldr	r3, [r7, #20]
 8002d5a:	f003 0307 	and.w	r3, r3, #7
 8002d5e:	009b      	lsls	r3, r3, #2
 8002d60:	220f      	movs	r2, #15
 8002d62:	fa02 f303 	lsl.w	r3, r2, r3
 8002d66:	43db      	mvns	r3, r3
 8002d68:	697a      	ldr	r2, [r7, #20]
 8002d6a:	08d2      	lsrs	r2, r2, #3
 8002d6c:	4019      	ands	r1, r3
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	3208      	adds	r2, #8
 8002d72:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	689a      	ldr	r2, [r3, #8]
 8002d7a:	697b      	ldr	r3, [r7, #20]
 8002d7c:	005b      	lsls	r3, r3, #1
 8002d7e:	2103      	movs	r1, #3
 8002d80:	fa01 f303 	lsl.w	r3, r1, r3
 8002d84:	43db      	mvns	r3, r3
 8002d86:	401a      	ands	r2, r3
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	685a      	ldr	r2, [r3, #4]
 8002d90:	2101      	movs	r1, #1
 8002d92:	697b      	ldr	r3, [r7, #20]
 8002d94:	fa01 f303 	lsl.w	r3, r1, r3
 8002d98:	43db      	mvns	r3, r3
 8002d9a:	401a      	ands	r2, r3
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	68da      	ldr	r2, [r3, #12]
 8002da4:	697b      	ldr	r3, [r7, #20]
 8002da6:	005b      	lsls	r3, r3, #1
 8002da8:	2103      	movs	r1, #3
 8002daa:	fa01 f303 	lsl.w	r3, r1, r3
 8002dae:	43db      	mvns	r3, r3
 8002db0:	401a      	ands	r2, r3
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	60da      	str	r2, [r3, #12]
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8002db6:	697b      	ldr	r3, [r7, #20]
 8002db8:	3301      	adds	r3, #1
 8002dba:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8002dbc:	683a      	ldr	r2, [r7, #0]
 8002dbe:	697b      	ldr	r3, [r7, #20]
 8002dc0:	fa22 f303 	lsr.w	r3, r2, r3
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	f47f af2f 	bne.w	8002c28 <HAL_GPIO_DeInit+0x10>
  }
}
 8002dca:	bf00      	nop
 8002dcc:	bf00      	nop
 8002dce:	371c      	adds	r7, #28
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd6:	4770      	bx	lr
 8002dd8:	40010000 	.word	0x40010000
 8002ddc:	48000400 	.word	0x48000400
 8002de0:	48000800 	.word	0x48000800
 8002de4:	48000c00 	.word	0x48000c00
 8002de8:	48001000 	.word	0x48001000
 8002dec:	48001400 	.word	0x48001400
 8002df0:	48001800 	.word	0x48001800
 8002df4:	48001c00 	.word	0x48001c00
 8002df8:	40010400 	.word	0x40010400

08002dfc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002dfc:	b480      	push	{r7}
 8002dfe:	b085      	sub	sp, #20
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	6078      	str	r0, [r7, #4]
 8002e04:	460b      	mov	r3, r1
 8002e06:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	691a      	ldr	r2, [r3, #16]
 8002e0c:	887b      	ldrh	r3, [r7, #2]
 8002e0e:	4013      	ands	r3, r2
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d002      	beq.n	8002e1a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002e14:	2301      	movs	r3, #1
 8002e16:	73fb      	strb	r3, [r7, #15]
 8002e18:	e001      	b.n	8002e1e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002e1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e20:	4618      	mov	r0, r3
 8002e22:	3714      	adds	r7, #20
 8002e24:	46bd      	mov	sp, r7
 8002e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2a:	4770      	bx	lr

08002e2c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	b083      	sub	sp, #12
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
 8002e34:	460b      	mov	r3, r1
 8002e36:	807b      	strh	r3, [r7, #2]
 8002e38:	4613      	mov	r3, r2
 8002e3a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002e3c:	787b      	ldrb	r3, [r7, #1]
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d003      	beq.n	8002e4a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002e42:	887a      	ldrh	r2, [r7, #2]
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002e48:	e002      	b.n	8002e50 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002e4a:	887a      	ldrh	r2, [r7, #2]
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002e50:	bf00      	nop
 8002e52:	370c      	adds	r7, #12
 8002e54:	46bd      	mov	sp, r7
 8002e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5a:	4770      	bx	lr

08002e5c <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002e5c:	b480      	push	{r7}
 8002e5e:	b085      	sub	sp, #20
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	6078      	str	r0, [r7, #4]
 8002e64:	460b      	mov	r3, r1
 8002e66:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	695b      	ldr	r3, [r3, #20]
 8002e6c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002e6e:	887a      	ldrh	r2, [r7, #2]
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	4013      	ands	r3, r2
 8002e74:	041a      	lsls	r2, r3, #16
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	43d9      	mvns	r1, r3
 8002e7a:	887b      	ldrh	r3, [r7, #2]
 8002e7c:	400b      	ands	r3, r1
 8002e7e:	431a      	orrs	r2, r3
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	619a      	str	r2, [r3, #24]
}
 8002e84:	bf00      	nop
 8002e86:	3714      	adds	r7, #20
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8e:	4770      	bx	lr

08002e90 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002e90:	b580      	push	{r7, lr}
 8002e92:	b082      	sub	sp, #8
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	4603      	mov	r3, r0
 8002e98:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002e9a:	4b08      	ldr	r3, [pc, #32]	; (8002ebc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002e9c:	695a      	ldr	r2, [r3, #20]
 8002e9e:	88fb      	ldrh	r3, [r7, #6]
 8002ea0:	4013      	ands	r3, r2
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d006      	beq.n	8002eb4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002ea6:	4a05      	ldr	r2, [pc, #20]	; (8002ebc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002ea8:	88fb      	ldrh	r3, [r7, #6]
 8002eaa:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002eac:	88fb      	ldrh	r3, [r7, #6]
 8002eae:	4618      	mov	r0, r3
 8002eb0:	f000 f806 	bl	8002ec0 <HAL_GPIO_EXTI_Callback>
  }
}
 8002eb4:	bf00      	nop
 8002eb6:	3708      	adds	r7, #8
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	bd80      	pop	{r7, pc}
 8002ebc:	40010400 	.word	0x40010400

08002ec0 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002ec0:	b480      	push	{r7}
 8002ec2:	b083      	sub	sp, #12
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	4603      	mov	r3, r0
 8002ec8:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002eca:	bf00      	nop
 8002ecc:	370c      	adds	r7, #12
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed4:	4770      	bx	lr

08002ed6 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002ed6:	b580      	push	{r7, lr}
 8002ed8:	b082      	sub	sp, #8
 8002eda:	af00      	add	r7, sp, #0
 8002edc:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d101      	bne.n	8002ee8 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002ee4:	2301      	movs	r3, #1
 8002ee6:	e081      	b.n	8002fec <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002eee:	b2db      	uxtb	r3, r3
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d106      	bne.n	8002f02 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8002efc:	6878      	ldr	r0, [r7, #4]
 8002efe:	f7ff f931 	bl	8002164 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	2224      	movs	r2, #36	; 0x24
 8002f06:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	681a      	ldr	r2, [r3, #0]
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f022 0201 	bic.w	r2, r2, #1
 8002f18:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	685a      	ldr	r2, [r3, #4]
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002f26:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	689a      	ldr	r2, [r3, #8]
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002f36:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	68db      	ldr	r3, [r3, #12]
 8002f3c:	2b01      	cmp	r3, #1
 8002f3e:	d107      	bne.n	8002f50 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	689a      	ldr	r2, [r3, #8]
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002f4c:	609a      	str	r2, [r3, #8]
 8002f4e:	e006      	b.n	8002f5e <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	689a      	ldr	r2, [r3, #8]
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8002f5c:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	68db      	ldr	r3, [r3, #12]
 8002f62:	2b02      	cmp	r3, #2
 8002f64:	d104      	bne.n	8002f70 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002f6e:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	685b      	ldr	r3, [r3, #4]
 8002f76:	687a      	ldr	r2, [r7, #4]
 8002f78:	6812      	ldr	r2, [r2, #0]
 8002f7a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002f7e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002f82:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	68da      	ldr	r2, [r3, #12]
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002f92:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	691a      	ldr	r2, [r3, #16]
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	695b      	ldr	r3, [r3, #20]
 8002f9c:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	699b      	ldr	r3, [r3, #24]
 8002fa4:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	430a      	orrs	r2, r1
 8002fac:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	69d9      	ldr	r1, [r3, #28]
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	6a1a      	ldr	r2, [r3, #32]
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	430a      	orrs	r2, r1
 8002fbc:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	681a      	ldr	r2, [r3, #0]
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	f042 0201 	orr.w	r2, r2, #1
 8002fcc:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	2220      	movs	r2, #32
 8002fd8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	2200      	movs	r2, #0
 8002fe0:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8002fea:	2300      	movs	r3, #0
}
 8002fec:	4618      	mov	r0, r3
 8002fee:	3708      	adds	r7, #8
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	bd80      	pop	{r7, pc}

08002ff4 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8002ff4:	b580      	push	{r7, lr}
 8002ff6:	b082      	sub	sp, #8
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d101      	bne.n	8003006 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8003002:	2301      	movs	r3, #1
 8003004:	e021      	b.n	800304a <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	2224      	movs	r2, #36	; 0x24
 800300a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	681a      	ldr	r2, [r3, #0]
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	f022 0201 	bic.w	r2, r2, #1
 800301c:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 800301e:	6878      	ldr	r0, [r7, #4]
 8003020:	f7ff f8fe 	bl	8002220 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	2200      	movs	r2, #0
 8003028:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	2200      	movs	r2, #0
 800302e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	2200      	movs	r2, #0
 8003036:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	2200      	movs	r2, #0
 800303c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	2200      	movs	r2, #0
 8003044:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8003048:	2300      	movs	r3, #0
}
 800304a:	4618      	mov	r0, r3
 800304c:	3708      	adds	r7, #8
 800304e:	46bd      	mov	sp, r7
 8003050:	bd80      	pop	{r7, pc}
	...

08003054 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003054:	b580      	push	{r7, lr}
 8003056:	b088      	sub	sp, #32
 8003058:	af02      	add	r7, sp, #8
 800305a:	60f8      	str	r0, [r7, #12]
 800305c:	4608      	mov	r0, r1
 800305e:	4611      	mov	r1, r2
 8003060:	461a      	mov	r2, r3
 8003062:	4603      	mov	r3, r0
 8003064:	817b      	strh	r3, [r7, #10]
 8003066:	460b      	mov	r3, r1
 8003068:	813b      	strh	r3, [r7, #8]
 800306a:	4613      	mov	r3, r2
 800306c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003074:	b2db      	uxtb	r3, r3
 8003076:	2b20      	cmp	r3, #32
 8003078:	f040 80f9 	bne.w	800326e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800307c:	6a3b      	ldr	r3, [r7, #32]
 800307e:	2b00      	cmp	r3, #0
 8003080:	d002      	beq.n	8003088 <HAL_I2C_Mem_Write+0x34>
 8003082:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003084:	2b00      	cmp	r3, #0
 8003086:	d105      	bne.n	8003094 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800308e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8003090:	2301      	movs	r3, #1
 8003092:	e0ed      	b.n	8003270 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800309a:	2b01      	cmp	r3, #1
 800309c:	d101      	bne.n	80030a2 <HAL_I2C_Mem_Write+0x4e>
 800309e:	2302      	movs	r3, #2
 80030a0:	e0e6      	b.n	8003270 <HAL_I2C_Mem_Write+0x21c>
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	2201      	movs	r2, #1
 80030a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80030aa:	f7ff fb35 	bl	8002718 <HAL_GetTick>
 80030ae:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80030b0:	697b      	ldr	r3, [r7, #20]
 80030b2:	9300      	str	r3, [sp, #0]
 80030b4:	2319      	movs	r3, #25
 80030b6:	2201      	movs	r2, #1
 80030b8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80030bc:	68f8      	ldr	r0, [r7, #12]
 80030be:	f000 fac3 	bl	8003648 <I2C_WaitOnFlagUntilTimeout>
 80030c2:	4603      	mov	r3, r0
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d001      	beq.n	80030cc <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80030c8:	2301      	movs	r3, #1
 80030ca:	e0d1      	b.n	8003270 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	2221      	movs	r2, #33	; 0x21
 80030d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	2240      	movs	r2, #64	; 0x40
 80030d8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	2200      	movs	r2, #0
 80030e0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	6a3a      	ldr	r2, [r7, #32]
 80030e6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80030ec:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	2200      	movs	r2, #0
 80030f2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80030f4:	88f8      	ldrh	r0, [r7, #6]
 80030f6:	893a      	ldrh	r2, [r7, #8]
 80030f8:	8979      	ldrh	r1, [r7, #10]
 80030fa:	697b      	ldr	r3, [r7, #20]
 80030fc:	9301      	str	r3, [sp, #4]
 80030fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003100:	9300      	str	r3, [sp, #0]
 8003102:	4603      	mov	r3, r0
 8003104:	68f8      	ldr	r0, [r7, #12]
 8003106:	f000 f9d3 	bl	80034b0 <I2C_RequestMemoryWrite>
 800310a:	4603      	mov	r3, r0
 800310c:	2b00      	cmp	r3, #0
 800310e:	d005      	beq.n	800311c <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	2200      	movs	r2, #0
 8003114:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8003118:	2301      	movs	r3, #1
 800311a:	e0a9      	b.n	8003270 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003120:	b29b      	uxth	r3, r3
 8003122:	2bff      	cmp	r3, #255	; 0xff
 8003124:	d90e      	bls.n	8003144 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	22ff      	movs	r2, #255	; 0xff
 800312a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003130:	b2da      	uxtb	r2, r3
 8003132:	8979      	ldrh	r1, [r7, #10]
 8003134:	2300      	movs	r3, #0
 8003136:	9300      	str	r3, [sp, #0]
 8003138:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800313c:	68f8      	ldr	r0, [r7, #12]
 800313e:	f000 fc2b 	bl	8003998 <I2C_TransferConfig>
 8003142:	e00f      	b.n	8003164 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003148:	b29a      	uxth	r2, r3
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003152:	b2da      	uxtb	r2, r3
 8003154:	8979      	ldrh	r1, [r7, #10]
 8003156:	2300      	movs	r3, #0
 8003158:	9300      	str	r3, [sp, #0]
 800315a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800315e:	68f8      	ldr	r0, [r7, #12]
 8003160:	f000 fc1a 	bl	8003998 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003164:	697a      	ldr	r2, [r7, #20]
 8003166:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003168:	68f8      	ldr	r0, [r7, #12]
 800316a:	f000 faad 	bl	80036c8 <I2C_WaitOnTXISFlagUntilTimeout>
 800316e:	4603      	mov	r3, r0
 8003170:	2b00      	cmp	r3, #0
 8003172:	d001      	beq.n	8003178 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8003174:	2301      	movs	r3, #1
 8003176:	e07b      	b.n	8003270 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800317c:	781a      	ldrb	r2, [r3, #0]
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003188:	1c5a      	adds	r2, r3, #1
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003192:	b29b      	uxth	r3, r3
 8003194:	3b01      	subs	r3, #1
 8003196:	b29a      	uxth	r2, r3
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031a0:	3b01      	subs	r3, #1
 80031a2:	b29a      	uxth	r2, r3
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031ac:	b29b      	uxth	r3, r3
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d034      	beq.n	800321c <HAL_I2C_Mem_Write+0x1c8>
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d130      	bne.n	800321c <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80031ba:	697b      	ldr	r3, [r7, #20]
 80031bc:	9300      	str	r3, [sp, #0]
 80031be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031c0:	2200      	movs	r2, #0
 80031c2:	2180      	movs	r1, #128	; 0x80
 80031c4:	68f8      	ldr	r0, [r7, #12]
 80031c6:	f000 fa3f 	bl	8003648 <I2C_WaitOnFlagUntilTimeout>
 80031ca:	4603      	mov	r3, r0
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d001      	beq.n	80031d4 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80031d0:	2301      	movs	r3, #1
 80031d2:	e04d      	b.n	8003270 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031d8:	b29b      	uxth	r3, r3
 80031da:	2bff      	cmp	r3, #255	; 0xff
 80031dc:	d90e      	bls.n	80031fc <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	22ff      	movs	r2, #255	; 0xff
 80031e2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031e8:	b2da      	uxtb	r2, r3
 80031ea:	8979      	ldrh	r1, [r7, #10]
 80031ec:	2300      	movs	r3, #0
 80031ee:	9300      	str	r3, [sp, #0]
 80031f0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80031f4:	68f8      	ldr	r0, [r7, #12]
 80031f6:	f000 fbcf 	bl	8003998 <I2C_TransferConfig>
 80031fa:	e00f      	b.n	800321c <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003200:	b29a      	uxth	r2, r3
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800320a:	b2da      	uxtb	r2, r3
 800320c:	8979      	ldrh	r1, [r7, #10]
 800320e:	2300      	movs	r3, #0
 8003210:	9300      	str	r3, [sp, #0]
 8003212:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003216:	68f8      	ldr	r0, [r7, #12]
 8003218:	f000 fbbe 	bl	8003998 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003220:	b29b      	uxth	r3, r3
 8003222:	2b00      	cmp	r3, #0
 8003224:	d19e      	bne.n	8003164 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003226:	697a      	ldr	r2, [r7, #20]
 8003228:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800322a:	68f8      	ldr	r0, [r7, #12]
 800322c:	f000 fa8c 	bl	8003748 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003230:	4603      	mov	r3, r0
 8003232:	2b00      	cmp	r3, #0
 8003234:	d001      	beq.n	800323a <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8003236:	2301      	movs	r3, #1
 8003238:	e01a      	b.n	8003270 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	2220      	movs	r2, #32
 8003240:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	6859      	ldr	r1, [r3, #4]
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	681a      	ldr	r2, [r3, #0]
 800324c:	4b0a      	ldr	r3, [pc, #40]	; (8003278 <HAL_I2C_Mem_Write+0x224>)
 800324e:	400b      	ands	r3, r1
 8003250:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	2220      	movs	r2, #32
 8003256:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	2200      	movs	r2, #0
 800325e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	2200      	movs	r2, #0
 8003266:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800326a:	2300      	movs	r3, #0
 800326c:	e000      	b.n	8003270 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800326e:	2302      	movs	r3, #2
  }
}
 8003270:	4618      	mov	r0, r3
 8003272:	3718      	adds	r7, #24
 8003274:	46bd      	mov	sp, r7
 8003276:	bd80      	pop	{r7, pc}
 8003278:	fe00e800 	.word	0xfe00e800

0800327c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800327c:	b580      	push	{r7, lr}
 800327e:	b088      	sub	sp, #32
 8003280:	af02      	add	r7, sp, #8
 8003282:	60f8      	str	r0, [r7, #12]
 8003284:	4608      	mov	r0, r1
 8003286:	4611      	mov	r1, r2
 8003288:	461a      	mov	r2, r3
 800328a:	4603      	mov	r3, r0
 800328c:	817b      	strh	r3, [r7, #10]
 800328e:	460b      	mov	r3, r1
 8003290:	813b      	strh	r3, [r7, #8]
 8003292:	4613      	mov	r3, r2
 8003294:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800329c:	b2db      	uxtb	r3, r3
 800329e:	2b20      	cmp	r3, #32
 80032a0:	f040 80fd 	bne.w	800349e <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80032a4:	6a3b      	ldr	r3, [r7, #32]
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d002      	beq.n	80032b0 <HAL_I2C_Mem_Read+0x34>
 80032aa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d105      	bne.n	80032bc <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80032b6:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80032b8:	2301      	movs	r3, #1
 80032ba:	e0f1      	b.n	80034a0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80032c2:	2b01      	cmp	r3, #1
 80032c4:	d101      	bne.n	80032ca <HAL_I2C_Mem_Read+0x4e>
 80032c6:	2302      	movs	r3, #2
 80032c8:	e0ea      	b.n	80034a0 <HAL_I2C_Mem_Read+0x224>
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	2201      	movs	r2, #1
 80032ce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80032d2:	f7ff fa21 	bl	8002718 <HAL_GetTick>
 80032d6:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80032d8:	697b      	ldr	r3, [r7, #20]
 80032da:	9300      	str	r3, [sp, #0]
 80032dc:	2319      	movs	r3, #25
 80032de:	2201      	movs	r2, #1
 80032e0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80032e4:	68f8      	ldr	r0, [r7, #12]
 80032e6:	f000 f9af 	bl	8003648 <I2C_WaitOnFlagUntilTimeout>
 80032ea:	4603      	mov	r3, r0
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d001      	beq.n	80032f4 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80032f0:	2301      	movs	r3, #1
 80032f2:	e0d5      	b.n	80034a0 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	2222      	movs	r2, #34	; 0x22
 80032f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	2240      	movs	r2, #64	; 0x40
 8003300:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	2200      	movs	r2, #0
 8003308:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	6a3a      	ldr	r2, [r7, #32]
 800330e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003314:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	2200      	movs	r2, #0
 800331a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800331c:	88f8      	ldrh	r0, [r7, #6]
 800331e:	893a      	ldrh	r2, [r7, #8]
 8003320:	8979      	ldrh	r1, [r7, #10]
 8003322:	697b      	ldr	r3, [r7, #20]
 8003324:	9301      	str	r3, [sp, #4]
 8003326:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003328:	9300      	str	r3, [sp, #0]
 800332a:	4603      	mov	r3, r0
 800332c:	68f8      	ldr	r0, [r7, #12]
 800332e:	f000 f913 	bl	8003558 <I2C_RequestMemoryRead>
 8003332:	4603      	mov	r3, r0
 8003334:	2b00      	cmp	r3, #0
 8003336:	d005      	beq.n	8003344 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	2200      	movs	r2, #0
 800333c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8003340:	2301      	movs	r3, #1
 8003342:	e0ad      	b.n	80034a0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003348:	b29b      	uxth	r3, r3
 800334a:	2bff      	cmp	r3, #255	; 0xff
 800334c:	d90e      	bls.n	800336c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	22ff      	movs	r2, #255	; 0xff
 8003352:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003358:	b2da      	uxtb	r2, r3
 800335a:	8979      	ldrh	r1, [r7, #10]
 800335c:	4b52      	ldr	r3, [pc, #328]	; (80034a8 <HAL_I2C_Mem_Read+0x22c>)
 800335e:	9300      	str	r3, [sp, #0]
 8003360:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003364:	68f8      	ldr	r0, [r7, #12]
 8003366:	f000 fb17 	bl	8003998 <I2C_TransferConfig>
 800336a:	e00f      	b.n	800338c <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003370:	b29a      	uxth	r2, r3
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800337a:	b2da      	uxtb	r2, r3
 800337c:	8979      	ldrh	r1, [r7, #10]
 800337e:	4b4a      	ldr	r3, [pc, #296]	; (80034a8 <HAL_I2C_Mem_Read+0x22c>)
 8003380:	9300      	str	r3, [sp, #0]
 8003382:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003386:	68f8      	ldr	r0, [r7, #12]
 8003388:	f000 fb06 	bl	8003998 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800338c:	697b      	ldr	r3, [r7, #20]
 800338e:	9300      	str	r3, [sp, #0]
 8003390:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003392:	2200      	movs	r2, #0
 8003394:	2104      	movs	r1, #4
 8003396:	68f8      	ldr	r0, [r7, #12]
 8003398:	f000 f956 	bl	8003648 <I2C_WaitOnFlagUntilTimeout>
 800339c:	4603      	mov	r3, r0
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d001      	beq.n	80033a6 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80033a2:	2301      	movs	r3, #1
 80033a4:	e07c      	b.n	80034a0 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033b0:	b2d2      	uxtb	r2, r2
 80033b2:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033b8:	1c5a      	adds	r2, r3, #1
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033c2:	3b01      	subs	r3, #1
 80033c4:	b29a      	uxth	r2, r3
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033ce:	b29b      	uxth	r3, r3
 80033d0:	3b01      	subs	r3, #1
 80033d2:	b29a      	uxth	r2, r3
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033dc:	b29b      	uxth	r3, r3
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d034      	beq.n	800344c <HAL_I2C_Mem_Read+0x1d0>
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d130      	bne.n	800344c <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80033ea:	697b      	ldr	r3, [r7, #20]
 80033ec:	9300      	str	r3, [sp, #0]
 80033ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80033f0:	2200      	movs	r2, #0
 80033f2:	2180      	movs	r1, #128	; 0x80
 80033f4:	68f8      	ldr	r0, [r7, #12]
 80033f6:	f000 f927 	bl	8003648 <I2C_WaitOnFlagUntilTimeout>
 80033fa:	4603      	mov	r3, r0
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d001      	beq.n	8003404 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8003400:	2301      	movs	r3, #1
 8003402:	e04d      	b.n	80034a0 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003408:	b29b      	uxth	r3, r3
 800340a:	2bff      	cmp	r3, #255	; 0xff
 800340c:	d90e      	bls.n	800342c <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	22ff      	movs	r2, #255	; 0xff
 8003412:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003418:	b2da      	uxtb	r2, r3
 800341a:	8979      	ldrh	r1, [r7, #10]
 800341c:	2300      	movs	r3, #0
 800341e:	9300      	str	r3, [sp, #0]
 8003420:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003424:	68f8      	ldr	r0, [r7, #12]
 8003426:	f000 fab7 	bl	8003998 <I2C_TransferConfig>
 800342a:	e00f      	b.n	800344c <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003430:	b29a      	uxth	r2, r3
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800343a:	b2da      	uxtb	r2, r3
 800343c:	8979      	ldrh	r1, [r7, #10]
 800343e:	2300      	movs	r3, #0
 8003440:	9300      	str	r3, [sp, #0]
 8003442:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003446:	68f8      	ldr	r0, [r7, #12]
 8003448:	f000 faa6 	bl	8003998 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003450:	b29b      	uxth	r3, r3
 8003452:	2b00      	cmp	r3, #0
 8003454:	d19a      	bne.n	800338c <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003456:	697a      	ldr	r2, [r7, #20]
 8003458:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800345a:	68f8      	ldr	r0, [r7, #12]
 800345c:	f000 f974 	bl	8003748 <I2C_WaitOnSTOPFlagUntilTimeout>
 8003460:	4603      	mov	r3, r0
 8003462:	2b00      	cmp	r3, #0
 8003464:	d001      	beq.n	800346a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8003466:	2301      	movs	r3, #1
 8003468:	e01a      	b.n	80034a0 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	2220      	movs	r2, #32
 8003470:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	6859      	ldr	r1, [r3, #4]
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	681a      	ldr	r2, [r3, #0]
 800347c:	4b0b      	ldr	r3, [pc, #44]	; (80034ac <HAL_I2C_Mem_Read+0x230>)
 800347e:	400b      	ands	r3, r1
 8003480:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	2220      	movs	r2, #32
 8003486:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	2200      	movs	r2, #0
 800348e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	2200      	movs	r2, #0
 8003496:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800349a:	2300      	movs	r3, #0
 800349c:	e000      	b.n	80034a0 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800349e:	2302      	movs	r3, #2
  }
}
 80034a0:	4618      	mov	r0, r3
 80034a2:	3718      	adds	r7, #24
 80034a4:	46bd      	mov	sp, r7
 80034a6:	bd80      	pop	{r7, pc}
 80034a8:	80002400 	.word	0x80002400
 80034ac:	fe00e800 	.word	0xfe00e800

080034b0 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80034b0:	b580      	push	{r7, lr}
 80034b2:	b086      	sub	sp, #24
 80034b4:	af02      	add	r7, sp, #8
 80034b6:	60f8      	str	r0, [r7, #12]
 80034b8:	4608      	mov	r0, r1
 80034ba:	4611      	mov	r1, r2
 80034bc:	461a      	mov	r2, r3
 80034be:	4603      	mov	r3, r0
 80034c0:	817b      	strh	r3, [r7, #10]
 80034c2:	460b      	mov	r3, r1
 80034c4:	813b      	strh	r3, [r7, #8]
 80034c6:	4613      	mov	r3, r2
 80034c8:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80034ca:	88fb      	ldrh	r3, [r7, #6]
 80034cc:	b2da      	uxtb	r2, r3
 80034ce:	8979      	ldrh	r1, [r7, #10]
 80034d0:	4b20      	ldr	r3, [pc, #128]	; (8003554 <I2C_RequestMemoryWrite+0xa4>)
 80034d2:	9300      	str	r3, [sp, #0]
 80034d4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80034d8:	68f8      	ldr	r0, [r7, #12]
 80034da:	f000 fa5d 	bl	8003998 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80034de:	69fa      	ldr	r2, [r7, #28]
 80034e0:	69b9      	ldr	r1, [r7, #24]
 80034e2:	68f8      	ldr	r0, [r7, #12]
 80034e4:	f000 f8f0 	bl	80036c8 <I2C_WaitOnTXISFlagUntilTimeout>
 80034e8:	4603      	mov	r3, r0
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d001      	beq.n	80034f2 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80034ee:	2301      	movs	r3, #1
 80034f0:	e02c      	b.n	800354c <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80034f2:	88fb      	ldrh	r3, [r7, #6]
 80034f4:	2b01      	cmp	r3, #1
 80034f6:	d105      	bne.n	8003504 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80034f8:	893b      	ldrh	r3, [r7, #8]
 80034fa:	b2da      	uxtb	r2, r3
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	629a      	str	r2, [r3, #40]	; 0x28
 8003502:	e015      	b.n	8003530 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003504:	893b      	ldrh	r3, [r7, #8]
 8003506:	0a1b      	lsrs	r3, r3, #8
 8003508:	b29b      	uxth	r3, r3
 800350a:	b2da      	uxtb	r2, r3
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003512:	69fa      	ldr	r2, [r7, #28]
 8003514:	69b9      	ldr	r1, [r7, #24]
 8003516:	68f8      	ldr	r0, [r7, #12]
 8003518:	f000 f8d6 	bl	80036c8 <I2C_WaitOnTXISFlagUntilTimeout>
 800351c:	4603      	mov	r3, r0
 800351e:	2b00      	cmp	r3, #0
 8003520:	d001      	beq.n	8003526 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8003522:	2301      	movs	r3, #1
 8003524:	e012      	b.n	800354c <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003526:	893b      	ldrh	r3, [r7, #8]
 8003528:	b2da      	uxtb	r2, r3
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8003530:	69fb      	ldr	r3, [r7, #28]
 8003532:	9300      	str	r3, [sp, #0]
 8003534:	69bb      	ldr	r3, [r7, #24]
 8003536:	2200      	movs	r2, #0
 8003538:	2180      	movs	r1, #128	; 0x80
 800353a:	68f8      	ldr	r0, [r7, #12]
 800353c:	f000 f884 	bl	8003648 <I2C_WaitOnFlagUntilTimeout>
 8003540:	4603      	mov	r3, r0
 8003542:	2b00      	cmp	r3, #0
 8003544:	d001      	beq.n	800354a <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8003546:	2301      	movs	r3, #1
 8003548:	e000      	b.n	800354c <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800354a:	2300      	movs	r3, #0
}
 800354c:	4618      	mov	r0, r3
 800354e:	3710      	adds	r7, #16
 8003550:	46bd      	mov	sp, r7
 8003552:	bd80      	pop	{r7, pc}
 8003554:	80002000 	.word	0x80002000

08003558 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	b086      	sub	sp, #24
 800355c:	af02      	add	r7, sp, #8
 800355e:	60f8      	str	r0, [r7, #12]
 8003560:	4608      	mov	r0, r1
 8003562:	4611      	mov	r1, r2
 8003564:	461a      	mov	r2, r3
 8003566:	4603      	mov	r3, r0
 8003568:	817b      	strh	r3, [r7, #10]
 800356a:	460b      	mov	r3, r1
 800356c:	813b      	strh	r3, [r7, #8]
 800356e:	4613      	mov	r3, r2
 8003570:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8003572:	88fb      	ldrh	r3, [r7, #6]
 8003574:	b2da      	uxtb	r2, r3
 8003576:	8979      	ldrh	r1, [r7, #10]
 8003578:	4b20      	ldr	r3, [pc, #128]	; (80035fc <I2C_RequestMemoryRead+0xa4>)
 800357a:	9300      	str	r3, [sp, #0]
 800357c:	2300      	movs	r3, #0
 800357e:	68f8      	ldr	r0, [r7, #12]
 8003580:	f000 fa0a 	bl	8003998 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003584:	69fa      	ldr	r2, [r7, #28]
 8003586:	69b9      	ldr	r1, [r7, #24]
 8003588:	68f8      	ldr	r0, [r7, #12]
 800358a:	f000 f89d 	bl	80036c8 <I2C_WaitOnTXISFlagUntilTimeout>
 800358e:	4603      	mov	r3, r0
 8003590:	2b00      	cmp	r3, #0
 8003592:	d001      	beq.n	8003598 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8003594:	2301      	movs	r3, #1
 8003596:	e02c      	b.n	80035f2 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003598:	88fb      	ldrh	r3, [r7, #6]
 800359a:	2b01      	cmp	r3, #1
 800359c:	d105      	bne.n	80035aa <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800359e:	893b      	ldrh	r3, [r7, #8]
 80035a0:	b2da      	uxtb	r2, r3
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	629a      	str	r2, [r3, #40]	; 0x28
 80035a8:	e015      	b.n	80035d6 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80035aa:	893b      	ldrh	r3, [r7, #8]
 80035ac:	0a1b      	lsrs	r3, r3, #8
 80035ae:	b29b      	uxth	r3, r3
 80035b0:	b2da      	uxtb	r2, r3
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80035b8:	69fa      	ldr	r2, [r7, #28]
 80035ba:	69b9      	ldr	r1, [r7, #24]
 80035bc:	68f8      	ldr	r0, [r7, #12]
 80035be:	f000 f883 	bl	80036c8 <I2C_WaitOnTXISFlagUntilTimeout>
 80035c2:	4603      	mov	r3, r0
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d001      	beq.n	80035cc <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80035c8:	2301      	movs	r3, #1
 80035ca:	e012      	b.n	80035f2 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80035cc:	893b      	ldrh	r3, [r7, #8]
 80035ce:	b2da      	uxtb	r2, r3
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80035d6:	69fb      	ldr	r3, [r7, #28]
 80035d8:	9300      	str	r3, [sp, #0]
 80035da:	69bb      	ldr	r3, [r7, #24]
 80035dc:	2200      	movs	r2, #0
 80035de:	2140      	movs	r1, #64	; 0x40
 80035e0:	68f8      	ldr	r0, [r7, #12]
 80035e2:	f000 f831 	bl	8003648 <I2C_WaitOnFlagUntilTimeout>
 80035e6:	4603      	mov	r3, r0
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d001      	beq.n	80035f0 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80035ec:	2301      	movs	r3, #1
 80035ee:	e000      	b.n	80035f2 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80035f0:	2300      	movs	r3, #0
}
 80035f2:	4618      	mov	r0, r3
 80035f4:	3710      	adds	r7, #16
 80035f6:	46bd      	mov	sp, r7
 80035f8:	bd80      	pop	{r7, pc}
 80035fa:	bf00      	nop
 80035fc:	80002000 	.word	0x80002000

08003600 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8003600:	b480      	push	{r7}
 8003602:	b083      	sub	sp, #12
 8003604:	af00      	add	r7, sp, #0
 8003606:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	699b      	ldr	r3, [r3, #24]
 800360e:	f003 0302 	and.w	r3, r3, #2
 8003612:	2b02      	cmp	r3, #2
 8003614:	d103      	bne.n	800361e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	2200      	movs	r2, #0
 800361c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	699b      	ldr	r3, [r3, #24]
 8003624:	f003 0301 	and.w	r3, r3, #1
 8003628:	2b01      	cmp	r3, #1
 800362a:	d007      	beq.n	800363c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	699a      	ldr	r2, [r3, #24]
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f042 0201 	orr.w	r2, r2, #1
 800363a:	619a      	str	r2, [r3, #24]
  }
}
 800363c:	bf00      	nop
 800363e:	370c      	adds	r7, #12
 8003640:	46bd      	mov	sp, r7
 8003642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003646:	4770      	bx	lr

08003648 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003648:	b580      	push	{r7, lr}
 800364a:	b084      	sub	sp, #16
 800364c:	af00      	add	r7, sp, #0
 800364e:	60f8      	str	r0, [r7, #12]
 8003650:	60b9      	str	r1, [r7, #8]
 8003652:	603b      	str	r3, [r7, #0]
 8003654:	4613      	mov	r3, r2
 8003656:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003658:	e022      	b.n	80036a0 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800365a:	683b      	ldr	r3, [r7, #0]
 800365c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003660:	d01e      	beq.n	80036a0 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003662:	f7ff f859 	bl	8002718 <HAL_GetTick>
 8003666:	4602      	mov	r2, r0
 8003668:	69bb      	ldr	r3, [r7, #24]
 800366a:	1ad3      	subs	r3, r2, r3
 800366c:	683a      	ldr	r2, [r7, #0]
 800366e:	429a      	cmp	r2, r3
 8003670:	d302      	bcc.n	8003678 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003672:	683b      	ldr	r3, [r7, #0]
 8003674:	2b00      	cmp	r3, #0
 8003676:	d113      	bne.n	80036a0 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800367c:	f043 0220 	orr.w	r2, r3, #32
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	2220      	movs	r2, #32
 8003688:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	2200      	movs	r2, #0
 8003690:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	2200      	movs	r2, #0
 8003698:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 800369c:	2301      	movs	r3, #1
 800369e:	e00f      	b.n	80036c0 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	699a      	ldr	r2, [r3, #24]
 80036a6:	68bb      	ldr	r3, [r7, #8]
 80036a8:	4013      	ands	r3, r2
 80036aa:	68ba      	ldr	r2, [r7, #8]
 80036ac:	429a      	cmp	r2, r3
 80036ae:	bf0c      	ite	eq
 80036b0:	2301      	moveq	r3, #1
 80036b2:	2300      	movne	r3, #0
 80036b4:	b2db      	uxtb	r3, r3
 80036b6:	461a      	mov	r2, r3
 80036b8:	79fb      	ldrb	r3, [r7, #7]
 80036ba:	429a      	cmp	r2, r3
 80036bc:	d0cd      	beq.n	800365a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80036be:	2300      	movs	r3, #0
}
 80036c0:	4618      	mov	r0, r3
 80036c2:	3710      	adds	r7, #16
 80036c4:	46bd      	mov	sp, r7
 80036c6:	bd80      	pop	{r7, pc}

080036c8 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80036c8:	b580      	push	{r7, lr}
 80036ca:	b084      	sub	sp, #16
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	60f8      	str	r0, [r7, #12]
 80036d0:	60b9      	str	r1, [r7, #8]
 80036d2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80036d4:	e02c      	b.n	8003730 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80036d6:	687a      	ldr	r2, [r7, #4]
 80036d8:	68b9      	ldr	r1, [r7, #8]
 80036da:	68f8      	ldr	r0, [r7, #12]
 80036dc:	f000 f870 	bl	80037c0 <I2C_IsErrorOccurred>
 80036e0:	4603      	mov	r3, r0
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d001      	beq.n	80036ea <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80036e6:	2301      	movs	r3, #1
 80036e8:	e02a      	b.n	8003740 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80036ea:	68bb      	ldr	r3, [r7, #8]
 80036ec:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80036f0:	d01e      	beq.n	8003730 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036f2:	f7ff f811 	bl	8002718 <HAL_GetTick>
 80036f6:	4602      	mov	r2, r0
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	1ad3      	subs	r3, r2, r3
 80036fc:	68ba      	ldr	r2, [r7, #8]
 80036fe:	429a      	cmp	r2, r3
 8003700:	d302      	bcc.n	8003708 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8003702:	68bb      	ldr	r3, [r7, #8]
 8003704:	2b00      	cmp	r3, #0
 8003706:	d113      	bne.n	8003730 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800370c:	f043 0220 	orr.w	r2, r3, #32
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	2220      	movs	r2, #32
 8003718:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	2200      	movs	r2, #0
 8003720:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	2200      	movs	r2, #0
 8003728:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800372c:	2301      	movs	r3, #1
 800372e:	e007      	b.n	8003740 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	699b      	ldr	r3, [r3, #24]
 8003736:	f003 0302 	and.w	r3, r3, #2
 800373a:	2b02      	cmp	r3, #2
 800373c:	d1cb      	bne.n	80036d6 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800373e:	2300      	movs	r3, #0
}
 8003740:	4618      	mov	r0, r3
 8003742:	3710      	adds	r7, #16
 8003744:	46bd      	mov	sp, r7
 8003746:	bd80      	pop	{r7, pc}

08003748 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003748:	b580      	push	{r7, lr}
 800374a:	b084      	sub	sp, #16
 800374c:	af00      	add	r7, sp, #0
 800374e:	60f8      	str	r0, [r7, #12]
 8003750:	60b9      	str	r1, [r7, #8]
 8003752:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003754:	e028      	b.n	80037a8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003756:	687a      	ldr	r2, [r7, #4]
 8003758:	68b9      	ldr	r1, [r7, #8]
 800375a:	68f8      	ldr	r0, [r7, #12]
 800375c:	f000 f830 	bl	80037c0 <I2C_IsErrorOccurred>
 8003760:	4603      	mov	r3, r0
 8003762:	2b00      	cmp	r3, #0
 8003764:	d001      	beq.n	800376a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003766:	2301      	movs	r3, #1
 8003768:	e026      	b.n	80037b8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800376a:	f7fe ffd5 	bl	8002718 <HAL_GetTick>
 800376e:	4602      	mov	r2, r0
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	1ad3      	subs	r3, r2, r3
 8003774:	68ba      	ldr	r2, [r7, #8]
 8003776:	429a      	cmp	r2, r3
 8003778:	d302      	bcc.n	8003780 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800377a:	68bb      	ldr	r3, [r7, #8]
 800377c:	2b00      	cmp	r3, #0
 800377e:	d113      	bne.n	80037a8 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003784:	f043 0220 	orr.w	r2, r3, #32
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	2220      	movs	r2, #32
 8003790:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	2200      	movs	r2, #0
 8003798:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	2200      	movs	r2, #0
 80037a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 80037a4:	2301      	movs	r3, #1
 80037a6:	e007      	b.n	80037b8 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	699b      	ldr	r3, [r3, #24]
 80037ae:	f003 0320 	and.w	r3, r3, #32
 80037b2:	2b20      	cmp	r3, #32
 80037b4:	d1cf      	bne.n	8003756 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80037b6:	2300      	movs	r3, #0
}
 80037b8:	4618      	mov	r0, r3
 80037ba:	3710      	adds	r7, #16
 80037bc:	46bd      	mov	sp, r7
 80037be:	bd80      	pop	{r7, pc}

080037c0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80037c0:	b580      	push	{r7, lr}
 80037c2:	b08a      	sub	sp, #40	; 0x28
 80037c4:	af00      	add	r7, sp, #0
 80037c6:	60f8      	str	r0, [r7, #12]
 80037c8:	60b9      	str	r1, [r7, #8]
 80037ca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80037cc:	2300      	movs	r3, #0
 80037ce:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	699b      	ldr	r3, [r3, #24]
 80037d8:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80037da:	2300      	movs	r3, #0
 80037dc:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80037e2:	69bb      	ldr	r3, [r7, #24]
 80037e4:	f003 0310 	and.w	r3, r3, #16
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d075      	beq.n	80038d8 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	2210      	movs	r2, #16
 80037f2:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80037f4:	e056      	b.n	80038a4 <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80037f6:	68bb      	ldr	r3, [r7, #8]
 80037f8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80037fc:	d052      	beq.n	80038a4 <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80037fe:	f7fe ff8b 	bl	8002718 <HAL_GetTick>
 8003802:	4602      	mov	r2, r0
 8003804:	69fb      	ldr	r3, [r7, #28]
 8003806:	1ad3      	subs	r3, r2, r3
 8003808:	68ba      	ldr	r2, [r7, #8]
 800380a:	429a      	cmp	r2, r3
 800380c:	d302      	bcc.n	8003814 <I2C_IsErrorOccurred+0x54>
 800380e:	68bb      	ldr	r3, [r7, #8]
 8003810:	2b00      	cmp	r3, #0
 8003812:	d147      	bne.n	80038a4 <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	685b      	ldr	r3, [r3, #4]
 800381a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800381e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003826:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	699b      	ldr	r3, [r3, #24]
 800382e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003832:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003836:	d12e      	bne.n	8003896 <I2C_IsErrorOccurred+0xd6>
 8003838:	697b      	ldr	r3, [r7, #20]
 800383a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800383e:	d02a      	beq.n	8003896 <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8003840:	7cfb      	ldrb	r3, [r7, #19]
 8003842:	2b20      	cmp	r3, #32
 8003844:	d027      	beq.n	8003896 <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	685a      	ldr	r2, [r3, #4]
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003854:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003856:	f7fe ff5f 	bl	8002718 <HAL_GetTick>
 800385a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800385c:	e01b      	b.n	8003896 <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800385e:	f7fe ff5b 	bl	8002718 <HAL_GetTick>
 8003862:	4602      	mov	r2, r0
 8003864:	69fb      	ldr	r3, [r7, #28]
 8003866:	1ad3      	subs	r3, r2, r3
 8003868:	2b19      	cmp	r3, #25
 800386a:	d914      	bls.n	8003896 <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800386c:	68fb      	ldr	r3, [r7, #12]
 800386e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003870:	f043 0220 	orr.w	r2, r3, #32
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	2220      	movs	r2, #32
 800387c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	2200      	movs	r2, #0
 8003884:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	2200      	movs	r2, #0
 800388c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

              status = HAL_ERROR;
 8003890:	2301      	movs	r3, #1
 8003892:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	699b      	ldr	r3, [r3, #24]
 800389c:	f003 0320 	and.w	r3, r3, #32
 80038a0:	2b20      	cmp	r3, #32
 80038a2:	d1dc      	bne.n	800385e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	699b      	ldr	r3, [r3, #24]
 80038aa:	f003 0320 	and.w	r3, r3, #32
 80038ae:	2b20      	cmp	r3, #32
 80038b0:	d003      	beq.n	80038ba <I2C_IsErrorOccurred+0xfa>
 80038b2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d09d      	beq.n	80037f6 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80038ba:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d103      	bne.n	80038ca <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	2220      	movs	r2, #32
 80038c8:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80038ca:	6a3b      	ldr	r3, [r7, #32]
 80038cc:	f043 0304 	orr.w	r3, r3, #4
 80038d0:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80038d2:	2301      	movs	r3, #1
 80038d4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	699b      	ldr	r3, [r3, #24]
 80038de:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80038e0:	69bb      	ldr	r3, [r7, #24]
 80038e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d00b      	beq.n	8003902 <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80038ea:	6a3b      	ldr	r3, [r7, #32]
 80038ec:	f043 0301 	orr.w	r3, r3, #1
 80038f0:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80038fa:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80038fc:	2301      	movs	r3, #1
 80038fe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003902:	69bb      	ldr	r3, [r7, #24]
 8003904:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003908:	2b00      	cmp	r3, #0
 800390a:	d00b      	beq.n	8003924 <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800390c:	6a3b      	ldr	r3, [r7, #32]
 800390e:	f043 0308 	orr.w	r3, r3, #8
 8003912:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800391c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800391e:	2301      	movs	r3, #1
 8003920:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003924:	69bb      	ldr	r3, [r7, #24]
 8003926:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800392a:	2b00      	cmp	r3, #0
 800392c:	d00b      	beq.n	8003946 <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800392e:	6a3b      	ldr	r3, [r7, #32]
 8003930:	f043 0302 	orr.w	r3, r3, #2
 8003934:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800393e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003940:	2301      	movs	r3, #1
 8003942:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8003946:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800394a:	2b00      	cmp	r3, #0
 800394c:	d01c      	beq.n	8003988 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800394e:	68f8      	ldr	r0, [r7, #12]
 8003950:	f7ff fe56 	bl	8003600 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	6859      	ldr	r1, [r3, #4]
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	681a      	ldr	r2, [r3, #0]
 800395e:	4b0d      	ldr	r3, [pc, #52]	; (8003994 <I2C_IsErrorOccurred+0x1d4>)
 8003960:	400b      	ands	r3, r1
 8003962:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003968:	6a3b      	ldr	r3, [r7, #32]
 800396a:	431a      	orrs	r2, r3
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	2220      	movs	r2, #32
 8003974:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	2200      	movs	r2, #0
 800397c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	2200      	movs	r2, #0
 8003984:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8003988:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800398c:	4618      	mov	r0, r3
 800398e:	3728      	adds	r7, #40	; 0x28
 8003990:	46bd      	mov	sp, r7
 8003992:	bd80      	pop	{r7, pc}
 8003994:	fe00e800 	.word	0xfe00e800

08003998 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003998:	b480      	push	{r7}
 800399a:	b087      	sub	sp, #28
 800399c:	af00      	add	r7, sp, #0
 800399e:	60f8      	str	r0, [r7, #12]
 80039a0:	607b      	str	r3, [r7, #4]
 80039a2:	460b      	mov	r3, r1
 80039a4:	817b      	strh	r3, [r7, #10]
 80039a6:	4613      	mov	r3, r2
 80039a8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80039aa:	897b      	ldrh	r3, [r7, #10]
 80039ac:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80039b0:	7a7b      	ldrb	r3, [r7, #9]
 80039b2:	041b      	lsls	r3, r3, #16
 80039b4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80039b8:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80039be:	6a3b      	ldr	r3, [r7, #32]
 80039c0:	4313      	orrs	r3, r2
 80039c2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80039c6:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	685a      	ldr	r2, [r3, #4]
 80039ce:	6a3b      	ldr	r3, [r7, #32]
 80039d0:	0d5b      	lsrs	r3, r3, #21
 80039d2:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80039d6:	4b08      	ldr	r3, [pc, #32]	; (80039f8 <I2C_TransferConfig+0x60>)
 80039d8:	430b      	orrs	r3, r1
 80039da:	43db      	mvns	r3, r3
 80039dc:	ea02 0103 	and.w	r1, r2, r3
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	697a      	ldr	r2, [r7, #20]
 80039e6:	430a      	orrs	r2, r1
 80039e8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80039ea:	bf00      	nop
 80039ec:	371c      	adds	r7, #28
 80039ee:	46bd      	mov	sp, r7
 80039f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f4:	4770      	bx	lr
 80039f6:	bf00      	nop
 80039f8:	03ff63ff 	.word	0x03ff63ff

080039fc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80039fc:	b480      	push	{r7}
 80039fe:	b083      	sub	sp, #12
 8003a00:	af00      	add	r7, sp, #0
 8003a02:	6078      	str	r0, [r7, #4]
 8003a04:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003a0c:	b2db      	uxtb	r3, r3
 8003a0e:	2b20      	cmp	r3, #32
 8003a10:	d138      	bne.n	8003a84 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003a18:	2b01      	cmp	r3, #1
 8003a1a:	d101      	bne.n	8003a20 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003a1c:	2302      	movs	r3, #2
 8003a1e:	e032      	b.n	8003a86 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	2201      	movs	r2, #1
 8003a24:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	2224      	movs	r2, #36	; 0x24
 8003a2c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	681a      	ldr	r2, [r3, #0]
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f022 0201 	bic.w	r2, r2, #1
 8003a3e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	681a      	ldr	r2, [r3, #0]
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003a4e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	6819      	ldr	r1, [r3, #0]
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	683a      	ldr	r2, [r7, #0]
 8003a5c:	430a      	orrs	r2, r1
 8003a5e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	681a      	ldr	r2, [r3, #0]
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f042 0201 	orr.w	r2, r2, #1
 8003a6e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	2220      	movs	r2, #32
 8003a74:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003a80:	2300      	movs	r3, #0
 8003a82:	e000      	b.n	8003a86 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003a84:	2302      	movs	r3, #2
  }
}
 8003a86:	4618      	mov	r0, r3
 8003a88:	370c      	adds	r7, #12
 8003a8a:	46bd      	mov	sp, r7
 8003a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a90:	4770      	bx	lr

08003a92 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003a92:	b480      	push	{r7}
 8003a94:	b085      	sub	sp, #20
 8003a96:	af00      	add	r7, sp, #0
 8003a98:	6078      	str	r0, [r7, #4]
 8003a9a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003aa2:	b2db      	uxtb	r3, r3
 8003aa4:	2b20      	cmp	r3, #32
 8003aa6:	d139      	bne.n	8003b1c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003aae:	2b01      	cmp	r3, #1
 8003ab0:	d101      	bne.n	8003ab6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003ab2:	2302      	movs	r3, #2
 8003ab4:	e033      	b.n	8003b1e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	2201      	movs	r2, #1
 8003aba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	2224      	movs	r2, #36	; 0x24
 8003ac2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	681a      	ldr	r2, [r3, #0]
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f022 0201 	bic.w	r2, r2, #1
 8003ad4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003ae4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003ae6:	683b      	ldr	r3, [r7, #0]
 8003ae8:	021b      	lsls	r3, r3, #8
 8003aea:	68fa      	ldr	r2, [r7, #12]
 8003aec:	4313      	orrs	r3, r2
 8003aee:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	68fa      	ldr	r2, [r7, #12]
 8003af6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	681a      	ldr	r2, [r3, #0]
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	f042 0201 	orr.w	r2, r2, #1
 8003b06:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2220      	movs	r2, #32
 8003b0c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	2200      	movs	r2, #0
 8003b14:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003b18:	2300      	movs	r3, #0
 8003b1a:	e000      	b.n	8003b1e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003b1c:	2302      	movs	r3, #2
  }
}
 8003b1e:	4618      	mov	r0, r3
 8003b20:	3714      	adds	r7, #20
 8003b22:	46bd      	mov	sp, r7
 8003b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b28:	4770      	bx	lr
	...

08003b2c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003b2c:	b480      	push	{r7}
 8003b2e:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003b30:	4b0d      	ldr	r3, [pc, #52]	; (8003b68 <HAL_PWREx_GetVoltageRange+0x3c>)
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003b38:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b3c:	d102      	bne.n	8003b44 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8003b3e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003b42:	e00b      	b.n	8003b5c <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8003b44:	4b08      	ldr	r3, [pc, #32]	; (8003b68 <HAL_PWREx_GetVoltageRange+0x3c>)
 8003b46:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003b4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b4e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003b52:	d102      	bne.n	8003b5a <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8003b54:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003b58:	e000      	b.n	8003b5c <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8003b5a:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8003b5c:	4618      	mov	r0, r3
 8003b5e:	46bd      	mov	sp, r7
 8003b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b64:	4770      	bx	lr
 8003b66:	bf00      	nop
 8003b68:	40007000 	.word	0x40007000

08003b6c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003b6c:	b480      	push	{r7}
 8003b6e:	b085      	sub	sp, #20
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d141      	bne.n	8003bfe <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003b7a:	4b4b      	ldr	r3, [pc, #300]	; (8003ca8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003b82:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b86:	d131      	bne.n	8003bec <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003b88:	4b47      	ldr	r3, [pc, #284]	; (8003ca8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b8a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003b8e:	4a46      	ldr	r2, [pc, #280]	; (8003ca8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b90:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003b94:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003b98:	4b43      	ldr	r3, [pc, #268]	; (8003ca8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003ba0:	4a41      	ldr	r2, [pc, #260]	; (8003ca8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003ba2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003ba6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8003ba8:	4b40      	ldr	r3, [pc, #256]	; (8003cac <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	2232      	movs	r2, #50	; 0x32
 8003bae:	fb02 f303 	mul.w	r3, r2, r3
 8003bb2:	4a3f      	ldr	r2, [pc, #252]	; (8003cb0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003bb4:	fba2 2303 	umull	r2, r3, r2, r3
 8003bb8:	0c9b      	lsrs	r3, r3, #18
 8003bba:	3301      	adds	r3, #1
 8003bbc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003bbe:	e002      	b.n	8003bc6 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	3b01      	subs	r3, #1
 8003bc4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003bc6:	4b38      	ldr	r3, [pc, #224]	; (8003ca8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003bc8:	695b      	ldr	r3, [r3, #20]
 8003bca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003bce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003bd2:	d102      	bne.n	8003bda <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d1f2      	bne.n	8003bc0 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003bda:	4b33      	ldr	r3, [pc, #204]	; (8003ca8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003bdc:	695b      	ldr	r3, [r3, #20]
 8003bde:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003be2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003be6:	d158      	bne.n	8003c9a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003be8:	2303      	movs	r3, #3
 8003bea:	e057      	b.n	8003c9c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003bec:	4b2e      	ldr	r3, [pc, #184]	; (8003ca8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003bee:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003bf2:	4a2d      	ldr	r2, [pc, #180]	; (8003ca8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003bf4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003bf8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8003bfc:	e04d      	b.n	8003c9a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003c04:	d141      	bne.n	8003c8a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003c06:	4b28      	ldr	r3, [pc, #160]	; (8003ca8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003c0e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c12:	d131      	bne.n	8003c78 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003c14:	4b24      	ldr	r3, [pc, #144]	; (8003ca8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c16:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003c1a:	4a23      	ldr	r2, [pc, #140]	; (8003ca8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c1c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c20:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003c24:	4b20      	ldr	r3, [pc, #128]	; (8003ca8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003c2c:	4a1e      	ldr	r2, [pc, #120]	; (8003ca8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c2e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003c32:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8003c34:	4b1d      	ldr	r3, [pc, #116]	; (8003cac <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	2232      	movs	r2, #50	; 0x32
 8003c3a:	fb02 f303 	mul.w	r3, r2, r3
 8003c3e:	4a1c      	ldr	r2, [pc, #112]	; (8003cb0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003c40:	fba2 2303 	umull	r2, r3, r2, r3
 8003c44:	0c9b      	lsrs	r3, r3, #18
 8003c46:	3301      	adds	r3, #1
 8003c48:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003c4a:	e002      	b.n	8003c52 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	3b01      	subs	r3, #1
 8003c50:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003c52:	4b15      	ldr	r3, [pc, #84]	; (8003ca8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c54:	695b      	ldr	r3, [r3, #20]
 8003c56:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c5a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c5e:	d102      	bne.n	8003c66 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d1f2      	bne.n	8003c4c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003c66:	4b10      	ldr	r3, [pc, #64]	; (8003ca8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c68:	695b      	ldr	r3, [r3, #20]
 8003c6a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c6e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c72:	d112      	bne.n	8003c9a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003c74:	2303      	movs	r3, #3
 8003c76:	e011      	b.n	8003c9c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003c78:	4b0b      	ldr	r3, [pc, #44]	; (8003ca8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c7a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003c7e:	4a0a      	ldr	r2, [pc, #40]	; (8003ca8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c80:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c84:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8003c88:	e007      	b.n	8003c9a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003c8a:	4b07      	ldr	r3, [pc, #28]	; (8003ca8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003c92:	4a05      	ldr	r2, [pc, #20]	; (8003ca8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c94:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003c98:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003c9a:	2300      	movs	r3, #0
}
 8003c9c:	4618      	mov	r0, r3
 8003c9e:	3714      	adds	r7, #20
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ca6:	4770      	bx	lr
 8003ca8:	40007000 	.word	0x40007000
 8003cac:	20000080 	.word	0x20000080
 8003cb0:	431bde83 	.word	0x431bde83

08003cb4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003cb4:	b580      	push	{r7, lr}
 8003cb6:	b088      	sub	sp, #32
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d102      	bne.n	8003cc8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003cc2:	2301      	movs	r3, #1
 8003cc4:	f000 bc08 	b.w	80044d8 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003cc8:	4b96      	ldr	r3, [pc, #600]	; (8003f24 <HAL_RCC_OscConfig+0x270>)
 8003cca:	689b      	ldr	r3, [r3, #8]
 8003ccc:	f003 030c 	and.w	r3, r3, #12
 8003cd0:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003cd2:	4b94      	ldr	r3, [pc, #592]	; (8003f24 <HAL_RCC_OscConfig+0x270>)
 8003cd4:	68db      	ldr	r3, [r3, #12]
 8003cd6:	f003 0303 	and.w	r3, r3, #3
 8003cda:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f003 0310 	and.w	r3, r3, #16
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	f000 80e4 	beq.w	8003eb2 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003cea:	69bb      	ldr	r3, [r7, #24]
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d007      	beq.n	8003d00 <HAL_RCC_OscConfig+0x4c>
 8003cf0:	69bb      	ldr	r3, [r7, #24]
 8003cf2:	2b0c      	cmp	r3, #12
 8003cf4:	f040 808b 	bne.w	8003e0e <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003cf8:	697b      	ldr	r3, [r7, #20]
 8003cfa:	2b01      	cmp	r3, #1
 8003cfc:	f040 8087 	bne.w	8003e0e <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003d00:	4b88      	ldr	r3, [pc, #544]	; (8003f24 <HAL_RCC_OscConfig+0x270>)
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f003 0302 	and.w	r3, r3, #2
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d005      	beq.n	8003d18 <HAL_RCC_OscConfig+0x64>
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	699b      	ldr	r3, [r3, #24]
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d101      	bne.n	8003d18 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8003d14:	2301      	movs	r3, #1
 8003d16:	e3df      	b.n	80044d8 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	6a1a      	ldr	r2, [r3, #32]
 8003d1c:	4b81      	ldr	r3, [pc, #516]	; (8003f24 <HAL_RCC_OscConfig+0x270>)
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f003 0308 	and.w	r3, r3, #8
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d004      	beq.n	8003d32 <HAL_RCC_OscConfig+0x7e>
 8003d28:	4b7e      	ldr	r3, [pc, #504]	; (8003f24 <HAL_RCC_OscConfig+0x270>)
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003d30:	e005      	b.n	8003d3e <HAL_RCC_OscConfig+0x8a>
 8003d32:	4b7c      	ldr	r3, [pc, #496]	; (8003f24 <HAL_RCC_OscConfig+0x270>)
 8003d34:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003d38:	091b      	lsrs	r3, r3, #4
 8003d3a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003d3e:	4293      	cmp	r3, r2
 8003d40:	d223      	bcs.n	8003d8a <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	6a1b      	ldr	r3, [r3, #32]
 8003d46:	4618      	mov	r0, r3
 8003d48:	f000 fdfe 	bl	8004948 <RCC_SetFlashLatencyFromMSIRange>
 8003d4c:	4603      	mov	r3, r0
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d001      	beq.n	8003d56 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8003d52:	2301      	movs	r3, #1
 8003d54:	e3c0      	b.n	80044d8 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003d56:	4b73      	ldr	r3, [pc, #460]	; (8003f24 <HAL_RCC_OscConfig+0x270>)
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	4a72      	ldr	r2, [pc, #456]	; (8003f24 <HAL_RCC_OscConfig+0x270>)
 8003d5c:	f043 0308 	orr.w	r3, r3, #8
 8003d60:	6013      	str	r3, [r2, #0]
 8003d62:	4b70      	ldr	r3, [pc, #448]	; (8003f24 <HAL_RCC_OscConfig+0x270>)
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	6a1b      	ldr	r3, [r3, #32]
 8003d6e:	496d      	ldr	r1, [pc, #436]	; (8003f24 <HAL_RCC_OscConfig+0x270>)
 8003d70:	4313      	orrs	r3, r2
 8003d72:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003d74:	4b6b      	ldr	r3, [pc, #428]	; (8003f24 <HAL_RCC_OscConfig+0x270>)
 8003d76:	685b      	ldr	r3, [r3, #4]
 8003d78:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	69db      	ldr	r3, [r3, #28]
 8003d80:	021b      	lsls	r3, r3, #8
 8003d82:	4968      	ldr	r1, [pc, #416]	; (8003f24 <HAL_RCC_OscConfig+0x270>)
 8003d84:	4313      	orrs	r3, r2
 8003d86:	604b      	str	r3, [r1, #4]
 8003d88:	e025      	b.n	8003dd6 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003d8a:	4b66      	ldr	r3, [pc, #408]	; (8003f24 <HAL_RCC_OscConfig+0x270>)
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	4a65      	ldr	r2, [pc, #404]	; (8003f24 <HAL_RCC_OscConfig+0x270>)
 8003d90:	f043 0308 	orr.w	r3, r3, #8
 8003d94:	6013      	str	r3, [r2, #0]
 8003d96:	4b63      	ldr	r3, [pc, #396]	; (8003f24 <HAL_RCC_OscConfig+0x270>)
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	6a1b      	ldr	r3, [r3, #32]
 8003da2:	4960      	ldr	r1, [pc, #384]	; (8003f24 <HAL_RCC_OscConfig+0x270>)
 8003da4:	4313      	orrs	r3, r2
 8003da6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003da8:	4b5e      	ldr	r3, [pc, #376]	; (8003f24 <HAL_RCC_OscConfig+0x270>)
 8003daa:	685b      	ldr	r3, [r3, #4]
 8003dac:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	69db      	ldr	r3, [r3, #28]
 8003db4:	021b      	lsls	r3, r3, #8
 8003db6:	495b      	ldr	r1, [pc, #364]	; (8003f24 <HAL_RCC_OscConfig+0x270>)
 8003db8:	4313      	orrs	r3, r2
 8003dba:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003dbc:	69bb      	ldr	r3, [r7, #24]
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d109      	bne.n	8003dd6 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	6a1b      	ldr	r3, [r3, #32]
 8003dc6:	4618      	mov	r0, r3
 8003dc8:	f000 fdbe 	bl	8004948 <RCC_SetFlashLatencyFromMSIRange>
 8003dcc:	4603      	mov	r3, r0
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d001      	beq.n	8003dd6 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8003dd2:	2301      	movs	r3, #1
 8003dd4:	e380      	b.n	80044d8 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003dd6:	f000 fcc1 	bl	800475c <HAL_RCC_GetSysClockFreq>
 8003dda:	4602      	mov	r2, r0
 8003ddc:	4b51      	ldr	r3, [pc, #324]	; (8003f24 <HAL_RCC_OscConfig+0x270>)
 8003dde:	689b      	ldr	r3, [r3, #8]
 8003de0:	091b      	lsrs	r3, r3, #4
 8003de2:	f003 030f 	and.w	r3, r3, #15
 8003de6:	4950      	ldr	r1, [pc, #320]	; (8003f28 <HAL_RCC_OscConfig+0x274>)
 8003de8:	5ccb      	ldrb	r3, [r1, r3]
 8003dea:	f003 031f 	and.w	r3, r3, #31
 8003dee:	fa22 f303 	lsr.w	r3, r2, r3
 8003df2:	4a4e      	ldr	r2, [pc, #312]	; (8003f2c <HAL_RCC_OscConfig+0x278>)
 8003df4:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003df6:	4b4e      	ldr	r3, [pc, #312]	; (8003f30 <HAL_RCC_OscConfig+0x27c>)
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	4618      	mov	r0, r3
 8003dfc:	f7fe fab2 	bl	8002364 <HAL_InitTick>
 8003e00:	4603      	mov	r3, r0
 8003e02:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003e04:	7bfb      	ldrb	r3, [r7, #15]
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d052      	beq.n	8003eb0 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8003e0a:	7bfb      	ldrb	r3, [r7, #15]
 8003e0c:	e364      	b.n	80044d8 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	699b      	ldr	r3, [r3, #24]
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d032      	beq.n	8003e7c <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003e16:	4b43      	ldr	r3, [pc, #268]	; (8003f24 <HAL_RCC_OscConfig+0x270>)
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	4a42      	ldr	r2, [pc, #264]	; (8003f24 <HAL_RCC_OscConfig+0x270>)
 8003e1c:	f043 0301 	orr.w	r3, r3, #1
 8003e20:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003e22:	f7fe fc79 	bl	8002718 <HAL_GetTick>
 8003e26:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003e28:	e008      	b.n	8003e3c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003e2a:	f7fe fc75 	bl	8002718 <HAL_GetTick>
 8003e2e:	4602      	mov	r2, r0
 8003e30:	693b      	ldr	r3, [r7, #16]
 8003e32:	1ad3      	subs	r3, r2, r3
 8003e34:	2b02      	cmp	r3, #2
 8003e36:	d901      	bls.n	8003e3c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8003e38:	2303      	movs	r3, #3
 8003e3a:	e34d      	b.n	80044d8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003e3c:	4b39      	ldr	r3, [pc, #228]	; (8003f24 <HAL_RCC_OscConfig+0x270>)
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	f003 0302 	and.w	r3, r3, #2
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d0f0      	beq.n	8003e2a <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003e48:	4b36      	ldr	r3, [pc, #216]	; (8003f24 <HAL_RCC_OscConfig+0x270>)
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	4a35      	ldr	r2, [pc, #212]	; (8003f24 <HAL_RCC_OscConfig+0x270>)
 8003e4e:	f043 0308 	orr.w	r3, r3, #8
 8003e52:	6013      	str	r3, [r2, #0]
 8003e54:	4b33      	ldr	r3, [pc, #204]	; (8003f24 <HAL_RCC_OscConfig+0x270>)
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	6a1b      	ldr	r3, [r3, #32]
 8003e60:	4930      	ldr	r1, [pc, #192]	; (8003f24 <HAL_RCC_OscConfig+0x270>)
 8003e62:	4313      	orrs	r3, r2
 8003e64:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003e66:	4b2f      	ldr	r3, [pc, #188]	; (8003f24 <HAL_RCC_OscConfig+0x270>)
 8003e68:	685b      	ldr	r3, [r3, #4]
 8003e6a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	69db      	ldr	r3, [r3, #28]
 8003e72:	021b      	lsls	r3, r3, #8
 8003e74:	492b      	ldr	r1, [pc, #172]	; (8003f24 <HAL_RCC_OscConfig+0x270>)
 8003e76:	4313      	orrs	r3, r2
 8003e78:	604b      	str	r3, [r1, #4]
 8003e7a:	e01a      	b.n	8003eb2 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003e7c:	4b29      	ldr	r3, [pc, #164]	; (8003f24 <HAL_RCC_OscConfig+0x270>)
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	4a28      	ldr	r2, [pc, #160]	; (8003f24 <HAL_RCC_OscConfig+0x270>)
 8003e82:	f023 0301 	bic.w	r3, r3, #1
 8003e86:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003e88:	f7fe fc46 	bl	8002718 <HAL_GetTick>
 8003e8c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003e8e:	e008      	b.n	8003ea2 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003e90:	f7fe fc42 	bl	8002718 <HAL_GetTick>
 8003e94:	4602      	mov	r2, r0
 8003e96:	693b      	ldr	r3, [r7, #16]
 8003e98:	1ad3      	subs	r3, r2, r3
 8003e9a:	2b02      	cmp	r3, #2
 8003e9c:	d901      	bls.n	8003ea2 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8003e9e:	2303      	movs	r3, #3
 8003ea0:	e31a      	b.n	80044d8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003ea2:	4b20      	ldr	r3, [pc, #128]	; (8003f24 <HAL_RCC_OscConfig+0x270>)
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f003 0302 	and.w	r3, r3, #2
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d1f0      	bne.n	8003e90 <HAL_RCC_OscConfig+0x1dc>
 8003eae:	e000      	b.n	8003eb2 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003eb0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	f003 0301 	and.w	r3, r3, #1
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d073      	beq.n	8003fa6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003ebe:	69bb      	ldr	r3, [r7, #24]
 8003ec0:	2b08      	cmp	r3, #8
 8003ec2:	d005      	beq.n	8003ed0 <HAL_RCC_OscConfig+0x21c>
 8003ec4:	69bb      	ldr	r3, [r7, #24]
 8003ec6:	2b0c      	cmp	r3, #12
 8003ec8:	d10e      	bne.n	8003ee8 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003eca:	697b      	ldr	r3, [r7, #20]
 8003ecc:	2b03      	cmp	r3, #3
 8003ece:	d10b      	bne.n	8003ee8 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ed0:	4b14      	ldr	r3, [pc, #80]	; (8003f24 <HAL_RCC_OscConfig+0x270>)
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d063      	beq.n	8003fa4 <HAL_RCC_OscConfig+0x2f0>
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	685b      	ldr	r3, [r3, #4]
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d15f      	bne.n	8003fa4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003ee4:	2301      	movs	r3, #1
 8003ee6:	e2f7      	b.n	80044d8 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	685b      	ldr	r3, [r3, #4]
 8003eec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ef0:	d106      	bne.n	8003f00 <HAL_RCC_OscConfig+0x24c>
 8003ef2:	4b0c      	ldr	r3, [pc, #48]	; (8003f24 <HAL_RCC_OscConfig+0x270>)
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	4a0b      	ldr	r2, [pc, #44]	; (8003f24 <HAL_RCC_OscConfig+0x270>)
 8003ef8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003efc:	6013      	str	r3, [r2, #0]
 8003efe:	e025      	b.n	8003f4c <HAL_RCC_OscConfig+0x298>
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	685b      	ldr	r3, [r3, #4]
 8003f04:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003f08:	d114      	bne.n	8003f34 <HAL_RCC_OscConfig+0x280>
 8003f0a:	4b06      	ldr	r3, [pc, #24]	; (8003f24 <HAL_RCC_OscConfig+0x270>)
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	4a05      	ldr	r2, [pc, #20]	; (8003f24 <HAL_RCC_OscConfig+0x270>)
 8003f10:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003f14:	6013      	str	r3, [r2, #0]
 8003f16:	4b03      	ldr	r3, [pc, #12]	; (8003f24 <HAL_RCC_OscConfig+0x270>)
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	4a02      	ldr	r2, [pc, #8]	; (8003f24 <HAL_RCC_OscConfig+0x270>)
 8003f1c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f20:	6013      	str	r3, [r2, #0]
 8003f22:	e013      	b.n	8003f4c <HAL_RCC_OscConfig+0x298>
 8003f24:	40021000 	.word	0x40021000
 8003f28:	0800aab8 	.word	0x0800aab8
 8003f2c:	20000080 	.word	0x20000080
 8003f30:	20000084 	.word	0x20000084
 8003f34:	4ba0      	ldr	r3, [pc, #640]	; (80041b8 <HAL_RCC_OscConfig+0x504>)
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	4a9f      	ldr	r2, [pc, #636]	; (80041b8 <HAL_RCC_OscConfig+0x504>)
 8003f3a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003f3e:	6013      	str	r3, [r2, #0]
 8003f40:	4b9d      	ldr	r3, [pc, #628]	; (80041b8 <HAL_RCC_OscConfig+0x504>)
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	4a9c      	ldr	r2, [pc, #624]	; (80041b8 <HAL_RCC_OscConfig+0x504>)
 8003f46:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003f4a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	685b      	ldr	r3, [r3, #4]
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d013      	beq.n	8003f7c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f54:	f7fe fbe0 	bl	8002718 <HAL_GetTick>
 8003f58:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003f5a:	e008      	b.n	8003f6e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f5c:	f7fe fbdc 	bl	8002718 <HAL_GetTick>
 8003f60:	4602      	mov	r2, r0
 8003f62:	693b      	ldr	r3, [r7, #16]
 8003f64:	1ad3      	subs	r3, r2, r3
 8003f66:	2b64      	cmp	r3, #100	; 0x64
 8003f68:	d901      	bls.n	8003f6e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003f6a:	2303      	movs	r3, #3
 8003f6c:	e2b4      	b.n	80044d8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003f6e:	4b92      	ldr	r3, [pc, #584]	; (80041b8 <HAL_RCC_OscConfig+0x504>)
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d0f0      	beq.n	8003f5c <HAL_RCC_OscConfig+0x2a8>
 8003f7a:	e014      	b.n	8003fa6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f7c:	f7fe fbcc 	bl	8002718 <HAL_GetTick>
 8003f80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003f82:	e008      	b.n	8003f96 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003f84:	f7fe fbc8 	bl	8002718 <HAL_GetTick>
 8003f88:	4602      	mov	r2, r0
 8003f8a:	693b      	ldr	r3, [r7, #16]
 8003f8c:	1ad3      	subs	r3, r2, r3
 8003f8e:	2b64      	cmp	r3, #100	; 0x64
 8003f90:	d901      	bls.n	8003f96 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003f92:	2303      	movs	r3, #3
 8003f94:	e2a0      	b.n	80044d8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003f96:	4b88      	ldr	r3, [pc, #544]	; (80041b8 <HAL_RCC_OscConfig+0x504>)
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d1f0      	bne.n	8003f84 <HAL_RCC_OscConfig+0x2d0>
 8003fa2:	e000      	b.n	8003fa6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003fa4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f003 0302 	and.w	r3, r3, #2
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d060      	beq.n	8004074 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003fb2:	69bb      	ldr	r3, [r7, #24]
 8003fb4:	2b04      	cmp	r3, #4
 8003fb6:	d005      	beq.n	8003fc4 <HAL_RCC_OscConfig+0x310>
 8003fb8:	69bb      	ldr	r3, [r7, #24]
 8003fba:	2b0c      	cmp	r3, #12
 8003fbc:	d119      	bne.n	8003ff2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003fbe:	697b      	ldr	r3, [r7, #20]
 8003fc0:	2b02      	cmp	r3, #2
 8003fc2:	d116      	bne.n	8003ff2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003fc4:	4b7c      	ldr	r3, [pc, #496]	; (80041b8 <HAL_RCC_OscConfig+0x504>)
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d005      	beq.n	8003fdc <HAL_RCC_OscConfig+0x328>
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	68db      	ldr	r3, [r3, #12]
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d101      	bne.n	8003fdc <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003fd8:	2301      	movs	r3, #1
 8003fda:	e27d      	b.n	80044d8 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003fdc:	4b76      	ldr	r3, [pc, #472]	; (80041b8 <HAL_RCC_OscConfig+0x504>)
 8003fde:	685b      	ldr	r3, [r3, #4]
 8003fe0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	691b      	ldr	r3, [r3, #16]
 8003fe8:	061b      	lsls	r3, r3, #24
 8003fea:	4973      	ldr	r1, [pc, #460]	; (80041b8 <HAL_RCC_OscConfig+0x504>)
 8003fec:	4313      	orrs	r3, r2
 8003fee:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003ff0:	e040      	b.n	8004074 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	68db      	ldr	r3, [r3, #12]
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d023      	beq.n	8004042 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003ffa:	4b6f      	ldr	r3, [pc, #444]	; (80041b8 <HAL_RCC_OscConfig+0x504>)
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	4a6e      	ldr	r2, [pc, #440]	; (80041b8 <HAL_RCC_OscConfig+0x504>)
 8004000:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004004:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004006:	f7fe fb87 	bl	8002718 <HAL_GetTick>
 800400a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800400c:	e008      	b.n	8004020 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800400e:	f7fe fb83 	bl	8002718 <HAL_GetTick>
 8004012:	4602      	mov	r2, r0
 8004014:	693b      	ldr	r3, [r7, #16]
 8004016:	1ad3      	subs	r3, r2, r3
 8004018:	2b02      	cmp	r3, #2
 800401a:	d901      	bls.n	8004020 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800401c:	2303      	movs	r3, #3
 800401e:	e25b      	b.n	80044d8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004020:	4b65      	ldr	r3, [pc, #404]	; (80041b8 <HAL_RCC_OscConfig+0x504>)
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004028:	2b00      	cmp	r3, #0
 800402a:	d0f0      	beq.n	800400e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800402c:	4b62      	ldr	r3, [pc, #392]	; (80041b8 <HAL_RCC_OscConfig+0x504>)
 800402e:	685b      	ldr	r3, [r3, #4]
 8004030:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	691b      	ldr	r3, [r3, #16]
 8004038:	061b      	lsls	r3, r3, #24
 800403a:	495f      	ldr	r1, [pc, #380]	; (80041b8 <HAL_RCC_OscConfig+0x504>)
 800403c:	4313      	orrs	r3, r2
 800403e:	604b      	str	r3, [r1, #4]
 8004040:	e018      	b.n	8004074 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004042:	4b5d      	ldr	r3, [pc, #372]	; (80041b8 <HAL_RCC_OscConfig+0x504>)
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	4a5c      	ldr	r2, [pc, #368]	; (80041b8 <HAL_RCC_OscConfig+0x504>)
 8004048:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800404c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800404e:	f7fe fb63 	bl	8002718 <HAL_GetTick>
 8004052:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004054:	e008      	b.n	8004068 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004056:	f7fe fb5f 	bl	8002718 <HAL_GetTick>
 800405a:	4602      	mov	r2, r0
 800405c:	693b      	ldr	r3, [r7, #16]
 800405e:	1ad3      	subs	r3, r2, r3
 8004060:	2b02      	cmp	r3, #2
 8004062:	d901      	bls.n	8004068 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004064:	2303      	movs	r3, #3
 8004066:	e237      	b.n	80044d8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004068:	4b53      	ldr	r3, [pc, #332]	; (80041b8 <HAL_RCC_OscConfig+0x504>)
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004070:	2b00      	cmp	r3, #0
 8004072:	d1f0      	bne.n	8004056 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f003 0308 	and.w	r3, r3, #8
 800407c:	2b00      	cmp	r3, #0
 800407e:	d03c      	beq.n	80040fa <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	695b      	ldr	r3, [r3, #20]
 8004084:	2b00      	cmp	r3, #0
 8004086:	d01c      	beq.n	80040c2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004088:	4b4b      	ldr	r3, [pc, #300]	; (80041b8 <HAL_RCC_OscConfig+0x504>)
 800408a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800408e:	4a4a      	ldr	r2, [pc, #296]	; (80041b8 <HAL_RCC_OscConfig+0x504>)
 8004090:	f043 0301 	orr.w	r3, r3, #1
 8004094:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004098:	f7fe fb3e 	bl	8002718 <HAL_GetTick>
 800409c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800409e:	e008      	b.n	80040b2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80040a0:	f7fe fb3a 	bl	8002718 <HAL_GetTick>
 80040a4:	4602      	mov	r2, r0
 80040a6:	693b      	ldr	r3, [r7, #16]
 80040a8:	1ad3      	subs	r3, r2, r3
 80040aa:	2b02      	cmp	r3, #2
 80040ac:	d901      	bls.n	80040b2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80040ae:	2303      	movs	r3, #3
 80040b0:	e212      	b.n	80044d8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80040b2:	4b41      	ldr	r3, [pc, #260]	; (80041b8 <HAL_RCC_OscConfig+0x504>)
 80040b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80040b8:	f003 0302 	and.w	r3, r3, #2
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d0ef      	beq.n	80040a0 <HAL_RCC_OscConfig+0x3ec>
 80040c0:	e01b      	b.n	80040fa <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80040c2:	4b3d      	ldr	r3, [pc, #244]	; (80041b8 <HAL_RCC_OscConfig+0x504>)
 80040c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80040c8:	4a3b      	ldr	r2, [pc, #236]	; (80041b8 <HAL_RCC_OscConfig+0x504>)
 80040ca:	f023 0301 	bic.w	r3, r3, #1
 80040ce:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040d2:	f7fe fb21 	bl	8002718 <HAL_GetTick>
 80040d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80040d8:	e008      	b.n	80040ec <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80040da:	f7fe fb1d 	bl	8002718 <HAL_GetTick>
 80040de:	4602      	mov	r2, r0
 80040e0:	693b      	ldr	r3, [r7, #16]
 80040e2:	1ad3      	subs	r3, r2, r3
 80040e4:	2b02      	cmp	r3, #2
 80040e6:	d901      	bls.n	80040ec <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80040e8:	2303      	movs	r3, #3
 80040ea:	e1f5      	b.n	80044d8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80040ec:	4b32      	ldr	r3, [pc, #200]	; (80041b8 <HAL_RCC_OscConfig+0x504>)
 80040ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80040f2:	f003 0302 	and.w	r3, r3, #2
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d1ef      	bne.n	80040da <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f003 0304 	and.w	r3, r3, #4
 8004102:	2b00      	cmp	r3, #0
 8004104:	f000 80a6 	beq.w	8004254 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004108:	2300      	movs	r3, #0
 800410a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800410c:	4b2a      	ldr	r3, [pc, #168]	; (80041b8 <HAL_RCC_OscConfig+0x504>)
 800410e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004110:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004114:	2b00      	cmp	r3, #0
 8004116:	d10d      	bne.n	8004134 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004118:	4b27      	ldr	r3, [pc, #156]	; (80041b8 <HAL_RCC_OscConfig+0x504>)
 800411a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800411c:	4a26      	ldr	r2, [pc, #152]	; (80041b8 <HAL_RCC_OscConfig+0x504>)
 800411e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004122:	6593      	str	r3, [r2, #88]	; 0x58
 8004124:	4b24      	ldr	r3, [pc, #144]	; (80041b8 <HAL_RCC_OscConfig+0x504>)
 8004126:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004128:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800412c:	60bb      	str	r3, [r7, #8]
 800412e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004130:	2301      	movs	r3, #1
 8004132:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004134:	4b21      	ldr	r3, [pc, #132]	; (80041bc <HAL_RCC_OscConfig+0x508>)
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800413c:	2b00      	cmp	r3, #0
 800413e:	d118      	bne.n	8004172 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004140:	4b1e      	ldr	r3, [pc, #120]	; (80041bc <HAL_RCC_OscConfig+0x508>)
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	4a1d      	ldr	r2, [pc, #116]	; (80041bc <HAL_RCC_OscConfig+0x508>)
 8004146:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800414a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800414c:	f7fe fae4 	bl	8002718 <HAL_GetTick>
 8004150:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004152:	e008      	b.n	8004166 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004154:	f7fe fae0 	bl	8002718 <HAL_GetTick>
 8004158:	4602      	mov	r2, r0
 800415a:	693b      	ldr	r3, [r7, #16]
 800415c:	1ad3      	subs	r3, r2, r3
 800415e:	2b02      	cmp	r3, #2
 8004160:	d901      	bls.n	8004166 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004162:	2303      	movs	r3, #3
 8004164:	e1b8      	b.n	80044d8 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004166:	4b15      	ldr	r3, [pc, #84]	; (80041bc <HAL_RCC_OscConfig+0x508>)
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800416e:	2b00      	cmp	r3, #0
 8004170:	d0f0      	beq.n	8004154 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	689b      	ldr	r3, [r3, #8]
 8004176:	2b01      	cmp	r3, #1
 8004178:	d108      	bne.n	800418c <HAL_RCC_OscConfig+0x4d8>
 800417a:	4b0f      	ldr	r3, [pc, #60]	; (80041b8 <HAL_RCC_OscConfig+0x504>)
 800417c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004180:	4a0d      	ldr	r2, [pc, #52]	; (80041b8 <HAL_RCC_OscConfig+0x504>)
 8004182:	f043 0301 	orr.w	r3, r3, #1
 8004186:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800418a:	e029      	b.n	80041e0 <HAL_RCC_OscConfig+0x52c>
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	689b      	ldr	r3, [r3, #8]
 8004190:	2b05      	cmp	r3, #5
 8004192:	d115      	bne.n	80041c0 <HAL_RCC_OscConfig+0x50c>
 8004194:	4b08      	ldr	r3, [pc, #32]	; (80041b8 <HAL_RCC_OscConfig+0x504>)
 8004196:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800419a:	4a07      	ldr	r2, [pc, #28]	; (80041b8 <HAL_RCC_OscConfig+0x504>)
 800419c:	f043 0304 	orr.w	r3, r3, #4
 80041a0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80041a4:	4b04      	ldr	r3, [pc, #16]	; (80041b8 <HAL_RCC_OscConfig+0x504>)
 80041a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80041aa:	4a03      	ldr	r2, [pc, #12]	; (80041b8 <HAL_RCC_OscConfig+0x504>)
 80041ac:	f043 0301 	orr.w	r3, r3, #1
 80041b0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80041b4:	e014      	b.n	80041e0 <HAL_RCC_OscConfig+0x52c>
 80041b6:	bf00      	nop
 80041b8:	40021000 	.word	0x40021000
 80041bc:	40007000 	.word	0x40007000
 80041c0:	4b9d      	ldr	r3, [pc, #628]	; (8004438 <HAL_RCC_OscConfig+0x784>)
 80041c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80041c6:	4a9c      	ldr	r2, [pc, #624]	; (8004438 <HAL_RCC_OscConfig+0x784>)
 80041c8:	f023 0301 	bic.w	r3, r3, #1
 80041cc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80041d0:	4b99      	ldr	r3, [pc, #612]	; (8004438 <HAL_RCC_OscConfig+0x784>)
 80041d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80041d6:	4a98      	ldr	r2, [pc, #608]	; (8004438 <HAL_RCC_OscConfig+0x784>)
 80041d8:	f023 0304 	bic.w	r3, r3, #4
 80041dc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	689b      	ldr	r3, [r3, #8]
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d016      	beq.n	8004216 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041e8:	f7fe fa96 	bl	8002718 <HAL_GetTick>
 80041ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80041ee:	e00a      	b.n	8004206 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80041f0:	f7fe fa92 	bl	8002718 <HAL_GetTick>
 80041f4:	4602      	mov	r2, r0
 80041f6:	693b      	ldr	r3, [r7, #16]
 80041f8:	1ad3      	subs	r3, r2, r3
 80041fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80041fe:	4293      	cmp	r3, r2
 8004200:	d901      	bls.n	8004206 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8004202:	2303      	movs	r3, #3
 8004204:	e168      	b.n	80044d8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004206:	4b8c      	ldr	r3, [pc, #560]	; (8004438 <HAL_RCC_OscConfig+0x784>)
 8004208:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800420c:	f003 0302 	and.w	r3, r3, #2
 8004210:	2b00      	cmp	r3, #0
 8004212:	d0ed      	beq.n	80041f0 <HAL_RCC_OscConfig+0x53c>
 8004214:	e015      	b.n	8004242 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004216:	f7fe fa7f 	bl	8002718 <HAL_GetTick>
 800421a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800421c:	e00a      	b.n	8004234 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800421e:	f7fe fa7b 	bl	8002718 <HAL_GetTick>
 8004222:	4602      	mov	r2, r0
 8004224:	693b      	ldr	r3, [r7, #16]
 8004226:	1ad3      	subs	r3, r2, r3
 8004228:	f241 3288 	movw	r2, #5000	; 0x1388
 800422c:	4293      	cmp	r3, r2
 800422e:	d901      	bls.n	8004234 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004230:	2303      	movs	r3, #3
 8004232:	e151      	b.n	80044d8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004234:	4b80      	ldr	r3, [pc, #512]	; (8004438 <HAL_RCC_OscConfig+0x784>)
 8004236:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800423a:	f003 0302 	and.w	r3, r3, #2
 800423e:	2b00      	cmp	r3, #0
 8004240:	d1ed      	bne.n	800421e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004242:	7ffb      	ldrb	r3, [r7, #31]
 8004244:	2b01      	cmp	r3, #1
 8004246:	d105      	bne.n	8004254 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004248:	4b7b      	ldr	r3, [pc, #492]	; (8004438 <HAL_RCC_OscConfig+0x784>)
 800424a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800424c:	4a7a      	ldr	r2, [pc, #488]	; (8004438 <HAL_RCC_OscConfig+0x784>)
 800424e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004252:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f003 0320 	and.w	r3, r3, #32
 800425c:	2b00      	cmp	r3, #0
 800425e:	d03c      	beq.n	80042da <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004264:	2b00      	cmp	r3, #0
 8004266:	d01c      	beq.n	80042a2 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004268:	4b73      	ldr	r3, [pc, #460]	; (8004438 <HAL_RCC_OscConfig+0x784>)
 800426a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800426e:	4a72      	ldr	r2, [pc, #456]	; (8004438 <HAL_RCC_OscConfig+0x784>)
 8004270:	f043 0301 	orr.w	r3, r3, #1
 8004274:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004278:	f7fe fa4e 	bl	8002718 <HAL_GetTick>
 800427c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800427e:	e008      	b.n	8004292 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004280:	f7fe fa4a 	bl	8002718 <HAL_GetTick>
 8004284:	4602      	mov	r2, r0
 8004286:	693b      	ldr	r3, [r7, #16]
 8004288:	1ad3      	subs	r3, r2, r3
 800428a:	2b02      	cmp	r3, #2
 800428c:	d901      	bls.n	8004292 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 800428e:	2303      	movs	r3, #3
 8004290:	e122      	b.n	80044d8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004292:	4b69      	ldr	r3, [pc, #420]	; (8004438 <HAL_RCC_OscConfig+0x784>)
 8004294:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004298:	f003 0302 	and.w	r3, r3, #2
 800429c:	2b00      	cmp	r3, #0
 800429e:	d0ef      	beq.n	8004280 <HAL_RCC_OscConfig+0x5cc>
 80042a0:	e01b      	b.n	80042da <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80042a2:	4b65      	ldr	r3, [pc, #404]	; (8004438 <HAL_RCC_OscConfig+0x784>)
 80042a4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80042a8:	4a63      	ldr	r2, [pc, #396]	; (8004438 <HAL_RCC_OscConfig+0x784>)
 80042aa:	f023 0301 	bic.w	r3, r3, #1
 80042ae:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042b2:	f7fe fa31 	bl	8002718 <HAL_GetTick>
 80042b6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80042b8:	e008      	b.n	80042cc <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80042ba:	f7fe fa2d 	bl	8002718 <HAL_GetTick>
 80042be:	4602      	mov	r2, r0
 80042c0:	693b      	ldr	r3, [r7, #16]
 80042c2:	1ad3      	subs	r3, r2, r3
 80042c4:	2b02      	cmp	r3, #2
 80042c6:	d901      	bls.n	80042cc <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80042c8:	2303      	movs	r3, #3
 80042ca:	e105      	b.n	80044d8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80042cc:	4b5a      	ldr	r3, [pc, #360]	; (8004438 <HAL_RCC_OscConfig+0x784>)
 80042ce:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80042d2:	f003 0302 	and.w	r3, r3, #2
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d1ef      	bne.n	80042ba <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042de:	2b00      	cmp	r3, #0
 80042e0:	f000 80f9 	beq.w	80044d6 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042e8:	2b02      	cmp	r3, #2
 80042ea:	f040 80cf 	bne.w	800448c <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80042ee:	4b52      	ldr	r3, [pc, #328]	; (8004438 <HAL_RCC_OscConfig+0x784>)
 80042f0:	68db      	ldr	r3, [r3, #12]
 80042f2:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80042f4:	697b      	ldr	r3, [r7, #20]
 80042f6:	f003 0203 	and.w	r2, r3, #3
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042fe:	429a      	cmp	r2, r3
 8004300:	d12c      	bne.n	800435c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004302:	697b      	ldr	r3, [r7, #20]
 8004304:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800430c:	3b01      	subs	r3, #1
 800430e:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004310:	429a      	cmp	r2, r3
 8004312:	d123      	bne.n	800435c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004314:	697b      	ldr	r3, [r7, #20]
 8004316:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800431e:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004320:	429a      	cmp	r2, r3
 8004322:	d11b      	bne.n	800435c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004324:	697b      	ldr	r3, [r7, #20]
 8004326:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800432e:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004330:	429a      	cmp	r2, r3
 8004332:	d113      	bne.n	800435c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004334:	697b      	ldr	r3, [r7, #20]
 8004336:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800433e:	085b      	lsrs	r3, r3, #1
 8004340:	3b01      	subs	r3, #1
 8004342:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004344:	429a      	cmp	r2, r3
 8004346:	d109      	bne.n	800435c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004348:	697b      	ldr	r3, [r7, #20]
 800434a:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004352:	085b      	lsrs	r3, r3, #1
 8004354:	3b01      	subs	r3, #1
 8004356:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004358:	429a      	cmp	r2, r3
 800435a:	d071      	beq.n	8004440 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800435c:	69bb      	ldr	r3, [r7, #24]
 800435e:	2b0c      	cmp	r3, #12
 8004360:	d068      	beq.n	8004434 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004362:	4b35      	ldr	r3, [pc, #212]	; (8004438 <HAL_RCC_OscConfig+0x784>)
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800436a:	2b00      	cmp	r3, #0
 800436c:	d105      	bne.n	800437a <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800436e:	4b32      	ldr	r3, [pc, #200]	; (8004438 <HAL_RCC_OscConfig+0x784>)
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004376:	2b00      	cmp	r3, #0
 8004378:	d001      	beq.n	800437e <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 800437a:	2301      	movs	r3, #1
 800437c:	e0ac      	b.n	80044d8 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800437e:	4b2e      	ldr	r3, [pc, #184]	; (8004438 <HAL_RCC_OscConfig+0x784>)
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	4a2d      	ldr	r2, [pc, #180]	; (8004438 <HAL_RCC_OscConfig+0x784>)
 8004384:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004388:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800438a:	f7fe f9c5 	bl	8002718 <HAL_GetTick>
 800438e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004390:	e008      	b.n	80043a4 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004392:	f7fe f9c1 	bl	8002718 <HAL_GetTick>
 8004396:	4602      	mov	r2, r0
 8004398:	693b      	ldr	r3, [r7, #16]
 800439a:	1ad3      	subs	r3, r2, r3
 800439c:	2b02      	cmp	r3, #2
 800439e:	d901      	bls.n	80043a4 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 80043a0:	2303      	movs	r3, #3
 80043a2:	e099      	b.n	80044d8 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80043a4:	4b24      	ldr	r3, [pc, #144]	; (8004438 <HAL_RCC_OscConfig+0x784>)
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d1f0      	bne.n	8004392 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80043b0:	4b21      	ldr	r3, [pc, #132]	; (8004438 <HAL_RCC_OscConfig+0x784>)
 80043b2:	68da      	ldr	r2, [r3, #12]
 80043b4:	4b21      	ldr	r3, [pc, #132]	; (800443c <HAL_RCC_OscConfig+0x788>)
 80043b6:	4013      	ands	r3, r2
 80043b8:	687a      	ldr	r2, [r7, #4]
 80043ba:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80043bc:	687a      	ldr	r2, [r7, #4]
 80043be:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80043c0:	3a01      	subs	r2, #1
 80043c2:	0112      	lsls	r2, r2, #4
 80043c4:	4311      	orrs	r1, r2
 80043c6:	687a      	ldr	r2, [r7, #4]
 80043c8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80043ca:	0212      	lsls	r2, r2, #8
 80043cc:	4311      	orrs	r1, r2
 80043ce:	687a      	ldr	r2, [r7, #4]
 80043d0:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80043d2:	0852      	lsrs	r2, r2, #1
 80043d4:	3a01      	subs	r2, #1
 80043d6:	0552      	lsls	r2, r2, #21
 80043d8:	4311      	orrs	r1, r2
 80043da:	687a      	ldr	r2, [r7, #4]
 80043dc:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80043de:	0852      	lsrs	r2, r2, #1
 80043e0:	3a01      	subs	r2, #1
 80043e2:	0652      	lsls	r2, r2, #25
 80043e4:	4311      	orrs	r1, r2
 80043e6:	687a      	ldr	r2, [r7, #4]
 80043e8:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80043ea:	06d2      	lsls	r2, r2, #27
 80043ec:	430a      	orrs	r2, r1
 80043ee:	4912      	ldr	r1, [pc, #72]	; (8004438 <HAL_RCC_OscConfig+0x784>)
 80043f0:	4313      	orrs	r3, r2
 80043f2:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80043f4:	4b10      	ldr	r3, [pc, #64]	; (8004438 <HAL_RCC_OscConfig+0x784>)
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	4a0f      	ldr	r2, [pc, #60]	; (8004438 <HAL_RCC_OscConfig+0x784>)
 80043fa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80043fe:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004400:	4b0d      	ldr	r3, [pc, #52]	; (8004438 <HAL_RCC_OscConfig+0x784>)
 8004402:	68db      	ldr	r3, [r3, #12]
 8004404:	4a0c      	ldr	r2, [pc, #48]	; (8004438 <HAL_RCC_OscConfig+0x784>)
 8004406:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800440a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800440c:	f7fe f984 	bl	8002718 <HAL_GetTick>
 8004410:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004412:	e008      	b.n	8004426 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004414:	f7fe f980 	bl	8002718 <HAL_GetTick>
 8004418:	4602      	mov	r2, r0
 800441a:	693b      	ldr	r3, [r7, #16]
 800441c:	1ad3      	subs	r3, r2, r3
 800441e:	2b02      	cmp	r3, #2
 8004420:	d901      	bls.n	8004426 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8004422:	2303      	movs	r3, #3
 8004424:	e058      	b.n	80044d8 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004426:	4b04      	ldr	r3, [pc, #16]	; (8004438 <HAL_RCC_OscConfig+0x784>)
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800442e:	2b00      	cmp	r3, #0
 8004430:	d0f0      	beq.n	8004414 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004432:	e050      	b.n	80044d6 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8004434:	2301      	movs	r3, #1
 8004436:	e04f      	b.n	80044d8 <HAL_RCC_OscConfig+0x824>
 8004438:	40021000 	.word	0x40021000
 800443c:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004440:	4b27      	ldr	r3, [pc, #156]	; (80044e0 <HAL_RCC_OscConfig+0x82c>)
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004448:	2b00      	cmp	r3, #0
 800444a:	d144      	bne.n	80044d6 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800444c:	4b24      	ldr	r3, [pc, #144]	; (80044e0 <HAL_RCC_OscConfig+0x82c>)
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	4a23      	ldr	r2, [pc, #140]	; (80044e0 <HAL_RCC_OscConfig+0x82c>)
 8004452:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004456:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004458:	4b21      	ldr	r3, [pc, #132]	; (80044e0 <HAL_RCC_OscConfig+0x82c>)
 800445a:	68db      	ldr	r3, [r3, #12]
 800445c:	4a20      	ldr	r2, [pc, #128]	; (80044e0 <HAL_RCC_OscConfig+0x82c>)
 800445e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004462:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004464:	f7fe f958 	bl	8002718 <HAL_GetTick>
 8004468:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800446a:	e008      	b.n	800447e <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800446c:	f7fe f954 	bl	8002718 <HAL_GetTick>
 8004470:	4602      	mov	r2, r0
 8004472:	693b      	ldr	r3, [r7, #16]
 8004474:	1ad3      	subs	r3, r2, r3
 8004476:	2b02      	cmp	r3, #2
 8004478:	d901      	bls.n	800447e <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 800447a:	2303      	movs	r3, #3
 800447c:	e02c      	b.n	80044d8 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800447e:	4b18      	ldr	r3, [pc, #96]	; (80044e0 <HAL_RCC_OscConfig+0x82c>)
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004486:	2b00      	cmp	r3, #0
 8004488:	d0f0      	beq.n	800446c <HAL_RCC_OscConfig+0x7b8>
 800448a:	e024      	b.n	80044d6 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800448c:	69bb      	ldr	r3, [r7, #24]
 800448e:	2b0c      	cmp	r3, #12
 8004490:	d01f      	beq.n	80044d2 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004492:	4b13      	ldr	r3, [pc, #76]	; (80044e0 <HAL_RCC_OscConfig+0x82c>)
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	4a12      	ldr	r2, [pc, #72]	; (80044e0 <HAL_RCC_OscConfig+0x82c>)
 8004498:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800449c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800449e:	f7fe f93b 	bl	8002718 <HAL_GetTick>
 80044a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80044a4:	e008      	b.n	80044b8 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80044a6:	f7fe f937 	bl	8002718 <HAL_GetTick>
 80044aa:	4602      	mov	r2, r0
 80044ac:	693b      	ldr	r3, [r7, #16]
 80044ae:	1ad3      	subs	r3, r2, r3
 80044b0:	2b02      	cmp	r3, #2
 80044b2:	d901      	bls.n	80044b8 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 80044b4:	2303      	movs	r3, #3
 80044b6:	e00f      	b.n	80044d8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80044b8:	4b09      	ldr	r3, [pc, #36]	; (80044e0 <HAL_RCC_OscConfig+0x82c>)
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d1f0      	bne.n	80044a6 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80044c4:	4b06      	ldr	r3, [pc, #24]	; (80044e0 <HAL_RCC_OscConfig+0x82c>)
 80044c6:	68da      	ldr	r2, [r3, #12]
 80044c8:	4905      	ldr	r1, [pc, #20]	; (80044e0 <HAL_RCC_OscConfig+0x82c>)
 80044ca:	4b06      	ldr	r3, [pc, #24]	; (80044e4 <HAL_RCC_OscConfig+0x830>)
 80044cc:	4013      	ands	r3, r2
 80044ce:	60cb      	str	r3, [r1, #12]
 80044d0:	e001      	b.n	80044d6 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80044d2:	2301      	movs	r3, #1
 80044d4:	e000      	b.n	80044d8 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 80044d6:	2300      	movs	r3, #0
}
 80044d8:	4618      	mov	r0, r3
 80044da:	3720      	adds	r7, #32
 80044dc:	46bd      	mov	sp, r7
 80044de:	bd80      	pop	{r7, pc}
 80044e0:	40021000 	.word	0x40021000
 80044e4:	feeefffc 	.word	0xfeeefffc

080044e8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80044e8:	b580      	push	{r7, lr}
 80044ea:	b086      	sub	sp, #24
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	6078      	str	r0, [r7, #4]
 80044f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80044f2:	2300      	movs	r3, #0
 80044f4:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d101      	bne.n	8004500 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80044fc:	2301      	movs	r3, #1
 80044fe:	e11d      	b.n	800473c <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004500:	4b90      	ldr	r3, [pc, #576]	; (8004744 <HAL_RCC_ClockConfig+0x25c>)
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	f003 030f 	and.w	r3, r3, #15
 8004508:	683a      	ldr	r2, [r7, #0]
 800450a:	429a      	cmp	r2, r3
 800450c:	d910      	bls.n	8004530 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800450e:	4b8d      	ldr	r3, [pc, #564]	; (8004744 <HAL_RCC_ClockConfig+0x25c>)
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	f023 020f 	bic.w	r2, r3, #15
 8004516:	498b      	ldr	r1, [pc, #556]	; (8004744 <HAL_RCC_ClockConfig+0x25c>)
 8004518:	683b      	ldr	r3, [r7, #0]
 800451a:	4313      	orrs	r3, r2
 800451c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800451e:	4b89      	ldr	r3, [pc, #548]	; (8004744 <HAL_RCC_ClockConfig+0x25c>)
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f003 030f 	and.w	r3, r3, #15
 8004526:	683a      	ldr	r2, [r7, #0]
 8004528:	429a      	cmp	r2, r3
 800452a:	d001      	beq.n	8004530 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800452c:	2301      	movs	r3, #1
 800452e:	e105      	b.n	800473c <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	f003 0302 	and.w	r3, r3, #2
 8004538:	2b00      	cmp	r3, #0
 800453a:	d010      	beq.n	800455e <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	689a      	ldr	r2, [r3, #8]
 8004540:	4b81      	ldr	r3, [pc, #516]	; (8004748 <HAL_RCC_ClockConfig+0x260>)
 8004542:	689b      	ldr	r3, [r3, #8]
 8004544:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004548:	429a      	cmp	r2, r3
 800454a:	d908      	bls.n	800455e <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800454c:	4b7e      	ldr	r3, [pc, #504]	; (8004748 <HAL_RCC_ClockConfig+0x260>)
 800454e:	689b      	ldr	r3, [r3, #8]
 8004550:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	689b      	ldr	r3, [r3, #8]
 8004558:	497b      	ldr	r1, [pc, #492]	; (8004748 <HAL_RCC_ClockConfig+0x260>)
 800455a:	4313      	orrs	r3, r2
 800455c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f003 0301 	and.w	r3, r3, #1
 8004566:	2b00      	cmp	r3, #0
 8004568:	d079      	beq.n	800465e <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	685b      	ldr	r3, [r3, #4]
 800456e:	2b03      	cmp	r3, #3
 8004570:	d11e      	bne.n	80045b0 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004572:	4b75      	ldr	r3, [pc, #468]	; (8004748 <HAL_RCC_ClockConfig+0x260>)
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800457a:	2b00      	cmp	r3, #0
 800457c:	d101      	bne.n	8004582 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 800457e:	2301      	movs	r3, #1
 8004580:	e0dc      	b.n	800473c <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8004582:	f000 fa3b 	bl	80049fc <RCC_GetSysClockFreqFromPLLSource>
 8004586:	4603      	mov	r3, r0
 8004588:	4a70      	ldr	r2, [pc, #448]	; (800474c <HAL_RCC_ClockConfig+0x264>)
 800458a:	4293      	cmp	r3, r2
 800458c:	d946      	bls.n	800461c <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800458e:	4b6e      	ldr	r3, [pc, #440]	; (8004748 <HAL_RCC_ClockConfig+0x260>)
 8004590:	689b      	ldr	r3, [r3, #8]
 8004592:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004596:	2b00      	cmp	r3, #0
 8004598:	d140      	bne.n	800461c <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800459a:	4b6b      	ldr	r3, [pc, #428]	; (8004748 <HAL_RCC_ClockConfig+0x260>)
 800459c:	689b      	ldr	r3, [r3, #8]
 800459e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80045a2:	4a69      	ldr	r2, [pc, #420]	; (8004748 <HAL_RCC_ClockConfig+0x260>)
 80045a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80045a8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80045aa:	2380      	movs	r3, #128	; 0x80
 80045ac:	617b      	str	r3, [r7, #20]
 80045ae:	e035      	b.n	800461c <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	685b      	ldr	r3, [r3, #4]
 80045b4:	2b02      	cmp	r3, #2
 80045b6:	d107      	bne.n	80045c8 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80045b8:	4b63      	ldr	r3, [pc, #396]	; (8004748 <HAL_RCC_ClockConfig+0x260>)
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d115      	bne.n	80045f0 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80045c4:	2301      	movs	r3, #1
 80045c6:	e0b9      	b.n	800473c <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	685b      	ldr	r3, [r3, #4]
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d107      	bne.n	80045e0 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80045d0:	4b5d      	ldr	r3, [pc, #372]	; (8004748 <HAL_RCC_ClockConfig+0x260>)
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f003 0302 	and.w	r3, r3, #2
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d109      	bne.n	80045f0 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80045dc:	2301      	movs	r3, #1
 80045de:	e0ad      	b.n	800473c <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80045e0:	4b59      	ldr	r3, [pc, #356]	; (8004748 <HAL_RCC_ClockConfig+0x260>)
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d101      	bne.n	80045f0 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80045ec:	2301      	movs	r3, #1
 80045ee:	e0a5      	b.n	800473c <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 80045f0:	f000 f8b4 	bl	800475c <HAL_RCC_GetSysClockFreq>
 80045f4:	4603      	mov	r3, r0
 80045f6:	4a55      	ldr	r2, [pc, #340]	; (800474c <HAL_RCC_ClockConfig+0x264>)
 80045f8:	4293      	cmp	r3, r2
 80045fa:	d90f      	bls.n	800461c <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80045fc:	4b52      	ldr	r3, [pc, #328]	; (8004748 <HAL_RCC_ClockConfig+0x260>)
 80045fe:	689b      	ldr	r3, [r3, #8]
 8004600:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004604:	2b00      	cmp	r3, #0
 8004606:	d109      	bne.n	800461c <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004608:	4b4f      	ldr	r3, [pc, #316]	; (8004748 <HAL_RCC_ClockConfig+0x260>)
 800460a:	689b      	ldr	r3, [r3, #8]
 800460c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004610:	4a4d      	ldr	r2, [pc, #308]	; (8004748 <HAL_RCC_ClockConfig+0x260>)
 8004612:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004616:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004618:	2380      	movs	r3, #128	; 0x80
 800461a:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800461c:	4b4a      	ldr	r3, [pc, #296]	; (8004748 <HAL_RCC_ClockConfig+0x260>)
 800461e:	689b      	ldr	r3, [r3, #8]
 8004620:	f023 0203 	bic.w	r2, r3, #3
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	685b      	ldr	r3, [r3, #4]
 8004628:	4947      	ldr	r1, [pc, #284]	; (8004748 <HAL_RCC_ClockConfig+0x260>)
 800462a:	4313      	orrs	r3, r2
 800462c:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800462e:	f7fe f873 	bl	8002718 <HAL_GetTick>
 8004632:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004634:	e00a      	b.n	800464c <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004636:	f7fe f86f 	bl	8002718 <HAL_GetTick>
 800463a:	4602      	mov	r2, r0
 800463c:	693b      	ldr	r3, [r7, #16]
 800463e:	1ad3      	subs	r3, r2, r3
 8004640:	f241 3288 	movw	r2, #5000	; 0x1388
 8004644:	4293      	cmp	r3, r2
 8004646:	d901      	bls.n	800464c <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8004648:	2303      	movs	r3, #3
 800464a:	e077      	b.n	800473c <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800464c:	4b3e      	ldr	r3, [pc, #248]	; (8004748 <HAL_RCC_ClockConfig+0x260>)
 800464e:	689b      	ldr	r3, [r3, #8]
 8004650:	f003 020c 	and.w	r2, r3, #12
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	685b      	ldr	r3, [r3, #4]
 8004658:	009b      	lsls	r3, r3, #2
 800465a:	429a      	cmp	r2, r3
 800465c:	d1eb      	bne.n	8004636 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 800465e:	697b      	ldr	r3, [r7, #20]
 8004660:	2b80      	cmp	r3, #128	; 0x80
 8004662:	d105      	bne.n	8004670 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004664:	4b38      	ldr	r3, [pc, #224]	; (8004748 <HAL_RCC_ClockConfig+0x260>)
 8004666:	689b      	ldr	r3, [r3, #8]
 8004668:	4a37      	ldr	r2, [pc, #220]	; (8004748 <HAL_RCC_ClockConfig+0x260>)
 800466a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800466e:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	f003 0302 	and.w	r3, r3, #2
 8004678:	2b00      	cmp	r3, #0
 800467a:	d010      	beq.n	800469e <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	689a      	ldr	r2, [r3, #8]
 8004680:	4b31      	ldr	r3, [pc, #196]	; (8004748 <HAL_RCC_ClockConfig+0x260>)
 8004682:	689b      	ldr	r3, [r3, #8]
 8004684:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004688:	429a      	cmp	r2, r3
 800468a:	d208      	bcs.n	800469e <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800468c:	4b2e      	ldr	r3, [pc, #184]	; (8004748 <HAL_RCC_ClockConfig+0x260>)
 800468e:	689b      	ldr	r3, [r3, #8]
 8004690:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	689b      	ldr	r3, [r3, #8]
 8004698:	492b      	ldr	r1, [pc, #172]	; (8004748 <HAL_RCC_ClockConfig+0x260>)
 800469a:	4313      	orrs	r3, r2
 800469c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800469e:	4b29      	ldr	r3, [pc, #164]	; (8004744 <HAL_RCC_ClockConfig+0x25c>)
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f003 030f 	and.w	r3, r3, #15
 80046a6:	683a      	ldr	r2, [r7, #0]
 80046a8:	429a      	cmp	r2, r3
 80046aa:	d210      	bcs.n	80046ce <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046ac:	4b25      	ldr	r3, [pc, #148]	; (8004744 <HAL_RCC_ClockConfig+0x25c>)
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f023 020f 	bic.w	r2, r3, #15
 80046b4:	4923      	ldr	r1, [pc, #140]	; (8004744 <HAL_RCC_ClockConfig+0x25c>)
 80046b6:	683b      	ldr	r3, [r7, #0]
 80046b8:	4313      	orrs	r3, r2
 80046ba:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80046bc:	4b21      	ldr	r3, [pc, #132]	; (8004744 <HAL_RCC_ClockConfig+0x25c>)
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f003 030f 	and.w	r3, r3, #15
 80046c4:	683a      	ldr	r2, [r7, #0]
 80046c6:	429a      	cmp	r2, r3
 80046c8:	d001      	beq.n	80046ce <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 80046ca:	2301      	movs	r3, #1
 80046cc:	e036      	b.n	800473c <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	f003 0304 	and.w	r3, r3, #4
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d008      	beq.n	80046ec <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80046da:	4b1b      	ldr	r3, [pc, #108]	; (8004748 <HAL_RCC_ClockConfig+0x260>)
 80046dc:	689b      	ldr	r3, [r3, #8]
 80046de:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	68db      	ldr	r3, [r3, #12]
 80046e6:	4918      	ldr	r1, [pc, #96]	; (8004748 <HAL_RCC_ClockConfig+0x260>)
 80046e8:	4313      	orrs	r3, r2
 80046ea:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f003 0308 	and.w	r3, r3, #8
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d009      	beq.n	800470c <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80046f8:	4b13      	ldr	r3, [pc, #76]	; (8004748 <HAL_RCC_ClockConfig+0x260>)
 80046fa:	689b      	ldr	r3, [r3, #8]
 80046fc:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	691b      	ldr	r3, [r3, #16]
 8004704:	00db      	lsls	r3, r3, #3
 8004706:	4910      	ldr	r1, [pc, #64]	; (8004748 <HAL_RCC_ClockConfig+0x260>)
 8004708:	4313      	orrs	r3, r2
 800470a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800470c:	f000 f826 	bl	800475c <HAL_RCC_GetSysClockFreq>
 8004710:	4602      	mov	r2, r0
 8004712:	4b0d      	ldr	r3, [pc, #52]	; (8004748 <HAL_RCC_ClockConfig+0x260>)
 8004714:	689b      	ldr	r3, [r3, #8]
 8004716:	091b      	lsrs	r3, r3, #4
 8004718:	f003 030f 	and.w	r3, r3, #15
 800471c:	490c      	ldr	r1, [pc, #48]	; (8004750 <HAL_RCC_ClockConfig+0x268>)
 800471e:	5ccb      	ldrb	r3, [r1, r3]
 8004720:	f003 031f 	and.w	r3, r3, #31
 8004724:	fa22 f303 	lsr.w	r3, r2, r3
 8004728:	4a0a      	ldr	r2, [pc, #40]	; (8004754 <HAL_RCC_ClockConfig+0x26c>)
 800472a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800472c:	4b0a      	ldr	r3, [pc, #40]	; (8004758 <HAL_RCC_ClockConfig+0x270>)
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	4618      	mov	r0, r3
 8004732:	f7fd fe17 	bl	8002364 <HAL_InitTick>
 8004736:	4603      	mov	r3, r0
 8004738:	73fb      	strb	r3, [r7, #15]

  return status;
 800473a:	7bfb      	ldrb	r3, [r7, #15]
}
 800473c:	4618      	mov	r0, r3
 800473e:	3718      	adds	r7, #24
 8004740:	46bd      	mov	sp, r7
 8004742:	bd80      	pop	{r7, pc}
 8004744:	40022000 	.word	0x40022000
 8004748:	40021000 	.word	0x40021000
 800474c:	04c4b400 	.word	0x04c4b400
 8004750:	0800aab8 	.word	0x0800aab8
 8004754:	20000080 	.word	0x20000080
 8004758:	20000084 	.word	0x20000084

0800475c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800475c:	b480      	push	{r7}
 800475e:	b089      	sub	sp, #36	; 0x24
 8004760:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004762:	2300      	movs	r3, #0
 8004764:	61fb      	str	r3, [r7, #28]
 8004766:	2300      	movs	r3, #0
 8004768:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800476a:	4b3e      	ldr	r3, [pc, #248]	; (8004864 <HAL_RCC_GetSysClockFreq+0x108>)
 800476c:	689b      	ldr	r3, [r3, #8]
 800476e:	f003 030c 	and.w	r3, r3, #12
 8004772:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004774:	4b3b      	ldr	r3, [pc, #236]	; (8004864 <HAL_RCC_GetSysClockFreq+0x108>)
 8004776:	68db      	ldr	r3, [r3, #12]
 8004778:	f003 0303 	and.w	r3, r3, #3
 800477c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800477e:	693b      	ldr	r3, [r7, #16]
 8004780:	2b00      	cmp	r3, #0
 8004782:	d005      	beq.n	8004790 <HAL_RCC_GetSysClockFreq+0x34>
 8004784:	693b      	ldr	r3, [r7, #16]
 8004786:	2b0c      	cmp	r3, #12
 8004788:	d121      	bne.n	80047ce <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	2b01      	cmp	r3, #1
 800478e:	d11e      	bne.n	80047ce <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004790:	4b34      	ldr	r3, [pc, #208]	; (8004864 <HAL_RCC_GetSysClockFreq+0x108>)
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	f003 0308 	and.w	r3, r3, #8
 8004798:	2b00      	cmp	r3, #0
 800479a:	d107      	bne.n	80047ac <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800479c:	4b31      	ldr	r3, [pc, #196]	; (8004864 <HAL_RCC_GetSysClockFreq+0x108>)
 800479e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80047a2:	0a1b      	lsrs	r3, r3, #8
 80047a4:	f003 030f 	and.w	r3, r3, #15
 80047a8:	61fb      	str	r3, [r7, #28]
 80047aa:	e005      	b.n	80047b8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80047ac:	4b2d      	ldr	r3, [pc, #180]	; (8004864 <HAL_RCC_GetSysClockFreq+0x108>)
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	091b      	lsrs	r3, r3, #4
 80047b2:	f003 030f 	and.w	r3, r3, #15
 80047b6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80047b8:	4a2b      	ldr	r2, [pc, #172]	; (8004868 <HAL_RCC_GetSysClockFreq+0x10c>)
 80047ba:	69fb      	ldr	r3, [r7, #28]
 80047bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80047c0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80047c2:	693b      	ldr	r3, [r7, #16]
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d10d      	bne.n	80047e4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80047c8:	69fb      	ldr	r3, [r7, #28]
 80047ca:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80047cc:	e00a      	b.n	80047e4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80047ce:	693b      	ldr	r3, [r7, #16]
 80047d0:	2b04      	cmp	r3, #4
 80047d2:	d102      	bne.n	80047da <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80047d4:	4b25      	ldr	r3, [pc, #148]	; (800486c <HAL_RCC_GetSysClockFreq+0x110>)
 80047d6:	61bb      	str	r3, [r7, #24]
 80047d8:	e004      	b.n	80047e4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80047da:	693b      	ldr	r3, [r7, #16]
 80047dc:	2b08      	cmp	r3, #8
 80047de:	d101      	bne.n	80047e4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80047e0:	4b23      	ldr	r3, [pc, #140]	; (8004870 <HAL_RCC_GetSysClockFreq+0x114>)
 80047e2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80047e4:	693b      	ldr	r3, [r7, #16]
 80047e6:	2b0c      	cmp	r3, #12
 80047e8:	d134      	bne.n	8004854 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80047ea:	4b1e      	ldr	r3, [pc, #120]	; (8004864 <HAL_RCC_GetSysClockFreq+0x108>)
 80047ec:	68db      	ldr	r3, [r3, #12]
 80047ee:	f003 0303 	and.w	r3, r3, #3
 80047f2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80047f4:	68bb      	ldr	r3, [r7, #8]
 80047f6:	2b02      	cmp	r3, #2
 80047f8:	d003      	beq.n	8004802 <HAL_RCC_GetSysClockFreq+0xa6>
 80047fa:	68bb      	ldr	r3, [r7, #8]
 80047fc:	2b03      	cmp	r3, #3
 80047fe:	d003      	beq.n	8004808 <HAL_RCC_GetSysClockFreq+0xac>
 8004800:	e005      	b.n	800480e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004802:	4b1a      	ldr	r3, [pc, #104]	; (800486c <HAL_RCC_GetSysClockFreq+0x110>)
 8004804:	617b      	str	r3, [r7, #20]
      break;
 8004806:	e005      	b.n	8004814 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004808:	4b19      	ldr	r3, [pc, #100]	; (8004870 <HAL_RCC_GetSysClockFreq+0x114>)
 800480a:	617b      	str	r3, [r7, #20]
      break;
 800480c:	e002      	b.n	8004814 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800480e:	69fb      	ldr	r3, [r7, #28]
 8004810:	617b      	str	r3, [r7, #20]
      break;
 8004812:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004814:	4b13      	ldr	r3, [pc, #76]	; (8004864 <HAL_RCC_GetSysClockFreq+0x108>)
 8004816:	68db      	ldr	r3, [r3, #12]
 8004818:	091b      	lsrs	r3, r3, #4
 800481a:	f003 030f 	and.w	r3, r3, #15
 800481e:	3301      	adds	r3, #1
 8004820:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004822:	4b10      	ldr	r3, [pc, #64]	; (8004864 <HAL_RCC_GetSysClockFreq+0x108>)
 8004824:	68db      	ldr	r3, [r3, #12]
 8004826:	0a1b      	lsrs	r3, r3, #8
 8004828:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800482c:	697a      	ldr	r2, [r7, #20]
 800482e:	fb03 f202 	mul.w	r2, r3, r2
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	fbb2 f3f3 	udiv	r3, r2, r3
 8004838:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800483a:	4b0a      	ldr	r3, [pc, #40]	; (8004864 <HAL_RCC_GetSysClockFreq+0x108>)
 800483c:	68db      	ldr	r3, [r3, #12]
 800483e:	0e5b      	lsrs	r3, r3, #25
 8004840:	f003 0303 	and.w	r3, r3, #3
 8004844:	3301      	adds	r3, #1
 8004846:	005b      	lsls	r3, r3, #1
 8004848:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800484a:	697a      	ldr	r2, [r7, #20]
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004852:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004854:	69bb      	ldr	r3, [r7, #24]
}
 8004856:	4618      	mov	r0, r3
 8004858:	3724      	adds	r7, #36	; 0x24
 800485a:	46bd      	mov	sp, r7
 800485c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004860:	4770      	bx	lr
 8004862:	bf00      	nop
 8004864:	40021000 	.word	0x40021000
 8004868:	0800aad0 	.word	0x0800aad0
 800486c:	00f42400 	.word	0x00f42400
 8004870:	007a1200 	.word	0x007a1200

08004874 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004874:	b480      	push	{r7}
 8004876:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004878:	4b03      	ldr	r3, [pc, #12]	; (8004888 <HAL_RCC_GetHCLKFreq+0x14>)
 800487a:	681b      	ldr	r3, [r3, #0]
}
 800487c:	4618      	mov	r0, r3
 800487e:	46bd      	mov	sp, r7
 8004880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004884:	4770      	bx	lr
 8004886:	bf00      	nop
 8004888:	20000080 	.word	0x20000080

0800488c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800488c:	b580      	push	{r7, lr}
 800488e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004890:	f7ff fff0 	bl	8004874 <HAL_RCC_GetHCLKFreq>
 8004894:	4602      	mov	r2, r0
 8004896:	4b06      	ldr	r3, [pc, #24]	; (80048b0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004898:	689b      	ldr	r3, [r3, #8]
 800489a:	0a1b      	lsrs	r3, r3, #8
 800489c:	f003 0307 	and.w	r3, r3, #7
 80048a0:	4904      	ldr	r1, [pc, #16]	; (80048b4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80048a2:	5ccb      	ldrb	r3, [r1, r3]
 80048a4:	f003 031f 	and.w	r3, r3, #31
 80048a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80048ac:	4618      	mov	r0, r3
 80048ae:	bd80      	pop	{r7, pc}
 80048b0:	40021000 	.word	0x40021000
 80048b4:	0800aac8 	.word	0x0800aac8

080048b8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80048b8:	b580      	push	{r7, lr}
 80048ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80048bc:	f7ff ffda 	bl	8004874 <HAL_RCC_GetHCLKFreq>
 80048c0:	4602      	mov	r2, r0
 80048c2:	4b06      	ldr	r3, [pc, #24]	; (80048dc <HAL_RCC_GetPCLK2Freq+0x24>)
 80048c4:	689b      	ldr	r3, [r3, #8]
 80048c6:	0adb      	lsrs	r3, r3, #11
 80048c8:	f003 0307 	and.w	r3, r3, #7
 80048cc:	4904      	ldr	r1, [pc, #16]	; (80048e0 <HAL_RCC_GetPCLK2Freq+0x28>)
 80048ce:	5ccb      	ldrb	r3, [r1, r3]
 80048d0:	f003 031f 	and.w	r3, r3, #31
 80048d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80048d8:	4618      	mov	r0, r3
 80048da:	bd80      	pop	{r7, pc}
 80048dc:	40021000 	.word	0x40021000
 80048e0:	0800aac8 	.word	0x0800aac8

080048e4 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80048e4:	b480      	push	{r7}
 80048e6:	b083      	sub	sp, #12
 80048e8:	af00      	add	r7, sp, #0
 80048ea:	6078      	str	r0, [r7, #4]
 80048ec:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	220f      	movs	r2, #15
 80048f2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 80048f4:	4b12      	ldr	r3, [pc, #72]	; (8004940 <HAL_RCC_GetClockConfig+0x5c>)
 80048f6:	689b      	ldr	r3, [r3, #8]
 80048f8:	f003 0203 	and.w	r2, r3, #3
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8004900:	4b0f      	ldr	r3, [pc, #60]	; (8004940 <HAL_RCC_GetClockConfig+0x5c>)
 8004902:	689b      	ldr	r3, [r3, #8]
 8004904:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 800490c:	4b0c      	ldr	r3, [pc, #48]	; (8004940 <HAL_RCC_GetClockConfig+0x5c>)
 800490e:	689b      	ldr	r3, [r3, #8]
 8004910:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8004918:	4b09      	ldr	r3, [pc, #36]	; (8004940 <HAL_RCC_GetClockConfig+0x5c>)
 800491a:	689b      	ldr	r3, [r3, #8]
 800491c:	08db      	lsrs	r3, r3, #3
 800491e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8004926:	4b07      	ldr	r3, [pc, #28]	; (8004944 <HAL_RCC_GetClockConfig+0x60>)
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	f003 020f 	and.w	r2, r3, #15
 800492e:	683b      	ldr	r3, [r7, #0]
 8004930:	601a      	str	r2, [r3, #0]
}
 8004932:	bf00      	nop
 8004934:	370c      	adds	r7, #12
 8004936:	46bd      	mov	sp, r7
 8004938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800493c:	4770      	bx	lr
 800493e:	bf00      	nop
 8004940:	40021000 	.word	0x40021000
 8004944:	40022000 	.word	0x40022000

08004948 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004948:	b580      	push	{r7, lr}
 800494a:	b086      	sub	sp, #24
 800494c:	af00      	add	r7, sp, #0
 800494e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004950:	2300      	movs	r3, #0
 8004952:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004954:	4b27      	ldr	r3, [pc, #156]	; (80049f4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004956:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004958:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800495c:	2b00      	cmp	r3, #0
 800495e:	d003      	beq.n	8004968 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004960:	f7ff f8e4 	bl	8003b2c <HAL_PWREx_GetVoltageRange>
 8004964:	6178      	str	r0, [r7, #20]
 8004966:	e014      	b.n	8004992 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004968:	4b22      	ldr	r3, [pc, #136]	; (80049f4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800496a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800496c:	4a21      	ldr	r2, [pc, #132]	; (80049f4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800496e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004972:	6593      	str	r3, [r2, #88]	; 0x58
 8004974:	4b1f      	ldr	r3, [pc, #124]	; (80049f4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004976:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004978:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800497c:	60fb      	str	r3, [r7, #12]
 800497e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004980:	f7ff f8d4 	bl	8003b2c <HAL_PWREx_GetVoltageRange>
 8004984:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004986:	4b1b      	ldr	r3, [pc, #108]	; (80049f4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8004988:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800498a:	4a1a      	ldr	r2, [pc, #104]	; (80049f4 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800498c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004990:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004992:	697b      	ldr	r3, [r7, #20]
 8004994:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004998:	d10b      	bne.n	80049b2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	2b80      	cmp	r3, #128	; 0x80
 800499e:	d913      	bls.n	80049c8 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	2ba0      	cmp	r3, #160	; 0xa0
 80049a4:	d902      	bls.n	80049ac <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80049a6:	2302      	movs	r3, #2
 80049a8:	613b      	str	r3, [r7, #16]
 80049aa:	e00d      	b.n	80049c8 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80049ac:	2301      	movs	r3, #1
 80049ae:	613b      	str	r3, [r7, #16]
 80049b0:	e00a      	b.n	80049c8 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	2b7f      	cmp	r3, #127	; 0x7f
 80049b6:	d902      	bls.n	80049be <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 80049b8:	2302      	movs	r3, #2
 80049ba:	613b      	str	r3, [r7, #16]
 80049bc:	e004      	b.n	80049c8 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	2b70      	cmp	r3, #112	; 0x70
 80049c2:	d101      	bne.n	80049c8 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80049c4:	2301      	movs	r3, #1
 80049c6:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80049c8:	4b0b      	ldr	r3, [pc, #44]	; (80049f8 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f023 020f 	bic.w	r2, r3, #15
 80049d0:	4909      	ldr	r1, [pc, #36]	; (80049f8 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80049d2:	693b      	ldr	r3, [r7, #16]
 80049d4:	4313      	orrs	r3, r2
 80049d6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80049d8:	4b07      	ldr	r3, [pc, #28]	; (80049f8 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	f003 030f 	and.w	r3, r3, #15
 80049e0:	693a      	ldr	r2, [r7, #16]
 80049e2:	429a      	cmp	r2, r3
 80049e4:	d001      	beq.n	80049ea <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 80049e6:	2301      	movs	r3, #1
 80049e8:	e000      	b.n	80049ec <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 80049ea:	2300      	movs	r3, #0
}
 80049ec:	4618      	mov	r0, r3
 80049ee:	3718      	adds	r7, #24
 80049f0:	46bd      	mov	sp, r7
 80049f2:	bd80      	pop	{r7, pc}
 80049f4:	40021000 	.word	0x40021000
 80049f8:	40022000 	.word	0x40022000

080049fc <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80049fc:	b480      	push	{r7}
 80049fe:	b087      	sub	sp, #28
 8004a00:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004a02:	4b2d      	ldr	r3, [pc, #180]	; (8004ab8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004a04:	68db      	ldr	r3, [r3, #12]
 8004a06:	f003 0303 	and.w	r3, r3, #3
 8004a0a:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	2b03      	cmp	r3, #3
 8004a10:	d00b      	beq.n	8004a2a <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	2b03      	cmp	r3, #3
 8004a16:	d825      	bhi.n	8004a64 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	2b01      	cmp	r3, #1
 8004a1c:	d008      	beq.n	8004a30 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	2b02      	cmp	r3, #2
 8004a22:	d11f      	bne.n	8004a64 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8004a24:	4b25      	ldr	r3, [pc, #148]	; (8004abc <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8004a26:	613b      	str	r3, [r7, #16]
    break;
 8004a28:	e01f      	b.n	8004a6a <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8004a2a:	4b25      	ldr	r3, [pc, #148]	; (8004ac0 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8004a2c:	613b      	str	r3, [r7, #16]
    break;
 8004a2e:	e01c      	b.n	8004a6a <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004a30:	4b21      	ldr	r3, [pc, #132]	; (8004ab8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	f003 0308 	and.w	r3, r3, #8
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d107      	bne.n	8004a4c <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004a3c:	4b1e      	ldr	r3, [pc, #120]	; (8004ab8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004a3e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004a42:	0a1b      	lsrs	r3, r3, #8
 8004a44:	f003 030f 	and.w	r3, r3, #15
 8004a48:	617b      	str	r3, [r7, #20]
 8004a4a:	e005      	b.n	8004a58 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004a4c:	4b1a      	ldr	r3, [pc, #104]	; (8004ab8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	091b      	lsrs	r3, r3, #4
 8004a52:	f003 030f 	and.w	r3, r3, #15
 8004a56:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8004a58:	4a1a      	ldr	r2, [pc, #104]	; (8004ac4 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8004a5a:	697b      	ldr	r3, [r7, #20]
 8004a5c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a60:	613b      	str	r3, [r7, #16]
    break;
 8004a62:	e002      	b.n	8004a6a <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8004a64:	2300      	movs	r3, #0
 8004a66:	613b      	str	r3, [r7, #16]
    break;
 8004a68:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004a6a:	4b13      	ldr	r3, [pc, #76]	; (8004ab8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004a6c:	68db      	ldr	r3, [r3, #12]
 8004a6e:	091b      	lsrs	r3, r3, #4
 8004a70:	f003 030f 	and.w	r3, r3, #15
 8004a74:	3301      	adds	r3, #1
 8004a76:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004a78:	4b0f      	ldr	r3, [pc, #60]	; (8004ab8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004a7a:	68db      	ldr	r3, [r3, #12]
 8004a7c:	0a1b      	lsrs	r3, r3, #8
 8004a7e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004a82:	693a      	ldr	r2, [r7, #16]
 8004a84:	fb03 f202 	mul.w	r2, r3, r2
 8004a88:	68bb      	ldr	r3, [r7, #8]
 8004a8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a8e:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004a90:	4b09      	ldr	r3, [pc, #36]	; (8004ab8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004a92:	68db      	ldr	r3, [r3, #12]
 8004a94:	0e5b      	lsrs	r3, r3, #25
 8004a96:	f003 0303 	and.w	r3, r3, #3
 8004a9a:	3301      	adds	r3, #1
 8004a9c:	005b      	lsls	r3, r3, #1
 8004a9e:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8004aa0:	693a      	ldr	r2, [r7, #16]
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	fbb2 f3f3 	udiv	r3, r2, r3
 8004aa8:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8004aaa:	683b      	ldr	r3, [r7, #0]
}
 8004aac:	4618      	mov	r0, r3
 8004aae:	371c      	adds	r7, #28
 8004ab0:	46bd      	mov	sp, r7
 8004ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab6:	4770      	bx	lr
 8004ab8:	40021000 	.word	0x40021000
 8004abc:	00f42400 	.word	0x00f42400
 8004ac0:	007a1200 	.word	0x007a1200
 8004ac4:	0800aad0 	.word	0x0800aad0

08004ac8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	b086      	sub	sp, #24
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004ad0:	2300      	movs	r3, #0
 8004ad2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004ad4:	2300      	movs	r3, #0
 8004ad6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d040      	beq.n	8004b66 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004ae8:	2b80      	cmp	r3, #128	; 0x80
 8004aea:	d02a      	beq.n	8004b42 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004aec:	2b80      	cmp	r3, #128	; 0x80
 8004aee:	d825      	bhi.n	8004b3c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004af0:	2b60      	cmp	r3, #96	; 0x60
 8004af2:	d026      	beq.n	8004b42 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004af4:	2b60      	cmp	r3, #96	; 0x60
 8004af6:	d821      	bhi.n	8004b3c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004af8:	2b40      	cmp	r3, #64	; 0x40
 8004afa:	d006      	beq.n	8004b0a <HAL_RCCEx_PeriphCLKConfig+0x42>
 8004afc:	2b40      	cmp	r3, #64	; 0x40
 8004afe:	d81d      	bhi.n	8004b3c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d009      	beq.n	8004b18 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8004b04:	2b20      	cmp	r3, #32
 8004b06:	d010      	beq.n	8004b2a <HAL_RCCEx_PeriphCLKConfig+0x62>
 8004b08:	e018      	b.n	8004b3c <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004b0a:	4b89      	ldr	r3, [pc, #548]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004b0c:	68db      	ldr	r3, [r3, #12]
 8004b0e:	4a88      	ldr	r2, [pc, #544]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004b10:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b14:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004b16:	e015      	b.n	8004b44 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	3304      	adds	r3, #4
 8004b1c:	2100      	movs	r1, #0
 8004b1e:	4618      	mov	r0, r3
 8004b20:	f000 fb02 	bl	8005128 <RCCEx_PLLSAI1_Config>
 8004b24:	4603      	mov	r3, r0
 8004b26:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004b28:	e00c      	b.n	8004b44 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	3320      	adds	r3, #32
 8004b2e:	2100      	movs	r1, #0
 8004b30:	4618      	mov	r0, r3
 8004b32:	f000 fbed 	bl	8005310 <RCCEx_PLLSAI2_Config>
 8004b36:	4603      	mov	r3, r0
 8004b38:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004b3a:	e003      	b.n	8004b44 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004b3c:	2301      	movs	r3, #1
 8004b3e:	74fb      	strb	r3, [r7, #19]
      break;
 8004b40:	e000      	b.n	8004b44 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8004b42:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004b44:	7cfb      	ldrb	r3, [r7, #19]
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	d10b      	bne.n	8004b62 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004b4a:	4b79      	ldr	r3, [pc, #484]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004b4c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004b50:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004b58:	4975      	ldr	r1, [pc, #468]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004b5a:	4313      	orrs	r3, r2
 8004b5c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8004b60:	e001      	b.n	8004b66 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b62:	7cfb      	ldrb	r3, [r7, #19]
 8004b64:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d047      	beq.n	8004c02 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004b76:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004b7a:	d030      	beq.n	8004bde <HAL_RCCEx_PeriphCLKConfig+0x116>
 8004b7c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004b80:	d82a      	bhi.n	8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004b82:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004b86:	d02a      	beq.n	8004bde <HAL_RCCEx_PeriphCLKConfig+0x116>
 8004b88:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004b8c:	d824      	bhi.n	8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004b8e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004b92:	d008      	beq.n	8004ba6 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8004b94:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004b98:	d81e      	bhi.n	8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d00a      	beq.n	8004bb4 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8004b9e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004ba2:	d010      	beq.n	8004bc6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8004ba4:	e018      	b.n	8004bd8 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004ba6:	4b62      	ldr	r3, [pc, #392]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004ba8:	68db      	ldr	r3, [r3, #12]
 8004baa:	4a61      	ldr	r2, [pc, #388]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004bac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004bb0:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004bb2:	e015      	b.n	8004be0 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	3304      	adds	r3, #4
 8004bb8:	2100      	movs	r1, #0
 8004bba:	4618      	mov	r0, r3
 8004bbc:	f000 fab4 	bl	8005128 <RCCEx_PLLSAI1_Config>
 8004bc0:	4603      	mov	r3, r0
 8004bc2:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004bc4:	e00c      	b.n	8004be0 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	3320      	adds	r3, #32
 8004bca:	2100      	movs	r1, #0
 8004bcc:	4618      	mov	r0, r3
 8004bce:	f000 fb9f 	bl	8005310 <RCCEx_PLLSAI2_Config>
 8004bd2:	4603      	mov	r3, r0
 8004bd4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004bd6:	e003      	b.n	8004be0 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004bd8:	2301      	movs	r3, #1
 8004bda:	74fb      	strb	r3, [r7, #19]
      break;
 8004bdc:	e000      	b.n	8004be0 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8004bde:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004be0:	7cfb      	ldrb	r3, [r7, #19]
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d10b      	bne.n	8004bfe <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004be6:	4b52      	ldr	r3, [pc, #328]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004be8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004bec:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004bf4:	494e      	ldr	r1, [pc, #312]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004bf6:	4313      	orrs	r3, r2
 8004bf8:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8004bfc:	e001      	b.n	8004c02 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004bfe:	7cfb      	ldrb	r3, [r7, #19]
 8004c00:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	f000 809f 	beq.w	8004d4e <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004c10:	2300      	movs	r3, #0
 8004c12:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004c14:	4b46      	ldr	r3, [pc, #280]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004c16:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c18:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d101      	bne.n	8004c24 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8004c20:	2301      	movs	r3, #1
 8004c22:	e000      	b.n	8004c26 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8004c24:	2300      	movs	r3, #0
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d00d      	beq.n	8004c46 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c2a:	4b41      	ldr	r3, [pc, #260]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004c2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c2e:	4a40      	ldr	r2, [pc, #256]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004c30:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004c34:	6593      	str	r3, [r2, #88]	; 0x58
 8004c36:	4b3e      	ldr	r3, [pc, #248]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004c38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c3e:	60bb      	str	r3, [r7, #8]
 8004c40:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004c42:	2301      	movs	r3, #1
 8004c44:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004c46:	4b3b      	ldr	r3, [pc, #236]	; (8004d34 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	4a3a      	ldr	r2, [pc, #232]	; (8004d34 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004c4c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c50:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004c52:	f7fd fd61 	bl	8002718 <HAL_GetTick>
 8004c56:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004c58:	e009      	b.n	8004c6e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c5a:	f7fd fd5d 	bl	8002718 <HAL_GetTick>
 8004c5e:	4602      	mov	r2, r0
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	1ad3      	subs	r3, r2, r3
 8004c64:	2b02      	cmp	r3, #2
 8004c66:	d902      	bls.n	8004c6e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8004c68:	2303      	movs	r3, #3
 8004c6a:	74fb      	strb	r3, [r7, #19]
        break;
 8004c6c:	e005      	b.n	8004c7a <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004c6e:	4b31      	ldr	r3, [pc, #196]	; (8004d34 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d0ef      	beq.n	8004c5a <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8004c7a:	7cfb      	ldrb	r3, [r7, #19]
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d15b      	bne.n	8004d38 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004c80:	4b2b      	ldr	r3, [pc, #172]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004c82:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c86:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004c8a:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004c8c:	697b      	ldr	r3, [r7, #20]
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d01f      	beq.n	8004cd2 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004c98:	697a      	ldr	r2, [r7, #20]
 8004c9a:	429a      	cmp	r2, r3
 8004c9c:	d019      	beq.n	8004cd2 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004c9e:	4b24      	ldr	r3, [pc, #144]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004ca0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ca4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ca8:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004caa:	4b21      	ldr	r3, [pc, #132]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004cac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004cb0:	4a1f      	ldr	r2, [pc, #124]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004cb2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004cb6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004cba:	4b1d      	ldr	r3, [pc, #116]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004cbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004cc0:	4a1b      	ldr	r2, [pc, #108]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004cc2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004cc6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004cca:	4a19      	ldr	r2, [pc, #100]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004ccc:	697b      	ldr	r3, [r7, #20]
 8004cce:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004cd2:	697b      	ldr	r3, [r7, #20]
 8004cd4:	f003 0301 	and.w	r3, r3, #1
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d016      	beq.n	8004d0a <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cdc:	f7fd fd1c 	bl	8002718 <HAL_GetTick>
 8004ce0:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004ce2:	e00b      	b.n	8004cfc <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ce4:	f7fd fd18 	bl	8002718 <HAL_GetTick>
 8004ce8:	4602      	mov	r2, r0
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	1ad3      	subs	r3, r2, r3
 8004cee:	f241 3288 	movw	r2, #5000	; 0x1388
 8004cf2:	4293      	cmp	r3, r2
 8004cf4:	d902      	bls.n	8004cfc <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8004cf6:	2303      	movs	r3, #3
 8004cf8:	74fb      	strb	r3, [r7, #19]
            break;
 8004cfa:	e006      	b.n	8004d0a <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004cfc:	4b0c      	ldr	r3, [pc, #48]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004cfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d02:	f003 0302 	and.w	r3, r3, #2
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d0ec      	beq.n	8004ce4 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8004d0a:	7cfb      	ldrb	r3, [r7, #19]
 8004d0c:	2b00      	cmp	r3, #0
 8004d0e:	d10c      	bne.n	8004d2a <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004d10:	4b07      	ldr	r3, [pc, #28]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004d12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d16:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d20:	4903      	ldr	r1, [pc, #12]	; (8004d30 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004d22:	4313      	orrs	r3, r2
 8004d24:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004d28:	e008      	b.n	8004d3c <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004d2a:	7cfb      	ldrb	r3, [r7, #19]
 8004d2c:	74bb      	strb	r3, [r7, #18]
 8004d2e:	e005      	b.n	8004d3c <HAL_RCCEx_PeriphCLKConfig+0x274>
 8004d30:	40021000 	.word	0x40021000
 8004d34:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d38:	7cfb      	ldrb	r3, [r7, #19]
 8004d3a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004d3c:	7c7b      	ldrb	r3, [r7, #17]
 8004d3e:	2b01      	cmp	r3, #1
 8004d40:	d105      	bne.n	8004d4e <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d42:	4ba0      	ldr	r3, [pc, #640]	; (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004d44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d46:	4a9f      	ldr	r2, [pc, #636]	; (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004d48:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004d4c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f003 0301 	and.w	r3, r3, #1
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d00a      	beq.n	8004d70 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004d5a:	4b9a      	ldr	r3, [pc, #616]	; (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004d5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d60:	f023 0203 	bic.w	r2, r3, #3
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d68:	4996      	ldr	r1, [pc, #600]	; (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004d6a:	4313      	orrs	r3, r2
 8004d6c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	f003 0302 	and.w	r3, r3, #2
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d00a      	beq.n	8004d92 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004d7c:	4b91      	ldr	r3, [pc, #580]	; (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004d7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d82:	f023 020c 	bic.w	r2, r3, #12
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d8a:	498e      	ldr	r1, [pc, #568]	; (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004d8c:	4313      	orrs	r3, r2
 8004d8e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f003 0304 	and.w	r3, r3, #4
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d00a      	beq.n	8004db4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004d9e:	4b89      	ldr	r3, [pc, #548]	; (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004da0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004da4:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004dac:	4985      	ldr	r1, [pc, #532]	; (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004dae:	4313      	orrs	r3, r2
 8004db0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f003 0308 	and.w	r3, r3, #8
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d00a      	beq.n	8004dd6 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004dc0:	4b80      	ldr	r3, [pc, #512]	; (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004dc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004dc6:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004dce:	497d      	ldr	r1, [pc, #500]	; (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004dd0:	4313      	orrs	r3, r2
 8004dd2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	f003 0310 	and.w	r3, r3, #16
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d00a      	beq.n	8004df8 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004de2:	4b78      	ldr	r3, [pc, #480]	; (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004de4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004de8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004df0:	4974      	ldr	r1, [pc, #464]	; (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004df2:	4313      	orrs	r3, r2
 8004df4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	f003 0320 	and.w	r3, r3, #32
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d00a      	beq.n	8004e1a <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004e04:	4b6f      	ldr	r3, [pc, #444]	; (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e0a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004e12:	496c      	ldr	r1, [pc, #432]	; (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e14:	4313      	orrs	r3, r2
 8004e16:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d00a      	beq.n	8004e3c <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004e26:	4b67      	ldr	r3, [pc, #412]	; (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e28:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e2c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004e34:	4963      	ldr	r1, [pc, #396]	; (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e36:	4313      	orrs	r3, r2
 8004e38:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d00a      	beq.n	8004e5e <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004e48:	4b5e      	ldr	r3, [pc, #376]	; (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e4e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004e56:	495b      	ldr	r1, [pc, #364]	; (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e58:	4313      	orrs	r3, r2
 8004e5a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d00a      	beq.n	8004e80 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004e6a:	4b56      	ldr	r3, [pc, #344]	; (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e70:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e78:	4952      	ldr	r1, [pc, #328]	; (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e7a:	4313      	orrs	r3, r2
 8004e7c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d00a      	beq.n	8004ea2 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004e8c:	4b4d      	ldr	r3, [pc, #308]	; (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e92:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e9a:	494a      	ldr	r1, [pc, #296]	; (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e9c:	4313      	orrs	r3, r2
 8004e9e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d00a      	beq.n	8004ec4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004eae:	4b45      	ldr	r3, [pc, #276]	; (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004eb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004eb4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ebc:	4941      	ldr	r1, [pc, #260]	; (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004ebe:	4313      	orrs	r3, r2
 8004ec0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d00a      	beq.n	8004ee6 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004ed0:	4b3c      	ldr	r3, [pc, #240]	; (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004ed2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004ed6:	f023 0203 	bic.w	r2, r3, #3
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ede:	4939      	ldr	r1, [pc, #228]	; (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004ee0:	4313      	orrs	r3, r2
 8004ee2:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d028      	beq.n	8004f44 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004ef2:	4b34      	ldr	r3, [pc, #208]	; (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004ef4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ef8:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004f00:	4930      	ldr	r1, [pc, #192]	; (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f02:	4313      	orrs	r3, r2
 8004f04:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004f0c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004f10:	d106      	bne.n	8004f20 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004f12:	4b2c      	ldr	r3, [pc, #176]	; (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f14:	68db      	ldr	r3, [r3, #12]
 8004f16:	4a2b      	ldr	r2, [pc, #172]	; (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f18:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004f1c:	60d3      	str	r3, [r2, #12]
 8004f1e:	e011      	b.n	8004f44 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004f24:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004f28:	d10c      	bne.n	8004f44 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	3304      	adds	r3, #4
 8004f2e:	2101      	movs	r1, #1
 8004f30:	4618      	mov	r0, r3
 8004f32:	f000 f8f9 	bl	8005128 <RCCEx_PLLSAI1_Config>
 8004f36:	4603      	mov	r3, r0
 8004f38:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004f3a:	7cfb      	ldrb	r3, [r7, #19]
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d001      	beq.n	8004f44 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8004f40:	7cfb      	ldrb	r3, [r7, #19]
 8004f42:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d04d      	beq.n	8004fec <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004f54:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004f58:	d108      	bne.n	8004f6c <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8004f5a:	4b1a      	ldr	r3, [pc, #104]	; (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f5c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004f60:	4a18      	ldr	r2, [pc, #96]	; (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f62:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004f66:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8004f6a:	e012      	b.n	8004f92 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8004f6c:	4b15      	ldr	r3, [pc, #84]	; (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f6e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004f72:	4a14      	ldr	r2, [pc, #80]	; (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f74:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004f78:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8004f7c:	4b11      	ldr	r3, [pc, #68]	; (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f82:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004f8a:	490e      	ldr	r1, [pc, #56]	; (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f8c:	4313      	orrs	r3, r2
 8004f8e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004f96:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004f9a:	d106      	bne.n	8004faa <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004f9c:	4b09      	ldr	r3, [pc, #36]	; (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f9e:	68db      	ldr	r3, [r3, #12]
 8004fa0:	4a08      	ldr	r2, [pc, #32]	; (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004fa2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004fa6:	60d3      	str	r3, [r2, #12]
 8004fa8:	e020      	b.n	8004fec <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004fae:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004fb2:	d109      	bne.n	8004fc8 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004fb4:	4b03      	ldr	r3, [pc, #12]	; (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004fb6:	68db      	ldr	r3, [r3, #12]
 8004fb8:	4a02      	ldr	r2, [pc, #8]	; (8004fc4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004fba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004fbe:	60d3      	str	r3, [r2, #12]
 8004fc0:	e014      	b.n	8004fec <HAL_RCCEx_PeriphCLKConfig+0x524>
 8004fc2:	bf00      	nop
 8004fc4:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004fcc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004fd0:	d10c      	bne.n	8004fec <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	3304      	adds	r3, #4
 8004fd6:	2101      	movs	r1, #1
 8004fd8:	4618      	mov	r0, r3
 8004fda:	f000 f8a5 	bl	8005128 <RCCEx_PLLSAI1_Config>
 8004fde:	4603      	mov	r3, r0
 8004fe0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004fe2:	7cfb      	ldrb	r3, [r7, #19]
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d001      	beq.n	8004fec <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8004fe8:	7cfb      	ldrb	r3, [r7, #19]
 8004fea:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d028      	beq.n	800504a <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004ff8:	4b4a      	ldr	r3, [pc, #296]	; (8005124 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004ffa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ffe:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005006:	4947      	ldr	r1, [pc, #284]	; (8005124 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005008:	4313      	orrs	r3, r2
 800500a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005012:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005016:	d106      	bne.n	8005026 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005018:	4b42      	ldr	r3, [pc, #264]	; (8005124 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800501a:	68db      	ldr	r3, [r3, #12]
 800501c:	4a41      	ldr	r2, [pc, #260]	; (8005124 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800501e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005022:	60d3      	str	r3, [r2, #12]
 8005024:	e011      	b.n	800504a <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800502a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800502e:	d10c      	bne.n	800504a <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	3304      	adds	r3, #4
 8005034:	2101      	movs	r1, #1
 8005036:	4618      	mov	r0, r3
 8005038:	f000 f876 	bl	8005128 <RCCEx_PLLSAI1_Config>
 800503c:	4603      	mov	r3, r0
 800503e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005040:	7cfb      	ldrb	r3, [r7, #19]
 8005042:	2b00      	cmp	r3, #0
 8005044:	d001      	beq.n	800504a <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8005046:	7cfb      	ldrb	r3, [r7, #19]
 8005048:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005052:	2b00      	cmp	r3, #0
 8005054:	d01e      	beq.n	8005094 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005056:	4b33      	ldr	r3, [pc, #204]	; (8005124 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005058:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800505c:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005066:	492f      	ldr	r1, [pc, #188]	; (8005124 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005068:	4313      	orrs	r3, r2
 800506a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005074:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005078:	d10c      	bne.n	8005094 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	3304      	adds	r3, #4
 800507e:	2102      	movs	r1, #2
 8005080:	4618      	mov	r0, r3
 8005082:	f000 f851 	bl	8005128 <RCCEx_PLLSAI1_Config>
 8005086:	4603      	mov	r3, r0
 8005088:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800508a:	7cfb      	ldrb	r3, [r7, #19]
 800508c:	2b00      	cmp	r3, #0
 800508e:	d001      	beq.n	8005094 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8005090:	7cfb      	ldrb	r3, [r7, #19]
 8005092:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800509c:	2b00      	cmp	r3, #0
 800509e:	d00b      	beq.n	80050b8 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80050a0:	4b20      	ldr	r3, [pc, #128]	; (8005124 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80050a2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80050a6:	f023 0204 	bic.w	r2, r3, #4
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80050b0:	491c      	ldr	r1, [pc, #112]	; (8005124 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80050b2:	4313      	orrs	r3, r2
 80050b4:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d00b      	beq.n	80050dc <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80050c4:	4b17      	ldr	r3, [pc, #92]	; (8005124 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80050c6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80050ca:	f023 0218 	bic.w	r2, r3, #24
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050d4:	4913      	ldr	r1, [pc, #76]	; (8005124 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80050d6:	4313      	orrs	r3, r2
 80050d8:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d017      	beq.n	8005118 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80050e8:	4b0e      	ldr	r3, [pc, #56]	; (8005124 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80050ea:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80050ee:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80050f8:	490a      	ldr	r1, [pc, #40]	; (8005124 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80050fa:	4313      	orrs	r3, r2
 80050fc:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005106:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800510a:	d105      	bne.n	8005118 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800510c:	4b05      	ldr	r3, [pc, #20]	; (8005124 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800510e:	68db      	ldr	r3, [r3, #12]
 8005110:	4a04      	ldr	r2, [pc, #16]	; (8005124 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005112:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005116:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005118:	7cbb      	ldrb	r3, [r7, #18]
}
 800511a:	4618      	mov	r0, r3
 800511c:	3718      	adds	r7, #24
 800511e:	46bd      	mov	sp, r7
 8005120:	bd80      	pop	{r7, pc}
 8005122:	bf00      	nop
 8005124:	40021000 	.word	0x40021000

08005128 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005128:	b580      	push	{r7, lr}
 800512a:	b084      	sub	sp, #16
 800512c:	af00      	add	r7, sp, #0
 800512e:	6078      	str	r0, [r7, #4]
 8005130:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005132:	2300      	movs	r3, #0
 8005134:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005136:	4b72      	ldr	r3, [pc, #456]	; (8005300 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005138:	68db      	ldr	r3, [r3, #12]
 800513a:	f003 0303 	and.w	r3, r3, #3
 800513e:	2b00      	cmp	r3, #0
 8005140:	d00e      	beq.n	8005160 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005142:	4b6f      	ldr	r3, [pc, #444]	; (8005300 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005144:	68db      	ldr	r3, [r3, #12]
 8005146:	f003 0203 	and.w	r2, r3, #3
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	429a      	cmp	r2, r3
 8005150:	d103      	bne.n	800515a <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
       ||
 8005156:	2b00      	cmp	r3, #0
 8005158:	d142      	bne.n	80051e0 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 800515a:	2301      	movs	r3, #1
 800515c:	73fb      	strb	r3, [r7, #15]
 800515e:	e03f      	b.n	80051e0 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	2b03      	cmp	r3, #3
 8005166:	d018      	beq.n	800519a <RCCEx_PLLSAI1_Config+0x72>
 8005168:	2b03      	cmp	r3, #3
 800516a:	d825      	bhi.n	80051b8 <RCCEx_PLLSAI1_Config+0x90>
 800516c:	2b01      	cmp	r3, #1
 800516e:	d002      	beq.n	8005176 <RCCEx_PLLSAI1_Config+0x4e>
 8005170:	2b02      	cmp	r3, #2
 8005172:	d009      	beq.n	8005188 <RCCEx_PLLSAI1_Config+0x60>
 8005174:	e020      	b.n	80051b8 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005176:	4b62      	ldr	r3, [pc, #392]	; (8005300 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	f003 0302 	and.w	r3, r3, #2
 800517e:	2b00      	cmp	r3, #0
 8005180:	d11d      	bne.n	80051be <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8005182:	2301      	movs	r3, #1
 8005184:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005186:	e01a      	b.n	80051be <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005188:	4b5d      	ldr	r3, [pc, #372]	; (8005300 <RCCEx_PLLSAI1_Config+0x1d8>)
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005190:	2b00      	cmp	r3, #0
 8005192:	d116      	bne.n	80051c2 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8005194:	2301      	movs	r3, #1
 8005196:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005198:	e013      	b.n	80051c2 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800519a:	4b59      	ldr	r3, [pc, #356]	; (8005300 <RCCEx_PLLSAI1_Config+0x1d8>)
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d10f      	bne.n	80051c6 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80051a6:	4b56      	ldr	r3, [pc, #344]	; (8005300 <RCCEx_PLLSAI1_Config+0x1d8>)
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d109      	bne.n	80051c6 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 80051b2:	2301      	movs	r3, #1
 80051b4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80051b6:	e006      	b.n	80051c6 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 80051b8:	2301      	movs	r3, #1
 80051ba:	73fb      	strb	r3, [r7, #15]
      break;
 80051bc:	e004      	b.n	80051c8 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80051be:	bf00      	nop
 80051c0:	e002      	b.n	80051c8 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80051c2:	bf00      	nop
 80051c4:	e000      	b.n	80051c8 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80051c6:	bf00      	nop
    }

    if(status == HAL_OK)
 80051c8:	7bfb      	ldrb	r3, [r7, #15]
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d108      	bne.n	80051e0 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 80051ce:	4b4c      	ldr	r3, [pc, #304]	; (8005300 <RCCEx_PLLSAI1_Config+0x1d8>)
 80051d0:	68db      	ldr	r3, [r3, #12]
 80051d2:	f023 0203 	bic.w	r2, r3, #3
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	4949      	ldr	r1, [pc, #292]	; (8005300 <RCCEx_PLLSAI1_Config+0x1d8>)
 80051dc:	4313      	orrs	r3, r2
 80051de:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80051e0:	7bfb      	ldrb	r3, [r7, #15]
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	f040 8086 	bne.w	80052f4 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80051e8:	4b45      	ldr	r3, [pc, #276]	; (8005300 <RCCEx_PLLSAI1_Config+0x1d8>)
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	4a44      	ldr	r2, [pc, #272]	; (8005300 <RCCEx_PLLSAI1_Config+0x1d8>)
 80051ee:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80051f2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80051f4:	f7fd fa90 	bl	8002718 <HAL_GetTick>
 80051f8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80051fa:	e009      	b.n	8005210 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80051fc:	f7fd fa8c 	bl	8002718 <HAL_GetTick>
 8005200:	4602      	mov	r2, r0
 8005202:	68bb      	ldr	r3, [r7, #8]
 8005204:	1ad3      	subs	r3, r2, r3
 8005206:	2b02      	cmp	r3, #2
 8005208:	d902      	bls.n	8005210 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800520a:	2303      	movs	r3, #3
 800520c:	73fb      	strb	r3, [r7, #15]
        break;
 800520e:	e005      	b.n	800521c <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005210:	4b3b      	ldr	r3, [pc, #236]	; (8005300 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005218:	2b00      	cmp	r3, #0
 800521a:	d1ef      	bne.n	80051fc <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 800521c:	7bfb      	ldrb	r3, [r7, #15]
 800521e:	2b00      	cmp	r3, #0
 8005220:	d168      	bne.n	80052f4 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005222:	683b      	ldr	r3, [r7, #0]
 8005224:	2b00      	cmp	r3, #0
 8005226:	d113      	bne.n	8005250 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005228:	4b35      	ldr	r3, [pc, #212]	; (8005300 <RCCEx_PLLSAI1_Config+0x1d8>)
 800522a:	691a      	ldr	r2, [r3, #16]
 800522c:	4b35      	ldr	r3, [pc, #212]	; (8005304 <RCCEx_PLLSAI1_Config+0x1dc>)
 800522e:	4013      	ands	r3, r2
 8005230:	687a      	ldr	r2, [r7, #4]
 8005232:	6892      	ldr	r2, [r2, #8]
 8005234:	0211      	lsls	r1, r2, #8
 8005236:	687a      	ldr	r2, [r7, #4]
 8005238:	68d2      	ldr	r2, [r2, #12]
 800523a:	06d2      	lsls	r2, r2, #27
 800523c:	4311      	orrs	r1, r2
 800523e:	687a      	ldr	r2, [r7, #4]
 8005240:	6852      	ldr	r2, [r2, #4]
 8005242:	3a01      	subs	r2, #1
 8005244:	0112      	lsls	r2, r2, #4
 8005246:	430a      	orrs	r2, r1
 8005248:	492d      	ldr	r1, [pc, #180]	; (8005300 <RCCEx_PLLSAI1_Config+0x1d8>)
 800524a:	4313      	orrs	r3, r2
 800524c:	610b      	str	r3, [r1, #16]
 800524e:	e02d      	b.n	80052ac <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005250:	683b      	ldr	r3, [r7, #0]
 8005252:	2b01      	cmp	r3, #1
 8005254:	d115      	bne.n	8005282 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005256:	4b2a      	ldr	r3, [pc, #168]	; (8005300 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005258:	691a      	ldr	r2, [r3, #16]
 800525a:	4b2b      	ldr	r3, [pc, #172]	; (8005308 <RCCEx_PLLSAI1_Config+0x1e0>)
 800525c:	4013      	ands	r3, r2
 800525e:	687a      	ldr	r2, [r7, #4]
 8005260:	6892      	ldr	r2, [r2, #8]
 8005262:	0211      	lsls	r1, r2, #8
 8005264:	687a      	ldr	r2, [r7, #4]
 8005266:	6912      	ldr	r2, [r2, #16]
 8005268:	0852      	lsrs	r2, r2, #1
 800526a:	3a01      	subs	r2, #1
 800526c:	0552      	lsls	r2, r2, #21
 800526e:	4311      	orrs	r1, r2
 8005270:	687a      	ldr	r2, [r7, #4]
 8005272:	6852      	ldr	r2, [r2, #4]
 8005274:	3a01      	subs	r2, #1
 8005276:	0112      	lsls	r2, r2, #4
 8005278:	430a      	orrs	r2, r1
 800527a:	4921      	ldr	r1, [pc, #132]	; (8005300 <RCCEx_PLLSAI1_Config+0x1d8>)
 800527c:	4313      	orrs	r3, r2
 800527e:	610b      	str	r3, [r1, #16]
 8005280:	e014      	b.n	80052ac <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005282:	4b1f      	ldr	r3, [pc, #124]	; (8005300 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005284:	691a      	ldr	r2, [r3, #16]
 8005286:	4b21      	ldr	r3, [pc, #132]	; (800530c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005288:	4013      	ands	r3, r2
 800528a:	687a      	ldr	r2, [r7, #4]
 800528c:	6892      	ldr	r2, [r2, #8]
 800528e:	0211      	lsls	r1, r2, #8
 8005290:	687a      	ldr	r2, [r7, #4]
 8005292:	6952      	ldr	r2, [r2, #20]
 8005294:	0852      	lsrs	r2, r2, #1
 8005296:	3a01      	subs	r2, #1
 8005298:	0652      	lsls	r2, r2, #25
 800529a:	4311      	orrs	r1, r2
 800529c:	687a      	ldr	r2, [r7, #4]
 800529e:	6852      	ldr	r2, [r2, #4]
 80052a0:	3a01      	subs	r2, #1
 80052a2:	0112      	lsls	r2, r2, #4
 80052a4:	430a      	orrs	r2, r1
 80052a6:	4916      	ldr	r1, [pc, #88]	; (8005300 <RCCEx_PLLSAI1_Config+0x1d8>)
 80052a8:	4313      	orrs	r3, r2
 80052aa:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80052ac:	4b14      	ldr	r3, [pc, #80]	; (8005300 <RCCEx_PLLSAI1_Config+0x1d8>)
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	4a13      	ldr	r2, [pc, #76]	; (8005300 <RCCEx_PLLSAI1_Config+0x1d8>)
 80052b2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80052b6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80052b8:	f7fd fa2e 	bl	8002718 <HAL_GetTick>
 80052bc:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80052be:	e009      	b.n	80052d4 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80052c0:	f7fd fa2a 	bl	8002718 <HAL_GetTick>
 80052c4:	4602      	mov	r2, r0
 80052c6:	68bb      	ldr	r3, [r7, #8]
 80052c8:	1ad3      	subs	r3, r2, r3
 80052ca:	2b02      	cmp	r3, #2
 80052cc:	d902      	bls.n	80052d4 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80052ce:	2303      	movs	r3, #3
 80052d0:	73fb      	strb	r3, [r7, #15]
          break;
 80052d2:	e005      	b.n	80052e0 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80052d4:	4b0a      	ldr	r3, [pc, #40]	; (8005300 <RCCEx_PLLSAI1_Config+0x1d8>)
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d0ef      	beq.n	80052c0 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 80052e0:	7bfb      	ldrb	r3, [r7, #15]
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d106      	bne.n	80052f4 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80052e6:	4b06      	ldr	r3, [pc, #24]	; (8005300 <RCCEx_PLLSAI1_Config+0x1d8>)
 80052e8:	691a      	ldr	r2, [r3, #16]
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	699b      	ldr	r3, [r3, #24]
 80052ee:	4904      	ldr	r1, [pc, #16]	; (8005300 <RCCEx_PLLSAI1_Config+0x1d8>)
 80052f0:	4313      	orrs	r3, r2
 80052f2:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80052f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80052f6:	4618      	mov	r0, r3
 80052f8:	3710      	adds	r7, #16
 80052fa:	46bd      	mov	sp, r7
 80052fc:	bd80      	pop	{r7, pc}
 80052fe:	bf00      	nop
 8005300:	40021000 	.word	0x40021000
 8005304:	07ff800f 	.word	0x07ff800f
 8005308:	ff9f800f 	.word	0xff9f800f
 800530c:	f9ff800f 	.word	0xf9ff800f

08005310 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005310:	b580      	push	{r7, lr}
 8005312:	b084      	sub	sp, #16
 8005314:	af00      	add	r7, sp, #0
 8005316:	6078      	str	r0, [r7, #4]
 8005318:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800531a:	2300      	movs	r3, #0
 800531c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800531e:	4b72      	ldr	r3, [pc, #456]	; (80054e8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005320:	68db      	ldr	r3, [r3, #12]
 8005322:	f003 0303 	and.w	r3, r3, #3
 8005326:	2b00      	cmp	r3, #0
 8005328:	d00e      	beq.n	8005348 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800532a:	4b6f      	ldr	r3, [pc, #444]	; (80054e8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800532c:	68db      	ldr	r3, [r3, #12]
 800532e:	f003 0203 	and.w	r2, r3, #3
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	429a      	cmp	r2, r3
 8005338:	d103      	bne.n	8005342 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
       ||
 800533e:	2b00      	cmp	r3, #0
 8005340:	d142      	bne.n	80053c8 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8005342:	2301      	movs	r3, #1
 8005344:	73fb      	strb	r3, [r7, #15]
 8005346:	e03f      	b.n	80053c8 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	2b03      	cmp	r3, #3
 800534e:	d018      	beq.n	8005382 <RCCEx_PLLSAI2_Config+0x72>
 8005350:	2b03      	cmp	r3, #3
 8005352:	d825      	bhi.n	80053a0 <RCCEx_PLLSAI2_Config+0x90>
 8005354:	2b01      	cmp	r3, #1
 8005356:	d002      	beq.n	800535e <RCCEx_PLLSAI2_Config+0x4e>
 8005358:	2b02      	cmp	r3, #2
 800535a:	d009      	beq.n	8005370 <RCCEx_PLLSAI2_Config+0x60>
 800535c:	e020      	b.n	80053a0 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800535e:	4b62      	ldr	r3, [pc, #392]	; (80054e8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	f003 0302 	and.w	r3, r3, #2
 8005366:	2b00      	cmp	r3, #0
 8005368:	d11d      	bne.n	80053a6 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 800536a:	2301      	movs	r3, #1
 800536c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800536e:	e01a      	b.n	80053a6 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005370:	4b5d      	ldr	r3, [pc, #372]	; (80054e8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005378:	2b00      	cmp	r3, #0
 800537a:	d116      	bne.n	80053aa <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 800537c:	2301      	movs	r3, #1
 800537e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005380:	e013      	b.n	80053aa <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005382:	4b59      	ldr	r3, [pc, #356]	; (80054e8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800538a:	2b00      	cmp	r3, #0
 800538c:	d10f      	bne.n	80053ae <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800538e:	4b56      	ldr	r3, [pc, #344]	; (80054e8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005396:	2b00      	cmp	r3, #0
 8005398:	d109      	bne.n	80053ae <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 800539a:	2301      	movs	r3, #1
 800539c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800539e:	e006      	b.n	80053ae <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 80053a0:	2301      	movs	r3, #1
 80053a2:	73fb      	strb	r3, [r7, #15]
      break;
 80053a4:	e004      	b.n	80053b0 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80053a6:	bf00      	nop
 80053a8:	e002      	b.n	80053b0 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80053aa:	bf00      	nop
 80053ac:	e000      	b.n	80053b0 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80053ae:	bf00      	nop
    }

    if(status == HAL_OK)
 80053b0:	7bfb      	ldrb	r3, [r7, #15]
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d108      	bne.n	80053c8 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 80053b6:	4b4c      	ldr	r3, [pc, #304]	; (80054e8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80053b8:	68db      	ldr	r3, [r3, #12]
 80053ba:	f023 0203 	bic.w	r2, r3, #3
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	4949      	ldr	r1, [pc, #292]	; (80054e8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80053c4:	4313      	orrs	r3, r2
 80053c6:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80053c8:	7bfb      	ldrb	r3, [r7, #15]
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	f040 8086 	bne.w	80054dc <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80053d0:	4b45      	ldr	r3, [pc, #276]	; (80054e8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	4a44      	ldr	r2, [pc, #272]	; (80054e8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80053d6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80053da:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80053dc:	f7fd f99c 	bl	8002718 <HAL_GetTick>
 80053e0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80053e2:	e009      	b.n	80053f8 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80053e4:	f7fd f998 	bl	8002718 <HAL_GetTick>
 80053e8:	4602      	mov	r2, r0
 80053ea:	68bb      	ldr	r3, [r7, #8]
 80053ec:	1ad3      	subs	r3, r2, r3
 80053ee:	2b02      	cmp	r3, #2
 80053f0:	d902      	bls.n	80053f8 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 80053f2:	2303      	movs	r3, #3
 80053f4:	73fb      	strb	r3, [r7, #15]
        break;
 80053f6:	e005      	b.n	8005404 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80053f8:	4b3b      	ldr	r3, [pc, #236]	; (80054e8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005400:	2b00      	cmp	r3, #0
 8005402:	d1ef      	bne.n	80053e4 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8005404:	7bfb      	ldrb	r3, [r7, #15]
 8005406:	2b00      	cmp	r3, #0
 8005408:	d168      	bne.n	80054dc <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800540a:	683b      	ldr	r3, [r7, #0]
 800540c:	2b00      	cmp	r3, #0
 800540e:	d113      	bne.n	8005438 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005410:	4b35      	ldr	r3, [pc, #212]	; (80054e8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005412:	695a      	ldr	r2, [r3, #20]
 8005414:	4b35      	ldr	r3, [pc, #212]	; (80054ec <RCCEx_PLLSAI2_Config+0x1dc>)
 8005416:	4013      	ands	r3, r2
 8005418:	687a      	ldr	r2, [r7, #4]
 800541a:	6892      	ldr	r2, [r2, #8]
 800541c:	0211      	lsls	r1, r2, #8
 800541e:	687a      	ldr	r2, [r7, #4]
 8005420:	68d2      	ldr	r2, [r2, #12]
 8005422:	06d2      	lsls	r2, r2, #27
 8005424:	4311      	orrs	r1, r2
 8005426:	687a      	ldr	r2, [r7, #4]
 8005428:	6852      	ldr	r2, [r2, #4]
 800542a:	3a01      	subs	r2, #1
 800542c:	0112      	lsls	r2, r2, #4
 800542e:	430a      	orrs	r2, r1
 8005430:	492d      	ldr	r1, [pc, #180]	; (80054e8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005432:	4313      	orrs	r3, r2
 8005434:	614b      	str	r3, [r1, #20]
 8005436:	e02d      	b.n	8005494 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8005438:	683b      	ldr	r3, [r7, #0]
 800543a:	2b01      	cmp	r3, #1
 800543c:	d115      	bne.n	800546a <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800543e:	4b2a      	ldr	r3, [pc, #168]	; (80054e8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005440:	695a      	ldr	r2, [r3, #20]
 8005442:	4b2b      	ldr	r3, [pc, #172]	; (80054f0 <RCCEx_PLLSAI2_Config+0x1e0>)
 8005444:	4013      	ands	r3, r2
 8005446:	687a      	ldr	r2, [r7, #4]
 8005448:	6892      	ldr	r2, [r2, #8]
 800544a:	0211      	lsls	r1, r2, #8
 800544c:	687a      	ldr	r2, [r7, #4]
 800544e:	6912      	ldr	r2, [r2, #16]
 8005450:	0852      	lsrs	r2, r2, #1
 8005452:	3a01      	subs	r2, #1
 8005454:	0552      	lsls	r2, r2, #21
 8005456:	4311      	orrs	r1, r2
 8005458:	687a      	ldr	r2, [r7, #4]
 800545a:	6852      	ldr	r2, [r2, #4]
 800545c:	3a01      	subs	r2, #1
 800545e:	0112      	lsls	r2, r2, #4
 8005460:	430a      	orrs	r2, r1
 8005462:	4921      	ldr	r1, [pc, #132]	; (80054e8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005464:	4313      	orrs	r3, r2
 8005466:	614b      	str	r3, [r1, #20]
 8005468:	e014      	b.n	8005494 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800546a:	4b1f      	ldr	r3, [pc, #124]	; (80054e8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800546c:	695a      	ldr	r2, [r3, #20]
 800546e:	4b21      	ldr	r3, [pc, #132]	; (80054f4 <RCCEx_PLLSAI2_Config+0x1e4>)
 8005470:	4013      	ands	r3, r2
 8005472:	687a      	ldr	r2, [r7, #4]
 8005474:	6892      	ldr	r2, [r2, #8]
 8005476:	0211      	lsls	r1, r2, #8
 8005478:	687a      	ldr	r2, [r7, #4]
 800547a:	6952      	ldr	r2, [r2, #20]
 800547c:	0852      	lsrs	r2, r2, #1
 800547e:	3a01      	subs	r2, #1
 8005480:	0652      	lsls	r2, r2, #25
 8005482:	4311      	orrs	r1, r2
 8005484:	687a      	ldr	r2, [r7, #4]
 8005486:	6852      	ldr	r2, [r2, #4]
 8005488:	3a01      	subs	r2, #1
 800548a:	0112      	lsls	r2, r2, #4
 800548c:	430a      	orrs	r2, r1
 800548e:	4916      	ldr	r1, [pc, #88]	; (80054e8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005490:	4313      	orrs	r3, r2
 8005492:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005494:	4b14      	ldr	r3, [pc, #80]	; (80054e8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	4a13      	ldr	r2, [pc, #76]	; (80054e8 <RCCEx_PLLSAI2_Config+0x1d8>)
 800549a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800549e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80054a0:	f7fd f93a 	bl	8002718 <HAL_GetTick>
 80054a4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80054a6:	e009      	b.n	80054bc <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80054a8:	f7fd f936 	bl	8002718 <HAL_GetTick>
 80054ac:	4602      	mov	r2, r0
 80054ae:	68bb      	ldr	r3, [r7, #8]
 80054b0:	1ad3      	subs	r3, r2, r3
 80054b2:	2b02      	cmp	r3, #2
 80054b4:	d902      	bls.n	80054bc <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80054b6:	2303      	movs	r3, #3
 80054b8:	73fb      	strb	r3, [r7, #15]
          break;
 80054ba:	e005      	b.n	80054c8 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80054bc:	4b0a      	ldr	r3, [pc, #40]	; (80054e8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d0ef      	beq.n	80054a8 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 80054c8:	7bfb      	ldrb	r3, [r7, #15]
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d106      	bne.n	80054dc <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80054ce:	4b06      	ldr	r3, [pc, #24]	; (80054e8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80054d0:	695a      	ldr	r2, [r3, #20]
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	699b      	ldr	r3, [r3, #24]
 80054d6:	4904      	ldr	r1, [pc, #16]	; (80054e8 <RCCEx_PLLSAI2_Config+0x1d8>)
 80054d8:	4313      	orrs	r3, r2
 80054da:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80054dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80054de:	4618      	mov	r0, r3
 80054e0:	3710      	adds	r7, #16
 80054e2:	46bd      	mov	sp, r7
 80054e4:	bd80      	pop	{r7, pc}
 80054e6:	bf00      	nop
 80054e8:	40021000 	.word	0x40021000
 80054ec:	07ff800f 	.word	0x07ff800f
 80054f0:	ff9f800f 	.word	0xff9f800f
 80054f4:	f9ff800f 	.word	0xf9ff800f

080054f8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80054f8:	b580      	push	{r7, lr}
 80054fa:	b082      	sub	sp, #8
 80054fc:	af00      	add	r7, sp, #0
 80054fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	2b00      	cmp	r3, #0
 8005504:	d101      	bne.n	800550a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005506:	2301      	movs	r3, #1
 8005508:	e049      	b.n	800559e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005510:	b2db      	uxtb	r3, r3
 8005512:	2b00      	cmp	r3, #0
 8005514:	d106      	bne.n	8005524 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	2200      	movs	r2, #0
 800551a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800551e:	6878      	ldr	r0, [r7, #4]
 8005520:	f7fc fea0 	bl	8002264 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	2202      	movs	r2, #2
 8005528:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681a      	ldr	r2, [r3, #0]
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	3304      	adds	r3, #4
 8005534:	4619      	mov	r1, r3
 8005536:	4610      	mov	r0, r2
 8005538:	f000 fab6 	bl	8005aa8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	2201      	movs	r2, #1
 8005540:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	2201      	movs	r2, #1
 8005548:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	2201      	movs	r2, #1
 8005550:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	2201      	movs	r2, #1
 8005558:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	2201      	movs	r2, #1
 8005560:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	2201      	movs	r2, #1
 8005568:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	2201      	movs	r2, #1
 8005570:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	2201      	movs	r2, #1
 8005578:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	2201      	movs	r2, #1
 8005580:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2201      	movs	r2, #1
 8005588:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	2201      	movs	r2, #1
 8005590:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	2201      	movs	r2, #1
 8005598:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800559c:	2300      	movs	r3, #0
}
 800559e:	4618      	mov	r0, r3
 80055a0:	3708      	adds	r7, #8
 80055a2:	46bd      	mov	sp, r7
 80055a4:	bd80      	pop	{r7, pc}
	...

080055a8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80055a8:	b480      	push	{r7}
 80055aa:	b085      	sub	sp, #20
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80055b6:	b2db      	uxtb	r3, r3
 80055b8:	2b01      	cmp	r3, #1
 80055ba:	d001      	beq.n	80055c0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80055bc:	2301      	movs	r3, #1
 80055be:	e04f      	b.n	8005660 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	2202      	movs	r2, #2
 80055c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	68da      	ldr	r2, [r3, #12]
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	f042 0201 	orr.w	r2, r2, #1
 80055d6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	4a23      	ldr	r2, [pc, #140]	; (800566c <HAL_TIM_Base_Start_IT+0xc4>)
 80055de:	4293      	cmp	r3, r2
 80055e0:	d01d      	beq.n	800561e <HAL_TIM_Base_Start_IT+0x76>
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80055ea:	d018      	beq.n	800561e <HAL_TIM_Base_Start_IT+0x76>
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	4a1f      	ldr	r2, [pc, #124]	; (8005670 <HAL_TIM_Base_Start_IT+0xc8>)
 80055f2:	4293      	cmp	r3, r2
 80055f4:	d013      	beq.n	800561e <HAL_TIM_Base_Start_IT+0x76>
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	4a1e      	ldr	r2, [pc, #120]	; (8005674 <HAL_TIM_Base_Start_IT+0xcc>)
 80055fc:	4293      	cmp	r3, r2
 80055fe:	d00e      	beq.n	800561e <HAL_TIM_Base_Start_IT+0x76>
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	4a1c      	ldr	r2, [pc, #112]	; (8005678 <HAL_TIM_Base_Start_IT+0xd0>)
 8005606:	4293      	cmp	r3, r2
 8005608:	d009      	beq.n	800561e <HAL_TIM_Base_Start_IT+0x76>
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	4a1b      	ldr	r2, [pc, #108]	; (800567c <HAL_TIM_Base_Start_IT+0xd4>)
 8005610:	4293      	cmp	r3, r2
 8005612:	d004      	beq.n	800561e <HAL_TIM_Base_Start_IT+0x76>
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	4a19      	ldr	r2, [pc, #100]	; (8005680 <HAL_TIM_Base_Start_IT+0xd8>)
 800561a:	4293      	cmp	r3, r2
 800561c:	d115      	bne.n	800564a <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	689a      	ldr	r2, [r3, #8]
 8005624:	4b17      	ldr	r3, [pc, #92]	; (8005684 <HAL_TIM_Base_Start_IT+0xdc>)
 8005626:	4013      	ands	r3, r2
 8005628:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	2b06      	cmp	r3, #6
 800562e:	d015      	beq.n	800565c <HAL_TIM_Base_Start_IT+0xb4>
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005636:	d011      	beq.n	800565c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	681a      	ldr	r2, [r3, #0]
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	f042 0201 	orr.w	r2, r2, #1
 8005646:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005648:	e008      	b.n	800565c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	681a      	ldr	r2, [r3, #0]
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	f042 0201 	orr.w	r2, r2, #1
 8005658:	601a      	str	r2, [r3, #0]
 800565a:	e000      	b.n	800565e <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800565c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800565e:	2300      	movs	r3, #0
}
 8005660:	4618      	mov	r0, r3
 8005662:	3714      	adds	r7, #20
 8005664:	46bd      	mov	sp, r7
 8005666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800566a:	4770      	bx	lr
 800566c:	40012c00 	.word	0x40012c00
 8005670:	40000400 	.word	0x40000400
 8005674:	40000800 	.word	0x40000800
 8005678:	40000c00 	.word	0x40000c00
 800567c:	40013400 	.word	0x40013400
 8005680:	40014000 	.word	0x40014000
 8005684:	00010007 	.word	0x00010007

08005688 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005688:	b580      	push	{r7, lr}
 800568a:	b082      	sub	sp, #8
 800568c:	af00      	add	r7, sp, #0
 800568e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	691b      	ldr	r3, [r3, #16]
 8005696:	f003 0302 	and.w	r3, r3, #2
 800569a:	2b02      	cmp	r3, #2
 800569c:	d122      	bne.n	80056e4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	68db      	ldr	r3, [r3, #12]
 80056a4:	f003 0302 	and.w	r3, r3, #2
 80056a8:	2b02      	cmp	r3, #2
 80056aa:	d11b      	bne.n	80056e4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f06f 0202 	mvn.w	r2, #2
 80056b4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	2201      	movs	r2, #1
 80056ba:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	699b      	ldr	r3, [r3, #24]
 80056c2:	f003 0303 	and.w	r3, r3, #3
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d003      	beq.n	80056d2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80056ca:	6878      	ldr	r0, [r7, #4]
 80056cc:	f000 f9ce 	bl	8005a6c <HAL_TIM_IC_CaptureCallback>
 80056d0:	e005      	b.n	80056de <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80056d2:	6878      	ldr	r0, [r7, #4]
 80056d4:	f000 f9c0 	bl	8005a58 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80056d8:	6878      	ldr	r0, [r7, #4]
 80056da:	f000 f9d1 	bl	8005a80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	2200      	movs	r2, #0
 80056e2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	691b      	ldr	r3, [r3, #16]
 80056ea:	f003 0304 	and.w	r3, r3, #4
 80056ee:	2b04      	cmp	r3, #4
 80056f0:	d122      	bne.n	8005738 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	68db      	ldr	r3, [r3, #12]
 80056f8:	f003 0304 	and.w	r3, r3, #4
 80056fc:	2b04      	cmp	r3, #4
 80056fe:	d11b      	bne.n	8005738 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	f06f 0204 	mvn.w	r2, #4
 8005708:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	2202      	movs	r2, #2
 800570e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	699b      	ldr	r3, [r3, #24]
 8005716:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800571a:	2b00      	cmp	r3, #0
 800571c:	d003      	beq.n	8005726 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800571e:	6878      	ldr	r0, [r7, #4]
 8005720:	f000 f9a4 	bl	8005a6c <HAL_TIM_IC_CaptureCallback>
 8005724:	e005      	b.n	8005732 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005726:	6878      	ldr	r0, [r7, #4]
 8005728:	f000 f996 	bl	8005a58 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800572c:	6878      	ldr	r0, [r7, #4]
 800572e:	f000 f9a7 	bl	8005a80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	2200      	movs	r2, #0
 8005736:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	691b      	ldr	r3, [r3, #16]
 800573e:	f003 0308 	and.w	r3, r3, #8
 8005742:	2b08      	cmp	r3, #8
 8005744:	d122      	bne.n	800578c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	68db      	ldr	r3, [r3, #12]
 800574c:	f003 0308 	and.w	r3, r3, #8
 8005750:	2b08      	cmp	r3, #8
 8005752:	d11b      	bne.n	800578c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	f06f 0208 	mvn.w	r2, #8
 800575c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	2204      	movs	r2, #4
 8005762:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	69db      	ldr	r3, [r3, #28]
 800576a:	f003 0303 	and.w	r3, r3, #3
 800576e:	2b00      	cmp	r3, #0
 8005770:	d003      	beq.n	800577a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005772:	6878      	ldr	r0, [r7, #4]
 8005774:	f000 f97a 	bl	8005a6c <HAL_TIM_IC_CaptureCallback>
 8005778:	e005      	b.n	8005786 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800577a:	6878      	ldr	r0, [r7, #4]
 800577c:	f000 f96c 	bl	8005a58 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005780:	6878      	ldr	r0, [r7, #4]
 8005782:	f000 f97d 	bl	8005a80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	2200      	movs	r2, #0
 800578a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	691b      	ldr	r3, [r3, #16]
 8005792:	f003 0310 	and.w	r3, r3, #16
 8005796:	2b10      	cmp	r3, #16
 8005798:	d122      	bne.n	80057e0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	68db      	ldr	r3, [r3, #12]
 80057a0:	f003 0310 	and.w	r3, r3, #16
 80057a4:	2b10      	cmp	r3, #16
 80057a6:	d11b      	bne.n	80057e0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	f06f 0210 	mvn.w	r2, #16
 80057b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	2208      	movs	r2, #8
 80057b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	69db      	ldr	r3, [r3, #28]
 80057be:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d003      	beq.n	80057ce <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80057c6:	6878      	ldr	r0, [r7, #4]
 80057c8:	f000 f950 	bl	8005a6c <HAL_TIM_IC_CaptureCallback>
 80057cc:	e005      	b.n	80057da <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80057ce:	6878      	ldr	r0, [r7, #4]
 80057d0:	f000 f942 	bl	8005a58 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057d4:	6878      	ldr	r0, [r7, #4]
 80057d6:	f000 f953 	bl	8005a80 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	2200      	movs	r2, #0
 80057de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	691b      	ldr	r3, [r3, #16]
 80057e6:	f003 0301 	and.w	r3, r3, #1
 80057ea:	2b01      	cmp	r3, #1
 80057ec:	d10e      	bne.n	800580c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	68db      	ldr	r3, [r3, #12]
 80057f4:	f003 0301 	and.w	r3, r3, #1
 80057f8:	2b01      	cmp	r3, #1
 80057fa:	d107      	bne.n	800580c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	f06f 0201 	mvn.w	r2, #1
 8005804:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005806:	6878      	ldr	r0, [r7, #4]
 8005808:	f7fc fa22 	bl	8001c50 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	691b      	ldr	r3, [r3, #16]
 8005812:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005816:	2b80      	cmp	r3, #128	; 0x80
 8005818:	d10e      	bne.n	8005838 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	68db      	ldr	r3, [r3, #12]
 8005820:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005824:	2b80      	cmp	r3, #128	; 0x80
 8005826:	d107      	bne.n	8005838 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005830:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005832:	6878      	ldr	r0, [r7, #4]
 8005834:	f000 fafe 	bl	8005e34 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	691b      	ldr	r3, [r3, #16]
 800583e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005842:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005846:	d10e      	bne.n	8005866 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	68db      	ldr	r3, [r3, #12]
 800584e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005852:	2b80      	cmp	r3, #128	; 0x80
 8005854:	d107      	bne.n	8005866 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800585e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005860:	6878      	ldr	r0, [r7, #4]
 8005862:	f000 faf1 	bl	8005e48 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	691b      	ldr	r3, [r3, #16]
 800586c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005870:	2b40      	cmp	r3, #64	; 0x40
 8005872:	d10e      	bne.n	8005892 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	68db      	ldr	r3, [r3, #12]
 800587a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800587e:	2b40      	cmp	r3, #64	; 0x40
 8005880:	d107      	bne.n	8005892 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800588a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800588c:	6878      	ldr	r0, [r7, #4]
 800588e:	f000 f901 	bl	8005a94 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	691b      	ldr	r3, [r3, #16]
 8005898:	f003 0320 	and.w	r3, r3, #32
 800589c:	2b20      	cmp	r3, #32
 800589e:	d10e      	bne.n	80058be <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	68db      	ldr	r3, [r3, #12]
 80058a6:	f003 0320 	and.w	r3, r3, #32
 80058aa:	2b20      	cmp	r3, #32
 80058ac:	d107      	bne.n	80058be <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	f06f 0220 	mvn.w	r2, #32
 80058b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80058b8:	6878      	ldr	r0, [r7, #4]
 80058ba:	f000 fab1 	bl	8005e20 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80058be:	bf00      	nop
 80058c0:	3708      	adds	r7, #8
 80058c2:	46bd      	mov	sp, r7
 80058c4:	bd80      	pop	{r7, pc}

080058c6 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80058c6:	b580      	push	{r7, lr}
 80058c8:	b084      	sub	sp, #16
 80058ca:	af00      	add	r7, sp, #0
 80058cc:	6078      	str	r0, [r7, #4]
 80058ce:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80058d0:	2300      	movs	r3, #0
 80058d2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80058da:	2b01      	cmp	r3, #1
 80058dc:	d101      	bne.n	80058e2 <HAL_TIM_ConfigClockSource+0x1c>
 80058de:	2302      	movs	r3, #2
 80058e0:	e0b6      	b.n	8005a50 <HAL_TIM_ConfigClockSource+0x18a>
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	2201      	movs	r2, #1
 80058e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	2202      	movs	r2, #2
 80058ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	689b      	ldr	r3, [r3, #8]
 80058f8:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80058fa:	68bb      	ldr	r3, [r7, #8]
 80058fc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005900:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005904:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005906:	68bb      	ldr	r3, [r7, #8]
 8005908:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800590c:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	68ba      	ldr	r2, [r7, #8]
 8005914:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005916:	683b      	ldr	r3, [r7, #0]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800591e:	d03e      	beq.n	800599e <HAL_TIM_ConfigClockSource+0xd8>
 8005920:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005924:	f200 8087 	bhi.w	8005a36 <HAL_TIM_ConfigClockSource+0x170>
 8005928:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800592c:	f000 8086 	beq.w	8005a3c <HAL_TIM_ConfigClockSource+0x176>
 8005930:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005934:	d87f      	bhi.n	8005a36 <HAL_TIM_ConfigClockSource+0x170>
 8005936:	2b70      	cmp	r3, #112	; 0x70
 8005938:	d01a      	beq.n	8005970 <HAL_TIM_ConfigClockSource+0xaa>
 800593a:	2b70      	cmp	r3, #112	; 0x70
 800593c:	d87b      	bhi.n	8005a36 <HAL_TIM_ConfigClockSource+0x170>
 800593e:	2b60      	cmp	r3, #96	; 0x60
 8005940:	d050      	beq.n	80059e4 <HAL_TIM_ConfigClockSource+0x11e>
 8005942:	2b60      	cmp	r3, #96	; 0x60
 8005944:	d877      	bhi.n	8005a36 <HAL_TIM_ConfigClockSource+0x170>
 8005946:	2b50      	cmp	r3, #80	; 0x50
 8005948:	d03c      	beq.n	80059c4 <HAL_TIM_ConfigClockSource+0xfe>
 800594a:	2b50      	cmp	r3, #80	; 0x50
 800594c:	d873      	bhi.n	8005a36 <HAL_TIM_ConfigClockSource+0x170>
 800594e:	2b40      	cmp	r3, #64	; 0x40
 8005950:	d058      	beq.n	8005a04 <HAL_TIM_ConfigClockSource+0x13e>
 8005952:	2b40      	cmp	r3, #64	; 0x40
 8005954:	d86f      	bhi.n	8005a36 <HAL_TIM_ConfigClockSource+0x170>
 8005956:	2b30      	cmp	r3, #48	; 0x30
 8005958:	d064      	beq.n	8005a24 <HAL_TIM_ConfigClockSource+0x15e>
 800595a:	2b30      	cmp	r3, #48	; 0x30
 800595c:	d86b      	bhi.n	8005a36 <HAL_TIM_ConfigClockSource+0x170>
 800595e:	2b20      	cmp	r3, #32
 8005960:	d060      	beq.n	8005a24 <HAL_TIM_ConfigClockSource+0x15e>
 8005962:	2b20      	cmp	r3, #32
 8005964:	d867      	bhi.n	8005a36 <HAL_TIM_ConfigClockSource+0x170>
 8005966:	2b00      	cmp	r3, #0
 8005968:	d05c      	beq.n	8005a24 <HAL_TIM_ConfigClockSource+0x15e>
 800596a:	2b10      	cmp	r3, #16
 800596c:	d05a      	beq.n	8005a24 <HAL_TIM_ConfigClockSource+0x15e>
 800596e:	e062      	b.n	8005a36 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	6818      	ldr	r0, [r3, #0]
 8005974:	683b      	ldr	r3, [r7, #0]
 8005976:	6899      	ldr	r1, [r3, #8]
 8005978:	683b      	ldr	r3, [r7, #0]
 800597a:	685a      	ldr	r2, [r3, #4]
 800597c:	683b      	ldr	r3, [r7, #0]
 800597e:	68db      	ldr	r3, [r3, #12]
 8005980:	f000 f9a6 	bl	8005cd0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	689b      	ldr	r3, [r3, #8]
 800598a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800598c:	68bb      	ldr	r3, [r7, #8]
 800598e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005992:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	68ba      	ldr	r2, [r7, #8]
 800599a:	609a      	str	r2, [r3, #8]
      break;
 800599c:	e04f      	b.n	8005a3e <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	6818      	ldr	r0, [r3, #0]
 80059a2:	683b      	ldr	r3, [r7, #0]
 80059a4:	6899      	ldr	r1, [r3, #8]
 80059a6:	683b      	ldr	r3, [r7, #0]
 80059a8:	685a      	ldr	r2, [r3, #4]
 80059aa:	683b      	ldr	r3, [r7, #0]
 80059ac:	68db      	ldr	r3, [r3, #12]
 80059ae:	f000 f98f 	bl	8005cd0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	689a      	ldr	r2, [r3, #8]
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80059c0:	609a      	str	r2, [r3, #8]
      break;
 80059c2:	e03c      	b.n	8005a3e <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	6818      	ldr	r0, [r3, #0]
 80059c8:	683b      	ldr	r3, [r7, #0]
 80059ca:	6859      	ldr	r1, [r3, #4]
 80059cc:	683b      	ldr	r3, [r7, #0]
 80059ce:	68db      	ldr	r3, [r3, #12]
 80059d0:	461a      	mov	r2, r3
 80059d2:	f000 f903 	bl	8005bdc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	2150      	movs	r1, #80	; 0x50
 80059dc:	4618      	mov	r0, r3
 80059de:	f000 f95c 	bl	8005c9a <TIM_ITRx_SetConfig>
      break;
 80059e2:	e02c      	b.n	8005a3e <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	6818      	ldr	r0, [r3, #0]
 80059e8:	683b      	ldr	r3, [r7, #0]
 80059ea:	6859      	ldr	r1, [r3, #4]
 80059ec:	683b      	ldr	r3, [r7, #0]
 80059ee:	68db      	ldr	r3, [r3, #12]
 80059f0:	461a      	mov	r2, r3
 80059f2:	f000 f922 	bl	8005c3a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	2160      	movs	r1, #96	; 0x60
 80059fc:	4618      	mov	r0, r3
 80059fe:	f000 f94c 	bl	8005c9a <TIM_ITRx_SetConfig>
      break;
 8005a02:	e01c      	b.n	8005a3e <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	6818      	ldr	r0, [r3, #0]
 8005a08:	683b      	ldr	r3, [r7, #0]
 8005a0a:	6859      	ldr	r1, [r3, #4]
 8005a0c:	683b      	ldr	r3, [r7, #0]
 8005a0e:	68db      	ldr	r3, [r3, #12]
 8005a10:	461a      	mov	r2, r3
 8005a12:	f000 f8e3 	bl	8005bdc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	2140      	movs	r1, #64	; 0x40
 8005a1c:	4618      	mov	r0, r3
 8005a1e:	f000 f93c 	bl	8005c9a <TIM_ITRx_SetConfig>
      break;
 8005a22:	e00c      	b.n	8005a3e <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681a      	ldr	r2, [r3, #0]
 8005a28:	683b      	ldr	r3, [r7, #0]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	4619      	mov	r1, r3
 8005a2e:	4610      	mov	r0, r2
 8005a30:	f000 f933 	bl	8005c9a <TIM_ITRx_SetConfig>
      break;
 8005a34:	e003      	b.n	8005a3e <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8005a36:	2301      	movs	r3, #1
 8005a38:	73fb      	strb	r3, [r7, #15]
      break;
 8005a3a:	e000      	b.n	8005a3e <HAL_TIM_ConfigClockSource+0x178>
      break;
 8005a3c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	2201      	movs	r2, #1
 8005a42:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	2200      	movs	r2, #0
 8005a4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005a4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a50:	4618      	mov	r0, r3
 8005a52:	3710      	adds	r7, #16
 8005a54:	46bd      	mov	sp, r7
 8005a56:	bd80      	pop	{r7, pc}

08005a58 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005a58:	b480      	push	{r7}
 8005a5a:	b083      	sub	sp, #12
 8005a5c:	af00      	add	r7, sp, #0
 8005a5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005a60:	bf00      	nop
 8005a62:	370c      	adds	r7, #12
 8005a64:	46bd      	mov	sp, r7
 8005a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a6a:	4770      	bx	lr

08005a6c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005a6c:	b480      	push	{r7}
 8005a6e:	b083      	sub	sp, #12
 8005a70:	af00      	add	r7, sp, #0
 8005a72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005a74:	bf00      	nop
 8005a76:	370c      	adds	r7, #12
 8005a78:	46bd      	mov	sp, r7
 8005a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a7e:	4770      	bx	lr

08005a80 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005a80:	b480      	push	{r7}
 8005a82:	b083      	sub	sp, #12
 8005a84:	af00      	add	r7, sp, #0
 8005a86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005a88:	bf00      	nop
 8005a8a:	370c      	adds	r7, #12
 8005a8c:	46bd      	mov	sp, r7
 8005a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a92:	4770      	bx	lr

08005a94 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005a94:	b480      	push	{r7}
 8005a96:	b083      	sub	sp, #12
 8005a98:	af00      	add	r7, sp, #0
 8005a9a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005a9c:	bf00      	nop
 8005a9e:	370c      	adds	r7, #12
 8005aa0:	46bd      	mov	sp, r7
 8005aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aa6:	4770      	bx	lr

08005aa8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005aa8:	b480      	push	{r7}
 8005aaa:	b085      	sub	sp, #20
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	6078      	str	r0, [r7, #4]
 8005ab0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	4a40      	ldr	r2, [pc, #256]	; (8005bbc <TIM_Base_SetConfig+0x114>)
 8005abc:	4293      	cmp	r3, r2
 8005abe:	d013      	beq.n	8005ae8 <TIM_Base_SetConfig+0x40>
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ac6:	d00f      	beq.n	8005ae8 <TIM_Base_SetConfig+0x40>
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	4a3d      	ldr	r2, [pc, #244]	; (8005bc0 <TIM_Base_SetConfig+0x118>)
 8005acc:	4293      	cmp	r3, r2
 8005ace:	d00b      	beq.n	8005ae8 <TIM_Base_SetConfig+0x40>
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	4a3c      	ldr	r2, [pc, #240]	; (8005bc4 <TIM_Base_SetConfig+0x11c>)
 8005ad4:	4293      	cmp	r3, r2
 8005ad6:	d007      	beq.n	8005ae8 <TIM_Base_SetConfig+0x40>
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	4a3b      	ldr	r2, [pc, #236]	; (8005bc8 <TIM_Base_SetConfig+0x120>)
 8005adc:	4293      	cmp	r3, r2
 8005ade:	d003      	beq.n	8005ae8 <TIM_Base_SetConfig+0x40>
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	4a3a      	ldr	r2, [pc, #232]	; (8005bcc <TIM_Base_SetConfig+0x124>)
 8005ae4:	4293      	cmp	r3, r2
 8005ae6:	d108      	bne.n	8005afa <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005aee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005af0:	683b      	ldr	r3, [r7, #0]
 8005af2:	685b      	ldr	r3, [r3, #4]
 8005af4:	68fa      	ldr	r2, [r7, #12]
 8005af6:	4313      	orrs	r3, r2
 8005af8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	4a2f      	ldr	r2, [pc, #188]	; (8005bbc <TIM_Base_SetConfig+0x114>)
 8005afe:	4293      	cmp	r3, r2
 8005b00:	d01f      	beq.n	8005b42 <TIM_Base_SetConfig+0x9a>
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b08:	d01b      	beq.n	8005b42 <TIM_Base_SetConfig+0x9a>
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	4a2c      	ldr	r2, [pc, #176]	; (8005bc0 <TIM_Base_SetConfig+0x118>)
 8005b0e:	4293      	cmp	r3, r2
 8005b10:	d017      	beq.n	8005b42 <TIM_Base_SetConfig+0x9a>
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	4a2b      	ldr	r2, [pc, #172]	; (8005bc4 <TIM_Base_SetConfig+0x11c>)
 8005b16:	4293      	cmp	r3, r2
 8005b18:	d013      	beq.n	8005b42 <TIM_Base_SetConfig+0x9a>
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	4a2a      	ldr	r2, [pc, #168]	; (8005bc8 <TIM_Base_SetConfig+0x120>)
 8005b1e:	4293      	cmp	r3, r2
 8005b20:	d00f      	beq.n	8005b42 <TIM_Base_SetConfig+0x9a>
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	4a29      	ldr	r2, [pc, #164]	; (8005bcc <TIM_Base_SetConfig+0x124>)
 8005b26:	4293      	cmp	r3, r2
 8005b28:	d00b      	beq.n	8005b42 <TIM_Base_SetConfig+0x9a>
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	4a28      	ldr	r2, [pc, #160]	; (8005bd0 <TIM_Base_SetConfig+0x128>)
 8005b2e:	4293      	cmp	r3, r2
 8005b30:	d007      	beq.n	8005b42 <TIM_Base_SetConfig+0x9a>
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	4a27      	ldr	r2, [pc, #156]	; (8005bd4 <TIM_Base_SetConfig+0x12c>)
 8005b36:	4293      	cmp	r3, r2
 8005b38:	d003      	beq.n	8005b42 <TIM_Base_SetConfig+0x9a>
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	4a26      	ldr	r2, [pc, #152]	; (8005bd8 <TIM_Base_SetConfig+0x130>)
 8005b3e:	4293      	cmp	r3, r2
 8005b40:	d108      	bne.n	8005b54 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005b48:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005b4a:	683b      	ldr	r3, [r7, #0]
 8005b4c:	68db      	ldr	r3, [r3, #12]
 8005b4e:	68fa      	ldr	r2, [r7, #12]
 8005b50:	4313      	orrs	r3, r2
 8005b52:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005b5a:	683b      	ldr	r3, [r7, #0]
 8005b5c:	695b      	ldr	r3, [r3, #20]
 8005b5e:	4313      	orrs	r3, r2
 8005b60:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	68fa      	ldr	r2, [r7, #12]
 8005b66:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005b68:	683b      	ldr	r3, [r7, #0]
 8005b6a:	689a      	ldr	r2, [r3, #8]
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005b70:	683b      	ldr	r3, [r7, #0]
 8005b72:	681a      	ldr	r2, [r3, #0]
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	4a10      	ldr	r2, [pc, #64]	; (8005bbc <TIM_Base_SetConfig+0x114>)
 8005b7c:	4293      	cmp	r3, r2
 8005b7e:	d00f      	beq.n	8005ba0 <TIM_Base_SetConfig+0xf8>
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	4a12      	ldr	r2, [pc, #72]	; (8005bcc <TIM_Base_SetConfig+0x124>)
 8005b84:	4293      	cmp	r3, r2
 8005b86:	d00b      	beq.n	8005ba0 <TIM_Base_SetConfig+0xf8>
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	4a11      	ldr	r2, [pc, #68]	; (8005bd0 <TIM_Base_SetConfig+0x128>)
 8005b8c:	4293      	cmp	r3, r2
 8005b8e:	d007      	beq.n	8005ba0 <TIM_Base_SetConfig+0xf8>
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	4a10      	ldr	r2, [pc, #64]	; (8005bd4 <TIM_Base_SetConfig+0x12c>)
 8005b94:	4293      	cmp	r3, r2
 8005b96:	d003      	beq.n	8005ba0 <TIM_Base_SetConfig+0xf8>
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	4a0f      	ldr	r2, [pc, #60]	; (8005bd8 <TIM_Base_SetConfig+0x130>)
 8005b9c:	4293      	cmp	r3, r2
 8005b9e:	d103      	bne.n	8005ba8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005ba0:	683b      	ldr	r3, [r7, #0]
 8005ba2:	691a      	ldr	r2, [r3, #16]
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	2201      	movs	r2, #1
 8005bac:	615a      	str	r2, [r3, #20]
}
 8005bae:	bf00      	nop
 8005bb0:	3714      	adds	r7, #20
 8005bb2:	46bd      	mov	sp, r7
 8005bb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb8:	4770      	bx	lr
 8005bba:	bf00      	nop
 8005bbc:	40012c00 	.word	0x40012c00
 8005bc0:	40000400 	.word	0x40000400
 8005bc4:	40000800 	.word	0x40000800
 8005bc8:	40000c00 	.word	0x40000c00
 8005bcc:	40013400 	.word	0x40013400
 8005bd0:	40014000 	.word	0x40014000
 8005bd4:	40014400 	.word	0x40014400
 8005bd8:	40014800 	.word	0x40014800

08005bdc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005bdc:	b480      	push	{r7}
 8005bde:	b087      	sub	sp, #28
 8005be0:	af00      	add	r7, sp, #0
 8005be2:	60f8      	str	r0, [r7, #12]
 8005be4:	60b9      	str	r1, [r7, #8]
 8005be6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	6a1b      	ldr	r3, [r3, #32]
 8005bec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	6a1b      	ldr	r3, [r3, #32]
 8005bf2:	f023 0201 	bic.w	r2, r3, #1
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005bfa:	68fb      	ldr	r3, [r7, #12]
 8005bfc:	699b      	ldr	r3, [r3, #24]
 8005bfe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005c00:	693b      	ldr	r3, [r7, #16]
 8005c02:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005c06:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	011b      	lsls	r3, r3, #4
 8005c0c:	693a      	ldr	r2, [r7, #16]
 8005c0e:	4313      	orrs	r3, r2
 8005c10:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005c12:	697b      	ldr	r3, [r7, #20]
 8005c14:	f023 030a 	bic.w	r3, r3, #10
 8005c18:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005c1a:	697a      	ldr	r2, [r7, #20]
 8005c1c:	68bb      	ldr	r3, [r7, #8]
 8005c1e:	4313      	orrs	r3, r2
 8005c20:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	693a      	ldr	r2, [r7, #16]
 8005c26:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	697a      	ldr	r2, [r7, #20]
 8005c2c:	621a      	str	r2, [r3, #32]
}
 8005c2e:	bf00      	nop
 8005c30:	371c      	adds	r7, #28
 8005c32:	46bd      	mov	sp, r7
 8005c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c38:	4770      	bx	lr

08005c3a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005c3a:	b480      	push	{r7}
 8005c3c:	b087      	sub	sp, #28
 8005c3e:	af00      	add	r7, sp, #0
 8005c40:	60f8      	str	r0, [r7, #12]
 8005c42:	60b9      	str	r1, [r7, #8]
 8005c44:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	6a1b      	ldr	r3, [r3, #32]
 8005c4a:	f023 0210 	bic.w	r2, r3, #16
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	699b      	ldr	r3, [r3, #24]
 8005c56:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	6a1b      	ldr	r3, [r3, #32]
 8005c5c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005c5e:	697b      	ldr	r3, [r7, #20]
 8005c60:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005c64:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	031b      	lsls	r3, r3, #12
 8005c6a:	697a      	ldr	r2, [r7, #20]
 8005c6c:	4313      	orrs	r3, r2
 8005c6e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005c70:	693b      	ldr	r3, [r7, #16]
 8005c72:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005c76:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005c78:	68bb      	ldr	r3, [r7, #8]
 8005c7a:	011b      	lsls	r3, r3, #4
 8005c7c:	693a      	ldr	r2, [r7, #16]
 8005c7e:	4313      	orrs	r3, r2
 8005c80:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005c82:	68fb      	ldr	r3, [r7, #12]
 8005c84:	697a      	ldr	r2, [r7, #20]
 8005c86:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	693a      	ldr	r2, [r7, #16]
 8005c8c:	621a      	str	r2, [r3, #32]
}
 8005c8e:	bf00      	nop
 8005c90:	371c      	adds	r7, #28
 8005c92:	46bd      	mov	sp, r7
 8005c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c98:	4770      	bx	lr

08005c9a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005c9a:	b480      	push	{r7}
 8005c9c:	b085      	sub	sp, #20
 8005c9e:	af00      	add	r7, sp, #0
 8005ca0:	6078      	str	r0, [r7, #4]
 8005ca2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	689b      	ldr	r3, [r3, #8]
 8005ca8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005cb0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005cb2:	683a      	ldr	r2, [r7, #0]
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	4313      	orrs	r3, r2
 8005cb8:	f043 0307 	orr.w	r3, r3, #7
 8005cbc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	68fa      	ldr	r2, [r7, #12]
 8005cc2:	609a      	str	r2, [r3, #8]
}
 8005cc4:	bf00      	nop
 8005cc6:	3714      	adds	r7, #20
 8005cc8:	46bd      	mov	sp, r7
 8005cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cce:	4770      	bx	lr

08005cd0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005cd0:	b480      	push	{r7}
 8005cd2:	b087      	sub	sp, #28
 8005cd4:	af00      	add	r7, sp, #0
 8005cd6:	60f8      	str	r0, [r7, #12]
 8005cd8:	60b9      	str	r1, [r7, #8]
 8005cda:	607a      	str	r2, [r7, #4]
 8005cdc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	689b      	ldr	r3, [r3, #8]
 8005ce2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005ce4:	697b      	ldr	r3, [r7, #20]
 8005ce6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005cea:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005cec:	683b      	ldr	r3, [r7, #0]
 8005cee:	021a      	lsls	r2, r3, #8
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	431a      	orrs	r2, r3
 8005cf4:	68bb      	ldr	r3, [r7, #8]
 8005cf6:	4313      	orrs	r3, r2
 8005cf8:	697a      	ldr	r2, [r7, #20]
 8005cfa:	4313      	orrs	r3, r2
 8005cfc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	697a      	ldr	r2, [r7, #20]
 8005d02:	609a      	str	r2, [r3, #8]
}
 8005d04:	bf00      	nop
 8005d06:	371c      	adds	r7, #28
 8005d08:	46bd      	mov	sp, r7
 8005d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d0e:	4770      	bx	lr

08005d10 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005d10:	b480      	push	{r7}
 8005d12:	b085      	sub	sp, #20
 8005d14:	af00      	add	r7, sp, #0
 8005d16:	6078      	str	r0, [r7, #4]
 8005d18:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005d20:	2b01      	cmp	r3, #1
 8005d22:	d101      	bne.n	8005d28 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005d24:	2302      	movs	r3, #2
 8005d26:	e068      	b.n	8005dfa <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	2201      	movs	r2, #1
 8005d2c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	2202      	movs	r2, #2
 8005d34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	685b      	ldr	r3, [r3, #4]
 8005d3e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	689b      	ldr	r3, [r3, #8]
 8005d46:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	4a2e      	ldr	r2, [pc, #184]	; (8005e08 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005d4e:	4293      	cmp	r3, r2
 8005d50:	d004      	beq.n	8005d5c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	4a2d      	ldr	r2, [pc, #180]	; (8005e0c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005d58:	4293      	cmp	r3, r2
 8005d5a:	d108      	bne.n	8005d6e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005d62:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005d64:	683b      	ldr	r3, [r7, #0]
 8005d66:	685b      	ldr	r3, [r3, #4]
 8005d68:	68fa      	ldr	r2, [r7, #12]
 8005d6a:	4313      	orrs	r3, r2
 8005d6c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005d6e:	68fb      	ldr	r3, [r7, #12]
 8005d70:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d74:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005d76:	683b      	ldr	r3, [r7, #0]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	68fa      	ldr	r2, [r7, #12]
 8005d7c:	4313      	orrs	r3, r2
 8005d7e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	68fa      	ldr	r2, [r7, #12]
 8005d86:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	4a1e      	ldr	r2, [pc, #120]	; (8005e08 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005d8e:	4293      	cmp	r3, r2
 8005d90:	d01d      	beq.n	8005dce <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005d9a:	d018      	beq.n	8005dce <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	4a1b      	ldr	r2, [pc, #108]	; (8005e10 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005da2:	4293      	cmp	r3, r2
 8005da4:	d013      	beq.n	8005dce <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	4a1a      	ldr	r2, [pc, #104]	; (8005e14 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005dac:	4293      	cmp	r3, r2
 8005dae:	d00e      	beq.n	8005dce <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	4a18      	ldr	r2, [pc, #96]	; (8005e18 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005db6:	4293      	cmp	r3, r2
 8005db8:	d009      	beq.n	8005dce <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	4a13      	ldr	r2, [pc, #76]	; (8005e0c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005dc0:	4293      	cmp	r3, r2
 8005dc2:	d004      	beq.n	8005dce <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	4a14      	ldr	r2, [pc, #80]	; (8005e1c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005dca:	4293      	cmp	r3, r2
 8005dcc:	d10c      	bne.n	8005de8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005dce:	68bb      	ldr	r3, [r7, #8]
 8005dd0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005dd4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005dd6:	683b      	ldr	r3, [r7, #0]
 8005dd8:	689b      	ldr	r3, [r3, #8]
 8005dda:	68ba      	ldr	r2, [r7, #8]
 8005ddc:	4313      	orrs	r3, r2
 8005dde:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	68ba      	ldr	r2, [r7, #8]
 8005de6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	2201      	movs	r2, #1
 8005dec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	2200      	movs	r2, #0
 8005df4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005df8:	2300      	movs	r3, #0
}
 8005dfa:	4618      	mov	r0, r3
 8005dfc:	3714      	adds	r7, #20
 8005dfe:	46bd      	mov	sp, r7
 8005e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e04:	4770      	bx	lr
 8005e06:	bf00      	nop
 8005e08:	40012c00 	.word	0x40012c00
 8005e0c:	40013400 	.word	0x40013400
 8005e10:	40000400 	.word	0x40000400
 8005e14:	40000800 	.word	0x40000800
 8005e18:	40000c00 	.word	0x40000c00
 8005e1c:	40014000 	.word	0x40014000

08005e20 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005e20:	b480      	push	{r7}
 8005e22:	b083      	sub	sp, #12
 8005e24:	af00      	add	r7, sp, #0
 8005e26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005e28:	bf00      	nop
 8005e2a:	370c      	adds	r7, #12
 8005e2c:	46bd      	mov	sp, r7
 8005e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e32:	4770      	bx	lr

08005e34 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005e34:	b480      	push	{r7}
 8005e36:	b083      	sub	sp, #12
 8005e38:	af00      	add	r7, sp, #0
 8005e3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005e3c:	bf00      	nop
 8005e3e:	370c      	adds	r7, #12
 8005e40:	46bd      	mov	sp, r7
 8005e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e46:	4770      	bx	lr

08005e48 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005e48:	b480      	push	{r7}
 8005e4a:	b083      	sub	sp, #12
 8005e4c:	af00      	add	r7, sp, #0
 8005e4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005e50:	bf00      	nop
 8005e52:	370c      	adds	r7, #12
 8005e54:	46bd      	mov	sp, r7
 8005e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e5a:	4770      	bx	lr

08005e5c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005e5c:	b580      	push	{r7, lr}
 8005e5e:	b082      	sub	sp, #8
 8005e60:	af00      	add	r7, sp, #0
 8005e62:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d101      	bne.n	8005e6e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005e6a:	2301      	movs	r3, #1
 8005e6c:	e042      	b.n	8005ef4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d106      	bne.n	8005e86 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	2200      	movs	r2, #0
 8005e7c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005e80:	6878      	ldr	r0, [r7, #4]
 8005e82:	f7fc fa13 	bl	80022ac <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	2224      	movs	r2, #36	; 0x24
 8005e8a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	681a      	ldr	r2, [r3, #0]
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	f022 0201 	bic.w	r2, r2, #1
 8005e9c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005e9e:	6878      	ldr	r0, [r7, #4]
 8005ea0:	f000 f82c 	bl	8005efc <UART_SetConfig>
 8005ea4:	4603      	mov	r3, r0
 8005ea6:	2b01      	cmp	r3, #1
 8005ea8:	d101      	bne.n	8005eae <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8005eaa:	2301      	movs	r3, #1
 8005eac:	e022      	b.n	8005ef4 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d002      	beq.n	8005ebc <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8005eb6:	6878      	ldr	r0, [r7, #4]
 8005eb8:	f000 fb1c 	bl	80064f4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	685a      	ldr	r2, [r3, #4]
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005eca:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	689a      	ldr	r2, [r3, #8]
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005eda:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	681a      	ldr	r2, [r3, #0]
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	f042 0201 	orr.w	r2, r2, #1
 8005eea:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005eec:	6878      	ldr	r0, [r7, #4]
 8005eee:	f000 fba3 	bl	8006638 <UART_CheckIdleState>
 8005ef2:	4603      	mov	r3, r0
}
 8005ef4:	4618      	mov	r0, r3
 8005ef6:	3708      	adds	r7, #8
 8005ef8:	46bd      	mov	sp, r7
 8005efa:	bd80      	pop	{r7, pc}

08005efc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005efc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005f00:	b08c      	sub	sp, #48	; 0x30
 8005f02:	af00      	add	r7, sp, #0
 8005f04:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005f06:	2300      	movs	r3, #0
 8005f08:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005f0c:	697b      	ldr	r3, [r7, #20]
 8005f0e:	689a      	ldr	r2, [r3, #8]
 8005f10:	697b      	ldr	r3, [r7, #20]
 8005f12:	691b      	ldr	r3, [r3, #16]
 8005f14:	431a      	orrs	r2, r3
 8005f16:	697b      	ldr	r3, [r7, #20]
 8005f18:	695b      	ldr	r3, [r3, #20]
 8005f1a:	431a      	orrs	r2, r3
 8005f1c:	697b      	ldr	r3, [r7, #20]
 8005f1e:	69db      	ldr	r3, [r3, #28]
 8005f20:	4313      	orrs	r3, r2
 8005f22:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005f24:	697b      	ldr	r3, [r7, #20]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	681a      	ldr	r2, [r3, #0]
 8005f2a:	4baa      	ldr	r3, [pc, #680]	; (80061d4 <UART_SetConfig+0x2d8>)
 8005f2c:	4013      	ands	r3, r2
 8005f2e:	697a      	ldr	r2, [r7, #20]
 8005f30:	6812      	ldr	r2, [r2, #0]
 8005f32:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005f34:	430b      	orrs	r3, r1
 8005f36:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005f38:	697b      	ldr	r3, [r7, #20]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	685b      	ldr	r3, [r3, #4]
 8005f3e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005f42:	697b      	ldr	r3, [r7, #20]
 8005f44:	68da      	ldr	r2, [r3, #12]
 8005f46:	697b      	ldr	r3, [r7, #20]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	430a      	orrs	r2, r1
 8005f4c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005f4e:	697b      	ldr	r3, [r7, #20]
 8005f50:	699b      	ldr	r3, [r3, #24]
 8005f52:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005f54:	697b      	ldr	r3, [r7, #20]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	4a9f      	ldr	r2, [pc, #636]	; (80061d8 <UART_SetConfig+0x2dc>)
 8005f5a:	4293      	cmp	r3, r2
 8005f5c:	d004      	beq.n	8005f68 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005f5e:	697b      	ldr	r3, [r7, #20]
 8005f60:	6a1b      	ldr	r3, [r3, #32]
 8005f62:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005f64:	4313      	orrs	r3, r2
 8005f66:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005f68:	697b      	ldr	r3, [r7, #20]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	689b      	ldr	r3, [r3, #8]
 8005f6e:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8005f72:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8005f76:	697a      	ldr	r2, [r7, #20]
 8005f78:	6812      	ldr	r2, [r2, #0]
 8005f7a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005f7c:	430b      	orrs	r3, r1
 8005f7e:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005f80:	697b      	ldr	r3, [r7, #20]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f86:	f023 010f 	bic.w	r1, r3, #15
 8005f8a:	697b      	ldr	r3, [r7, #20]
 8005f8c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005f8e:	697b      	ldr	r3, [r7, #20]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	430a      	orrs	r2, r1
 8005f94:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005f96:	697b      	ldr	r3, [r7, #20]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	4a90      	ldr	r2, [pc, #576]	; (80061dc <UART_SetConfig+0x2e0>)
 8005f9c:	4293      	cmp	r3, r2
 8005f9e:	d125      	bne.n	8005fec <UART_SetConfig+0xf0>
 8005fa0:	4b8f      	ldr	r3, [pc, #572]	; (80061e0 <UART_SetConfig+0x2e4>)
 8005fa2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005fa6:	f003 0303 	and.w	r3, r3, #3
 8005faa:	2b03      	cmp	r3, #3
 8005fac:	d81a      	bhi.n	8005fe4 <UART_SetConfig+0xe8>
 8005fae:	a201      	add	r2, pc, #4	; (adr r2, 8005fb4 <UART_SetConfig+0xb8>)
 8005fb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005fb4:	08005fc5 	.word	0x08005fc5
 8005fb8:	08005fd5 	.word	0x08005fd5
 8005fbc:	08005fcd 	.word	0x08005fcd
 8005fc0:	08005fdd 	.word	0x08005fdd
 8005fc4:	2301      	movs	r3, #1
 8005fc6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005fca:	e116      	b.n	80061fa <UART_SetConfig+0x2fe>
 8005fcc:	2302      	movs	r3, #2
 8005fce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005fd2:	e112      	b.n	80061fa <UART_SetConfig+0x2fe>
 8005fd4:	2304      	movs	r3, #4
 8005fd6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005fda:	e10e      	b.n	80061fa <UART_SetConfig+0x2fe>
 8005fdc:	2308      	movs	r3, #8
 8005fde:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005fe2:	e10a      	b.n	80061fa <UART_SetConfig+0x2fe>
 8005fe4:	2310      	movs	r3, #16
 8005fe6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005fea:	e106      	b.n	80061fa <UART_SetConfig+0x2fe>
 8005fec:	697b      	ldr	r3, [r7, #20]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	4a7c      	ldr	r2, [pc, #496]	; (80061e4 <UART_SetConfig+0x2e8>)
 8005ff2:	4293      	cmp	r3, r2
 8005ff4:	d138      	bne.n	8006068 <UART_SetConfig+0x16c>
 8005ff6:	4b7a      	ldr	r3, [pc, #488]	; (80061e0 <UART_SetConfig+0x2e4>)
 8005ff8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ffc:	f003 030c 	and.w	r3, r3, #12
 8006000:	2b0c      	cmp	r3, #12
 8006002:	d82d      	bhi.n	8006060 <UART_SetConfig+0x164>
 8006004:	a201      	add	r2, pc, #4	; (adr r2, 800600c <UART_SetConfig+0x110>)
 8006006:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800600a:	bf00      	nop
 800600c:	08006041 	.word	0x08006041
 8006010:	08006061 	.word	0x08006061
 8006014:	08006061 	.word	0x08006061
 8006018:	08006061 	.word	0x08006061
 800601c:	08006051 	.word	0x08006051
 8006020:	08006061 	.word	0x08006061
 8006024:	08006061 	.word	0x08006061
 8006028:	08006061 	.word	0x08006061
 800602c:	08006049 	.word	0x08006049
 8006030:	08006061 	.word	0x08006061
 8006034:	08006061 	.word	0x08006061
 8006038:	08006061 	.word	0x08006061
 800603c:	08006059 	.word	0x08006059
 8006040:	2300      	movs	r3, #0
 8006042:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006046:	e0d8      	b.n	80061fa <UART_SetConfig+0x2fe>
 8006048:	2302      	movs	r3, #2
 800604a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800604e:	e0d4      	b.n	80061fa <UART_SetConfig+0x2fe>
 8006050:	2304      	movs	r3, #4
 8006052:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006056:	e0d0      	b.n	80061fa <UART_SetConfig+0x2fe>
 8006058:	2308      	movs	r3, #8
 800605a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800605e:	e0cc      	b.n	80061fa <UART_SetConfig+0x2fe>
 8006060:	2310      	movs	r3, #16
 8006062:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006066:	e0c8      	b.n	80061fa <UART_SetConfig+0x2fe>
 8006068:	697b      	ldr	r3, [r7, #20]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	4a5e      	ldr	r2, [pc, #376]	; (80061e8 <UART_SetConfig+0x2ec>)
 800606e:	4293      	cmp	r3, r2
 8006070:	d125      	bne.n	80060be <UART_SetConfig+0x1c2>
 8006072:	4b5b      	ldr	r3, [pc, #364]	; (80061e0 <UART_SetConfig+0x2e4>)
 8006074:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006078:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800607c:	2b30      	cmp	r3, #48	; 0x30
 800607e:	d016      	beq.n	80060ae <UART_SetConfig+0x1b2>
 8006080:	2b30      	cmp	r3, #48	; 0x30
 8006082:	d818      	bhi.n	80060b6 <UART_SetConfig+0x1ba>
 8006084:	2b20      	cmp	r3, #32
 8006086:	d00a      	beq.n	800609e <UART_SetConfig+0x1a2>
 8006088:	2b20      	cmp	r3, #32
 800608a:	d814      	bhi.n	80060b6 <UART_SetConfig+0x1ba>
 800608c:	2b00      	cmp	r3, #0
 800608e:	d002      	beq.n	8006096 <UART_SetConfig+0x19a>
 8006090:	2b10      	cmp	r3, #16
 8006092:	d008      	beq.n	80060a6 <UART_SetConfig+0x1aa>
 8006094:	e00f      	b.n	80060b6 <UART_SetConfig+0x1ba>
 8006096:	2300      	movs	r3, #0
 8006098:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800609c:	e0ad      	b.n	80061fa <UART_SetConfig+0x2fe>
 800609e:	2302      	movs	r3, #2
 80060a0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80060a4:	e0a9      	b.n	80061fa <UART_SetConfig+0x2fe>
 80060a6:	2304      	movs	r3, #4
 80060a8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80060ac:	e0a5      	b.n	80061fa <UART_SetConfig+0x2fe>
 80060ae:	2308      	movs	r3, #8
 80060b0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80060b4:	e0a1      	b.n	80061fa <UART_SetConfig+0x2fe>
 80060b6:	2310      	movs	r3, #16
 80060b8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80060bc:	e09d      	b.n	80061fa <UART_SetConfig+0x2fe>
 80060be:	697b      	ldr	r3, [r7, #20]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	4a4a      	ldr	r2, [pc, #296]	; (80061ec <UART_SetConfig+0x2f0>)
 80060c4:	4293      	cmp	r3, r2
 80060c6:	d125      	bne.n	8006114 <UART_SetConfig+0x218>
 80060c8:	4b45      	ldr	r3, [pc, #276]	; (80061e0 <UART_SetConfig+0x2e4>)
 80060ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80060ce:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80060d2:	2bc0      	cmp	r3, #192	; 0xc0
 80060d4:	d016      	beq.n	8006104 <UART_SetConfig+0x208>
 80060d6:	2bc0      	cmp	r3, #192	; 0xc0
 80060d8:	d818      	bhi.n	800610c <UART_SetConfig+0x210>
 80060da:	2b80      	cmp	r3, #128	; 0x80
 80060dc:	d00a      	beq.n	80060f4 <UART_SetConfig+0x1f8>
 80060de:	2b80      	cmp	r3, #128	; 0x80
 80060e0:	d814      	bhi.n	800610c <UART_SetConfig+0x210>
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d002      	beq.n	80060ec <UART_SetConfig+0x1f0>
 80060e6:	2b40      	cmp	r3, #64	; 0x40
 80060e8:	d008      	beq.n	80060fc <UART_SetConfig+0x200>
 80060ea:	e00f      	b.n	800610c <UART_SetConfig+0x210>
 80060ec:	2300      	movs	r3, #0
 80060ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80060f2:	e082      	b.n	80061fa <UART_SetConfig+0x2fe>
 80060f4:	2302      	movs	r3, #2
 80060f6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80060fa:	e07e      	b.n	80061fa <UART_SetConfig+0x2fe>
 80060fc:	2304      	movs	r3, #4
 80060fe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006102:	e07a      	b.n	80061fa <UART_SetConfig+0x2fe>
 8006104:	2308      	movs	r3, #8
 8006106:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800610a:	e076      	b.n	80061fa <UART_SetConfig+0x2fe>
 800610c:	2310      	movs	r3, #16
 800610e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006112:	e072      	b.n	80061fa <UART_SetConfig+0x2fe>
 8006114:	697b      	ldr	r3, [r7, #20]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	4a35      	ldr	r2, [pc, #212]	; (80061f0 <UART_SetConfig+0x2f4>)
 800611a:	4293      	cmp	r3, r2
 800611c:	d12a      	bne.n	8006174 <UART_SetConfig+0x278>
 800611e:	4b30      	ldr	r3, [pc, #192]	; (80061e0 <UART_SetConfig+0x2e4>)
 8006120:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006124:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006128:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800612c:	d01a      	beq.n	8006164 <UART_SetConfig+0x268>
 800612e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006132:	d81b      	bhi.n	800616c <UART_SetConfig+0x270>
 8006134:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006138:	d00c      	beq.n	8006154 <UART_SetConfig+0x258>
 800613a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800613e:	d815      	bhi.n	800616c <UART_SetConfig+0x270>
 8006140:	2b00      	cmp	r3, #0
 8006142:	d003      	beq.n	800614c <UART_SetConfig+0x250>
 8006144:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006148:	d008      	beq.n	800615c <UART_SetConfig+0x260>
 800614a:	e00f      	b.n	800616c <UART_SetConfig+0x270>
 800614c:	2300      	movs	r3, #0
 800614e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006152:	e052      	b.n	80061fa <UART_SetConfig+0x2fe>
 8006154:	2302      	movs	r3, #2
 8006156:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800615a:	e04e      	b.n	80061fa <UART_SetConfig+0x2fe>
 800615c:	2304      	movs	r3, #4
 800615e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006162:	e04a      	b.n	80061fa <UART_SetConfig+0x2fe>
 8006164:	2308      	movs	r3, #8
 8006166:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800616a:	e046      	b.n	80061fa <UART_SetConfig+0x2fe>
 800616c:	2310      	movs	r3, #16
 800616e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006172:	e042      	b.n	80061fa <UART_SetConfig+0x2fe>
 8006174:	697b      	ldr	r3, [r7, #20]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	4a17      	ldr	r2, [pc, #92]	; (80061d8 <UART_SetConfig+0x2dc>)
 800617a:	4293      	cmp	r3, r2
 800617c:	d13a      	bne.n	80061f4 <UART_SetConfig+0x2f8>
 800617e:	4b18      	ldr	r3, [pc, #96]	; (80061e0 <UART_SetConfig+0x2e4>)
 8006180:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006184:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006188:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800618c:	d01a      	beq.n	80061c4 <UART_SetConfig+0x2c8>
 800618e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006192:	d81b      	bhi.n	80061cc <UART_SetConfig+0x2d0>
 8006194:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006198:	d00c      	beq.n	80061b4 <UART_SetConfig+0x2b8>
 800619a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800619e:	d815      	bhi.n	80061cc <UART_SetConfig+0x2d0>
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d003      	beq.n	80061ac <UART_SetConfig+0x2b0>
 80061a4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80061a8:	d008      	beq.n	80061bc <UART_SetConfig+0x2c0>
 80061aa:	e00f      	b.n	80061cc <UART_SetConfig+0x2d0>
 80061ac:	2300      	movs	r3, #0
 80061ae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80061b2:	e022      	b.n	80061fa <UART_SetConfig+0x2fe>
 80061b4:	2302      	movs	r3, #2
 80061b6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80061ba:	e01e      	b.n	80061fa <UART_SetConfig+0x2fe>
 80061bc:	2304      	movs	r3, #4
 80061be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80061c2:	e01a      	b.n	80061fa <UART_SetConfig+0x2fe>
 80061c4:	2308      	movs	r3, #8
 80061c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80061ca:	e016      	b.n	80061fa <UART_SetConfig+0x2fe>
 80061cc:	2310      	movs	r3, #16
 80061ce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80061d2:	e012      	b.n	80061fa <UART_SetConfig+0x2fe>
 80061d4:	cfff69f3 	.word	0xcfff69f3
 80061d8:	40008000 	.word	0x40008000
 80061dc:	40013800 	.word	0x40013800
 80061e0:	40021000 	.word	0x40021000
 80061e4:	40004400 	.word	0x40004400
 80061e8:	40004800 	.word	0x40004800
 80061ec:	40004c00 	.word	0x40004c00
 80061f0:	40005000 	.word	0x40005000
 80061f4:	2310      	movs	r3, #16
 80061f6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80061fa:	697b      	ldr	r3, [r7, #20]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	4aae      	ldr	r2, [pc, #696]	; (80064b8 <UART_SetConfig+0x5bc>)
 8006200:	4293      	cmp	r3, r2
 8006202:	f040 8097 	bne.w	8006334 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006206:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800620a:	2b08      	cmp	r3, #8
 800620c:	d823      	bhi.n	8006256 <UART_SetConfig+0x35a>
 800620e:	a201      	add	r2, pc, #4	; (adr r2, 8006214 <UART_SetConfig+0x318>)
 8006210:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006214:	08006239 	.word	0x08006239
 8006218:	08006257 	.word	0x08006257
 800621c:	08006241 	.word	0x08006241
 8006220:	08006257 	.word	0x08006257
 8006224:	08006247 	.word	0x08006247
 8006228:	08006257 	.word	0x08006257
 800622c:	08006257 	.word	0x08006257
 8006230:	08006257 	.word	0x08006257
 8006234:	0800624f 	.word	0x0800624f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006238:	f7fe fb28 	bl	800488c <HAL_RCC_GetPCLK1Freq>
 800623c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800623e:	e010      	b.n	8006262 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006240:	4b9e      	ldr	r3, [pc, #632]	; (80064bc <UART_SetConfig+0x5c0>)
 8006242:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8006244:	e00d      	b.n	8006262 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006246:	f7fe fa89 	bl	800475c <HAL_RCC_GetSysClockFreq>
 800624a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800624c:	e009      	b.n	8006262 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800624e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006252:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8006254:	e005      	b.n	8006262 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8006256:	2300      	movs	r3, #0
 8006258:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800625a:	2301      	movs	r3, #1
 800625c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8006260:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006262:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006264:	2b00      	cmp	r3, #0
 8006266:	f000 8130 	beq.w	80064ca <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800626a:	697b      	ldr	r3, [r7, #20]
 800626c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800626e:	4a94      	ldr	r2, [pc, #592]	; (80064c0 <UART_SetConfig+0x5c4>)
 8006270:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006274:	461a      	mov	r2, r3
 8006276:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006278:	fbb3 f3f2 	udiv	r3, r3, r2
 800627c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800627e:	697b      	ldr	r3, [r7, #20]
 8006280:	685a      	ldr	r2, [r3, #4]
 8006282:	4613      	mov	r3, r2
 8006284:	005b      	lsls	r3, r3, #1
 8006286:	4413      	add	r3, r2
 8006288:	69ba      	ldr	r2, [r7, #24]
 800628a:	429a      	cmp	r2, r3
 800628c:	d305      	bcc.n	800629a <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800628e:	697b      	ldr	r3, [r7, #20]
 8006290:	685b      	ldr	r3, [r3, #4]
 8006292:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006294:	69ba      	ldr	r2, [r7, #24]
 8006296:	429a      	cmp	r2, r3
 8006298:	d903      	bls.n	80062a2 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800629a:	2301      	movs	r3, #1
 800629c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80062a0:	e113      	b.n	80064ca <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80062a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062a4:	2200      	movs	r2, #0
 80062a6:	60bb      	str	r3, [r7, #8]
 80062a8:	60fa      	str	r2, [r7, #12]
 80062aa:	697b      	ldr	r3, [r7, #20]
 80062ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062ae:	4a84      	ldr	r2, [pc, #528]	; (80064c0 <UART_SetConfig+0x5c4>)
 80062b0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80062b4:	b29b      	uxth	r3, r3
 80062b6:	2200      	movs	r2, #0
 80062b8:	603b      	str	r3, [r7, #0]
 80062ba:	607a      	str	r2, [r7, #4]
 80062bc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80062c0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80062c4:	f7fa fc88 	bl	8000bd8 <__aeabi_uldivmod>
 80062c8:	4602      	mov	r2, r0
 80062ca:	460b      	mov	r3, r1
 80062cc:	4610      	mov	r0, r2
 80062ce:	4619      	mov	r1, r3
 80062d0:	f04f 0200 	mov.w	r2, #0
 80062d4:	f04f 0300 	mov.w	r3, #0
 80062d8:	020b      	lsls	r3, r1, #8
 80062da:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80062de:	0202      	lsls	r2, r0, #8
 80062e0:	6979      	ldr	r1, [r7, #20]
 80062e2:	6849      	ldr	r1, [r1, #4]
 80062e4:	0849      	lsrs	r1, r1, #1
 80062e6:	2000      	movs	r0, #0
 80062e8:	460c      	mov	r4, r1
 80062ea:	4605      	mov	r5, r0
 80062ec:	eb12 0804 	adds.w	r8, r2, r4
 80062f0:	eb43 0905 	adc.w	r9, r3, r5
 80062f4:	697b      	ldr	r3, [r7, #20]
 80062f6:	685b      	ldr	r3, [r3, #4]
 80062f8:	2200      	movs	r2, #0
 80062fa:	469a      	mov	sl, r3
 80062fc:	4693      	mov	fp, r2
 80062fe:	4652      	mov	r2, sl
 8006300:	465b      	mov	r3, fp
 8006302:	4640      	mov	r0, r8
 8006304:	4649      	mov	r1, r9
 8006306:	f7fa fc67 	bl	8000bd8 <__aeabi_uldivmod>
 800630a:	4602      	mov	r2, r0
 800630c:	460b      	mov	r3, r1
 800630e:	4613      	mov	r3, r2
 8006310:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006312:	6a3b      	ldr	r3, [r7, #32]
 8006314:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006318:	d308      	bcc.n	800632c <UART_SetConfig+0x430>
 800631a:	6a3b      	ldr	r3, [r7, #32]
 800631c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006320:	d204      	bcs.n	800632c <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8006322:	697b      	ldr	r3, [r7, #20]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	6a3a      	ldr	r2, [r7, #32]
 8006328:	60da      	str	r2, [r3, #12]
 800632a:	e0ce      	b.n	80064ca <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800632c:	2301      	movs	r3, #1
 800632e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8006332:	e0ca      	b.n	80064ca <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006334:	697b      	ldr	r3, [r7, #20]
 8006336:	69db      	ldr	r3, [r3, #28]
 8006338:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800633c:	d166      	bne.n	800640c <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800633e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006342:	2b08      	cmp	r3, #8
 8006344:	d827      	bhi.n	8006396 <UART_SetConfig+0x49a>
 8006346:	a201      	add	r2, pc, #4	; (adr r2, 800634c <UART_SetConfig+0x450>)
 8006348:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800634c:	08006371 	.word	0x08006371
 8006350:	08006379 	.word	0x08006379
 8006354:	08006381 	.word	0x08006381
 8006358:	08006397 	.word	0x08006397
 800635c:	08006387 	.word	0x08006387
 8006360:	08006397 	.word	0x08006397
 8006364:	08006397 	.word	0x08006397
 8006368:	08006397 	.word	0x08006397
 800636c:	0800638f 	.word	0x0800638f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006370:	f7fe fa8c 	bl	800488c <HAL_RCC_GetPCLK1Freq>
 8006374:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006376:	e014      	b.n	80063a2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006378:	f7fe fa9e 	bl	80048b8 <HAL_RCC_GetPCLK2Freq>
 800637c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800637e:	e010      	b.n	80063a2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006380:	4b4e      	ldr	r3, [pc, #312]	; (80064bc <UART_SetConfig+0x5c0>)
 8006382:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8006384:	e00d      	b.n	80063a2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006386:	f7fe f9e9 	bl	800475c <HAL_RCC_GetSysClockFreq>
 800638a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800638c:	e009      	b.n	80063a2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800638e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006392:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8006394:	e005      	b.n	80063a2 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8006396:	2300      	movs	r3, #0
 8006398:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800639a:	2301      	movs	r3, #1
 800639c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80063a0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80063a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	f000 8090 	beq.w	80064ca <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80063aa:	697b      	ldr	r3, [r7, #20]
 80063ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063ae:	4a44      	ldr	r2, [pc, #272]	; (80064c0 <UART_SetConfig+0x5c4>)
 80063b0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80063b4:	461a      	mov	r2, r3
 80063b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80063b8:	fbb3 f3f2 	udiv	r3, r3, r2
 80063bc:	005a      	lsls	r2, r3, #1
 80063be:	697b      	ldr	r3, [r7, #20]
 80063c0:	685b      	ldr	r3, [r3, #4]
 80063c2:	085b      	lsrs	r3, r3, #1
 80063c4:	441a      	add	r2, r3
 80063c6:	697b      	ldr	r3, [r7, #20]
 80063c8:	685b      	ldr	r3, [r3, #4]
 80063ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80063ce:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80063d0:	6a3b      	ldr	r3, [r7, #32]
 80063d2:	2b0f      	cmp	r3, #15
 80063d4:	d916      	bls.n	8006404 <UART_SetConfig+0x508>
 80063d6:	6a3b      	ldr	r3, [r7, #32]
 80063d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80063dc:	d212      	bcs.n	8006404 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80063de:	6a3b      	ldr	r3, [r7, #32]
 80063e0:	b29b      	uxth	r3, r3
 80063e2:	f023 030f 	bic.w	r3, r3, #15
 80063e6:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80063e8:	6a3b      	ldr	r3, [r7, #32]
 80063ea:	085b      	lsrs	r3, r3, #1
 80063ec:	b29b      	uxth	r3, r3
 80063ee:	f003 0307 	and.w	r3, r3, #7
 80063f2:	b29a      	uxth	r2, r3
 80063f4:	8bfb      	ldrh	r3, [r7, #30]
 80063f6:	4313      	orrs	r3, r2
 80063f8:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80063fa:	697b      	ldr	r3, [r7, #20]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	8bfa      	ldrh	r2, [r7, #30]
 8006400:	60da      	str	r2, [r3, #12]
 8006402:	e062      	b.n	80064ca <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8006404:	2301      	movs	r3, #1
 8006406:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800640a:	e05e      	b.n	80064ca <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800640c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006410:	2b08      	cmp	r3, #8
 8006412:	d828      	bhi.n	8006466 <UART_SetConfig+0x56a>
 8006414:	a201      	add	r2, pc, #4	; (adr r2, 800641c <UART_SetConfig+0x520>)
 8006416:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800641a:	bf00      	nop
 800641c:	08006441 	.word	0x08006441
 8006420:	08006449 	.word	0x08006449
 8006424:	08006451 	.word	0x08006451
 8006428:	08006467 	.word	0x08006467
 800642c:	08006457 	.word	0x08006457
 8006430:	08006467 	.word	0x08006467
 8006434:	08006467 	.word	0x08006467
 8006438:	08006467 	.word	0x08006467
 800643c:	0800645f 	.word	0x0800645f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006440:	f7fe fa24 	bl	800488c <HAL_RCC_GetPCLK1Freq>
 8006444:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006446:	e014      	b.n	8006472 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006448:	f7fe fa36 	bl	80048b8 <HAL_RCC_GetPCLK2Freq>
 800644c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800644e:	e010      	b.n	8006472 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006450:	4b1a      	ldr	r3, [pc, #104]	; (80064bc <UART_SetConfig+0x5c0>)
 8006452:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8006454:	e00d      	b.n	8006472 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006456:	f7fe f981 	bl	800475c <HAL_RCC_GetSysClockFreq>
 800645a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800645c:	e009      	b.n	8006472 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800645e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006462:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8006464:	e005      	b.n	8006472 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8006466:	2300      	movs	r3, #0
 8006468:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800646a:	2301      	movs	r3, #1
 800646c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8006470:	bf00      	nop
    }

    if (pclk != 0U)
 8006472:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006474:	2b00      	cmp	r3, #0
 8006476:	d028      	beq.n	80064ca <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006478:	697b      	ldr	r3, [r7, #20]
 800647a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800647c:	4a10      	ldr	r2, [pc, #64]	; (80064c0 <UART_SetConfig+0x5c4>)
 800647e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006482:	461a      	mov	r2, r3
 8006484:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006486:	fbb3 f2f2 	udiv	r2, r3, r2
 800648a:	697b      	ldr	r3, [r7, #20]
 800648c:	685b      	ldr	r3, [r3, #4]
 800648e:	085b      	lsrs	r3, r3, #1
 8006490:	441a      	add	r2, r3
 8006492:	697b      	ldr	r3, [r7, #20]
 8006494:	685b      	ldr	r3, [r3, #4]
 8006496:	fbb2 f3f3 	udiv	r3, r2, r3
 800649a:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800649c:	6a3b      	ldr	r3, [r7, #32]
 800649e:	2b0f      	cmp	r3, #15
 80064a0:	d910      	bls.n	80064c4 <UART_SetConfig+0x5c8>
 80064a2:	6a3b      	ldr	r3, [r7, #32]
 80064a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80064a8:	d20c      	bcs.n	80064c4 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80064aa:	6a3b      	ldr	r3, [r7, #32]
 80064ac:	b29a      	uxth	r2, r3
 80064ae:	697b      	ldr	r3, [r7, #20]
 80064b0:	681b      	ldr	r3, [r3, #0]
 80064b2:	60da      	str	r2, [r3, #12]
 80064b4:	e009      	b.n	80064ca <UART_SetConfig+0x5ce>
 80064b6:	bf00      	nop
 80064b8:	40008000 	.word	0x40008000
 80064bc:	00f42400 	.word	0x00f42400
 80064c0:	0800ab00 	.word	0x0800ab00
      }
      else
      {
        ret = HAL_ERROR;
 80064c4:	2301      	movs	r3, #1
 80064c6:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80064ca:	697b      	ldr	r3, [r7, #20]
 80064cc:	2201      	movs	r2, #1
 80064ce:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80064d2:	697b      	ldr	r3, [r7, #20]
 80064d4:	2201      	movs	r2, #1
 80064d6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80064da:	697b      	ldr	r3, [r7, #20]
 80064dc:	2200      	movs	r2, #0
 80064de:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 80064e0:	697b      	ldr	r3, [r7, #20]
 80064e2:	2200      	movs	r2, #0
 80064e4:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 80064e6:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 80064ea:	4618      	mov	r0, r3
 80064ec:	3730      	adds	r7, #48	; 0x30
 80064ee:	46bd      	mov	sp, r7
 80064f0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080064f4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80064f4:	b480      	push	{r7}
 80064f6:	b083      	sub	sp, #12
 80064f8:	af00      	add	r7, sp, #0
 80064fa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006500:	f003 0301 	and.w	r3, r3, #1
 8006504:	2b00      	cmp	r3, #0
 8006506:	d00a      	beq.n	800651e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	685b      	ldr	r3, [r3, #4]
 800650e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	430a      	orrs	r2, r1
 800651c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006522:	f003 0302 	and.w	r3, r3, #2
 8006526:	2b00      	cmp	r3, #0
 8006528:	d00a      	beq.n	8006540 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	685b      	ldr	r3, [r3, #4]
 8006530:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	430a      	orrs	r2, r1
 800653e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006544:	f003 0304 	and.w	r3, r3, #4
 8006548:	2b00      	cmp	r3, #0
 800654a:	d00a      	beq.n	8006562 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	685b      	ldr	r3, [r3, #4]
 8006552:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	430a      	orrs	r2, r1
 8006560:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006566:	f003 0308 	and.w	r3, r3, #8
 800656a:	2b00      	cmp	r3, #0
 800656c:	d00a      	beq.n	8006584 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	685b      	ldr	r3, [r3, #4]
 8006574:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	430a      	orrs	r2, r1
 8006582:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006588:	f003 0310 	and.w	r3, r3, #16
 800658c:	2b00      	cmp	r3, #0
 800658e:	d00a      	beq.n	80065a6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	689b      	ldr	r3, [r3, #8]
 8006596:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	430a      	orrs	r2, r1
 80065a4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065aa:	f003 0320 	and.w	r3, r3, #32
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d00a      	beq.n	80065c8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	689b      	ldr	r3, [r3, #8]
 80065b8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	430a      	orrs	r2, r1
 80065c6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d01a      	beq.n	800660a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	685b      	ldr	r3, [r3, #4]
 80065da:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	430a      	orrs	r2, r1
 80065e8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80065ee:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80065f2:	d10a      	bne.n	800660a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	685b      	ldr	r3, [r3, #4]
 80065fa:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	430a      	orrs	r2, r1
 8006608:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800660e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006612:	2b00      	cmp	r3, #0
 8006614:	d00a      	beq.n	800662c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	685b      	ldr	r3, [r3, #4]
 800661c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	430a      	orrs	r2, r1
 800662a:	605a      	str	r2, [r3, #4]
  }
}
 800662c:	bf00      	nop
 800662e:	370c      	adds	r7, #12
 8006630:	46bd      	mov	sp, r7
 8006632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006636:	4770      	bx	lr

08006638 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006638:	b580      	push	{r7, lr}
 800663a:	b086      	sub	sp, #24
 800663c:	af02      	add	r7, sp, #8
 800663e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	2200      	movs	r2, #0
 8006644:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006648:	f7fc f866 	bl	8002718 <HAL_GetTick>
 800664c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	f003 0308 	and.w	r3, r3, #8
 8006658:	2b08      	cmp	r3, #8
 800665a:	d10e      	bne.n	800667a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800665c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006660:	9300      	str	r3, [sp, #0]
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	2200      	movs	r2, #0
 8006666:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800666a:	6878      	ldr	r0, [r7, #4]
 800666c:	f000 f82f 	bl	80066ce <UART_WaitOnFlagUntilTimeout>
 8006670:	4603      	mov	r3, r0
 8006672:	2b00      	cmp	r3, #0
 8006674:	d001      	beq.n	800667a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006676:	2303      	movs	r3, #3
 8006678:	e025      	b.n	80066c6 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	f003 0304 	and.w	r3, r3, #4
 8006684:	2b04      	cmp	r3, #4
 8006686:	d10e      	bne.n	80066a6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006688:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800668c:	9300      	str	r3, [sp, #0]
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	2200      	movs	r2, #0
 8006692:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006696:	6878      	ldr	r0, [r7, #4]
 8006698:	f000 f819 	bl	80066ce <UART_WaitOnFlagUntilTimeout>
 800669c:	4603      	mov	r3, r0
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d001      	beq.n	80066a6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80066a2:	2303      	movs	r3, #3
 80066a4:	e00f      	b.n	80066c6 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	2220      	movs	r2, #32
 80066aa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	2220      	movs	r2, #32
 80066b2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	2200      	movs	r2, #0
 80066ba:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	2200      	movs	r2, #0
 80066c0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80066c4:	2300      	movs	r3, #0
}
 80066c6:	4618      	mov	r0, r3
 80066c8:	3710      	adds	r7, #16
 80066ca:	46bd      	mov	sp, r7
 80066cc:	bd80      	pop	{r7, pc}

080066ce <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80066ce:	b580      	push	{r7, lr}
 80066d0:	b09c      	sub	sp, #112	; 0x70
 80066d2:	af00      	add	r7, sp, #0
 80066d4:	60f8      	str	r0, [r7, #12]
 80066d6:	60b9      	str	r1, [r7, #8]
 80066d8:	603b      	str	r3, [r7, #0]
 80066da:	4613      	mov	r3, r2
 80066dc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80066de:	e0a9      	b.n	8006834 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80066e0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80066e2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80066e6:	f000 80a5 	beq.w	8006834 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80066ea:	f7fc f815 	bl	8002718 <HAL_GetTick>
 80066ee:	4602      	mov	r2, r0
 80066f0:	683b      	ldr	r3, [r7, #0]
 80066f2:	1ad3      	subs	r3, r2, r3
 80066f4:	6fba      	ldr	r2, [r7, #120]	; 0x78
 80066f6:	429a      	cmp	r2, r3
 80066f8:	d302      	bcc.n	8006700 <UART_WaitOnFlagUntilTimeout+0x32>
 80066fa:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d140      	bne.n	8006782 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006706:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006708:	e853 3f00 	ldrex	r3, [r3]
 800670c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800670e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006710:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8006714:	667b      	str	r3, [r7, #100]	; 0x64
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	461a      	mov	r2, r3
 800671c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800671e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006720:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006722:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8006724:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8006726:	e841 2300 	strex	r3, r2, [r1]
 800672a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800672c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800672e:	2b00      	cmp	r3, #0
 8006730:	d1e6      	bne.n	8006700 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	3308      	adds	r3, #8
 8006738:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800673a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800673c:	e853 3f00 	ldrex	r3, [r3]
 8006740:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006742:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006744:	f023 0301 	bic.w	r3, r3, #1
 8006748:	663b      	str	r3, [r7, #96]	; 0x60
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	3308      	adds	r3, #8
 8006750:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006752:	64ba      	str	r2, [r7, #72]	; 0x48
 8006754:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006756:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8006758:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800675a:	e841 2300 	strex	r3, r2, [r1]
 800675e:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8006760:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006762:	2b00      	cmp	r3, #0
 8006764:	d1e5      	bne.n	8006732 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	2220      	movs	r2, #32
 800676a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	2220      	movs	r2, #32
 8006772:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	2200      	movs	r2, #0
 800677a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800677e:	2303      	movs	r3, #3
 8006780:	e069      	b.n	8006856 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006782:	68fb      	ldr	r3, [r7, #12]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	f003 0304 	and.w	r3, r3, #4
 800678c:	2b00      	cmp	r3, #0
 800678e:	d051      	beq.n	8006834 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	69db      	ldr	r3, [r3, #28]
 8006796:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800679a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800679e:	d149      	bne.n	8006834 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80067a8:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067b2:	e853 3f00 	ldrex	r3, [r3]
 80067b6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80067b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067ba:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80067be:	66fb      	str	r3, [r7, #108]	; 0x6c
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	461a      	mov	r2, r3
 80067c6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80067c8:	637b      	str	r3, [r7, #52]	; 0x34
 80067ca:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067cc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80067ce:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80067d0:	e841 2300 	strex	r3, r2, [r1]
 80067d4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80067d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d1e6      	bne.n	80067aa <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	3308      	adds	r3, #8
 80067e2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067e4:	697b      	ldr	r3, [r7, #20]
 80067e6:	e853 3f00 	ldrex	r3, [r3]
 80067ea:	613b      	str	r3, [r7, #16]
   return(result);
 80067ec:	693b      	ldr	r3, [r7, #16]
 80067ee:	f023 0301 	bic.w	r3, r3, #1
 80067f2:	66bb      	str	r3, [r7, #104]	; 0x68
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	3308      	adds	r3, #8
 80067fa:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80067fc:	623a      	str	r2, [r7, #32]
 80067fe:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006800:	69f9      	ldr	r1, [r7, #28]
 8006802:	6a3a      	ldr	r2, [r7, #32]
 8006804:	e841 2300 	strex	r3, r2, [r1]
 8006808:	61bb      	str	r3, [r7, #24]
   return(result);
 800680a:	69bb      	ldr	r3, [r7, #24]
 800680c:	2b00      	cmp	r3, #0
 800680e:	d1e5      	bne.n	80067dc <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	2220      	movs	r2, #32
 8006814:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	2220      	movs	r2, #32
 800681c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006820:	68fb      	ldr	r3, [r7, #12]
 8006822:	2220      	movs	r2, #32
 8006824:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	2200      	movs	r2, #0
 800682c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8006830:	2303      	movs	r3, #3
 8006832:	e010      	b.n	8006856 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	69da      	ldr	r2, [r3, #28]
 800683a:	68bb      	ldr	r3, [r7, #8]
 800683c:	4013      	ands	r3, r2
 800683e:	68ba      	ldr	r2, [r7, #8]
 8006840:	429a      	cmp	r2, r3
 8006842:	bf0c      	ite	eq
 8006844:	2301      	moveq	r3, #1
 8006846:	2300      	movne	r3, #0
 8006848:	b2db      	uxtb	r3, r3
 800684a:	461a      	mov	r2, r3
 800684c:	79fb      	ldrb	r3, [r7, #7]
 800684e:	429a      	cmp	r2, r3
 8006850:	f43f af46 	beq.w	80066e0 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006854:	2300      	movs	r3, #0
}
 8006856:	4618      	mov	r0, r3
 8006858:	3770      	adds	r7, #112	; 0x70
 800685a:	46bd      	mov	sp, r7
 800685c:	bd80      	pop	{r7, pc}

0800685e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800685e:	b480      	push	{r7}
 8006860:	b085      	sub	sp, #20
 8006862:	af00      	add	r7, sp, #0
 8006864:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800686c:	2b01      	cmp	r3, #1
 800686e:	d101      	bne.n	8006874 <HAL_UARTEx_DisableFifoMode+0x16>
 8006870:	2302      	movs	r3, #2
 8006872:	e027      	b.n	80068c4 <HAL_UARTEx_DisableFifoMode+0x66>
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	2201      	movs	r2, #1
 8006878:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	2224      	movs	r2, #36	; 0x24
 8006880:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	681a      	ldr	r2, [r3, #0]
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	f022 0201 	bic.w	r2, r2, #1
 800689a:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80068a2:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	2200      	movs	r2, #0
 80068a8:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	68fa      	ldr	r2, [r7, #12]
 80068b0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	2220      	movs	r2, #32
 80068b6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	2200      	movs	r2, #0
 80068be:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80068c2:	2300      	movs	r3, #0
}
 80068c4:	4618      	mov	r0, r3
 80068c6:	3714      	adds	r7, #20
 80068c8:	46bd      	mov	sp, r7
 80068ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ce:	4770      	bx	lr

080068d0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80068d0:	b580      	push	{r7, lr}
 80068d2:	b084      	sub	sp, #16
 80068d4:	af00      	add	r7, sp, #0
 80068d6:	6078      	str	r0, [r7, #4]
 80068d8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80068e0:	2b01      	cmp	r3, #1
 80068e2:	d101      	bne.n	80068e8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80068e4:	2302      	movs	r3, #2
 80068e6:	e02d      	b.n	8006944 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	2201      	movs	r2, #1
 80068ec:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	2224      	movs	r2, #36	; 0x24
 80068f4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	681a      	ldr	r2, [r3, #0]
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	f022 0201 	bic.w	r2, r2, #1
 800690e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	689b      	ldr	r3, [r3, #8]
 8006916:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	683a      	ldr	r2, [r7, #0]
 8006920:	430a      	orrs	r2, r1
 8006922:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006924:	6878      	ldr	r0, [r7, #4]
 8006926:	f000 f84f 	bl	80069c8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	68fa      	ldr	r2, [r7, #12]
 8006930:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	2220      	movs	r2, #32
 8006936:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	2200      	movs	r2, #0
 800693e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8006942:	2300      	movs	r3, #0
}
 8006944:	4618      	mov	r0, r3
 8006946:	3710      	adds	r7, #16
 8006948:	46bd      	mov	sp, r7
 800694a:	bd80      	pop	{r7, pc}

0800694c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800694c:	b580      	push	{r7, lr}
 800694e:	b084      	sub	sp, #16
 8006950:	af00      	add	r7, sp, #0
 8006952:	6078      	str	r0, [r7, #4]
 8006954:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800695c:	2b01      	cmp	r3, #1
 800695e:	d101      	bne.n	8006964 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006960:	2302      	movs	r3, #2
 8006962:	e02d      	b.n	80069c0 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	2201      	movs	r2, #1
 8006968:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	2224      	movs	r2, #36	; 0x24
 8006970:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	681a      	ldr	r2, [r3, #0]
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	f022 0201 	bic.w	r2, r2, #1
 800698a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	689b      	ldr	r3, [r3, #8]
 8006992:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	683a      	ldr	r2, [r7, #0]
 800699c:	430a      	orrs	r2, r1
 800699e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80069a0:	6878      	ldr	r0, [r7, #4]
 80069a2:	f000 f811 	bl	80069c8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	68fa      	ldr	r2, [r7, #12]
 80069ac:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	2220      	movs	r2, #32
 80069b2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	2200      	movs	r2, #0
 80069ba:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80069be:	2300      	movs	r3, #0
}
 80069c0:	4618      	mov	r0, r3
 80069c2:	3710      	adds	r7, #16
 80069c4:	46bd      	mov	sp, r7
 80069c6:	bd80      	pop	{r7, pc}

080069c8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80069c8:	b480      	push	{r7}
 80069ca:	b085      	sub	sp, #20
 80069cc:	af00      	add	r7, sp, #0
 80069ce:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d108      	bne.n	80069ea <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	2201      	movs	r2, #1
 80069dc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	2201      	movs	r2, #1
 80069e4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80069e8:	e031      	b.n	8006a4e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80069ea:	2308      	movs	r3, #8
 80069ec:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80069ee:	2308      	movs	r3, #8
 80069f0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	689b      	ldr	r3, [r3, #8]
 80069f8:	0e5b      	lsrs	r3, r3, #25
 80069fa:	b2db      	uxtb	r3, r3
 80069fc:	f003 0307 	and.w	r3, r3, #7
 8006a00:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	689b      	ldr	r3, [r3, #8]
 8006a08:	0f5b      	lsrs	r3, r3, #29
 8006a0a:	b2db      	uxtb	r3, r3
 8006a0c:	f003 0307 	and.w	r3, r3, #7
 8006a10:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006a12:	7bbb      	ldrb	r3, [r7, #14]
 8006a14:	7b3a      	ldrb	r2, [r7, #12]
 8006a16:	4911      	ldr	r1, [pc, #68]	; (8006a5c <UARTEx_SetNbDataToProcess+0x94>)
 8006a18:	5c8a      	ldrb	r2, [r1, r2]
 8006a1a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006a1e:	7b3a      	ldrb	r2, [r7, #12]
 8006a20:	490f      	ldr	r1, [pc, #60]	; (8006a60 <UARTEx_SetNbDataToProcess+0x98>)
 8006a22:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006a24:	fb93 f3f2 	sdiv	r3, r3, r2
 8006a28:	b29a      	uxth	r2, r3
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006a30:	7bfb      	ldrb	r3, [r7, #15]
 8006a32:	7b7a      	ldrb	r2, [r7, #13]
 8006a34:	4909      	ldr	r1, [pc, #36]	; (8006a5c <UARTEx_SetNbDataToProcess+0x94>)
 8006a36:	5c8a      	ldrb	r2, [r1, r2]
 8006a38:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006a3c:	7b7a      	ldrb	r2, [r7, #13]
 8006a3e:	4908      	ldr	r1, [pc, #32]	; (8006a60 <UARTEx_SetNbDataToProcess+0x98>)
 8006a40:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006a42:	fb93 f3f2 	sdiv	r3, r3, r2
 8006a46:	b29a      	uxth	r2, r3
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8006a4e:	bf00      	nop
 8006a50:	3714      	adds	r7, #20
 8006a52:	46bd      	mov	sp, r7
 8006a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a58:	4770      	bx	lr
 8006a5a:	bf00      	nop
 8006a5c:	0800ab18 	.word	0x0800ab18
 8006a60:	0800ab20 	.word	0x0800ab20

08006a64 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8006a64:	b480      	push	{r7}
 8006a66:	b085      	sub	sp, #20
 8006a68:	af00      	add	r7, sp, #0
 8006a6a:	4603      	mov	r3, r0
 8006a6c:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8006a6e:	2300      	movs	r3, #0
 8006a70:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8006a72:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006a76:	2b84      	cmp	r3, #132	; 0x84
 8006a78:	d005      	beq.n	8006a86 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8006a7a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	4413      	add	r3, r2
 8006a82:	3303      	adds	r3, #3
 8006a84:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8006a86:	68fb      	ldr	r3, [r7, #12]
}
 8006a88:	4618      	mov	r0, r3
 8006a8a:	3714      	adds	r7, #20
 8006a8c:	46bd      	mov	sp, r7
 8006a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a92:	4770      	bx	lr

08006a94 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8006a94:	b580      	push	{r7, lr}
 8006a96:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8006a98:	f000 fade 	bl	8007058 <vTaskStartScheduler>
  
  return osOK;
 8006a9c:	2300      	movs	r3, #0
}
 8006a9e:	4618      	mov	r0, r3
 8006aa0:	bd80      	pop	{r7, pc}

08006aa2 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8006aa2:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006aa4:	b089      	sub	sp, #36	; 0x24
 8006aa6:	af04      	add	r7, sp, #16
 8006aa8:	6078      	str	r0, [r7, #4]
 8006aaa:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	695b      	ldr	r3, [r3, #20]
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d020      	beq.n	8006af6 <osThreadCreate+0x54>
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	699b      	ldr	r3, [r3, #24]
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d01c      	beq.n	8006af6 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	685c      	ldr	r4, [r3, #4]
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681d      	ldr	r5, [r3, #0]
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	691e      	ldr	r6, [r3, #16]
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8006ace:	4618      	mov	r0, r3
 8006ad0:	f7ff ffc8 	bl	8006a64 <makeFreeRtosPriority>
 8006ad4:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	695b      	ldr	r3, [r3, #20]
 8006ada:	687a      	ldr	r2, [r7, #4]
 8006adc:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006ade:	9202      	str	r2, [sp, #8]
 8006ae0:	9301      	str	r3, [sp, #4]
 8006ae2:	9100      	str	r1, [sp, #0]
 8006ae4:	683b      	ldr	r3, [r7, #0]
 8006ae6:	4632      	mov	r2, r6
 8006ae8:	4629      	mov	r1, r5
 8006aea:	4620      	mov	r0, r4
 8006aec:	f000 f8ed 	bl	8006cca <xTaskCreateStatic>
 8006af0:	4603      	mov	r3, r0
 8006af2:	60fb      	str	r3, [r7, #12]
 8006af4:	e01c      	b.n	8006b30 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	685c      	ldr	r4, [r3, #4]
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006b02:	b29e      	uxth	r6, r3
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8006b0a:	4618      	mov	r0, r3
 8006b0c:	f7ff ffaa 	bl	8006a64 <makeFreeRtosPriority>
 8006b10:	4602      	mov	r2, r0
 8006b12:	f107 030c 	add.w	r3, r7, #12
 8006b16:	9301      	str	r3, [sp, #4]
 8006b18:	9200      	str	r2, [sp, #0]
 8006b1a:	683b      	ldr	r3, [r7, #0]
 8006b1c:	4632      	mov	r2, r6
 8006b1e:	4629      	mov	r1, r5
 8006b20:	4620      	mov	r0, r4
 8006b22:	f000 f92f 	bl	8006d84 <xTaskCreate>
 8006b26:	4603      	mov	r3, r0
 8006b28:	2b01      	cmp	r3, #1
 8006b2a:	d001      	beq.n	8006b30 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8006b2c:	2300      	movs	r3, #0
 8006b2e:	e000      	b.n	8006b32 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8006b30:	68fb      	ldr	r3, [r7, #12]
}
 8006b32:	4618      	mov	r0, r3
 8006b34:	3714      	adds	r7, #20
 8006b36:	46bd      	mov	sp, r7
 8006b38:	bdf0      	pop	{r4, r5, r6, r7, pc}

08006b3a <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8006b3a:	b580      	push	{r7, lr}
 8006b3c:	b084      	sub	sp, #16
 8006b3e:	af00      	add	r7, sp, #0
 8006b40:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d001      	beq.n	8006b50 <osDelay+0x16>
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	e000      	b.n	8006b52 <osDelay+0x18>
 8006b50:	2301      	movs	r3, #1
 8006b52:	4618      	mov	r0, r3
 8006b54:	f000 fa4c 	bl	8006ff0 <vTaskDelay>
  
  return osOK;
 8006b58:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8006b5a:	4618      	mov	r0, r3
 8006b5c:	3710      	adds	r7, #16
 8006b5e:	46bd      	mov	sp, r7
 8006b60:	bd80      	pop	{r7, pc}

08006b62 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006b62:	b480      	push	{r7}
 8006b64:	b083      	sub	sp, #12
 8006b66:	af00      	add	r7, sp, #0
 8006b68:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	f103 0208 	add.w	r2, r3, #8
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006b7a:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	f103 0208 	add.w	r2, r3, #8
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	f103 0208 	add.w	r2, r3, #8
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	2200      	movs	r2, #0
 8006b94:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006b96:	bf00      	nop
 8006b98:	370c      	adds	r7, #12
 8006b9a:	46bd      	mov	sp, r7
 8006b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba0:	4770      	bx	lr

08006ba2 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006ba2:	b480      	push	{r7}
 8006ba4:	b083      	sub	sp, #12
 8006ba6:	af00      	add	r7, sp, #0
 8006ba8:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	2200      	movs	r2, #0
 8006bae:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8006bb0:	bf00      	nop
 8006bb2:	370c      	adds	r7, #12
 8006bb4:	46bd      	mov	sp, r7
 8006bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bba:	4770      	bx	lr

08006bbc <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006bbc:	b480      	push	{r7}
 8006bbe:	b085      	sub	sp, #20
 8006bc0:	af00      	add	r7, sp, #0
 8006bc2:	6078      	str	r0, [r7, #4]
 8006bc4:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	685b      	ldr	r3, [r3, #4]
 8006bca:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8006bcc:	683b      	ldr	r3, [r7, #0]
 8006bce:	68fa      	ldr	r2, [r7, #12]
 8006bd0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	689a      	ldr	r2, [r3, #8]
 8006bd6:	683b      	ldr	r3, [r7, #0]
 8006bd8:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	689b      	ldr	r3, [r3, #8]
 8006bde:	683a      	ldr	r2, [r7, #0]
 8006be0:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	683a      	ldr	r2, [r7, #0]
 8006be6:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8006be8:	683b      	ldr	r3, [r7, #0]
 8006bea:	687a      	ldr	r2, [r7, #4]
 8006bec:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	1c5a      	adds	r2, r3, #1
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	601a      	str	r2, [r3, #0]
}
 8006bf8:	bf00      	nop
 8006bfa:	3714      	adds	r7, #20
 8006bfc:	46bd      	mov	sp, r7
 8006bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c02:	4770      	bx	lr

08006c04 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8006c04:	b480      	push	{r7}
 8006c06:	b085      	sub	sp, #20
 8006c08:	af00      	add	r7, sp, #0
 8006c0a:	6078      	str	r0, [r7, #4]
 8006c0c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8006c0e:	683b      	ldr	r3, [r7, #0]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8006c14:	68bb      	ldr	r3, [r7, #8]
 8006c16:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006c1a:	d103      	bne.n	8006c24 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	691b      	ldr	r3, [r3, #16]
 8006c20:	60fb      	str	r3, [r7, #12]
 8006c22:	e00c      	b.n	8006c3e <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	3308      	adds	r3, #8
 8006c28:	60fb      	str	r3, [r7, #12]
 8006c2a:	e002      	b.n	8006c32 <vListInsert+0x2e>
 8006c2c:	68fb      	ldr	r3, [r7, #12]
 8006c2e:	685b      	ldr	r3, [r3, #4]
 8006c30:	60fb      	str	r3, [r7, #12]
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	685b      	ldr	r3, [r3, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	68ba      	ldr	r2, [r7, #8]
 8006c3a:	429a      	cmp	r2, r3
 8006c3c:	d2f6      	bcs.n	8006c2c <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	685a      	ldr	r2, [r3, #4]
 8006c42:	683b      	ldr	r3, [r7, #0]
 8006c44:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006c46:	683b      	ldr	r3, [r7, #0]
 8006c48:	685b      	ldr	r3, [r3, #4]
 8006c4a:	683a      	ldr	r2, [r7, #0]
 8006c4c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8006c4e:	683b      	ldr	r3, [r7, #0]
 8006c50:	68fa      	ldr	r2, [r7, #12]
 8006c52:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	683a      	ldr	r2, [r7, #0]
 8006c58:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006c5a:	683b      	ldr	r3, [r7, #0]
 8006c5c:	687a      	ldr	r2, [r7, #4]
 8006c5e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	1c5a      	adds	r2, r3, #1
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	601a      	str	r2, [r3, #0]
}
 8006c6a:	bf00      	nop
 8006c6c:	3714      	adds	r7, #20
 8006c6e:	46bd      	mov	sp, r7
 8006c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c74:	4770      	bx	lr

08006c76 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006c76:	b480      	push	{r7}
 8006c78:	b085      	sub	sp, #20
 8006c7a:	af00      	add	r7, sp, #0
 8006c7c:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	691b      	ldr	r3, [r3, #16]
 8006c82:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	685b      	ldr	r3, [r3, #4]
 8006c88:	687a      	ldr	r2, [r7, #4]
 8006c8a:	6892      	ldr	r2, [r2, #8]
 8006c8c:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	689b      	ldr	r3, [r3, #8]
 8006c92:	687a      	ldr	r2, [r7, #4]
 8006c94:	6852      	ldr	r2, [r2, #4]
 8006c96:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	685b      	ldr	r3, [r3, #4]
 8006c9c:	687a      	ldr	r2, [r7, #4]
 8006c9e:	429a      	cmp	r2, r3
 8006ca0:	d103      	bne.n	8006caa <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	689a      	ldr	r2, [r3, #8]
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	2200      	movs	r2, #0
 8006cae:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	1e5a      	subs	r2, r3, #1
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	681b      	ldr	r3, [r3, #0]
}
 8006cbe:	4618      	mov	r0, r3
 8006cc0:	3714      	adds	r7, #20
 8006cc2:	46bd      	mov	sp, r7
 8006cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc8:	4770      	bx	lr

08006cca <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006cca:	b580      	push	{r7, lr}
 8006ccc:	b08e      	sub	sp, #56	; 0x38
 8006cce:	af04      	add	r7, sp, #16
 8006cd0:	60f8      	str	r0, [r7, #12]
 8006cd2:	60b9      	str	r1, [r7, #8]
 8006cd4:	607a      	str	r2, [r7, #4]
 8006cd6:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8006cd8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d10a      	bne.n	8006cf4 <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8006cde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006ce2:	f383 8811 	msr	BASEPRI, r3
 8006ce6:	f3bf 8f6f 	isb	sy
 8006cea:	f3bf 8f4f 	dsb	sy
 8006cee:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8006cf0:	bf00      	nop
 8006cf2:	e7fe      	b.n	8006cf2 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006cf4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d10a      	bne.n	8006d10 <xTaskCreateStatic+0x46>
	__asm volatile
 8006cfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006cfe:	f383 8811 	msr	BASEPRI, r3
 8006d02:	f3bf 8f6f 	isb	sy
 8006d06:	f3bf 8f4f 	dsb	sy
 8006d0a:	61fb      	str	r3, [r7, #28]
}
 8006d0c:	bf00      	nop
 8006d0e:	e7fe      	b.n	8006d0e <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006d10:	2354      	movs	r3, #84	; 0x54
 8006d12:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8006d14:	693b      	ldr	r3, [r7, #16]
 8006d16:	2b54      	cmp	r3, #84	; 0x54
 8006d18:	d00a      	beq.n	8006d30 <xTaskCreateStatic+0x66>
	__asm volatile
 8006d1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006d1e:	f383 8811 	msr	BASEPRI, r3
 8006d22:	f3bf 8f6f 	isb	sy
 8006d26:	f3bf 8f4f 	dsb	sy
 8006d2a:	61bb      	str	r3, [r7, #24]
}
 8006d2c:	bf00      	nop
 8006d2e:	e7fe      	b.n	8006d2e <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8006d30:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8006d32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d34:	2b00      	cmp	r3, #0
 8006d36:	d01e      	beq.n	8006d76 <xTaskCreateStatic+0xac>
 8006d38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	d01b      	beq.n	8006d76 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006d3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006d40:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8006d42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d44:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006d46:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8006d48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d4a:	2202      	movs	r2, #2
 8006d4c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8006d50:	2300      	movs	r3, #0
 8006d52:	9303      	str	r3, [sp, #12]
 8006d54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d56:	9302      	str	r3, [sp, #8]
 8006d58:	f107 0314 	add.w	r3, r7, #20
 8006d5c:	9301      	str	r3, [sp, #4]
 8006d5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006d60:	9300      	str	r3, [sp, #0]
 8006d62:	683b      	ldr	r3, [r7, #0]
 8006d64:	687a      	ldr	r2, [r7, #4]
 8006d66:	68b9      	ldr	r1, [r7, #8]
 8006d68:	68f8      	ldr	r0, [r7, #12]
 8006d6a:	f000 f850 	bl	8006e0e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006d6e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006d70:	f000 f8d4 	bl	8006f1c <prvAddNewTaskToReadyList>
 8006d74:	e001      	b.n	8006d7a <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8006d76:	2300      	movs	r3, #0
 8006d78:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8006d7a:	697b      	ldr	r3, [r7, #20]
	}
 8006d7c:	4618      	mov	r0, r3
 8006d7e:	3728      	adds	r7, #40	; 0x28
 8006d80:	46bd      	mov	sp, r7
 8006d82:	bd80      	pop	{r7, pc}

08006d84 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8006d84:	b580      	push	{r7, lr}
 8006d86:	b08c      	sub	sp, #48	; 0x30
 8006d88:	af04      	add	r7, sp, #16
 8006d8a:	60f8      	str	r0, [r7, #12]
 8006d8c:	60b9      	str	r1, [r7, #8]
 8006d8e:	603b      	str	r3, [r7, #0]
 8006d90:	4613      	mov	r3, r2
 8006d92:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8006d94:	88fb      	ldrh	r3, [r7, #6]
 8006d96:	009b      	lsls	r3, r3, #2
 8006d98:	4618      	mov	r0, r3
 8006d9a:	f000 fec5 	bl	8007b28 <pvPortMalloc>
 8006d9e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006da0:	697b      	ldr	r3, [r7, #20]
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d00e      	beq.n	8006dc4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006da6:	2054      	movs	r0, #84	; 0x54
 8006da8:	f000 febe 	bl	8007b28 <pvPortMalloc>
 8006dac:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006dae:	69fb      	ldr	r3, [r7, #28]
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d003      	beq.n	8006dbc <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006db4:	69fb      	ldr	r3, [r7, #28]
 8006db6:	697a      	ldr	r2, [r7, #20]
 8006db8:	631a      	str	r2, [r3, #48]	; 0x30
 8006dba:	e005      	b.n	8006dc8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006dbc:	6978      	ldr	r0, [r7, #20]
 8006dbe:	f000 ff7f 	bl	8007cc0 <vPortFree>
 8006dc2:	e001      	b.n	8006dc8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006dc4:	2300      	movs	r3, #0
 8006dc6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006dc8:	69fb      	ldr	r3, [r7, #28]
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d017      	beq.n	8006dfe <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006dce:	69fb      	ldr	r3, [r7, #28]
 8006dd0:	2200      	movs	r2, #0
 8006dd2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006dd6:	88fa      	ldrh	r2, [r7, #6]
 8006dd8:	2300      	movs	r3, #0
 8006dda:	9303      	str	r3, [sp, #12]
 8006ddc:	69fb      	ldr	r3, [r7, #28]
 8006dde:	9302      	str	r3, [sp, #8]
 8006de0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006de2:	9301      	str	r3, [sp, #4]
 8006de4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006de6:	9300      	str	r3, [sp, #0]
 8006de8:	683b      	ldr	r3, [r7, #0]
 8006dea:	68b9      	ldr	r1, [r7, #8]
 8006dec:	68f8      	ldr	r0, [r7, #12]
 8006dee:	f000 f80e 	bl	8006e0e <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8006df2:	69f8      	ldr	r0, [r7, #28]
 8006df4:	f000 f892 	bl	8006f1c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006df8:	2301      	movs	r3, #1
 8006dfa:	61bb      	str	r3, [r7, #24]
 8006dfc:	e002      	b.n	8006e04 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006dfe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006e02:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006e04:	69bb      	ldr	r3, [r7, #24]
	}
 8006e06:	4618      	mov	r0, r3
 8006e08:	3720      	adds	r7, #32
 8006e0a:	46bd      	mov	sp, r7
 8006e0c:	bd80      	pop	{r7, pc}

08006e0e <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006e0e:	b580      	push	{r7, lr}
 8006e10:	b088      	sub	sp, #32
 8006e12:	af00      	add	r7, sp, #0
 8006e14:	60f8      	str	r0, [r7, #12]
 8006e16:	60b9      	str	r1, [r7, #8]
 8006e18:	607a      	str	r2, [r7, #4]
 8006e1a:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8006e1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e1e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8006e26:	3b01      	subs	r3, #1
 8006e28:	009b      	lsls	r3, r3, #2
 8006e2a:	4413      	add	r3, r2
 8006e2c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8006e2e:	69bb      	ldr	r3, [r7, #24]
 8006e30:	f023 0307 	bic.w	r3, r3, #7
 8006e34:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8006e36:	69bb      	ldr	r3, [r7, #24]
 8006e38:	f003 0307 	and.w	r3, r3, #7
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d00a      	beq.n	8006e56 <prvInitialiseNewTask+0x48>
	__asm volatile
 8006e40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e44:	f383 8811 	msr	BASEPRI, r3
 8006e48:	f3bf 8f6f 	isb	sy
 8006e4c:	f3bf 8f4f 	dsb	sy
 8006e50:	617b      	str	r3, [r7, #20]
}
 8006e52:	bf00      	nop
 8006e54:	e7fe      	b.n	8006e54 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8006e56:	68bb      	ldr	r3, [r7, #8]
 8006e58:	2b00      	cmp	r3, #0
 8006e5a:	d01f      	beq.n	8006e9c <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006e5c:	2300      	movs	r3, #0
 8006e5e:	61fb      	str	r3, [r7, #28]
 8006e60:	e012      	b.n	8006e88 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8006e62:	68ba      	ldr	r2, [r7, #8]
 8006e64:	69fb      	ldr	r3, [r7, #28]
 8006e66:	4413      	add	r3, r2
 8006e68:	7819      	ldrb	r1, [r3, #0]
 8006e6a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006e6c:	69fb      	ldr	r3, [r7, #28]
 8006e6e:	4413      	add	r3, r2
 8006e70:	3334      	adds	r3, #52	; 0x34
 8006e72:	460a      	mov	r2, r1
 8006e74:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006e76:	68ba      	ldr	r2, [r7, #8]
 8006e78:	69fb      	ldr	r3, [r7, #28]
 8006e7a:	4413      	add	r3, r2
 8006e7c:	781b      	ldrb	r3, [r3, #0]
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d006      	beq.n	8006e90 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006e82:	69fb      	ldr	r3, [r7, #28]
 8006e84:	3301      	adds	r3, #1
 8006e86:	61fb      	str	r3, [r7, #28]
 8006e88:	69fb      	ldr	r3, [r7, #28]
 8006e8a:	2b0f      	cmp	r3, #15
 8006e8c:	d9e9      	bls.n	8006e62 <prvInitialiseNewTask+0x54>
 8006e8e:	e000      	b.n	8006e92 <prvInitialiseNewTask+0x84>
			{
				break;
 8006e90:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006e92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e94:	2200      	movs	r2, #0
 8006e96:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006e9a:	e003      	b.n	8006ea4 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006e9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006e9e:	2200      	movs	r2, #0
 8006ea0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006ea4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ea6:	2b06      	cmp	r3, #6
 8006ea8:	d901      	bls.n	8006eae <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006eaa:	2306      	movs	r3, #6
 8006eac:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8006eae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006eb0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006eb2:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006eb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006eb6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006eb8:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8006eba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ebc:	2200      	movs	r2, #0
 8006ebe:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006ec0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ec2:	3304      	adds	r3, #4
 8006ec4:	4618      	mov	r0, r3
 8006ec6:	f7ff fe6c 	bl	8006ba2 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006eca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ecc:	3318      	adds	r3, #24
 8006ece:	4618      	mov	r0, r3
 8006ed0:	f7ff fe67 	bl	8006ba2 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006ed4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ed6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006ed8:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006eda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006edc:	f1c3 0207 	rsb	r2, r3, #7
 8006ee0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ee2:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006ee4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ee6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006ee8:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006eea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006eec:	2200      	movs	r2, #0
 8006eee:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006ef0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ef2:	2200      	movs	r2, #0
 8006ef4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006ef8:	683a      	ldr	r2, [r7, #0]
 8006efa:	68f9      	ldr	r1, [r7, #12]
 8006efc:	69b8      	ldr	r0, [r7, #24]
 8006efe:	f000 fc05 	bl	800770c <pxPortInitialiseStack>
 8006f02:	4602      	mov	r2, r0
 8006f04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006f06:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8006f08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d002      	beq.n	8006f14 <prvInitialiseNewTask+0x106>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8006f0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006f10:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006f12:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006f14:	bf00      	nop
 8006f16:	3720      	adds	r7, #32
 8006f18:	46bd      	mov	sp, r7
 8006f1a:	bd80      	pop	{r7, pc}

08006f1c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8006f1c:	b580      	push	{r7, lr}
 8006f1e:	b082      	sub	sp, #8
 8006f20:	af00      	add	r7, sp, #0
 8006f22:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8006f24:	f000 fd1e 	bl	8007964 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8006f28:	4b2a      	ldr	r3, [pc, #168]	; (8006fd4 <prvAddNewTaskToReadyList+0xb8>)
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	3301      	adds	r3, #1
 8006f2e:	4a29      	ldr	r2, [pc, #164]	; (8006fd4 <prvAddNewTaskToReadyList+0xb8>)
 8006f30:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8006f32:	4b29      	ldr	r3, [pc, #164]	; (8006fd8 <prvAddNewTaskToReadyList+0xbc>)
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d109      	bne.n	8006f4e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8006f3a:	4a27      	ldr	r2, [pc, #156]	; (8006fd8 <prvAddNewTaskToReadyList+0xbc>)
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8006f40:	4b24      	ldr	r3, [pc, #144]	; (8006fd4 <prvAddNewTaskToReadyList+0xb8>)
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	2b01      	cmp	r3, #1
 8006f46:	d110      	bne.n	8006f6a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006f48:	f000 fabc 	bl	80074c4 <prvInitialiseTaskLists>
 8006f4c:	e00d      	b.n	8006f6a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8006f4e:	4b23      	ldr	r3, [pc, #140]	; (8006fdc <prvAddNewTaskToReadyList+0xc0>)
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d109      	bne.n	8006f6a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006f56:	4b20      	ldr	r3, [pc, #128]	; (8006fd8 <prvAddNewTaskToReadyList+0xbc>)
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f60:	429a      	cmp	r2, r3
 8006f62:	d802      	bhi.n	8006f6a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006f64:	4a1c      	ldr	r2, [pc, #112]	; (8006fd8 <prvAddNewTaskToReadyList+0xbc>)
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006f6a:	4b1d      	ldr	r3, [pc, #116]	; (8006fe0 <prvAddNewTaskToReadyList+0xc4>)
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	3301      	adds	r3, #1
 8006f70:	4a1b      	ldr	r2, [pc, #108]	; (8006fe0 <prvAddNewTaskToReadyList+0xc4>)
 8006f72:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f78:	2201      	movs	r2, #1
 8006f7a:	409a      	lsls	r2, r3
 8006f7c:	4b19      	ldr	r3, [pc, #100]	; (8006fe4 <prvAddNewTaskToReadyList+0xc8>)
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	4313      	orrs	r3, r2
 8006f82:	4a18      	ldr	r2, [pc, #96]	; (8006fe4 <prvAddNewTaskToReadyList+0xc8>)
 8006f84:	6013      	str	r3, [r2, #0]
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f8a:	4613      	mov	r3, r2
 8006f8c:	009b      	lsls	r3, r3, #2
 8006f8e:	4413      	add	r3, r2
 8006f90:	009b      	lsls	r3, r3, #2
 8006f92:	4a15      	ldr	r2, [pc, #84]	; (8006fe8 <prvAddNewTaskToReadyList+0xcc>)
 8006f94:	441a      	add	r2, r3
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	3304      	adds	r3, #4
 8006f9a:	4619      	mov	r1, r3
 8006f9c:	4610      	mov	r0, r2
 8006f9e:	f7ff fe0d 	bl	8006bbc <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006fa2:	f000 fd0f 	bl	80079c4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006fa6:	4b0d      	ldr	r3, [pc, #52]	; (8006fdc <prvAddNewTaskToReadyList+0xc0>)
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d00e      	beq.n	8006fcc <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006fae:	4b0a      	ldr	r3, [pc, #40]	; (8006fd8 <prvAddNewTaskToReadyList+0xbc>)
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006fb8:	429a      	cmp	r2, r3
 8006fba:	d207      	bcs.n	8006fcc <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006fbc:	4b0b      	ldr	r3, [pc, #44]	; (8006fec <prvAddNewTaskToReadyList+0xd0>)
 8006fbe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006fc2:	601a      	str	r2, [r3, #0]
 8006fc4:	f3bf 8f4f 	dsb	sy
 8006fc8:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006fcc:	bf00      	nop
 8006fce:	3708      	adds	r7, #8
 8006fd0:	46bd      	mov	sp, r7
 8006fd2:	bd80      	pop	{r7, pc}
 8006fd4:	200007f8 	.word	0x200007f8
 8006fd8:	200006f8 	.word	0x200006f8
 8006fdc:	20000804 	.word	0x20000804
 8006fe0:	20000814 	.word	0x20000814
 8006fe4:	20000800 	.word	0x20000800
 8006fe8:	200006fc 	.word	0x200006fc
 8006fec:	e000ed04 	.word	0xe000ed04

08006ff0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006ff0:	b580      	push	{r7, lr}
 8006ff2:	b084      	sub	sp, #16
 8006ff4:	af00      	add	r7, sp, #0
 8006ff6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006ff8:	2300      	movs	r3, #0
 8006ffa:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d017      	beq.n	8007032 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8007002:	4b13      	ldr	r3, [pc, #76]	; (8007050 <vTaskDelay+0x60>)
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	2b00      	cmp	r3, #0
 8007008:	d00a      	beq.n	8007020 <vTaskDelay+0x30>
	__asm volatile
 800700a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800700e:	f383 8811 	msr	BASEPRI, r3
 8007012:	f3bf 8f6f 	isb	sy
 8007016:	f3bf 8f4f 	dsb	sy
 800701a:	60bb      	str	r3, [r7, #8]
}
 800701c:	bf00      	nop
 800701e:	e7fe      	b.n	800701e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007020:	f000 f87a 	bl	8007118 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8007024:	2100      	movs	r1, #0
 8007026:	6878      	ldr	r0, [r7, #4]
 8007028:	f000 fb0a 	bl	8007640 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800702c:	f000 f882 	bl	8007134 <xTaskResumeAll>
 8007030:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	2b00      	cmp	r3, #0
 8007036:	d107      	bne.n	8007048 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8007038:	4b06      	ldr	r3, [pc, #24]	; (8007054 <vTaskDelay+0x64>)
 800703a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800703e:	601a      	str	r2, [r3, #0]
 8007040:	f3bf 8f4f 	dsb	sy
 8007044:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007048:	bf00      	nop
 800704a:	3710      	adds	r7, #16
 800704c:	46bd      	mov	sp, r7
 800704e:	bd80      	pop	{r7, pc}
 8007050:	20000820 	.word	0x20000820
 8007054:	e000ed04 	.word	0xe000ed04

08007058 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8007058:	b580      	push	{r7, lr}
 800705a:	b08a      	sub	sp, #40	; 0x28
 800705c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800705e:	2300      	movs	r3, #0
 8007060:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8007062:	2300      	movs	r3, #0
 8007064:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8007066:	463a      	mov	r2, r7
 8007068:	1d39      	adds	r1, r7, #4
 800706a:	f107 0308 	add.w	r3, r7, #8
 800706e:	4618      	mov	r0, r3
 8007070:	f7fa fade 	bl	8001630 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8007074:	6839      	ldr	r1, [r7, #0]
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	68ba      	ldr	r2, [r7, #8]
 800707a:	9202      	str	r2, [sp, #8]
 800707c:	9301      	str	r3, [sp, #4]
 800707e:	2300      	movs	r3, #0
 8007080:	9300      	str	r3, [sp, #0]
 8007082:	2300      	movs	r3, #0
 8007084:	460a      	mov	r2, r1
 8007086:	491e      	ldr	r1, [pc, #120]	; (8007100 <vTaskStartScheduler+0xa8>)
 8007088:	481e      	ldr	r0, [pc, #120]	; (8007104 <vTaskStartScheduler+0xac>)
 800708a:	f7ff fe1e 	bl	8006cca <xTaskCreateStatic>
 800708e:	4603      	mov	r3, r0
 8007090:	4a1d      	ldr	r2, [pc, #116]	; (8007108 <vTaskStartScheduler+0xb0>)
 8007092:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007094:	4b1c      	ldr	r3, [pc, #112]	; (8007108 <vTaskStartScheduler+0xb0>)
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	2b00      	cmp	r3, #0
 800709a:	d002      	beq.n	80070a2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800709c:	2301      	movs	r3, #1
 800709e:	617b      	str	r3, [r7, #20]
 80070a0:	e001      	b.n	80070a6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80070a2:	2300      	movs	r3, #0
 80070a4:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80070a6:	697b      	ldr	r3, [r7, #20]
 80070a8:	2b01      	cmp	r3, #1
 80070aa:	d116      	bne.n	80070da <vTaskStartScheduler+0x82>
	__asm volatile
 80070ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070b0:	f383 8811 	msr	BASEPRI, r3
 80070b4:	f3bf 8f6f 	isb	sy
 80070b8:	f3bf 8f4f 	dsb	sy
 80070bc:	613b      	str	r3, [r7, #16]
}
 80070be:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80070c0:	4b12      	ldr	r3, [pc, #72]	; (800710c <vTaskStartScheduler+0xb4>)
 80070c2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80070c6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80070c8:	4b11      	ldr	r3, [pc, #68]	; (8007110 <vTaskStartScheduler+0xb8>)
 80070ca:	2201      	movs	r2, #1
 80070cc:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80070ce:	4b11      	ldr	r3, [pc, #68]	; (8007114 <vTaskStartScheduler+0xbc>)
 80070d0:	2200      	movs	r2, #0
 80070d2:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80070d4:	f000 fba4 	bl	8007820 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80070d8:	e00e      	b.n	80070f8 <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80070da:	697b      	ldr	r3, [r7, #20]
 80070dc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80070e0:	d10a      	bne.n	80070f8 <vTaskStartScheduler+0xa0>
	__asm volatile
 80070e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070e6:	f383 8811 	msr	BASEPRI, r3
 80070ea:	f3bf 8f6f 	isb	sy
 80070ee:	f3bf 8f4f 	dsb	sy
 80070f2:	60fb      	str	r3, [r7, #12]
}
 80070f4:	bf00      	nop
 80070f6:	e7fe      	b.n	80070f6 <vTaskStartScheduler+0x9e>
}
 80070f8:	bf00      	nop
 80070fa:	3718      	adds	r7, #24
 80070fc:	46bd      	mov	sp, r7
 80070fe:	bd80      	pop	{r7, pc}
 8007100:	0800aab0 	.word	0x0800aab0
 8007104:	08007495 	.word	0x08007495
 8007108:	2000081c 	.word	0x2000081c
 800710c:	20000818 	.word	0x20000818
 8007110:	20000804 	.word	0x20000804
 8007114:	200007fc 	.word	0x200007fc

08007118 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007118:	b480      	push	{r7}
 800711a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800711c:	4b04      	ldr	r3, [pc, #16]	; (8007130 <vTaskSuspendAll+0x18>)
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	3301      	adds	r3, #1
 8007122:	4a03      	ldr	r2, [pc, #12]	; (8007130 <vTaskSuspendAll+0x18>)
 8007124:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8007126:	bf00      	nop
 8007128:	46bd      	mov	sp, r7
 800712a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800712e:	4770      	bx	lr
 8007130:	20000820 	.word	0x20000820

08007134 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007134:	b580      	push	{r7, lr}
 8007136:	b084      	sub	sp, #16
 8007138:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800713a:	2300      	movs	r3, #0
 800713c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800713e:	2300      	movs	r3, #0
 8007140:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8007142:	4b41      	ldr	r3, [pc, #260]	; (8007248 <xTaskResumeAll+0x114>)
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	2b00      	cmp	r3, #0
 8007148:	d10a      	bne.n	8007160 <xTaskResumeAll+0x2c>
	__asm volatile
 800714a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800714e:	f383 8811 	msr	BASEPRI, r3
 8007152:	f3bf 8f6f 	isb	sy
 8007156:	f3bf 8f4f 	dsb	sy
 800715a:	603b      	str	r3, [r7, #0]
}
 800715c:	bf00      	nop
 800715e:	e7fe      	b.n	800715e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007160:	f000 fc00 	bl	8007964 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007164:	4b38      	ldr	r3, [pc, #224]	; (8007248 <xTaskResumeAll+0x114>)
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	3b01      	subs	r3, #1
 800716a:	4a37      	ldr	r2, [pc, #220]	; (8007248 <xTaskResumeAll+0x114>)
 800716c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800716e:	4b36      	ldr	r3, [pc, #216]	; (8007248 <xTaskResumeAll+0x114>)
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	2b00      	cmp	r3, #0
 8007174:	d161      	bne.n	800723a <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007176:	4b35      	ldr	r3, [pc, #212]	; (800724c <xTaskResumeAll+0x118>)
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	2b00      	cmp	r3, #0
 800717c:	d05d      	beq.n	800723a <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800717e:	e02e      	b.n	80071de <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007180:	4b33      	ldr	r3, [pc, #204]	; (8007250 <xTaskResumeAll+0x11c>)
 8007182:	68db      	ldr	r3, [r3, #12]
 8007184:	68db      	ldr	r3, [r3, #12]
 8007186:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	3318      	adds	r3, #24
 800718c:	4618      	mov	r0, r3
 800718e:	f7ff fd72 	bl	8006c76 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007192:	68fb      	ldr	r3, [r7, #12]
 8007194:	3304      	adds	r3, #4
 8007196:	4618      	mov	r0, r3
 8007198:	f7ff fd6d 	bl	8006c76 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071a0:	2201      	movs	r2, #1
 80071a2:	409a      	lsls	r2, r3
 80071a4:	4b2b      	ldr	r3, [pc, #172]	; (8007254 <xTaskResumeAll+0x120>)
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	4313      	orrs	r3, r2
 80071aa:	4a2a      	ldr	r2, [pc, #168]	; (8007254 <xTaskResumeAll+0x120>)
 80071ac:	6013      	str	r3, [r2, #0]
 80071ae:	68fb      	ldr	r3, [r7, #12]
 80071b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80071b2:	4613      	mov	r3, r2
 80071b4:	009b      	lsls	r3, r3, #2
 80071b6:	4413      	add	r3, r2
 80071b8:	009b      	lsls	r3, r3, #2
 80071ba:	4a27      	ldr	r2, [pc, #156]	; (8007258 <xTaskResumeAll+0x124>)
 80071bc:	441a      	add	r2, r3
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	3304      	adds	r3, #4
 80071c2:	4619      	mov	r1, r3
 80071c4:	4610      	mov	r0, r2
 80071c6:	f7ff fcf9 	bl	8006bbc <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80071ce:	4b23      	ldr	r3, [pc, #140]	; (800725c <xTaskResumeAll+0x128>)
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071d4:	429a      	cmp	r2, r3
 80071d6:	d302      	bcc.n	80071de <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 80071d8:	4b21      	ldr	r3, [pc, #132]	; (8007260 <xTaskResumeAll+0x12c>)
 80071da:	2201      	movs	r2, #1
 80071dc:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80071de:	4b1c      	ldr	r3, [pc, #112]	; (8007250 <xTaskResumeAll+0x11c>)
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d1cc      	bne.n	8007180 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80071e6:	68fb      	ldr	r3, [r7, #12]
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d001      	beq.n	80071f0 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80071ec:	f000 fa08 	bl	8007600 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80071f0:	4b1c      	ldr	r3, [pc, #112]	; (8007264 <xTaskResumeAll+0x130>)
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d010      	beq.n	800721e <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80071fc:	f000 f836 	bl	800726c <xTaskIncrementTick>
 8007200:	4603      	mov	r3, r0
 8007202:	2b00      	cmp	r3, #0
 8007204:	d002      	beq.n	800720c <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8007206:	4b16      	ldr	r3, [pc, #88]	; (8007260 <xTaskResumeAll+0x12c>)
 8007208:	2201      	movs	r2, #1
 800720a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	3b01      	subs	r3, #1
 8007210:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	2b00      	cmp	r3, #0
 8007216:	d1f1      	bne.n	80071fc <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8007218:	4b12      	ldr	r3, [pc, #72]	; (8007264 <xTaskResumeAll+0x130>)
 800721a:	2200      	movs	r2, #0
 800721c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800721e:	4b10      	ldr	r3, [pc, #64]	; (8007260 <xTaskResumeAll+0x12c>)
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	2b00      	cmp	r3, #0
 8007224:	d009      	beq.n	800723a <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007226:	2301      	movs	r3, #1
 8007228:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800722a:	4b0f      	ldr	r3, [pc, #60]	; (8007268 <xTaskResumeAll+0x134>)
 800722c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007230:	601a      	str	r2, [r3, #0]
 8007232:	f3bf 8f4f 	dsb	sy
 8007236:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800723a:	f000 fbc3 	bl	80079c4 <vPortExitCritical>

	return xAlreadyYielded;
 800723e:	68bb      	ldr	r3, [r7, #8]
}
 8007240:	4618      	mov	r0, r3
 8007242:	3710      	adds	r7, #16
 8007244:	46bd      	mov	sp, r7
 8007246:	bd80      	pop	{r7, pc}
 8007248:	20000820 	.word	0x20000820
 800724c:	200007f8 	.word	0x200007f8
 8007250:	200007b8 	.word	0x200007b8
 8007254:	20000800 	.word	0x20000800
 8007258:	200006fc 	.word	0x200006fc
 800725c:	200006f8 	.word	0x200006f8
 8007260:	2000080c 	.word	0x2000080c
 8007264:	20000808 	.word	0x20000808
 8007268:	e000ed04 	.word	0xe000ed04

0800726c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800726c:	b580      	push	{r7, lr}
 800726e:	b086      	sub	sp, #24
 8007270:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007272:	2300      	movs	r3, #0
 8007274:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007276:	4b4e      	ldr	r3, [pc, #312]	; (80073b0 <xTaskIncrementTick+0x144>)
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	2b00      	cmp	r3, #0
 800727c:	f040 808e 	bne.w	800739c <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007280:	4b4c      	ldr	r3, [pc, #304]	; (80073b4 <xTaskIncrementTick+0x148>)
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	3301      	adds	r3, #1
 8007286:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8007288:	4a4a      	ldr	r2, [pc, #296]	; (80073b4 <xTaskIncrementTick+0x148>)
 800728a:	693b      	ldr	r3, [r7, #16]
 800728c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800728e:	693b      	ldr	r3, [r7, #16]
 8007290:	2b00      	cmp	r3, #0
 8007292:	d120      	bne.n	80072d6 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8007294:	4b48      	ldr	r3, [pc, #288]	; (80073b8 <xTaskIncrementTick+0x14c>)
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	2b00      	cmp	r3, #0
 800729c:	d00a      	beq.n	80072b4 <xTaskIncrementTick+0x48>
	__asm volatile
 800729e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072a2:	f383 8811 	msr	BASEPRI, r3
 80072a6:	f3bf 8f6f 	isb	sy
 80072aa:	f3bf 8f4f 	dsb	sy
 80072ae:	603b      	str	r3, [r7, #0]
}
 80072b0:	bf00      	nop
 80072b2:	e7fe      	b.n	80072b2 <xTaskIncrementTick+0x46>
 80072b4:	4b40      	ldr	r3, [pc, #256]	; (80073b8 <xTaskIncrementTick+0x14c>)
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	60fb      	str	r3, [r7, #12]
 80072ba:	4b40      	ldr	r3, [pc, #256]	; (80073bc <xTaskIncrementTick+0x150>)
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	4a3e      	ldr	r2, [pc, #248]	; (80073b8 <xTaskIncrementTick+0x14c>)
 80072c0:	6013      	str	r3, [r2, #0]
 80072c2:	4a3e      	ldr	r2, [pc, #248]	; (80073bc <xTaskIncrementTick+0x150>)
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	6013      	str	r3, [r2, #0]
 80072c8:	4b3d      	ldr	r3, [pc, #244]	; (80073c0 <xTaskIncrementTick+0x154>)
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	3301      	adds	r3, #1
 80072ce:	4a3c      	ldr	r2, [pc, #240]	; (80073c0 <xTaskIncrementTick+0x154>)
 80072d0:	6013      	str	r3, [r2, #0]
 80072d2:	f000 f995 	bl	8007600 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80072d6:	4b3b      	ldr	r3, [pc, #236]	; (80073c4 <xTaskIncrementTick+0x158>)
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	693a      	ldr	r2, [r7, #16]
 80072dc:	429a      	cmp	r2, r3
 80072de:	d348      	bcc.n	8007372 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80072e0:	4b35      	ldr	r3, [pc, #212]	; (80073b8 <xTaskIncrementTick+0x14c>)
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d104      	bne.n	80072f4 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80072ea:	4b36      	ldr	r3, [pc, #216]	; (80073c4 <xTaskIncrementTick+0x158>)
 80072ec:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80072f0:	601a      	str	r2, [r3, #0]
					break;
 80072f2:	e03e      	b.n	8007372 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80072f4:	4b30      	ldr	r3, [pc, #192]	; (80073b8 <xTaskIncrementTick+0x14c>)
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	68db      	ldr	r3, [r3, #12]
 80072fa:	68db      	ldr	r3, [r3, #12]
 80072fc:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80072fe:	68bb      	ldr	r3, [r7, #8]
 8007300:	685b      	ldr	r3, [r3, #4]
 8007302:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007304:	693a      	ldr	r2, [r7, #16]
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	429a      	cmp	r2, r3
 800730a:	d203      	bcs.n	8007314 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800730c:	4a2d      	ldr	r2, [pc, #180]	; (80073c4 <xTaskIncrementTick+0x158>)
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8007312:	e02e      	b.n	8007372 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007314:	68bb      	ldr	r3, [r7, #8]
 8007316:	3304      	adds	r3, #4
 8007318:	4618      	mov	r0, r3
 800731a:	f7ff fcac 	bl	8006c76 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800731e:	68bb      	ldr	r3, [r7, #8]
 8007320:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007322:	2b00      	cmp	r3, #0
 8007324:	d004      	beq.n	8007330 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007326:	68bb      	ldr	r3, [r7, #8]
 8007328:	3318      	adds	r3, #24
 800732a:	4618      	mov	r0, r3
 800732c:	f7ff fca3 	bl	8006c76 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8007330:	68bb      	ldr	r3, [r7, #8]
 8007332:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007334:	2201      	movs	r2, #1
 8007336:	409a      	lsls	r2, r3
 8007338:	4b23      	ldr	r3, [pc, #140]	; (80073c8 <xTaskIncrementTick+0x15c>)
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	4313      	orrs	r3, r2
 800733e:	4a22      	ldr	r2, [pc, #136]	; (80073c8 <xTaskIncrementTick+0x15c>)
 8007340:	6013      	str	r3, [r2, #0]
 8007342:	68bb      	ldr	r3, [r7, #8]
 8007344:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007346:	4613      	mov	r3, r2
 8007348:	009b      	lsls	r3, r3, #2
 800734a:	4413      	add	r3, r2
 800734c:	009b      	lsls	r3, r3, #2
 800734e:	4a1f      	ldr	r2, [pc, #124]	; (80073cc <xTaskIncrementTick+0x160>)
 8007350:	441a      	add	r2, r3
 8007352:	68bb      	ldr	r3, [r7, #8]
 8007354:	3304      	adds	r3, #4
 8007356:	4619      	mov	r1, r3
 8007358:	4610      	mov	r0, r2
 800735a:	f7ff fc2f 	bl	8006bbc <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800735e:	68bb      	ldr	r3, [r7, #8]
 8007360:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007362:	4b1b      	ldr	r3, [pc, #108]	; (80073d0 <xTaskIncrementTick+0x164>)
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007368:	429a      	cmp	r2, r3
 800736a:	d3b9      	bcc.n	80072e0 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 800736c:	2301      	movs	r3, #1
 800736e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007370:	e7b6      	b.n	80072e0 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8007372:	4b17      	ldr	r3, [pc, #92]	; (80073d0 <xTaskIncrementTick+0x164>)
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007378:	4914      	ldr	r1, [pc, #80]	; (80073cc <xTaskIncrementTick+0x160>)
 800737a:	4613      	mov	r3, r2
 800737c:	009b      	lsls	r3, r3, #2
 800737e:	4413      	add	r3, r2
 8007380:	009b      	lsls	r3, r3, #2
 8007382:	440b      	add	r3, r1
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	2b01      	cmp	r3, #1
 8007388:	d901      	bls.n	800738e <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 800738a:	2301      	movs	r3, #1
 800738c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800738e:	4b11      	ldr	r3, [pc, #68]	; (80073d4 <xTaskIncrementTick+0x168>)
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	2b00      	cmp	r3, #0
 8007394:	d007      	beq.n	80073a6 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8007396:	2301      	movs	r3, #1
 8007398:	617b      	str	r3, [r7, #20]
 800739a:	e004      	b.n	80073a6 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800739c:	4b0e      	ldr	r3, [pc, #56]	; (80073d8 <xTaskIncrementTick+0x16c>)
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	3301      	adds	r3, #1
 80073a2:	4a0d      	ldr	r2, [pc, #52]	; (80073d8 <xTaskIncrementTick+0x16c>)
 80073a4:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80073a6:	697b      	ldr	r3, [r7, #20]
}
 80073a8:	4618      	mov	r0, r3
 80073aa:	3718      	adds	r7, #24
 80073ac:	46bd      	mov	sp, r7
 80073ae:	bd80      	pop	{r7, pc}
 80073b0:	20000820 	.word	0x20000820
 80073b4:	200007fc 	.word	0x200007fc
 80073b8:	200007b0 	.word	0x200007b0
 80073bc:	200007b4 	.word	0x200007b4
 80073c0:	20000810 	.word	0x20000810
 80073c4:	20000818 	.word	0x20000818
 80073c8:	20000800 	.word	0x20000800
 80073cc:	200006fc 	.word	0x200006fc
 80073d0:	200006f8 	.word	0x200006f8
 80073d4:	2000080c 	.word	0x2000080c
 80073d8:	20000808 	.word	0x20000808

080073dc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80073dc:	b480      	push	{r7}
 80073de:	b087      	sub	sp, #28
 80073e0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80073e2:	4b27      	ldr	r3, [pc, #156]	; (8007480 <vTaskSwitchContext+0xa4>)
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d003      	beq.n	80073f2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80073ea:	4b26      	ldr	r3, [pc, #152]	; (8007484 <vTaskSwitchContext+0xa8>)
 80073ec:	2201      	movs	r2, #1
 80073ee:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80073f0:	e03f      	b.n	8007472 <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 80073f2:	4b24      	ldr	r3, [pc, #144]	; (8007484 <vTaskSwitchContext+0xa8>)
 80073f4:	2200      	movs	r2, #0
 80073f6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80073f8:	4b23      	ldr	r3, [pc, #140]	; (8007488 <vTaskSwitchContext+0xac>)
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	fab3 f383 	clz	r3, r3
 8007404:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8007406:	7afb      	ldrb	r3, [r7, #11]
 8007408:	f1c3 031f 	rsb	r3, r3, #31
 800740c:	617b      	str	r3, [r7, #20]
 800740e:	491f      	ldr	r1, [pc, #124]	; (800748c <vTaskSwitchContext+0xb0>)
 8007410:	697a      	ldr	r2, [r7, #20]
 8007412:	4613      	mov	r3, r2
 8007414:	009b      	lsls	r3, r3, #2
 8007416:	4413      	add	r3, r2
 8007418:	009b      	lsls	r3, r3, #2
 800741a:	440b      	add	r3, r1
 800741c:	681b      	ldr	r3, [r3, #0]
 800741e:	2b00      	cmp	r3, #0
 8007420:	d10a      	bne.n	8007438 <vTaskSwitchContext+0x5c>
	__asm volatile
 8007422:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007426:	f383 8811 	msr	BASEPRI, r3
 800742a:	f3bf 8f6f 	isb	sy
 800742e:	f3bf 8f4f 	dsb	sy
 8007432:	607b      	str	r3, [r7, #4]
}
 8007434:	bf00      	nop
 8007436:	e7fe      	b.n	8007436 <vTaskSwitchContext+0x5a>
 8007438:	697a      	ldr	r2, [r7, #20]
 800743a:	4613      	mov	r3, r2
 800743c:	009b      	lsls	r3, r3, #2
 800743e:	4413      	add	r3, r2
 8007440:	009b      	lsls	r3, r3, #2
 8007442:	4a12      	ldr	r2, [pc, #72]	; (800748c <vTaskSwitchContext+0xb0>)
 8007444:	4413      	add	r3, r2
 8007446:	613b      	str	r3, [r7, #16]
 8007448:	693b      	ldr	r3, [r7, #16]
 800744a:	685b      	ldr	r3, [r3, #4]
 800744c:	685a      	ldr	r2, [r3, #4]
 800744e:	693b      	ldr	r3, [r7, #16]
 8007450:	605a      	str	r2, [r3, #4]
 8007452:	693b      	ldr	r3, [r7, #16]
 8007454:	685a      	ldr	r2, [r3, #4]
 8007456:	693b      	ldr	r3, [r7, #16]
 8007458:	3308      	adds	r3, #8
 800745a:	429a      	cmp	r2, r3
 800745c:	d104      	bne.n	8007468 <vTaskSwitchContext+0x8c>
 800745e:	693b      	ldr	r3, [r7, #16]
 8007460:	685b      	ldr	r3, [r3, #4]
 8007462:	685a      	ldr	r2, [r3, #4]
 8007464:	693b      	ldr	r3, [r7, #16]
 8007466:	605a      	str	r2, [r3, #4]
 8007468:	693b      	ldr	r3, [r7, #16]
 800746a:	685b      	ldr	r3, [r3, #4]
 800746c:	68db      	ldr	r3, [r3, #12]
 800746e:	4a08      	ldr	r2, [pc, #32]	; (8007490 <vTaskSwitchContext+0xb4>)
 8007470:	6013      	str	r3, [r2, #0]
}
 8007472:	bf00      	nop
 8007474:	371c      	adds	r7, #28
 8007476:	46bd      	mov	sp, r7
 8007478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800747c:	4770      	bx	lr
 800747e:	bf00      	nop
 8007480:	20000820 	.word	0x20000820
 8007484:	2000080c 	.word	0x2000080c
 8007488:	20000800 	.word	0x20000800
 800748c:	200006fc 	.word	0x200006fc
 8007490:	200006f8 	.word	0x200006f8

08007494 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007494:	b580      	push	{r7, lr}
 8007496:	b082      	sub	sp, #8
 8007498:	af00      	add	r7, sp, #0
 800749a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800749c:	f000 f852 	bl	8007544 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80074a0:	4b06      	ldr	r3, [pc, #24]	; (80074bc <prvIdleTask+0x28>)
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	2b01      	cmp	r3, #1
 80074a6:	d9f9      	bls.n	800749c <prvIdleTask+0x8>
			{
				taskYIELD();
 80074a8:	4b05      	ldr	r3, [pc, #20]	; (80074c0 <prvIdleTask+0x2c>)
 80074aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80074ae:	601a      	str	r2, [r3, #0]
 80074b0:	f3bf 8f4f 	dsb	sy
 80074b4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80074b8:	e7f0      	b.n	800749c <prvIdleTask+0x8>
 80074ba:	bf00      	nop
 80074bc:	200006fc 	.word	0x200006fc
 80074c0:	e000ed04 	.word	0xe000ed04

080074c4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80074c4:	b580      	push	{r7, lr}
 80074c6:	b082      	sub	sp, #8
 80074c8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80074ca:	2300      	movs	r3, #0
 80074cc:	607b      	str	r3, [r7, #4]
 80074ce:	e00c      	b.n	80074ea <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80074d0:	687a      	ldr	r2, [r7, #4]
 80074d2:	4613      	mov	r3, r2
 80074d4:	009b      	lsls	r3, r3, #2
 80074d6:	4413      	add	r3, r2
 80074d8:	009b      	lsls	r3, r3, #2
 80074da:	4a12      	ldr	r2, [pc, #72]	; (8007524 <prvInitialiseTaskLists+0x60>)
 80074dc:	4413      	add	r3, r2
 80074de:	4618      	mov	r0, r3
 80074e0:	f7ff fb3f 	bl	8006b62 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	3301      	adds	r3, #1
 80074e8:	607b      	str	r3, [r7, #4]
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	2b06      	cmp	r3, #6
 80074ee:	d9ef      	bls.n	80074d0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80074f0:	480d      	ldr	r0, [pc, #52]	; (8007528 <prvInitialiseTaskLists+0x64>)
 80074f2:	f7ff fb36 	bl	8006b62 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80074f6:	480d      	ldr	r0, [pc, #52]	; (800752c <prvInitialiseTaskLists+0x68>)
 80074f8:	f7ff fb33 	bl	8006b62 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80074fc:	480c      	ldr	r0, [pc, #48]	; (8007530 <prvInitialiseTaskLists+0x6c>)
 80074fe:	f7ff fb30 	bl	8006b62 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007502:	480c      	ldr	r0, [pc, #48]	; (8007534 <prvInitialiseTaskLists+0x70>)
 8007504:	f7ff fb2d 	bl	8006b62 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007508:	480b      	ldr	r0, [pc, #44]	; (8007538 <prvInitialiseTaskLists+0x74>)
 800750a:	f7ff fb2a 	bl	8006b62 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800750e:	4b0b      	ldr	r3, [pc, #44]	; (800753c <prvInitialiseTaskLists+0x78>)
 8007510:	4a05      	ldr	r2, [pc, #20]	; (8007528 <prvInitialiseTaskLists+0x64>)
 8007512:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007514:	4b0a      	ldr	r3, [pc, #40]	; (8007540 <prvInitialiseTaskLists+0x7c>)
 8007516:	4a05      	ldr	r2, [pc, #20]	; (800752c <prvInitialiseTaskLists+0x68>)
 8007518:	601a      	str	r2, [r3, #0]
}
 800751a:	bf00      	nop
 800751c:	3708      	adds	r7, #8
 800751e:	46bd      	mov	sp, r7
 8007520:	bd80      	pop	{r7, pc}
 8007522:	bf00      	nop
 8007524:	200006fc 	.word	0x200006fc
 8007528:	20000788 	.word	0x20000788
 800752c:	2000079c 	.word	0x2000079c
 8007530:	200007b8 	.word	0x200007b8
 8007534:	200007cc 	.word	0x200007cc
 8007538:	200007e4 	.word	0x200007e4
 800753c:	200007b0 	.word	0x200007b0
 8007540:	200007b4 	.word	0x200007b4

08007544 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007544:	b580      	push	{r7, lr}
 8007546:	b082      	sub	sp, #8
 8007548:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800754a:	e019      	b.n	8007580 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800754c:	f000 fa0a 	bl	8007964 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007550:	4b10      	ldr	r3, [pc, #64]	; (8007594 <prvCheckTasksWaitingTermination+0x50>)
 8007552:	68db      	ldr	r3, [r3, #12]
 8007554:	68db      	ldr	r3, [r3, #12]
 8007556:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	3304      	adds	r3, #4
 800755c:	4618      	mov	r0, r3
 800755e:	f7ff fb8a 	bl	8006c76 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007562:	4b0d      	ldr	r3, [pc, #52]	; (8007598 <prvCheckTasksWaitingTermination+0x54>)
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	3b01      	subs	r3, #1
 8007568:	4a0b      	ldr	r2, [pc, #44]	; (8007598 <prvCheckTasksWaitingTermination+0x54>)
 800756a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800756c:	4b0b      	ldr	r3, [pc, #44]	; (800759c <prvCheckTasksWaitingTermination+0x58>)
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	3b01      	subs	r3, #1
 8007572:	4a0a      	ldr	r2, [pc, #40]	; (800759c <prvCheckTasksWaitingTermination+0x58>)
 8007574:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007576:	f000 fa25 	bl	80079c4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800757a:	6878      	ldr	r0, [r7, #4]
 800757c:	f000 f810 	bl	80075a0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007580:	4b06      	ldr	r3, [pc, #24]	; (800759c <prvCheckTasksWaitingTermination+0x58>)
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	2b00      	cmp	r3, #0
 8007586:	d1e1      	bne.n	800754c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007588:	bf00      	nop
 800758a:	bf00      	nop
 800758c:	3708      	adds	r7, #8
 800758e:	46bd      	mov	sp, r7
 8007590:	bd80      	pop	{r7, pc}
 8007592:	bf00      	nop
 8007594:	200007cc 	.word	0x200007cc
 8007598:	200007f8 	.word	0x200007f8
 800759c:	200007e0 	.word	0x200007e0

080075a0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80075a0:	b580      	push	{r7, lr}
 80075a2:	b084      	sub	sp, #16
 80075a4:	af00      	add	r7, sp, #0
 80075a6:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d108      	bne.n	80075c4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075b6:	4618      	mov	r0, r3
 80075b8:	f000 fb82 	bl	8007cc0 <vPortFree>
				vPortFree( pxTCB );
 80075bc:	6878      	ldr	r0, [r7, #4]
 80075be:	f000 fb7f 	bl	8007cc0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80075c2:	e018      	b.n	80075f6 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80075ca:	2b01      	cmp	r3, #1
 80075cc:	d103      	bne.n	80075d6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80075ce:	6878      	ldr	r0, [r7, #4]
 80075d0:	f000 fb76 	bl	8007cc0 <vPortFree>
	}
 80075d4:	e00f      	b.n	80075f6 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80075dc:	2b02      	cmp	r3, #2
 80075de:	d00a      	beq.n	80075f6 <prvDeleteTCB+0x56>
	__asm volatile
 80075e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075e4:	f383 8811 	msr	BASEPRI, r3
 80075e8:	f3bf 8f6f 	isb	sy
 80075ec:	f3bf 8f4f 	dsb	sy
 80075f0:	60fb      	str	r3, [r7, #12]
}
 80075f2:	bf00      	nop
 80075f4:	e7fe      	b.n	80075f4 <prvDeleteTCB+0x54>
	}
 80075f6:	bf00      	nop
 80075f8:	3710      	adds	r7, #16
 80075fa:	46bd      	mov	sp, r7
 80075fc:	bd80      	pop	{r7, pc}
	...

08007600 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007600:	b480      	push	{r7}
 8007602:	b083      	sub	sp, #12
 8007604:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007606:	4b0c      	ldr	r3, [pc, #48]	; (8007638 <prvResetNextTaskUnblockTime+0x38>)
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	2b00      	cmp	r3, #0
 800760e:	d104      	bne.n	800761a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007610:	4b0a      	ldr	r3, [pc, #40]	; (800763c <prvResetNextTaskUnblockTime+0x3c>)
 8007612:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007616:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007618:	e008      	b.n	800762c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800761a:	4b07      	ldr	r3, [pc, #28]	; (8007638 <prvResetNextTaskUnblockTime+0x38>)
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	68db      	ldr	r3, [r3, #12]
 8007620:	68db      	ldr	r3, [r3, #12]
 8007622:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	685b      	ldr	r3, [r3, #4]
 8007628:	4a04      	ldr	r2, [pc, #16]	; (800763c <prvResetNextTaskUnblockTime+0x3c>)
 800762a:	6013      	str	r3, [r2, #0]
}
 800762c:	bf00      	nop
 800762e:	370c      	adds	r7, #12
 8007630:	46bd      	mov	sp, r7
 8007632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007636:	4770      	bx	lr
 8007638:	200007b0 	.word	0x200007b0
 800763c:	20000818 	.word	0x20000818

08007640 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007640:	b580      	push	{r7, lr}
 8007642:	b084      	sub	sp, #16
 8007644:	af00      	add	r7, sp, #0
 8007646:	6078      	str	r0, [r7, #4]
 8007648:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800764a:	4b29      	ldr	r3, [pc, #164]	; (80076f0 <prvAddCurrentTaskToDelayedList+0xb0>)
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007650:	4b28      	ldr	r3, [pc, #160]	; (80076f4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	3304      	adds	r3, #4
 8007656:	4618      	mov	r0, r3
 8007658:	f7ff fb0d 	bl	8006c76 <uxListRemove>
 800765c:	4603      	mov	r3, r0
 800765e:	2b00      	cmp	r3, #0
 8007660:	d10b      	bne.n	800767a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8007662:	4b24      	ldr	r3, [pc, #144]	; (80076f4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007668:	2201      	movs	r2, #1
 800766a:	fa02 f303 	lsl.w	r3, r2, r3
 800766e:	43da      	mvns	r2, r3
 8007670:	4b21      	ldr	r3, [pc, #132]	; (80076f8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	4013      	ands	r3, r2
 8007676:	4a20      	ldr	r2, [pc, #128]	; (80076f8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8007678:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007680:	d10a      	bne.n	8007698 <prvAddCurrentTaskToDelayedList+0x58>
 8007682:	683b      	ldr	r3, [r7, #0]
 8007684:	2b00      	cmp	r3, #0
 8007686:	d007      	beq.n	8007698 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007688:	4b1a      	ldr	r3, [pc, #104]	; (80076f4 <prvAddCurrentTaskToDelayedList+0xb4>)
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	3304      	adds	r3, #4
 800768e:	4619      	mov	r1, r3
 8007690:	481a      	ldr	r0, [pc, #104]	; (80076fc <prvAddCurrentTaskToDelayedList+0xbc>)
 8007692:	f7ff fa93 	bl	8006bbc <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007696:	e026      	b.n	80076e6 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007698:	68fa      	ldr	r2, [r7, #12]
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	4413      	add	r3, r2
 800769e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80076a0:	4b14      	ldr	r3, [pc, #80]	; (80076f4 <prvAddCurrentTaskToDelayedList+0xb4>)
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	68ba      	ldr	r2, [r7, #8]
 80076a6:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80076a8:	68ba      	ldr	r2, [r7, #8]
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	429a      	cmp	r2, r3
 80076ae:	d209      	bcs.n	80076c4 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80076b0:	4b13      	ldr	r3, [pc, #76]	; (8007700 <prvAddCurrentTaskToDelayedList+0xc0>)
 80076b2:	681a      	ldr	r2, [r3, #0]
 80076b4:	4b0f      	ldr	r3, [pc, #60]	; (80076f4 <prvAddCurrentTaskToDelayedList+0xb4>)
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	3304      	adds	r3, #4
 80076ba:	4619      	mov	r1, r3
 80076bc:	4610      	mov	r0, r2
 80076be:	f7ff faa1 	bl	8006c04 <vListInsert>
}
 80076c2:	e010      	b.n	80076e6 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80076c4:	4b0f      	ldr	r3, [pc, #60]	; (8007704 <prvAddCurrentTaskToDelayedList+0xc4>)
 80076c6:	681a      	ldr	r2, [r3, #0]
 80076c8:	4b0a      	ldr	r3, [pc, #40]	; (80076f4 <prvAddCurrentTaskToDelayedList+0xb4>)
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	3304      	adds	r3, #4
 80076ce:	4619      	mov	r1, r3
 80076d0:	4610      	mov	r0, r2
 80076d2:	f7ff fa97 	bl	8006c04 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80076d6:	4b0c      	ldr	r3, [pc, #48]	; (8007708 <prvAddCurrentTaskToDelayedList+0xc8>)
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	68ba      	ldr	r2, [r7, #8]
 80076dc:	429a      	cmp	r2, r3
 80076de:	d202      	bcs.n	80076e6 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80076e0:	4a09      	ldr	r2, [pc, #36]	; (8007708 <prvAddCurrentTaskToDelayedList+0xc8>)
 80076e2:	68bb      	ldr	r3, [r7, #8]
 80076e4:	6013      	str	r3, [r2, #0]
}
 80076e6:	bf00      	nop
 80076e8:	3710      	adds	r7, #16
 80076ea:	46bd      	mov	sp, r7
 80076ec:	bd80      	pop	{r7, pc}
 80076ee:	bf00      	nop
 80076f0:	200007fc 	.word	0x200007fc
 80076f4:	200006f8 	.word	0x200006f8
 80076f8:	20000800 	.word	0x20000800
 80076fc:	200007e4 	.word	0x200007e4
 8007700:	200007b4 	.word	0x200007b4
 8007704:	200007b0 	.word	0x200007b0
 8007708:	20000818 	.word	0x20000818

0800770c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800770c:	b480      	push	{r7}
 800770e:	b085      	sub	sp, #20
 8007710:	af00      	add	r7, sp, #0
 8007712:	60f8      	str	r0, [r7, #12]
 8007714:	60b9      	str	r1, [r7, #8]
 8007716:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	3b04      	subs	r3, #4
 800771c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8007724:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	3b04      	subs	r3, #4
 800772a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800772c:	68bb      	ldr	r3, [r7, #8]
 800772e:	f023 0201 	bic.w	r2, r3, #1
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	3b04      	subs	r3, #4
 800773a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800773c:	4a0c      	ldr	r2, [pc, #48]	; (8007770 <pxPortInitialiseStack+0x64>)
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	3b14      	subs	r3, #20
 8007746:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007748:	687a      	ldr	r2, [r7, #4]
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	3b04      	subs	r3, #4
 8007752:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	f06f 0202 	mvn.w	r2, #2
 800775a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	3b20      	subs	r3, #32
 8007760:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007762:	68fb      	ldr	r3, [r7, #12]
}
 8007764:	4618      	mov	r0, r3
 8007766:	3714      	adds	r7, #20
 8007768:	46bd      	mov	sp, r7
 800776a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800776e:	4770      	bx	lr
 8007770:	08007775 	.word	0x08007775

08007774 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007774:	b480      	push	{r7}
 8007776:	b085      	sub	sp, #20
 8007778:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800777a:	2300      	movs	r3, #0
 800777c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800777e:	4b12      	ldr	r3, [pc, #72]	; (80077c8 <prvTaskExitError+0x54>)
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007786:	d00a      	beq.n	800779e <prvTaskExitError+0x2a>
	__asm volatile
 8007788:	f04f 0350 	mov.w	r3, #80	; 0x50
 800778c:	f383 8811 	msr	BASEPRI, r3
 8007790:	f3bf 8f6f 	isb	sy
 8007794:	f3bf 8f4f 	dsb	sy
 8007798:	60fb      	str	r3, [r7, #12]
}
 800779a:	bf00      	nop
 800779c:	e7fe      	b.n	800779c <prvTaskExitError+0x28>
	__asm volatile
 800779e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077a2:	f383 8811 	msr	BASEPRI, r3
 80077a6:	f3bf 8f6f 	isb	sy
 80077aa:	f3bf 8f4f 	dsb	sy
 80077ae:	60bb      	str	r3, [r7, #8]
}
 80077b0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80077b2:	bf00      	nop
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d0fc      	beq.n	80077b4 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80077ba:	bf00      	nop
 80077bc:	bf00      	nop
 80077be:	3714      	adds	r7, #20
 80077c0:	46bd      	mov	sp, r7
 80077c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c6:	4770      	bx	lr
 80077c8:	2000008c 	.word	0x2000008c
 80077cc:	00000000 	.word	0x00000000

080077d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80077d0:	4b07      	ldr	r3, [pc, #28]	; (80077f0 <pxCurrentTCBConst2>)
 80077d2:	6819      	ldr	r1, [r3, #0]
 80077d4:	6808      	ldr	r0, [r1, #0]
 80077d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077da:	f380 8809 	msr	PSP, r0
 80077de:	f3bf 8f6f 	isb	sy
 80077e2:	f04f 0000 	mov.w	r0, #0
 80077e6:	f380 8811 	msr	BASEPRI, r0
 80077ea:	4770      	bx	lr
 80077ec:	f3af 8000 	nop.w

080077f0 <pxCurrentTCBConst2>:
 80077f0:	200006f8 	.word	0x200006f8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80077f4:	bf00      	nop
 80077f6:	bf00      	nop

080077f8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80077f8:	4808      	ldr	r0, [pc, #32]	; (800781c <prvPortStartFirstTask+0x24>)
 80077fa:	6800      	ldr	r0, [r0, #0]
 80077fc:	6800      	ldr	r0, [r0, #0]
 80077fe:	f380 8808 	msr	MSP, r0
 8007802:	f04f 0000 	mov.w	r0, #0
 8007806:	f380 8814 	msr	CONTROL, r0
 800780a:	b662      	cpsie	i
 800780c:	b661      	cpsie	f
 800780e:	f3bf 8f4f 	dsb	sy
 8007812:	f3bf 8f6f 	isb	sy
 8007816:	df00      	svc	0
 8007818:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800781a:	bf00      	nop
 800781c:	e000ed08 	.word	0xe000ed08

08007820 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007820:	b580      	push	{r7, lr}
 8007822:	b086      	sub	sp, #24
 8007824:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007826:	4b46      	ldr	r3, [pc, #280]	; (8007940 <xPortStartScheduler+0x120>)
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	4a46      	ldr	r2, [pc, #280]	; (8007944 <xPortStartScheduler+0x124>)
 800782c:	4293      	cmp	r3, r2
 800782e:	d10a      	bne.n	8007846 <xPortStartScheduler+0x26>
	__asm volatile
 8007830:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007834:	f383 8811 	msr	BASEPRI, r3
 8007838:	f3bf 8f6f 	isb	sy
 800783c:	f3bf 8f4f 	dsb	sy
 8007840:	613b      	str	r3, [r7, #16]
}
 8007842:	bf00      	nop
 8007844:	e7fe      	b.n	8007844 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007846:	4b3e      	ldr	r3, [pc, #248]	; (8007940 <xPortStartScheduler+0x120>)
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	4a3f      	ldr	r2, [pc, #252]	; (8007948 <xPortStartScheduler+0x128>)
 800784c:	4293      	cmp	r3, r2
 800784e:	d10a      	bne.n	8007866 <xPortStartScheduler+0x46>
	__asm volatile
 8007850:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007854:	f383 8811 	msr	BASEPRI, r3
 8007858:	f3bf 8f6f 	isb	sy
 800785c:	f3bf 8f4f 	dsb	sy
 8007860:	60fb      	str	r3, [r7, #12]
}
 8007862:	bf00      	nop
 8007864:	e7fe      	b.n	8007864 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007866:	4b39      	ldr	r3, [pc, #228]	; (800794c <xPortStartScheduler+0x12c>)
 8007868:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800786a:	697b      	ldr	r3, [r7, #20]
 800786c:	781b      	ldrb	r3, [r3, #0]
 800786e:	b2db      	uxtb	r3, r3
 8007870:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007872:	697b      	ldr	r3, [r7, #20]
 8007874:	22ff      	movs	r2, #255	; 0xff
 8007876:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007878:	697b      	ldr	r3, [r7, #20]
 800787a:	781b      	ldrb	r3, [r3, #0]
 800787c:	b2db      	uxtb	r3, r3
 800787e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007880:	78fb      	ldrb	r3, [r7, #3]
 8007882:	b2db      	uxtb	r3, r3
 8007884:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007888:	b2da      	uxtb	r2, r3
 800788a:	4b31      	ldr	r3, [pc, #196]	; (8007950 <xPortStartScheduler+0x130>)
 800788c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800788e:	4b31      	ldr	r3, [pc, #196]	; (8007954 <xPortStartScheduler+0x134>)
 8007890:	2207      	movs	r2, #7
 8007892:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007894:	e009      	b.n	80078aa <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8007896:	4b2f      	ldr	r3, [pc, #188]	; (8007954 <xPortStartScheduler+0x134>)
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	3b01      	subs	r3, #1
 800789c:	4a2d      	ldr	r2, [pc, #180]	; (8007954 <xPortStartScheduler+0x134>)
 800789e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80078a0:	78fb      	ldrb	r3, [r7, #3]
 80078a2:	b2db      	uxtb	r3, r3
 80078a4:	005b      	lsls	r3, r3, #1
 80078a6:	b2db      	uxtb	r3, r3
 80078a8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80078aa:	78fb      	ldrb	r3, [r7, #3]
 80078ac:	b2db      	uxtb	r3, r3
 80078ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80078b2:	2b80      	cmp	r3, #128	; 0x80
 80078b4:	d0ef      	beq.n	8007896 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80078b6:	4b27      	ldr	r3, [pc, #156]	; (8007954 <xPortStartScheduler+0x134>)
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	f1c3 0307 	rsb	r3, r3, #7
 80078be:	2b04      	cmp	r3, #4
 80078c0:	d00a      	beq.n	80078d8 <xPortStartScheduler+0xb8>
	__asm volatile
 80078c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80078c6:	f383 8811 	msr	BASEPRI, r3
 80078ca:	f3bf 8f6f 	isb	sy
 80078ce:	f3bf 8f4f 	dsb	sy
 80078d2:	60bb      	str	r3, [r7, #8]
}
 80078d4:	bf00      	nop
 80078d6:	e7fe      	b.n	80078d6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80078d8:	4b1e      	ldr	r3, [pc, #120]	; (8007954 <xPortStartScheduler+0x134>)
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	021b      	lsls	r3, r3, #8
 80078de:	4a1d      	ldr	r2, [pc, #116]	; (8007954 <xPortStartScheduler+0x134>)
 80078e0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80078e2:	4b1c      	ldr	r3, [pc, #112]	; (8007954 <xPortStartScheduler+0x134>)
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80078ea:	4a1a      	ldr	r2, [pc, #104]	; (8007954 <xPortStartScheduler+0x134>)
 80078ec:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	b2da      	uxtb	r2, r3
 80078f2:	697b      	ldr	r3, [r7, #20]
 80078f4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80078f6:	4b18      	ldr	r3, [pc, #96]	; (8007958 <xPortStartScheduler+0x138>)
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	4a17      	ldr	r2, [pc, #92]	; (8007958 <xPortStartScheduler+0x138>)
 80078fc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007900:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007902:	4b15      	ldr	r3, [pc, #84]	; (8007958 <xPortStartScheduler+0x138>)
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	4a14      	ldr	r2, [pc, #80]	; (8007958 <xPortStartScheduler+0x138>)
 8007908:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800790c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800790e:	f000 f8dd 	bl	8007acc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007912:	4b12      	ldr	r3, [pc, #72]	; (800795c <xPortStartScheduler+0x13c>)
 8007914:	2200      	movs	r2, #0
 8007916:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8007918:	f000 f8fc 	bl	8007b14 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800791c:	4b10      	ldr	r3, [pc, #64]	; (8007960 <xPortStartScheduler+0x140>)
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	4a0f      	ldr	r2, [pc, #60]	; (8007960 <xPortStartScheduler+0x140>)
 8007922:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8007926:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007928:	f7ff ff66 	bl	80077f8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800792c:	f7ff fd56 	bl	80073dc <vTaskSwitchContext>
	prvTaskExitError();
 8007930:	f7ff ff20 	bl	8007774 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007934:	2300      	movs	r3, #0
}
 8007936:	4618      	mov	r0, r3
 8007938:	3718      	adds	r7, #24
 800793a:	46bd      	mov	sp, r7
 800793c:	bd80      	pop	{r7, pc}
 800793e:	bf00      	nop
 8007940:	e000ed00 	.word	0xe000ed00
 8007944:	410fc271 	.word	0x410fc271
 8007948:	410fc270 	.word	0x410fc270
 800794c:	e000e400 	.word	0xe000e400
 8007950:	20000824 	.word	0x20000824
 8007954:	20000828 	.word	0x20000828
 8007958:	e000ed20 	.word	0xe000ed20
 800795c:	2000008c 	.word	0x2000008c
 8007960:	e000ef34 	.word	0xe000ef34

08007964 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007964:	b480      	push	{r7}
 8007966:	b083      	sub	sp, #12
 8007968:	af00      	add	r7, sp, #0
	__asm volatile
 800796a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800796e:	f383 8811 	msr	BASEPRI, r3
 8007972:	f3bf 8f6f 	isb	sy
 8007976:	f3bf 8f4f 	dsb	sy
 800797a:	607b      	str	r3, [r7, #4]
}
 800797c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800797e:	4b0f      	ldr	r3, [pc, #60]	; (80079bc <vPortEnterCritical+0x58>)
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	3301      	adds	r3, #1
 8007984:	4a0d      	ldr	r2, [pc, #52]	; (80079bc <vPortEnterCritical+0x58>)
 8007986:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007988:	4b0c      	ldr	r3, [pc, #48]	; (80079bc <vPortEnterCritical+0x58>)
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	2b01      	cmp	r3, #1
 800798e:	d10f      	bne.n	80079b0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007990:	4b0b      	ldr	r3, [pc, #44]	; (80079c0 <vPortEnterCritical+0x5c>)
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	b2db      	uxtb	r3, r3
 8007996:	2b00      	cmp	r3, #0
 8007998:	d00a      	beq.n	80079b0 <vPortEnterCritical+0x4c>
	__asm volatile
 800799a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800799e:	f383 8811 	msr	BASEPRI, r3
 80079a2:	f3bf 8f6f 	isb	sy
 80079a6:	f3bf 8f4f 	dsb	sy
 80079aa:	603b      	str	r3, [r7, #0]
}
 80079ac:	bf00      	nop
 80079ae:	e7fe      	b.n	80079ae <vPortEnterCritical+0x4a>
	}
}
 80079b0:	bf00      	nop
 80079b2:	370c      	adds	r7, #12
 80079b4:	46bd      	mov	sp, r7
 80079b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ba:	4770      	bx	lr
 80079bc:	2000008c 	.word	0x2000008c
 80079c0:	e000ed04 	.word	0xe000ed04

080079c4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80079c4:	b480      	push	{r7}
 80079c6:	b083      	sub	sp, #12
 80079c8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80079ca:	4b12      	ldr	r3, [pc, #72]	; (8007a14 <vPortExitCritical+0x50>)
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d10a      	bne.n	80079e8 <vPortExitCritical+0x24>
	__asm volatile
 80079d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80079d6:	f383 8811 	msr	BASEPRI, r3
 80079da:	f3bf 8f6f 	isb	sy
 80079de:	f3bf 8f4f 	dsb	sy
 80079e2:	607b      	str	r3, [r7, #4]
}
 80079e4:	bf00      	nop
 80079e6:	e7fe      	b.n	80079e6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80079e8:	4b0a      	ldr	r3, [pc, #40]	; (8007a14 <vPortExitCritical+0x50>)
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	3b01      	subs	r3, #1
 80079ee:	4a09      	ldr	r2, [pc, #36]	; (8007a14 <vPortExitCritical+0x50>)
 80079f0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80079f2:	4b08      	ldr	r3, [pc, #32]	; (8007a14 <vPortExitCritical+0x50>)
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d105      	bne.n	8007a06 <vPortExitCritical+0x42>
 80079fa:	2300      	movs	r3, #0
 80079fc:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80079fe:	683b      	ldr	r3, [r7, #0]
 8007a00:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007a04:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007a06:	bf00      	nop
 8007a08:	370c      	adds	r7, #12
 8007a0a:	46bd      	mov	sp, r7
 8007a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a10:	4770      	bx	lr
 8007a12:	bf00      	nop
 8007a14:	2000008c 	.word	0x2000008c
	...

08007a20 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007a20:	f3ef 8009 	mrs	r0, PSP
 8007a24:	f3bf 8f6f 	isb	sy
 8007a28:	4b15      	ldr	r3, [pc, #84]	; (8007a80 <pxCurrentTCBConst>)
 8007a2a:	681a      	ldr	r2, [r3, #0]
 8007a2c:	f01e 0f10 	tst.w	lr, #16
 8007a30:	bf08      	it	eq
 8007a32:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007a36:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a3a:	6010      	str	r0, [r2, #0]
 8007a3c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007a40:	f04f 0050 	mov.w	r0, #80	; 0x50
 8007a44:	f380 8811 	msr	BASEPRI, r0
 8007a48:	f3bf 8f4f 	dsb	sy
 8007a4c:	f3bf 8f6f 	isb	sy
 8007a50:	f7ff fcc4 	bl	80073dc <vTaskSwitchContext>
 8007a54:	f04f 0000 	mov.w	r0, #0
 8007a58:	f380 8811 	msr	BASEPRI, r0
 8007a5c:	bc09      	pop	{r0, r3}
 8007a5e:	6819      	ldr	r1, [r3, #0]
 8007a60:	6808      	ldr	r0, [r1, #0]
 8007a62:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a66:	f01e 0f10 	tst.w	lr, #16
 8007a6a:	bf08      	it	eq
 8007a6c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007a70:	f380 8809 	msr	PSP, r0
 8007a74:	f3bf 8f6f 	isb	sy
 8007a78:	4770      	bx	lr
 8007a7a:	bf00      	nop
 8007a7c:	f3af 8000 	nop.w

08007a80 <pxCurrentTCBConst>:
 8007a80:	200006f8 	.word	0x200006f8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007a84:	bf00      	nop
 8007a86:	bf00      	nop

08007a88 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007a88:	b580      	push	{r7, lr}
 8007a8a:	b082      	sub	sp, #8
 8007a8c:	af00      	add	r7, sp, #0
	__asm volatile
 8007a8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007a92:	f383 8811 	msr	BASEPRI, r3
 8007a96:	f3bf 8f6f 	isb	sy
 8007a9a:	f3bf 8f4f 	dsb	sy
 8007a9e:	607b      	str	r3, [r7, #4]
}
 8007aa0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007aa2:	f7ff fbe3 	bl	800726c <xTaskIncrementTick>
 8007aa6:	4603      	mov	r3, r0
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d003      	beq.n	8007ab4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8007aac:	4b06      	ldr	r3, [pc, #24]	; (8007ac8 <SysTick_Handler+0x40>)
 8007aae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007ab2:	601a      	str	r2, [r3, #0]
 8007ab4:	2300      	movs	r3, #0
 8007ab6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007ab8:	683b      	ldr	r3, [r7, #0]
 8007aba:	f383 8811 	msr	BASEPRI, r3
}
 8007abe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007ac0:	bf00      	nop
 8007ac2:	3708      	adds	r7, #8
 8007ac4:	46bd      	mov	sp, r7
 8007ac6:	bd80      	pop	{r7, pc}
 8007ac8:	e000ed04 	.word	0xe000ed04

08007acc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8007acc:	b480      	push	{r7}
 8007ace:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007ad0:	4b0b      	ldr	r3, [pc, #44]	; (8007b00 <vPortSetupTimerInterrupt+0x34>)
 8007ad2:	2200      	movs	r2, #0
 8007ad4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007ad6:	4b0b      	ldr	r3, [pc, #44]	; (8007b04 <vPortSetupTimerInterrupt+0x38>)
 8007ad8:	2200      	movs	r2, #0
 8007ada:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8007adc:	4b0a      	ldr	r3, [pc, #40]	; (8007b08 <vPortSetupTimerInterrupt+0x3c>)
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	4a0a      	ldr	r2, [pc, #40]	; (8007b0c <vPortSetupTimerInterrupt+0x40>)
 8007ae2:	fba2 2303 	umull	r2, r3, r2, r3
 8007ae6:	099b      	lsrs	r3, r3, #6
 8007ae8:	4a09      	ldr	r2, [pc, #36]	; (8007b10 <vPortSetupTimerInterrupt+0x44>)
 8007aea:	3b01      	subs	r3, #1
 8007aec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8007aee:	4b04      	ldr	r3, [pc, #16]	; (8007b00 <vPortSetupTimerInterrupt+0x34>)
 8007af0:	2207      	movs	r2, #7
 8007af2:	601a      	str	r2, [r3, #0]
}
 8007af4:	bf00      	nop
 8007af6:	46bd      	mov	sp, r7
 8007af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007afc:	4770      	bx	lr
 8007afe:	bf00      	nop
 8007b00:	e000e010 	.word	0xe000e010
 8007b04:	e000e018 	.word	0xe000e018
 8007b08:	20000080 	.word	0x20000080
 8007b0c:	10624dd3 	.word	0x10624dd3
 8007b10:	e000e014 	.word	0xe000e014

08007b14 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007b14:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8007b24 <vPortEnableVFP+0x10>
 8007b18:	6801      	ldr	r1, [r0, #0]
 8007b1a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8007b1e:	6001      	str	r1, [r0, #0]
 8007b20:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007b22:	bf00      	nop
 8007b24:	e000ed88 	.word	0xe000ed88

08007b28 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007b28:	b580      	push	{r7, lr}
 8007b2a:	b08a      	sub	sp, #40	; 0x28
 8007b2c:	af00      	add	r7, sp, #0
 8007b2e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007b30:	2300      	movs	r3, #0
 8007b32:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007b34:	f7ff faf0 	bl	8007118 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007b38:	4b5b      	ldr	r3, [pc, #364]	; (8007ca8 <pvPortMalloc+0x180>)
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d101      	bne.n	8007b44 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007b40:	f000 f920 	bl	8007d84 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007b44:	4b59      	ldr	r3, [pc, #356]	; (8007cac <pvPortMalloc+0x184>)
 8007b46:	681a      	ldr	r2, [r3, #0]
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	4013      	ands	r3, r2
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	f040 8093 	bne.w	8007c78 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d01d      	beq.n	8007b94 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8007b58:	2208      	movs	r2, #8
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	4413      	add	r3, r2
 8007b5e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	f003 0307 	and.w	r3, r3, #7
 8007b66:	2b00      	cmp	r3, #0
 8007b68:	d014      	beq.n	8007b94 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007b6a:	687b      	ldr	r3, [r7, #4]
 8007b6c:	f023 0307 	bic.w	r3, r3, #7
 8007b70:	3308      	adds	r3, #8
 8007b72:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	f003 0307 	and.w	r3, r3, #7
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d00a      	beq.n	8007b94 <pvPortMalloc+0x6c>
	__asm volatile
 8007b7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b82:	f383 8811 	msr	BASEPRI, r3
 8007b86:	f3bf 8f6f 	isb	sy
 8007b8a:	f3bf 8f4f 	dsb	sy
 8007b8e:	617b      	str	r3, [r7, #20]
}
 8007b90:	bf00      	nop
 8007b92:	e7fe      	b.n	8007b92 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	2b00      	cmp	r3, #0
 8007b98:	d06e      	beq.n	8007c78 <pvPortMalloc+0x150>
 8007b9a:	4b45      	ldr	r3, [pc, #276]	; (8007cb0 <pvPortMalloc+0x188>)
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	687a      	ldr	r2, [r7, #4]
 8007ba0:	429a      	cmp	r2, r3
 8007ba2:	d869      	bhi.n	8007c78 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007ba4:	4b43      	ldr	r3, [pc, #268]	; (8007cb4 <pvPortMalloc+0x18c>)
 8007ba6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007ba8:	4b42      	ldr	r3, [pc, #264]	; (8007cb4 <pvPortMalloc+0x18c>)
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007bae:	e004      	b.n	8007bba <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8007bb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bb2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007bb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007bba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bbc:	685b      	ldr	r3, [r3, #4]
 8007bbe:	687a      	ldr	r2, [r7, #4]
 8007bc0:	429a      	cmp	r2, r3
 8007bc2:	d903      	bls.n	8007bcc <pvPortMalloc+0xa4>
 8007bc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	2b00      	cmp	r3, #0
 8007bca:	d1f1      	bne.n	8007bb0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007bcc:	4b36      	ldr	r3, [pc, #216]	; (8007ca8 <pvPortMalloc+0x180>)
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007bd2:	429a      	cmp	r2, r3
 8007bd4:	d050      	beq.n	8007c78 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007bd6:	6a3b      	ldr	r3, [r7, #32]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	2208      	movs	r2, #8
 8007bdc:	4413      	add	r3, r2
 8007bde:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007be0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007be2:	681a      	ldr	r2, [r3, #0]
 8007be4:	6a3b      	ldr	r3, [r7, #32]
 8007be6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007be8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007bea:	685a      	ldr	r2, [r3, #4]
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	1ad2      	subs	r2, r2, r3
 8007bf0:	2308      	movs	r3, #8
 8007bf2:	005b      	lsls	r3, r3, #1
 8007bf4:	429a      	cmp	r2, r3
 8007bf6:	d91f      	bls.n	8007c38 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007bf8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	4413      	add	r3, r2
 8007bfe:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007c00:	69bb      	ldr	r3, [r7, #24]
 8007c02:	f003 0307 	and.w	r3, r3, #7
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d00a      	beq.n	8007c20 <pvPortMalloc+0xf8>
	__asm volatile
 8007c0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c0e:	f383 8811 	msr	BASEPRI, r3
 8007c12:	f3bf 8f6f 	isb	sy
 8007c16:	f3bf 8f4f 	dsb	sy
 8007c1a:	613b      	str	r3, [r7, #16]
}
 8007c1c:	bf00      	nop
 8007c1e:	e7fe      	b.n	8007c1e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007c20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c22:	685a      	ldr	r2, [r3, #4]
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	1ad2      	subs	r2, r2, r3
 8007c28:	69bb      	ldr	r3, [r7, #24]
 8007c2a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007c2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c2e:	687a      	ldr	r2, [r7, #4]
 8007c30:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007c32:	69b8      	ldr	r0, [r7, #24]
 8007c34:	f000 f908 	bl	8007e48 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007c38:	4b1d      	ldr	r3, [pc, #116]	; (8007cb0 <pvPortMalloc+0x188>)
 8007c3a:	681a      	ldr	r2, [r3, #0]
 8007c3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c3e:	685b      	ldr	r3, [r3, #4]
 8007c40:	1ad3      	subs	r3, r2, r3
 8007c42:	4a1b      	ldr	r2, [pc, #108]	; (8007cb0 <pvPortMalloc+0x188>)
 8007c44:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007c46:	4b1a      	ldr	r3, [pc, #104]	; (8007cb0 <pvPortMalloc+0x188>)
 8007c48:	681a      	ldr	r2, [r3, #0]
 8007c4a:	4b1b      	ldr	r3, [pc, #108]	; (8007cb8 <pvPortMalloc+0x190>)
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	429a      	cmp	r2, r3
 8007c50:	d203      	bcs.n	8007c5a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007c52:	4b17      	ldr	r3, [pc, #92]	; (8007cb0 <pvPortMalloc+0x188>)
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	4a18      	ldr	r2, [pc, #96]	; (8007cb8 <pvPortMalloc+0x190>)
 8007c58:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007c5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c5c:	685a      	ldr	r2, [r3, #4]
 8007c5e:	4b13      	ldr	r3, [pc, #76]	; (8007cac <pvPortMalloc+0x184>)
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	431a      	orrs	r2, r3
 8007c64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c66:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007c68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007c6a:	2200      	movs	r2, #0
 8007c6c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007c6e:	4b13      	ldr	r3, [pc, #76]	; (8007cbc <pvPortMalloc+0x194>)
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	3301      	adds	r3, #1
 8007c74:	4a11      	ldr	r2, [pc, #68]	; (8007cbc <pvPortMalloc+0x194>)
 8007c76:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007c78:	f7ff fa5c 	bl	8007134 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007c7c:	69fb      	ldr	r3, [r7, #28]
 8007c7e:	f003 0307 	and.w	r3, r3, #7
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d00a      	beq.n	8007c9c <pvPortMalloc+0x174>
	__asm volatile
 8007c86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007c8a:	f383 8811 	msr	BASEPRI, r3
 8007c8e:	f3bf 8f6f 	isb	sy
 8007c92:	f3bf 8f4f 	dsb	sy
 8007c96:	60fb      	str	r3, [r7, #12]
}
 8007c98:	bf00      	nop
 8007c9a:	e7fe      	b.n	8007c9a <pvPortMalloc+0x172>
	return pvReturn;
 8007c9c:	69fb      	ldr	r3, [r7, #28]
}
 8007c9e:	4618      	mov	r0, r3
 8007ca0:	3728      	adds	r7, #40	; 0x28
 8007ca2:	46bd      	mov	sp, r7
 8007ca4:	bd80      	pop	{r7, pc}
 8007ca6:	bf00      	nop
 8007ca8:	200013ec 	.word	0x200013ec
 8007cac:	20001400 	.word	0x20001400
 8007cb0:	200013f0 	.word	0x200013f0
 8007cb4:	200013e4 	.word	0x200013e4
 8007cb8:	200013f4 	.word	0x200013f4
 8007cbc:	200013f8 	.word	0x200013f8

08007cc0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007cc0:	b580      	push	{r7, lr}
 8007cc2:	b086      	sub	sp, #24
 8007cc4:	af00      	add	r7, sp, #0
 8007cc6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d04d      	beq.n	8007d6e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007cd2:	2308      	movs	r3, #8
 8007cd4:	425b      	negs	r3, r3
 8007cd6:	697a      	ldr	r2, [r7, #20]
 8007cd8:	4413      	add	r3, r2
 8007cda:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007cdc:	697b      	ldr	r3, [r7, #20]
 8007cde:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007ce0:	693b      	ldr	r3, [r7, #16]
 8007ce2:	685a      	ldr	r2, [r3, #4]
 8007ce4:	4b24      	ldr	r3, [pc, #144]	; (8007d78 <vPortFree+0xb8>)
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	4013      	ands	r3, r2
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d10a      	bne.n	8007d04 <vPortFree+0x44>
	__asm volatile
 8007cee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cf2:	f383 8811 	msr	BASEPRI, r3
 8007cf6:	f3bf 8f6f 	isb	sy
 8007cfa:	f3bf 8f4f 	dsb	sy
 8007cfe:	60fb      	str	r3, [r7, #12]
}
 8007d00:	bf00      	nop
 8007d02:	e7fe      	b.n	8007d02 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007d04:	693b      	ldr	r3, [r7, #16]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d00a      	beq.n	8007d22 <vPortFree+0x62>
	__asm volatile
 8007d0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d10:	f383 8811 	msr	BASEPRI, r3
 8007d14:	f3bf 8f6f 	isb	sy
 8007d18:	f3bf 8f4f 	dsb	sy
 8007d1c:	60bb      	str	r3, [r7, #8]
}
 8007d1e:	bf00      	nop
 8007d20:	e7fe      	b.n	8007d20 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007d22:	693b      	ldr	r3, [r7, #16]
 8007d24:	685a      	ldr	r2, [r3, #4]
 8007d26:	4b14      	ldr	r3, [pc, #80]	; (8007d78 <vPortFree+0xb8>)
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	4013      	ands	r3, r2
 8007d2c:	2b00      	cmp	r3, #0
 8007d2e:	d01e      	beq.n	8007d6e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007d30:	693b      	ldr	r3, [r7, #16]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	d11a      	bne.n	8007d6e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007d38:	693b      	ldr	r3, [r7, #16]
 8007d3a:	685a      	ldr	r2, [r3, #4]
 8007d3c:	4b0e      	ldr	r3, [pc, #56]	; (8007d78 <vPortFree+0xb8>)
 8007d3e:	681b      	ldr	r3, [r3, #0]
 8007d40:	43db      	mvns	r3, r3
 8007d42:	401a      	ands	r2, r3
 8007d44:	693b      	ldr	r3, [r7, #16]
 8007d46:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007d48:	f7ff f9e6 	bl	8007118 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007d4c:	693b      	ldr	r3, [r7, #16]
 8007d4e:	685a      	ldr	r2, [r3, #4]
 8007d50:	4b0a      	ldr	r3, [pc, #40]	; (8007d7c <vPortFree+0xbc>)
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	4413      	add	r3, r2
 8007d56:	4a09      	ldr	r2, [pc, #36]	; (8007d7c <vPortFree+0xbc>)
 8007d58:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007d5a:	6938      	ldr	r0, [r7, #16]
 8007d5c:	f000 f874 	bl	8007e48 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007d60:	4b07      	ldr	r3, [pc, #28]	; (8007d80 <vPortFree+0xc0>)
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	3301      	adds	r3, #1
 8007d66:	4a06      	ldr	r2, [pc, #24]	; (8007d80 <vPortFree+0xc0>)
 8007d68:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8007d6a:	f7ff f9e3 	bl	8007134 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007d6e:	bf00      	nop
 8007d70:	3718      	adds	r7, #24
 8007d72:	46bd      	mov	sp, r7
 8007d74:	bd80      	pop	{r7, pc}
 8007d76:	bf00      	nop
 8007d78:	20001400 	.word	0x20001400
 8007d7c:	200013f0 	.word	0x200013f0
 8007d80:	200013fc 	.word	0x200013fc

08007d84 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007d84:	b480      	push	{r7}
 8007d86:	b085      	sub	sp, #20
 8007d88:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007d8a:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8007d8e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007d90:	4b27      	ldr	r3, [pc, #156]	; (8007e30 <prvHeapInit+0xac>)
 8007d92:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	f003 0307 	and.w	r3, r3, #7
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d00c      	beq.n	8007db8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007d9e:	68fb      	ldr	r3, [r7, #12]
 8007da0:	3307      	adds	r3, #7
 8007da2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	f023 0307 	bic.w	r3, r3, #7
 8007daa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007dac:	68ba      	ldr	r2, [r7, #8]
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	1ad3      	subs	r3, r2, r3
 8007db2:	4a1f      	ldr	r2, [pc, #124]	; (8007e30 <prvHeapInit+0xac>)
 8007db4:	4413      	add	r3, r2
 8007db6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007dbc:	4a1d      	ldr	r2, [pc, #116]	; (8007e34 <prvHeapInit+0xb0>)
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007dc2:	4b1c      	ldr	r3, [pc, #112]	; (8007e34 <prvHeapInit+0xb0>)
 8007dc4:	2200      	movs	r2, #0
 8007dc6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	68ba      	ldr	r2, [r7, #8]
 8007dcc:	4413      	add	r3, r2
 8007dce:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007dd0:	2208      	movs	r2, #8
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	1a9b      	subs	r3, r3, r2
 8007dd6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	f023 0307 	bic.w	r3, r3, #7
 8007dde:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	4a15      	ldr	r2, [pc, #84]	; (8007e38 <prvHeapInit+0xb4>)
 8007de4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007de6:	4b14      	ldr	r3, [pc, #80]	; (8007e38 <prvHeapInit+0xb4>)
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	2200      	movs	r2, #0
 8007dec:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8007dee:	4b12      	ldr	r3, [pc, #72]	; (8007e38 <prvHeapInit+0xb4>)
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	2200      	movs	r2, #0
 8007df4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007dfa:	683b      	ldr	r3, [r7, #0]
 8007dfc:	68fa      	ldr	r2, [r7, #12]
 8007dfe:	1ad2      	subs	r2, r2, r3
 8007e00:	683b      	ldr	r3, [r7, #0]
 8007e02:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007e04:	4b0c      	ldr	r3, [pc, #48]	; (8007e38 <prvHeapInit+0xb4>)
 8007e06:	681a      	ldr	r2, [r3, #0]
 8007e08:	683b      	ldr	r3, [r7, #0]
 8007e0a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007e0c:	683b      	ldr	r3, [r7, #0]
 8007e0e:	685b      	ldr	r3, [r3, #4]
 8007e10:	4a0a      	ldr	r2, [pc, #40]	; (8007e3c <prvHeapInit+0xb8>)
 8007e12:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007e14:	683b      	ldr	r3, [r7, #0]
 8007e16:	685b      	ldr	r3, [r3, #4]
 8007e18:	4a09      	ldr	r2, [pc, #36]	; (8007e40 <prvHeapInit+0xbc>)
 8007e1a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007e1c:	4b09      	ldr	r3, [pc, #36]	; (8007e44 <prvHeapInit+0xc0>)
 8007e1e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8007e22:	601a      	str	r2, [r3, #0]
}
 8007e24:	bf00      	nop
 8007e26:	3714      	adds	r7, #20
 8007e28:	46bd      	mov	sp, r7
 8007e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e2e:	4770      	bx	lr
 8007e30:	2000082c 	.word	0x2000082c
 8007e34:	200013e4 	.word	0x200013e4
 8007e38:	200013ec 	.word	0x200013ec
 8007e3c:	200013f4 	.word	0x200013f4
 8007e40:	200013f0 	.word	0x200013f0
 8007e44:	20001400 	.word	0x20001400

08007e48 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007e48:	b480      	push	{r7}
 8007e4a:	b085      	sub	sp, #20
 8007e4c:	af00      	add	r7, sp, #0
 8007e4e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007e50:	4b28      	ldr	r3, [pc, #160]	; (8007ef4 <prvInsertBlockIntoFreeList+0xac>)
 8007e52:	60fb      	str	r3, [r7, #12]
 8007e54:	e002      	b.n	8007e5c <prvInsertBlockIntoFreeList+0x14>
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	60fb      	str	r3, [r7, #12]
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	687a      	ldr	r2, [r7, #4]
 8007e62:	429a      	cmp	r2, r3
 8007e64:	d8f7      	bhi.n	8007e56 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	685b      	ldr	r3, [r3, #4]
 8007e6e:	68ba      	ldr	r2, [r7, #8]
 8007e70:	4413      	add	r3, r2
 8007e72:	687a      	ldr	r2, [r7, #4]
 8007e74:	429a      	cmp	r2, r3
 8007e76:	d108      	bne.n	8007e8a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	685a      	ldr	r2, [r3, #4]
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	685b      	ldr	r3, [r3, #4]
 8007e80:	441a      	add	r2, r3
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	685b      	ldr	r3, [r3, #4]
 8007e92:	68ba      	ldr	r2, [r7, #8]
 8007e94:	441a      	add	r2, r3
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	429a      	cmp	r2, r3
 8007e9c:	d118      	bne.n	8007ed0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	681a      	ldr	r2, [r3, #0]
 8007ea2:	4b15      	ldr	r3, [pc, #84]	; (8007ef8 <prvInsertBlockIntoFreeList+0xb0>)
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	429a      	cmp	r2, r3
 8007ea8:	d00d      	beq.n	8007ec6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	685a      	ldr	r2, [r3, #4]
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	685b      	ldr	r3, [r3, #4]
 8007eb4:	441a      	add	r2, r3
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	681a      	ldr	r2, [r3, #0]
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	601a      	str	r2, [r3, #0]
 8007ec4:	e008      	b.n	8007ed8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007ec6:	4b0c      	ldr	r3, [pc, #48]	; (8007ef8 <prvInsertBlockIntoFreeList+0xb0>)
 8007ec8:	681a      	ldr	r2, [r3, #0]
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	601a      	str	r2, [r3, #0]
 8007ece:	e003      	b.n	8007ed8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	681a      	ldr	r2, [r3, #0]
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007ed8:	68fa      	ldr	r2, [r7, #12]
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	429a      	cmp	r2, r3
 8007ede:	d002      	beq.n	8007ee6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	687a      	ldr	r2, [r7, #4]
 8007ee4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007ee6:	bf00      	nop
 8007ee8:	3714      	adds	r7, #20
 8007eea:	46bd      	mov	sp, r7
 8007eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ef0:	4770      	bx	lr
 8007ef2:	bf00      	nop
 8007ef4:	200013e4 	.word	0x200013e4
 8007ef8:	200013ec 	.word	0x200013ec

08007efc <__errno>:
 8007efc:	4b01      	ldr	r3, [pc, #4]	; (8007f04 <__errno+0x8>)
 8007efe:	6818      	ldr	r0, [r3, #0]
 8007f00:	4770      	bx	lr
 8007f02:	bf00      	nop
 8007f04:	20000090 	.word	0x20000090

08007f08 <__libc_init_array>:
 8007f08:	b570      	push	{r4, r5, r6, lr}
 8007f0a:	4d0d      	ldr	r5, [pc, #52]	; (8007f40 <__libc_init_array+0x38>)
 8007f0c:	4c0d      	ldr	r4, [pc, #52]	; (8007f44 <__libc_init_array+0x3c>)
 8007f0e:	1b64      	subs	r4, r4, r5
 8007f10:	10a4      	asrs	r4, r4, #2
 8007f12:	2600      	movs	r6, #0
 8007f14:	42a6      	cmp	r6, r4
 8007f16:	d109      	bne.n	8007f2c <__libc_init_array+0x24>
 8007f18:	4d0b      	ldr	r5, [pc, #44]	; (8007f48 <__libc_init_array+0x40>)
 8007f1a:	4c0c      	ldr	r4, [pc, #48]	; (8007f4c <__libc_init_array+0x44>)
 8007f1c:	f002 fd4e 	bl	800a9bc <_init>
 8007f20:	1b64      	subs	r4, r4, r5
 8007f22:	10a4      	asrs	r4, r4, #2
 8007f24:	2600      	movs	r6, #0
 8007f26:	42a6      	cmp	r6, r4
 8007f28:	d105      	bne.n	8007f36 <__libc_init_array+0x2e>
 8007f2a:	bd70      	pop	{r4, r5, r6, pc}
 8007f2c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007f30:	4798      	blx	r3
 8007f32:	3601      	adds	r6, #1
 8007f34:	e7ee      	b.n	8007f14 <__libc_init_array+0xc>
 8007f36:	f855 3b04 	ldr.w	r3, [r5], #4
 8007f3a:	4798      	blx	r3
 8007f3c:	3601      	adds	r6, #1
 8007f3e:	e7f2      	b.n	8007f26 <__libc_init_array+0x1e>
 8007f40:	0800af0c 	.word	0x0800af0c
 8007f44:	0800af0c 	.word	0x0800af0c
 8007f48:	0800af0c 	.word	0x0800af0c
 8007f4c:	0800af10 	.word	0x0800af10

08007f50 <memcpy>:
 8007f50:	440a      	add	r2, r1
 8007f52:	4291      	cmp	r1, r2
 8007f54:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8007f58:	d100      	bne.n	8007f5c <memcpy+0xc>
 8007f5a:	4770      	bx	lr
 8007f5c:	b510      	push	{r4, lr}
 8007f5e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007f62:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007f66:	4291      	cmp	r1, r2
 8007f68:	d1f9      	bne.n	8007f5e <memcpy+0xe>
 8007f6a:	bd10      	pop	{r4, pc}

08007f6c <memset>:
 8007f6c:	4402      	add	r2, r0
 8007f6e:	4603      	mov	r3, r0
 8007f70:	4293      	cmp	r3, r2
 8007f72:	d100      	bne.n	8007f76 <memset+0xa>
 8007f74:	4770      	bx	lr
 8007f76:	f803 1b01 	strb.w	r1, [r3], #1
 8007f7a:	e7f9      	b.n	8007f70 <memset+0x4>

08007f7c <__cvt>:
 8007f7c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007f80:	ec55 4b10 	vmov	r4, r5, d0
 8007f84:	2d00      	cmp	r5, #0
 8007f86:	460e      	mov	r6, r1
 8007f88:	4619      	mov	r1, r3
 8007f8a:	462b      	mov	r3, r5
 8007f8c:	bfbb      	ittet	lt
 8007f8e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8007f92:	461d      	movlt	r5, r3
 8007f94:	2300      	movge	r3, #0
 8007f96:	232d      	movlt	r3, #45	; 0x2d
 8007f98:	700b      	strb	r3, [r1, #0]
 8007f9a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007f9c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8007fa0:	4691      	mov	r9, r2
 8007fa2:	f023 0820 	bic.w	r8, r3, #32
 8007fa6:	bfbc      	itt	lt
 8007fa8:	4622      	movlt	r2, r4
 8007faa:	4614      	movlt	r4, r2
 8007fac:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007fb0:	d005      	beq.n	8007fbe <__cvt+0x42>
 8007fb2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8007fb6:	d100      	bne.n	8007fba <__cvt+0x3e>
 8007fb8:	3601      	adds	r6, #1
 8007fba:	2102      	movs	r1, #2
 8007fbc:	e000      	b.n	8007fc0 <__cvt+0x44>
 8007fbe:	2103      	movs	r1, #3
 8007fc0:	ab03      	add	r3, sp, #12
 8007fc2:	9301      	str	r3, [sp, #4]
 8007fc4:	ab02      	add	r3, sp, #8
 8007fc6:	9300      	str	r3, [sp, #0]
 8007fc8:	ec45 4b10 	vmov	d0, r4, r5
 8007fcc:	4653      	mov	r3, sl
 8007fce:	4632      	mov	r2, r6
 8007fd0:	f000 fce2 	bl	8008998 <_dtoa_r>
 8007fd4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8007fd8:	4607      	mov	r7, r0
 8007fda:	d102      	bne.n	8007fe2 <__cvt+0x66>
 8007fdc:	f019 0f01 	tst.w	r9, #1
 8007fe0:	d022      	beq.n	8008028 <__cvt+0xac>
 8007fe2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007fe6:	eb07 0906 	add.w	r9, r7, r6
 8007fea:	d110      	bne.n	800800e <__cvt+0x92>
 8007fec:	783b      	ldrb	r3, [r7, #0]
 8007fee:	2b30      	cmp	r3, #48	; 0x30
 8007ff0:	d10a      	bne.n	8008008 <__cvt+0x8c>
 8007ff2:	2200      	movs	r2, #0
 8007ff4:	2300      	movs	r3, #0
 8007ff6:	4620      	mov	r0, r4
 8007ff8:	4629      	mov	r1, r5
 8007ffa:	f7f8 fd7d 	bl	8000af8 <__aeabi_dcmpeq>
 8007ffe:	b918      	cbnz	r0, 8008008 <__cvt+0x8c>
 8008000:	f1c6 0601 	rsb	r6, r6, #1
 8008004:	f8ca 6000 	str.w	r6, [sl]
 8008008:	f8da 3000 	ldr.w	r3, [sl]
 800800c:	4499      	add	r9, r3
 800800e:	2200      	movs	r2, #0
 8008010:	2300      	movs	r3, #0
 8008012:	4620      	mov	r0, r4
 8008014:	4629      	mov	r1, r5
 8008016:	f7f8 fd6f 	bl	8000af8 <__aeabi_dcmpeq>
 800801a:	b108      	cbz	r0, 8008020 <__cvt+0xa4>
 800801c:	f8cd 900c 	str.w	r9, [sp, #12]
 8008020:	2230      	movs	r2, #48	; 0x30
 8008022:	9b03      	ldr	r3, [sp, #12]
 8008024:	454b      	cmp	r3, r9
 8008026:	d307      	bcc.n	8008038 <__cvt+0xbc>
 8008028:	9b03      	ldr	r3, [sp, #12]
 800802a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800802c:	1bdb      	subs	r3, r3, r7
 800802e:	4638      	mov	r0, r7
 8008030:	6013      	str	r3, [r2, #0]
 8008032:	b004      	add	sp, #16
 8008034:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008038:	1c59      	adds	r1, r3, #1
 800803a:	9103      	str	r1, [sp, #12]
 800803c:	701a      	strb	r2, [r3, #0]
 800803e:	e7f0      	b.n	8008022 <__cvt+0xa6>

08008040 <__exponent>:
 8008040:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008042:	4603      	mov	r3, r0
 8008044:	2900      	cmp	r1, #0
 8008046:	bfb8      	it	lt
 8008048:	4249      	neglt	r1, r1
 800804a:	f803 2b02 	strb.w	r2, [r3], #2
 800804e:	bfb4      	ite	lt
 8008050:	222d      	movlt	r2, #45	; 0x2d
 8008052:	222b      	movge	r2, #43	; 0x2b
 8008054:	2909      	cmp	r1, #9
 8008056:	7042      	strb	r2, [r0, #1]
 8008058:	dd2a      	ble.n	80080b0 <__exponent+0x70>
 800805a:	f10d 0407 	add.w	r4, sp, #7
 800805e:	46a4      	mov	ip, r4
 8008060:	270a      	movs	r7, #10
 8008062:	46a6      	mov	lr, r4
 8008064:	460a      	mov	r2, r1
 8008066:	fb91 f6f7 	sdiv	r6, r1, r7
 800806a:	fb07 1516 	mls	r5, r7, r6, r1
 800806e:	3530      	adds	r5, #48	; 0x30
 8008070:	2a63      	cmp	r2, #99	; 0x63
 8008072:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8008076:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800807a:	4631      	mov	r1, r6
 800807c:	dcf1      	bgt.n	8008062 <__exponent+0x22>
 800807e:	3130      	adds	r1, #48	; 0x30
 8008080:	f1ae 0502 	sub.w	r5, lr, #2
 8008084:	f804 1c01 	strb.w	r1, [r4, #-1]
 8008088:	1c44      	adds	r4, r0, #1
 800808a:	4629      	mov	r1, r5
 800808c:	4561      	cmp	r1, ip
 800808e:	d30a      	bcc.n	80080a6 <__exponent+0x66>
 8008090:	f10d 0209 	add.w	r2, sp, #9
 8008094:	eba2 020e 	sub.w	r2, r2, lr
 8008098:	4565      	cmp	r5, ip
 800809a:	bf88      	it	hi
 800809c:	2200      	movhi	r2, #0
 800809e:	4413      	add	r3, r2
 80080a0:	1a18      	subs	r0, r3, r0
 80080a2:	b003      	add	sp, #12
 80080a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80080a6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80080aa:	f804 2f01 	strb.w	r2, [r4, #1]!
 80080ae:	e7ed      	b.n	800808c <__exponent+0x4c>
 80080b0:	2330      	movs	r3, #48	; 0x30
 80080b2:	3130      	adds	r1, #48	; 0x30
 80080b4:	7083      	strb	r3, [r0, #2]
 80080b6:	70c1      	strb	r1, [r0, #3]
 80080b8:	1d03      	adds	r3, r0, #4
 80080ba:	e7f1      	b.n	80080a0 <__exponent+0x60>

080080bc <_printf_float>:
 80080bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080c0:	ed2d 8b02 	vpush	{d8}
 80080c4:	b08d      	sub	sp, #52	; 0x34
 80080c6:	460c      	mov	r4, r1
 80080c8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80080cc:	4616      	mov	r6, r2
 80080ce:	461f      	mov	r7, r3
 80080d0:	4605      	mov	r5, r0
 80080d2:	f001 fb45 	bl	8009760 <_localeconv_r>
 80080d6:	f8d0 a000 	ldr.w	sl, [r0]
 80080da:	4650      	mov	r0, sl
 80080dc:	f7f8 f890 	bl	8000200 <strlen>
 80080e0:	2300      	movs	r3, #0
 80080e2:	930a      	str	r3, [sp, #40]	; 0x28
 80080e4:	6823      	ldr	r3, [r4, #0]
 80080e6:	9305      	str	r3, [sp, #20]
 80080e8:	f8d8 3000 	ldr.w	r3, [r8]
 80080ec:	f894 b018 	ldrb.w	fp, [r4, #24]
 80080f0:	3307      	adds	r3, #7
 80080f2:	f023 0307 	bic.w	r3, r3, #7
 80080f6:	f103 0208 	add.w	r2, r3, #8
 80080fa:	f8c8 2000 	str.w	r2, [r8]
 80080fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008102:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8008106:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800810a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800810e:	9307      	str	r3, [sp, #28]
 8008110:	f8cd 8018 	str.w	r8, [sp, #24]
 8008114:	ee08 0a10 	vmov	s16, r0
 8008118:	4b9f      	ldr	r3, [pc, #636]	; (8008398 <_printf_float+0x2dc>)
 800811a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800811e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008122:	f7f8 fd1b 	bl	8000b5c <__aeabi_dcmpun>
 8008126:	bb88      	cbnz	r0, 800818c <_printf_float+0xd0>
 8008128:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800812c:	4b9a      	ldr	r3, [pc, #616]	; (8008398 <_printf_float+0x2dc>)
 800812e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008132:	f7f8 fcf5 	bl	8000b20 <__aeabi_dcmple>
 8008136:	bb48      	cbnz	r0, 800818c <_printf_float+0xd0>
 8008138:	2200      	movs	r2, #0
 800813a:	2300      	movs	r3, #0
 800813c:	4640      	mov	r0, r8
 800813e:	4649      	mov	r1, r9
 8008140:	f7f8 fce4 	bl	8000b0c <__aeabi_dcmplt>
 8008144:	b110      	cbz	r0, 800814c <_printf_float+0x90>
 8008146:	232d      	movs	r3, #45	; 0x2d
 8008148:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800814c:	4b93      	ldr	r3, [pc, #588]	; (800839c <_printf_float+0x2e0>)
 800814e:	4894      	ldr	r0, [pc, #592]	; (80083a0 <_printf_float+0x2e4>)
 8008150:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8008154:	bf94      	ite	ls
 8008156:	4698      	movls	r8, r3
 8008158:	4680      	movhi	r8, r0
 800815a:	2303      	movs	r3, #3
 800815c:	6123      	str	r3, [r4, #16]
 800815e:	9b05      	ldr	r3, [sp, #20]
 8008160:	f023 0204 	bic.w	r2, r3, #4
 8008164:	6022      	str	r2, [r4, #0]
 8008166:	f04f 0900 	mov.w	r9, #0
 800816a:	9700      	str	r7, [sp, #0]
 800816c:	4633      	mov	r3, r6
 800816e:	aa0b      	add	r2, sp, #44	; 0x2c
 8008170:	4621      	mov	r1, r4
 8008172:	4628      	mov	r0, r5
 8008174:	f000 f9d8 	bl	8008528 <_printf_common>
 8008178:	3001      	adds	r0, #1
 800817a:	f040 8090 	bne.w	800829e <_printf_float+0x1e2>
 800817e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008182:	b00d      	add	sp, #52	; 0x34
 8008184:	ecbd 8b02 	vpop	{d8}
 8008188:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800818c:	4642      	mov	r2, r8
 800818e:	464b      	mov	r3, r9
 8008190:	4640      	mov	r0, r8
 8008192:	4649      	mov	r1, r9
 8008194:	f7f8 fce2 	bl	8000b5c <__aeabi_dcmpun>
 8008198:	b140      	cbz	r0, 80081ac <_printf_float+0xf0>
 800819a:	464b      	mov	r3, r9
 800819c:	2b00      	cmp	r3, #0
 800819e:	bfbc      	itt	lt
 80081a0:	232d      	movlt	r3, #45	; 0x2d
 80081a2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80081a6:	487f      	ldr	r0, [pc, #508]	; (80083a4 <_printf_float+0x2e8>)
 80081a8:	4b7f      	ldr	r3, [pc, #508]	; (80083a8 <_printf_float+0x2ec>)
 80081aa:	e7d1      	b.n	8008150 <_printf_float+0x94>
 80081ac:	6863      	ldr	r3, [r4, #4]
 80081ae:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80081b2:	9206      	str	r2, [sp, #24]
 80081b4:	1c5a      	adds	r2, r3, #1
 80081b6:	d13f      	bne.n	8008238 <_printf_float+0x17c>
 80081b8:	2306      	movs	r3, #6
 80081ba:	6063      	str	r3, [r4, #4]
 80081bc:	9b05      	ldr	r3, [sp, #20]
 80081be:	6861      	ldr	r1, [r4, #4]
 80081c0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80081c4:	2300      	movs	r3, #0
 80081c6:	9303      	str	r3, [sp, #12]
 80081c8:	ab0a      	add	r3, sp, #40	; 0x28
 80081ca:	e9cd b301 	strd	fp, r3, [sp, #4]
 80081ce:	ab09      	add	r3, sp, #36	; 0x24
 80081d0:	ec49 8b10 	vmov	d0, r8, r9
 80081d4:	9300      	str	r3, [sp, #0]
 80081d6:	6022      	str	r2, [r4, #0]
 80081d8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80081dc:	4628      	mov	r0, r5
 80081de:	f7ff fecd 	bl	8007f7c <__cvt>
 80081e2:	9b06      	ldr	r3, [sp, #24]
 80081e4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80081e6:	2b47      	cmp	r3, #71	; 0x47
 80081e8:	4680      	mov	r8, r0
 80081ea:	d108      	bne.n	80081fe <_printf_float+0x142>
 80081ec:	1cc8      	adds	r0, r1, #3
 80081ee:	db02      	blt.n	80081f6 <_printf_float+0x13a>
 80081f0:	6863      	ldr	r3, [r4, #4]
 80081f2:	4299      	cmp	r1, r3
 80081f4:	dd41      	ble.n	800827a <_printf_float+0x1be>
 80081f6:	f1ab 0b02 	sub.w	fp, fp, #2
 80081fa:	fa5f fb8b 	uxtb.w	fp, fp
 80081fe:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008202:	d820      	bhi.n	8008246 <_printf_float+0x18a>
 8008204:	3901      	subs	r1, #1
 8008206:	465a      	mov	r2, fp
 8008208:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800820c:	9109      	str	r1, [sp, #36]	; 0x24
 800820e:	f7ff ff17 	bl	8008040 <__exponent>
 8008212:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008214:	1813      	adds	r3, r2, r0
 8008216:	2a01      	cmp	r2, #1
 8008218:	4681      	mov	r9, r0
 800821a:	6123      	str	r3, [r4, #16]
 800821c:	dc02      	bgt.n	8008224 <_printf_float+0x168>
 800821e:	6822      	ldr	r2, [r4, #0]
 8008220:	07d2      	lsls	r2, r2, #31
 8008222:	d501      	bpl.n	8008228 <_printf_float+0x16c>
 8008224:	3301      	adds	r3, #1
 8008226:	6123      	str	r3, [r4, #16]
 8008228:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800822c:	2b00      	cmp	r3, #0
 800822e:	d09c      	beq.n	800816a <_printf_float+0xae>
 8008230:	232d      	movs	r3, #45	; 0x2d
 8008232:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008236:	e798      	b.n	800816a <_printf_float+0xae>
 8008238:	9a06      	ldr	r2, [sp, #24]
 800823a:	2a47      	cmp	r2, #71	; 0x47
 800823c:	d1be      	bne.n	80081bc <_printf_float+0x100>
 800823e:	2b00      	cmp	r3, #0
 8008240:	d1bc      	bne.n	80081bc <_printf_float+0x100>
 8008242:	2301      	movs	r3, #1
 8008244:	e7b9      	b.n	80081ba <_printf_float+0xfe>
 8008246:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800824a:	d118      	bne.n	800827e <_printf_float+0x1c2>
 800824c:	2900      	cmp	r1, #0
 800824e:	6863      	ldr	r3, [r4, #4]
 8008250:	dd0b      	ble.n	800826a <_printf_float+0x1ae>
 8008252:	6121      	str	r1, [r4, #16]
 8008254:	b913      	cbnz	r3, 800825c <_printf_float+0x1a0>
 8008256:	6822      	ldr	r2, [r4, #0]
 8008258:	07d0      	lsls	r0, r2, #31
 800825a:	d502      	bpl.n	8008262 <_printf_float+0x1a6>
 800825c:	3301      	adds	r3, #1
 800825e:	440b      	add	r3, r1
 8008260:	6123      	str	r3, [r4, #16]
 8008262:	65a1      	str	r1, [r4, #88]	; 0x58
 8008264:	f04f 0900 	mov.w	r9, #0
 8008268:	e7de      	b.n	8008228 <_printf_float+0x16c>
 800826a:	b913      	cbnz	r3, 8008272 <_printf_float+0x1b6>
 800826c:	6822      	ldr	r2, [r4, #0]
 800826e:	07d2      	lsls	r2, r2, #31
 8008270:	d501      	bpl.n	8008276 <_printf_float+0x1ba>
 8008272:	3302      	adds	r3, #2
 8008274:	e7f4      	b.n	8008260 <_printf_float+0x1a4>
 8008276:	2301      	movs	r3, #1
 8008278:	e7f2      	b.n	8008260 <_printf_float+0x1a4>
 800827a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800827e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008280:	4299      	cmp	r1, r3
 8008282:	db05      	blt.n	8008290 <_printf_float+0x1d4>
 8008284:	6823      	ldr	r3, [r4, #0]
 8008286:	6121      	str	r1, [r4, #16]
 8008288:	07d8      	lsls	r0, r3, #31
 800828a:	d5ea      	bpl.n	8008262 <_printf_float+0x1a6>
 800828c:	1c4b      	adds	r3, r1, #1
 800828e:	e7e7      	b.n	8008260 <_printf_float+0x1a4>
 8008290:	2900      	cmp	r1, #0
 8008292:	bfd4      	ite	le
 8008294:	f1c1 0202 	rsble	r2, r1, #2
 8008298:	2201      	movgt	r2, #1
 800829a:	4413      	add	r3, r2
 800829c:	e7e0      	b.n	8008260 <_printf_float+0x1a4>
 800829e:	6823      	ldr	r3, [r4, #0]
 80082a0:	055a      	lsls	r2, r3, #21
 80082a2:	d407      	bmi.n	80082b4 <_printf_float+0x1f8>
 80082a4:	6923      	ldr	r3, [r4, #16]
 80082a6:	4642      	mov	r2, r8
 80082a8:	4631      	mov	r1, r6
 80082aa:	4628      	mov	r0, r5
 80082ac:	47b8      	blx	r7
 80082ae:	3001      	adds	r0, #1
 80082b0:	d12c      	bne.n	800830c <_printf_float+0x250>
 80082b2:	e764      	b.n	800817e <_printf_float+0xc2>
 80082b4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80082b8:	f240 80e0 	bls.w	800847c <_printf_float+0x3c0>
 80082bc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80082c0:	2200      	movs	r2, #0
 80082c2:	2300      	movs	r3, #0
 80082c4:	f7f8 fc18 	bl	8000af8 <__aeabi_dcmpeq>
 80082c8:	2800      	cmp	r0, #0
 80082ca:	d034      	beq.n	8008336 <_printf_float+0x27a>
 80082cc:	4a37      	ldr	r2, [pc, #220]	; (80083ac <_printf_float+0x2f0>)
 80082ce:	2301      	movs	r3, #1
 80082d0:	4631      	mov	r1, r6
 80082d2:	4628      	mov	r0, r5
 80082d4:	47b8      	blx	r7
 80082d6:	3001      	adds	r0, #1
 80082d8:	f43f af51 	beq.w	800817e <_printf_float+0xc2>
 80082dc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80082e0:	429a      	cmp	r2, r3
 80082e2:	db02      	blt.n	80082ea <_printf_float+0x22e>
 80082e4:	6823      	ldr	r3, [r4, #0]
 80082e6:	07d8      	lsls	r0, r3, #31
 80082e8:	d510      	bpl.n	800830c <_printf_float+0x250>
 80082ea:	ee18 3a10 	vmov	r3, s16
 80082ee:	4652      	mov	r2, sl
 80082f0:	4631      	mov	r1, r6
 80082f2:	4628      	mov	r0, r5
 80082f4:	47b8      	blx	r7
 80082f6:	3001      	adds	r0, #1
 80082f8:	f43f af41 	beq.w	800817e <_printf_float+0xc2>
 80082fc:	f04f 0800 	mov.w	r8, #0
 8008300:	f104 091a 	add.w	r9, r4, #26
 8008304:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008306:	3b01      	subs	r3, #1
 8008308:	4543      	cmp	r3, r8
 800830a:	dc09      	bgt.n	8008320 <_printf_float+0x264>
 800830c:	6823      	ldr	r3, [r4, #0]
 800830e:	079b      	lsls	r3, r3, #30
 8008310:	f100 8105 	bmi.w	800851e <_printf_float+0x462>
 8008314:	68e0      	ldr	r0, [r4, #12]
 8008316:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008318:	4298      	cmp	r0, r3
 800831a:	bfb8      	it	lt
 800831c:	4618      	movlt	r0, r3
 800831e:	e730      	b.n	8008182 <_printf_float+0xc6>
 8008320:	2301      	movs	r3, #1
 8008322:	464a      	mov	r2, r9
 8008324:	4631      	mov	r1, r6
 8008326:	4628      	mov	r0, r5
 8008328:	47b8      	blx	r7
 800832a:	3001      	adds	r0, #1
 800832c:	f43f af27 	beq.w	800817e <_printf_float+0xc2>
 8008330:	f108 0801 	add.w	r8, r8, #1
 8008334:	e7e6      	b.n	8008304 <_printf_float+0x248>
 8008336:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008338:	2b00      	cmp	r3, #0
 800833a:	dc39      	bgt.n	80083b0 <_printf_float+0x2f4>
 800833c:	4a1b      	ldr	r2, [pc, #108]	; (80083ac <_printf_float+0x2f0>)
 800833e:	2301      	movs	r3, #1
 8008340:	4631      	mov	r1, r6
 8008342:	4628      	mov	r0, r5
 8008344:	47b8      	blx	r7
 8008346:	3001      	adds	r0, #1
 8008348:	f43f af19 	beq.w	800817e <_printf_float+0xc2>
 800834c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008350:	4313      	orrs	r3, r2
 8008352:	d102      	bne.n	800835a <_printf_float+0x29e>
 8008354:	6823      	ldr	r3, [r4, #0]
 8008356:	07d9      	lsls	r1, r3, #31
 8008358:	d5d8      	bpl.n	800830c <_printf_float+0x250>
 800835a:	ee18 3a10 	vmov	r3, s16
 800835e:	4652      	mov	r2, sl
 8008360:	4631      	mov	r1, r6
 8008362:	4628      	mov	r0, r5
 8008364:	47b8      	blx	r7
 8008366:	3001      	adds	r0, #1
 8008368:	f43f af09 	beq.w	800817e <_printf_float+0xc2>
 800836c:	f04f 0900 	mov.w	r9, #0
 8008370:	f104 0a1a 	add.w	sl, r4, #26
 8008374:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008376:	425b      	negs	r3, r3
 8008378:	454b      	cmp	r3, r9
 800837a:	dc01      	bgt.n	8008380 <_printf_float+0x2c4>
 800837c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800837e:	e792      	b.n	80082a6 <_printf_float+0x1ea>
 8008380:	2301      	movs	r3, #1
 8008382:	4652      	mov	r2, sl
 8008384:	4631      	mov	r1, r6
 8008386:	4628      	mov	r0, r5
 8008388:	47b8      	blx	r7
 800838a:	3001      	adds	r0, #1
 800838c:	f43f aef7 	beq.w	800817e <_printf_float+0xc2>
 8008390:	f109 0901 	add.w	r9, r9, #1
 8008394:	e7ee      	b.n	8008374 <_printf_float+0x2b8>
 8008396:	bf00      	nop
 8008398:	7fefffff 	.word	0x7fefffff
 800839c:	0800ab2c 	.word	0x0800ab2c
 80083a0:	0800ab30 	.word	0x0800ab30
 80083a4:	0800ab38 	.word	0x0800ab38
 80083a8:	0800ab34 	.word	0x0800ab34
 80083ac:	0800ab3c 	.word	0x0800ab3c
 80083b0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80083b2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80083b4:	429a      	cmp	r2, r3
 80083b6:	bfa8      	it	ge
 80083b8:	461a      	movge	r2, r3
 80083ba:	2a00      	cmp	r2, #0
 80083bc:	4691      	mov	r9, r2
 80083be:	dc37      	bgt.n	8008430 <_printf_float+0x374>
 80083c0:	f04f 0b00 	mov.w	fp, #0
 80083c4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80083c8:	f104 021a 	add.w	r2, r4, #26
 80083cc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80083ce:	9305      	str	r3, [sp, #20]
 80083d0:	eba3 0309 	sub.w	r3, r3, r9
 80083d4:	455b      	cmp	r3, fp
 80083d6:	dc33      	bgt.n	8008440 <_printf_float+0x384>
 80083d8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80083dc:	429a      	cmp	r2, r3
 80083de:	db3b      	blt.n	8008458 <_printf_float+0x39c>
 80083e0:	6823      	ldr	r3, [r4, #0]
 80083e2:	07da      	lsls	r2, r3, #31
 80083e4:	d438      	bmi.n	8008458 <_printf_float+0x39c>
 80083e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80083e8:	9a05      	ldr	r2, [sp, #20]
 80083ea:	9909      	ldr	r1, [sp, #36]	; 0x24
 80083ec:	1a9a      	subs	r2, r3, r2
 80083ee:	eba3 0901 	sub.w	r9, r3, r1
 80083f2:	4591      	cmp	r9, r2
 80083f4:	bfa8      	it	ge
 80083f6:	4691      	movge	r9, r2
 80083f8:	f1b9 0f00 	cmp.w	r9, #0
 80083fc:	dc35      	bgt.n	800846a <_printf_float+0x3ae>
 80083fe:	f04f 0800 	mov.w	r8, #0
 8008402:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008406:	f104 0a1a 	add.w	sl, r4, #26
 800840a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800840e:	1a9b      	subs	r3, r3, r2
 8008410:	eba3 0309 	sub.w	r3, r3, r9
 8008414:	4543      	cmp	r3, r8
 8008416:	f77f af79 	ble.w	800830c <_printf_float+0x250>
 800841a:	2301      	movs	r3, #1
 800841c:	4652      	mov	r2, sl
 800841e:	4631      	mov	r1, r6
 8008420:	4628      	mov	r0, r5
 8008422:	47b8      	blx	r7
 8008424:	3001      	adds	r0, #1
 8008426:	f43f aeaa 	beq.w	800817e <_printf_float+0xc2>
 800842a:	f108 0801 	add.w	r8, r8, #1
 800842e:	e7ec      	b.n	800840a <_printf_float+0x34e>
 8008430:	4613      	mov	r3, r2
 8008432:	4631      	mov	r1, r6
 8008434:	4642      	mov	r2, r8
 8008436:	4628      	mov	r0, r5
 8008438:	47b8      	blx	r7
 800843a:	3001      	adds	r0, #1
 800843c:	d1c0      	bne.n	80083c0 <_printf_float+0x304>
 800843e:	e69e      	b.n	800817e <_printf_float+0xc2>
 8008440:	2301      	movs	r3, #1
 8008442:	4631      	mov	r1, r6
 8008444:	4628      	mov	r0, r5
 8008446:	9205      	str	r2, [sp, #20]
 8008448:	47b8      	blx	r7
 800844a:	3001      	adds	r0, #1
 800844c:	f43f ae97 	beq.w	800817e <_printf_float+0xc2>
 8008450:	9a05      	ldr	r2, [sp, #20]
 8008452:	f10b 0b01 	add.w	fp, fp, #1
 8008456:	e7b9      	b.n	80083cc <_printf_float+0x310>
 8008458:	ee18 3a10 	vmov	r3, s16
 800845c:	4652      	mov	r2, sl
 800845e:	4631      	mov	r1, r6
 8008460:	4628      	mov	r0, r5
 8008462:	47b8      	blx	r7
 8008464:	3001      	adds	r0, #1
 8008466:	d1be      	bne.n	80083e6 <_printf_float+0x32a>
 8008468:	e689      	b.n	800817e <_printf_float+0xc2>
 800846a:	9a05      	ldr	r2, [sp, #20]
 800846c:	464b      	mov	r3, r9
 800846e:	4442      	add	r2, r8
 8008470:	4631      	mov	r1, r6
 8008472:	4628      	mov	r0, r5
 8008474:	47b8      	blx	r7
 8008476:	3001      	adds	r0, #1
 8008478:	d1c1      	bne.n	80083fe <_printf_float+0x342>
 800847a:	e680      	b.n	800817e <_printf_float+0xc2>
 800847c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800847e:	2a01      	cmp	r2, #1
 8008480:	dc01      	bgt.n	8008486 <_printf_float+0x3ca>
 8008482:	07db      	lsls	r3, r3, #31
 8008484:	d538      	bpl.n	80084f8 <_printf_float+0x43c>
 8008486:	2301      	movs	r3, #1
 8008488:	4642      	mov	r2, r8
 800848a:	4631      	mov	r1, r6
 800848c:	4628      	mov	r0, r5
 800848e:	47b8      	blx	r7
 8008490:	3001      	adds	r0, #1
 8008492:	f43f ae74 	beq.w	800817e <_printf_float+0xc2>
 8008496:	ee18 3a10 	vmov	r3, s16
 800849a:	4652      	mov	r2, sl
 800849c:	4631      	mov	r1, r6
 800849e:	4628      	mov	r0, r5
 80084a0:	47b8      	blx	r7
 80084a2:	3001      	adds	r0, #1
 80084a4:	f43f ae6b 	beq.w	800817e <_printf_float+0xc2>
 80084a8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80084ac:	2200      	movs	r2, #0
 80084ae:	2300      	movs	r3, #0
 80084b0:	f7f8 fb22 	bl	8000af8 <__aeabi_dcmpeq>
 80084b4:	b9d8      	cbnz	r0, 80084ee <_printf_float+0x432>
 80084b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80084b8:	f108 0201 	add.w	r2, r8, #1
 80084bc:	3b01      	subs	r3, #1
 80084be:	4631      	mov	r1, r6
 80084c0:	4628      	mov	r0, r5
 80084c2:	47b8      	blx	r7
 80084c4:	3001      	adds	r0, #1
 80084c6:	d10e      	bne.n	80084e6 <_printf_float+0x42a>
 80084c8:	e659      	b.n	800817e <_printf_float+0xc2>
 80084ca:	2301      	movs	r3, #1
 80084cc:	4652      	mov	r2, sl
 80084ce:	4631      	mov	r1, r6
 80084d0:	4628      	mov	r0, r5
 80084d2:	47b8      	blx	r7
 80084d4:	3001      	adds	r0, #1
 80084d6:	f43f ae52 	beq.w	800817e <_printf_float+0xc2>
 80084da:	f108 0801 	add.w	r8, r8, #1
 80084de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80084e0:	3b01      	subs	r3, #1
 80084e2:	4543      	cmp	r3, r8
 80084e4:	dcf1      	bgt.n	80084ca <_printf_float+0x40e>
 80084e6:	464b      	mov	r3, r9
 80084e8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80084ec:	e6dc      	b.n	80082a8 <_printf_float+0x1ec>
 80084ee:	f04f 0800 	mov.w	r8, #0
 80084f2:	f104 0a1a 	add.w	sl, r4, #26
 80084f6:	e7f2      	b.n	80084de <_printf_float+0x422>
 80084f8:	2301      	movs	r3, #1
 80084fa:	4642      	mov	r2, r8
 80084fc:	e7df      	b.n	80084be <_printf_float+0x402>
 80084fe:	2301      	movs	r3, #1
 8008500:	464a      	mov	r2, r9
 8008502:	4631      	mov	r1, r6
 8008504:	4628      	mov	r0, r5
 8008506:	47b8      	blx	r7
 8008508:	3001      	adds	r0, #1
 800850a:	f43f ae38 	beq.w	800817e <_printf_float+0xc2>
 800850e:	f108 0801 	add.w	r8, r8, #1
 8008512:	68e3      	ldr	r3, [r4, #12]
 8008514:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008516:	1a5b      	subs	r3, r3, r1
 8008518:	4543      	cmp	r3, r8
 800851a:	dcf0      	bgt.n	80084fe <_printf_float+0x442>
 800851c:	e6fa      	b.n	8008314 <_printf_float+0x258>
 800851e:	f04f 0800 	mov.w	r8, #0
 8008522:	f104 0919 	add.w	r9, r4, #25
 8008526:	e7f4      	b.n	8008512 <_printf_float+0x456>

08008528 <_printf_common>:
 8008528:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800852c:	4616      	mov	r6, r2
 800852e:	4699      	mov	r9, r3
 8008530:	688a      	ldr	r2, [r1, #8]
 8008532:	690b      	ldr	r3, [r1, #16]
 8008534:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8008538:	4293      	cmp	r3, r2
 800853a:	bfb8      	it	lt
 800853c:	4613      	movlt	r3, r2
 800853e:	6033      	str	r3, [r6, #0]
 8008540:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8008544:	4607      	mov	r7, r0
 8008546:	460c      	mov	r4, r1
 8008548:	b10a      	cbz	r2, 800854e <_printf_common+0x26>
 800854a:	3301      	adds	r3, #1
 800854c:	6033      	str	r3, [r6, #0]
 800854e:	6823      	ldr	r3, [r4, #0]
 8008550:	0699      	lsls	r1, r3, #26
 8008552:	bf42      	ittt	mi
 8008554:	6833      	ldrmi	r3, [r6, #0]
 8008556:	3302      	addmi	r3, #2
 8008558:	6033      	strmi	r3, [r6, #0]
 800855a:	6825      	ldr	r5, [r4, #0]
 800855c:	f015 0506 	ands.w	r5, r5, #6
 8008560:	d106      	bne.n	8008570 <_printf_common+0x48>
 8008562:	f104 0a19 	add.w	sl, r4, #25
 8008566:	68e3      	ldr	r3, [r4, #12]
 8008568:	6832      	ldr	r2, [r6, #0]
 800856a:	1a9b      	subs	r3, r3, r2
 800856c:	42ab      	cmp	r3, r5
 800856e:	dc26      	bgt.n	80085be <_printf_common+0x96>
 8008570:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008574:	1e13      	subs	r3, r2, #0
 8008576:	6822      	ldr	r2, [r4, #0]
 8008578:	bf18      	it	ne
 800857a:	2301      	movne	r3, #1
 800857c:	0692      	lsls	r2, r2, #26
 800857e:	d42b      	bmi.n	80085d8 <_printf_common+0xb0>
 8008580:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008584:	4649      	mov	r1, r9
 8008586:	4638      	mov	r0, r7
 8008588:	47c0      	blx	r8
 800858a:	3001      	adds	r0, #1
 800858c:	d01e      	beq.n	80085cc <_printf_common+0xa4>
 800858e:	6823      	ldr	r3, [r4, #0]
 8008590:	68e5      	ldr	r5, [r4, #12]
 8008592:	6832      	ldr	r2, [r6, #0]
 8008594:	f003 0306 	and.w	r3, r3, #6
 8008598:	2b04      	cmp	r3, #4
 800859a:	bf08      	it	eq
 800859c:	1aad      	subeq	r5, r5, r2
 800859e:	68a3      	ldr	r3, [r4, #8]
 80085a0:	6922      	ldr	r2, [r4, #16]
 80085a2:	bf0c      	ite	eq
 80085a4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80085a8:	2500      	movne	r5, #0
 80085aa:	4293      	cmp	r3, r2
 80085ac:	bfc4      	itt	gt
 80085ae:	1a9b      	subgt	r3, r3, r2
 80085b0:	18ed      	addgt	r5, r5, r3
 80085b2:	2600      	movs	r6, #0
 80085b4:	341a      	adds	r4, #26
 80085b6:	42b5      	cmp	r5, r6
 80085b8:	d11a      	bne.n	80085f0 <_printf_common+0xc8>
 80085ba:	2000      	movs	r0, #0
 80085bc:	e008      	b.n	80085d0 <_printf_common+0xa8>
 80085be:	2301      	movs	r3, #1
 80085c0:	4652      	mov	r2, sl
 80085c2:	4649      	mov	r1, r9
 80085c4:	4638      	mov	r0, r7
 80085c6:	47c0      	blx	r8
 80085c8:	3001      	adds	r0, #1
 80085ca:	d103      	bne.n	80085d4 <_printf_common+0xac>
 80085cc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80085d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80085d4:	3501      	adds	r5, #1
 80085d6:	e7c6      	b.n	8008566 <_printf_common+0x3e>
 80085d8:	18e1      	adds	r1, r4, r3
 80085da:	1c5a      	adds	r2, r3, #1
 80085dc:	2030      	movs	r0, #48	; 0x30
 80085de:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80085e2:	4422      	add	r2, r4
 80085e4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80085e8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80085ec:	3302      	adds	r3, #2
 80085ee:	e7c7      	b.n	8008580 <_printf_common+0x58>
 80085f0:	2301      	movs	r3, #1
 80085f2:	4622      	mov	r2, r4
 80085f4:	4649      	mov	r1, r9
 80085f6:	4638      	mov	r0, r7
 80085f8:	47c0      	blx	r8
 80085fa:	3001      	adds	r0, #1
 80085fc:	d0e6      	beq.n	80085cc <_printf_common+0xa4>
 80085fe:	3601      	adds	r6, #1
 8008600:	e7d9      	b.n	80085b6 <_printf_common+0x8e>
	...

08008604 <_printf_i>:
 8008604:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008608:	7e0f      	ldrb	r7, [r1, #24]
 800860a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800860c:	2f78      	cmp	r7, #120	; 0x78
 800860e:	4691      	mov	r9, r2
 8008610:	4680      	mov	r8, r0
 8008612:	460c      	mov	r4, r1
 8008614:	469a      	mov	sl, r3
 8008616:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800861a:	d807      	bhi.n	800862c <_printf_i+0x28>
 800861c:	2f62      	cmp	r7, #98	; 0x62
 800861e:	d80a      	bhi.n	8008636 <_printf_i+0x32>
 8008620:	2f00      	cmp	r7, #0
 8008622:	f000 80d8 	beq.w	80087d6 <_printf_i+0x1d2>
 8008626:	2f58      	cmp	r7, #88	; 0x58
 8008628:	f000 80a3 	beq.w	8008772 <_printf_i+0x16e>
 800862c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008630:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8008634:	e03a      	b.n	80086ac <_printf_i+0xa8>
 8008636:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800863a:	2b15      	cmp	r3, #21
 800863c:	d8f6      	bhi.n	800862c <_printf_i+0x28>
 800863e:	a101      	add	r1, pc, #4	; (adr r1, 8008644 <_printf_i+0x40>)
 8008640:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008644:	0800869d 	.word	0x0800869d
 8008648:	080086b1 	.word	0x080086b1
 800864c:	0800862d 	.word	0x0800862d
 8008650:	0800862d 	.word	0x0800862d
 8008654:	0800862d 	.word	0x0800862d
 8008658:	0800862d 	.word	0x0800862d
 800865c:	080086b1 	.word	0x080086b1
 8008660:	0800862d 	.word	0x0800862d
 8008664:	0800862d 	.word	0x0800862d
 8008668:	0800862d 	.word	0x0800862d
 800866c:	0800862d 	.word	0x0800862d
 8008670:	080087bd 	.word	0x080087bd
 8008674:	080086e1 	.word	0x080086e1
 8008678:	0800879f 	.word	0x0800879f
 800867c:	0800862d 	.word	0x0800862d
 8008680:	0800862d 	.word	0x0800862d
 8008684:	080087df 	.word	0x080087df
 8008688:	0800862d 	.word	0x0800862d
 800868c:	080086e1 	.word	0x080086e1
 8008690:	0800862d 	.word	0x0800862d
 8008694:	0800862d 	.word	0x0800862d
 8008698:	080087a7 	.word	0x080087a7
 800869c:	682b      	ldr	r3, [r5, #0]
 800869e:	1d1a      	adds	r2, r3, #4
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	602a      	str	r2, [r5, #0]
 80086a4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80086a8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80086ac:	2301      	movs	r3, #1
 80086ae:	e0a3      	b.n	80087f8 <_printf_i+0x1f4>
 80086b0:	6820      	ldr	r0, [r4, #0]
 80086b2:	6829      	ldr	r1, [r5, #0]
 80086b4:	0606      	lsls	r6, r0, #24
 80086b6:	f101 0304 	add.w	r3, r1, #4
 80086ba:	d50a      	bpl.n	80086d2 <_printf_i+0xce>
 80086bc:	680e      	ldr	r6, [r1, #0]
 80086be:	602b      	str	r3, [r5, #0]
 80086c0:	2e00      	cmp	r6, #0
 80086c2:	da03      	bge.n	80086cc <_printf_i+0xc8>
 80086c4:	232d      	movs	r3, #45	; 0x2d
 80086c6:	4276      	negs	r6, r6
 80086c8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80086cc:	485e      	ldr	r0, [pc, #376]	; (8008848 <_printf_i+0x244>)
 80086ce:	230a      	movs	r3, #10
 80086d0:	e019      	b.n	8008706 <_printf_i+0x102>
 80086d2:	680e      	ldr	r6, [r1, #0]
 80086d4:	602b      	str	r3, [r5, #0]
 80086d6:	f010 0f40 	tst.w	r0, #64	; 0x40
 80086da:	bf18      	it	ne
 80086dc:	b236      	sxthne	r6, r6
 80086de:	e7ef      	b.n	80086c0 <_printf_i+0xbc>
 80086e0:	682b      	ldr	r3, [r5, #0]
 80086e2:	6820      	ldr	r0, [r4, #0]
 80086e4:	1d19      	adds	r1, r3, #4
 80086e6:	6029      	str	r1, [r5, #0]
 80086e8:	0601      	lsls	r1, r0, #24
 80086ea:	d501      	bpl.n	80086f0 <_printf_i+0xec>
 80086ec:	681e      	ldr	r6, [r3, #0]
 80086ee:	e002      	b.n	80086f6 <_printf_i+0xf2>
 80086f0:	0646      	lsls	r6, r0, #25
 80086f2:	d5fb      	bpl.n	80086ec <_printf_i+0xe8>
 80086f4:	881e      	ldrh	r6, [r3, #0]
 80086f6:	4854      	ldr	r0, [pc, #336]	; (8008848 <_printf_i+0x244>)
 80086f8:	2f6f      	cmp	r7, #111	; 0x6f
 80086fa:	bf0c      	ite	eq
 80086fc:	2308      	moveq	r3, #8
 80086fe:	230a      	movne	r3, #10
 8008700:	2100      	movs	r1, #0
 8008702:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8008706:	6865      	ldr	r5, [r4, #4]
 8008708:	60a5      	str	r5, [r4, #8]
 800870a:	2d00      	cmp	r5, #0
 800870c:	bfa2      	ittt	ge
 800870e:	6821      	ldrge	r1, [r4, #0]
 8008710:	f021 0104 	bicge.w	r1, r1, #4
 8008714:	6021      	strge	r1, [r4, #0]
 8008716:	b90e      	cbnz	r6, 800871c <_printf_i+0x118>
 8008718:	2d00      	cmp	r5, #0
 800871a:	d04d      	beq.n	80087b8 <_printf_i+0x1b4>
 800871c:	4615      	mov	r5, r2
 800871e:	fbb6 f1f3 	udiv	r1, r6, r3
 8008722:	fb03 6711 	mls	r7, r3, r1, r6
 8008726:	5dc7      	ldrb	r7, [r0, r7]
 8008728:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800872c:	4637      	mov	r7, r6
 800872e:	42bb      	cmp	r3, r7
 8008730:	460e      	mov	r6, r1
 8008732:	d9f4      	bls.n	800871e <_printf_i+0x11a>
 8008734:	2b08      	cmp	r3, #8
 8008736:	d10b      	bne.n	8008750 <_printf_i+0x14c>
 8008738:	6823      	ldr	r3, [r4, #0]
 800873a:	07de      	lsls	r6, r3, #31
 800873c:	d508      	bpl.n	8008750 <_printf_i+0x14c>
 800873e:	6923      	ldr	r3, [r4, #16]
 8008740:	6861      	ldr	r1, [r4, #4]
 8008742:	4299      	cmp	r1, r3
 8008744:	bfde      	ittt	le
 8008746:	2330      	movle	r3, #48	; 0x30
 8008748:	f805 3c01 	strble.w	r3, [r5, #-1]
 800874c:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8008750:	1b52      	subs	r2, r2, r5
 8008752:	6122      	str	r2, [r4, #16]
 8008754:	f8cd a000 	str.w	sl, [sp]
 8008758:	464b      	mov	r3, r9
 800875a:	aa03      	add	r2, sp, #12
 800875c:	4621      	mov	r1, r4
 800875e:	4640      	mov	r0, r8
 8008760:	f7ff fee2 	bl	8008528 <_printf_common>
 8008764:	3001      	adds	r0, #1
 8008766:	d14c      	bne.n	8008802 <_printf_i+0x1fe>
 8008768:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800876c:	b004      	add	sp, #16
 800876e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008772:	4835      	ldr	r0, [pc, #212]	; (8008848 <_printf_i+0x244>)
 8008774:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8008778:	6829      	ldr	r1, [r5, #0]
 800877a:	6823      	ldr	r3, [r4, #0]
 800877c:	f851 6b04 	ldr.w	r6, [r1], #4
 8008780:	6029      	str	r1, [r5, #0]
 8008782:	061d      	lsls	r5, r3, #24
 8008784:	d514      	bpl.n	80087b0 <_printf_i+0x1ac>
 8008786:	07df      	lsls	r7, r3, #31
 8008788:	bf44      	itt	mi
 800878a:	f043 0320 	orrmi.w	r3, r3, #32
 800878e:	6023      	strmi	r3, [r4, #0]
 8008790:	b91e      	cbnz	r6, 800879a <_printf_i+0x196>
 8008792:	6823      	ldr	r3, [r4, #0]
 8008794:	f023 0320 	bic.w	r3, r3, #32
 8008798:	6023      	str	r3, [r4, #0]
 800879a:	2310      	movs	r3, #16
 800879c:	e7b0      	b.n	8008700 <_printf_i+0xfc>
 800879e:	6823      	ldr	r3, [r4, #0]
 80087a0:	f043 0320 	orr.w	r3, r3, #32
 80087a4:	6023      	str	r3, [r4, #0]
 80087a6:	2378      	movs	r3, #120	; 0x78
 80087a8:	4828      	ldr	r0, [pc, #160]	; (800884c <_printf_i+0x248>)
 80087aa:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80087ae:	e7e3      	b.n	8008778 <_printf_i+0x174>
 80087b0:	0659      	lsls	r1, r3, #25
 80087b2:	bf48      	it	mi
 80087b4:	b2b6      	uxthmi	r6, r6
 80087b6:	e7e6      	b.n	8008786 <_printf_i+0x182>
 80087b8:	4615      	mov	r5, r2
 80087ba:	e7bb      	b.n	8008734 <_printf_i+0x130>
 80087bc:	682b      	ldr	r3, [r5, #0]
 80087be:	6826      	ldr	r6, [r4, #0]
 80087c0:	6961      	ldr	r1, [r4, #20]
 80087c2:	1d18      	adds	r0, r3, #4
 80087c4:	6028      	str	r0, [r5, #0]
 80087c6:	0635      	lsls	r5, r6, #24
 80087c8:	681b      	ldr	r3, [r3, #0]
 80087ca:	d501      	bpl.n	80087d0 <_printf_i+0x1cc>
 80087cc:	6019      	str	r1, [r3, #0]
 80087ce:	e002      	b.n	80087d6 <_printf_i+0x1d2>
 80087d0:	0670      	lsls	r0, r6, #25
 80087d2:	d5fb      	bpl.n	80087cc <_printf_i+0x1c8>
 80087d4:	8019      	strh	r1, [r3, #0]
 80087d6:	2300      	movs	r3, #0
 80087d8:	6123      	str	r3, [r4, #16]
 80087da:	4615      	mov	r5, r2
 80087dc:	e7ba      	b.n	8008754 <_printf_i+0x150>
 80087de:	682b      	ldr	r3, [r5, #0]
 80087e0:	1d1a      	adds	r2, r3, #4
 80087e2:	602a      	str	r2, [r5, #0]
 80087e4:	681d      	ldr	r5, [r3, #0]
 80087e6:	6862      	ldr	r2, [r4, #4]
 80087e8:	2100      	movs	r1, #0
 80087ea:	4628      	mov	r0, r5
 80087ec:	f7f7 fd10 	bl	8000210 <memchr>
 80087f0:	b108      	cbz	r0, 80087f6 <_printf_i+0x1f2>
 80087f2:	1b40      	subs	r0, r0, r5
 80087f4:	6060      	str	r0, [r4, #4]
 80087f6:	6863      	ldr	r3, [r4, #4]
 80087f8:	6123      	str	r3, [r4, #16]
 80087fa:	2300      	movs	r3, #0
 80087fc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008800:	e7a8      	b.n	8008754 <_printf_i+0x150>
 8008802:	6923      	ldr	r3, [r4, #16]
 8008804:	462a      	mov	r2, r5
 8008806:	4649      	mov	r1, r9
 8008808:	4640      	mov	r0, r8
 800880a:	47d0      	blx	sl
 800880c:	3001      	adds	r0, #1
 800880e:	d0ab      	beq.n	8008768 <_printf_i+0x164>
 8008810:	6823      	ldr	r3, [r4, #0]
 8008812:	079b      	lsls	r3, r3, #30
 8008814:	d413      	bmi.n	800883e <_printf_i+0x23a>
 8008816:	68e0      	ldr	r0, [r4, #12]
 8008818:	9b03      	ldr	r3, [sp, #12]
 800881a:	4298      	cmp	r0, r3
 800881c:	bfb8      	it	lt
 800881e:	4618      	movlt	r0, r3
 8008820:	e7a4      	b.n	800876c <_printf_i+0x168>
 8008822:	2301      	movs	r3, #1
 8008824:	4632      	mov	r2, r6
 8008826:	4649      	mov	r1, r9
 8008828:	4640      	mov	r0, r8
 800882a:	47d0      	blx	sl
 800882c:	3001      	adds	r0, #1
 800882e:	d09b      	beq.n	8008768 <_printf_i+0x164>
 8008830:	3501      	adds	r5, #1
 8008832:	68e3      	ldr	r3, [r4, #12]
 8008834:	9903      	ldr	r1, [sp, #12]
 8008836:	1a5b      	subs	r3, r3, r1
 8008838:	42ab      	cmp	r3, r5
 800883a:	dcf2      	bgt.n	8008822 <_printf_i+0x21e>
 800883c:	e7eb      	b.n	8008816 <_printf_i+0x212>
 800883e:	2500      	movs	r5, #0
 8008840:	f104 0619 	add.w	r6, r4, #25
 8008844:	e7f5      	b.n	8008832 <_printf_i+0x22e>
 8008846:	bf00      	nop
 8008848:	0800ab3e 	.word	0x0800ab3e
 800884c:	0800ab4f 	.word	0x0800ab4f

08008850 <iprintf>:
 8008850:	b40f      	push	{r0, r1, r2, r3}
 8008852:	4b0a      	ldr	r3, [pc, #40]	; (800887c <iprintf+0x2c>)
 8008854:	b513      	push	{r0, r1, r4, lr}
 8008856:	681c      	ldr	r4, [r3, #0]
 8008858:	b124      	cbz	r4, 8008864 <iprintf+0x14>
 800885a:	69a3      	ldr	r3, [r4, #24]
 800885c:	b913      	cbnz	r3, 8008864 <iprintf+0x14>
 800885e:	4620      	mov	r0, r4
 8008860:	f000 fee0 	bl	8009624 <__sinit>
 8008864:	ab05      	add	r3, sp, #20
 8008866:	9a04      	ldr	r2, [sp, #16]
 8008868:	68a1      	ldr	r1, [r4, #8]
 800886a:	9301      	str	r3, [sp, #4]
 800886c:	4620      	mov	r0, r4
 800886e:	f001 fc2b 	bl	800a0c8 <_vfiprintf_r>
 8008872:	b002      	add	sp, #8
 8008874:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008878:	b004      	add	sp, #16
 800887a:	4770      	bx	lr
 800887c:	20000090 	.word	0x20000090

08008880 <quorem>:
 8008880:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008884:	6903      	ldr	r3, [r0, #16]
 8008886:	690c      	ldr	r4, [r1, #16]
 8008888:	42a3      	cmp	r3, r4
 800888a:	4607      	mov	r7, r0
 800888c:	f2c0 8081 	blt.w	8008992 <quorem+0x112>
 8008890:	3c01      	subs	r4, #1
 8008892:	f101 0814 	add.w	r8, r1, #20
 8008896:	f100 0514 	add.w	r5, r0, #20
 800889a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800889e:	9301      	str	r3, [sp, #4]
 80088a0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80088a4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80088a8:	3301      	adds	r3, #1
 80088aa:	429a      	cmp	r2, r3
 80088ac:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80088b0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80088b4:	fbb2 f6f3 	udiv	r6, r2, r3
 80088b8:	d331      	bcc.n	800891e <quorem+0x9e>
 80088ba:	f04f 0e00 	mov.w	lr, #0
 80088be:	4640      	mov	r0, r8
 80088c0:	46ac      	mov	ip, r5
 80088c2:	46f2      	mov	sl, lr
 80088c4:	f850 2b04 	ldr.w	r2, [r0], #4
 80088c8:	b293      	uxth	r3, r2
 80088ca:	fb06 e303 	mla	r3, r6, r3, lr
 80088ce:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80088d2:	b29b      	uxth	r3, r3
 80088d4:	ebaa 0303 	sub.w	r3, sl, r3
 80088d8:	f8dc a000 	ldr.w	sl, [ip]
 80088dc:	0c12      	lsrs	r2, r2, #16
 80088de:	fa13 f38a 	uxtah	r3, r3, sl
 80088e2:	fb06 e202 	mla	r2, r6, r2, lr
 80088e6:	9300      	str	r3, [sp, #0]
 80088e8:	9b00      	ldr	r3, [sp, #0]
 80088ea:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80088ee:	b292      	uxth	r2, r2
 80088f0:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80088f4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80088f8:	f8bd 3000 	ldrh.w	r3, [sp]
 80088fc:	4581      	cmp	r9, r0
 80088fe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008902:	f84c 3b04 	str.w	r3, [ip], #4
 8008906:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800890a:	d2db      	bcs.n	80088c4 <quorem+0x44>
 800890c:	f855 300b 	ldr.w	r3, [r5, fp]
 8008910:	b92b      	cbnz	r3, 800891e <quorem+0x9e>
 8008912:	9b01      	ldr	r3, [sp, #4]
 8008914:	3b04      	subs	r3, #4
 8008916:	429d      	cmp	r5, r3
 8008918:	461a      	mov	r2, r3
 800891a:	d32e      	bcc.n	800897a <quorem+0xfa>
 800891c:	613c      	str	r4, [r7, #16]
 800891e:	4638      	mov	r0, r7
 8008920:	f001 f9b0 	bl	8009c84 <__mcmp>
 8008924:	2800      	cmp	r0, #0
 8008926:	db24      	blt.n	8008972 <quorem+0xf2>
 8008928:	3601      	adds	r6, #1
 800892a:	4628      	mov	r0, r5
 800892c:	f04f 0c00 	mov.w	ip, #0
 8008930:	f858 2b04 	ldr.w	r2, [r8], #4
 8008934:	f8d0 e000 	ldr.w	lr, [r0]
 8008938:	b293      	uxth	r3, r2
 800893a:	ebac 0303 	sub.w	r3, ip, r3
 800893e:	0c12      	lsrs	r2, r2, #16
 8008940:	fa13 f38e 	uxtah	r3, r3, lr
 8008944:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8008948:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800894c:	b29b      	uxth	r3, r3
 800894e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008952:	45c1      	cmp	r9, r8
 8008954:	f840 3b04 	str.w	r3, [r0], #4
 8008958:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800895c:	d2e8      	bcs.n	8008930 <quorem+0xb0>
 800895e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008962:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008966:	b922      	cbnz	r2, 8008972 <quorem+0xf2>
 8008968:	3b04      	subs	r3, #4
 800896a:	429d      	cmp	r5, r3
 800896c:	461a      	mov	r2, r3
 800896e:	d30a      	bcc.n	8008986 <quorem+0x106>
 8008970:	613c      	str	r4, [r7, #16]
 8008972:	4630      	mov	r0, r6
 8008974:	b003      	add	sp, #12
 8008976:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800897a:	6812      	ldr	r2, [r2, #0]
 800897c:	3b04      	subs	r3, #4
 800897e:	2a00      	cmp	r2, #0
 8008980:	d1cc      	bne.n	800891c <quorem+0x9c>
 8008982:	3c01      	subs	r4, #1
 8008984:	e7c7      	b.n	8008916 <quorem+0x96>
 8008986:	6812      	ldr	r2, [r2, #0]
 8008988:	3b04      	subs	r3, #4
 800898a:	2a00      	cmp	r2, #0
 800898c:	d1f0      	bne.n	8008970 <quorem+0xf0>
 800898e:	3c01      	subs	r4, #1
 8008990:	e7eb      	b.n	800896a <quorem+0xea>
 8008992:	2000      	movs	r0, #0
 8008994:	e7ee      	b.n	8008974 <quorem+0xf4>
	...

08008998 <_dtoa_r>:
 8008998:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800899c:	ed2d 8b04 	vpush	{d8-d9}
 80089a0:	ec57 6b10 	vmov	r6, r7, d0
 80089a4:	b093      	sub	sp, #76	; 0x4c
 80089a6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80089a8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80089ac:	9106      	str	r1, [sp, #24]
 80089ae:	ee10 aa10 	vmov	sl, s0
 80089b2:	4604      	mov	r4, r0
 80089b4:	9209      	str	r2, [sp, #36]	; 0x24
 80089b6:	930c      	str	r3, [sp, #48]	; 0x30
 80089b8:	46bb      	mov	fp, r7
 80089ba:	b975      	cbnz	r5, 80089da <_dtoa_r+0x42>
 80089bc:	2010      	movs	r0, #16
 80089be:	f000 fed7 	bl	8009770 <malloc>
 80089c2:	4602      	mov	r2, r0
 80089c4:	6260      	str	r0, [r4, #36]	; 0x24
 80089c6:	b920      	cbnz	r0, 80089d2 <_dtoa_r+0x3a>
 80089c8:	4ba7      	ldr	r3, [pc, #668]	; (8008c68 <_dtoa_r+0x2d0>)
 80089ca:	21ea      	movs	r1, #234	; 0xea
 80089cc:	48a7      	ldr	r0, [pc, #668]	; (8008c6c <_dtoa_r+0x2d4>)
 80089ce:	f001 fdd1 	bl	800a574 <__assert_func>
 80089d2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80089d6:	6005      	str	r5, [r0, #0]
 80089d8:	60c5      	str	r5, [r0, #12]
 80089da:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80089dc:	6819      	ldr	r1, [r3, #0]
 80089de:	b151      	cbz	r1, 80089f6 <_dtoa_r+0x5e>
 80089e0:	685a      	ldr	r2, [r3, #4]
 80089e2:	604a      	str	r2, [r1, #4]
 80089e4:	2301      	movs	r3, #1
 80089e6:	4093      	lsls	r3, r2
 80089e8:	608b      	str	r3, [r1, #8]
 80089ea:	4620      	mov	r0, r4
 80089ec:	f000 ff08 	bl	8009800 <_Bfree>
 80089f0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80089f2:	2200      	movs	r2, #0
 80089f4:	601a      	str	r2, [r3, #0]
 80089f6:	1e3b      	subs	r3, r7, #0
 80089f8:	bfaa      	itet	ge
 80089fa:	2300      	movge	r3, #0
 80089fc:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8008a00:	f8c8 3000 	strge.w	r3, [r8]
 8008a04:	4b9a      	ldr	r3, [pc, #616]	; (8008c70 <_dtoa_r+0x2d8>)
 8008a06:	bfbc      	itt	lt
 8008a08:	2201      	movlt	r2, #1
 8008a0a:	f8c8 2000 	strlt.w	r2, [r8]
 8008a0e:	ea33 030b 	bics.w	r3, r3, fp
 8008a12:	d11b      	bne.n	8008a4c <_dtoa_r+0xb4>
 8008a14:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008a16:	f242 730f 	movw	r3, #9999	; 0x270f
 8008a1a:	6013      	str	r3, [r2, #0]
 8008a1c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008a20:	4333      	orrs	r3, r6
 8008a22:	f000 8592 	beq.w	800954a <_dtoa_r+0xbb2>
 8008a26:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008a28:	b963      	cbnz	r3, 8008a44 <_dtoa_r+0xac>
 8008a2a:	4b92      	ldr	r3, [pc, #584]	; (8008c74 <_dtoa_r+0x2dc>)
 8008a2c:	e022      	b.n	8008a74 <_dtoa_r+0xdc>
 8008a2e:	4b92      	ldr	r3, [pc, #584]	; (8008c78 <_dtoa_r+0x2e0>)
 8008a30:	9301      	str	r3, [sp, #4]
 8008a32:	3308      	adds	r3, #8
 8008a34:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008a36:	6013      	str	r3, [r2, #0]
 8008a38:	9801      	ldr	r0, [sp, #4]
 8008a3a:	b013      	add	sp, #76	; 0x4c
 8008a3c:	ecbd 8b04 	vpop	{d8-d9}
 8008a40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a44:	4b8b      	ldr	r3, [pc, #556]	; (8008c74 <_dtoa_r+0x2dc>)
 8008a46:	9301      	str	r3, [sp, #4]
 8008a48:	3303      	adds	r3, #3
 8008a4a:	e7f3      	b.n	8008a34 <_dtoa_r+0x9c>
 8008a4c:	2200      	movs	r2, #0
 8008a4e:	2300      	movs	r3, #0
 8008a50:	4650      	mov	r0, sl
 8008a52:	4659      	mov	r1, fp
 8008a54:	f7f8 f850 	bl	8000af8 <__aeabi_dcmpeq>
 8008a58:	ec4b ab19 	vmov	d9, sl, fp
 8008a5c:	4680      	mov	r8, r0
 8008a5e:	b158      	cbz	r0, 8008a78 <_dtoa_r+0xe0>
 8008a60:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008a62:	2301      	movs	r3, #1
 8008a64:	6013      	str	r3, [r2, #0]
 8008a66:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	f000 856b 	beq.w	8009544 <_dtoa_r+0xbac>
 8008a6e:	4883      	ldr	r0, [pc, #524]	; (8008c7c <_dtoa_r+0x2e4>)
 8008a70:	6018      	str	r0, [r3, #0]
 8008a72:	1e43      	subs	r3, r0, #1
 8008a74:	9301      	str	r3, [sp, #4]
 8008a76:	e7df      	b.n	8008a38 <_dtoa_r+0xa0>
 8008a78:	ec4b ab10 	vmov	d0, sl, fp
 8008a7c:	aa10      	add	r2, sp, #64	; 0x40
 8008a7e:	a911      	add	r1, sp, #68	; 0x44
 8008a80:	4620      	mov	r0, r4
 8008a82:	f001 f9a5 	bl	8009dd0 <__d2b>
 8008a86:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8008a8a:	ee08 0a10 	vmov	s16, r0
 8008a8e:	2d00      	cmp	r5, #0
 8008a90:	f000 8084 	beq.w	8008b9c <_dtoa_r+0x204>
 8008a94:	ee19 3a90 	vmov	r3, s19
 8008a98:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008a9c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8008aa0:	4656      	mov	r6, sl
 8008aa2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8008aa6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8008aaa:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8008aae:	4b74      	ldr	r3, [pc, #464]	; (8008c80 <_dtoa_r+0x2e8>)
 8008ab0:	2200      	movs	r2, #0
 8008ab2:	4630      	mov	r0, r6
 8008ab4:	4639      	mov	r1, r7
 8008ab6:	f7f7 fbff 	bl	80002b8 <__aeabi_dsub>
 8008aba:	a365      	add	r3, pc, #404	; (adr r3, 8008c50 <_dtoa_r+0x2b8>)
 8008abc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ac0:	f7f7 fdb2 	bl	8000628 <__aeabi_dmul>
 8008ac4:	a364      	add	r3, pc, #400	; (adr r3, 8008c58 <_dtoa_r+0x2c0>)
 8008ac6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008aca:	f7f7 fbf7 	bl	80002bc <__adddf3>
 8008ace:	4606      	mov	r6, r0
 8008ad0:	4628      	mov	r0, r5
 8008ad2:	460f      	mov	r7, r1
 8008ad4:	f7f7 fd3e 	bl	8000554 <__aeabi_i2d>
 8008ad8:	a361      	add	r3, pc, #388	; (adr r3, 8008c60 <_dtoa_r+0x2c8>)
 8008ada:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ade:	f7f7 fda3 	bl	8000628 <__aeabi_dmul>
 8008ae2:	4602      	mov	r2, r0
 8008ae4:	460b      	mov	r3, r1
 8008ae6:	4630      	mov	r0, r6
 8008ae8:	4639      	mov	r1, r7
 8008aea:	f7f7 fbe7 	bl	80002bc <__adddf3>
 8008aee:	4606      	mov	r6, r0
 8008af0:	460f      	mov	r7, r1
 8008af2:	f7f8 f849 	bl	8000b88 <__aeabi_d2iz>
 8008af6:	2200      	movs	r2, #0
 8008af8:	9000      	str	r0, [sp, #0]
 8008afa:	2300      	movs	r3, #0
 8008afc:	4630      	mov	r0, r6
 8008afe:	4639      	mov	r1, r7
 8008b00:	f7f8 f804 	bl	8000b0c <__aeabi_dcmplt>
 8008b04:	b150      	cbz	r0, 8008b1c <_dtoa_r+0x184>
 8008b06:	9800      	ldr	r0, [sp, #0]
 8008b08:	f7f7 fd24 	bl	8000554 <__aeabi_i2d>
 8008b0c:	4632      	mov	r2, r6
 8008b0e:	463b      	mov	r3, r7
 8008b10:	f7f7 fff2 	bl	8000af8 <__aeabi_dcmpeq>
 8008b14:	b910      	cbnz	r0, 8008b1c <_dtoa_r+0x184>
 8008b16:	9b00      	ldr	r3, [sp, #0]
 8008b18:	3b01      	subs	r3, #1
 8008b1a:	9300      	str	r3, [sp, #0]
 8008b1c:	9b00      	ldr	r3, [sp, #0]
 8008b1e:	2b16      	cmp	r3, #22
 8008b20:	d85a      	bhi.n	8008bd8 <_dtoa_r+0x240>
 8008b22:	9a00      	ldr	r2, [sp, #0]
 8008b24:	4b57      	ldr	r3, [pc, #348]	; (8008c84 <_dtoa_r+0x2ec>)
 8008b26:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008b2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b2e:	ec51 0b19 	vmov	r0, r1, d9
 8008b32:	f7f7 ffeb 	bl	8000b0c <__aeabi_dcmplt>
 8008b36:	2800      	cmp	r0, #0
 8008b38:	d050      	beq.n	8008bdc <_dtoa_r+0x244>
 8008b3a:	9b00      	ldr	r3, [sp, #0]
 8008b3c:	3b01      	subs	r3, #1
 8008b3e:	9300      	str	r3, [sp, #0]
 8008b40:	2300      	movs	r3, #0
 8008b42:	930b      	str	r3, [sp, #44]	; 0x2c
 8008b44:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008b46:	1b5d      	subs	r5, r3, r5
 8008b48:	1e6b      	subs	r3, r5, #1
 8008b4a:	9305      	str	r3, [sp, #20]
 8008b4c:	bf45      	ittet	mi
 8008b4e:	f1c5 0301 	rsbmi	r3, r5, #1
 8008b52:	9304      	strmi	r3, [sp, #16]
 8008b54:	2300      	movpl	r3, #0
 8008b56:	2300      	movmi	r3, #0
 8008b58:	bf4c      	ite	mi
 8008b5a:	9305      	strmi	r3, [sp, #20]
 8008b5c:	9304      	strpl	r3, [sp, #16]
 8008b5e:	9b00      	ldr	r3, [sp, #0]
 8008b60:	2b00      	cmp	r3, #0
 8008b62:	db3d      	blt.n	8008be0 <_dtoa_r+0x248>
 8008b64:	9b05      	ldr	r3, [sp, #20]
 8008b66:	9a00      	ldr	r2, [sp, #0]
 8008b68:	920a      	str	r2, [sp, #40]	; 0x28
 8008b6a:	4413      	add	r3, r2
 8008b6c:	9305      	str	r3, [sp, #20]
 8008b6e:	2300      	movs	r3, #0
 8008b70:	9307      	str	r3, [sp, #28]
 8008b72:	9b06      	ldr	r3, [sp, #24]
 8008b74:	2b09      	cmp	r3, #9
 8008b76:	f200 8089 	bhi.w	8008c8c <_dtoa_r+0x2f4>
 8008b7a:	2b05      	cmp	r3, #5
 8008b7c:	bfc4      	itt	gt
 8008b7e:	3b04      	subgt	r3, #4
 8008b80:	9306      	strgt	r3, [sp, #24]
 8008b82:	9b06      	ldr	r3, [sp, #24]
 8008b84:	f1a3 0302 	sub.w	r3, r3, #2
 8008b88:	bfcc      	ite	gt
 8008b8a:	2500      	movgt	r5, #0
 8008b8c:	2501      	movle	r5, #1
 8008b8e:	2b03      	cmp	r3, #3
 8008b90:	f200 8087 	bhi.w	8008ca2 <_dtoa_r+0x30a>
 8008b94:	e8df f003 	tbb	[pc, r3]
 8008b98:	59383a2d 	.word	0x59383a2d
 8008b9c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8008ba0:	441d      	add	r5, r3
 8008ba2:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8008ba6:	2b20      	cmp	r3, #32
 8008ba8:	bfc1      	itttt	gt
 8008baa:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8008bae:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8008bb2:	fa0b f303 	lslgt.w	r3, fp, r3
 8008bb6:	fa26 f000 	lsrgt.w	r0, r6, r0
 8008bba:	bfda      	itte	le
 8008bbc:	f1c3 0320 	rsble	r3, r3, #32
 8008bc0:	fa06 f003 	lslle.w	r0, r6, r3
 8008bc4:	4318      	orrgt	r0, r3
 8008bc6:	f7f7 fcb5 	bl	8000534 <__aeabi_ui2d>
 8008bca:	2301      	movs	r3, #1
 8008bcc:	4606      	mov	r6, r0
 8008bce:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8008bd2:	3d01      	subs	r5, #1
 8008bd4:	930e      	str	r3, [sp, #56]	; 0x38
 8008bd6:	e76a      	b.n	8008aae <_dtoa_r+0x116>
 8008bd8:	2301      	movs	r3, #1
 8008bda:	e7b2      	b.n	8008b42 <_dtoa_r+0x1aa>
 8008bdc:	900b      	str	r0, [sp, #44]	; 0x2c
 8008bde:	e7b1      	b.n	8008b44 <_dtoa_r+0x1ac>
 8008be0:	9b04      	ldr	r3, [sp, #16]
 8008be2:	9a00      	ldr	r2, [sp, #0]
 8008be4:	1a9b      	subs	r3, r3, r2
 8008be6:	9304      	str	r3, [sp, #16]
 8008be8:	4253      	negs	r3, r2
 8008bea:	9307      	str	r3, [sp, #28]
 8008bec:	2300      	movs	r3, #0
 8008bee:	930a      	str	r3, [sp, #40]	; 0x28
 8008bf0:	e7bf      	b.n	8008b72 <_dtoa_r+0x1da>
 8008bf2:	2300      	movs	r3, #0
 8008bf4:	9308      	str	r3, [sp, #32]
 8008bf6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	dc55      	bgt.n	8008ca8 <_dtoa_r+0x310>
 8008bfc:	2301      	movs	r3, #1
 8008bfe:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008c02:	461a      	mov	r2, r3
 8008c04:	9209      	str	r2, [sp, #36]	; 0x24
 8008c06:	e00c      	b.n	8008c22 <_dtoa_r+0x28a>
 8008c08:	2301      	movs	r3, #1
 8008c0a:	e7f3      	b.n	8008bf4 <_dtoa_r+0x25c>
 8008c0c:	2300      	movs	r3, #0
 8008c0e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008c10:	9308      	str	r3, [sp, #32]
 8008c12:	9b00      	ldr	r3, [sp, #0]
 8008c14:	4413      	add	r3, r2
 8008c16:	9302      	str	r3, [sp, #8]
 8008c18:	3301      	adds	r3, #1
 8008c1a:	2b01      	cmp	r3, #1
 8008c1c:	9303      	str	r3, [sp, #12]
 8008c1e:	bfb8      	it	lt
 8008c20:	2301      	movlt	r3, #1
 8008c22:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8008c24:	2200      	movs	r2, #0
 8008c26:	6042      	str	r2, [r0, #4]
 8008c28:	2204      	movs	r2, #4
 8008c2a:	f102 0614 	add.w	r6, r2, #20
 8008c2e:	429e      	cmp	r6, r3
 8008c30:	6841      	ldr	r1, [r0, #4]
 8008c32:	d93d      	bls.n	8008cb0 <_dtoa_r+0x318>
 8008c34:	4620      	mov	r0, r4
 8008c36:	f000 fda3 	bl	8009780 <_Balloc>
 8008c3a:	9001      	str	r0, [sp, #4]
 8008c3c:	2800      	cmp	r0, #0
 8008c3e:	d13b      	bne.n	8008cb8 <_dtoa_r+0x320>
 8008c40:	4b11      	ldr	r3, [pc, #68]	; (8008c88 <_dtoa_r+0x2f0>)
 8008c42:	4602      	mov	r2, r0
 8008c44:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8008c48:	e6c0      	b.n	80089cc <_dtoa_r+0x34>
 8008c4a:	2301      	movs	r3, #1
 8008c4c:	e7df      	b.n	8008c0e <_dtoa_r+0x276>
 8008c4e:	bf00      	nop
 8008c50:	636f4361 	.word	0x636f4361
 8008c54:	3fd287a7 	.word	0x3fd287a7
 8008c58:	8b60c8b3 	.word	0x8b60c8b3
 8008c5c:	3fc68a28 	.word	0x3fc68a28
 8008c60:	509f79fb 	.word	0x509f79fb
 8008c64:	3fd34413 	.word	0x3fd34413
 8008c68:	0800ab6d 	.word	0x0800ab6d
 8008c6c:	0800ab84 	.word	0x0800ab84
 8008c70:	7ff00000 	.word	0x7ff00000
 8008c74:	0800ab69 	.word	0x0800ab69
 8008c78:	0800ab60 	.word	0x0800ab60
 8008c7c:	0800ab3d 	.word	0x0800ab3d
 8008c80:	3ff80000 	.word	0x3ff80000
 8008c84:	0800acd8 	.word	0x0800acd8
 8008c88:	0800abdf 	.word	0x0800abdf
 8008c8c:	2501      	movs	r5, #1
 8008c8e:	2300      	movs	r3, #0
 8008c90:	9306      	str	r3, [sp, #24]
 8008c92:	9508      	str	r5, [sp, #32]
 8008c94:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008c98:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008c9c:	2200      	movs	r2, #0
 8008c9e:	2312      	movs	r3, #18
 8008ca0:	e7b0      	b.n	8008c04 <_dtoa_r+0x26c>
 8008ca2:	2301      	movs	r3, #1
 8008ca4:	9308      	str	r3, [sp, #32]
 8008ca6:	e7f5      	b.n	8008c94 <_dtoa_r+0x2fc>
 8008ca8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008caa:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008cae:	e7b8      	b.n	8008c22 <_dtoa_r+0x28a>
 8008cb0:	3101      	adds	r1, #1
 8008cb2:	6041      	str	r1, [r0, #4]
 8008cb4:	0052      	lsls	r2, r2, #1
 8008cb6:	e7b8      	b.n	8008c2a <_dtoa_r+0x292>
 8008cb8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008cba:	9a01      	ldr	r2, [sp, #4]
 8008cbc:	601a      	str	r2, [r3, #0]
 8008cbe:	9b03      	ldr	r3, [sp, #12]
 8008cc0:	2b0e      	cmp	r3, #14
 8008cc2:	f200 809d 	bhi.w	8008e00 <_dtoa_r+0x468>
 8008cc6:	2d00      	cmp	r5, #0
 8008cc8:	f000 809a 	beq.w	8008e00 <_dtoa_r+0x468>
 8008ccc:	9b00      	ldr	r3, [sp, #0]
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	dd32      	ble.n	8008d38 <_dtoa_r+0x3a0>
 8008cd2:	4ab7      	ldr	r2, [pc, #732]	; (8008fb0 <_dtoa_r+0x618>)
 8008cd4:	f003 030f 	and.w	r3, r3, #15
 8008cd8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008cdc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008ce0:	9b00      	ldr	r3, [sp, #0]
 8008ce2:	05d8      	lsls	r0, r3, #23
 8008ce4:	ea4f 1723 	mov.w	r7, r3, asr #4
 8008ce8:	d516      	bpl.n	8008d18 <_dtoa_r+0x380>
 8008cea:	4bb2      	ldr	r3, [pc, #712]	; (8008fb4 <_dtoa_r+0x61c>)
 8008cec:	ec51 0b19 	vmov	r0, r1, d9
 8008cf0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008cf4:	f7f7 fdc2 	bl	800087c <__aeabi_ddiv>
 8008cf8:	f007 070f 	and.w	r7, r7, #15
 8008cfc:	4682      	mov	sl, r0
 8008cfe:	468b      	mov	fp, r1
 8008d00:	2503      	movs	r5, #3
 8008d02:	4eac      	ldr	r6, [pc, #688]	; (8008fb4 <_dtoa_r+0x61c>)
 8008d04:	b957      	cbnz	r7, 8008d1c <_dtoa_r+0x384>
 8008d06:	4642      	mov	r2, r8
 8008d08:	464b      	mov	r3, r9
 8008d0a:	4650      	mov	r0, sl
 8008d0c:	4659      	mov	r1, fp
 8008d0e:	f7f7 fdb5 	bl	800087c <__aeabi_ddiv>
 8008d12:	4682      	mov	sl, r0
 8008d14:	468b      	mov	fp, r1
 8008d16:	e028      	b.n	8008d6a <_dtoa_r+0x3d2>
 8008d18:	2502      	movs	r5, #2
 8008d1a:	e7f2      	b.n	8008d02 <_dtoa_r+0x36a>
 8008d1c:	07f9      	lsls	r1, r7, #31
 8008d1e:	d508      	bpl.n	8008d32 <_dtoa_r+0x39a>
 8008d20:	4640      	mov	r0, r8
 8008d22:	4649      	mov	r1, r9
 8008d24:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008d28:	f7f7 fc7e 	bl	8000628 <__aeabi_dmul>
 8008d2c:	3501      	adds	r5, #1
 8008d2e:	4680      	mov	r8, r0
 8008d30:	4689      	mov	r9, r1
 8008d32:	107f      	asrs	r7, r7, #1
 8008d34:	3608      	adds	r6, #8
 8008d36:	e7e5      	b.n	8008d04 <_dtoa_r+0x36c>
 8008d38:	f000 809b 	beq.w	8008e72 <_dtoa_r+0x4da>
 8008d3c:	9b00      	ldr	r3, [sp, #0]
 8008d3e:	4f9d      	ldr	r7, [pc, #628]	; (8008fb4 <_dtoa_r+0x61c>)
 8008d40:	425e      	negs	r6, r3
 8008d42:	4b9b      	ldr	r3, [pc, #620]	; (8008fb0 <_dtoa_r+0x618>)
 8008d44:	f006 020f 	and.w	r2, r6, #15
 8008d48:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008d4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d50:	ec51 0b19 	vmov	r0, r1, d9
 8008d54:	f7f7 fc68 	bl	8000628 <__aeabi_dmul>
 8008d58:	1136      	asrs	r6, r6, #4
 8008d5a:	4682      	mov	sl, r0
 8008d5c:	468b      	mov	fp, r1
 8008d5e:	2300      	movs	r3, #0
 8008d60:	2502      	movs	r5, #2
 8008d62:	2e00      	cmp	r6, #0
 8008d64:	d17a      	bne.n	8008e5c <_dtoa_r+0x4c4>
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	d1d3      	bne.n	8008d12 <_dtoa_r+0x37a>
 8008d6a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008d6c:	2b00      	cmp	r3, #0
 8008d6e:	f000 8082 	beq.w	8008e76 <_dtoa_r+0x4de>
 8008d72:	4b91      	ldr	r3, [pc, #580]	; (8008fb8 <_dtoa_r+0x620>)
 8008d74:	2200      	movs	r2, #0
 8008d76:	4650      	mov	r0, sl
 8008d78:	4659      	mov	r1, fp
 8008d7a:	f7f7 fec7 	bl	8000b0c <__aeabi_dcmplt>
 8008d7e:	2800      	cmp	r0, #0
 8008d80:	d079      	beq.n	8008e76 <_dtoa_r+0x4de>
 8008d82:	9b03      	ldr	r3, [sp, #12]
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	d076      	beq.n	8008e76 <_dtoa_r+0x4de>
 8008d88:	9b02      	ldr	r3, [sp, #8]
 8008d8a:	2b00      	cmp	r3, #0
 8008d8c:	dd36      	ble.n	8008dfc <_dtoa_r+0x464>
 8008d8e:	9b00      	ldr	r3, [sp, #0]
 8008d90:	4650      	mov	r0, sl
 8008d92:	4659      	mov	r1, fp
 8008d94:	1e5f      	subs	r7, r3, #1
 8008d96:	2200      	movs	r2, #0
 8008d98:	4b88      	ldr	r3, [pc, #544]	; (8008fbc <_dtoa_r+0x624>)
 8008d9a:	f7f7 fc45 	bl	8000628 <__aeabi_dmul>
 8008d9e:	9e02      	ldr	r6, [sp, #8]
 8008da0:	4682      	mov	sl, r0
 8008da2:	468b      	mov	fp, r1
 8008da4:	3501      	adds	r5, #1
 8008da6:	4628      	mov	r0, r5
 8008da8:	f7f7 fbd4 	bl	8000554 <__aeabi_i2d>
 8008dac:	4652      	mov	r2, sl
 8008dae:	465b      	mov	r3, fp
 8008db0:	f7f7 fc3a 	bl	8000628 <__aeabi_dmul>
 8008db4:	4b82      	ldr	r3, [pc, #520]	; (8008fc0 <_dtoa_r+0x628>)
 8008db6:	2200      	movs	r2, #0
 8008db8:	f7f7 fa80 	bl	80002bc <__adddf3>
 8008dbc:	46d0      	mov	r8, sl
 8008dbe:	46d9      	mov	r9, fp
 8008dc0:	4682      	mov	sl, r0
 8008dc2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8008dc6:	2e00      	cmp	r6, #0
 8008dc8:	d158      	bne.n	8008e7c <_dtoa_r+0x4e4>
 8008dca:	4b7e      	ldr	r3, [pc, #504]	; (8008fc4 <_dtoa_r+0x62c>)
 8008dcc:	2200      	movs	r2, #0
 8008dce:	4640      	mov	r0, r8
 8008dd0:	4649      	mov	r1, r9
 8008dd2:	f7f7 fa71 	bl	80002b8 <__aeabi_dsub>
 8008dd6:	4652      	mov	r2, sl
 8008dd8:	465b      	mov	r3, fp
 8008dda:	4680      	mov	r8, r0
 8008ddc:	4689      	mov	r9, r1
 8008dde:	f7f7 feb3 	bl	8000b48 <__aeabi_dcmpgt>
 8008de2:	2800      	cmp	r0, #0
 8008de4:	f040 8295 	bne.w	8009312 <_dtoa_r+0x97a>
 8008de8:	4652      	mov	r2, sl
 8008dea:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8008dee:	4640      	mov	r0, r8
 8008df0:	4649      	mov	r1, r9
 8008df2:	f7f7 fe8b 	bl	8000b0c <__aeabi_dcmplt>
 8008df6:	2800      	cmp	r0, #0
 8008df8:	f040 8289 	bne.w	800930e <_dtoa_r+0x976>
 8008dfc:	ec5b ab19 	vmov	sl, fp, d9
 8008e00:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008e02:	2b00      	cmp	r3, #0
 8008e04:	f2c0 8148 	blt.w	8009098 <_dtoa_r+0x700>
 8008e08:	9a00      	ldr	r2, [sp, #0]
 8008e0a:	2a0e      	cmp	r2, #14
 8008e0c:	f300 8144 	bgt.w	8009098 <_dtoa_r+0x700>
 8008e10:	4b67      	ldr	r3, [pc, #412]	; (8008fb0 <_dtoa_r+0x618>)
 8008e12:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008e16:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008e1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	f280 80d5 	bge.w	8008fcc <_dtoa_r+0x634>
 8008e22:	9b03      	ldr	r3, [sp, #12]
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	f300 80d1 	bgt.w	8008fcc <_dtoa_r+0x634>
 8008e2a:	f040 826f 	bne.w	800930c <_dtoa_r+0x974>
 8008e2e:	4b65      	ldr	r3, [pc, #404]	; (8008fc4 <_dtoa_r+0x62c>)
 8008e30:	2200      	movs	r2, #0
 8008e32:	4640      	mov	r0, r8
 8008e34:	4649      	mov	r1, r9
 8008e36:	f7f7 fbf7 	bl	8000628 <__aeabi_dmul>
 8008e3a:	4652      	mov	r2, sl
 8008e3c:	465b      	mov	r3, fp
 8008e3e:	f7f7 fe79 	bl	8000b34 <__aeabi_dcmpge>
 8008e42:	9e03      	ldr	r6, [sp, #12]
 8008e44:	4637      	mov	r7, r6
 8008e46:	2800      	cmp	r0, #0
 8008e48:	f040 8245 	bne.w	80092d6 <_dtoa_r+0x93e>
 8008e4c:	9d01      	ldr	r5, [sp, #4]
 8008e4e:	2331      	movs	r3, #49	; 0x31
 8008e50:	f805 3b01 	strb.w	r3, [r5], #1
 8008e54:	9b00      	ldr	r3, [sp, #0]
 8008e56:	3301      	adds	r3, #1
 8008e58:	9300      	str	r3, [sp, #0]
 8008e5a:	e240      	b.n	80092de <_dtoa_r+0x946>
 8008e5c:	07f2      	lsls	r2, r6, #31
 8008e5e:	d505      	bpl.n	8008e6c <_dtoa_r+0x4d4>
 8008e60:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008e64:	f7f7 fbe0 	bl	8000628 <__aeabi_dmul>
 8008e68:	3501      	adds	r5, #1
 8008e6a:	2301      	movs	r3, #1
 8008e6c:	1076      	asrs	r6, r6, #1
 8008e6e:	3708      	adds	r7, #8
 8008e70:	e777      	b.n	8008d62 <_dtoa_r+0x3ca>
 8008e72:	2502      	movs	r5, #2
 8008e74:	e779      	b.n	8008d6a <_dtoa_r+0x3d2>
 8008e76:	9f00      	ldr	r7, [sp, #0]
 8008e78:	9e03      	ldr	r6, [sp, #12]
 8008e7a:	e794      	b.n	8008da6 <_dtoa_r+0x40e>
 8008e7c:	9901      	ldr	r1, [sp, #4]
 8008e7e:	4b4c      	ldr	r3, [pc, #304]	; (8008fb0 <_dtoa_r+0x618>)
 8008e80:	4431      	add	r1, r6
 8008e82:	910d      	str	r1, [sp, #52]	; 0x34
 8008e84:	9908      	ldr	r1, [sp, #32]
 8008e86:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8008e8a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008e8e:	2900      	cmp	r1, #0
 8008e90:	d043      	beq.n	8008f1a <_dtoa_r+0x582>
 8008e92:	494d      	ldr	r1, [pc, #308]	; (8008fc8 <_dtoa_r+0x630>)
 8008e94:	2000      	movs	r0, #0
 8008e96:	f7f7 fcf1 	bl	800087c <__aeabi_ddiv>
 8008e9a:	4652      	mov	r2, sl
 8008e9c:	465b      	mov	r3, fp
 8008e9e:	f7f7 fa0b 	bl	80002b8 <__aeabi_dsub>
 8008ea2:	9d01      	ldr	r5, [sp, #4]
 8008ea4:	4682      	mov	sl, r0
 8008ea6:	468b      	mov	fp, r1
 8008ea8:	4649      	mov	r1, r9
 8008eaa:	4640      	mov	r0, r8
 8008eac:	f7f7 fe6c 	bl	8000b88 <__aeabi_d2iz>
 8008eb0:	4606      	mov	r6, r0
 8008eb2:	f7f7 fb4f 	bl	8000554 <__aeabi_i2d>
 8008eb6:	4602      	mov	r2, r0
 8008eb8:	460b      	mov	r3, r1
 8008eba:	4640      	mov	r0, r8
 8008ebc:	4649      	mov	r1, r9
 8008ebe:	f7f7 f9fb 	bl	80002b8 <__aeabi_dsub>
 8008ec2:	3630      	adds	r6, #48	; 0x30
 8008ec4:	f805 6b01 	strb.w	r6, [r5], #1
 8008ec8:	4652      	mov	r2, sl
 8008eca:	465b      	mov	r3, fp
 8008ecc:	4680      	mov	r8, r0
 8008ece:	4689      	mov	r9, r1
 8008ed0:	f7f7 fe1c 	bl	8000b0c <__aeabi_dcmplt>
 8008ed4:	2800      	cmp	r0, #0
 8008ed6:	d163      	bne.n	8008fa0 <_dtoa_r+0x608>
 8008ed8:	4642      	mov	r2, r8
 8008eda:	464b      	mov	r3, r9
 8008edc:	4936      	ldr	r1, [pc, #216]	; (8008fb8 <_dtoa_r+0x620>)
 8008ede:	2000      	movs	r0, #0
 8008ee0:	f7f7 f9ea 	bl	80002b8 <__aeabi_dsub>
 8008ee4:	4652      	mov	r2, sl
 8008ee6:	465b      	mov	r3, fp
 8008ee8:	f7f7 fe10 	bl	8000b0c <__aeabi_dcmplt>
 8008eec:	2800      	cmp	r0, #0
 8008eee:	f040 80b5 	bne.w	800905c <_dtoa_r+0x6c4>
 8008ef2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008ef4:	429d      	cmp	r5, r3
 8008ef6:	d081      	beq.n	8008dfc <_dtoa_r+0x464>
 8008ef8:	4b30      	ldr	r3, [pc, #192]	; (8008fbc <_dtoa_r+0x624>)
 8008efa:	2200      	movs	r2, #0
 8008efc:	4650      	mov	r0, sl
 8008efe:	4659      	mov	r1, fp
 8008f00:	f7f7 fb92 	bl	8000628 <__aeabi_dmul>
 8008f04:	4b2d      	ldr	r3, [pc, #180]	; (8008fbc <_dtoa_r+0x624>)
 8008f06:	4682      	mov	sl, r0
 8008f08:	468b      	mov	fp, r1
 8008f0a:	4640      	mov	r0, r8
 8008f0c:	4649      	mov	r1, r9
 8008f0e:	2200      	movs	r2, #0
 8008f10:	f7f7 fb8a 	bl	8000628 <__aeabi_dmul>
 8008f14:	4680      	mov	r8, r0
 8008f16:	4689      	mov	r9, r1
 8008f18:	e7c6      	b.n	8008ea8 <_dtoa_r+0x510>
 8008f1a:	4650      	mov	r0, sl
 8008f1c:	4659      	mov	r1, fp
 8008f1e:	f7f7 fb83 	bl	8000628 <__aeabi_dmul>
 8008f22:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008f24:	9d01      	ldr	r5, [sp, #4]
 8008f26:	930f      	str	r3, [sp, #60]	; 0x3c
 8008f28:	4682      	mov	sl, r0
 8008f2a:	468b      	mov	fp, r1
 8008f2c:	4649      	mov	r1, r9
 8008f2e:	4640      	mov	r0, r8
 8008f30:	f7f7 fe2a 	bl	8000b88 <__aeabi_d2iz>
 8008f34:	4606      	mov	r6, r0
 8008f36:	f7f7 fb0d 	bl	8000554 <__aeabi_i2d>
 8008f3a:	3630      	adds	r6, #48	; 0x30
 8008f3c:	4602      	mov	r2, r0
 8008f3e:	460b      	mov	r3, r1
 8008f40:	4640      	mov	r0, r8
 8008f42:	4649      	mov	r1, r9
 8008f44:	f7f7 f9b8 	bl	80002b8 <__aeabi_dsub>
 8008f48:	f805 6b01 	strb.w	r6, [r5], #1
 8008f4c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008f4e:	429d      	cmp	r5, r3
 8008f50:	4680      	mov	r8, r0
 8008f52:	4689      	mov	r9, r1
 8008f54:	f04f 0200 	mov.w	r2, #0
 8008f58:	d124      	bne.n	8008fa4 <_dtoa_r+0x60c>
 8008f5a:	4b1b      	ldr	r3, [pc, #108]	; (8008fc8 <_dtoa_r+0x630>)
 8008f5c:	4650      	mov	r0, sl
 8008f5e:	4659      	mov	r1, fp
 8008f60:	f7f7 f9ac 	bl	80002bc <__adddf3>
 8008f64:	4602      	mov	r2, r0
 8008f66:	460b      	mov	r3, r1
 8008f68:	4640      	mov	r0, r8
 8008f6a:	4649      	mov	r1, r9
 8008f6c:	f7f7 fdec 	bl	8000b48 <__aeabi_dcmpgt>
 8008f70:	2800      	cmp	r0, #0
 8008f72:	d173      	bne.n	800905c <_dtoa_r+0x6c4>
 8008f74:	4652      	mov	r2, sl
 8008f76:	465b      	mov	r3, fp
 8008f78:	4913      	ldr	r1, [pc, #76]	; (8008fc8 <_dtoa_r+0x630>)
 8008f7a:	2000      	movs	r0, #0
 8008f7c:	f7f7 f99c 	bl	80002b8 <__aeabi_dsub>
 8008f80:	4602      	mov	r2, r0
 8008f82:	460b      	mov	r3, r1
 8008f84:	4640      	mov	r0, r8
 8008f86:	4649      	mov	r1, r9
 8008f88:	f7f7 fdc0 	bl	8000b0c <__aeabi_dcmplt>
 8008f8c:	2800      	cmp	r0, #0
 8008f8e:	f43f af35 	beq.w	8008dfc <_dtoa_r+0x464>
 8008f92:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8008f94:	1e6b      	subs	r3, r5, #1
 8008f96:	930f      	str	r3, [sp, #60]	; 0x3c
 8008f98:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008f9c:	2b30      	cmp	r3, #48	; 0x30
 8008f9e:	d0f8      	beq.n	8008f92 <_dtoa_r+0x5fa>
 8008fa0:	9700      	str	r7, [sp, #0]
 8008fa2:	e049      	b.n	8009038 <_dtoa_r+0x6a0>
 8008fa4:	4b05      	ldr	r3, [pc, #20]	; (8008fbc <_dtoa_r+0x624>)
 8008fa6:	f7f7 fb3f 	bl	8000628 <__aeabi_dmul>
 8008faa:	4680      	mov	r8, r0
 8008fac:	4689      	mov	r9, r1
 8008fae:	e7bd      	b.n	8008f2c <_dtoa_r+0x594>
 8008fb0:	0800acd8 	.word	0x0800acd8
 8008fb4:	0800acb0 	.word	0x0800acb0
 8008fb8:	3ff00000 	.word	0x3ff00000
 8008fbc:	40240000 	.word	0x40240000
 8008fc0:	401c0000 	.word	0x401c0000
 8008fc4:	40140000 	.word	0x40140000
 8008fc8:	3fe00000 	.word	0x3fe00000
 8008fcc:	9d01      	ldr	r5, [sp, #4]
 8008fce:	4656      	mov	r6, sl
 8008fd0:	465f      	mov	r7, fp
 8008fd2:	4642      	mov	r2, r8
 8008fd4:	464b      	mov	r3, r9
 8008fd6:	4630      	mov	r0, r6
 8008fd8:	4639      	mov	r1, r7
 8008fda:	f7f7 fc4f 	bl	800087c <__aeabi_ddiv>
 8008fde:	f7f7 fdd3 	bl	8000b88 <__aeabi_d2iz>
 8008fe2:	4682      	mov	sl, r0
 8008fe4:	f7f7 fab6 	bl	8000554 <__aeabi_i2d>
 8008fe8:	4642      	mov	r2, r8
 8008fea:	464b      	mov	r3, r9
 8008fec:	f7f7 fb1c 	bl	8000628 <__aeabi_dmul>
 8008ff0:	4602      	mov	r2, r0
 8008ff2:	460b      	mov	r3, r1
 8008ff4:	4630      	mov	r0, r6
 8008ff6:	4639      	mov	r1, r7
 8008ff8:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8008ffc:	f7f7 f95c 	bl	80002b8 <__aeabi_dsub>
 8009000:	f805 6b01 	strb.w	r6, [r5], #1
 8009004:	9e01      	ldr	r6, [sp, #4]
 8009006:	9f03      	ldr	r7, [sp, #12]
 8009008:	1bae      	subs	r6, r5, r6
 800900a:	42b7      	cmp	r7, r6
 800900c:	4602      	mov	r2, r0
 800900e:	460b      	mov	r3, r1
 8009010:	d135      	bne.n	800907e <_dtoa_r+0x6e6>
 8009012:	f7f7 f953 	bl	80002bc <__adddf3>
 8009016:	4642      	mov	r2, r8
 8009018:	464b      	mov	r3, r9
 800901a:	4606      	mov	r6, r0
 800901c:	460f      	mov	r7, r1
 800901e:	f7f7 fd93 	bl	8000b48 <__aeabi_dcmpgt>
 8009022:	b9d0      	cbnz	r0, 800905a <_dtoa_r+0x6c2>
 8009024:	4642      	mov	r2, r8
 8009026:	464b      	mov	r3, r9
 8009028:	4630      	mov	r0, r6
 800902a:	4639      	mov	r1, r7
 800902c:	f7f7 fd64 	bl	8000af8 <__aeabi_dcmpeq>
 8009030:	b110      	cbz	r0, 8009038 <_dtoa_r+0x6a0>
 8009032:	f01a 0f01 	tst.w	sl, #1
 8009036:	d110      	bne.n	800905a <_dtoa_r+0x6c2>
 8009038:	4620      	mov	r0, r4
 800903a:	ee18 1a10 	vmov	r1, s16
 800903e:	f000 fbdf 	bl	8009800 <_Bfree>
 8009042:	2300      	movs	r3, #0
 8009044:	9800      	ldr	r0, [sp, #0]
 8009046:	702b      	strb	r3, [r5, #0]
 8009048:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800904a:	3001      	adds	r0, #1
 800904c:	6018      	str	r0, [r3, #0]
 800904e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009050:	2b00      	cmp	r3, #0
 8009052:	f43f acf1 	beq.w	8008a38 <_dtoa_r+0xa0>
 8009056:	601d      	str	r5, [r3, #0]
 8009058:	e4ee      	b.n	8008a38 <_dtoa_r+0xa0>
 800905a:	9f00      	ldr	r7, [sp, #0]
 800905c:	462b      	mov	r3, r5
 800905e:	461d      	mov	r5, r3
 8009060:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009064:	2a39      	cmp	r2, #57	; 0x39
 8009066:	d106      	bne.n	8009076 <_dtoa_r+0x6de>
 8009068:	9a01      	ldr	r2, [sp, #4]
 800906a:	429a      	cmp	r2, r3
 800906c:	d1f7      	bne.n	800905e <_dtoa_r+0x6c6>
 800906e:	9901      	ldr	r1, [sp, #4]
 8009070:	2230      	movs	r2, #48	; 0x30
 8009072:	3701      	adds	r7, #1
 8009074:	700a      	strb	r2, [r1, #0]
 8009076:	781a      	ldrb	r2, [r3, #0]
 8009078:	3201      	adds	r2, #1
 800907a:	701a      	strb	r2, [r3, #0]
 800907c:	e790      	b.n	8008fa0 <_dtoa_r+0x608>
 800907e:	4ba6      	ldr	r3, [pc, #664]	; (8009318 <_dtoa_r+0x980>)
 8009080:	2200      	movs	r2, #0
 8009082:	f7f7 fad1 	bl	8000628 <__aeabi_dmul>
 8009086:	2200      	movs	r2, #0
 8009088:	2300      	movs	r3, #0
 800908a:	4606      	mov	r6, r0
 800908c:	460f      	mov	r7, r1
 800908e:	f7f7 fd33 	bl	8000af8 <__aeabi_dcmpeq>
 8009092:	2800      	cmp	r0, #0
 8009094:	d09d      	beq.n	8008fd2 <_dtoa_r+0x63a>
 8009096:	e7cf      	b.n	8009038 <_dtoa_r+0x6a0>
 8009098:	9a08      	ldr	r2, [sp, #32]
 800909a:	2a00      	cmp	r2, #0
 800909c:	f000 80d7 	beq.w	800924e <_dtoa_r+0x8b6>
 80090a0:	9a06      	ldr	r2, [sp, #24]
 80090a2:	2a01      	cmp	r2, #1
 80090a4:	f300 80ba 	bgt.w	800921c <_dtoa_r+0x884>
 80090a8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80090aa:	2a00      	cmp	r2, #0
 80090ac:	f000 80b2 	beq.w	8009214 <_dtoa_r+0x87c>
 80090b0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80090b4:	9e07      	ldr	r6, [sp, #28]
 80090b6:	9d04      	ldr	r5, [sp, #16]
 80090b8:	9a04      	ldr	r2, [sp, #16]
 80090ba:	441a      	add	r2, r3
 80090bc:	9204      	str	r2, [sp, #16]
 80090be:	9a05      	ldr	r2, [sp, #20]
 80090c0:	2101      	movs	r1, #1
 80090c2:	441a      	add	r2, r3
 80090c4:	4620      	mov	r0, r4
 80090c6:	9205      	str	r2, [sp, #20]
 80090c8:	f000 fc52 	bl	8009970 <__i2b>
 80090cc:	4607      	mov	r7, r0
 80090ce:	2d00      	cmp	r5, #0
 80090d0:	dd0c      	ble.n	80090ec <_dtoa_r+0x754>
 80090d2:	9b05      	ldr	r3, [sp, #20]
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	dd09      	ble.n	80090ec <_dtoa_r+0x754>
 80090d8:	42ab      	cmp	r3, r5
 80090da:	9a04      	ldr	r2, [sp, #16]
 80090dc:	bfa8      	it	ge
 80090de:	462b      	movge	r3, r5
 80090e0:	1ad2      	subs	r2, r2, r3
 80090e2:	9204      	str	r2, [sp, #16]
 80090e4:	9a05      	ldr	r2, [sp, #20]
 80090e6:	1aed      	subs	r5, r5, r3
 80090e8:	1ad3      	subs	r3, r2, r3
 80090ea:	9305      	str	r3, [sp, #20]
 80090ec:	9b07      	ldr	r3, [sp, #28]
 80090ee:	b31b      	cbz	r3, 8009138 <_dtoa_r+0x7a0>
 80090f0:	9b08      	ldr	r3, [sp, #32]
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	f000 80af 	beq.w	8009256 <_dtoa_r+0x8be>
 80090f8:	2e00      	cmp	r6, #0
 80090fa:	dd13      	ble.n	8009124 <_dtoa_r+0x78c>
 80090fc:	4639      	mov	r1, r7
 80090fe:	4632      	mov	r2, r6
 8009100:	4620      	mov	r0, r4
 8009102:	f000 fcf5 	bl	8009af0 <__pow5mult>
 8009106:	ee18 2a10 	vmov	r2, s16
 800910a:	4601      	mov	r1, r0
 800910c:	4607      	mov	r7, r0
 800910e:	4620      	mov	r0, r4
 8009110:	f000 fc44 	bl	800999c <__multiply>
 8009114:	ee18 1a10 	vmov	r1, s16
 8009118:	4680      	mov	r8, r0
 800911a:	4620      	mov	r0, r4
 800911c:	f000 fb70 	bl	8009800 <_Bfree>
 8009120:	ee08 8a10 	vmov	s16, r8
 8009124:	9b07      	ldr	r3, [sp, #28]
 8009126:	1b9a      	subs	r2, r3, r6
 8009128:	d006      	beq.n	8009138 <_dtoa_r+0x7a0>
 800912a:	ee18 1a10 	vmov	r1, s16
 800912e:	4620      	mov	r0, r4
 8009130:	f000 fcde 	bl	8009af0 <__pow5mult>
 8009134:	ee08 0a10 	vmov	s16, r0
 8009138:	2101      	movs	r1, #1
 800913a:	4620      	mov	r0, r4
 800913c:	f000 fc18 	bl	8009970 <__i2b>
 8009140:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009142:	2b00      	cmp	r3, #0
 8009144:	4606      	mov	r6, r0
 8009146:	f340 8088 	ble.w	800925a <_dtoa_r+0x8c2>
 800914a:	461a      	mov	r2, r3
 800914c:	4601      	mov	r1, r0
 800914e:	4620      	mov	r0, r4
 8009150:	f000 fcce 	bl	8009af0 <__pow5mult>
 8009154:	9b06      	ldr	r3, [sp, #24]
 8009156:	2b01      	cmp	r3, #1
 8009158:	4606      	mov	r6, r0
 800915a:	f340 8081 	ble.w	8009260 <_dtoa_r+0x8c8>
 800915e:	f04f 0800 	mov.w	r8, #0
 8009162:	6933      	ldr	r3, [r6, #16]
 8009164:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8009168:	6918      	ldr	r0, [r3, #16]
 800916a:	f000 fbb1 	bl	80098d0 <__hi0bits>
 800916e:	f1c0 0020 	rsb	r0, r0, #32
 8009172:	9b05      	ldr	r3, [sp, #20]
 8009174:	4418      	add	r0, r3
 8009176:	f010 001f 	ands.w	r0, r0, #31
 800917a:	f000 8092 	beq.w	80092a2 <_dtoa_r+0x90a>
 800917e:	f1c0 0320 	rsb	r3, r0, #32
 8009182:	2b04      	cmp	r3, #4
 8009184:	f340 808a 	ble.w	800929c <_dtoa_r+0x904>
 8009188:	f1c0 001c 	rsb	r0, r0, #28
 800918c:	9b04      	ldr	r3, [sp, #16]
 800918e:	4403      	add	r3, r0
 8009190:	9304      	str	r3, [sp, #16]
 8009192:	9b05      	ldr	r3, [sp, #20]
 8009194:	4403      	add	r3, r0
 8009196:	4405      	add	r5, r0
 8009198:	9305      	str	r3, [sp, #20]
 800919a:	9b04      	ldr	r3, [sp, #16]
 800919c:	2b00      	cmp	r3, #0
 800919e:	dd07      	ble.n	80091b0 <_dtoa_r+0x818>
 80091a0:	ee18 1a10 	vmov	r1, s16
 80091a4:	461a      	mov	r2, r3
 80091a6:	4620      	mov	r0, r4
 80091a8:	f000 fcfc 	bl	8009ba4 <__lshift>
 80091ac:	ee08 0a10 	vmov	s16, r0
 80091b0:	9b05      	ldr	r3, [sp, #20]
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	dd05      	ble.n	80091c2 <_dtoa_r+0x82a>
 80091b6:	4631      	mov	r1, r6
 80091b8:	461a      	mov	r2, r3
 80091ba:	4620      	mov	r0, r4
 80091bc:	f000 fcf2 	bl	8009ba4 <__lshift>
 80091c0:	4606      	mov	r6, r0
 80091c2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	d06e      	beq.n	80092a6 <_dtoa_r+0x90e>
 80091c8:	ee18 0a10 	vmov	r0, s16
 80091cc:	4631      	mov	r1, r6
 80091ce:	f000 fd59 	bl	8009c84 <__mcmp>
 80091d2:	2800      	cmp	r0, #0
 80091d4:	da67      	bge.n	80092a6 <_dtoa_r+0x90e>
 80091d6:	9b00      	ldr	r3, [sp, #0]
 80091d8:	3b01      	subs	r3, #1
 80091da:	ee18 1a10 	vmov	r1, s16
 80091de:	9300      	str	r3, [sp, #0]
 80091e0:	220a      	movs	r2, #10
 80091e2:	2300      	movs	r3, #0
 80091e4:	4620      	mov	r0, r4
 80091e6:	f000 fb2d 	bl	8009844 <__multadd>
 80091ea:	9b08      	ldr	r3, [sp, #32]
 80091ec:	ee08 0a10 	vmov	s16, r0
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	f000 81b1 	beq.w	8009558 <_dtoa_r+0xbc0>
 80091f6:	2300      	movs	r3, #0
 80091f8:	4639      	mov	r1, r7
 80091fa:	220a      	movs	r2, #10
 80091fc:	4620      	mov	r0, r4
 80091fe:	f000 fb21 	bl	8009844 <__multadd>
 8009202:	9b02      	ldr	r3, [sp, #8]
 8009204:	2b00      	cmp	r3, #0
 8009206:	4607      	mov	r7, r0
 8009208:	f300 808e 	bgt.w	8009328 <_dtoa_r+0x990>
 800920c:	9b06      	ldr	r3, [sp, #24]
 800920e:	2b02      	cmp	r3, #2
 8009210:	dc51      	bgt.n	80092b6 <_dtoa_r+0x91e>
 8009212:	e089      	b.n	8009328 <_dtoa_r+0x990>
 8009214:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009216:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800921a:	e74b      	b.n	80090b4 <_dtoa_r+0x71c>
 800921c:	9b03      	ldr	r3, [sp, #12]
 800921e:	1e5e      	subs	r6, r3, #1
 8009220:	9b07      	ldr	r3, [sp, #28]
 8009222:	42b3      	cmp	r3, r6
 8009224:	bfbf      	itttt	lt
 8009226:	9b07      	ldrlt	r3, [sp, #28]
 8009228:	9607      	strlt	r6, [sp, #28]
 800922a:	1af2      	sublt	r2, r6, r3
 800922c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800922e:	bfb6      	itet	lt
 8009230:	189b      	addlt	r3, r3, r2
 8009232:	1b9e      	subge	r6, r3, r6
 8009234:	930a      	strlt	r3, [sp, #40]	; 0x28
 8009236:	9b03      	ldr	r3, [sp, #12]
 8009238:	bfb8      	it	lt
 800923a:	2600      	movlt	r6, #0
 800923c:	2b00      	cmp	r3, #0
 800923e:	bfb7      	itett	lt
 8009240:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8009244:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8009248:	1a9d      	sublt	r5, r3, r2
 800924a:	2300      	movlt	r3, #0
 800924c:	e734      	b.n	80090b8 <_dtoa_r+0x720>
 800924e:	9e07      	ldr	r6, [sp, #28]
 8009250:	9d04      	ldr	r5, [sp, #16]
 8009252:	9f08      	ldr	r7, [sp, #32]
 8009254:	e73b      	b.n	80090ce <_dtoa_r+0x736>
 8009256:	9a07      	ldr	r2, [sp, #28]
 8009258:	e767      	b.n	800912a <_dtoa_r+0x792>
 800925a:	9b06      	ldr	r3, [sp, #24]
 800925c:	2b01      	cmp	r3, #1
 800925e:	dc18      	bgt.n	8009292 <_dtoa_r+0x8fa>
 8009260:	f1ba 0f00 	cmp.w	sl, #0
 8009264:	d115      	bne.n	8009292 <_dtoa_r+0x8fa>
 8009266:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800926a:	b993      	cbnz	r3, 8009292 <_dtoa_r+0x8fa>
 800926c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009270:	0d1b      	lsrs	r3, r3, #20
 8009272:	051b      	lsls	r3, r3, #20
 8009274:	b183      	cbz	r3, 8009298 <_dtoa_r+0x900>
 8009276:	9b04      	ldr	r3, [sp, #16]
 8009278:	3301      	adds	r3, #1
 800927a:	9304      	str	r3, [sp, #16]
 800927c:	9b05      	ldr	r3, [sp, #20]
 800927e:	3301      	adds	r3, #1
 8009280:	9305      	str	r3, [sp, #20]
 8009282:	f04f 0801 	mov.w	r8, #1
 8009286:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009288:	2b00      	cmp	r3, #0
 800928a:	f47f af6a 	bne.w	8009162 <_dtoa_r+0x7ca>
 800928e:	2001      	movs	r0, #1
 8009290:	e76f      	b.n	8009172 <_dtoa_r+0x7da>
 8009292:	f04f 0800 	mov.w	r8, #0
 8009296:	e7f6      	b.n	8009286 <_dtoa_r+0x8ee>
 8009298:	4698      	mov	r8, r3
 800929a:	e7f4      	b.n	8009286 <_dtoa_r+0x8ee>
 800929c:	f43f af7d 	beq.w	800919a <_dtoa_r+0x802>
 80092a0:	4618      	mov	r0, r3
 80092a2:	301c      	adds	r0, #28
 80092a4:	e772      	b.n	800918c <_dtoa_r+0x7f4>
 80092a6:	9b03      	ldr	r3, [sp, #12]
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	dc37      	bgt.n	800931c <_dtoa_r+0x984>
 80092ac:	9b06      	ldr	r3, [sp, #24]
 80092ae:	2b02      	cmp	r3, #2
 80092b0:	dd34      	ble.n	800931c <_dtoa_r+0x984>
 80092b2:	9b03      	ldr	r3, [sp, #12]
 80092b4:	9302      	str	r3, [sp, #8]
 80092b6:	9b02      	ldr	r3, [sp, #8]
 80092b8:	b96b      	cbnz	r3, 80092d6 <_dtoa_r+0x93e>
 80092ba:	4631      	mov	r1, r6
 80092bc:	2205      	movs	r2, #5
 80092be:	4620      	mov	r0, r4
 80092c0:	f000 fac0 	bl	8009844 <__multadd>
 80092c4:	4601      	mov	r1, r0
 80092c6:	4606      	mov	r6, r0
 80092c8:	ee18 0a10 	vmov	r0, s16
 80092cc:	f000 fcda 	bl	8009c84 <__mcmp>
 80092d0:	2800      	cmp	r0, #0
 80092d2:	f73f adbb 	bgt.w	8008e4c <_dtoa_r+0x4b4>
 80092d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80092d8:	9d01      	ldr	r5, [sp, #4]
 80092da:	43db      	mvns	r3, r3
 80092dc:	9300      	str	r3, [sp, #0]
 80092de:	f04f 0800 	mov.w	r8, #0
 80092e2:	4631      	mov	r1, r6
 80092e4:	4620      	mov	r0, r4
 80092e6:	f000 fa8b 	bl	8009800 <_Bfree>
 80092ea:	2f00      	cmp	r7, #0
 80092ec:	f43f aea4 	beq.w	8009038 <_dtoa_r+0x6a0>
 80092f0:	f1b8 0f00 	cmp.w	r8, #0
 80092f4:	d005      	beq.n	8009302 <_dtoa_r+0x96a>
 80092f6:	45b8      	cmp	r8, r7
 80092f8:	d003      	beq.n	8009302 <_dtoa_r+0x96a>
 80092fa:	4641      	mov	r1, r8
 80092fc:	4620      	mov	r0, r4
 80092fe:	f000 fa7f 	bl	8009800 <_Bfree>
 8009302:	4639      	mov	r1, r7
 8009304:	4620      	mov	r0, r4
 8009306:	f000 fa7b 	bl	8009800 <_Bfree>
 800930a:	e695      	b.n	8009038 <_dtoa_r+0x6a0>
 800930c:	2600      	movs	r6, #0
 800930e:	4637      	mov	r7, r6
 8009310:	e7e1      	b.n	80092d6 <_dtoa_r+0x93e>
 8009312:	9700      	str	r7, [sp, #0]
 8009314:	4637      	mov	r7, r6
 8009316:	e599      	b.n	8008e4c <_dtoa_r+0x4b4>
 8009318:	40240000 	.word	0x40240000
 800931c:	9b08      	ldr	r3, [sp, #32]
 800931e:	2b00      	cmp	r3, #0
 8009320:	f000 80ca 	beq.w	80094b8 <_dtoa_r+0xb20>
 8009324:	9b03      	ldr	r3, [sp, #12]
 8009326:	9302      	str	r3, [sp, #8]
 8009328:	2d00      	cmp	r5, #0
 800932a:	dd05      	ble.n	8009338 <_dtoa_r+0x9a0>
 800932c:	4639      	mov	r1, r7
 800932e:	462a      	mov	r2, r5
 8009330:	4620      	mov	r0, r4
 8009332:	f000 fc37 	bl	8009ba4 <__lshift>
 8009336:	4607      	mov	r7, r0
 8009338:	f1b8 0f00 	cmp.w	r8, #0
 800933c:	d05b      	beq.n	80093f6 <_dtoa_r+0xa5e>
 800933e:	6879      	ldr	r1, [r7, #4]
 8009340:	4620      	mov	r0, r4
 8009342:	f000 fa1d 	bl	8009780 <_Balloc>
 8009346:	4605      	mov	r5, r0
 8009348:	b928      	cbnz	r0, 8009356 <_dtoa_r+0x9be>
 800934a:	4b87      	ldr	r3, [pc, #540]	; (8009568 <_dtoa_r+0xbd0>)
 800934c:	4602      	mov	r2, r0
 800934e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8009352:	f7ff bb3b 	b.w	80089cc <_dtoa_r+0x34>
 8009356:	693a      	ldr	r2, [r7, #16]
 8009358:	3202      	adds	r2, #2
 800935a:	0092      	lsls	r2, r2, #2
 800935c:	f107 010c 	add.w	r1, r7, #12
 8009360:	300c      	adds	r0, #12
 8009362:	f7fe fdf5 	bl	8007f50 <memcpy>
 8009366:	2201      	movs	r2, #1
 8009368:	4629      	mov	r1, r5
 800936a:	4620      	mov	r0, r4
 800936c:	f000 fc1a 	bl	8009ba4 <__lshift>
 8009370:	9b01      	ldr	r3, [sp, #4]
 8009372:	f103 0901 	add.w	r9, r3, #1
 8009376:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800937a:	4413      	add	r3, r2
 800937c:	9305      	str	r3, [sp, #20]
 800937e:	f00a 0301 	and.w	r3, sl, #1
 8009382:	46b8      	mov	r8, r7
 8009384:	9304      	str	r3, [sp, #16]
 8009386:	4607      	mov	r7, r0
 8009388:	4631      	mov	r1, r6
 800938a:	ee18 0a10 	vmov	r0, s16
 800938e:	f7ff fa77 	bl	8008880 <quorem>
 8009392:	4641      	mov	r1, r8
 8009394:	9002      	str	r0, [sp, #8]
 8009396:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800939a:	ee18 0a10 	vmov	r0, s16
 800939e:	f000 fc71 	bl	8009c84 <__mcmp>
 80093a2:	463a      	mov	r2, r7
 80093a4:	9003      	str	r0, [sp, #12]
 80093a6:	4631      	mov	r1, r6
 80093a8:	4620      	mov	r0, r4
 80093aa:	f000 fc87 	bl	8009cbc <__mdiff>
 80093ae:	68c2      	ldr	r2, [r0, #12]
 80093b0:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 80093b4:	4605      	mov	r5, r0
 80093b6:	bb02      	cbnz	r2, 80093fa <_dtoa_r+0xa62>
 80093b8:	4601      	mov	r1, r0
 80093ba:	ee18 0a10 	vmov	r0, s16
 80093be:	f000 fc61 	bl	8009c84 <__mcmp>
 80093c2:	4602      	mov	r2, r0
 80093c4:	4629      	mov	r1, r5
 80093c6:	4620      	mov	r0, r4
 80093c8:	9207      	str	r2, [sp, #28]
 80093ca:	f000 fa19 	bl	8009800 <_Bfree>
 80093ce:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 80093d2:	ea43 0102 	orr.w	r1, r3, r2
 80093d6:	9b04      	ldr	r3, [sp, #16]
 80093d8:	430b      	orrs	r3, r1
 80093da:	464d      	mov	r5, r9
 80093dc:	d10f      	bne.n	80093fe <_dtoa_r+0xa66>
 80093de:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80093e2:	d02a      	beq.n	800943a <_dtoa_r+0xaa2>
 80093e4:	9b03      	ldr	r3, [sp, #12]
 80093e6:	2b00      	cmp	r3, #0
 80093e8:	dd02      	ble.n	80093f0 <_dtoa_r+0xa58>
 80093ea:	9b02      	ldr	r3, [sp, #8]
 80093ec:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80093f0:	f88b a000 	strb.w	sl, [fp]
 80093f4:	e775      	b.n	80092e2 <_dtoa_r+0x94a>
 80093f6:	4638      	mov	r0, r7
 80093f8:	e7ba      	b.n	8009370 <_dtoa_r+0x9d8>
 80093fa:	2201      	movs	r2, #1
 80093fc:	e7e2      	b.n	80093c4 <_dtoa_r+0xa2c>
 80093fe:	9b03      	ldr	r3, [sp, #12]
 8009400:	2b00      	cmp	r3, #0
 8009402:	db04      	blt.n	800940e <_dtoa_r+0xa76>
 8009404:	9906      	ldr	r1, [sp, #24]
 8009406:	430b      	orrs	r3, r1
 8009408:	9904      	ldr	r1, [sp, #16]
 800940a:	430b      	orrs	r3, r1
 800940c:	d122      	bne.n	8009454 <_dtoa_r+0xabc>
 800940e:	2a00      	cmp	r2, #0
 8009410:	ddee      	ble.n	80093f0 <_dtoa_r+0xa58>
 8009412:	ee18 1a10 	vmov	r1, s16
 8009416:	2201      	movs	r2, #1
 8009418:	4620      	mov	r0, r4
 800941a:	f000 fbc3 	bl	8009ba4 <__lshift>
 800941e:	4631      	mov	r1, r6
 8009420:	ee08 0a10 	vmov	s16, r0
 8009424:	f000 fc2e 	bl	8009c84 <__mcmp>
 8009428:	2800      	cmp	r0, #0
 800942a:	dc03      	bgt.n	8009434 <_dtoa_r+0xa9c>
 800942c:	d1e0      	bne.n	80093f0 <_dtoa_r+0xa58>
 800942e:	f01a 0f01 	tst.w	sl, #1
 8009432:	d0dd      	beq.n	80093f0 <_dtoa_r+0xa58>
 8009434:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009438:	d1d7      	bne.n	80093ea <_dtoa_r+0xa52>
 800943a:	2339      	movs	r3, #57	; 0x39
 800943c:	f88b 3000 	strb.w	r3, [fp]
 8009440:	462b      	mov	r3, r5
 8009442:	461d      	mov	r5, r3
 8009444:	3b01      	subs	r3, #1
 8009446:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800944a:	2a39      	cmp	r2, #57	; 0x39
 800944c:	d071      	beq.n	8009532 <_dtoa_r+0xb9a>
 800944e:	3201      	adds	r2, #1
 8009450:	701a      	strb	r2, [r3, #0]
 8009452:	e746      	b.n	80092e2 <_dtoa_r+0x94a>
 8009454:	2a00      	cmp	r2, #0
 8009456:	dd07      	ble.n	8009468 <_dtoa_r+0xad0>
 8009458:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800945c:	d0ed      	beq.n	800943a <_dtoa_r+0xaa2>
 800945e:	f10a 0301 	add.w	r3, sl, #1
 8009462:	f88b 3000 	strb.w	r3, [fp]
 8009466:	e73c      	b.n	80092e2 <_dtoa_r+0x94a>
 8009468:	9b05      	ldr	r3, [sp, #20]
 800946a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800946e:	4599      	cmp	r9, r3
 8009470:	d047      	beq.n	8009502 <_dtoa_r+0xb6a>
 8009472:	ee18 1a10 	vmov	r1, s16
 8009476:	2300      	movs	r3, #0
 8009478:	220a      	movs	r2, #10
 800947a:	4620      	mov	r0, r4
 800947c:	f000 f9e2 	bl	8009844 <__multadd>
 8009480:	45b8      	cmp	r8, r7
 8009482:	ee08 0a10 	vmov	s16, r0
 8009486:	f04f 0300 	mov.w	r3, #0
 800948a:	f04f 020a 	mov.w	r2, #10
 800948e:	4641      	mov	r1, r8
 8009490:	4620      	mov	r0, r4
 8009492:	d106      	bne.n	80094a2 <_dtoa_r+0xb0a>
 8009494:	f000 f9d6 	bl	8009844 <__multadd>
 8009498:	4680      	mov	r8, r0
 800949a:	4607      	mov	r7, r0
 800949c:	f109 0901 	add.w	r9, r9, #1
 80094a0:	e772      	b.n	8009388 <_dtoa_r+0x9f0>
 80094a2:	f000 f9cf 	bl	8009844 <__multadd>
 80094a6:	4639      	mov	r1, r7
 80094a8:	4680      	mov	r8, r0
 80094aa:	2300      	movs	r3, #0
 80094ac:	220a      	movs	r2, #10
 80094ae:	4620      	mov	r0, r4
 80094b0:	f000 f9c8 	bl	8009844 <__multadd>
 80094b4:	4607      	mov	r7, r0
 80094b6:	e7f1      	b.n	800949c <_dtoa_r+0xb04>
 80094b8:	9b03      	ldr	r3, [sp, #12]
 80094ba:	9302      	str	r3, [sp, #8]
 80094bc:	9d01      	ldr	r5, [sp, #4]
 80094be:	ee18 0a10 	vmov	r0, s16
 80094c2:	4631      	mov	r1, r6
 80094c4:	f7ff f9dc 	bl	8008880 <quorem>
 80094c8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80094cc:	9b01      	ldr	r3, [sp, #4]
 80094ce:	f805 ab01 	strb.w	sl, [r5], #1
 80094d2:	1aea      	subs	r2, r5, r3
 80094d4:	9b02      	ldr	r3, [sp, #8]
 80094d6:	4293      	cmp	r3, r2
 80094d8:	dd09      	ble.n	80094ee <_dtoa_r+0xb56>
 80094da:	ee18 1a10 	vmov	r1, s16
 80094de:	2300      	movs	r3, #0
 80094e0:	220a      	movs	r2, #10
 80094e2:	4620      	mov	r0, r4
 80094e4:	f000 f9ae 	bl	8009844 <__multadd>
 80094e8:	ee08 0a10 	vmov	s16, r0
 80094ec:	e7e7      	b.n	80094be <_dtoa_r+0xb26>
 80094ee:	9b02      	ldr	r3, [sp, #8]
 80094f0:	2b00      	cmp	r3, #0
 80094f2:	bfc8      	it	gt
 80094f4:	461d      	movgt	r5, r3
 80094f6:	9b01      	ldr	r3, [sp, #4]
 80094f8:	bfd8      	it	le
 80094fa:	2501      	movle	r5, #1
 80094fc:	441d      	add	r5, r3
 80094fe:	f04f 0800 	mov.w	r8, #0
 8009502:	ee18 1a10 	vmov	r1, s16
 8009506:	2201      	movs	r2, #1
 8009508:	4620      	mov	r0, r4
 800950a:	f000 fb4b 	bl	8009ba4 <__lshift>
 800950e:	4631      	mov	r1, r6
 8009510:	ee08 0a10 	vmov	s16, r0
 8009514:	f000 fbb6 	bl	8009c84 <__mcmp>
 8009518:	2800      	cmp	r0, #0
 800951a:	dc91      	bgt.n	8009440 <_dtoa_r+0xaa8>
 800951c:	d102      	bne.n	8009524 <_dtoa_r+0xb8c>
 800951e:	f01a 0f01 	tst.w	sl, #1
 8009522:	d18d      	bne.n	8009440 <_dtoa_r+0xaa8>
 8009524:	462b      	mov	r3, r5
 8009526:	461d      	mov	r5, r3
 8009528:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800952c:	2a30      	cmp	r2, #48	; 0x30
 800952e:	d0fa      	beq.n	8009526 <_dtoa_r+0xb8e>
 8009530:	e6d7      	b.n	80092e2 <_dtoa_r+0x94a>
 8009532:	9a01      	ldr	r2, [sp, #4]
 8009534:	429a      	cmp	r2, r3
 8009536:	d184      	bne.n	8009442 <_dtoa_r+0xaaa>
 8009538:	9b00      	ldr	r3, [sp, #0]
 800953a:	3301      	adds	r3, #1
 800953c:	9300      	str	r3, [sp, #0]
 800953e:	2331      	movs	r3, #49	; 0x31
 8009540:	7013      	strb	r3, [r2, #0]
 8009542:	e6ce      	b.n	80092e2 <_dtoa_r+0x94a>
 8009544:	4b09      	ldr	r3, [pc, #36]	; (800956c <_dtoa_r+0xbd4>)
 8009546:	f7ff ba95 	b.w	8008a74 <_dtoa_r+0xdc>
 800954a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800954c:	2b00      	cmp	r3, #0
 800954e:	f47f aa6e 	bne.w	8008a2e <_dtoa_r+0x96>
 8009552:	4b07      	ldr	r3, [pc, #28]	; (8009570 <_dtoa_r+0xbd8>)
 8009554:	f7ff ba8e 	b.w	8008a74 <_dtoa_r+0xdc>
 8009558:	9b02      	ldr	r3, [sp, #8]
 800955a:	2b00      	cmp	r3, #0
 800955c:	dcae      	bgt.n	80094bc <_dtoa_r+0xb24>
 800955e:	9b06      	ldr	r3, [sp, #24]
 8009560:	2b02      	cmp	r3, #2
 8009562:	f73f aea8 	bgt.w	80092b6 <_dtoa_r+0x91e>
 8009566:	e7a9      	b.n	80094bc <_dtoa_r+0xb24>
 8009568:	0800abdf 	.word	0x0800abdf
 800956c:	0800ab3c 	.word	0x0800ab3c
 8009570:	0800ab60 	.word	0x0800ab60

08009574 <std>:
 8009574:	2300      	movs	r3, #0
 8009576:	b510      	push	{r4, lr}
 8009578:	4604      	mov	r4, r0
 800957a:	e9c0 3300 	strd	r3, r3, [r0]
 800957e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009582:	6083      	str	r3, [r0, #8]
 8009584:	8181      	strh	r1, [r0, #12]
 8009586:	6643      	str	r3, [r0, #100]	; 0x64
 8009588:	81c2      	strh	r2, [r0, #14]
 800958a:	6183      	str	r3, [r0, #24]
 800958c:	4619      	mov	r1, r3
 800958e:	2208      	movs	r2, #8
 8009590:	305c      	adds	r0, #92	; 0x5c
 8009592:	f7fe fceb 	bl	8007f6c <memset>
 8009596:	4b05      	ldr	r3, [pc, #20]	; (80095ac <std+0x38>)
 8009598:	6263      	str	r3, [r4, #36]	; 0x24
 800959a:	4b05      	ldr	r3, [pc, #20]	; (80095b0 <std+0x3c>)
 800959c:	62a3      	str	r3, [r4, #40]	; 0x28
 800959e:	4b05      	ldr	r3, [pc, #20]	; (80095b4 <std+0x40>)
 80095a0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80095a2:	4b05      	ldr	r3, [pc, #20]	; (80095b8 <std+0x44>)
 80095a4:	6224      	str	r4, [r4, #32]
 80095a6:	6323      	str	r3, [r4, #48]	; 0x30
 80095a8:	bd10      	pop	{r4, pc}
 80095aa:	bf00      	nop
 80095ac:	0800a349 	.word	0x0800a349
 80095b0:	0800a36b 	.word	0x0800a36b
 80095b4:	0800a3a3 	.word	0x0800a3a3
 80095b8:	0800a3c7 	.word	0x0800a3c7

080095bc <_cleanup_r>:
 80095bc:	4901      	ldr	r1, [pc, #4]	; (80095c4 <_cleanup_r+0x8>)
 80095be:	f000 b8af 	b.w	8009720 <_fwalk_reent>
 80095c2:	bf00      	nop
 80095c4:	0800a6dd 	.word	0x0800a6dd

080095c8 <__sfmoreglue>:
 80095c8:	b570      	push	{r4, r5, r6, lr}
 80095ca:	2268      	movs	r2, #104	; 0x68
 80095cc:	1e4d      	subs	r5, r1, #1
 80095ce:	4355      	muls	r5, r2
 80095d0:	460e      	mov	r6, r1
 80095d2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80095d6:	f000 fcd9 	bl	8009f8c <_malloc_r>
 80095da:	4604      	mov	r4, r0
 80095dc:	b140      	cbz	r0, 80095f0 <__sfmoreglue+0x28>
 80095de:	2100      	movs	r1, #0
 80095e0:	e9c0 1600 	strd	r1, r6, [r0]
 80095e4:	300c      	adds	r0, #12
 80095e6:	60a0      	str	r0, [r4, #8]
 80095e8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80095ec:	f7fe fcbe 	bl	8007f6c <memset>
 80095f0:	4620      	mov	r0, r4
 80095f2:	bd70      	pop	{r4, r5, r6, pc}

080095f4 <__sfp_lock_acquire>:
 80095f4:	4801      	ldr	r0, [pc, #4]	; (80095fc <__sfp_lock_acquire+0x8>)
 80095f6:	f000 b8b8 	b.w	800976a <__retarget_lock_acquire_recursive>
 80095fa:	bf00      	nop
 80095fc:	20001405 	.word	0x20001405

08009600 <__sfp_lock_release>:
 8009600:	4801      	ldr	r0, [pc, #4]	; (8009608 <__sfp_lock_release+0x8>)
 8009602:	f000 b8b3 	b.w	800976c <__retarget_lock_release_recursive>
 8009606:	bf00      	nop
 8009608:	20001405 	.word	0x20001405

0800960c <__sinit_lock_acquire>:
 800960c:	4801      	ldr	r0, [pc, #4]	; (8009614 <__sinit_lock_acquire+0x8>)
 800960e:	f000 b8ac 	b.w	800976a <__retarget_lock_acquire_recursive>
 8009612:	bf00      	nop
 8009614:	20001406 	.word	0x20001406

08009618 <__sinit_lock_release>:
 8009618:	4801      	ldr	r0, [pc, #4]	; (8009620 <__sinit_lock_release+0x8>)
 800961a:	f000 b8a7 	b.w	800976c <__retarget_lock_release_recursive>
 800961e:	bf00      	nop
 8009620:	20001406 	.word	0x20001406

08009624 <__sinit>:
 8009624:	b510      	push	{r4, lr}
 8009626:	4604      	mov	r4, r0
 8009628:	f7ff fff0 	bl	800960c <__sinit_lock_acquire>
 800962c:	69a3      	ldr	r3, [r4, #24]
 800962e:	b11b      	cbz	r3, 8009638 <__sinit+0x14>
 8009630:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009634:	f7ff bff0 	b.w	8009618 <__sinit_lock_release>
 8009638:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800963c:	6523      	str	r3, [r4, #80]	; 0x50
 800963e:	4b13      	ldr	r3, [pc, #76]	; (800968c <__sinit+0x68>)
 8009640:	4a13      	ldr	r2, [pc, #76]	; (8009690 <__sinit+0x6c>)
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	62a2      	str	r2, [r4, #40]	; 0x28
 8009646:	42a3      	cmp	r3, r4
 8009648:	bf04      	itt	eq
 800964a:	2301      	moveq	r3, #1
 800964c:	61a3      	streq	r3, [r4, #24]
 800964e:	4620      	mov	r0, r4
 8009650:	f000 f820 	bl	8009694 <__sfp>
 8009654:	6060      	str	r0, [r4, #4]
 8009656:	4620      	mov	r0, r4
 8009658:	f000 f81c 	bl	8009694 <__sfp>
 800965c:	60a0      	str	r0, [r4, #8]
 800965e:	4620      	mov	r0, r4
 8009660:	f000 f818 	bl	8009694 <__sfp>
 8009664:	2200      	movs	r2, #0
 8009666:	60e0      	str	r0, [r4, #12]
 8009668:	2104      	movs	r1, #4
 800966a:	6860      	ldr	r0, [r4, #4]
 800966c:	f7ff ff82 	bl	8009574 <std>
 8009670:	68a0      	ldr	r0, [r4, #8]
 8009672:	2201      	movs	r2, #1
 8009674:	2109      	movs	r1, #9
 8009676:	f7ff ff7d 	bl	8009574 <std>
 800967a:	68e0      	ldr	r0, [r4, #12]
 800967c:	2202      	movs	r2, #2
 800967e:	2112      	movs	r1, #18
 8009680:	f7ff ff78 	bl	8009574 <std>
 8009684:	2301      	movs	r3, #1
 8009686:	61a3      	str	r3, [r4, #24]
 8009688:	e7d2      	b.n	8009630 <__sinit+0xc>
 800968a:	bf00      	nop
 800968c:	0800ab28 	.word	0x0800ab28
 8009690:	080095bd 	.word	0x080095bd

08009694 <__sfp>:
 8009694:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009696:	4607      	mov	r7, r0
 8009698:	f7ff ffac 	bl	80095f4 <__sfp_lock_acquire>
 800969c:	4b1e      	ldr	r3, [pc, #120]	; (8009718 <__sfp+0x84>)
 800969e:	681e      	ldr	r6, [r3, #0]
 80096a0:	69b3      	ldr	r3, [r6, #24]
 80096a2:	b913      	cbnz	r3, 80096aa <__sfp+0x16>
 80096a4:	4630      	mov	r0, r6
 80096a6:	f7ff ffbd 	bl	8009624 <__sinit>
 80096aa:	3648      	adds	r6, #72	; 0x48
 80096ac:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80096b0:	3b01      	subs	r3, #1
 80096b2:	d503      	bpl.n	80096bc <__sfp+0x28>
 80096b4:	6833      	ldr	r3, [r6, #0]
 80096b6:	b30b      	cbz	r3, 80096fc <__sfp+0x68>
 80096b8:	6836      	ldr	r6, [r6, #0]
 80096ba:	e7f7      	b.n	80096ac <__sfp+0x18>
 80096bc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80096c0:	b9d5      	cbnz	r5, 80096f8 <__sfp+0x64>
 80096c2:	4b16      	ldr	r3, [pc, #88]	; (800971c <__sfp+0x88>)
 80096c4:	60e3      	str	r3, [r4, #12]
 80096c6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80096ca:	6665      	str	r5, [r4, #100]	; 0x64
 80096cc:	f000 f84c 	bl	8009768 <__retarget_lock_init_recursive>
 80096d0:	f7ff ff96 	bl	8009600 <__sfp_lock_release>
 80096d4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80096d8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80096dc:	6025      	str	r5, [r4, #0]
 80096de:	61a5      	str	r5, [r4, #24]
 80096e0:	2208      	movs	r2, #8
 80096e2:	4629      	mov	r1, r5
 80096e4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80096e8:	f7fe fc40 	bl	8007f6c <memset>
 80096ec:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80096f0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80096f4:	4620      	mov	r0, r4
 80096f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80096f8:	3468      	adds	r4, #104	; 0x68
 80096fa:	e7d9      	b.n	80096b0 <__sfp+0x1c>
 80096fc:	2104      	movs	r1, #4
 80096fe:	4638      	mov	r0, r7
 8009700:	f7ff ff62 	bl	80095c8 <__sfmoreglue>
 8009704:	4604      	mov	r4, r0
 8009706:	6030      	str	r0, [r6, #0]
 8009708:	2800      	cmp	r0, #0
 800970a:	d1d5      	bne.n	80096b8 <__sfp+0x24>
 800970c:	f7ff ff78 	bl	8009600 <__sfp_lock_release>
 8009710:	230c      	movs	r3, #12
 8009712:	603b      	str	r3, [r7, #0]
 8009714:	e7ee      	b.n	80096f4 <__sfp+0x60>
 8009716:	bf00      	nop
 8009718:	0800ab28 	.word	0x0800ab28
 800971c:	ffff0001 	.word	0xffff0001

08009720 <_fwalk_reent>:
 8009720:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009724:	4606      	mov	r6, r0
 8009726:	4688      	mov	r8, r1
 8009728:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800972c:	2700      	movs	r7, #0
 800972e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009732:	f1b9 0901 	subs.w	r9, r9, #1
 8009736:	d505      	bpl.n	8009744 <_fwalk_reent+0x24>
 8009738:	6824      	ldr	r4, [r4, #0]
 800973a:	2c00      	cmp	r4, #0
 800973c:	d1f7      	bne.n	800972e <_fwalk_reent+0xe>
 800973e:	4638      	mov	r0, r7
 8009740:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009744:	89ab      	ldrh	r3, [r5, #12]
 8009746:	2b01      	cmp	r3, #1
 8009748:	d907      	bls.n	800975a <_fwalk_reent+0x3a>
 800974a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800974e:	3301      	adds	r3, #1
 8009750:	d003      	beq.n	800975a <_fwalk_reent+0x3a>
 8009752:	4629      	mov	r1, r5
 8009754:	4630      	mov	r0, r6
 8009756:	47c0      	blx	r8
 8009758:	4307      	orrs	r7, r0
 800975a:	3568      	adds	r5, #104	; 0x68
 800975c:	e7e9      	b.n	8009732 <_fwalk_reent+0x12>
	...

08009760 <_localeconv_r>:
 8009760:	4800      	ldr	r0, [pc, #0]	; (8009764 <_localeconv_r+0x4>)
 8009762:	4770      	bx	lr
 8009764:	200001e4 	.word	0x200001e4

08009768 <__retarget_lock_init_recursive>:
 8009768:	4770      	bx	lr

0800976a <__retarget_lock_acquire_recursive>:
 800976a:	4770      	bx	lr

0800976c <__retarget_lock_release_recursive>:
 800976c:	4770      	bx	lr
	...

08009770 <malloc>:
 8009770:	4b02      	ldr	r3, [pc, #8]	; (800977c <malloc+0xc>)
 8009772:	4601      	mov	r1, r0
 8009774:	6818      	ldr	r0, [r3, #0]
 8009776:	f000 bc09 	b.w	8009f8c <_malloc_r>
 800977a:	bf00      	nop
 800977c:	20000090 	.word	0x20000090

08009780 <_Balloc>:
 8009780:	b570      	push	{r4, r5, r6, lr}
 8009782:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009784:	4604      	mov	r4, r0
 8009786:	460d      	mov	r5, r1
 8009788:	b976      	cbnz	r6, 80097a8 <_Balloc+0x28>
 800978a:	2010      	movs	r0, #16
 800978c:	f7ff fff0 	bl	8009770 <malloc>
 8009790:	4602      	mov	r2, r0
 8009792:	6260      	str	r0, [r4, #36]	; 0x24
 8009794:	b920      	cbnz	r0, 80097a0 <_Balloc+0x20>
 8009796:	4b18      	ldr	r3, [pc, #96]	; (80097f8 <_Balloc+0x78>)
 8009798:	4818      	ldr	r0, [pc, #96]	; (80097fc <_Balloc+0x7c>)
 800979a:	2166      	movs	r1, #102	; 0x66
 800979c:	f000 feea 	bl	800a574 <__assert_func>
 80097a0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80097a4:	6006      	str	r6, [r0, #0]
 80097a6:	60c6      	str	r6, [r0, #12]
 80097a8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80097aa:	68f3      	ldr	r3, [r6, #12]
 80097ac:	b183      	cbz	r3, 80097d0 <_Balloc+0x50>
 80097ae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80097b0:	68db      	ldr	r3, [r3, #12]
 80097b2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80097b6:	b9b8      	cbnz	r0, 80097e8 <_Balloc+0x68>
 80097b8:	2101      	movs	r1, #1
 80097ba:	fa01 f605 	lsl.w	r6, r1, r5
 80097be:	1d72      	adds	r2, r6, #5
 80097c0:	0092      	lsls	r2, r2, #2
 80097c2:	4620      	mov	r0, r4
 80097c4:	f000 fb60 	bl	8009e88 <_calloc_r>
 80097c8:	b160      	cbz	r0, 80097e4 <_Balloc+0x64>
 80097ca:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80097ce:	e00e      	b.n	80097ee <_Balloc+0x6e>
 80097d0:	2221      	movs	r2, #33	; 0x21
 80097d2:	2104      	movs	r1, #4
 80097d4:	4620      	mov	r0, r4
 80097d6:	f000 fb57 	bl	8009e88 <_calloc_r>
 80097da:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80097dc:	60f0      	str	r0, [r6, #12]
 80097de:	68db      	ldr	r3, [r3, #12]
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	d1e4      	bne.n	80097ae <_Balloc+0x2e>
 80097e4:	2000      	movs	r0, #0
 80097e6:	bd70      	pop	{r4, r5, r6, pc}
 80097e8:	6802      	ldr	r2, [r0, #0]
 80097ea:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80097ee:	2300      	movs	r3, #0
 80097f0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80097f4:	e7f7      	b.n	80097e6 <_Balloc+0x66>
 80097f6:	bf00      	nop
 80097f8:	0800ab6d 	.word	0x0800ab6d
 80097fc:	0800ac50 	.word	0x0800ac50

08009800 <_Bfree>:
 8009800:	b570      	push	{r4, r5, r6, lr}
 8009802:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009804:	4605      	mov	r5, r0
 8009806:	460c      	mov	r4, r1
 8009808:	b976      	cbnz	r6, 8009828 <_Bfree+0x28>
 800980a:	2010      	movs	r0, #16
 800980c:	f7ff ffb0 	bl	8009770 <malloc>
 8009810:	4602      	mov	r2, r0
 8009812:	6268      	str	r0, [r5, #36]	; 0x24
 8009814:	b920      	cbnz	r0, 8009820 <_Bfree+0x20>
 8009816:	4b09      	ldr	r3, [pc, #36]	; (800983c <_Bfree+0x3c>)
 8009818:	4809      	ldr	r0, [pc, #36]	; (8009840 <_Bfree+0x40>)
 800981a:	218a      	movs	r1, #138	; 0x8a
 800981c:	f000 feaa 	bl	800a574 <__assert_func>
 8009820:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009824:	6006      	str	r6, [r0, #0]
 8009826:	60c6      	str	r6, [r0, #12]
 8009828:	b13c      	cbz	r4, 800983a <_Bfree+0x3a>
 800982a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800982c:	6862      	ldr	r2, [r4, #4]
 800982e:	68db      	ldr	r3, [r3, #12]
 8009830:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009834:	6021      	str	r1, [r4, #0]
 8009836:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800983a:	bd70      	pop	{r4, r5, r6, pc}
 800983c:	0800ab6d 	.word	0x0800ab6d
 8009840:	0800ac50 	.word	0x0800ac50

08009844 <__multadd>:
 8009844:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009848:	690d      	ldr	r5, [r1, #16]
 800984a:	4607      	mov	r7, r0
 800984c:	460c      	mov	r4, r1
 800984e:	461e      	mov	r6, r3
 8009850:	f101 0c14 	add.w	ip, r1, #20
 8009854:	2000      	movs	r0, #0
 8009856:	f8dc 3000 	ldr.w	r3, [ip]
 800985a:	b299      	uxth	r1, r3
 800985c:	fb02 6101 	mla	r1, r2, r1, r6
 8009860:	0c1e      	lsrs	r6, r3, #16
 8009862:	0c0b      	lsrs	r3, r1, #16
 8009864:	fb02 3306 	mla	r3, r2, r6, r3
 8009868:	b289      	uxth	r1, r1
 800986a:	3001      	adds	r0, #1
 800986c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009870:	4285      	cmp	r5, r0
 8009872:	f84c 1b04 	str.w	r1, [ip], #4
 8009876:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800987a:	dcec      	bgt.n	8009856 <__multadd+0x12>
 800987c:	b30e      	cbz	r6, 80098c2 <__multadd+0x7e>
 800987e:	68a3      	ldr	r3, [r4, #8]
 8009880:	42ab      	cmp	r3, r5
 8009882:	dc19      	bgt.n	80098b8 <__multadd+0x74>
 8009884:	6861      	ldr	r1, [r4, #4]
 8009886:	4638      	mov	r0, r7
 8009888:	3101      	adds	r1, #1
 800988a:	f7ff ff79 	bl	8009780 <_Balloc>
 800988e:	4680      	mov	r8, r0
 8009890:	b928      	cbnz	r0, 800989e <__multadd+0x5a>
 8009892:	4602      	mov	r2, r0
 8009894:	4b0c      	ldr	r3, [pc, #48]	; (80098c8 <__multadd+0x84>)
 8009896:	480d      	ldr	r0, [pc, #52]	; (80098cc <__multadd+0x88>)
 8009898:	21b5      	movs	r1, #181	; 0xb5
 800989a:	f000 fe6b 	bl	800a574 <__assert_func>
 800989e:	6922      	ldr	r2, [r4, #16]
 80098a0:	3202      	adds	r2, #2
 80098a2:	f104 010c 	add.w	r1, r4, #12
 80098a6:	0092      	lsls	r2, r2, #2
 80098a8:	300c      	adds	r0, #12
 80098aa:	f7fe fb51 	bl	8007f50 <memcpy>
 80098ae:	4621      	mov	r1, r4
 80098b0:	4638      	mov	r0, r7
 80098b2:	f7ff ffa5 	bl	8009800 <_Bfree>
 80098b6:	4644      	mov	r4, r8
 80098b8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80098bc:	3501      	adds	r5, #1
 80098be:	615e      	str	r6, [r3, #20]
 80098c0:	6125      	str	r5, [r4, #16]
 80098c2:	4620      	mov	r0, r4
 80098c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80098c8:	0800abdf 	.word	0x0800abdf
 80098cc:	0800ac50 	.word	0x0800ac50

080098d0 <__hi0bits>:
 80098d0:	0c03      	lsrs	r3, r0, #16
 80098d2:	041b      	lsls	r3, r3, #16
 80098d4:	b9d3      	cbnz	r3, 800990c <__hi0bits+0x3c>
 80098d6:	0400      	lsls	r0, r0, #16
 80098d8:	2310      	movs	r3, #16
 80098da:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80098de:	bf04      	itt	eq
 80098e0:	0200      	lsleq	r0, r0, #8
 80098e2:	3308      	addeq	r3, #8
 80098e4:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80098e8:	bf04      	itt	eq
 80098ea:	0100      	lsleq	r0, r0, #4
 80098ec:	3304      	addeq	r3, #4
 80098ee:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80098f2:	bf04      	itt	eq
 80098f4:	0080      	lsleq	r0, r0, #2
 80098f6:	3302      	addeq	r3, #2
 80098f8:	2800      	cmp	r0, #0
 80098fa:	db05      	blt.n	8009908 <__hi0bits+0x38>
 80098fc:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8009900:	f103 0301 	add.w	r3, r3, #1
 8009904:	bf08      	it	eq
 8009906:	2320      	moveq	r3, #32
 8009908:	4618      	mov	r0, r3
 800990a:	4770      	bx	lr
 800990c:	2300      	movs	r3, #0
 800990e:	e7e4      	b.n	80098da <__hi0bits+0xa>

08009910 <__lo0bits>:
 8009910:	6803      	ldr	r3, [r0, #0]
 8009912:	f013 0207 	ands.w	r2, r3, #7
 8009916:	4601      	mov	r1, r0
 8009918:	d00b      	beq.n	8009932 <__lo0bits+0x22>
 800991a:	07da      	lsls	r2, r3, #31
 800991c:	d423      	bmi.n	8009966 <__lo0bits+0x56>
 800991e:	0798      	lsls	r0, r3, #30
 8009920:	bf49      	itett	mi
 8009922:	085b      	lsrmi	r3, r3, #1
 8009924:	089b      	lsrpl	r3, r3, #2
 8009926:	2001      	movmi	r0, #1
 8009928:	600b      	strmi	r3, [r1, #0]
 800992a:	bf5c      	itt	pl
 800992c:	600b      	strpl	r3, [r1, #0]
 800992e:	2002      	movpl	r0, #2
 8009930:	4770      	bx	lr
 8009932:	b298      	uxth	r0, r3
 8009934:	b9a8      	cbnz	r0, 8009962 <__lo0bits+0x52>
 8009936:	0c1b      	lsrs	r3, r3, #16
 8009938:	2010      	movs	r0, #16
 800993a:	b2da      	uxtb	r2, r3
 800993c:	b90a      	cbnz	r2, 8009942 <__lo0bits+0x32>
 800993e:	3008      	adds	r0, #8
 8009940:	0a1b      	lsrs	r3, r3, #8
 8009942:	071a      	lsls	r2, r3, #28
 8009944:	bf04      	itt	eq
 8009946:	091b      	lsreq	r3, r3, #4
 8009948:	3004      	addeq	r0, #4
 800994a:	079a      	lsls	r2, r3, #30
 800994c:	bf04      	itt	eq
 800994e:	089b      	lsreq	r3, r3, #2
 8009950:	3002      	addeq	r0, #2
 8009952:	07da      	lsls	r2, r3, #31
 8009954:	d403      	bmi.n	800995e <__lo0bits+0x4e>
 8009956:	085b      	lsrs	r3, r3, #1
 8009958:	f100 0001 	add.w	r0, r0, #1
 800995c:	d005      	beq.n	800996a <__lo0bits+0x5a>
 800995e:	600b      	str	r3, [r1, #0]
 8009960:	4770      	bx	lr
 8009962:	4610      	mov	r0, r2
 8009964:	e7e9      	b.n	800993a <__lo0bits+0x2a>
 8009966:	2000      	movs	r0, #0
 8009968:	4770      	bx	lr
 800996a:	2020      	movs	r0, #32
 800996c:	4770      	bx	lr
	...

08009970 <__i2b>:
 8009970:	b510      	push	{r4, lr}
 8009972:	460c      	mov	r4, r1
 8009974:	2101      	movs	r1, #1
 8009976:	f7ff ff03 	bl	8009780 <_Balloc>
 800997a:	4602      	mov	r2, r0
 800997c:	b928      	cbnz	r0, 800998a <__i2b+0x1a>
 800997e:	4b05      	ldr	r3, [pc, #20]	; (8009994 <__i2b+0x24>)
 8009980:	4805      	ldr	r0, [pc, #20]	; (8009998 <__i2b+0x28>)
 8009982:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8009986:	f000 fdf5 	bl	800a574 <__assert_func>
 800998a:	2301      	movs	r3, #1
 800998c:	6144      	str	r4, [r0, #20]
 800998e:	6103      	str	r3, [r0, #16]
 8009990:	bd10      	pop	{r4, pc}
 8009992:	bf00      	nop
 8009994:	0800abdf 	.word	0x0800abdf
 8009998:	0800ac50 	.word	0x0800ac50

0800999c <__multiply>:
 800999c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099a0:	4691      	mov	r9, r2
 80099a2:	690a      	ldr	r2, [r1, #16]
 80099a4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80099a8:	429a      	cmp	r2, r3
 80099aa:	bfb8      	it	lt
 80099ac:	460b      	movlt	r3, r1
 80099ae:	460c      	mov	r4, r1
 80099b0:	bfbc      	itt	lt
 80099b2:	464c      	movlt	r4, r9
 80099b4:	4699      	movlt	r9, r3
 80099b6:	6927      	ldr	r7, [r4, #16]
 80099b8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80099bc:	68a3      	ldr	r3, [r4, #8]
 80099be:	6861      	ldr	r1, [r4, #4]
 80099c0:	eb07 060a 	add.w	r6, r7, sl
 80099c4:	42b3      	cmp	r3, r6
 80099c6:	b085      	sub	sp, #20
 80099c8:	bfb8      	it	lt
 80099ca:	3101      	addlt	r1, #1
 80099cc:	f7ff fed8 	bl	8009780 <_Balloc>
 80099d0:	b930      	cbnz	r0, 80099e0 <__multiply+0x44>
 80099d2:	4602      	mov	r2, r0
 80099d4:	4b44      	ldr	r3, [pc, #272]	; (8009ae8 <__multiply+0x14c>)
 80099d6:	4845      	ldr	r0, [pc, #276]	; (8009aec <__multiply+0x150>)
 80099d8:	f240 115d 	movw	r1, #349	; 0x15d
 80099dc:	f000 fdca 	bl	800a574 <__assert_func>
 80099e0:	f100 0514 	add.w	r5, r0, #20
 80099e4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80099e8:	462b      	mov	r3, r5
 80099ea:	2200      	movs	r2, #0
 80099ec:	4543      	cmp	r3, r8
 80099ee:	d321      	bcc.n	8009a34 <__multiply+0x98>
 80099f0:	f104 0314 	add.w	r3, r4, #20
 80099f4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80099f8:	f109 0314 	add.w	r3, r9, #20
 80099fc:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8009a00:	9202      	str	r2, [sp, #8]
 8009a02:	1b3a      	subs	r2, r7, r4
 8009a04:	3a15      	subs	r2, #21
 8009a06:	f022 0203 	bic.w	r2, r2, #3
 8009a0a:	3204      	adds	r2, #4
 8009a0c:	f104 0115 	add.w	r1, r4, #21
 8009a10:	428f      	cmp	r7, r1
 8009a12:	bf38      	it	cc
 8009a14:	2204      	movcc	r2, #4
 8009a16:	9201      	str	r2, [sp, #4]
 8009a18:	9a02      	ldr	r2, [sp, #8]
 8009a1a:	9303      	str	r3, [sp, #12]
 8009a1c:	429a      	cmp	r2, r3
 8009a1e:	d80c      	bhi.n	8009a3a <__multiply+0x9e>
 8009a20:	2e00      	cmp	r6, #0
 8009a22:	dd03      	ble.n	8009a2c <__multiply+0x90>
 8009a24:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009a28:	2b00      	cmp	r3, #0
 8009a2a:	d05a      	beq.n	8009ae2 <__multiply+0x146>
 8009a2c:	6106      	str	r6, [r0, #16]
 8009a2e:	b005      	add	sp, #20
 8009a30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a34:	f843 2b04 	str.w	r2, [r3], #4
 8009a38:	e7d8      	b.n	80099ec <__multiply+0x50>
 8009a3a:	f8b3 a000 	ldrh.w	sl, [r3]
 8009a3e:	f1ba 0f00 	cmp.w	sl, #0
 8009a42:	d024      	beq.n	8009a8e <__multiply+0xf2>
 8009a44:	f104 0e14 	add.w	lr, r4, #20
 8009a48:	46a9      	mov	r9, r5
 8009a4a:	f04f 0c00 	mov.w	ip, #0
 8009a4e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8009a52:	f8d9 1000 	ldr.w	r1, [r9]
 8009a56:	fa1f fb82 	uxth.w	fp, r2
 8009a5a:	b289      	uxth	r1, r1
 8009a5c:	fb0a 110b 	mla	r1, sl, fp, r1
 8009a60:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8009a64:	f8d9 2000 	ldr.w	r2, [r9]
 8009a68:	4461      	add	r1, ip
 8009a6a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009a6e:	fb0a c20b 	mla	r2, sl, fp, ip
 8009a72:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8009a76:	b289      	uxth	r1, r1
 8009a78:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8009a7c:	4577      	cmp	r7, lr
 8009a7e:	f849 1b04 	str.w	r1, [r9], #4
 8009a82:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8009a86:	d8e2      	bhi.n	8009a4e <__multiply+0xb2>
 8009a88:	9a01      	ldr	r2, [sp, #4]
 8009a8a:	f845 c002 	str.w	ip, [r5, r2]
 8009a8e:	9a03      	ldr	r2, [sp, #12]
 8009a90:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009a94:	3304      	adds	r3, #4
 8009a96:	f1b9 0f00 	cmp.w	r9, #0
 8009a9a:	d020      	beq.n	8009ade <__multiply+0x142>
 8009a9c:	6829      	ldr	r1, [r5, #0]
 8009a9e:	f104 0c14 	add.w	ip, r4, #20
 8009aa2:	46ae      	mov	lr, r5
 8009aa4:	f04f 0a00 	mov.w	sl, #0
 8009aa8:	f8bc b000 	ldrh.w	fp, [ip]
 8009aac:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8009ab0:	fb09 220b 	mla	r2, r9, fp, r2
 8009ab4:	4492      	add	sl, r2
 8009ab6:	b289      	uxth	r1, r1
 8009ab8:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8009abc:	f84e 1b04 	str.w	r1, [lr], #4
 8009ac0:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009ac4:	f8be 1000 	ldrh.w	r1, [lr]
 8009ac8:	0c12      	lsrs	r2, r2, #16
 8009aca:	fb09 1102 	mla	r1, r9, r2, r1
 8009ace:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8009ad2:	4567      	cmp	r7, ip
 8009ad4:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009ad8:	d8e6      	bhi.n	8009aa8 <__multiply+0x10c>
 8009ada:	9a01      	ldr	r2, [sp, #4]
 8009adc:	50a9      	str	r1, [r5, r2]
 8009ade:	3504      	adds	r5, #4
 8009ae0:	e79a      	b.n	8009a18 <__multiply+0x7c>
 8009ae2:	3e01      	subs	r6, #1
 8009ae4:	e79c      	b.n	8009a20 <__multiply+0x84>
 8009ae6:	bf00      	nop
 8009ae8:	0800abdf 	.word	0x0800abdf
 8009aec:	0800ac50 	.word	0x0800ac50

08009af0 <__pow5mult>:
 8009af0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009af4:	4615      	mov	r5, r2
 8009af6:	f012 0203 	ands.w	r2, r2, #3
 8009afa:	4606      	mov	r6, r0
 8009afc:	460f      	mov	r7, r1
 8009afe:	d007      	beq.n	8009b10 <__pow5mult+0x20>
 8009b00:	4c25      	ldr	r4, [pc, #148]	; (8009b98 <__pow5mult+0xa8>)
 8009b02:	3a01      	subs	r2, #1
 8009b04:	2300      	movs	r3, #0
 8009b06:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009b0a:	f7ff fe9b 	bl	8009844 <__multadd>
 8009b0e:	4607      	mov	r7, r0
 8009b10:	10ad      	asrs	r5, r5, #2
 8009b12:	d03d      	beq.n	8009b90 <__pow5mult+0xa0>
 8009b14:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8009b16:	b97c      	cbnz	r4, 8009b38 <__pow5mult+0x48>
 8009b18:	2010      	movs	r0, #16
 8009b1a:	f7ff fe29 	bl	8009770 <malloc>
 8009b1e:	4602      	mov	r2, r0
 8009b20:	6270      	str	r0, [r6, #36]	; 0x24
 8009b22:	b928      	cbnz	r0, 8009b30 <__pow5mult+0x40>
 8009b24:	4b1d      	ldr	r3, [pc, #116]	; (8009b9c <__pow5mult+0xac>)
 8009b26:	481e      	ldr	r0, [pc, #120]	; (8009ba0 <__pow5mult+0xb0>)
 8009b28:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8009b2c:	f000 fd22 	bl	800a574 <__assert_func>
 8009b30:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009b34:	6004      	str	r4, [r0, #0]
 8009b36:	60c4      	str	r4, [r0, #12]
 8009b38:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009b3c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009b40:	b94c      	cbnz	r4, 8009b56 <__pow5mult+0x66>
 8009b42:	f240 2171 	movw	r1, #625	; 0x271
 8009b46:	4630      	mov	r0, r6
 8009b48:	f7ff ff12 	bl	8009970 <__i2b>
 8009b4c:	2300      	movs	r3, #0
 8009b4e:	f8c8 0008 	str.w	r0, [r8, #8]
 8009b52:	4604      	mov	r4, r0
 8009b54:	6003      	str	r3, [r0, #0]
 8009b56:	f04f 0900 	mov.w	r9, #0
 8009b5a:	07eb      	lsls	r3, r5, #31
 8009b5c:	d50a      	bpl.n	8009b74 <__pow5mult+0x84>
 8009b5e:	4639      	mov	r1, r7
 8009b60:	4622      	mov	r2, r4
 8009b62:	4630      	mov	r0, r6
 8009b64:	f7ff ff1a 	bl	800999c <__multiply>
 8009b68:	4639      	mov	r1, r7
 8009b6a:	4680      	mov	r8, r0
 8009b6c:	4630      	mov	r0, r6
 8009b6e:	f7ff fe47 	bl	8009800 <_Bfree>
 8009b72:	4647      	mov	r7, r8
 8009b74:	106d      	asrs	r5, r5, #1
 8009b76:	d00b      	beq.n	8009b90 <__pow5mult+0xa0>
 8009b78:	6820      	ldr	r0, [r4, #0]
 8009b7a:	b938      	cbnz	r0, 8009b8c <__pow5mult+0x9c>
 8009b7c:	4622      	mov	r2, r4
 8009b7e:	4621      	mov	r1, r4
 8009b80:	4630      	mov	r0, r6
 8009b82:	f7ff ff0b 	bl	800999c <__multiply>
 8009b86:	6020      	str	r0, [r4, #0]
 8009b88:	f8c0 9000 	str.w	r9, [r0]
 8009b8c:	4604      	mov	r4, r0
 8009b8e:	e7e4      	b.n	8009b5a <__pow5mult+0x6a>
 8009b90:	4638      	mov	r0, r7
 8009b92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009b96:	bf00      	nop
 8009b98:	0800ada0 	.word	0x0800ada0
 8009b9c:	0800ab6d 	.word	0x0800ab6d
 8009ba0:	0800ac50 	.word	0x0800ac50

08009ba4 <__lshift>:
 8009ba4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009ba8:	460c      	mov	r4, r1
 8009baa:	6849      	ldr	r1, [r1, #4]
 8009bac:	6923      	ldr	r3, [r4, #16]
 8009bae:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009bb2:	68a3      	ldr	r3, [r4, #8]
 8009bb4:	4607      	mov	r7, r0
 8009bb6:	4691      	mov	r9, r2
 8009bb8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009bbc:	f108 0601 	add.w	r6, r8, #1
 8009bc0:	42b3      	cmp	r3, r6
 8009bc2:	db0b      	blt.n	8009bdc <__lshift+0x38>
 8009bc4:	4638      	mov	r0, r7
 8009bc6:	f7ff fddb 	bl	8009780 <_Balloc>
 8009bca:	4605      	mov	r5, r0
 8009bcc:	b948      	cbnz	r0, 8009be2 <__lshift+0x3e>
 8009bce:	4602      	mov	r2, r0
 8009bd0:	4b2a      	ldr	r3, [pc, #168]	; (8009c7c <__lshift+0xd8>)
 8009bd2:	482b      	ldr	r0, [pc, #172]	; (8009c80 <__lshift+0xdc>)
 8009bd4:	f240 11d9 	movw	r1, #473	; 0x1d9
 8009bd8:	f000 fccc 	bl	800a574 <__assert_func>
 8009bdc:	3101      	adds	r1, #1
 8009bde:	005b      	lsls	r3, r3, #1
 8009be0:	e7ee      	b.n	8009bc0 <__lshift+0x1c>
 8009be2:	2300      	movs	r3, #0
 8009be4:	f100 0114 	add.w	r1, r0, #20
 8009be8:	f100 0210 	add.w	r2, r0, #16
 8009bec:	4618      	mov	r0, r3
 8009bee:	4553      	cmp	r3, sl
 8009bf0:	db37      	blt.n	8009c62 <__lshift+0xbe>
 8009bf2:	6920      	ldr	r0, [r4, #16]
 8009bf4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009bf8:	f104 0314 	add.w	r3, r4, #20
 8009bfc:	f019 091f 	ands.w	r9, r9, #31
 8009c00:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009c04:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009c08:	d02f      	beq.n	8009c6a <__lshift+0xc6>
 8009c0a:	f1c9 0e20 	rsb	lr, r9, #32
 8009c0e:	468a      	mov	sl, r1
 8009c10:	f04f 0c00 	mov.w	ip, #0
 8009c14:	681a      	ldr	r2, [r3, #0]
 8009c16:	fa02 f209 	lsl.w	r2, r2, r9
 8009c1a:	ea42 020c 	orr.w	r2, r2, ip
 8009c1e:	f84a 2b04 	str.w	r2, [sl], #4
 8009c22:	f853 2b04 	ldr.w	r2, [r3], #4
 8009c26:	4298      	cmp	r0, r3
 8009c28:	fa22 fc0e 	lsr.w	ip, r2, lr
 8009c2c:	d8f2      	bhi.n	8009c14 <__lshift+0x70>
 8009c2e:	1b03      	subs	r3, r0, r4
 8009c30:	3b15      	subs	r3, #21
 8009c32:	f023 0303 	bic.w	r3, r3, #3
 8009c36:	3304      	adds	r3, #4
 8009c38:	f104 0215 	add.w	r2, r4, #21
 8009c3c:	4290      	cmp	r0, r2
 8009c3e:	bf38      	it	cc
 8009c40:	2304      	movcc	r3, #4
 8009c42:	f841 c003 	str.w	ip, [r1, r3]
 8009c46:	f1bc 0f00 	cmp.w	ip, #0
 8009c4a:	d001      	beq.n	8009c50 <__lshift+0xac>
 8009c4c:	f108 0602 	add.w	r6, r8, #2
 8009c50:	3e01      	subs	r6, #1
 8009c52:	4638      	mov	r0, r7
 8009c54:	612e      	str	r6, [r5, #16]
 8009c56:	4621      	mov	r1, r4
 8009c58:	f7ff fdd2 	bl	8009800 <_Bfree>
 8009c5c:	4628      	mov	r0, r5
 8009c5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c62:	f842 0f04 	str.w	r0, [r2, #4]!
 8009c66:	3301      	adds	r3, #1
 8009c68:	e7c1      	b.n	8009bee <__lshift+0x4a>
 8009c6a:	3904      	subs	r1, #4
 8009c6c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009c70:	f841 2f04 	str.w	r2, [r1, #4]!
 8009c74:	4298      	cmp	r0, r3
 8009c76:	d8f9      	bhi.n	8009c6c <__lshift+0xc8>
 8009c78:	e7ea      	b.n	8009c50 <__lshift+0xac>
 8009c7a:	bf00      	nop
 8009c7c:	0800abdf 	.word	0x0800abdf
 8009c80:	0800ac50 	.word	0x0800ac50

08009c84 <__mcmp>:
 8009c84:	b530      	push	{r4, r5, lr}
 8009c86:	6902      	ldr	r2, [r0, #16]
 8009c88:	690c      	ldr	r4, [r1, #16]
 8009c8a:	1b12      	subs	r2, r2, r4
 8009c8c:	d10e      	bne.n	8009cac <__mcmp+0x28>
 8009c8e:	f100 0314 	add.w	r3, r0, #20
 8009c92:	3114      	adds	r1, #20
 8009c94:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009c98:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8009c9c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8009ca0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8009ca4:	42a5      	cmp	r5, r4
 8009ca6:	d003      	beq.n	8009cb0 <__mcmp+0x2c>
 8009ca8:	d305      	bcc.n	8009cb6 <__mcmp+0x32>
 8009caa:	2201      	movs	r2, #1
 8009cac:	4610      	mov	r0, r2
 8009cae:	bd30      	pop	{r4, r5, pc}
 8009cb0:	4283      	cmp	r3, r0
 8009cb2:	d3f3      	bcc.n	8009c9c <__mcmp+0x18>
 8009cb4:	e7fa      	b.n	8009cac <__mcmp+0x28>
 8009cb6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009cba:	e7f7      	b.n	8009cac <__mcmp+0x28>

08009cbc <__mdiff>:
 8009cbc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009cc0:	460c      	mov	r4, r1
 8009cc2:	4606      	mov	r6, r0
 8009cc4:	4611      	mov	r1, r2
 8009cc6:	4620      	mov	r0, r4
 8009cc8:	4690      	mov	r8, r2
 8009cca:	f7ff ffdb 	bl	8009c84 <__mcmp>
 8009cce:	1e05      	subs	r5, r0, #0
 8009cd0:	d110      	bne.n	8009cf4 <__mdiff+0x38>
 8009cd2:	4629      	mov	r1, r5
 8009cd4:	4630      	mov	r0, r6
 8009cd6:	f7ff fd53 	bl	8009780 <_Balloc>
 8009cda:	b930      	cbnz	r0, 8009cea <__mdiff+0x2e>
 8009cdc:	4b3a      	ldr	r3, [pc, #232]	; (8009dc8 <__mdiff+0x10c>)
 8009cde:	4602      	mov	r2, r0
 8009ce0:	f240 2132 	movw	r1, #562	; 0x232
 8009ce4:	4839      	ldr	r0, [pc, #228]	; (8009dcc <__mdiff+0x110>)
 8009ce6:	f000 fc45 	bl	800a574 <__assert_func>
 8009cea:	2301      	movs	r3, #1
 8009cec:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009cf0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009cf4:	bfa4      	itt	ge
 8009cf6:	4643      	movge	r3, r8
 8009cf8:	46a0      	movge	r8, r4
 8009cfa:	4630      	mov	r0, r6
 8009cfc:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8009d00:	bfa6      	itte	ge
 8009d02:	461c      	movge	r4, r3
 8009d04:	2500      	movge	r5, #0
 8009d06:	2501      	movlt	r5, #1
 8009d08:	f7ff fd3a 	bl	8009780 <_Balloc>
 8009d0c:	b920      	cbnz	r0, 8009d18 <__mdiff+0x5c>
 8009d0e:	4b2e      	ldr	r3, [pc, #184]	; (8009dc8 <__mdiff+0x10c>)
 8009d10:	4602      	mov	r2, r0
 8009d12:	f44f 7110 	mov.w	r1, #576	; 0x240
 8009d16:	e7e5      	b.n	8009ce4 <__mdiff+0x28>
 8009d18:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8009d1c:	6926      	ldr	r6, [r4, #16]
 8009d1e:	60c5      	str	r5, [r0, #12]
 8009d20:	f104 0914 	add.w	r9, r4, #20
 8009d24:	f108 0514 	add.w	r5, r8, #20
 8009d28:	f100 0e14 	add.w	lr, r0, #20
 8009d2c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8009d30:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8009d34:	f108 0210 	add.w	r2, r8, #16
 8009d38:	46f2      	mov	sl, lr
 8009d3a:	2100      	movs	r1, #0
 8009d3c:	f859 3b04 	ldr.w	r3, [r9], #4
 8009d40:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009d44:	fa1f f883 	uxth.w	r8, r3
 8009d48:	fa11 f18b 	uxtah	r1, r1, fp
 8009d4c:	0c1b      	lsrs	r3, r3, #16
 8009d4e:	eba1 0808 	sub.w	r8, r1, r8
 8009d52:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009d56:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009d5a:	fa1f f888 	uxth.w	r8, r8
 8009d5e:	1419      	asrs	r1, r3, #16
 8009d60:	454e      	cmp	r6, r9
 8009d62:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8009d66:	f84a 3b04 	str.w	r3, [sl], #4
 8009d6a:	d8e7      	bhi.n	8009d3c <__mdiff+0x80>
 8009d6c:	1b33      	subs	r3, r6, r4
 8009d6e:	3b15      	subs	r3, #21
 8009d70:	f023 0303 	bic.w	r3, r3, #3
 8009d74:	3304      	adds	r3, #4
 8009d76:	3415      	adds	r4, #21
 8009d78:	42a6      	cmp	r6, r4
 8009d7a:	bf38      	it	cc
 8009d7c:	2304      	movcc	r3, #4
 8009d7e:	441d      	add	r5, r3
 8009d80:	4473      	add	r3, lr
 8009d82:	469e      	mov	lr, r3
 8009d84:	462e      	mov	r6, r5
 8009d86:	4566      	cmp	r6, ip
 8009d88:	d30e      	bcc.n	8009da8 <__mdiff+0xec>
 8009d8a:	f10c 0203 	add.w	r2, ip, #3
 8009d8e:	1b52      	subs	r2, r2, r5
 8009d90:	f022 0203 	bic.w	r2, r2, #3
 8009d94:	3d03      	subs	r5, #3
 8009d96:	45ac      	cmp	ip, r5
 8009d98:	bf38      	it	cc
 8009d9a:	2200      	movcc	r2, #0
 8009d9c:	441a      	add	r2, r3
 8009d9e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8009da2:	b17b      	cbz	r3, 8009dc4 <__mdiff+0x108>
 8009da4:	6107      	str	r7, [r0, #16]
 8009da6:	e7a3      	b.n	8009cf0 <__mdiff+0x34>
 8009da8:	f856 8b04 	ldr.w	r8, [r6], #4
 8009dac:	fa11 f288 	uxtah	r2, r1, r8
 8009db0:	1414      	asrs	r4, r2, #16
 8009db2:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8009db6:	b292      	uxth	r2, r2
 8009db8:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8009dbc:	f84e 2b04 	str.w	r2, [lr], #4
 8009dc0:	1421      	asrs	r1, r4, #16
 8009dc2:	e7e0      	b.n	8009d86 <__mdiff+0xca>
 8009dc4:	3f01      	subs	r7, #1
 8009dc6:	e7ea      	b.n	8009d9e <__mdiff+0xe2>
 8009dc8:	0800abdf 	.word	0x0800abdf
 8009dcc:	0800ac50 	.word	0x0800ac50

08009dd0 <__d2b>:
 8009dd0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009dd4:	4689      	mov	r9, r1
 8009dd6:	2101      	movs	r1, #1
 8009dd8:	ec57 6b10 	vmov	r6, r7, d0
 8009ddc:	4690      	mov	r8, r2
 8009dde:	f7ff fccf 	bl	8009780 <_Balloc>
 8009de2:	4604      	mov	r4, r0
 8009de4:	b930      	cbnz	r0, 8009df4 <__d2b+0x24>
 8009de6:	4602      	mov	r2, r0
 8009de8:	4b25      	ldr	r3, [pc, #148]	; (8009e80 <__d2b+0xb0>)
 8009dea:	4826      	ldr	r0, [pc, #152]	; (8009e84 <__d2b+0xb4>)
 8009dec:	f240 310a 	movw	r1, #778	; 0x30a
 8009df0:	f000 fbc0 	bl	800a574 <__assert_func>
 8009df4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8009df8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009dfc:	bb35      	cbnz	r5, 8009e4c <__d2b+0x7c>
 8009dfe:	2e00      	cmp	r6, #0
 8009e00:	9301      	str	r3, [sp, #4]
 8009e02:	d028      	beq.n	8009e56 <__d2b+0x86>
 8009e04:	4668      	mov	r0, sp
 8009e06:	9600      	str	r6, [sp, #0]
 8009e08:	f7ff fd82 	bl	8009910 <__lo0bits>
 8009e0c:	9900      	ldr	r1, [sp, #0]
 8009e0e:	b300      	cbz	r0, 8009e52 <__d2b+0x82>
 8009e10:	9a01      	ldr	r2, [sp, #4]
 8009e12:	f1c0 0320 	rsb	r3, r0, #32
 8009e16:	fa02 f303 	lsl.w	r3, r2, r3
 8009e1a:	430b      	orrs	r3, r1
 8009e1c:	40c2      	lsrs	r2, r0
 8009e1e:	6163      	str	r3, [r4, #20]
 8009e20:	9201      	str	r2, [sp, #4]
 8009e22:	9b01      	ldr	r3, [sp, #4]
 8009e24:	61a3      	str	r3, [r4, #24]
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	bf14      	ite	ne
 8009e2a:	2202      	movne	r2, #2
 8009e2c:	2201      	moveq	r2, #1
 8009e2e:	6122      	str	r2, [r4, #16]
 8009e30:	b1d5      	cbz	r5, 8009e68 <__d2b+0x98>
 8009e32:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009e36:	4405      	add	r5, r0
 8009e38:	f8c9 5000 	str.w	r5, [r9]
 8009e3c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009e40:	f8c8 0000 	str.w	r0, [r8]
 8009e44:	4620      	mov	r0, r4
 8009e46:	b003      	add	sp, #12
 8009e48:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009e4c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009e50:	e7d5      	b.n	8009dfe <__d2b+0x2e>
 8009e52:	6161      	str	r1, [r4, #20]
 8009e54:	e7e5      	b.n	8009e22 <__d2b+0x52>
 8009e56:	a801      	add	r0, sp, #4
 8009e58:	f7ff fd5a 	bl	8009910 <__lo0bits>
 8009e5c:	9b01      	ldr	r3, [sp, #4]
 8009e5e:	6163      	str	r3, [r4, #20]
 8009e60:	2201      	movs	r2, #1
 8009e62:	6122      	str	r2, [r4, #16]
 8009e64:	3020      	adds	r0, #32
 8009e66:	e7e3      	b.n	8009e30 <__d2b+0x60>
 8009e68:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009e6c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009e70:	f8c9 0000 	str.w	r0, [r9]
 8009e74:	6918      	ldr	r0, [r3, #16]
 8009e76:	f7ff fd2b 	bl	80098d0 <__hi0bits>
 8009e7a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009e7e:	e7df      	b.n	8009e40 <__d2b+0x70>
 8009e80:	0800abdf 	.word	0x0800abdf
 8009e84:	0800ac50 	.word	0x0800ac50

08009e88 <_calloc_r>:
 8009e88:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009e8a:	fba1 2402 	umull	r2, r4, r1, r2
 8009e8e:	b94c      	cbnz	r4, 8009ea4 <_calloc_r+0x1c>
 8009e90:	4611      	mov	r1, r2
 8009e92:	9201      	str	r2, [sp, #4]
 8009e94:	f000 f87a 	bl	8009f8c <_malloc_r>
 8009e98:	9a01      	ldr	r2, [sp, #4]
 8009e9a:	4605      	mov	r5, r0
 8009e9c:	b930      	cbnz	r0, 8009eac <_calloc_r+0x24>
 8009e9e:	4628      	mov	r0, r5
 8009ea0:	b003      	add	sp, #12
 8009ea2:	bd30      	pop	{r4, r5, pc}
 8009ea4:	220c      	movs	r2, #12
 8009ea6:	6002      	str	r2, [r0, #0]
 8009ea8:	2500      	movs	r5, #0
 8009eaa:	e7f8      	b.n	8009e9e <_calloc_r+0x16>
 8009eac:	4621      	mov	r1, r4
 8009eae:	f7fe f85d 	bl	8007f6c <memset>
 8009eb2:	e7f4      	b.n	8009e9e <_calloc_r+0x16>

08009eb4 <_free_r>:
 8009eb4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009eb6:	2900      	cmp	r1, #0
 8009eb8:	d044      	beq.n	8009f44 <_free_r+0x90>
 8009eba:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009ebe:	9001      	str	r0, [sp, #4]
 8009ec0:	2b00      	cmp	r3, #0
 8009ec2:	f1a1 0404 	sub.w	r4, r1, #4
 8009ec6:	bfb8      	it	lt
 8009ec8:	18e4      	addlt	r4, r4, r3
 8009eca:	f000 fcdf 	bl	800a88c <__malloc_lock>
 8009ece:	4a1e      	ldr	r2, [pc, #120]	; (8009f48 <_free_r+0x94>)
 8009ed0:	9801      	ldr	r0, [sp, #4]
 8009ed2:	6813      	ldr	r3, [r2, #0]
 8009ed4:	b933      	cbnz	r3, 8009ee4 <_free_r+0x30>
 8009ed6:	6063      	str	r3, [r4, #4]
 8009ed8:	6014      	str	r4, [r2, #0]
 8009eda:	b003      	add	sp, #12
 8009edc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009ee0:	f000 bcda 	b.w	800a898 <__malloc_unlock>
 8009ee4:	42a3      	cmp	r3, r4
 8009ee6:	d908      	bls.n	8009efa <_free_r+0x46>
 8009ee8:	6825      	ldr	r5, [r4, #0]
 8009eea:	1961      	adds	r1, r4, r5
 8009eec:	428b      	cmp	r3, r1
 8009eee:	bf01      	itttt	eq
 8009ef0:	6819      	ldreq	r1, [r3, #0]
 8009ef2:	685b      	ldreq	r3, [r3, #4]
 8009ef4:	1949      	addeq	r1, r1, r5
 8009ef6:	6021      	streq	r1, [r4, #0]
 8009ef8:	e7ed      	b.n	8009ed6 <_free_r+0x22>
 8009efa:	461a      	mov	r2, r3
 8009efc:	685b      	ldr	r3, [r3, #4]
 8009efe:	b10b      	cbz	r3, 8009f04 <_free_r+0x50>
 8009f00:	42a3      	cmp	r3, r4
 8009f02:	d9fa      	bls.n	8009efa <_free_r+0x46>
 8009f04:	6811      	ldr	r1, [r2, #0]
 8009f06:	1855      	adds	r5, r2, r1
 8009f08:	42a5      	cmp	r5, r4
 8009f0a:	d10b      	bne.n	8009f24 <_free_r+0x70>
 8009f0c:	6824      	ldr	r4, [r4, #0]
 8009f0e:	4421      	add	r1, r4
 8009f10:	1854      	adds	r4, r2, r1
 8009f12:	42a3      	cmp	r3, r4
 8009f14:	6011      	str	r1, [r2, #0]
 8009f16:	d1e0      	bne.n	8009eda <_free_r+0x26>
 8009f18:	681c      	ldr	r4, [r3, #0]
 8009f1a:	685b      	ldr	r3, [r3, #4]
 8009f1c:	6053      	str	r3, [r2, #4]
 8009f1e:	4421      	add	r1, r4
 8009f20:	6011      	str	r1, [r2, #0]
 8009f22:	e7da      	b.n	8009eda <_free_r+0x26>
 8009f24:	d902      	bls.n	8009f2c <_free_r+0x78>
 8009f26:	230c      	movs	r3, #12
 8009f28:	6003      	str	r3, [r0, #0]
 8009f2a:	e7d6      	b.n	8009eda <_free_r+0x26>
 8009f2c:	6825      	ldr	r5, [r4, #0]
 8009f2e:	1961      	adds	r1, r4, r5
 8009f30:	428b      	cmp	r3, r1
 8009f32:	bf04      	itt	eq
 8009f34:	6819      	ldreq	r1, [r3, #0]
 8009f36:	685b      	ldreq	r3, [r3, #4]
 8009f38:	6063      	str	r3, [r4, #4]
 8009f3a:	bf04      	itt	eq
 8009f3c:	1949      	addeq	r1, r1, r5
 8009f3e:	6021      	streq	r1, [r4, #0]
 8009f40:	6054      	str	r4, [r2, #4]
 8009f42:	e7ca      	b.n	8009eda <_free_r+0x26>
 8009f44:	b003      	add	sp, #12
 8009f46:	bd30      	pop	{r4, r5, pc}
 8009f48:	20001408 	.word	0x20001408

08009f4c <sbrk_aligned>:
 8009f4c:	b570      	push	{r4, r5, r6, lr}
 8009f4e:	4e0e      	ldr	r6, [pc, #56]	; (8009f88 <sbrk_aligned+0x3c>)
 8009f50:	460c      	mov	r4, r1
 8009f52:	6831      	ldr	r1, [r6, #0]
 8009f54:	4605      	mov	r5, r0
 8009f56:	b911      	cbnz	r1, 8009f5e <sbrk_aligned+0x12>
 8009f58:	f000 f9e6 	bl	800a328 <_sbrk_r>
 8009f5c:	6030      	str	r0, [r6, #0]
 8009f5e:	4621      	mov	r1, r4
 8009f60:	4628      	mov	r0, r5
 8009f62:	f000 f9e1 	bl	800a328 <_sbrk_r>
 8009f66:	1c43      	adds	r3, r0, #1
 8009f68:	d00a      	beq.n	8009f80 <sbrk_aligned+0x34>
 8009f6a:	1cc4      	adds	r4, r0, #3
 8009f6c:	f024 0403 	bic.w	r4, r4, #3
 8009f70:	42a0      	cmp	r0, r4
 8009f72:	d007      	beq.n	8009f84 <sbrk_aligned+0x38>
 8009f74:	1a21      	subs	r1, r4, r0
 8009f76:	4628      	mov	r0, r5
 8009f78:	f000 f9d6 	bl	800a328 <_sbrk_r>
 8009f7c:	3001      	adds	r0, #1
 8009f7e:	d101      	bne.n	8009f84 <sbrk_aligned+0x38>
 8009f80:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8009f84:	4620      	mov	r0, r4
 8009f86:	bd70      	pop	{r4, r5, r6, pc}
 8009f88:	2000140c 	.word	0x2000140c

08009f8c <_malloc_r>:
 8009f8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009f90:	1ccd      	adds	r5, r1, #3
 8009f92:	f025 0503 	bic.w	r5, r5, #3
 8009f96:	3508      	adds	r5, #8
 8009f98:	2d0c      	cmp	r5, #12
 8009f9a:	bf38      	it	cc
 8009f9c:	250c      	movcc	r5, #12
 8009f9e:	2d00      	cmp	r5, #0
 8009fa0:	4607      	mov	r7, r0
 8009fa2:	db01      	blt.n	8009fa8 <_malloc_r+0x1c>
 8009fa4:	42a9      	cmp	r1, r5
 8009fa6:	d905      	bls.n	8009fb4 <_malloc_r+0x28>
 8009fa8:	230c      	movs	r3, #12
 8009faa:	603b      	str	r3, [r7, #0]
 8009fac:	2600      	movs	r6, #0
 8009fae:	4630      	mov	r0, r6
 8009fb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009fb4:	4e2e      	ldr	r6, [pc, #184]	; (800a070 <_malloc_r+0xe4>)
 8009fb6:	f000 fc69 	bl	800a88c <__malloc_lock>
 8009fba:	6833      	ldr	r3, [r6, #0]
 8009fbc:	461c      	mov	r4, r3
 8009fbe:	bb34      	cbnz	r4, 800a00e <_malloc_r+0x82>
 8009fc0:	4629      	mov	r1, r5
 8009fc2:	4638      	mov	r0, r7
 8009fc4:	f7ff ffc2 	bl	8009f4c <sbrk_aligned>
 8009fc8:	1c43      	adds	r3, r0, #1
 8009fca:	4604      	mov	r4, r0
 8009fcc:	d14d      	bne.n	800a06a <_malloc_r+0xde>
 8009fce:	6834      	ldr	r4, [r6, #0]
 8009fd0:	4626      	mov	r6, r4
 8009fd2:	2e00      	cmp	r6, #0
 8009fd4:	d140      	bne.n	800a058 <_malloc_r+0xcc>
 8009fd6:	6823      	ldr	r3, [r4, #0]
 8009fd8:	4631      	mov	r1, r6
 8009fda:	4638      	mov	r0, r7
 8009fdc:	eb04 0803 	add.w	r8, r4, r3
 8009fe0:	f000 f9a2 	bl	800a328 <_sbrk_r>
 8009fe4:	4580      	cmp	r8, r0
 8009fe6:	d13a      	bne.n	800a05e <_malloc_r+0xd2>
 8009fe8:	6821      	ldr	r1, [r4, #0]
 8009fea:	3503      	adds	r5, #3
 8009fec:	1a6d      	subs	r5, r5, r1
 8009fee:	f025 0503 	bic.w	r5, r5, #3
 8009ff2:	3508      	adds	r5, #8
 8009ff4:	2d0c      	cmp	r5, #12
 8009ff6:	bf38      	it	cc
 8009ff8:	250c      	movcc	r5, #12
 8009ffa:	4629      	mov	r1, r5
 8009ffc:	4638      	mov	r0, r7
 8009ffe:	f7ff ffa5 	bl	8009f4c <sbrk_aligned>
 800a002:	3001      	adds	r0, #1
 800a004:	d02b      	beq.n	800a05e <_malloc_r+0xd2>
 800a006:	6823      	ldr	r3, [r4, #0]
 800a008:	442b      	add	r3, r5
 800a00a:	6023      	str	r3, [r4, #0]
 800a00c:	e00e      	b.n	800a02c <_malloc_r+0xa0>
 800a00e:	6822      	ldr	r2, [r4, #0]
 800a010:	1b52      	subs	r2, r2, r5
 800a012:	d41e      	bmi.n	800a052 <_malloc_r+0xc6>
 800a014:	2a0b      	cmp	r2, #11
 800a016:	d916      	bls.n	800a046 <_malloc_r+0xba>
 800a018:	1961      	adds	r1, r4, r5
 800a01a:	42a3      	cmp	r3, r4
 800a01c:	6025      	str	r5, [r4, #0]
 800a01e:	bf18      	it	ne
 800a020:	6059      	strne	r1, [r3, #4]
 800a022:	6863      	ldr	r3, [r4, #4]
 800a024:	bf08      	it	eq
 800a026:	6031      	streq	r1, [r6, #0]
 800a028:	5162      	str	r2, [r4, r5]
 800a02a:	604b      	str	r3, [r1, #4]
 800a02c:	4638      	mov	r0, r7
 800a02e:	f104 060b 	add.w	r6, r4, #11
 800a032:	f000 fc31 	bl	800a898 <__malloc_unlock>
 800a036:	f026 0607 	bic.w	r6, r6, #7
 800a03a:	1d23      	adds	r3, r4, #4
 800a03c:	1af2      	subs	r2, r6, r3
 800a03e:	d0b6      	beq.n	8009fae <_malloc_r+0x22>
 800a040:	1b9b      	subs	r3, r3, r6
 800a042:	50a3      	str	r3, [r4, r2]
 800a044:	e7b3      	b.n	8009fae <_malloc_r+0x22>
 800a046:	6862      	ldr	r2, [r4, #4]
 800a048:	42a3      	cmp	r3, r4
 800a04a:	bf0c      	ite	eq
 800a04c:	6032      	streq	r2, [r6, #0]
 800a04e:	605a      	strne	r2, [r3, #4]
 800a050:	e7ec      	b.n	800a02c <_malloc_r+0xa0>
 800a052:	4623      	mov	r3, r4
 800a054:	6864      	ldr	r4, [r4, #4]
 800a056:	e7b2      	b.n	8009fbe <_malloc_r+0x32>
 800a058:	4634      	mov	r4, r6
 800a05a:	6876      	ldr	r6, [r6, #4]
 800a05c:	e7b9      	b.n	8009fd2 <_malloc_r+0x46>
 800a05e:	230c      	movs	r3, #12
 800a060:	603b      	str	r3, [r7, #0]
 800a062:	4638      	mov	r0, r7
 800a064:	f000 fc18 	bl	800a898 <__malloc_unlock>
 800a068:	e7a1      	b.n	8009fae <_malloc_r+0x22>
 800a06a:	6025      	str	r5, [r4, #0]
 800a06c:	e7de      	b.n	800a02c <_malloc_r+0xa0>
 800a06e:	bf00      	nop
 800a070:	20001408 	.word	0x20001408

0800a074 <__sfputc_r>:
 800a074:	6893      	ldr	r3, [r2, #8]
 800a076:	3b01      	subs	r3, #1
 800a078:	2b00      	cmp	r3, #0
 800a07a:	b410      	push	{r4}
 800a07c:	6093      	str	r3, [r2, #8]
 800a07e:	da08      	bge.n	800a092 <__sfputc_r+0x1e>
 800a080:	6994      	ldr	r4, [r2, #24]
 800a082:	42a3      	cmp	r3, r4
 800a084:	db01      	blt.n	800a08a <__sfputc_r+0x16>
 800a086:	290a      	cmp	r1, #10
 800a088:	d103      	bne.n	800a092 <__sfputc_r+0x1e>
 800a08a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a08e:	f000 b99f 	b.w	800a3d0 <__swbuf_r>
 800a092:	6813      	ldr	r3, [r2, #0]
 800a094:	1c58      	adds	r0, r3, #1
 800a096:	6010      	str	r0, [r2, #0]
 800a098:	7019      	strb	r1, [r3, #0]
 800a09a:	4608      	mov	r0, r1
 800a09c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a0a0:	4770      	bx	lr

0800a0a2 <__sfputs_r>:
 800a0a2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a0a4:	4606      	mov	r6, r0
 800a0a6:	460f      	mov	r7, r1
 800a0a8:	4614      	mov	r4, r2
 800a0aa:	18d5      	adds	r5, r2, r3
 800a0ac:	42ac      	cmp	r4, r5
 800a0ae:	d101      	bne.n	800a0b4 <__sfputs_r+0x12>
 800a0b0:	2000      	movs	r0, #0
 800a0b2:	e007      	b.n	800a0c4 <__sfputs_r+0x22>
 800a0b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a0b8:	463a      	mov	r2, r7
 800a0ba:	4630      	mov	r0, r6
 800a0bc:	f7ff ffda 	bl	800a074 <__sfputc_r>
 800a0c0:	1c43      	adds	r3, r0, #1
 800a0c2:	d1f3      	bne.n	800a0ac <__sfputs_r+0xa>
 800a0c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a0c8 <_vfiprintf_r>:
 800a0c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0cc:	460d      	mov	r5, r1
 800a0ce:	b09d      	sub	sp, #116	; 0x74
 800a0d0:	4614      	mov	r4, r2
 800a0d2:	4698      	mov	r8, r3
 800a0d4:	4606      	mov	r6, r0
 800a0d6:	b118      	cbz	r0, 800a0e0 <_vfiprintf_r+0x18>
 800a0d8:	6983      	ldr	r3, [r0, #24]
 800a0da:	b90b      	cbnz	r3, 800a0e0 <_vfiprintf_r+0x18>
 800a0dc:	f7ff faa2 	bl	8009624 <__sinit>
 800a0e0:	4b89      	ldr	r3, [pc, #548]	; (800a308 <_vfiprintf_r+0x240>)
 800a0e2:	429d      	cmp	r5, r3
 800a0e4:	d11b      	bne.n	800a11e <_vfiprintf_r+0x56>
 800a0e6:	6875      	ldr	r5, [r6, #4]
 800a0e8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a0ea:	07d9      	lsls	r1, r3, #31
 800a0ec:	d405      	bmi.n	800a0fa <_vfiprintf_r+0x32>
 800a0ee:	89ab      	ldrh	r3, [r5, #12]
 800a0f0:	059a      	lsls	r2, r3, #22
 800a0f2:	d402      	bmi.n	800a0fa <_vfiprintf_r+0x32>
 800a0f4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a0f6:	f7ff fb38 	bl	800976a <__retarget_lock_acquire_recursive>
 800a0fa:	89ab      	ldrh	r3, [r5, #12]
 800a0fc:	071b      	lsls	r3, r3, #28
 800a0fe:	d501      	bpl.n	800a104 <_vfiprintf_r+0x3c>
 800a100:	692b      	ldr	r3, [r5, #16]
 800a102:	b9eb      	cbnz	r3, 800a140 <_vfiprintf_r+0x78>
 800a104:	4629      	mov	r1, r5
 800a106:	4630      	mov	r0, r6
 800a108:	f000 f9c6 	bl	800a498 <__swsetup_r>
 800a10c:	b1c0      	cbz	r0, 800a140 <_vfiprintf_r+0x78>
 800a10e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a110:	07dc      	lsls	r4, r3, #31
 800a112:	d50e      	bpl.n	800a132 <_vfiprintf_r+0x6a>
 800a114:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a118:	b01d      	add	sp, #116	; 0x74
 800a11a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a11e:	4b7b      	ldr	r3, [pc, #492]	; (800a30c <_vfiprintf_r+0x244>)
 800a120:	429d      	cmp	r5, r3
 800a122:	d101      	bne.n	800a128 <_vfiprintf_r+0x60>
 800a124:	68b5      	ldr	r5, [r6, #8]
 800a126:	e7df      	b.n	800a0e8 <_vfiprintf_r+0x20>
 800a128:	4b79      	ldr	r3, [pc, #484]	; (800a310 <_vfiprintf_r+0x248>)
 800a12a:	429d      	cmp	r5, r3
 800a12c:	bf08      	it	eq
 800a12e:	68f5      	ldreq	r5, [r6, #12]
 800a130:	e7da      	b.n	800a0e8 <_vfiprintf_r+0x20>
 800a132:	89ab      	ldrh	r3, [r5, #12]
 800a134:	0598      	lsls	r0, r3, #22
 800a136:	d4ed      	bmi.n	800a114 <_vfiprintf_r+0x4c>
 800a138:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a13a:	f7ff fb17 	bl	800976c <__retarget_lock_release_recursive>
 800a13e:	e7e9      	b.n	800a114 <_vfiprintf_r+0x4c>
 800a140:	2300      	movs	r3, #0
 800a142:	9309      	str	r3, [sp, #36]	; 0x24
 800a144:	2320      	movs	r3, #32
 800a146:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a14a:	f8cd 800c 	str.w	r8, [sp, #12]
 800a14e:	2330      	movs	r3, #48	; 0x30
 800a150:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800a314 <_vfiprintf_r+0x24c>
 800a154:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a158:	f04f 0901 	mov.w	r9, #1
 800a15c:	4623      	mov	r3, r4
 800a15e:	469a      	mov	sl, r3
 800a160:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a164:	b10a      	cbz	r2, 800a16a <_vfiprintf_r+0xa2>
 800a166:	2a25      	cmp	r2, #37	; 0x25
 800a168:	d1f9      	bne.n	800a15e <_vfiprintf_r+0x96>
 800a16a:	ebba 0b04 	subs.w	fp, sl, r4
 800a16e:	d00b      	beq.n	800a188 <_vfiprintf_r+0xc0>
 800a170:	465b      	mov	r3, fp
 800a172:	4622      	mov	r2, r4
 800a174:	4629      	mov	r1, r5
 800a176:	4630      	mov	r0, r6
 800a178:	f7ff ff93 	bl	800a0a2 <__sfputs_r>
 800a17c:	3001      	adds	r0, #1
 800a17e:	f000 80aa 	beq.w	800a2d6 <_vfiprintf_r+0x20e>
 800a182:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a184:	445a      	add	r2, fp
 800a186:	9209      	str	r2, [sp, #36]	; 0x24
 800a188:	f89a 3000 	ldrb.w	r3, [sl]
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	f000 80a2 	beq.w	800a2d6 <_vfiprintf_r+0x20e>
 800a192:	2300      	movs	r3, #0
 800a194:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800a198:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a19c:	f10a 0a01 	add.w	sl, sl, #1
 800a1a0:	9304      	str	r3, [sp, #16]
 800a1a2:	9307      	str	r3, [sp, #28]
 800a1a4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a1a8:	931a      	str	r3, [sp, #104]	; 0x68
 800a1aa:	4654      	mov	r4, sl
 800a1ac:	2205      	movs	r2, #5
 800a1ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a1b2:	4858      	ldr	r0, [pc, #352]	; (800a314 <_vfiprintf_r+0x24c>)
 800a1b4:	f7f6 f82c 	bl	8000210 <memchr>
 800a1b8:	9a04      	ldr	r2, [sp, #16]
 800a1ba:	b9d8      	cbnz	r0, 800a1f4 <_vfiprintf_r+0x12c>
 800a1bc:	06d1      	lsls	r1, r2, #27
 800a1be:	bf44      	itt	mi
 800a1c0:	2320      	movmi	r3, #32
 800a1c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a1c6:	0713      	lsls	r3, r2, #28
 800a1c8:	bf44      	itt	mi
 800a1ca:	232b      	movmi	r3, #43	; 0x2b
 800a1cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a1d0:	f89a 3000 	ldrb.w	r3, [sl]
 800a1d4:	2b2a      	cmp	r3, #42	; 0x2a
 800a1d6:	d015      	beq.n	800a204 <_vfiprintf_r+0x13c>
 800a1d8:	9a07      	ldr	r2, [sp, #28]
 800a1da:	4654      	mov	r4, sl
 800a1dc:	2000      	movs	r0, #0
 800a1de:	f04f 0c0a 	mov.w	ip, #10
 800a1e2:	4621      	mov	r1, r4
 800a1e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a1e8:	3b30      	subs	r3, #48	; 0x30
 800a1ea:	2b09      	cmp	r3, #9
 800a1ec:	d94e      	bls.n	800a28c <_vfiprintf_r+0x1c4>
 800a1ee:	b1b0      	cbz	r0, 800a21e <_vfiprintf_r+0x156>
 800a1f0:	9207      	str	r2, [sp, #28]
 800a1f2:	e014      	b.n	800a21e <_vfiprintf_r+0x156>
 800a1f4:	eba0 0308 	sub.w	r3, r0, r8
 800a1f8:	fa09 f303 	lsl.w	r3, r9, r3
 800a1fc:	4313      	orrs	r3, r2
 800a1fe:	9304      	str	r3, [sp, #16]
 800a200:	46a2      	mov	sl, r4
 800a202:	e7d2      	b.n	800a1aa <_vfiprintf_r+0xe2>
 800a204:	9b03      	ldr	r3, [sp, #12]
 800a206:	1d19      	adds	r1, r3, #4
 800a208:	681b      	ldr	r3, [r3, #0]
 800a20a:	9103      	str	r1, [sp, #12]
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	bfbb      	ittet	lt
 800a210:	425b      	neglt	r3, r3
 800a212:	f042 0202 	orrlt.w	r2, r2, #2
 800a216:	9307      	strge	r3, [sp, #28]
 800a218:	9307      	strlt	r3, [sp, #28]
 800a21a:	bfb8      	it	lt
 800a21c:	9204      	strlt	r2, [sp, #16]
 800a21e:	7823      	ldrb	r3, [r4, #0]
 800a220:	2b2e      	cmp	r3, #46	; 0x2e
 800a222:	d10c      	bne.n	800a23e <_vfiprintf_r+0x176>
 800a224:	7863      	ldrb	r3, [r4, #1]
 800a226:	2b2a      	cmp	r3, #42	; 0x2a
 800a228:	d135      	bne.n	800a296 <_vfiprintf_r+0x1ce>
 800a22a:	9b03      	ldr	r3, [sp, #12]
 800a22c:	1d1a      	adds	r2, r3, #4
 800a22e:	681b      	ldr	r3, [r3, #0]
 800a230:	9203      	str	r2, [sp, #12]
 800a232:	2b00      	cmp	r3, #0
 800a234:	bfb8      	it	lt
 800a236:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800a23a:	3402      	adds	r4, #2
 800a23c:	9305      	str	r3, [sp, #20]
 800a23e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800a324 <_vfiprintf_r+0x25c>
 800a242:	7821      	ldrb	r1, [r4, #0]
 800a244:	2203      	movs	r2, #3
 800a246:	4650      	mov	r0, sl
 800a248:	f7f5 ffe2 	bl	8000210 <memchr>
 800a24c:	b140      	cbz	r0, 800a260 <_vfiprintf_r+0x198>
 800a24e:	2340      	movs	r3, #64	; 0x40
 800a250:	eba0 000a 	sub.w	r0, r0, sl
 800a254:	fa03 f000 	lsl.w	r0, r3, r0
 800a258:	9b04      	ldr	r3, [sp, #16]
 800a25a:	4303      	orrs	r3, r0
 800a25c:	3401      	adds	r4, #1
 800a25e:	9304      	str	r3, [sp, #16]
 800a260:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a264:	482c      	ldr	r0, [pc, #176]	; (800a318 <_vfiprintf_r+0x250>)
 800a266:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a26a:	2206      	movs	r2, #6
 800a26c:	f7f5 ffd0 	bl	8000210 <memchr>
 800a270:	2800      	cmp	r0, #0
 800a272:	d03f      	beq.n	800a2f4 <_vfiprintf_r+0x22c>
 800a274:	4b29      	ldr	r3, [pc, #164]	; (800a31c <_vfiprintf_r+0x254>)
 800a276:	bb1b      	cbnz	r3, 800a2c0 <_vfiprintf_r+0x1f8>
 800a278:	9b03      	ldr	r3, [sp, #12]
 800a27a:	3307      	adds	r3, #7
 800a27c:	f023 0307 	bic.w	r3, r3, #7
 800a280:	3308      	adds	r3, #8
 800a282:	9303      	str	r3, [sp, #12]
 800a284:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a286:	443b      	add	r3, r7
 800a288:	9309      	str	r3, [sp, #36]	; 0x24
 800a28a:	e767      	b.n	800a15c <_vfiprintf_r+0x94>
 800a28c:	fb0c 3202 	mla	r2, ip, r2, r3
 800a290:	460c      	mov	r4, r1
 800a292:	2001      	movs	r0, #1
 800a294:	e7a5      	b.n	800a1e2 <_vfiprintf_r+0x11a>
 800a296:	2300      	movs	r3, #0
 800a298:	3401      	adds	r4, #1
 800a29a:	9305      	str	r3, [sp, #20]
 800a29c:	4619      	mov	r1, r3
 800a29e:	f04f 0c0a 	mov.w	ip, #10
 800a2a2:	4620      	mov	r0, r4
 800a2a4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a2a8:	3a30      	subs	r2, #48	; 0x30
 800a2aa:	2a09      	cmp	r2, #9
 800a2ac:	d903      	bls.n	800a2b6 <_vfiprintf_r+0x1ee>
 800a2ae:	2b00      	cmp	r3, #0
 800a2b0:	d0c5      	beq.n	800a23e <_vfiprintf_r+0x176>
 800a2b2:	9105      	str	r1, [sp, #20]
 800a2b4:	e7c3      	b.n	800a23e <_vfiprintf_r+0x176>
 800a2b6:	fb0c 2101 	mla	r1, ip, r1, r2
 800a2ba:	4604      	mov	r4, r0
 800a2bc:	2301      	movs	r3, #1
 800a2be:	e7f0      	b.n	800a2a2 <_vfiprintf_r+0x1da>
 800a2c0:	ab03      	add	r3, sp, #12
 800a2c2:	9300      	str	r3, [sp, #0]
 800a2c4:	462a      	mov	r2, r5
 800a2c6:	4b16      	ldr	r3, [pc, #88]	; (800a320 <_vfiprintf_r+0x258>)
 800a2c8:	a904      	add	r1, sp, #16
 800a2ca:	4630      	mov	r0, r6
 800a2cc:	f7fd fef6 	bl	80080bc <_printf_float>
 800a2d0:	4607      	mov	r7, r0
 800a2d2:	1c78      	adds	r0, r7, #1
 800a2d4:	d1d6      	bne.n	800a284 <_vfiprintf_r+0x1bc>
 800a2d6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a2d8:	07d9      	lsls	r1, r3, #31
 800a2da:	d405      	bmi.n	800a2e8 <_vfiprintf_r+0x220>
 800a2dc:	89ab      	ldrh	r3, [r5, #12]
 800a2de:	059a      	lsls	r2, r3, #22
 800a2e0:	d402      	bmi.n	800a2e8 <_vfiprintf_r+0x220>
 800a2e2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a2e4:	f7ff fa42 	bl	800976c <__retarget_lock_release_recursive>
 800a2e8:	89ab      	ldrh	r3, [r5, #12]
 800a2ea:	065b      	lsls	r3, r3, #25
 800a2ec:	f53f af12 	bmi.w	800a114 <_vfiprintf_r+0x4c>
 800a2f0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a2f2:	e711      	b.n	800a118 <_vfiprintf_r+0x50>
 800a2f4:	ab03      	add	r3, sp, #12
 800a2f6:	9300      	str	r3, [sp, #0]
 800a2f8:	462a      	mov	r2, r5
 800a2fa:	4b09      	ldr	r3, [pc, #36]	; (800a320 <_vfiprintf_r+0x258>)
 800a2fc:	a904      	add	r1, sp, #16
 800a2fe:	4630      	mov	r0, r6
 800a300:	f7fe f980 	bl	8008604 <_printf_i>
 800a304:	e7e4      	b.n	800a2d0 <_vfiprintf_r+0x208>
 800a306:	bf00      	nop
 800a308:	0800ac10 	.word	0x0800ac10
 800a30c:	0800ac30 	.word	0x0800ac30
 800a310:	0800abf0 	.word	0x0800abf0
 800a314:	0800adac 	.word	0x0800adac
 800a318:	0800adb6 	.word	0x0800adb6
 800a31c:	080080bd 	.word	0x080080bd
 800a320:	0800a0a3 	.word	0x0800a0a3
 800a324:	0800adb2 	.word	0x0800adb2

0800a328 <_sbrk_r>:
 800a328:	b538      	push	{r3, r4, r5, lr}
 800a32a:	4d06      	ldr	r5, [pc, #24]	; (800a344 <_sbrk_r+0x1c>)
 800a32c:	2300      	movs	r3, #0
 800a32e:	4604      	mov	r4, r0
 800a330:	4608      	mov	r0, r1
 800a332:	602b      	str	r3, [r5, #0]
 800a334:	f7f8 f952 	bl	80025dc <_sbrk>
 800a338:	1c43      	adds	r3, r0, #1
 800a33a:	d102      	bne.n	800a342 <_sbrk_r+0x1a>
 800a33c:	682b      	ldr	r3, [r5, #0]
 800a33e:	b103      	cbz	r3, 800a342 <_sbrk_r+0x1a>
 800a340:	6023      	str	r3, [r4, #0]
 800a342:	bd38      	pop	{r3, r4, r5, pc}
 800a344:	20001410 	.word	0x20001410

0800a348 <__sread>:
 800a348:	b510      	push	{r4, lr}
 800a34a:	460c      	mov	r4, r1
 800a34c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a350:	f000 faa8 	bl	800a8a4 <_read_r>
 800a354:	2800      	cmp	r0, #0
 800a356:	bfab      	itete	ge
 800a358:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a35a:	89a3      	ldrhlt	r3, [r4, #12]
 800a35c:	181b      	addge	r3, r3, r0
 800a35e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a362:	bfac      	ite	ge
 800a364:	6563      	strge	r3, [r4, #84]	; 0x54
 800a366:	81a3      	strhlt	r3, [r4, #12]
 800a368:	bd10      	pop	{r4, pc}

0800a36a <__swrite>:
 800a36a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a36e:	461f      	mov	r7, r3
 800a370:	898b      	ldrh	r3, [r1, #12]
 800a372:	05db      	lsls	r3, r3, #23
 800a374:	4605      	mov	r5, r0
 800a376:	460c      	mov	r4, r1
 800a378:	4616      	mov	r6, r2
 800a37a:	d505      	bpl.n	800a388 <__swrite+0x1e>
 800a37c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a380:	2302      	movs	r3, #2
 800a382:	2200      	movs	r2, #0
 800a384:	f000 f9f8 	bl	800a778 <_lseek_r>
 800a388:	89a3      	ldrh	r3, [r4, #12]
 800a38a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a38e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a392:	81a3      	strh	r3, [r4, #12]
 800a394:	4632      	mov	r2, r6
 800a396:	463b      	mov	r3, r7
 800a398:	4628      	mov	r0, r5
 800a39a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a39e:	f000 b869 	b.w	800a474 <_write_r>

0800a3a2 <__sseek>:
 800a3a2:	b510      	push	{r4, lr}
 800a3a4:	460c      	mov	r4, r1
 800a3a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a3aa:	f000 f9e5 	bl	800a778 <_lseek_r>
 800a3ae:	1c43      	adds	r3, r0, #1
 800a3b0:	89a3      	ldrh	r3, [r4, #12]
 800a3b2:	bf15      	itete	ne
 800a3b4:	6560      	strne	r0, [r4, #84]	; 0x54
 800a3b6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a3ba:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a3be:	81a3      	strheq	r3, [r4, #12]
 800a3c0:	bf18      	it	ne
 800a3c2:	81a3      	strhne	r3, [r4, #12]
 800a3c4:	bd10      	pop	{r4, pc}

0800a3c6 <__sclose>:
 800a3c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a3ca:	f000 b8f1 	b.w	800a5b0 <_close_r>
	...

0800a3d0 <__swbuf_r>:
 800a3d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a3d2:	460e      	mov	r6, r1
 800a3d4:	4614      	mov	r4, r2
 800a3d6:	4605      	mov	r5, r0
 800a3d8:	b118      	cbz	r0, 800a3e2 <__swbuf_r+0x12>
 800a3da:	6983      	ldr	r3, [r0, #24]
 800a3dc:	b90b      	cbnz	r3, 800a3e2 <__swbuf_r+0x12>
 800a3de:	f7ff f921 	bl	8009624 <__sinit>
 800a3e2:	4b21      	ldr	r3, [pc, #132]	; (800a468 <__swbuf_r+0x98>)
 800a3e4:	429c      	cmp	r4, r3
 800a3e6:	d12b      	bne.n	800a440 <__swbuf_r+0x70>
 800a3e8:	686c      	ldr	r4, [r5, #4]
 800a3ea:	69a3      	ldr	r3, [r4, #24]
 800a3ec:	60a3      	str	r3, [r4, #8]
 800a3ee:	89a3      	ldrh	r3, [r4, #12]
 800a3f0:	071a      	lsls	r2, r3, #28
 800a3f2:	d52f      	bpl.n	800a454 <__swbuf_r+0x84>
 800a3f4:	6923      	ldr	r3, [r4, #16]
 800a3f6:	b36b      	cbz	r3, 800a454 <__swbuf_r+0x84>
 800a3f8:	6923      	ldr	r3, [r4, #16]
 800a3fa:	6820      	ldr	r0, [r4, #0]
 800a3fc:	1ac0      	subs	r0, r0, r3
 800a3fe:	6963      	ldr	r3, [r4, #20]
 800a400:	b2f6      	uxtb	r6, r6
 800a402:	4283      	cmp	r3, r0
 800a404:	4637      	mov	r7, r6
 800a406:	dc04      	bgt.n	800a412 <__swbuf_r+0x42>
 800a408:	4621      	mov	r1, r4
 800a40a:	4628      	mov	r0, r5
 800a40c:	f000 f966 	bl	800a6dc <_fflush_r>
 800a410:	bb30      	cbnz	r0, 800a460 <__swbuf_r+0x90>
 800a412:	68a3      	ldr	r3, [r4, #8]
 800a414:	3b01      	subs	r3, #1
 800a416:	60a3      	str	r3, [r4, #8]
 800a418:	6823      	ldr	r3, [r4, #0]
 800a41a:	1c5a      	adds	r2, r3, #1
 800a41c:	6022      	str	r2, [r4, #0]
 800a41e:	701e      	strb	r6, [r3, #0]
 800a420:	6963      	ldr	r3, [r4, #20]
 800a422:	3001      	adds	r0, #1
 800a424:	4283      	cmp	r3, r0
 800a426:	d004      	beq.n	800a432 <__swbuf_r+0x62>
 800a428:	89a3      	ldrh	r3, [r4, #12]
 800a42a:	07db      	lsls	r3, r3, #31
 800a42c:	d506      	bpl.n	800a43c <__swbuf_r+0x6c>
 800a42e:	2e0a      	cmp	r6, #10
 800a430:	d104      	bne.n	800a43c <__swbuf_r+0x6c>
 800a432:	4621      	mov	r1, r4
 800a434:	4628      	mov	r0, r5
 800a436:	f000 f951 	bl	800a6dc <_fflush_r>
 800a43a:	b988      	cbnz	r0, 800a460 <__swbuf_r+0x90>
 800a43c:	4638      	mov	r0, r7
 800a43e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a440:	4b0a      	ldr	r3, [pc, #40]	; (800a46c <__swbuf_r+0x9c>)
 800a442:	429c      	cmp	r4, r3
 800a444:	d101      	bne.n	800a44a <__swbuf_r+0x7a>
 800a446:	68ac      	ldr	r4, [r5, #8]
 800a448:	e7cf      	b.n	800a3ea <__swbuf_r+0x1a>
 800a44a:	4b09      	ldr	r3, [pc, #36]	; (800a470 <__swbuf_r+0xa0>)
 800a44c:	429c      	cmp	r4, r3
 800a44e:	bf08      	it	eq
 800a450:	68ec      	ldreq	r4, [r5, #12]
 800a452:	e7ca      	b.n	800a3ea <__swbuf_r+0x1a>
 800a454:	4621      	mov	r1, r4
 800a456:	4628      	mov	r0, r5
 800a458:	f000 f81e 	bl	800a498 <__swsetup_r>
 800a45c:	2800      	cmp	r0, #0
 800a45e:	d0cb      	beq.n	800a3f8 <__swbuf_r+0x28>
 800a460:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800a464:	e7ea      	b.n	800a43c <__swbuf_r+0x6c>
 800a466:	bf00      	nop
 800a468:	0800ac10 	.word	0x0800ac10
 800a46c:	0800ac30 	.word	0x0800ac30
 800a470:	0800abf0 	.word	0x0800abf0

0800a474 <_write_r>:
 800a474:	b538      	push	{r3, r4, r5, lr}
 800a476:	4d07      	ldr	r5, [pc, #28]	; (800a494 <_write_r+0x20>)
 800a478:	4604      	mov	r4, r0
 800a47a:	4608      	mov	r0, r1
 800a47c:	4611      	mov	r1, r2
 800a47e:	2200      	movs	r2, #0
 800a480:	602a      	str	r2, [r5, #0]
 800a482:	461a      	mov	r2, r3
 800a484:	f7f8 f859 	bl	800253a <_write>
 800a488:	1c43      	adds	r3, r0, #1
 800a48a:	d102      	bne.n	800a492 <_write_r+0x1e>
 800a48c:	682b      	ldr	r3, [r5, #0]
 800a48e:	b103      	cbz	r3, 800a492 <_write_r+0x1e>
 800a490:	6023      	str	r3, [r4, #0]
 800a492:	bd38      	pop	{r3, r4, r5, pc}
 800a494:	20001410 	.word	0x20001410

0800a498 <__swsetup_r>:
 800a498:	4b32      	ldr	r3, [pc, #200]	; (800a564 <__swsetup_r+0xcc>)
 800a49a:	b570      	push	{r4, r5, r6, lr}
 800a49c:	681d      	ldr	r5, [r3, #0]
 800a49e:	4606      	mov	r6, r0
 800a4a0:	460c      	mov	r4, r1
 800a4a2:	b125      	cbz	r5, 800a4ae <__swsetup_r+0x16>
 800a4a4:	69ab      	ldr	r3, [r5, #24]
 800a4a6:	b913      	cbnz	r3, 800a4ae <__swsetup_r+0x16>
 800a4a8:	4628      	mov	r0, r5
 800a4aa:	f7ff f8bb 	bl	8009624 <__sinit>
 800a4ae:	4b2e      	ldr	r3, [pc, #184]	; (800a568 <__swsetup_r+0xd0>)
 800a4b0:	429c      	cmp	r4, r3
 800a4b2:	d10f      	bne.n	800a4d4 <__swsetup_r+0x3c>
 800a4b4:	686c      	ldr	r4, [r5, #4]
 800a4b6:	89a3      	ldrh	r3, [r4, #12]
 800a4b8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a4bc:	0719      	lsls	r1, r3, #28
 800a4be:	d42c      	bmi.n	800a51a <__swsetup_r+0x82>
 800a4c0:	06dd      	lsls	r5, r3, #27
 800a4c2:	d411      	bmi.n	800a4e8 <__swsetup_r+0x50>
 800a4c4:	2309      	movs	r3, #9
 800a4c6:	6033      	str	r3, [r6, #0]
 800a4c8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a4cc:	81a3      	strh	r3, [r4, #12]
 800a4ce:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a4d2:	e03e      	b.n	800a552 <__swsetup_r+0xba>
 800a4d4:	4b25      	ldr	r3, [pc, #148]	; (800a56c <__swsetup_r+0xd4>)
 800a4d6:	429c      	cmp	r4, r3
 800a4d8:	d101      	bne.n	800a4de <__swsetup_r+0x46>
 800a4da:	68ac      	ldr	r4, [r5, #8]
 800a4dc:	e7eb      	b.n	800a4b6 <__swsetup_r+0x1e>
 800a4de:	4b24      	ldr	r3, [pc, #144]	; (800a570 <__swsetup_r+0xd8>)
 800a4e0:	429c      	cmp	r4, r3
 800a4e2:	bf08      	it	eq
 800a4e4:	68ec      	ldreq	r4, [r5, #12]
 800a4e6:	e7e6      	b.n	800a4b6 <__swsetup_r+0x1e>
 800a4e8:	0758      	lsls	r0, r3, #29
 800a4ea:	d512      	bpl.n	800a512 <__swsetup_r+0x7a>
 800a4ec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a4ee:	b141      	cbz	r1, 800a502 <__swsetup_r+0x6a>
 800a4f0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a4f4:	4299      	cmp	r1, r3
 800a4f6:	d002      	beq.n	800a4fe <__swsetup_r+0x66>
 800a4f8:	4630      	mov	r0, r6
 800a4fa:	f7ff fcdb 	bl	8009eb4 <_free_r>
 800a4fe:	2300      	movs	r3, #0
 800a500:	6363      	str	r3, [r4, #52]	; 0x34
 800a502:	89a3      	ldrh	r3, [r4, #12]
 800a504:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a508:	81a3      	strh	r3, [r4, #12]
 800a50a:	2300      	movs	r3, #0
 800a50c:	6063      	str	r3, [r4, #4]
 800a50e:	6923      	ldr	r3, [r4, #16]
 800a510:	6023      	str	r3, [r4, #0]
 800a512:	89a3      	ldrh	r3, [r4, #12]
 800a514:	f043 0308 	orr.w	r3, r3, #8
 800a518:	81a3      	strh	r3, [r4, #12]
 800a51a:	6923      	ldr	r3, [r4, #16]
 800a51c:	b94b      	cbnz	r3, 800a532 <__swsetup_r+0x9a>
 800a51e:	89a3      	ldrh	r3, [r4, #12]
 800a520:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a524:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a528:	d003      	beq.n	800a532 <__swsetup_r+0x9a>
 800a52a:	4621      	mov	r1, r4
 800a52c:	4630      	mov	r0, r6
 800a52e:	f000 f95b 	bl	800a7e8 <__smakebuf_r>
 800a532:	89a0      	ldrh	r0, [r4, #12]
 800a534:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a538:	f010 0301 	ands.w	r3, r0, #1
 800a53c:	d00a      	beq.n	800a554 <__swsetup_r+0xbc>
 800a53e:	2300      	movs	r3, #0
 800a540:	60a3      	str	r3, [r4, #8]
 800a542:	6963      	ldr	r3, [r4, #20]
 800a544:	425b      	negs	r3, r3
 800a546:	61a3      	str	r3, [r4, #24]
 800a548:	6923      	ldr	r3, [r4, #16]
 800a54a:	b943      	cbnz	r3, 800a55e <__swsetup_r+0xc6>
 800a54c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a550:	d1ba      	bne.n	800a4c8 <__swsetup_r+0x30>
 800a552:	bd70      	pop	{r4, r5, r6, pc}
 800a554:	0781      	lsls	r1, r0, #30
 800a556:	bf58      	it	pl
 800a558:	6963      	ldrpl	r3, [r4, #20]
 800a55a:	60a3      	str	r3, [r4, #8]
 800a55c:	e7f4      	b.n	800a548 <__swsetup_r+0xb0>
 800a55e:	2000      	movs	r0, #0
 800a560:	e7f7      	b.n	800a552 <__swsetup_r+0xba>
 800a562:	bf00      	nop
 800a564:	20000090 	.word	0x20000090
 800a568:	0800ac10 	.word	0x0800ac10
 800a56c:	0800ac30 	.word	0x0800ac30
 800a570:	0800abf0 	.word	0x0800abf0

0800a574 <__assert_func>:
 800a574:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a576:	4614      	mov	r4, r2
 800a578:	461a      	mov	r2, r3
 800a57a:	4b09      	ldr	r3, [pc, #36]	; (800a5a0 <__assert_func+0x2c>)
 800a57c:	681b      	ldr	r3, [r3, #0]
 800a57e:	4605      	mov	r5, r0
 800a580:	68d8      	ldr	r0, [r3, #12]
 800a582:	b14c      	cbz	r4, 800a598 <__assert_func+0x24>
 800a584:	4b07      	ldr	r3, [pc, #28]	; (800a5a4 <__assert_func+0x30>)
 800a586:	9100      	str	r1, [sp, #0]
 800a588:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a58c:	4906      	ldr	r1, [pc, #24]	; (800a5a8 <__assert_func+0x34>)
 800a58e:	462b      	mov	r3, r5
 800a590:	f000 f8e0 	bl	800a754 <fiprintf>
 800a594:	f000 f9a5 	bl	800a8e2 <abort>
 800a598:	4b04      	ldr	r3, [pc, #16]	; (800a5ac <__assert_func+0x38>)
 800a59a:	461c      	mov	r4, r3
 800a59c:	e7f3      	b.n	800a586 <__assert_func+0x12>
 800a59e:	bf00      	nop
 800a5a0:	20000090 	.word	0x20000090
 800a5a4:	0800adbd 	.word	0x0800adbd
 800a5a8:	0800adca 	.word	0x0800adca
 800a5ac:	0800adf8 	.word	0x0800adf8

0800a5b0 <_close_r>:
 800a5b0:	b538      	push	{r3, r4, r5, lr}
 800a5b2:	4d06      	ldr	r5, [pc, #24]	; (800a5cc <_close_r+0x1c>)
 800a5b4:	2300      	movs	r3, #0
 800a5b6:	4604      	mov	r4, r0
 800a5b8:	4608      	mov	r0, r1
 800a5ba:	602b      	str	r3, [r5, #0]
 800a5bc:	f7f7 ffd9 	bl	8002572 <_close>
 800a5c0:	1c43      	adds	r3, r0, #1
 800a5c2:	d102      	bne.n	800a5ca <_close_r+0x1a>
 800a5c4:	682b      	ldr	r3, [r5, #0]
 800a5c6:	b103      	cbz	r3, 800a5ca <_close_r+0x1a>
 800a5c8:	6023      	str	r3, [r4, #0]
 800a5ca:	bd38      	pop	{r3, r4, r5, pc}
 800a5cc:	20001410 	.word	0x20001410

0800a5d0 <__sflush_r>:
 800a5d0:	898a      	ldrh	r2, [r1, #12]
 800a5d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a5d6:	4605      	mov	r5, r0
 800a5d8:	0710      	lsls	r0, r2, #28
 800a5da:	460c      	mov	r4, r1
 800a5dc:	d458      	bmi.n	800a690 <__sflush_r+0xc0>
 800a5de:	684b      	ldr	r3, [r1, #4]
 800a5e0:	2b00      	cmp	r3, #0
 800a5e2:	dc05      	bgt.n	800a5f0 <__sflush_r+0x20>
 800a5e4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a5e6:	2b00      	cmp	r3, #0
 800a5e8:	dc02      	bgt.n	800a5f0 <__sflush_r+0x20>
 800a5ea:	2000      	movs	r0, #0
 800a5ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a5f0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a5f2:	2e00      	cmp	r6, #0
 800a5f4:	d0f9      	beq.n	800a5ea <__sflush_r+0x1a>
 800a5f6:	2300      	movs	r3, #0
 800a5f8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a5fc:	682f      	ldr	r7, [r5, #0]
 800a5fe:	602b      	str	r3, [r5, #0]
 800a600:	d032      	beq.n	800a668 <__sflush_r+0x98>
 800a602:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a604:	89a3      	ldrh	r3, [r4, #12]
 800a606:	075a      	lsls	r2, r3, #29
 800a608:	d505      	bpl.n	800a616 <__sflush_r+0x46>
 800a60a:	6863      	ldr	r3, [r4, #4]
 800a60c:	1ac0      	subs	r0, r0, r3
 800a60e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a610:	b10b      	cbz	r3, 800a616 <__sflush_r+0x46>
 800a612:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a614:	1ac0      	subs	r0, r0, r3
 800a616:	2300      	movs	r3, #0
 800a618:	4602      	mov	r2, r0
 800a61a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a61c:	6a21      	ldr	r1, [r4, #32]
 800a61e:	4628      	mov	r0, r5
 800a620:	47b0      	blx	r6
 800a622:	1c43      	adds	r3, r0, #1
 800a624:	89a3      	ldrh	r3, [r4, #12]
 800a626:	d106      	bne.n	800a636 <__sflush_r+0x66>
 800a628:	6829      	ldr	r1, [r5, #0]
 800a62a:	291d      	cmp	r1, #29
 800a62c:	d82c      	bhi.n	800a688 <__sflush_r+0xb8>
 800a62e:	4a2a      	ldr	r2, [pc, #168]	; (800a6d8 <__sflush_r+0x108>)
 800a630:	40ca      	lsrs	r2, r1
 800a632:	07d6      	lsls	r6, r2, #31
 800a634:	d528      	bpl.n	800a688 <__sflush_r+0xb8>
 800a636:	2200      	movs	r2, #0
 800a638:	6062      	str	r2, [r4, #4]
 800a63a:	04d9      	lsls	r1, r3, #19
 800a63c:	6922      	ldr	r2, [r4, #16]
 800a63e:	6022      	str	r2, [r4, #0]
 800a640:	d504      	bpl.n	800a64c <__sflush_r+0x7c>
 800a642:	1c42      	adds	r2, r0, #1
 800a644:	d101      	bne.n	800a64a <__sflush_r+0x7a>
 800a646:	682b      	ldr	r3, [r5, #0]
 800a648:	b903      	cbnz	r3, 800a64c <__sflush_r+0x7c>
 800a64a:	6560      	str	r0, [r4, #84]	; 0x54
 800a64c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a64e:	602f      	str	r7, [r5, #0]
 800a650:	2900      	cmp	r1, #0
 800a652:	d0ca      	beq.n	800a5ea <__sflush_r+0x1a>
 800a654:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a658:	4299      	cmp	r1, r3
 800a65a:	d002      	beq.n	800a662 <__sflush_r+0x92>
 800a65c:	4628      	mov	r0, r5
 800a65e:	f7ff fc29 	bl	8009eb4 <_free_r>
 800a662:	2000      	movs	r0, #0
 800a664:	6360      	str	r0, [r4, #52]	; 0x34
 800a666:	e7c1      	b.n	800a5ec <__sflush_r+0x1c>
 800a668:	6a21      	ldr	r1, [r4, #32]
 800a66a:	2301      	movs	r3, #1
 800a66c:	4628      	mov	r0, r5
 800a66e:	47b0      	blx	r6
 800a670:	1c41      	adds	r1, r0, #1
 800a672:	d1c7      	bne.n	800a604 <__sflush_r+0x34>
 800a674:	682b      	ldr	r3, [r5, #0]
 800a676:	2b00      	cmp	r3, #0
 800a678:	d0c4      	beq.n	800a604 <__sflush_r+0x34>
 800a67a:	2b1d      	cmp	r3, #29
 800a67c:	d001      	beq.n	800a682 <__sflush_r+0xb2>
 800a67e:	2b16      	cmp	r3, #22
 800a680:	d101      	bne.n	800a686 <__sflush_r+0xb6>
 800a682:	602f      	str	r7, [r5, #0]
 800a684:	e7b1      	b.n	800a5ea <__sflush_r+0x1a>
 800a686:	89a3      	ldrh	r3, [r4, #12]
 800a688:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a68c:	81a3      	strh	r3, [r4, #12]
 800a68e:	e7ad      	b.n	800a5ec <__sflush_r+0x1c>
 800a690:	690f      	ldr	r7, [r1, #16]
 800a692:	2f00      	cmp	r7, #0
 800a694:	d0a9      	beq.n	800a5ea <__sflush_r+0x1a>
 800a696:	0793      	lsls	r3, r2, #30
 800a698:	680e      	ldr	r6, [r1, #0]
 800a69a:	bf08      	it	eq
 800a69c:	694b      	ldreq	r3, [r1, #20]
 800a69e:	600f      	str	r7, [r1, #0]
 800a6a0:	bf18      	it	ne
 800a6a2:	2300      	movne	r3, #0
 800a6a4:	eba6 0807 	sub.w	r8, r6, r7
 800a6a8:	608b      	str	r3, [r1, #8]
 800a6aa:	f1b8 0f00 	cmp.w	r8, #0
 800a6ae:	dd9c      	ble.n	800a5ea <__sflush_r+0x1a>
 800a6b0:	6a21      	ldr	r1, [r4, #32]
 800a6b2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a6b4:	4643      	mov	r3, r8
 800a6b6:	463a      	mov	r2, r7
 800a6b8:	4628      	mov	r0, r5
 800a6ba:	47b0      	blx	r6
 800a6bc:	2800      	cmp	r0, #0
 800a6be:	dc06      	bgt.n	800a6ce <__sflush_r+0xfe>
 800a6c0:	89a3      	ldrh	r3, [r4, #12]
 800a6c2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a6c6:	81a3      	strh	r3, [r4, #12]
 800a6c8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a6cc:	e78e      	b.n	800a5ec <__sflush_r+0x1c>
 800a6ce:	4407      	add	r7, r0
 800a6d0:	eba8 0800 	sub.w	r8, r8, r0
 800a6d4:	e7e9      	b.n	800a6aa <__sflush_r+0xda>
 800a6d6:	bf00      	nop
 800a6d8:	20400001 	.word	0x20400001

0800a6dc <_fflush_r>:
 800a6dc:	b538      	push	{r3, r4, r5, lr}
 800a6de:	690b      	ldr	r3, [r1, #16]
 800a6e0:	4605      	mov	r5, r0
 800a6e2:	460c      	mov	r4, r1
 800a6e4:	b913      	cbnz	r3, 800a6ec <_fflush_r+0x10>
 800a6e6:	2500      	movs	r5, #0
 800a6e8:	4628      	mov	r0, r5
 800a6ea:	bd38      	pop	{r3, r4, r5, pc}
 800a6ec:	b118      	cbz	r0, 800a6f6 <_fflush_r+0x1a>
 800a6ee:	6983      	ldr	r3, [r0, #24]
 800a6f0:	b90b      	cbnz	r3, 800a6f6 <_fflush_r+0x1a>
 800a6f2:	f7fe ff97 	bl	8009624 <__sinit>
 800a6f6:	4b14      	ldr	r3, [pc, #80]	; (800a748 <_fflush_r+0x6c>)
 800a6f8:	429c      	cmp	r4, r3
 800a6fa:	d11b      	bne.n	800a734 <_fflush_r+0x58>
 800a6fc:	686c      	ldr	r4, [r5, #4]
 800a6fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a702:	2b00      	cmp	r3, #0
 800a704:	d0ef      	beq.n	800a6e6 <_fflush_r+0xa>
 800a706:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a708:	07d0      	lsls	r0, r2, #31
 800a70a:	d404      	bmi.n	800a716 <_fflush_r+0x3a>
 800a70c:	0599      	lsls	r1, r3, #22
 800a70e:	d402      	bmi.n	800a716 <_fflush_r+0x3a>
 800a710:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a712:	f7ff f82a 	bl	800976a <__retarget_lock_acquire_recursive>
 800a716:	4628      	mov	r0, r5
 800a718:	4621      	mov	r1, r4
 800a71a:	f7ff ff59 	bl	800a5d0 <__sflush_r>
 800a71e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a720:	07da      	lsls	r2, r3, #31
 800a722:	4605      	mov	r5, r0
 800a724:	d4e0      	bmi.n	800a6e8 <_fflush_r+0xc>
 800a726:	89a3      	ldrh	r3, [r4, #12]
 800a728:	059b      	lsls	r3, r3, #22
 800a72a:	d4dd      	bmi.n	800a6e8 <_fflush_r+0xc>
 800a72c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a72e:	f7ff f81d 	bl	800976c <__retarget_lock_release_recursive>
 800a732:	e7d9      	b.n	800a6e8 <_fflush_r+0xc>
 800a734:	4b05      	ldr	r3, [pc, #20]	; (800a74c <_fflush_r+0x70>)
 800a736:	429c      	cmp	r4, r3
 800a738:	d101      	bne.n	800a73e <_fflush_r+0x62>
 800a73a:	68ac      	ldr	r4, [r5, #8]
 800a73c:	e7df      	b.n	800a6fe <_fflush_r+0x22>
 800a73e:	4b04      	ldr	r3, [pc, #16]	; (800a750 <_fflush_r+0x74>)
 800a740:	429c      	cmp	r4, r3
 800a742:	bf08      	it	eq
 800a744:	68ec      	ldreq	r4, [r5, #12]
 800a746:	e7da      	b.n	800a6fe <_fflush_r+0x22>
 800a748:	0800ac10 	.word	0x0800ac10
 800a74c:	0800ac30 	.word	0x0800ac30
 800a750:	0800abf0 	.word	0x0800abf0

0800a754 <fiprintf>:
 800a754:	b40e      	push	{r1, r2, r3}
 800a756:	b503      	push	{r0, r1, lr}
 800a758:	4601      	mov	r1, r0
 800a75a:	ab03      	add	r3, sp, #12
 800a75c:	4805      	ldr	r0, [pc, #20]	; (800a774 <fiprintf+0x20>)
 800a75e:	f853 2b04 	ldr.w	r2, [r3], #4
 800a762:	6800      	ldr	r0, [r0, #0]
 800a764:	9301      	str	r3, [sp, #4]
 800a766:	f7ff fcaf 	bl	800a0c8 <_vfiprintf_r>
 800a76a:	b002      	add	sp, #8
 800a76c:	f85d eb04 	ldr.w	lr, [sp], #4
 800a770:	b003      	add	sp, #12
 800a772:	4770      	bx	lr
 800a774:	20000090 	.word	0x20000090

0800a778 <_lseek_r>:
 800a778:	b538      	push	{r3, r4, r5, lr}
 800a77a:	4d07      	ldr	r5, [pc, #28]	; (800a798 <_lseek_r+0x20>)
 800a77c:	4604      	mov	r4, r0
 800a77e:	4608      	mov	r0, r1
 800a780:	4611      	mov	r1, r2
 800a782:	2200      	movs	r2, #0
 800a784:	602a      	str	r2, [r5, #0]
 800a786:	461a      	mov	r2, r3
 800a788:	f7f7 ff1a 	bl	80025c0 <_lseek>
 800a78c:	1c43      	adds	r3, r0, #1
 800a78e:	d102      	bne.n	800a796 <_lseek_r+0x1e>
 800a790:	682b      	ldr	r3, [r5, #0]
 800a792:	b103      	cbz	r3, 800a796 <_lseek_r+0x1e>
 800a794:	6023      	str	r3, [r4, #0]
 800a796:	bd38      	pop	{r3, r4, r5, pc}
 800a798:	20001410 	.word	0x20001410

0800a79c <__swhatbuf_r>:
 800a79c:	b570      	push	{r4, r5, r6, lr}
 800a79e:	460e      	mov	r6, r1
 800a7a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a7a4:	2900      	cmp	r1, #0
 800a7a6:	b096      	sub	sp, #88	; 0x58
 800a7a8:	4614      	mov	r4, r2
 800a7aa:	461d      	mov	r5, r3
 800a7ac:	da08      	bge.n	800a7c0 <__swhatbuf_r+0x24>
 800a7ae:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800a7b2:	2200      	movs	r2, #0
 800a7b4:	602a      	str	r2, [r5, #0]
 800a7b6:	061a      	lsls	r2, r3, #24
 800a7b8:	d410      	bmi.n	800a7dc <__swhatbuf_r+0x40>
 800a7ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a7be:	e00e      	b.n	800a7de <__swhatbuf_r+0x42>
 800a7c0:	466a      	mov	r2, sp
 800a7c2:	f000 f895 	bl	800a8f0 <_fstat_r>
 800a7c6:	2800      	cmp	r0, #0
 800a7c8:	dbf1      	blt.n	800a7ae <__swhatbuf_r+0x12>
 800a7ca:	9a01      	ldr	r2, [sp, #4]
 800a7cc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a7d0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a7d4:	425a      	negs	r2, r3
 800a7d6:	415a      	adcs	r2, r3
 800a7d8:	602a      	str	r2, [r5, #0]
 800a7da:	e7ee      	b.n	800a7ba <__swhatbuf_r+0x1e>
 800a7dc:	2340      	movs	r3, #64	; 0x40
 800a7de:	2000      	movs	r0, #0
 800a7e0:	6023      	str	r3, [r4, #0]
 800a7e2:	b016      	add	sp, #88	; 0x58
 800a7e4:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a7e8 <__smakebuf_r>:
 800a7e8:	898b      	ldrh	r3, [r1, #12]
 800a7ea:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a7ec:	079d      	lsls	r5, r3, #30
 800a7ee:	4606      	mov	r6, r0
 800a7f0:	460c      	mov	r4, r1
 800a7f2:	d507      	bpl.n	800a804 <__smakebuf_r+0x1c>
 800a7f4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a7f8:	6023      	str	r3, [r4, #0]
 800a7fa:	6123      	str	r3, [r4, #16]
 800a7fc:	2301      	movs	r3, #1
 800a7fe:	6163      	str	r3, [r4, #20]
 800a800:	b002      	add	sp, #8
 800a802:	bd70      	pop	{r4, r5, r6, pc}
 800a804:	ab01      	add	r3, sp, #4
 800a806:	466a      	mov	r2, sp
 800a808:	f7ff ffc8 	bl	800a79c <__swhatbuf_r>
 800a80c:	9900      	ldr	r1, [sp, #0]
 800a80e:	4605      	mov	r5, r0
 800a810:	4630      	mov	r0, r6
 800a812:	f7ff fbbb 	bl	8009f8c <_malloc_r>
 800a816:	b948      	cbnz	r0, 800a82c <__smakebuf_r+0x44>
 800a818:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a81c:	059a      	lsls	r2, r3, #22
 800a81e:	d4ef      	bmi.n	800a800 <__smakebuf_r+0x18>
 800a820:	f023 0303 	bic.w	r3, r3, #3
 800a824:	f043 0302 	orr.w	r3, r3, #2
 800a828:	81a3      	strh	r3, [r4, #12]
 800a82a:	e7e3      	b.n	800a7f4 <__smakebuf_r+0xc>
 800a82c:	4b0d      	ldr	r3, [pc, #52]	; (800a864 <__smakebuf_r+0x7c>)
 800a82e:	62b3      	str	r3, [r6, #40]	; 0x28
 800a830:	89a3      	ldrh	r3, [r4, #12]
 800a832:	6020      	str	r0, [r4, #0]
 800a834:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a838:	81a3      	strh	r3, [r4, #12]
 800a83a:	9b00      	ldr	r3, [sp, #0]
 800a83c:	6163      	str	r3, [r4, #20]
 800a83e:	9b01      	ldr	r3, [sp, #4]
 800a840:	6120      	str	r0, [r4, #16]
 800a842:	b15b      	cbz	r3, 800a85c <__smakebuf_r+0x74>
 800a844:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a848:	4630      	mov	r0, r6
 800a84a:	f000 f863 	bl	800a914 <_isatty_r>
 800a84e:	b128      	cbz	r0, 800a85c <__smakebuf_r+0x74>
 800a850:	89a3      	ldrh	r3, [r4, #12]
 800a852:	f023 0303 	bic.w	r3, r3, #3
 800a856:	f043 0301 	orr.w	r3, r3, #1
 800a85a:	81a3      	strh	r3, [r4, #12]
 800a85c:	89a0      	ldrh	r0, [r4, #12]
 800a85e:	4305      	orrs	r5, r0
 800a860:	81a5      	strh	r5, [r4, #12]
 800a862:	e7cd      	b.n	800a800 <__smakebuf_r+0x18>
 800a864:	080095bd 	.word	0x080095bd

0800a868 <__ascii_mbtowc>:
 800a868:	b082      	sub	sp, #8
 800a86a:	b901      	cbnz	r1, 800a86e <__ascii_mbtowc+0x6>
 800a86c:	a901      	add	r1, sp, #4
 800a86e:	b142      	cbz	r2, 800a882 <__ascii_mbtowc+0x1a>
 800a870:	b14b      	cbz	r3, 800a886 <__ascii_mbtowc+0x1e>
 800a872:	7813      	ldrb	r3, [r2, #0]
 800a874:	600b      	str	r3, [r1, #0]
 800a876:	7812      	ldrb	r2, [r2, #0]
 800a878:	1e10      	subs	r0, r2, #0
 800a87a:	bf18      	it	ne
 800a87c:	2001      	movne	r0, #1
 800a87e:	b002      	add	sp, #8
 800a880:	4770      	bx	lr
 800a882:	4610      	mov	r0, r2
 800a884:	e7fb      	b.n	800a87e <__ascii_mbtowc+0x16>
 800a886:	f06f 0001 	mvn.w	r0, #1
 800a88a:	e7f8      	b.n	800a87e <__ascii_mbtowc+0x16>

0800a88c <__malloc_lock>:
 800a88c:	4801      	ldr	r0, [pc, #4]	; (800a894 <__malloc_lock+0x8>)
 800a88e:	f7fe bf6c 	b.w	800976a <__retarget_lock_acquire_recursive>
 800a892:	bf00      	nop
 800a894:	20001404 	.word	0x20001404

0800a898 <__malloc_unlock>:
 800a898:	4801      	ldr	r0, [pc, #4]	; (800a8a0 <__malloc_unlock+0x8>)
 800a89a:	f7fe bf67 	b.w	800976c <__retarget_lock_release_recursive>
 800a89e:	bf00      	nop
 800a8a0:	20001404 	.word	0x20001404

0800a8a4 <_read_r>:
 800a8a4:	b538      	push	{r3, r4, r5, lr}
 800a8a6:	4d07      	ldr	r5, [pc, #28]	; (800a8c4 <_read_r+0x20>)
 800a8a8:	4604      	mov	r4, r0
 800a8aa:	4608      	mov	r0, r1
 800a8ac:	4611      	mov	r1, r2
 800a8ae:	2200      	movs	r2, #0
 800a8b0:	602a      	str	r2, [r5, #0]
 800a8b2:	461a      	mov	r2, r3
 800a8b4:	f7f7 fe24 	bl	8002500 <_read>
 800a8b8:	1c43      	adds	r3, r0, #1
 800a8ba:	d102      	bne.n	800a8c2 <_read_r+0x1e>
 800a8bc:	682b      	ldr	r3, [r5, #0]
 800a8be:	b103      	cbz	r3, 800a8c2 <_read_r+0x1e>
 800a8c0:	6023      	str	r3, [r4, #0]
 800a8c2:	bd38      	pop	{r3, r4, r5, pc}
 800a8c4:	20001410 	.word	0x20001410

0800a8c8 <__ascii_wctomb>:
 800a8c8:	b149      	cbz	r1, 800a8de <__ascii_wctomb+0x16>
 800a8ca:	2aff      	cmp	r2, #255	; 0xff
 800a8cc:	bf85      	ittet	hi
 800a8ce:	238a      	movhi	r3, #138	; 0x8a
 800a8d0:	6003      	strhi	r3, [r0, #0]
 800a8d2:	700a      	strbls	r2, [r1, #0]
 800a8d4:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800a8d8:	bf98      	it	ls
 800a8da:	2001      	movls	r0, #1
 800a8dc:	4770      	bx	lr
 800a8de:	4608      	mov	r0, r1
 800a8e0:	4770      	bx	lr

0800a8e2 <abort>:
 800a8e2:	b508      	push	{r3, lr}
 800a8e4:	2006      	movs	r0, #6
 800a8e6:	f000 f84d 	bl	800a984 <raise>
 800a8ea:	2001      	movs	r0, #1
 800a8ec:	f7f7 fdfe 	bl	80024ec <_exit>

0800a8f0 <_fstat_r>:
 800a8f0:	b538      	push	{r3, r4, r5, lr}
 800a8f2:	4d07      	ldr	r5, [pc, #28]	; (800a910 <_fstat_r+0x20>)
 800a8f4:	2300      	movs	r3, #0
 800a8f6:	4604      	mov	r4, r0
 800a8f8:	4608      	mov	r0, r1
 800a8fa:	4611      	mov	r1, r2
 800a8fc:	602b      	str	r3, [r5, #0]
 800a8fe:	f7f7 fe44 	bl	800258a <_fstat>
 800a902:	1c43      	adds	r3, r0, #1
 800a904:	d102      	bne.n	800a90c <_fstat_r+0x1c>
 800a906:	682b      	ldr	r3, [r5, #0]
 800a908:	b103      	cbz	r3, 800a90c <_fstat_r+0x1c>
 800a90a:	6023      	str	r3, [r4, #0]
 800a90c:	bd38      	pop	{r3, r4, r5, pc}
 800a90e:	bf00      	nop
 800a910:	20001410 	.word	0x20001410

0800a914 <_isatty_r>:
 800a914:	b538      	push	{r3, r4, r5, lr}
 800a916:	4d06      	ldr	r5, [pc, #24]	; (800a930 <_isatty_r+0x1c>)
 800a918:	2300      	movs	r3, #0
 800a91a:	4604      	mov	r4, r0
 800a91c:	4608      	mov	r0, r1
 800a91e:	602b      	str	r3, [r5, #0]
 800a920:	f7f7 fe43 	bl	80025aa <_isatty>
 800a924:	1c43      	adds	r3, r0, #1
 800a926:	d102      	bne.n	800a92e <_isatty_r+0x1a>
 800a928:	682b      	ldr	r3, [r5, #0]
 800a92a:	b103      	cbz	r3, 800a92e <_isatty_r+0x1a>
 800a92c:	6023      	str	r3, [r4, #0]
 800a92e:	bd38      	pop	{r3, r4, r5, pc}
 800a930:	20001410 	.word	0x20001410

0800a934 <_raise_r>:
 800a934:	291f      	cmp	r1, #31
 800a936:	b538      	push	{r3, r4, r5, lr}
 800a938:	4604      	mov	r4, r0
 800a93a:	460d      	mov	r5, r1
 800a93c:	d904      	bls.n	800a948 <_raise_r+0x14>
 800a93e:	2316      	movs	r3, #22
 800a940:	6003      	str	r3, [r0, #0]
 800a942:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a946:	bd38      	pop	{r3, r4, r5, pc}
 800a948:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800a94a:	b112      	cbz	r2, 800a952 <_raise_r+0x1e>
 800a94c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a950:	b94b      	cbnz	r3, 800a966 <_raise_r+0x32>
 800a952:	4620      	mov	r0, r4
 800a954:	f000 f830 	bl	800a9b8 <_getpid_r>
 800a958:	462a      	mov	r2, r5
 800a95a:	4601      	mov	r1, r0
 800a95c:	4620      	mov	r0, r4
 800a95e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a962:	f000 b817 	b.w	800a994 <_kill_r>
 800a966:	2b01      	cmp	r3, #1
 800a968:	d00a      	beq.n	800a980 <_raise_r+0x4c>
 800a96a:	1c59      	adds	r1, r3, #1
 800a96c:	d103      	bne.n	800a976 <_raise_r+0x42>
 800a96e:	2316      	movs	r3, #22
 800a970:	6003      	str	r3, [r0, #0]
 800a972:	2001      	movs	r0, #1
 800a974:	e7e7      	b.n	800a946 <_raise_r+0x12>
 800a976:	2400      	movs	r4, #0
 800a978:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a97c:	4628      	mov	r0, r5
 800a97e:	4798      	blx	r3
 800a980:	2000      	movs	r0, #0
 800a982:	e7e0      	b.n	800a946 <_raise_r+0x12>

0800a984 <raise>:
 800a984:	4b02      	ldr	r3, [pc, #8]	; (800a990 <raise+0xc>)
 800a986:	4601      	mov	r1, r0
 800a988:	6818      	ldr	r0, [r3, #0]
 800a98a:	f7ff bfd3 	b.w	800a934 <_raise_r>
 800a98e:	bf00      	nop
 800a990:	20000090 	.word	0x20000090

0800a994 <_kill_r>:
 800a994:	b538      	push	{r3, r4, r5, lr}
 800a996:	4d07      	ldr	r5, [pc, #28]	; (800a9b4 <_kill_r+0x20>)
 800a998:	2300      	movs	r3, #0
 800a99a:	4604      	mov	r4, r0
 800a99c:	4608      	mov	r0, r1
 800a99e:	4611      	mov	r1, r2
 800a9a0:	602b      	str	r3, [r5, #0]
 800a9a2:	f7f7 fd93 	bl	80024cc <_kill>
 800a9a6:	1c43      	adds	r3, r0, #1
 800a9a8:	d102      	bne.n	800a9b0 <_kill_r+0x1c>
 800a9aa:	682b      	ldr	r3, [r5, #0]
 800a9ac:	b103      	cbz	r3, 800a9b0 <_kill_r+0x1c>
 800a9ae:	6023      	str	r3, [r4, #0]
 800a9b0:	bd38      	pop	{r3, r4, r5, pc}
 800a9b2:	bf00      	nop
 800a9b4:	20001410 	.word	0x20001410

0800a9b8 <_getpid_r>:
 800a9b8:	f7f7 bd80 	b.w	80024bc <_getpid>

0800a9bc <_init>:
 800a9bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a9be:	bf00      	nop
 800a9c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a9c2:	bc08      	pop	{r3}
 800a9c4:	469e      	mov	lr, r3
 800a9c6:	4770      	bx	lr

0800a9c8 <_fini>:
 800a9c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a9ca:	bf00      	nop
 800a9cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a9ce:	bc08      	pop	{r3}
 800a9d0:	469e      	mov	lr, r3
 800a9d2:	4770      	bx	lr
