Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Nov  7 20:40:39 2023
| Host         : The_Ghost_TWO running 64-bit major release  (build 9200)
| Command      : report_methodology -file Lab_4_wrapper_methodology_drc_routed.rpt -pb Lab_4_wrapper_methodology_drc_routed.pb -rpx Lab_4_wrapper_methodology_drc_routed.rpx
| Design       : Lab_4_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 23
+-----------+----------+------------------------------+------------+
| Rule      | Severity | Description                  | Violations |
+-----------+----------+------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert | 4          |
| TIMING-20 | Warning  | Non-clocked latch            | 19         |
+-----------+----------+------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/Mips_CPU_0/U0/CU/current[31]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/Mips_CPU_0/U0/Mult/Controller/next_state_reg[1]_C/CLR, Lab_4_i/Mips_CPU_0/U0/Mult/Controller/next_state_reg[1]_LDC/CLR, Lab_4_i/Mips_CPU_0/U0/Mult/Multiplicand/current_reg[0]/CLR, Lab_4_i/Mips_CPU_0/U0/Mult/Multiplicand/current_reg[10]/CLR, Lab_4_i/Mips_CPU_0/U0/Mult/Multiplicand/current_reg[11]/CLR, Lab_4_i/Mips_CPU_0/U0/Mult/Multiplicand/current_reg[12]/CLR, Lab_4_i/Mips_CPU_0/U0/Mult/Multiplicand/current_reg[13]/CLR, Lab_4_i/Mips_CPU_0/U0/Mult/Multiplicand/current_reg[14]/CLR, Lab_4_i/Mips_CPU_0/U0/Mult/Multiplicand/current_reg[15]/CLR, Lab_4_i/Mips_CPU_0/U0/Mult/Multiplicand/current_reg[16]/CLR, Lab_4_i/Mips_CPU_0/U0/Mult/Multiplicand/current_reg[17]/CLR, Lab_4_i/Mips_CPU_0/U0/Mult/Multiplicand/current_reg[18]/CLR, Lab_4_i/Mips_CPU_0/U0/Mult/Multiplicand/current_reg[19]/CLR, Lab_4_i/Mips_CPU_0/U0/Mult/Multiplicand/current_reg[1]/CLR, Lab_4_i/Mips_CPU_0/U0/Mult/Multiplicand/current_reg[20]/CLR (the first 15 of 162 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/Mips_CPU_0/U0/Mult/Controller/count[4]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/Mips_CPU_0/U0/Mult/Counter_unit/count_reg[0]/CLR, Lab_4_i/Mips_CPU_0/U0/Mult/Counter_unit/count_reg[1]/CLR, Lab_4_i/Mips_CPU_0/U0/Mult/Counter_unit/count_reg[2]/CLR, Lab_4_i/Mips_CPU_0/U0/Mult/Counter_unit/count_reg[3]/CLR, Lab_4_i/Mips_CPU_0/U0/Mult/Counter_unit/count_reg[4]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/Mips_CPU_0/U0/Mult/Counter_unit/next_state[0]_i_3, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/Mips_CPU_0/U0/Mult/Controller/next_state_reg[0]/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell Lab_4_i/Mips_CPU_0/U0/Mult/Counter_unit/next_state_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Lab_4_i/Mips_CPU_0/U0/Mult/Controller/next_state_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch Lab_4_i/Mips_CPU_0/U0/CU/ALUOp_reg[0] cannot be properly analyzed as its control pin Lab_4_i/Mips_CPU_0/U0/CU/ALUOp_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch Lab_4_i/Mips_CPU_0/U0/CU/ALUOp_reg[1] cannot be properly analyzed as its control pin Lab_4_i/Mips_CPU_0/U0/CU/ALUOp_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch Lab_4_i/Mips_CPU_0/U0/CU/ALUOp_reg[2] cannot be properly analyzed as its control pin Lab_4_i/Mips_CPU_0/U0/CU/ALUOp_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch Lab_4_i/Mips_CPU_0/U0/CU/ALUOp_reg[3] cannot be properly analyzed as its control pin Lab_4_i/Mips_CPU_0/U0/CU/ALUOp_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch Lab_4_i/Mips_CPU_0/U0/CU/ALUSrcA_reg cannot be properly analyzed as its control pin Lab_4_i/Mips_CPU_0/U0/CU/ALUSrcA_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch Lab_4_i/Mips_CPU_0/U0/CU/ALUSrcB_reg[0] cannot be properly analyzed as its control pin Lab_4_i/Mips_CPU_0/U0/CU/ALUSrcB_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch Lab_4_i/Mips_CPU_0/U0/CU/ALUSrcB_reg[1] cannot be properly analyzed as its control pin Lab_4_i/Mips_CPU_0/U0/CU/ALUSrcB_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch Lab_4_i/Mips_CPU_0/U0/CU/HI_EN_reg cannot be properly analyzed as its control pin Lab_4_i/Mips_CPU_0/U0/CU/HI_EN_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch Lab_4_i/Mips_CPU_0/U0/CU/IorD_reg cannot be properly analyzed as its control pin Lab_4_i/Mips_CPU_0/U0/CU/IorD_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch Lab_4_i/Mips_CPU_0/U0/CU/Mem_to_Reg_reg[0] cannot be properly analyzed as its control pin Lab_4_i/Mips_CPU_0/U0/CU/Mem_to_Reg_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch Lab_4_i/Mips_CPU_0/U0/CU/Mem_to_Reg_reg[1] cannot be properly analyzed as its control pin Lab_4_i/Mips_CPU_0/U0/CU/Mem_to_Reg_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch Lab_4_i/Mips_CPU_0/U0/CU/Mem_to_Reg_reg[2] cannot be properly analyzed as its control pin Lab_4_i/Mips_CPU_0/U0/CU/Mem_to_Reg_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch Lab_4_i/Mips_CPU_0/U0/CU/PCSource_reg[0] cannot be properly analyzed as its control pin Lab_4_i/Mips_CPU_0/U0/CU/PCSource_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch Lab_4_i/Mips_CPU_0/U0/CU/PCSource_reg[1] cannot be properly analyzed as its control pin Lab_4_i/Mips_CPU_0/U0/CU/PCSource_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch Lab_4_i/Mips_CPU_0/U0/CU/PCWriteCond_reg cannot be properly analyzed as its control pin Lab_4_i/Mips_CPU_0/U0/CU/PCWriteCond_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch Lab_4_i/Mips_CPU_0/U0/CU/RegDst_reg cannot be properly analyzed as its control pin Lab_4_i/Mips_CPU_0/U0/CU/RegDst_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch Lab_4_i/Mips_CPU_0/U0/CU/Shamt_sel_reg cannot be properly analyzed as its control pin Lab_4_i/Mips_CPU_0/U0/CU/Shamt_sel_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch Lab_4_i/Mips_CPU_0/U0/CU/signed_flag_reg cannot be properly analyzed as its control pin Lab_4_i/Mips_CPU_0/U0/CU/signed_flag_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch Lab_4_i/Mips_CPU_0/U0/Mult/Controller/next_state_reg[1]_LDC cannot be properly analyzed as its control pin Lab_4_i/Mips_CPU_0/U0/Mult/Controller/next_state_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>


