Not Released or Kitted
None
None

Accelerated Parallel Simulator
Accelerated Parallel Simulator
Custom IC Design

ADE
Analog Design Environment
Custom IC Design

Advanced Patterning Solutions
Advanced Patterning Solutions
Design for Manufacturing

Allegro
Allegro PCB Editor
Silicon-Package-Board Co-Design

Allegro AMS Simulator
Allegro AMS Simulator
Silicon-Package-Board Co-Design

Allegro Design Entry CIS
Allegro Design Entry CIS
Silicon-Package-Board Co-Design

AMS
AMS Designer
Custom IC Design

AMS Environment
AMS Environment
Custom IC Design

Analog IC
Analog IC
Custom IC Design

Analog Work Bench
Analog Work Bench
Silicon-Package-Board Co-Design

Aptivia
Aptivia
Custom IC Design

Assura DRC/LVS
Assura DRC/LVS
Design for Manufacturing

Assura OPC/PSM
Assura OPC/PSM
Design for Manufacturing

Assura RCX
Assura RCX
Design for Manufacturing

ATS
ATS
Custom IC Design

ATTsim-BLDA
ATTsim-BLDA
Custom IC Design

Block Ensemble
Block Ensemble
Digital IC Design

BONeS
BONeS
Functional Verification

Builder
Builder
Functional Verification

BuildGates
BuildGates
Digital IC Design

Cadence AMS Methodology Kit
Cadence AMS Methodology Kit
Vertical Kits

CadenceHelp
CadenceHelp
Cadence Shared Tools

Cadence Low-Power Methodology Kit
Cadence Low-Power Methodology Kit
Vertical Kits

Cadence RF Design Methodology Kit
Cadence RF Design Methodology Kit
Vertical Kits

Cadence RF SiP Methodology Kit
Cadence RF SiP Methodology Kit
Vertical Kits

Cadence Shared Tools
Cadence Shared Tools
Cadence Shared Tools

Cadence SiP Digital
Cadence SiP Digital
Silicon-Package-Board Co-Design

Cadence SiP RF
Cadence SiP RF
Silicon-Package-Board Co-Design

Cadence SoC Functional Verification Kit
Incisive SoC Functional Verification Kit
Vertical Kits

Cadence Space-based Router
Cadence Space-based Router
Design for Manufacturing

Cadence Verification Kit for ARM
Cadence Verification Kit for ARM
Vertical Kits

CDSDoc
CDSDoc
Cadence Shared Tools

Cell/Cell3 Ensemble
Cell/Cell3 Ensemble
Digital IC Design

CeltIC
CeltIC NDC
Digital IC Design

Chip Assembly Router
Chip Assembly Router
Custom IC Design

Chip I/O Planner
Chip I/O Planner
Silicon-Package-Board Co-Design

Chip Optimizer
Cadence Chip Optimizer
Design for Manufacturing

Chip Planning Solutions
Chip Planning Solutions
Digital IC Design

CIC-Other
Custom IC Layout - Other
Custom IC Design

Circa
Circa
Custom IC Design

Clover-BLDA
Clover-BLDA
Design for Manufacturing

CoBALT
CoBALT
Functional Verification

Composer
Virtuoso Composer
Custom IC Design

Concept
Allegro Design Entry HDL
Silicon-Package-Board Co-Design

Conformal Constraint Designer
Conformal Constraint Designer
Digital IC Design

Conformal ECO Designer
Conformal ECO Designer
Digital IC Design

Conformal Equivalency Checker
Conformal Equivalency Checker
Digital IC Design

Conformal Low Power
Conformal Low Power
Digital IC Design

CoWare
CoWare
Functional Verification

C-to-Silicon
Cadence C-to-Silicon Compiler
Functional Verification

CTS
CTS
Digital IC Design

Custom IC Routing
Virtuoso Router - Other
Custom IC Design

Datapath Synthesis
Datapath Synthesis
Digital IC Design

DBx
DBx
Design for Manufacturing

DEFT
DEFT
Custom IC Design

Design Planner
Design Planner
Digital IC Design

Device Modeling
Device Modeling
Custom IC Design

DFII
DFII
Cadence Shared Tools

Digital PCB
Digital PCB
Silicon-Package-Board Co-Design

Diva
Diva
Design for Manufacturing

Dracula
Dracula
Design for Manufacturing

DSM-Other
DSM - Other
Digital IC Design

DV-Other
Functional Verification - Other
Functional Verification

Encounter Diagnostics
Encounter Diagnostics
Digital IC Design

Encounter Digital Implementation
Encounter Digital Implementation
Digital IC Design

Encounter Power System
Encounter Power System
Digital IC Design

Encounter Test
Encounter Test
Digital IC Design

Encounter Test Architect
Encounter Test Architect
Digital IC Design

Encounter Test Design Edition
Encounter Test
Digital IC Design

Encounter Test Manufacturing
Encounter Test Manufacturing
Digital IC Design

Encounter Timing System
Encounter Timing System
Digital IC Design

Encounter True-Time Test
Encounter True-Time Test
Digital IC Design

ESL Verification
ESL Verification
Functional Verification

eVC
eVC
Functional Verification

Finale
Finale
Design for Manufacturing

Fire & Ice
Fire & Ice
Design for Manufacturing

First Encounter
First Encounter
Digital IC Design

Flow Management System
Flow Management System
Digital IC Design

FormalCheck
FormalCheck
Functional Verification

Foundry Libraries
Foundry Libraries
Digital IC Design

FPGA Designer
FPGA Designer
Functional Verification

G2C
G2C
Digital IC Design

Gate Ensemble
Gate Ensemble
Digital IC Design

HDL-ICE
HDL-ICE
Functional Verification

Heck/Equivalency Checker
Heck / Equivalency Checker
Functional Verification

HW/SW Verification
Hardware/Software Verification
Functional Verification

HyperExtract
HyperExtract
Digital IC Design

IC Packaging
Allegro Package Design
Silicon-Package-Board Co-Design

IC Reliability
IC Reliability
Digital IC Design

Incisive Assertion IP
Incisive Checkers
Functional Verification

Incisive Assertion-Based Verification
Incisive Assertion-Based Verification
Functional Verification

Incisive Design Team Simulator
Incisive Design Team Simulator
Functional Verification

Incisive Enterprise Simulator
Incisive Enterprise Simulator
Functional Verification

Incisive Formal
Incisive Formal
Functional Verification

Incisive HDL Simulator
Incisive HDL Simulator
Functional Verification

Incisive Scenario Builder
Incisive Scenario Builder
Functional Verification

Incisive Static Verification
Incisive Formal Analysis
Functional Verification

Incisive Unified Simulator
Incisive Unified Simulator
Functional Verification

Incisive XLD
Incisive XLD
Functional Verification

Incisive XLD Carve Out
Incisive XLD Carve Out
Functional Verification

Install and License
Install and License
Cadence Shared Tools

Integration Ensemble
Integration Ensemble
Digital IC Design

K2
K2
Design for Manufacturing

LDP
Logic Design Planning
Custom IC Design

Leapfrog
Leapfrog
Functional Verification

Languages
Languages
Cadence Shared Tools

Logical Equivalency Checker
Logical Equivalency Checker
Digital IC Design

MBV
Cadence Model-based Verification
Design for Manufacturing

Mercury
Mercury
Functional Verification

MMG
MMG
Design for Manufacturing

MMSim
MMSim
Custom IC Design

Model Property Checking
Model Property Checking
Digital IC Design

Nano Encounter
Nano Encounter
Digital IC Design

Nano Time
Nano Time
Digital IC Design

NanoRoute
NanoRoute
Digital IC Design

NC-SC
NC-SC
Functional Verification

NC-Sim
NC-Sim
Functional Verification

NC-Verilog
NC-Verilog
Functional Verification

NC-VHDL
NC-VHDL
Functional Verification

NeoCell
Virtuoso NeoCell
Custom IC Design

NeoCircuit
Virtuoso NeoCircuit
Custom IC Design

NeoRF
NeoRF
Custom IC Design

Orcad Capture
OrCAD Capture
Silicon-Package-Board Co-Design

OrCAD Designer
OrCAD Designer
Silicon-Package-Board Co-Design

OrCAD EE Designer
OrCAD EE Designer
Silicon-Package-Board Co-Design

Orcad Layout
OrCAD Layout
Silicon-Package-Board Co-Design

Orcad Unison Suite
OrCAD Unison Suite
Silicon-Package-Board Co-Design

PacifIC
PacifIC
Digital IC Design

Palladium
Palladium
Functional Verification

Palladium II
Palladium II
Functional Verification

Palladium III
Palladium III
Functional Verification

Palladium XP
Palladium XP
Functional Verification

PCB Design Infrastructure
Library and Design Management
Silicon-Package-Board Co-Design

PDK Automation System
PDK Automation System
Custom IC Design

Pearl
Pearl
Digital IC Design

PIC
FPGA System Planner
Silicon-Package-Board Co-Design

Pillar
Pillar
Digital IC Design

PKS
PKS
Digital IC Design

Place & Route - Other
Place & Route - Other
Digital IC Design

Place & Route - SI
Place & Route - SI
Digital IC Design

Plan-to-Closure Methodology
Incisive Verification Kits with Methodology
Functional Verification

PowerSuite
PowerSuite
Functional Verification

Precision Router
Precision Router
Custom IC Design

Preview
Virtuoso Preview
Custom IC Design

Process Design Kits
Process Design Kits
Custom IC Design

Product Lifecycle Management
Product Lifecycle Management
Silicon-Package-Board Co-Design

PSpice
PSpice
Silicon-Package-Board Co-Design

PVS
Physical Verification System - PVS
Design for Manufacturing

Qplace
Qplace
Digital IC Design

QRC Extraction
QRC Extraction
Design for Manufacturing

QRC Extraction Encounter
QRC Extraction Encounter
Design for Manufacturing

QRC Extraction Virtuoso
QRC Extraction Virtuoso
Design for Manufacturing

Quickturn-Other
Quickturn-Other
Functional Verification

Radium
Radium
Functional Verification

Rapid Prototyping
Rapid Prototyping
Functional Verification

RET Solutions
RET Solutions
Design for Manufacturing

RPS
RPS
Functional Verification

RTL Compiler
RTL Compiler
Digital IC Design

SE-DSM
Silicon Ensemble - DSM
Digital IC Design

SeismIC
Substrate Noise Analyst
Design for Manufacturing

SE-PKS
Silicon Ensemble - PKS
Digital IC Design

SE-SI
Silicon Ensemble - SI
Digital IC Design

SE-ULTRA
Silicon Ensemble - Ultra
Digital IC Design

SignalStorm
SignalStorm NDC
Digital IC Design

Signoff Timing Verification
Signoff Timing Verification
Design for Manufacturing

Silicon Ensemble
Silicon Ensemble
Digital IC Design

Silicon Perspective
Silicon Perspective
Digital IC Design

Silicon Quest
Silicon Quest
Digital IC Design

Simulation Analysis
Simulation Analysis
Functional Verification

SKILL
SKILL
Cadence Shared Tools

SLD-Other
System-Level Design-Other
Functional Verification

Smart Path
Smart Path
Digital IC Design

SoC Encounter
SoC Encounter
Digital IC Design

SPECCTRA
Allegro PCB Router
Silicon-Package-Board Co-Design

SPECCTRAQuest
Allegro PCB SI
Silicon-Package-Board Co-Design

Spec-driven Environment
Spec-driven Environment
Custom IC Design

Specmn
Specman
Functional Verification

Specman
Specman
Functional Verification

Spectre
Spectre
Custom IC Design

Spectre RF
Spectre RF
Custom IC Design

SpeedSim
SpeedSim
Functional Verification

SpeXtreme
SpeXtreme
Functional Verification

SPW
SPW
Functional Verification

SPW Libraries
SPW Libraries
Functional Verification

SureLint
SureLint
Functional Verification

Synergy
Synergy
Digital IC Design

Synthesis
Synthesis
Digital IC Design

System Realizer
System Realizer
Functional Verification

TDD
Allegro System Architect
Silicon-Package-Board Co-Design

Test Design Automation
Test Design Automation
Digital IC Design

Test Design Automation-ATPG
Test Design Automation-ATPG
Digital IC Design

Test Design Automation-DFT
Test Design Automation-DFT
Digital IC Design

Test Design Automation-Diagnostics
Test Design Automation-Diagnostics
Digital IC Design

Thermal - PCB
Thermal - PCB
Silicon-Package-Board Co-Design

Thickness Modeling
Thickness Modeling
Design for Manufacturing

UltraSim
UltraSim
Custom IC Design

UVC
Verification IP
Functional Verification

Vampire
Vampire
Design for Manufacturing

Variability Analysis
Variability Analysis
Design for Manufacturing

VCC
VCC
Functional Verification

Verifault
Verifault
Functional Verification

Verification Cockpit
Verification Cockpit
Functional Verification

Verification IP
Verification IP
Functional Verification

Verification Model Libraries
Transaction Verification Models
Functional Verification

Verilog-XL
Verilog-XL
Functional Verification

Verilog-XL Turbo
Verilog-XL
Functional Verification

Vertical Kits
Vertical Kits
Other

Virtuoso Chip Editor
Virtuoso Chip Editor
Custom IC Design

Virtuoso Custom Designer
Virtuoso Custom Designer
Custom IC Design

Virtuoso Layout Editor
Virtuoso Layout Editor
Custom IC Design

Virtuoso Layout Migrate
Virtuoso Layout Migrate
Custom IC Design

Virtuoso Layout Suite
Virtuoso Layout Suite
Custom IC Design

Virtuoso Placer
Virtuoso Placer
Custom IC Design

Virtuoso RF Designer
Virtuoso RF Designer
Custom IC Design

Virtuoso Router
Virtuoso Router
Custom IC Design

Virtuoso Turbo
Virtuoso Turbo
Custom IC Design

Virtuoso XL Layout Editor
Virtuoso XL Layout Editor
Custom IC Design

vManagr
Incisive Enterprise Manager
Functional Verification

vManager
Incisive Enterprise Manager
Functional Verification

VoltageStorm SoC
VoltageStorm
Digital IC Design

VoltageStorm Virtuoso
VoltageStorm Virtuoso
Digital IC Design

VSE
Virtuoso Schematic Editor
Custom IC Design

X Architecture
X Architecture
Digital IC Design

Xcite 1500
Xcite 1500
Functional Verification

Xcite 2000
Xcite 2000
Functional Verification

Xcite 2500
Xcite 2500
Functional Verification

Xcite 5000
Xcite 5000
Functional Verification

Xtreme I
Xtreme I
Functional Verification

Xtreme II
Xtreme II
Functional Verification

Xtreme III
Incisive Design Team Xtreme III
Functional Verification

Xtreme III Desktop
Incisive Design Team Xtreme III Desktop
Functional Verification

Xtreme Server
Xtreme Server
Functional Verification




