/* Generated by Yosys 0.18+29 (git sha1 b2408df31, gcc 10.3.0-1ubuntu1~20.04 -fPIC -Os) */

module adder16(\in1[0] , \in1[1] , \in1[2] , \in1[3] , \in1[4] , \in1[5] , \in1[6] , \in1[7] , \in1[8] , \in1[9] , \in1[10] , \in1[11] , \in1[12] , \in1[13] , \in1[14] , \in1[15] , \in2[0] , \in2[1] , \in2[2] , \in2[3] , \in2[4] 
, \in2[5] , \in2[6] , \in2[7] , \in2[8] , \in2[9] , \in2[10] , \in2[11] , \in2[12] , \in2[13] , \in2[14] , \in2[15] , \res[0] , \res[1] , \res[2] , \res[3] , \res[4] , \res[5] , \res[6] , \res[7] , \res[8] , \res[9] 
, \res[10] , \res[11] , \res[12] , \res[13] , \res[14] , \res[15] , \res[16] );
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  wire _105_;
  wire _106_;
  wire _107_;
  wire _108_;
  wire _109_;
  wire _110_;
  wire _111_;
  wire _112_;
  wire _113_;
  wire _114_;
  wire _115_;
  wire _116_;
  wire _117_;
  wire _118_;
  wire _119_;
  wire _120_;
  wire _121_;
  wire _122_;
  wire _123_;
  wire _124_;
  input \in1[0] ;
  wire \in1[0] ;
  input \in1[10] ;
  wire \in1[10] ;
  input \in1[11] ;
  wire \in1[11] ;
  input \in1[12] ;
  wire \in1[12] ;
  input \in1[13] ;
  wire \in1[13] ;
  input \in1[14] ;
  wire \in1[14] ;
  input \in1[15] ;
  wire \in1[15] ;
  input \in1[1] ;
  wire \in1[1] ;
  input \in1[2] ;
  wire \in1[2] ;
  input \in1[3] ;
  wire \in1[3] ;
  input \in1[4] ;
  wire \in1[4] ;
  input \in1[5] ;
  wire \in1[5] ;
  input \in1[6] ;
  wire \in1[6] ;
  input \in1[7] ;
  wire \in1[7] ;
  input \in1[8] ;
  wire \in1[8] ;
  input \in1[9] ;
  wire \in1[9] ;
  input \in2[0] ;
  wire \in2[0] ;
  input \in2[10] ;
  wire \in2[10] ;
  input \in2[11] ;
  wire \in2[11] ;
  input \in2[12] ;
  wire \in2[12] ;
  input \in2[13] ;
  wire \in2[13] ;
  input \in2[14] ;
  wire \in2[14] ;
  input \in2[15] ;
  wire \in2[15] ;
  input \in2[1] ;
  wire \in2[1] ;
  input \in2[2] ;
  wire \in2[2] ;
  input \in2[3] ;
  wire \in2[3] ;
  input \in2[4] ;
  wire \in2[4] ;
  input \in2[5] ;
  wire \in2[5] ;
  input \in2[6] ;
  wire \in2[6] ;
  input \in2[7] ;
  wire \in2[7] ;
  input \in2[8] ;
  wire \in2[8] ;
  input \in2[9] ;
  wire \in2[9] ;
  output \res[0] ;
  wire \res[0] ;
  output \res[10] ;
  wire \res[10] ;
  output \res[11] ;
  wire \res[11] ;
  output \res[12] ;
  wire \res[12] ;
  output \res[13] ;
  wire \res[13] ;
  output \res[14] ;
  wire \res[14] ;
  output \res[15] ;
  wire \res[15] ;
  output \res[16] ;
  wire \res[16] ;
  output \res[1] ;
  wire \res[1] ;
  output \res[2] ;
  wire \res[2] ;
  output \res[3] ;
  wire \res[3] ;
  output \res[4] ;
  wire \res[4] ;
  output \res[5] ;
  wire \res[5] ;
  output \res[6] ;
  wire \res[6] ;
  output \res[7] ;
  wire \res[7] ;
  output \res[8] ;
  wire \res[8] ;
  output \res[9] ;
  wire \res[9] ;
  XNOR2_X1 _125_ (
    .A(_070_),
    .B(_081_),
    .ZN(_123_)
  );
  XOR2_X1 _126_ (
    .A(_062_),
    .B(_073_),
    .Z(_083_)
  );
  NAND2_X1 _127_ (
    .A1(_071_),
    .A2(_082_),
    .ZN(_084_)
  );
  OR2_X1 _128_ (
    .A1(_070_),
    .A2(_081_),
    .ZN(_085_)
  );
  OR2_X1 _129_ (
    .A1(_071_),
    .A2(_082_),
    .ZN(_086_)
  );
  NAND2_X1 _130_ (
    .A1(_085_),
    .A2(_086_),
    .ZN(_087_)
  );
  NAND2_X1 _131_ (
    .A1(_087_),
    .A2(_084_),
    .ZN(_088_)
  );
  XOR2_X1 _132_ (
    .A(_088_),
    .B(_083_),
    .Z(_114_)
  );
  NAND2_X1 _133_ (
    .A1(_077_),
    .A2(_066_),
    .ZN(_089_)
  );
  XOR2_X1 _134_ (
    .A(_077_),
    .B(_066_),
    .Z(_090_)
  );
  INV_X1 _135_ (
    .A(_090_),
    .ZN(_091_)
  );
  XNOR2_X1 _136_ (
    .A(_064_),
    .B(_075_),
    .ZN(_092_)
  );
  NOR2_X1 _137_ (
    .A1(_114_),
    .A2(_092_),
    .ZN(_093_)
  );
  AOI21_X1 _138_ (
    .A(_093_),
    .B1(_064_),
    .B2(_075_),
    .ZN(_094_)
  );
  XOR2_X1 _139_ (
    .A(_076_),
    .B(_065_),
    .Z(_095_)
  );
  INV_X1 _140_ (
    .A(_095_),
    .ZN(_096_)
  );
  NOR2_X1 _141_ (
    .A1(_094_),
    .A2(_096_),
    .ZN(_097_)
  );
  AOI21_X1 _142_ (
    .A(_097_),
    .B1(_076_),
    .B2(_065_),
    .ZN(_098_)
  );
  OAI21_X1 _143_ (
    .A(_089_),
    .B1(_098_),
    .B2(_091_),
    .ZN(_119_)
  );
  XNOR2_X1 _144_ (
    .A(_098_),
    .B(_090_),
    .ZN(_118_)
  );
  XNOR2_X1 _145_ (
    .A(_094_),
    .B(_095_),
    .ZN(_117_)
  );
  XOR2_X1 _146_ (
    .A(_114_),
    .B(_092_),
    .Z(_116_)
  );
  NAND2_X1 _147_ (
    .A1(_062_),
    .A2(_073_),
    .ZN(_099_)
  );
  NAND2_X1 _148_ (
    .A1(_088_),
    .A2(_083_),
    .ZN(_100_)
  );
  NAND2_X1 _149_ (
    .A1(_100_),
    .A2(_099_),
    .ZN(_101_)
  );
  XNOR2_X1 _150_ (
    .A(_074_),
    .B(_063_),
    .ZN(_102_)
  );
  XNOR2_X1 _151_ (
    .A(_101_),
    .B(_102_),
    .ZN(_115_)
  );
  NAND2_X1 _152_ (
    .A1(_086_),
    .A2(_084_),
    .ZN(_103_)
  );
  XNOR2_X1 _153_ (
    .A(_103_),
    .B(_085_),
    .ZN(_124_)
  );
  NOR2_X1 _154_ (
    .A1(_067_),
    .A2(_078_),
    .ZN(_104_)
  );
  NAND2_X1 _155_ (
    .A1(_061_),
    .A2(_072_),
    .ZN(_105_)
  );
  INV_X1 _156_ (
    .A(_105_),
    .ZN(_106_)
  );
  XNOR2_X1 _157_ (
    .A(_067_),
    .B(_078_),
    .ZN(_107_)
  );
  NOR2_X1 _158_ (
    .A1(_107_),
    .A2(_106_),
    .ZN(_108_)
  );
  NOR2_X1 _159_ (
    .A1(_108_),
    .A2(_104_),
    .ZN(_109_)
  );
  XNOR2_X1 _160_ (
    .A(_079_),
    .B(_068_),
    .ZN(_110_)
  );
  XNOR2_X1 _161_ (
    .A(_109_),
    .B(_110_),
    .ZN(_121_)
  );
  XOR2_X1 _162_ (
    .A(_069_),
    .B(_080_),
    .Z(_111_)
  );
  XNOR2_X1 _163_ (
    .A(_121_),
    .B(_111_),
    .ZN(_122_)
  );
  XNOR2_X1 _164_ (
    .A(_107_),
    .B(_106_),
    .ZN(_120_)
  );
  NOR2_X1 _165_ (
    .A1(_061_),
    .A2(_072_),
    .ZN(_112_)
  );
  NOR2_X1 _166_ (
    .A1(_106_),
    .A2(_112_),
    .ZN(_113_)
  );
  assign \res[12]  = 1'h0;
  assign \res[4]  = 1'h0;
  assign \res[5]  = 1'h1;
  assign \res[6]  = 1'h1;
  assign \res[7]  = 1'h1;
  assign _070_ = \in1[8] ;
  assign _081_ = \in2[8] ;
  assign \res[8]  = _123_;
  assign _062_ = \in1[10] ;
  assign _073_ = \in2[10] ;
  assign _071_ = \in1[9] ;
  assign _082_ = \in2[9] ;
  assign \res[10]  = _114_;
  assign _077_ = \in2[15] ;
  assign _066_ = \in1[15] ;
  assign _076_ = \in2[14] ;
  assign _065_ = \in1[14] ;
  assign _064_ = \in1[13] ;
  assign _075_ = \in2[13] ;
  assign \res[16]  = _119_;
  assign \res[15]  = _118_;
  assign \res[14]  = _117_;
  assign \res[13]  = _116_;
  assign _074_ = \in2[11] ;
  assign _063_ = \in1[11] ;
  assign \res[11]  = _115_;
  assign \res[9]  = _124_;
  assign _069_ = \in1[3] ;
  assign _080_ = \in2[3] ;
  assign _079_ = \in2[2] ;
  assign _068_ = \in1[2] ;
  assign _061_ = \in1[0] ;
  assign _072_ = \in2[0] ;
  assign _067_ = \in1[1] ;
  assign _078_ = \in2[1] ;
  assign \res[3]  = _122_;
  assign \res[1]  = _120_;
  assign \res[2]  = _121_;
  assign \res[0]  = _113_;
endmodule
