$date
	Mon Feb 17 11:08:34 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module RF_tb $end
$var wire 8 ! RF_OUT_t [7:0] $end
$var reg 1 " CLK $end
$var reg 2 # RF_ADDR_t [1:0] $end
$var reg 1 $ RF_EN_t $end
$var reg 8 % RF_IN_t [7:0] $end
$var reg 1 & RST $end
$scope module uut $end
$var wire 1 " CLK $end
$var wire 2 ' RF_ADDR [1:0] $end
$var wire 1 $ RF_EN $end
$var wire 8 ( RF_IN [7:0] $end
$var wire 8 ) RF_OUT [7:0] $end
$var wire 1 & RST $end
$scope begin RF $end
$scope begin $ivl_for_loop0 $end
$var integer 32 * i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b100 *
bx )
b0 (
bx '
1&
b0 %
x$
bx #
0"
bx !
$end
#5000
b100 *
1"
#10000
0"
b10101010 %
b10101010 (
1$
b0 !
b0 )
b0 #
b0 '
0&
#15000
b10101010 !
b10101010 )
1"
#20000
0"
#25000
1"
#30000
0"
0$
b0 %
b0 (
#35000
1"
#40000
0"
#45000
1"
#50000
0"
b0 !
b0 )
b1 #
b1 '
#55000
1"
#60000
0"
#65000
1"
#70000
0"
1$
#75000
1"
#80000
0"
#85000
1"
#90000
0"
b11111111 %
b11111111 (
#95000
b11111111 !
b11111111 )
1"
#100000
0"
#105000
1"
#110000
0"
0$
b0 %
b0 (
#115000
1"
#120000
0"
#125000
1"
#130000
0"
b10101010 !
b10101010 )
b0 #
b0 '
#135000
1"
#140000
0"
#145000
1"
#150000
0"
1$
#155000
b0 !
b0 )
1"
#160000
0"
#165000
1"
#170000
0"
