Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Nov  5 15:18:16 2024
| Host         : LAPTOP-EDVFM2MF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    20          
TIMING-18  Warning           Missing input or output delay  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (40)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (50)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (40)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (50)
-------------------------------------------------
 There are 50 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.327        0.000                      0                   28        0.228        0.000                      0                   28        4.500        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.327        0.000                      0                   28        0.228        0.000                      0                   28        4.500        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.327ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.327ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_11/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.544ns  (logic 1.078ns (30.421%)  route 2.466ns (69.579%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.633     5.154    vga/CLK
    SLICE_X1Y36          FDCE                                         r  vga/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDCE (Prop_fdce_C_Q)         0.419     5.573 f  vga/v_count_reg_reg[8]/Q
                         net (fo=4, routed)           1.158     6.731    vga/w_y[8]
    SLICE_X0Y36          LUT4 (Prop_lut4_I3_O)        0.327     7.058 r  vga/rgb_reg[11]_i_2/O
                         net (fo=2, routed)           0.447     7.505    vga/rgb_reg[11]_i_2_n_0
    SLICE_X4Y36          LUT5 (Prop_lut5_I4_O)        0.332     7.837 r  vga/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          0.861     8.698    w_video_on
    SLICE_X0Y33          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_11/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.512    14.853    clk_IBUF_BUFG
    SLICE_X0Y33          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_11/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X0Y33          FDRE (Setup_fdre_C_D)       -0.067    15.025    rgb_reg_reg[11]_lopt_replica_11
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                          -8.698    
  -------------------------------------------------------------------
                         slack                                  6.327    

Slack (MET) :             6.339ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.538ns  (logic 1.078ns (30.471%)  route 2.460ns (69.529%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.633     5.154    vga/CLK
    SLICE_X1Y36          FDCE                                         r  vga/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDCE (Prop_fdce_C_Q)         0.419     5.573 f  vga/v_count_reg_reg[8]/Q
                         net (fo=4, routed)           1.158     6.731    vga/w_y[8]
    SLICE_X0Y36          LUT4 (Prop_lut4_I3_O)        0.327     7.058 r  vga/rgb_reg[11]_i_2/O
                         net (fo=2, routed)           0.447     7.505    vga/rgb_reg[11]_i_2_n_0
    SLICE_X4Y36          LUT5 (Prop_lut5_I4_O)        0.332     7.837 r  vga/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          0.855     8.692    w_video_on
    SLICE_X0Y33          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.512    14.853    clk_IBUF_BUFG
    SLICE_X0Y33          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_5/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X0Y33          FDRE (Setup_fdre_C_D)       -0.061    15.031    rgb_reg_reg[11]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                          -8.692    
  -------------------------------------------------------------------
                         slack                                  6.339    

Slack (MET) :             6.339ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.541ns  (logic 1.078ns (30.446%)  route 2.463ns (69.554%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.633     5.154    vga/CLK
    SLICE_X1Y36          FDCE                                         r  vga/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDCE (Prop_fdce_C_Q)         0.419     5.573 f  vga/v_count_reg_reg[8]/Q
                         net (fo=4, routed)           1.158     6.731    vga/w_y[8]
    SLICE_X0Y36          LUT4 (Prop_lut4_I3_O)        0.327     7.058 r  vga/rgb_reg[11]_i_2/O
                         net (fo=2, routed)           0.447     7.505    vga/rgb_reg[11]_i_2_n_0
    SLICE_X4Y36          LUT5 (Prop_lut5_I4_O)        0.332     7.837 r  vga/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          0.858     8.695    w_video_on
    SLICE_X0Y33          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.512    14.853    clk_IBUF_BUFG
    SLICE_X0Y33          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_6/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X0Y33          FDRE (Setup_fdre_C_D)       -0.058    15.034    rgb_reg_reg[11]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                          -8.695    
  -------------------------------------------------------------------
                         slack                                  6.339    

Slack (MET) :             6.466ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.393ns  (logic 1.078ns (31.768%)  route 2.315ns (68.232%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.633     5.154    vga/CLK
    SLICE_X1Y36          FDCE                                         r  vga/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDCE (Prop_fdce_C_Q)         0.419     5.573 f  vga/v_count_reg_reg[8]/Q
                         net (fo=4, routed)           1.158     6.731    vga/w_y[8]
    SLICE_X0Y36          LUT4 (Prop_lut4_I3_O)        0.327     7.058 r  vga/rgb_reg[11]_i_2/O
                         net (fo=2, routed)           0.447     7.505    vga/rgb_reg[11]_i_2_n_0
    SLICE_X4Y36          LUT5 (Prop_lut5_I4_O)        0.332     7.837 r  vga/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          0.711     8.548    w_video_on
    SLICE_X0Y37          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.515    14.856    clk_IBUF_BUFG
    SLICE_X0Y37          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_7/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X0Y37          FDRE (Setup_fdre_C_D)       -0.081    15.014    rgb_reg_reg[11]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         15.014    
                         arrival time                          -8.548    
  -------------------------------------------------------------------
                         slack                                  6.466    

Slack (MET) :             6.487ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_9/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.396ns  (logic 1.078ns (31.747%)  route 2.318ns (68.253%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.633     5.154    vga/CLK
    SLICE_X1Y36          FDCE                                         r  vga/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDCE (Prop_fdce_C_Q)         0.419     5.573 f  vga/v_count_reg_reg[8]/Q
                         net (fo=4, routed)           1.158     6.731    vga/w_y[8]
    SLICE_X0Y36          LUT4 (Prop_lut4_I3_O)        0.327     7.058 r  vga/rgb_reg[11]_i_2/O
                         net (fo=2, routed)           0.447     7.505    vga/rgb_reg[11]_i_2_n_0
    SLICE_X4Y36          LUT5 (Prop_lut5_I4_O)        0.332     7.837 r  vga/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          0.713     8.550    w_video_on
    SLICE_X0Y37          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_9/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.515    14.856    clk_IBUF_BUFG
    SLICE_X0Y37          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_9/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X0Y37          FDRE (Setup_fdre_C_D)       -0.058    15.037    rgb_reg_reg[11]_lopt_replica_9
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                          -8.550    
  -------------------------------------------------------------------
                         slack                                  6.487    

Slack (MET) :             6.490ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.393ns  (logic 1.078ns (31.775%)  route 2.315ns (68.225%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.633     5.154    vga/CLK
    SLICE_X1Y36          FDCE                                         r  vga/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDCE (Prop_fdce_C_Q)         0.419     5.573 f  vga/v_count_reg_reg[8]/Q
                         net (fo=4, routed)           1.158     6.731    vga/w_y[8]
    SLICE_X0Y36          LUT4 (Prop_lut4_I3_O)        0.327     7.058 r  vga/rgb_reg[11]_i_2/O
                         net (fo=2, routed)           0.447     7.505    vga/rgb_reg[11]_i_2_n_0
    SLICE_X4Y36          LUT5 (Prop_lut5_I4_O)        0.332     7.837 r  vga/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          0.710     8.547    w_video_on
    SLICE_X1Y37          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.515    14.856    clk_IBUF_BUFG
    SLICE_X1Y37          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_2/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X1Y37          FDRE (Setup_fdre_C_D)       -0.058    15.037    rgb_reg_reg[11]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                          -8.547    
  -------------------------------------------------------------------
                         slack                                  6.490    

Slack (MET) :             6.508ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.349ns  (logic 1.078ns (32.193%)  route 2.271ns (67.807%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.633     5.154    vga/CLK
    SLICE_X1Y36          FDCE                                         r  vga/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDCE (Prop_fdce_C_Q)         0.419     5.573 f  vga/v_count_reg_reg[8]/Q
                         net (fo=4, routed)           1.158     6.731    vga/w_y[8]
    SLICE_X0Y36          LUT4 (Prop_lut4_I3_O)        0.327     7.058 r  vga/rgb_reg[11]_i_2/O
                         net (fo=2, routed)           0.447     7.505    vga/rgb_reg[11]_i_2_n_0
    SLICE_X4Y36          LUT5 (Prop_lut5_I4_O)        0.332     7.837 r  vga/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          0.666     8.503    w_video_on
    SLICE_X0Y33          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.512    14.853    clk_IBUF_BUFG
    SLICE_X0Y33          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_4/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X0Y33          FDRE (Setup_fdre_C_D)       -0.081    15.011    rgb_reg_reg[11]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         15.011    
                         arrival time                          -8.503    
  -------------------------------------------------------------------
                         slack                                  6.508    

Slack (MET) :             6.656ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.203ns  (logic 1.078ns (33.652%)  route 2.125ns (66.348%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.633     5.154    vga/CLK
    SLICE_X1Y36          FDCE                                         r  vga/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDCE (Prop_fdce_C_Q)         0.419     5.573 f  vga/v_count_reg_reg[8]/Q
                         net (fo=4, routed)           1.158     6.731    vga/w_y[8]
    SLICE_X0Y36          LUT4 (Prop_lut4_I3_O)        0.327     7.058 r  vga/rgb_reg[11]_i_2/O
                         net (fo=2, routed)           0.447     7.505    vga/rgb_reg[11]_i_2_n_0
    SLICE_X4Y36          LUT5 (Prop_lut5_I4_O)        0.332     7.837 r  vga/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          0.521     8.358    w_video_on
    SLICE_X1Y37          FDRE                                         r  rgb_reg_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.515    14.856    clk_IBUF_BUFG
    SLICE_X1Y37          FDRE                                         r  rgb_reg_reg[11]_lopt_replica/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X1Y37          FDRE (Setup_fdre_C_D)       -0.081    15.014    rgb_reg_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.014    
                         arrival time                          -8.358    
  -------------------------------------------------------------------
                         slack                                  6.656    

Slack (MET) :             6.664ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.210ns  (logic 1.078ns (33.584%)  route 2.132ns (66.416%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.633     5.154    vga/CLK
    SLICE_X1Y36          FDCE                                         r  vga/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDCE (Prop_fdce_C_Q)         0.419     5.573 f  vga/v_count_reg_reg[8]/Q
                         net (fo=4, routed)           1.158     6.731    vga/w_y[8]
    SLICE_X0Y36          LUT4 (Prop_lut4_I3_O)        0.327     7.058 r  vga/rgb_reg[11]_i_2/O
                         net (fo=2, routed)           0.447     7.505    vga/rgb_reg[11]_i_2_n_0
    SLICE_X4Y36          LUT5 (Prop_lut5_I4_O)        0.332     7.837 r  vga/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          0.527     8.364    w_video_on
    SLICE_X0Y37          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.515    14.856    clk_IBUF_BUFG
    SLICE_X0Y37          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_3/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X0Y37          FDRE (Setup_fdre_C_D)       -0.067    15.028    rgb_reg_reg[11]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                          -8.364    
  -------------------------------------------------------------------
                         slack                                  6.664    

Slack (MET) :             6.670ns  (required time - arrival time)
  Source:                 vga/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.204ns  (logic 1.078ns (33.645%)  route 2.126ns (66.355%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.633     5.154    vga/CLK
    SLICE_X1Y36          FDCE                                         r  vga/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDCE (Prop_fdce_C_Q)         0.419     5.573 f  vga/v_count_reg_reg[8]/Q
                         net (fo=4, routed)           1.158     6.731    vga/w_y[8]
    SLICE_X0Y36          LUT4 (Prop_lut4_I3_O)        0.327     7.058 r  vga/rgb_reg[11]_i_2/O
                         net (fo=2, routed)           0.447     7.505    vga/rgb_reg[11]_i_2_n_0
    SLICE_X4Y36          LUT5 (Prop_lut5_I4_O)        0.332     7.837 r  vga/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          0.522     8.358    w_video_on
    SLICE_X1Y37          FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.515    14.856    clk_IBUF_BUFG
    SLICE_X1Y37          FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X1Y37          FDRE (Setup_fdre_C_D)       -0.067    15.028    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                          -8.358    
  -------------------------------------------------------------------
                         slack                                  6.670    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 vga/v_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.227ns (71.213%)  route 0.092ns (28.787%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.591     1.474    vga/CLK
    SLICE_X0Y34          FDCE                                         r  vga/v_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDCE (Prop_fdce_C_Q)         0.128     1.602 r  vga/v_count_reg_reg[0]/Q
                         net (fo=9, routed)           0.092     1.694    vga/w_y[0]
    SLICE_X0Y34          LUT5 (Prop_lut5_I0_O)        0.099     1.793 r  vga/v_sync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.793    vga/v_sync_next
    SLICE_X0Y34          FDCE                                         r  vga/v_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.860     1.987    vga/CLK
    SLICE_X0Y34          FDCE                                         r  vga/v_sync_reg_reg/C
                         clock pessimism             -0.513     1.474    
    SLICE_X0Y34          FDCE (Hold_fdce_C_D)         0.091     1.565    vga/v_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 vga/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.227ns (71.172%)  route 0.092ns (28.828%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.589     1.472    vga/CLK
    SLICE_X4Y36          FDCE                                         r  vga/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDCE (Prop_fdce_C_Q)         0.128     1.600 r  vga/h_count_reg_reg[5]/Q
                         net (fo=7, routed)           0.092     1.692    vga/w_x[5]
    SLICE_X4Y36          LUT6 (Prop_lut6_I0_O)        0.099     1.791 r  vga/h_sync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.791    vga/h_sync_next
    SLICE_X4Y36          FDCE                                         r  vga/h_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.859     1.986    vga/CLK
    SLICE_X4Y36          FDCE                                         r  vga/h_sync_reg_reg/C
                         clock pessimism             -0.514     1.472    
    SLICE_X4Y36          FDCE (Hold_fdce_C_D)         0.091     1.563    vga/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.415ns  (arrival time - required time)
  Source:                 vga/r_25MHz_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/r_25MHz_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.245ns (44.894%)  route 0.301ns (55.106%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.592     1.475    vga/CLK
    SLICE_X2Y37          FDCE                                         r  vga/r_25MHz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDCE (Prop_fdce_C_Q)         0.148     1.623 r  vga/r_25MHz_reg[1]/Q
                         net (fo=2, routed)           0.301     1.924    vga/r_25MHz[1]
    SLICE_X2Y37          LUT2 (Prop_lut2_I1_O)        0.097     2.021 r  vga/r_25MHz[1]_i_1/O
                         net (fo=1, routed)           0.000     2.021    vga/r_25MHz[1]_i_1_n_0
    SLICE_X2Y37          FDCE                                         r  vga/r_25MHz_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.862     1.989    vga/CLK
    SLICE_X2Y37          FDCE                                         r  vga/r_25MHz_reg[1]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X2Y37          FDCE (Hold_fdce_C_D)         0.131     1.606    vga/r_25MHz_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 vga/r_25MHz_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/r_25MHz_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.209ns (37.261%)  route 0.352ns (62.739%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.592     1.475    vga/CLK
    SLICE_X2Y37          FDCE                                         r  vga/r_25MHz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDCE (Prop_fdce_C_Q)         0.164     1.639 f  vga/r_25MHz_reg[0]/Q
                         net (fo=3, routed)           0.352     1.991    vga/r_25MHz[0]
    SLICE_X2Y37          LUT1 (Prop_lut1_I0_O)        0.045     2.036 r  vga/r_25MHz[0]_i_1/O
                         net (fo=1, routed)           0.000     2.036    vga/r_25MHz[0]_i_1_n_0
    SLICE_X2Y37          FDCE                                         r  vga/r_25MHz_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.862     1.989    vga/CLK
    SLICE_X2Y37          FDCE                                         r  vga/r_25MHz_reg[0]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X2Y37          FDCE (Hold_fdce_C_D)         0.120     1.595    vga/r_25MHz_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 vga/r_25MHz_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_3/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.246ns (55.646%)  route 0.196ns (44.354%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.592     1.475    vga/CLK
    SLICE_X2Y37          FDCE                                         r  vga/r_25MHz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDCE (Prop_fdce_C_Q)         0.148     1.623 f  vga/r_25MHz_reg[1]/Q
                         net (fo=2, routed)           0.071     1.694    vga/r_25MHz[1]
    SLICE_X2Y37          LUT2 (Prop_lut2_I0_O)        0.098     1.792 r  vga/h_count_next[9]_i_2/O
                         net (fo=32, routed)          0.125     1.917    w_p_tick
    SLICE_X0Y37          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.862     1.989    clk_IBUF_BUFG
    SLICE_X0Y37          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_3/C
                         clock pessimism             -0.499     1.490    
    SLICE_X0Y37          FDRE (Hold_fdre_C_CE)       -0.039     1.451    rgb_reg_reg[11]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 vga/r_25MHz_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_7/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.246ns (55.646%)  route 0.196ns (44.354%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.592     1.475    vga/CLK
    SLICE_X2Y37          FDCE                                         r  vga/r_25MHz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDCE (Prop_fdce_C_Q)         0.148     1.623 f  vga/r_25MHz_reg[1]/Q
                         net (fo=2, routed)           0.071     1.694    vga/r_25MHz[1]
    SLICE_X2Y37          LUT2 (Prop_lut2_I0_O)        0.098     1.792 r  vga/h_count_next[9]_i_2/O
                         net (fo=32, routed)          0.125     1.917    w_p_tick
    SLICE_X0Y37          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_7/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.862     1.989    clk_IBUF_BUFG
    SLICE_X0Y37          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_7/C
                         clock pessimism             -0.499     1.490    
    SLICE_X0Y37          FDRE (Hold_fdre_C_CE)       -0.039     1.451    rgb_reg_reg[11]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 vga/r_25MHz_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_8/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.246ns (55.646%)  route 0.196ns (44.354%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.592     1.475    vga/CLK
    SLICE_X2Y37          FDCE                                         r  vga/r_25MHz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDCE (Prop_fdce_C_Q)         0.148     1.623 f  vga/r_25MHz_reg[1]/Q
                         net (fo=2, routed)           0.071     1.694    vga/r_25MHz[1]
    SLICE_X2Y37          LUT2 (Prop_lut2_I0_O)        0.098     1.792 r  vga/h_count_next[9]_i_2/O
                         net (fo=32, routed)          0.125     1.917    w_p_tick
    SLICE_X0Y37          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_8/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.862     1.989    clk_IBUF_BUFG
    SLICE_X0Y37          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_8/C
                         clock pessimism             -0.499     1.490    
    SLICE_X0Y37          FDRE (Hold_fdre_C_CE)       -0.039     1.451    rgb_reg_reg[11]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.466ns  (arrival time - required time)
  Source:                 vga/r_25MHz_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_9/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.246ns (55.646%)  route 0.196ns (44.354%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.592     1.475    vga/CLK
    SLICE_X2Y37          FDCE                                         r  vga/r_25MHz_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y37          FDCE (Prop_fdce_C_Q)         0.148     1.623 f  vga/r_25MHz_reg[1]/Q
                         net (fo=2, routed)           0.071     1.694    vga/r_25MHz[1]
    SLICE_X2Y37          LUT2 (Prop_lut2_I0_O)        0.098     1.792 r  vga/h_count_next[9]_i_2/O
                         net (fo=32, routed)          0.125     1.917    w_p_tick
    SLICE_X0Y37          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_9/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.862     1.989    clk_IBUF_BUFG
    SLICE_X0Y37          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_9/C
                         clock pessimism             -0.499     1.490    
    SLICE_X0Y37          FDRE (Hold_fdre_C_CE)       -0.039     1.451    rgb_reg_reg[11]_lopt_replica_9
  -------------------------------------------------------------------
                         required time                         -1.451    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.466    

Slack (MET) :             0.516ns  (arrival time - required time)
  Source:                 vga/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_8/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.186ns (29.755%)  route 0.439ns (70.245%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.589     1.472    vga/CLK
    SLICE_X4Y36          FDCE                                         r  vga/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDCE (Prop_fdce_C_Q)         0.141     1.613 f  vga/h_count_reg_reg[9]/Q
                         net (fo=6, routed)           0.253     1.867    vga/w_x[9]
    SLICE_X4Y36          LUT5 (Prop_lut5_I3_O)        0.045     1.912 r  vga/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          0.186     2.097    w_video_on
    SLICE_X0Y37          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.862     1.989    clk_IBUF_BUFG
    SLICE_X0Y37          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_8/C
                         clock pessimism             -0.478     1.511    
    SLICE_X0Y37          FDRE (Hold_fdre_C_D)         0.070     1.581    rgb_reg_reg[11]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.516    

Slack (MET) :             0.523ns  (arrival time - required time)
  Source:                 vga/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_10/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.186ns (29.417%)  route 0.446ns (70.583%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.589     1.472    vga/CLK
    SLICE_X4Y36          FDCE                                         r  vga/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDCE (Prop_fdce_C_Q)         0.141     1.613 f  vga/h_count_reg_reg[9]/Q
                         net (fo=6, routed)           0.253     1.867    vga/w_x[9]
    SLICE_X4Y36          LUT5 (Prop_lut5_I3_O)        0.045     1.912 r  vga/rgb_reg[11]_i_1/O
                         net (fo=12, routed)          0.193     2.104    w_video_on
    SLICE_X1Y37          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_10/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.862     1.989    clk_IBUF_BUFG
    SLICE_X1Y37          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_10/C
                         clock pessimism             -0.478     1.511    
    SLICE_X1Y37          FDRE (Hold_fdre_C_D)         0.070     1.581    rgb_reg_reg[11]_lopt_replica_10
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.523    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y37    rgb_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y37    rgb_reg_reg[11]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y37    rgb_reg_reg[11]_lopt_replica_10/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y33    rgb_reg_reg[11]_lopt_replica_11/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y37    rgb_reg_reg[11]_lopt_replica_2/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y37    rgb_reg_reg[11]_lopt_replica_3/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y33    rgb_reg_reg[11]_lopt_replica_4/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y33    rgb_reg_reg[11]_lopt_replica_5/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y33    rgb_reg_reg[11]_lopt_replica_6/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y37    rgb_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y37    rgb_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y37    rgb_reg_reg[11]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y37    rgb_reg_reg[11]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y37    rgb_reg_reg[11]_lopt_replica_10/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y37    rgb_reg_reg[11]_lopt_replica_10/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y33    rgb_reg_reg[11]_lopt_replica_11/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y33    rgb_reg_reg[11]_lopt_replica_11/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y37    rgb_reg_reg[11]_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y37    rgb_reg_reg[11]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y37    rgb_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y37    rgb_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y37    rgb_reg_reg[11]_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y37    rgb_reg_reg[11]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y37    rgb_reg_reg[11]_lopt_replica_10/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y37    rgb_reg_reg[11]_lopt_replica_10/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y33    rgb_reg_reg[11]_lopt_replica_11/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y33    rgb_reg_reg[11]_lopt_replica_11/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y37    rgb_reg_reg[11]_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y37    rgb_reg_reg[11]_lopt_replica_2/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/v_count_next_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.868ns  (logic 1.441ns (37.262%)  route 2.427ns (62.738%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=44, routed)          2.427     3.868    vga/AR[0]
    SLICE_X0Y36          FDCE                                         f  vga/v_count_next_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/v_count_next_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.868ns  (logic 1.441ns (37.262%)  route 2.427ns (62.738%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=44, routed)          2.427     3.868    vga/AR[0]
    SLICE_X0Y36          FDCE                                         f  vga/v_count_next_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/v_count_next_reg[8]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.868ns  (logic 1.441ns (37.262%)  route 2.427ns (62.738%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=44, routed)          2.427     3.868    vga/AR[0]
    SLICE_X0Y36          FDCE                                         f  vga/v_count_next_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/v_count_next_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.702ns  (logic 1.441ns (38.929%)  route 2.261ns (61.071%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=44, routed)          2.261     3.702    vga/AR[0]
    SLICE_X0Y35          FDCE                                         f  vga/v_count_next_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/v_count_next_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.702ns  (logic 1.441ns (38.929%)  route 2.261ns (61.071%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=44, routed)          2.261     3.702    vga/AR[0]
    SLICE_X0Y35          FDCE                                         f  vga/v_count_next_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/v_count_next_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.702ns  (logic 1.441ns (38.929%)  route 2.261ns (61.071%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=44, routed)          2.261     3.702    vga/AR[0]
    SLICE_X0Y35          FDCE                                         f  vga/v_count_next_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/v_count_next_reg[9]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.702ns  (logic 1.441ns (38.929%)  route 2.261ns (61.071%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=44, routed)          2.261     3.702    vga/AR[0]
    SLICE_X0Y35          FDCE                                         f  vga/v_count_next_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/v_count_next_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.698ns  (logic 1.441ns (38.974%)  route 2.257ns (61.026%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=44, routed)          2.257     3.698    vga/AR[0]
    SLICE_X1Y35          FDCE                                         f  vga/v_count_next_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_next_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.535ns  (logic 1.441ns (40.773%)  route 2.094ns (59.227%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=44, routed)          2.094     3.535    vga/AR[0]
    SLICE_X2Y36          FDCE                                         f  vga/h_count_next_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_next_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.535ns  (logic 1.441ns (40.773%)  route 2.094ns (59.227%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=44, routed)          2.094     3.535    vga/AR[0]
    SLICE_X2Y36          FDCE                                         f  vga/h_count_next_reg[1]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/v_count_next_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.981ns  (logic 0.210ns (21.358%)  route 0.772ns (78.642%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=44, routed)          0.772     0.981    vga/AR[0]
    SLICE_X1Y34          FDCE                                         f  vga/v_count_next_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/v_count_next_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.981ns  (logic 0.210ns (21.358%)  route 0.772ns (78.642%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=44, routed)          0.772     0.981    vga/AR[0]
    SLICE_X1Y34          FDCE                                         f  vga/v_count_next_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_next_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.129ns  (logic 0.210ns (18.556%)  route 0.920ns (81.444%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=44, routed)          0.920     1.129    vga/AR[0]
    SLICE_X2Y36          FDCE                                         f  vga/h_count_next_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_next_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.129ns  (logic 0.210ns (18.556%)  route 0.920ns (81.444%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=44, routed)          0.920     1.129    vga/AR[0]
    SLICE_X2Y36          FDCE                                         f  vga/h_count_next_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_next_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.129ns  (logic 0.210ns (18.556%)  route 0.920ns (81.444%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=44, routed)          0.920     1.129    vga/AR[0]
    SLICE_X2Y36          FDCE                                         f  vga/h_count_next_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_next_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.129ns  (logic 0.210ns (18.556%)  route 0.920ns (81.444%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=44, routed)          0.920     1.129    vga/AR[0]
    SLICE_X2Y36          FDCE                                         f  vga/h_count_next_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_next_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.129ns  (logic 0.210ns (18.556%)  route 0.920ns (81.444%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=44, routed)          0.920     1.129    vga/AR[0]
    SLICE_X2Y36          FDCE                                         f  vga/h_count_next_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_next_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.129ns  (logic 0.210ns (18.556%)  route 0.920ns (81.444%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=44, routed)          0.920     1.129    vga/AR[0]
    SLICE_X3Y36          FDCE                                         f  vga/h_count_next_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_next_reg[6]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.129ns  (logic 0.210ns (18.556%)  route 0.920ns (81.444%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=44, routed)          0.920     1.129    vga/AR[0]
    SLICE_X3Y36          FDCE                                         f  vga/h_count_next_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_next_reg[7]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.129ns  (logic 0.210ns (18.556%)  route 0.920ns (81.444%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=44, routed)          0.920     1.129    vga/AR[0]
    SLICE_X3Y36          FDCE                                         f  vga/h_count_next_reg[7]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_7/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.909ns  (logic 3.986ns (67.459%)  route 1.923ns (32.541%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.634     5.155    clk_IBUF_BUFG
    SLICE_X0Y37          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  rgb_reg_reg[11]_lopt_replica_7/Q
                         net (fo=1, routed)           1.923     7.534    rgb_reg_reg[11]_lopt_replica_7_1
    D17                  OBUF (Prop_obuf_I_O)         3.530    11.065 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.065    rgb[4]
    D17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.850ns  (logic 3.959ns (67.678%)  route 1.891ns (32.322%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.631     5.152    vga/CLK
    SLICE_X0Y34          FDCE                                         r  vga/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDCE (Prop_fdce_C_Q)         0.456     5.608 r  vga/v_sync_reg_reg/Q
                         net (fo=1, routed)           1.891     7.499    vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    11.002 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.002    vsync
    R19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.843ns  (logic 3.953ns (67.640%)  route 1.891ns (32.360%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.630     5.151    vga/CLK
    SLICE_X4Y36          FDCE                                         r  vga/h_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDCE (Prop_fdce_C_Q)         0.456     5.607 r  vga/h_sync_reg_reg/Q
                         net (fo=1, routed)           1.891     7.498    hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    10.995 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    10.995    hsync
    P19                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.829ns  (logic 3.975ns (68.194%)  route 1.854ns (31.806%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.634     5.155    clk_IBUF_BUFG
    SLICE_X1Y37          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  rgb_reg_reg[11]_lopt_replica_2/Q
                         net (fo=1, routed)           1.854     7.465    rgb_reg_reg[11]_lopt_replica_2_1
    H19                  OBUF (Prop_obuf_I_O)         3.519    10.985 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000    10.985    rgb[10]
    H19                                                               r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_8/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.798ns  (logic 3.985ns (68.737%)  route 1.812ns (31.263%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.634     5.155    clk_IBUF_BUFG
    SLICE_X0Y37          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  rgb_reg_reg[11]_lopt_replica_8/Q
                         net (fo=1, routed)           1.812     7.424    rgb_reg_reg[11]_lopt_replica_8_1
    G17                  OBUF (Prop_obuf_I_O)         3.529    10.953 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.953    rgb[5]
    G17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_9/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.769ns  (logic 3.961ns (68.666%)  route 1.808ns (31.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.634     5.155    clk_IBUF_BUFG
    SLICE_X0Y37          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  rgb_reg_reg[11]_lopt_replica_9/Q
                         net (fo=1, routed)           1.808     7.419    rgb_reg_reg[11]_lopt_replica_9_1
    H17                  OBUF (Prop_obuf_I_O)         3.505    10.924 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.924    rgb[6]
    H17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.766ns  (logic 3.951ns (68.530%)  route 1.814ns (31.470%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.630     5.151    clk_IBUF_BUFG
    SLICE_X0Y33          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  rgb_reg_reg[11]_lopt_replica_6/Q
                         net (fo=1, routed)           1.814     7.422    rgb_reg_reg[11]_lopt_replica_6_1
    N18                  OBUF (Prop_obuf_I_O)         3.495    10.917 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.917    rgb[3]
    N18                                                               r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.693ns  (logic 3.980ns (69.900%)  route 1.714ns (30.100%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.634     5.155    clk_IBUF_BUFG
    SLICE_X0Y37          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  rgb_reg_reg[11]_lopt_replica_3/Q
                         net (fo=1, routed)           1.714     7.325    rgb_reg_reg[11]_lopt_replica_3_1
    G19                  OBUF (Prop_obuf_I_O)         3.524    10.849 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000    10.849    rgb[11]
    G19                                                               r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.663ns  (logic 3.975ns (70.186%)  route 1.688ns (29.814%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.630     5.151    clk_IBUF_BUFG
    SLICE_X0Y33          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  rgb_reg_reg[11]_lopt_replica_4/Q
                         net (fo=1, routed)           1.688     7.296    rgb_reg_reg[11]_lopt_replica_4_1
    K18                  OBUF (Prop_obuf_I_O)         3.519    10.815 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.815    rgb[1]
    K18                                                               r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[11]_lopt_replica_5/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.659ns  (logic 3.959ns (69.972%)  route 1.699ns (30.028%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.630     5.151    clk_IBUF_BUFG
    SLICE_X0Y33          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDRE (Prop_fdre_C_Q)         0.456     5.607 r  rgb_reg_reg[11]_lopt_replica_5/Q
                         net (fo=1, routed)           1.699     7.306    rgb_reg_reg[11]_lopt_replica_5_1
    L18                  OBUF (Prop_obuf_I_O)         3.503    10.810 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.810    rgb[2]
    L18                                                               r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.186ns (57.505%)  route 0.137ns (42.495%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.591     1.474    vga/CLK
    SLICE_X1Y36          FDCE                                         r  vga/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y36          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  vga/v_count_reg_reg[5]/Q
                         net (fo=7, routed)           0.137     1.753    vga/w_y[5]
    SLICE_X1Y35          LUT6 (Prop_lut6_I5_O)        0.045     1.798 r  vga/v_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.798    vga/v_count_next[5]_i_1_n_0
    SLICE_X1Y35          FDCE                                         r  vga/v_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.186ns (55.512%)  route 0.149ns (44.488%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.591     1.474    vga/CLK
    SLICE_X0Y34          FDCE                                         r  vga/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  vga/v_count_reg_reg[1]/Q
                         net (fo=10, routed)          0.149     1.764    vga/w_y[1]
    SLICE_X1Y34          LUT5 (Prop_lut5_I3_O)        0.045     1.809 r  vga/v_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.809    vga/v_count_next[2]_i_1_n_0
    SLICE_X1Y34          FDCE                                         r  vga/v_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/v_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.187ns (55.644%)  route 0.149ns (44.356%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.591     1.474    vga/CLK
    SLICE_X0Y34          FDCE                                         r  vga/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y34          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  vga/v_count_reg_reg[1]/Q
                         net (fo=10, routed)          0.149     1.764    vga/w_y[1]
    SLICE_X1Y34          LUT5 (Prop_lut5_I3_O)        0.046     1.810 r  vga/v_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.810    vga/v_count_next[3]_i_1_n_0
    SLICE_X1Y34          FDCE                                         r  vga/v_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.186ns (54.679%)  route 0.154ns (45.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.589     1.472    vga/CLK
    SLICE_X4Y36          FDCE                                         r  vga/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  vga/h_count_reg_reg[8]/Q
                         net (fo=6, routed)           0.154     1.767    vga/w_x[8]
    SLICE_X3Y36          LUT6 (Prop_lut6_I1_O)        0.045     1.812 r  vga/h_count_next[8]_i_1/O
                         net (fo=1, routed)           0.000     1.812    vga/h_count_next_0[8]
    SLICE_X3Y36          FDCE                                         r  vga/h_count_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.186ns (54.971%)  route 0.152ns (45.029%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.592     1.475    vga/CLK
    SLICE_X3Y37          FDCE                                         r  vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  vga/h_count_reg_reg[7]/Q
                         net (fo=7, routed)           0.152     1.768    vga/w_x[7]
    SLICE_X3Y36          LUT6 (Prop_lut6_I5_O)        0.045     1.813 r  vga/h_count_next[9]_i_1/O
                         net (fo=1, routed)           0.000     1.813    vga/h_count_next_0[9]
    SLICE_X3Y36          FDCE                                         r  vga/h_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.186ns (54.488%)  route 0.155ns (45.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.592     1.475    vga/CLK
    SLICE_X3Y37          FDCE                                         r  vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  vga/h_count_reg_reg[7]/Q
                         net (fo=7, routed)           0.155     1.771    vga/w_x[7]
    SLICE_X3Y36          LUT6 (Prop_lut6_I2_O)        0.045     1.816 r  vga/h_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.816    vga/h_count_next_0[5]
    SLICE_X3Y36          FDCE                                         r  vga/h_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.186ns (51.464%)  route 0.175ns (48.536%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.592     1.475    vga/CLK
    SLICE_X3Y37          FDCE                                         r  vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  vga/h_count_reg_reg[6]/Q
                         net (fo=7, routed)           0.175     1.792    vga/w_x[6]
    SLICE_X3Y36          LUT3 (Prop_lut3_I2_O)        0.045     1.837 r  vga/h_count_next[6]_i_1/O
                         net (fo=1, routed)           0.000     1.837    vga/h_count_next_0[6]
    SLICE_X3Y36          FDCE                                         r  vga/h_count_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.209ns (57.410%)  route 0.155ns (42.590%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.591     1.474    vga/CLK
    SLICE_X2Y35          FDCE                                         r  vga/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  vga/h_count_reg_reg[2]/Q
                         net (fo=4, routed)           0.155     1.793    vga/w_x[2]
    SLICE_X2Y36          LUT3 (Prop_lut3_I2_O)        0.045     1.838 r  vga/h_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.838    vga/h_count_next_0[2]
    SLICE_X2Y36          FDCE                                         r  vga/h_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.189ns (51.863%)  route 0.175ns (48.137%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.592     1.475    vga/CLK
    SLICE_X3Y37          FDCE                                         r  vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  vga/h_count_reg_reg[6]/Q
                         net (fo=7, routed)           0.175     1.792    vga/w_x[6]
    SLICE_X3Y36          LUT4 (Prop_lut4_I2_O)        0.048     1.840 r  vga/h_count_next[7]_i_1/O
                         net (fo=1, routed)           0.000     1.840    vga/h_count_next_0[7]
    SLICE_X3Y36          FDCE                                         r  vga/h_count_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/h_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.212ns (57.758%)  route 0.155ns (42.242%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.591     1.474    vga/CLK
    SLICE_X2Y35          FDCE                                         r  vga/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  vga/h_count_reg_reg[2]/Q
                         net (fo=4, routed)           0.155     1.793    vga/w_x[2]
    SLICE_X2Y36          LUT4 (Prop_lut4_I0_O)        0.048     1.841 r  vga/h_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.841    vga/h_count_next_0[3]
    SLICE_X2Y36          FDCE                                         r  vga/h_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.864ns  (logic 1.441ns (37.304%)  route 2.422ns (62.696%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=44, routed)          2.422     3.864    vga/AR[0]
    SLICE_X1Y36          FDCE                                         f  vga/h_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.514     4.855    vga/CLK
    SLICE_X1Y36          FDCE                                         r  vga/h_count_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/v_count_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.864ns  (logic 1.441ns (37.304%)  route 2.422ns (62.696%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=44, routed)          2.422     3.864    vga/AR[0]
    SLICE_X1Y36          FDCE                                         f  vga/v_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.514     4.855    vga/CLK
    SLICE_X1Y36          FDCE                                         r  vga/v_count_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/v_count_reg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.864ns  (logic 1.441ns (37.304%)  route 2.422ns (62.696%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=44, routed)          2.422     3.864    vga/AR[0]
    SLICE_X1Y36          FDCE                                         f  vga/v_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.514     4.855    vga/CLK
    SLICE_X1Y36          FDCE                                         r  vga/v_count_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/v_count_reg_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.864ns  (logic 1.441ns (37.304%)  route 2.422ns (62.696%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=44, routed)          2.422     3.864    vga/AR[0]
    SLICE_X1Y36          FDCE                                         f  vga/v_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.514     4.855    vga/CLK
    SLICE_X1Y36          FDCE                                         r  vga/v_count_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/v_count_reg_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.864ns  (logic 1.441ns (37.304%)  route 2.422ns (62.696%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=44, routed)          2.422     3.864    vga/AR[0]
    SLICE_X1Y36          FDCE                                         f  vga/v_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.514     4.855    vga/CLK
    SLICE_X1Y36          FDCE                                         r  vga/v_count_reg_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/v_count_reg_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.864ns  (logic 1.441ns (37.304%)  route 2.422ns (62.696%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=44, routed)          2.422     3.864    vga/AR[0]
    SLICE_X1Y36          FDCE                                         f  vga/v_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.514     4.855    vga/CLK
    SLICE_X1Y36          FDCE                                         r  vga/v_count_reg_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.681ns  (logic 1.441ns (39.158%)  route 2.239ns (60.842%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=44, routed)          2.239     3.681    vga/AR[0]
    SLICE_X3Y37          FDCE                                         f  vga/h_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.515     4.856    vga/CLK
    SLICE_X3Y37          FDCE                                         r  vga/h_count_reg_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/h_count_reg_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.681ns  (logic 1.441ns (39.158%)  route 2.239ns (60.842%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=44, routed)          2.239     3.681    vga/AR[0]
    SLICE_X3Y37          FDCE                                         f  vga/h_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.515     4.856    vga/CLK
    SLICE_X3Y37          FDCE                                         r  vga/h_count_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/r_25MHz_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.681ns  (logic 1.441ns (39.158%)  route 2.239ns (60.842%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=44, routed)          2.239     3.681    vga/AR[0]
    SLICE_X2Y37          FDCE                                         f  vga/r_25MHz_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.515     4.856    vga/CLK
    SLICE_X2Y37          FDCE                                         r  vga/r_25MHz_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga/r_25MHz_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.681ns  (logic 1.441ns (39.158%)  route 2.239ns (60.842%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=44, routed)          2.239     3.681    vga/AR[0]
    SLICE_X2Y37          FDCE                                         f  vga/r_25MHz_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          1.515     4.856    vga/CLK
    SLICE_X2Y37          FDCE                                         r  vga/r_25MHz_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/v_count_next_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDCE                         0.000     0.000 r  vga/v_count_next_reg[2]/C
    SLICE_X1Y34          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[2]/Q
                         net (fo=1, routed)           0.110     0.251    vga/v_count_next[2]
    SLICE_X0Y34          FDCE                                         r  vga/v_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.860     1.987    vga/CLK
    SLICE_X0Y34          FDCE                                         r  vga/v_count_reg_reg[2]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDCE                         0.000     0.000 r  vga/h_count_next_reg[6]/C
    SLICE_X3Y36          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[6]/Q
                         net (fo=1, routed)           0.112     0.253    vga/h_count_next[6]
    SLICE_X3Y37          FDCE                                         r  vga/h_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.862     1.989    vga/CLK
    SLICE_X3Y37          FDCE                                         r  vga/h_count_reg_reg[6]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDCE                         0.000     0.000 r  vga/v_count_next_reg[0]/C
    SLICE_X0Y35          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[0]/Q
                         net (fo=1, routed)           0.119     0.260    vga/v_count_next[0]
    SLICE_X0Y34          FDCE                                         r  vga/v_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.860     1.987    vga/CLK
    SLICE_X0Y34          FDCE                                         r  vga/v_count_reg_reg[0]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDCE                         0.000     0.000 r  vga/h_count_next_reg[0]/C
    SLICE_X2Y36          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/h_count_next_reg[0]/Q
                         net (fo=1, routed)           0.110     0.274    vga/h_count_next[0]
    SLICE_X3Y35          FDCE                                         r  vga/h_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.861     1.988    vga/CLK
    SLICE_X3Y35          FDCE                                         r  vga/h_count_reg_reg[0]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDCE                         0.000     0.000 r  vga/h_count_next_reg[2]/C
    SLICE_X2Y36          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga/h_count_next_reg[2]/Q
                         net (fo=1, routed)           0.110     0.274    vga/h_count_next[2]
    SLICE_X2Y35          FDCE                                         r  vga/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.861     1.988    vga/CLK
    SLICE_X2Y35          FDCE                                         r  vga/h_count_reg_reg[2]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.276ns  (logic 0.128ns (46.415%)  route 0.148ns (53.585%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDCE                         0.000     0.000 r  vga/v_count_next_reg[1]/C
    SLICE_X0Y35          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/v_count_next_reg[1]/Q
                         net (fo=1, routed)           0.148     0.276    vga/v_count_next[1]
    SLICE_X0Y34          FDCE                                         r  vga/v_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.860     1.987    vga/CLK
    SLICE_X0Y34          FDCE                                         r  vga/v_count_reg_reg[1]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.321%)  route 0.157ns (52.679%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y35          FDCE                         0.000     0.000 r  vga/v_count_next_reg[6]/C
    SLICE_X0Y35          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[6]/Q
                         net (fo=1, routed)           0.157     0.298    vga/v_count_next[6]
    SLICE_X2Y35          FDCE                                         r  vga/v_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.861     1.988    vga/CLK
    SLICE_X2Y35          FDCE                                         r  vga/v_count_reg_reg[6]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.400%)  route 0.174ns (57.600%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDCE                         0.000     0.000 r  vga/h_count_next_reg[7]/C
    SLICE_X3Y36          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga/h_count_next_reg[7]/Q
                         net (fo=1, routed)           0.174     0.302    vga/h_count_next[7]
    SLICE_X3Y37          FDCE                                         r  vga/h_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.862     1.989    vga/CLK
    SLICE_X3Y37          FDCE                                         r  vga/h_count_reg_reg[7]/C

Slack:                    inf
  Source:                 vga/h_count_next_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.667%)  route 0.161ns (53.333%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDCE                         0.000     0.000 r  vga/h_count_next_reg[9]/C
    SLICE_X3Y36          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/h_count_next_reg[9]/Q
                         net (fo=1, routed)           0.161     0.302    vga/h_count_next[9]
    SLICE_X4Y36          FDCE                                         r  vga/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.859     1.986    vga/CLK
    SLICE_X4Y36          FDCE                                         r  vga/h_count_reg_reg[9]/C

Slack:                    inf
  Source:                 vga/v_count_next_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga/v_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.882%)  route 0.166ns (54.118%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDCE                         0.000     0.000 r  vga/v_count_next_reg[4]/C
    SLICE_X0Y36          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga/v_count_next_reg[4]/Q
                         net (fo=1, routed)           0.166     0.307    vga/v_count_next[4]
    SLICE_X1Y36          FDCE                                         r  vga/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=36, routed)          0.861     1.988    vga/CLK
    SLICE_X1Y36          FDCE                                         r  vga/v_count_reg_reg[4]/C





