// Seed: 54232233
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign module_1.id_2 = 0;
  logic id_10 = (-1);
endmodule
macromodule module_1 #(
    parameter id_2 = 32'd37,
    parameter id_3 = 32'd5
) (
    output uwire id_0,
    output wire id_1,
    output tri1 _id_2,
    input wand _id_3,
    input uwire id_4,
    input supply1 id_5
);
  wire [-1 : id_3] id_7;
  wand id_8[id_2  -  -1 'b0 : -1];
  ;
  wire id_9;
  assign id_8 = -1;
  logic [-1 : 1] id_10, id_11;
  module_0 modCall_1 (
      id_11,
      id_9,
      id_8,
      id_9,
      id_11,
      id_11,
      id_7,
      id_7,
      id_11
  );
  wire id_12;
  wire id_13;
endmodule
