////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____
//  /   /\/   /
// /___/  \  /    Vendor: Xilinx
// \   \   \/     Version: P.20131013
//  \   \         Application: netgen
//  /   /         Filename: top_synth.v
// /___/   /\     Timestamp: Fri Jul 12 06:28:12 2019
// \   \  /  \ 
//  \___\/\___\
//             
// Command	: -ofmt verilog -w -sim top.ngc top_synth.v 
// Device	: xc6slx9-csg324-2
// Input file	: top.ngc
// Output file	: top_synth.v
// # of Modules	: 1
// Design Name	: top
// Xilinx        : /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/Xilinx/opt/Xilinx/14.7/ISE_DS/ISE/
//             
// Purpose:    
//     This verilog netlist is a verification model and uses simulation 
//     primitives which may not represent the true implementation of the 
//     device, however the netlist is functionally correct and should not 
//     be modified. This file cannot be synthesized and should only be used 
//     with supported simulation tools.
//             
// Reference:  
//     Command Line Tools User Guide, Chapter 23 and Synthesis and Simulation Design Guide, Chapter 6
//             
////////////////////////////////////////////////////////////////////////////////

`timescale 1 ns/1 ps

module top (
  serial_rx, clk100, user_btn5, user_sw0, user_sw1, user_sw2, user_sw3, user_sw4, user_sw5, user_sw6, user_sw7, user_btn0, user_btn1, user_btn2, 
user_btn3, user_btn4, spiflash_miso, serial_tx, ddram_clock_p, ddram_clock_n, user_led0, user_led1, user_led2, user_led3, user_led4, user_led5, 
user_led6, user_led7, spiflash_cs_n, spiflash_clk, spiflash_mosi, ddram_cke, ddram_ras_n, ddram_cas_n, ddram_we_n, ddram_a, ddram_ba, ddram_dq, 
ddram_dqs, ddram_dm
);
  input serial_rx;
  input clk100;
  input user_btn5;
  input user_sw0;
  input user_sw1;
  input user_sw2;
  input user_sw3;
  input user_sw4;
  input user_sw5;
  input user_sw6;
  input user_sw7;
  input user_btn0;
  input user_btn1;
  input user_btn2;
  input user_btn3;
  input user_btn4;
  input spiflash_miso;
  output serial_tx;
  output ddram_clock_p;
  output ddram_clock_n;
  output user_led0;
  output user_led1;
  output user_led2;
  output user_led3;
  output user_led4;
  output user_led5;
  output user_led6;
  output user_led7;
  output spiflash_cs_n;
  output spiflash_clk;
  output spiflash_mosi;
  output ddram_cke;
  output ddram_ras_n;
  output ddram_cas_n;
  output ddram_we_n;
  output [12 : 0] ddram_a;
  output [1 : 0] ddram_ba;
  inout [15 : 0] ddram_dq;
  output [1 : 0] ddram_dqs;
  output [1 : 0] ddram_dm;
  wire serial_rx_IBUF_0;
  wire user_btn5_IBUF_2;
  wire user_sw0_IBUF_3;
  wire user_sw1_IBUF_4;
  wire user_sw2_IBUF_5;
  wire user_sw3_IBUF_6;
  wire user_sw4_IBUF_7;
  wire user_sw5_IBUF_8;
  wire user_sw6_IBUF_9;
  wire user_sw7_IBUF_10;
  wire user_btn0_IBUF_11;
  wire user_btn1_IBUF_12;
  wire user_btn2_IBUF_13;
  wire user_btn3_IBUF_14;
  wire user_btn4_IBUF_15;
  wire spiflash_miso_IBUF_16;
  wire xilinxmultiregimpl0_regs0_17;
  wire crg_clk100a;
  wire xilinxasyncresetsynchronizerimpl0;
  wire spiflash_miso1_28;
  wire xilinxmultiregimpl0_regs1_29;
  wire crg_clk100b;
  wire base50_clk_BUFG_31;
  wire crg_dcm_base50_locked;
  wire xilinxasyncresetsynchronizerimpl0_rst_meta;
  wire por_rst;
  wire basesoc_uart_phy_rx_r_135;
  wire crg_pll_fb;
  wire crg_unbuf_sdram_full;
  wire crg_unbuf_sdram_half_a;
  wire crg_unbuf_sdram_half_b;
  wire crg_unbuf_sys;
  wire crg_pll_lckd;
  wire xilinxasyncresetsynchronizerimpl2_rst_meta;
  wire \spiflash_sr[31]_spiflash_sr[30]_mux_1128_OUT<7> ;
  wire \spiflash_sr[31]_spiflash_sr[30]_mux_1128_OUT<6> ;
  wire \spiflash_sr[31]_spiflash_sr[30]_mux_1128_OUT<5> ;
  wire \spiflash_sr[31]_spiflash_sr[30]_mux_1128_OUT<4> ;
  wire \spiflash_sr[31]_spiflash_sr[30]_mux_1128_OUT<3> ;
  wire \spiflash_sr[31]_spiflash_sr[30]_mux_1128_OUT<2> ;
  wire \spiflash_sr[31]_spiflash_sr[30]_mux_1128_OUT<1> ;
  wire \spiflash_sr[31]_spiflash_sr[30]_mux_1128_OUT<0> ;
  wire sdram_full_wr_clk;
  wire crg_clk4x_wr_strb;
  wire sdram_half_clk;
  wire crg_clk_sdram_half_shifted;
  wire sys_clk;
  wire xilinxasyncresetsynchronizerimpl2;
  wire basesoc_uart_phy_rx_busy_192;
  wire ddram_dm_0_OBUF_233;
  wire ddram_dm_1_OBUF_234;
  wire ddrphy_sdram_half_clk_n;
  wire ddrphy_phase_half_304;
  wire ddram_a_12_335;
  wire ddram_a_11_336;
  wire ddram_a_10_337;
  wire ddram_a_9_338;
  wire ddram_a_8_339;
  wire ddram_a_7_340;
  wire ddram_a_6_341;
  wire ddram_a_5_342;
  wire ddram_a_4_343;
  wire ddram_a_3_344;
  wire ddram_a_2_345;
  wire ddram_a_1_346;
  wire ddram_a_0_347;
  wire ddram_ba_1_348;
  wire ddram_ba_0_349;
  wire ddram_cke_OBUF_350;
  wire ddram_ras_n_OBUF_351;
  wire ddram_cas_n_OBUF_352;
  wire ddram_we_n_OBUF_353;
  wire ddrphy_postamble_354;
  wire ddrphy_phase_sel_356;
  wire ddrphy_record0_cke;
  wire ddrphy_record0_cas_n_358;
  wire ddrphy_record0_ras_n_359;
  wire ddrphy_record0_we_n_360;
  wire ddrphy_record1_cas_n_361;
  wire ddrphy_record1_ras_n_362;
  wire ddrphy_record1_we_n_363;
  wire ddram_clock_p_OBUF_364;
  wire crg_clk_sdram_half_shifted_INV_292_o;
  wire ddram_clock_n_OBUF_366;
  wire \VexRiscv/_zz_136_ ;
  wire \VexRiscv/_zz_137__457 ;
  wire xilinxasyncresetsynchronizerimpl1_rst_meta;
  wire sys_rst;
  wire basesoc_sram_bus_ack_621;
  wire \basesoc_interface_adr[13] ;
  wire \basesoc_interface_adr[12] ;
  wire \basesoc_interface_adr[11] ;
  wire \basesoc_interface_adr[10] ;
  wire \basesoc_interface_adr[9] ;
  wire \basesoc_interface_adr[5] ;
  wire \basesoc_interface_adr[4] ;
  wire \basesoc_interface_adr[3] ;
  wire \basesoc_interface_adr[2] ;
  wire \basesoc_interface_adr[1] ;
  wire basesoc_uart_phy_sink_ready_648;
  wire basesoc_uart_phy_uart_clk_txen_681;
  wire basesoc_uart_phy_source_valid_682;
  wire basesoc_uart_phy_uart_clk_rxen_715;
  wire basesoc_uart_tx_old_trigger_716;
  wire basesoc_uart_rx_old_trigger_717;
  wire basesoc_timer0_zero_old_trigger_750;
  wire eventsourceprocess0_old_trigger_751;
  wire eventsourceprocess1_old_trigger_752;
  wire eventsourceprocess2_old_trigger_753;
  wire eventsourceprocess3_old_trigger_754;
  wire eventsourceprocess4_old_trigger_755;
  wire basesoc_sdram_bandwidth_period_756;
  wire ddrphy_phase_sys_789;
  wire ddrphy_bitslip_inc_790;
  wire ddrphy_drive_dq_n1_840;
  wire ddrphy_wrdata_en_d_841;
  wire basesoc_sdram_cmd_payload_cas_844;
  wire basesoc_sdram_cmd_payload_we_845;
  wire basesoc_sdram_generator_done_846;
  wire new_master_wdata_ready_877;
  wire basesoc_sdram_bandwidth_cmd_valid_878;
  wire basesoc_sdram_bandwidth_cmd_ready_879;
  wire basesoc_sdram_bandwidth_cmd_is_read_880;
  wire basesoc_sdram_bandwidth_cmd_is_write_881;
  wire new_master_rdata_valid4;
  wire new_master_rdata_valid5_883;
  wire \basesoc_interface_adr[0] ;
  wire basesoc_csrbankarray_sel_r_905;
  wire basesoc_sdram_dfi_p0_cas_n_950;
  wire basesoc_sdram_dfi_p0_ras_n_951;
  wire basesoc_sdram_dfi_p0_we_n_952;
  wire basesoc_sdram_dfi_p1_ras_n_953;
  wire basesoc_sdram_dfi_p1_we_n_954;
  wire basesoc_sdram_cmd_payload_ras_955;
  wire basesoc_interface_we_966;
  wire refresher_state_FSM_FFd2_967;
  wire refresher_state_FSM_FFd1_968;
  wire bankmachine0_state_FSM_FFd1_969;
  wire bankmachine0_state_FSM_FFd2_970;
  wire bankmachine0_state_FSM_FFd3_971;
  wire bankmachine1_state_FSM_FFd1_972;
  wire bankmachine1_state_FSM_FFd2_973;
  wire bankmachine1_state_FSM_FFd3_974;
  wire bankmachine2_state_FSM_FFd1_975;
  wire bankmachine2_state_FSM_FFd2_976;
  wire bankmachine2_state_FSM_FFd3_977;
  wire bankmachine3_state_FSM_FFd1_978;
  wire bankmachine3_state_FSM_FFd2_979;
  wire bankmachine3_state_FSM_FFd3_980;
  wire basesoc_sdram_choose_cmd_grant_FSM_FFd1_981;
  wire basesoc_sdram_choose_cmd_grant_FSM_FFd2;
  wire basesoc_sdram_choose_req_grant_FSM_FFd1_983;
  wire basesoc_sdram_choose_req_grant_FSM_FFd2_984;
  wire multiplexer_state_FSM_FFd1_985;
  wire multiplexer_state_FSM_FFd2;
  wire cache_state_FSM_FFd1_987;
  wire basesoc_bus_wishbone_ack_1036;
  wire spiflash_clk1_1152;
  wire basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1234;
  wire basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1235;
  wire basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1277;
  wire basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_1278;
  wire basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1320;
  wire basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_1321;
  wire basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1363;
  wire basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1364;
  wire basesoc_ctrl_storage_full_31_1546;
  wire basesoc_ctrl_storage_full_30_1547;
  wire basesoc_ctrl_storage_full_29_1548;
  wire basesoc_ctrl_storage_full_27_1549;
  wire basesoc_ctrl_storage_full_26_1550;
  wire basesoc_ctrl_storage_full_24_1551;
  wire basesoc_ctrl_storage_full_23_1552;
  wire basesoc_ctrl_storage_full_22_1553;
  wire basesoc_ctrl_storage_full_19_1554;
  wire basesoc_ctrl_storage_full_17_1555;
  wire basesoc_ctrl_storage_full_16_1556;
  wire basesoc_ctrl_storage_full_15_1557;
  wire basesoc_ctrl_storage_full_13_1558;
  wire basesoc_ctrl_storage_full_11_1559;
  wire basesoc_ctrl_storage_full_8_1560;
  wire basesoc_ctrl_storage_full_7_1561;
  wire basesoc_ctrl_storage_full_2_1562;
  wire basesoc_ctrl_storage_full_1_1563;
  wire basesoc_ctrl_storage_full_0_1564;
  wire basesoc_sdram_phaseinjector0_address_storage_full_12_1575;
  wire basesoc_sdram_phaseinjector0_address_storage_full_11_1576;
  wire basesoc_sdram_phaseinjector0_address_storage_full_10_1577;
  wire basesoc_sdram_phaseinjector0_address_storage_full_9_1578;
  wire basesoc_sdram_phaseinjector0_address_storage_full_8_1579;
  wire basesoc_sdram_phaseinjector1_address_storage_full_12_1588;
  wire basesoc_sdram_phaseinjector1_address_storage_full_11_1589;
  wire basesoc_sdram_phaseinjector1_address_storage_full_10_1590;
  wire basesoc_sdram_phaseinjector1_address_storage_full_9_1591;
  wire basesoc_sdram_phaseinjector1_address_storage_full_8_1592;
  wire spiflash_bitbang_en_storage_full_1599;
  wire basesoc_timer0_en_storage_full_1600;
  wire basesoc_timer0_eventmanager_storage_full_1601;
  wire basesoc_uart_phy_storage_full_23_1604;
  wire basesoc_uart_phy_storage_full_22_1605;
  wire basesoc_uart_phy_storage_full_21_1606;
  wire basesoc_uart_phy_storage_full_20_1607;
  wire basesoc_uart_phy_storage_full_15_1608;
  wire basesoc_uart_phy_storage_full_14_1609;
  wire basesoc_uart_phy_storage_full_13_1610;
  wire basesoc_uart_phy_storage_full_10_1611;
  wire basesoc_uart_phy_storage_full_9_1612;
  wire basesoc_ctrl_storage_full_28_1617;
  wire basesoc_ctrl_storage_full_25_1618;
  wire basesoc_ctrl_storage_full_21_1619;
  wire basesoc_ctrl_storage_full_20_1620;
  wire basesoc_ctrl_storage_full_18_1621;
  wire basesoc_ctrl_storage_full_14_1622;
  wire basesoc_ctrl_storage_full_12_1623;
  wire basesoc_ctrl_storage_full_10_1624;
  wire basesoc_ctrl_storage_full_9_1625;
  wire basesoc_ctrl_storage_full_6_1626;
  wire basesoc_ctrl_storage_full_5_1627;
  wire basesoc_ctrl_storage_full_4_1628;
  wire basesoc_ctrl_storage_full_3_1629;
  wire basesoc_uart_phy_storage_full_19_1630;
  wire basesoc_uart_phy_storage_full_18_1631;
  wire basesoc_uart_phy_storage_full_17_1632;
  wire basesoc_uart_phy_storage_full_16_1633;
  wire basesoc_uart_phy_storage_full_12_1634;
  wire basesoc_uart_phy_storage_full_11_1635;
  wire basesoc_uart_phy_storage_full_8_1636;
  wire basesoc_uart_phy_tx_busy_1641;
  wire serial_tx_OBUF_1642;
  wire basesoc_uart_tx_pending_1643;
  wire basesoc_uart_rx_pending_1644;
  wire basesoc_uart_tx_fifo_readable_1645;
  wire basesoc_uart_rx_fifo_readable_1646;
  wire basesoc_timer0_zero_pending_1647;
  wire eventsourceprocess0_pending_1648;
  wire eventsourceprocess1_pending_1649;
  wire eventsourceprocess2_pending_1650;
  wire eventsourceprocess3_pending_1651;
  wire eventsourceprocess4_pending_1652;
  wire spiflash_cs_n1_1653;
  wire spiflash_bus_ack_1654;
  wire basesoc_sdram_bankmachine0_row_opened_1655;
  wire basesoc_sdram_bankmachine0_twtpcon_ready_1656;
  wire basesoc_sdram_bankmachine1_row_opened_1657;
  wire basesoc_sdram_bankmachine1_twtpcon_ready_1658;
  wire basesoc_sdram_bankmachine2_row_opened_1659;
  wire basesoc_sdram_bankmachine2_twtpcon_ready_1660;
  wire basesoc_sdram_bankmachine3_row_opened_1661;
  wire basesoc_sdram_bankmachine3_twtpcon_ready_1662;
  wire basesoc_sdram_twtrcon_ready_1670;
  wire basesoc_grant_1671;
  wire basesoc_sdram_bandwidth_counter_22_1692;
  wire basesoc_sdram_bandwidth_counter_21_1693;
  wire basesoc_sdram_bandwidth_counter_20_1694;
  wire basesoc_sdram_bandwidth_counter_19_1695;
  wire basesoc_sdram_bandwidth_counter_18_1696;
  wire basesoc_sdram_bandwidth_counter_17_1697;
  wire basesoc_sdram_bandwidth_counter_16_1698;
  wire basesoc_sdram_bandwidth_counter_15_1699;
  wire basesoc_sdram_bandwidth_counter_14_1700;
  wire basesoc_sdram_bandwidth_counter_13_1701;
  wire basesoc_sdram_bandwidth_counter_12_1702;
  wire basesoc_sdram_bandwidth_counter_11_1703;
  wire basesoc_sdram_bandwidth_counter_10_1704;
  wire basesoc_sdram_bandwidth_counter_9_1705;
  wire basesoc_sdram_bandwidth_counter_8_1706;
  wire basesoc_sdram_bandwidth_counter_7_1707;
  wire basesoc_sdram_bandwidth_counter_6_1708;
  wire basesoc_sdram_bandwidth_counter_5_1709;
  wire basesoc_sdram_bandwidth_counter_4_1710;
  wire basesoc_sdram_bandwidth_counter_3_1711;
  wire basesoc_sdram_bandwidth_counter_2_1712;
  wire basesoc_sdram_bandwidth_counter_1_1713;
  wire basesoc_sdram_bandwidth_counter_23_1714;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_31_1723;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_30_1724;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_29_1725;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_28_1726;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_27_1727;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_26_1728;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_25_1729;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_24_1730;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_23_1731;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_22_1732;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_21_1733;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_20_1734;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_19_1735;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_18_1736;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_17_1737;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_16_1738;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_15_1739;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_14_1740;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_13_1741;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_12_1742;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_11_1743;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_10_1744;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_9_1745;
  wire basesoc_sdram_phaseinjector0_wrdata_storage_full_8_1746;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_31_1763;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_30_1764;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_29_1765;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_28_1766;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_27_1767;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_26_1768;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_25_1769;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_24_1770;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_23_1771;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_22_1772;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_21_1773;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_20_1774;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_19_1775;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_18_1776;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_17_1777;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_16_1778;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_15_1779;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_14_1780;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_13_1781;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_12_1782;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_11_1783;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_10_1784;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_9_1785;
  wire basesoc_sdram_phaseinjector1_wrdata_storage_full_8_1786;
  wire basesoc_timer0_load_storage_full_31_1795;
  wire basesoc_timer0_load_storage_full_30_1796;
  wire basesoc_timer0_load_storage_full_29_1797;
  wire basesoc_timer0_load_storage_full_28_1798;
  wire basesoc_timer0_load_storage_full_27_1799;
  wire basesoc_timer0_load_storage_full_26_1800;
  wire basesoc_timer0_load_storage_full_25_1801;
  wire basesoc_timer0_load_storage_full_24_1802;
  wire basesoc_timer0_load_storage_full_23_1803;
  wire basesoc_timer0_load_storage_full_22_1804;
  wire basesoc_timer0_load_storage_full_21_1805;
  wire basesoc_timer0_load_storage_full_20_1806;
  wire basesoc_timer0_load_storage_full_19_1807;
  wire basesoc_timer0_load_storage_full_18_1808;
  wire basesoc_timer0_load_storage_full_17_1809;
  wire basesoc_timer0_load_storage_full_16_1810;
  wire basesoc_timer0_load_storage_full_15_1811;
  wire basesoc_timer0_load_storage_full_14_1812;
  wire basesoc_timer0_load_storage_full_13_1813;
  wire basesoc_timer0_load_storage_full_12_1814;
  wire basesoc_timer0_load_storage_full_11_1815;
  wire basesoc_timer0_load_storage_full_10_1816;
  wire basesoc_timer0_load_storage_full_9_1817;
  wire basesoc_timer0_load_storage_full_8_1818;
  wire basesoc_timer0_reload_storage_full_31_1827;
  wire basesoc_timer0_reload_storage_full_30_1828;
  wire basesoc_timer0_reload_storage_full_29_1829;
  wire basesoc_timer0_reload_storage_full_28_1830;
  wire basesoc_timer0_reload_storage_full_27_1831;
  wire basesoc_timer0_reload_storage_full_26_1832;
  wire basesoc_timer0_reload_storage_full_25_1833;
  wire basesoc_timer0_reload_storage_full_24_1834;
  wire basesoc_timer0_reload_storage_full_23_1835;
  wire basesoc_timer0_reload_storage_full_22_1836;
  wire basesoc_timer0_reload_storage_full_21_1837;
  wire basesoc_timer0_reload_storage_full_20_1838;
  wire basesoc_timer0_reload_storage_full_19_1839;
  wire basesoc_timer0_reload_storage_full_18_1840;
  wire basesoc_timer0_reload_storage_full_17_1841;
  wire basesoc_timer0_reload_storage_full_16_1842;
  wire basesoc_timer0_reload_storage_full_15_1843;
  wire basesoc_timer0_reload_storage_full_14_1844;
  wire basesoc_timer0_reload_storage_full_13_1845;
  wire basesoc_timer0_reload_storage_full_12_1846;
  wire basesoc_timer0_reload_storage_full_11_1847;
  wire basesoc_timer0_reload_storage_full_10_1848;
  wire basesoc_timer0_reload_storage_full_9_1849;
  wire basesoc_timer0_reload_storage_full_8_1850;
  wire basesoc_uart_phy_storage_full_31_1859;
  wire basesoc_uart_phy_storage_full_30_1860;
  wire basesoc_uart_phy_storage_full_29_1861;
  wire basesoc_uart_phy_storage_full_28_1862;
  wire basesoc_uart_phy_storage_full_27_1863;
  wire basesoc_uart_phy_storage_full_26_1864;
  wire basesoc_uart_phy_storage_full_25_1865;
  wire basesoc_uart_phy_storage_full_24_1866;
  wire xilinxasyncresetsynchronizerimpl1;
  wire \spiflash_sr[31]_spiflash_bus_adr[13]_MUX_505_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[12]_MUX_506_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[11]_MUX_507_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[10]_MUX_508_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[9]_MUX_509_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[8]_MUX_510_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[7]_MUX_511_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[6]_MUX_512_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[5]_MUX_513_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[4]_MUX_514_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[3]_MUX_515_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[2]_MUX_516_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[1]_MUX_517_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[0]_MUX_518_o ;
  wire \spiflash_sr[31]_GND_1_o_MUX_519_o ;
  wire \spiflash_sr[31]_GND_1_o_MUX_520_o ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1322_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1322_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1322_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1322_OUT<0> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<31> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<30> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<29> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<28> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<27> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<26> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<25> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<24> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<23> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<22> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<21> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<20> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<19> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<18> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<17> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<16> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<15> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<14> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<13> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<12> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<11> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<10> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<9> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<8> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<7> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<6> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<5> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<4> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<3> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<2> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<1> ;
  wire \PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<0> ;
  wire GND_1_o_BUS_0010_MUX_368_o;
  wire GND_1_o_GND_1_o_MUX_367_o;
  wire array_muxed4;
  wire array_muxed3;
  wire array_muxed5;
  wire sys_rst_basesoc_vexriscv_reset_OR_481_o;
  wire basesoc_uart_phy_uart_clk_txen_basesoc_uart_phy_tx_busy_AND_591_o;
  wire basesoc_uart_rx_fifo_wrport_we;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<31>_FRB_2039 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<30>_FRB_2040 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<29>_FRB_2041 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<28>_FRB_2042 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<27>_FRB_2043 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<26>_FRB_2044 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<25>_FRB_2045 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<24>_FRB_2046 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<23>_FRB_2047 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<22>_FRB_2048 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<21>_FRB_2049 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<20>_FRB_2050 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<19>_FRB_2051 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<18>_FRB_2052 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<17>_FRB_2053 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<16>_FRB_2054 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<15>_FRB_2055 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<14>_FRB_2056 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<13>_FRB_2057 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<12>_FRB_2058 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<11>_FRB_2059 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<10>_FRB_2060 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<9>_FRB_2061 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<8>_FRB_2062 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<7>_FRB_2063 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<6>_FRB_2064 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<5>_FRB_2065 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<4>_FRB_2066 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<3>_FRB_2067 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<2>_FRB_2068 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<1>_FRB_2069 ;
  wire \basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<0>_FRB_2070 ;
  wire _n5388;
  wire _n5390;
  wire _n5392;
  wire _n5394;
  wire rhs_array_muxed6;
  wire rhs_array_muxed9;
  wire rhs_array_muxed10;
  wire basesoc_port_cmd_payload_we;
  wire basesoc_tag_port_we;
  wire litedramwishbone2native_state_FSM_FFd2_2148;
  wire litedramwishbone2native_state_FSM_FFd1;
  wire litedramwishbone2native_state_FSM_FFd3_2150;
  wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we;
  wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we;
  wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we;
  wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we;
  wire \dna_cnt[6]_PWR_1_o_LessThan_1105_o ;
  wire \dna_cnt[6]_GND_1_o_LessThan_1621_o ;
  wire spiflash_clk_OBUF_2157;
  wire basesoc_sdram_bankmachine0_row_hit;
  wire basesoc_sdram_bankmachine1_row_hit;
  wire basesoc_sdram_bankmachine2_row_hit;
  wire basesoc_sdram_bankmachine3_row_hit;
  wire spiflash_cs_n_OBUF_2162;
  wire spiflash_mosi_OBUF_2163;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<31> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<30> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<29> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<28> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<27> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<26> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<25> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<24> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<23> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<22> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<21> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<20> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<19> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<18> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<17> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<16> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<15> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<14> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<13> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<12> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<11> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<10> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<9> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<8> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<7> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<6> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<5> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<4> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<3> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<2> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<1> ;
  wire \basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<0> ;
  wire basesoc_timer0_irq;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<31> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<30> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<29> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<28> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<27> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<26> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<25> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<24> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<23> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<22> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<21> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<20> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<19> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<18> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<17> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<16> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<15> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<14> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<13> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<12> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<11> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<10> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<9> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<8> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<7> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<6> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<5> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<4> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<3> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<2> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<1> ;
  wire \GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<0> ;
  wire GND_1_o_BUS_0008_MUX_357_o;
  wire basesoc_uart_phy_sink_valid_basesoc_uart_phy_sink_ready_AND_590_o;
  wire basesoc_uart_rx_trigger;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1307_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1307_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1307_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1307_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1307_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1307_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1307_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1307_OUT<0> ;
  wire eventsourceprocess0_trigger;
  wire eventsourceprocess1_trigger;
  wire eventsourceprocess2_trigger;
  wire eventsourceprocess3_trigger;
  wire eventsourceprocess4_trigger;
  wire \spiflash_sr[31]_spiflash_bus_adr[21]_MUX_497_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[20]_MUX_498_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[19]_MUX_499_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[18]_MUX_500_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[17]_MUX_501_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[16]_MUX_502_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[15]_MUX_503_o ;
  wire \spiflash_sr[31]_spiflash_bus_adr[14]_MUX_504_o ;
  wire ddrphy_dqs_t_d0;
  wire ddrphy_dqs_t_d1;
  wire \basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_111_o ;
  wire \basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_153_o ;
  wire \basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_195_o ;
  wire \basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_237_o ;
  wire \basesoc_tag_do_tag[20]_GND_1_o_equal_389_o ;
  wire eventsourceprocess0_clear;
  wire basesoc_uart_tx_clear;
  wire basesoc_timer0_zero_clear_2326;
  wire eventsourceprocess4_clear;
  wire eventsourceprocess3_clear;
  wire eventsourceprocess2_clear;
  wire eventsourceprocess1_clear;
  wire basesoc_uart_rx_clear;
  wire basesoc_sdram_inti_p0_rddata_valid;
  wire ddrphy_wrdata_en_2397;
  wire basesoc_csrbankarray_csrbank0_leds_out0_re;
  wire basesoc_csrbankarray_csrbank0_buttons_ev_enable0_re;
  wire basesoc_csrbankarray_csrbank1_scratch3_re;
  wire basesoc_csrbankarray_csrbank1_scratch2_re;
  wire basesoc_csrbankarray_csrbank1_scratch1_re;
  wire basesoc_csrbankarray_csrbank1_scratch0_re;
  wire basesoc_csrbankarray_csrbank3_dfii_control0_re;
  wire basesoc_csrbankarray_csrbank3_dfii_pi0_command0_re;
  wire basesoc_csrbankarray_csrbank3_dfii_pi0_address1_re;
  wire basesoc_csrbankarray_csrbank3_dfii_pi0_address0_re;
  wire basesoc_csrbankarray_csrbank3_dfii_pi0_baddress0_re;
  wire basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata3_re;
  wire basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata2_re;
  wire basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata1_re;
  wire basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata0_re;
  wire basesoc_csrbankarray_csrbank3_dfii_pi1_command0_re;
  wire basesoc_csrbankarray_csrbank3_dfii_pi1_address1_re;
  wire basesoc_csrbankarray_csrbank3_dfii_pi1_address0_re;
  wire basesoc_csrbankarray_csrbank3_dfii_pi1_baddress0_re;
  wire basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata3_re;
  wire basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata2_re;
  wire basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata1_re;
  wire basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata0_re;
  wire basesoc_sdram_bandwidth_update_re;
  wire basesoc_csrbankarray_csrbank4_bitbang0_re;
  wire basesoc_csrbankarray_csrbank4_bitbang_en0_re;
  wire basesoc_csrbankarray_csrbank5_load3_re;
  wire basesoc_csrbankarray_csrbank5_load2_re;
  wire basesoc_csrbankarray_csrbank5_load1_re;
  wire basesoc_csrbankarray_csrbank5_load0_re;
  wire basesoc_csrbankarray_csrbank5_reload3_re;
  wire basesoc_csrbankarray_csrbank5_reload2_re;
  wire basesoc_csrbankarray_csrbank5_reload1_re;
  wire basesoc_csrbankarray_csrbank5_reload0_re;
  wire basesoc_csrbankarray_csrbank5_en0_re;
  wire basesoc_timer0_update_value_re;
  wire basesoc_csrbankarray_csrbank6_ev_enable0_re;
  wire basesoc_uart_tx_fifo_wrport_we;
  wire basesoc_csrbankarray_csrbank7_tuning_word3_re;
  wire basesoc_csrbankarray_csrbank7_tuning_word2_re;
  wire basesoc_csrbankarray_csrbank7_tuning_word1_re;
  wire basesoc_csrbankarray_csrbank7_tuning_word0_re;
  wire basesoc_sdram_twtrcon_valid;
  wire array_muxed16_INV_283_o;
  wire array_muxed17_INV_284_o;
  wire array_muxed8_INV_279_o_2443;
  wire array_muxed9_INV_280_o_2444;
  wire array_muxed10_INV_281_o_2445;
  wire \basesoc_port_cmd_payload_addr[22] ;
  wire \basesoc_port_cmd_payload_addr[21] ;
  wire \basesoc_port_cmd_payload_addr[20] ;
  wire \basesoc_port_cmd_payload_addr[19] ;
  wire \basesoc_port_cmd_payload_addr[18] ;
  wire \basesoc_port_cmd_payload_addr[17] ;
  wire \basesoc_port_cmd_payload_addr[16] ;
  wire \basesoc_port_cmd_payload_addr[15] ;
  wire \basesoc_port_cmd_payload_addr[14] ;
  wire \basesoc_port_cmd_payload_addr[13] ;
  wire \basesoc_port_cmd_payload_addr[12] ;
  wire \basesoc_port_cmd_payload_addr[11] ;
  wire \basesoc_port_cmd_payload_addr[10] ;
  wire \basesoc_port_cmd_payload_addr[7] ;
  wire \basesoc_port_cmd_payload_addr[6] ;
  wire \basesoc_port_cmd_payload_addr[5] ;
  wire \basesoc_port_cmd_payload_addr[4] ;
  wire \basesoc_port_cmd_payload_addr[3] ;
  wire \basesoc_port_cmd_payload_addr[2] ;
  wire \basesoc_port_cmd_payload_addr[1] ;
  wire \basesoc_port_cmd_payload_addr[0] ;
  wire \basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1060_OUT<7> ;
  wire \basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1060_OUT<6> ;
  wire \basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1060_OUT<5> ;
  wire \basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1060_OUT<4> ;
  wire \basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1060_OUT<3> ;
  wire \basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1060_OUT<2> ;
  wire \basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1060_OUT<1> ;
  wire \basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1060_OUT<0> ;
  wire basesoc_uart_tx_trigger;
  wire dna_do;
  wire \spiflash_counter[8]_PWR_1_o_equal_1134_o ;
  wire \spiflash_counter[8]_PWR_1_o_equal_1135_o ;
  wire \basesoc_sdram_generator_counter[3]_PWR_1_o_equal_1156_o ;
  wire \basesoc_sdram_generator_counter[3]_GND_1_o_equal_1155_o ;
  wire \basesoc_sdram_generator_counter[3]_GND_1_o_equal_1154_o ;
  wire basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce;
  wire basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce;
  wire basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce;
  wire basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce;
  wire basesoc_uart_irq;
  wire basesoc_vexriscv_ibus_ack;
  wire basesoc_csrbankarray_sel;
  wire \GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT<0> ;
  wire \GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT<0> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1327_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1327_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1327_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1327_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1327_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1327_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1327_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1327_OUT<0> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1330_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1330_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1330_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1330_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1330_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1330_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1330_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1330_OUT<0> ;
  wire basesoc_uart_tx_fifo_do_read;
  wire ddrphy_drive_dq_n0;
  wire basesoc_sdram_timer_done;
  wire \spiflash_counter[8]_GND_1_o_mux_1142_OUT<8> ;
  wire \spiflash_counter[8]_GND_1_o_mux_1142_OUT<7> ;
  wire \spiflash_counter[8]_GND_1_o_mux_1142_OUT<6> ;
  wire \spiflash_counter[8]_GND_1_o_mux_1142_OUT<5> ;
  wire \spiflash_counter[8]_GND_1_o_mux_1142_OUT<4> ;
  wire \spiflash_counter[8]_GND_1_o_mux_1142_OUT<3> ;
  wire \spiflash_counter[8]_GND_1_o_mux_1142_OUT<2> ;
  wire \spiflash_counter[8]_GND_1_o_mux_1142_OUT<1> ;
  wire \spiflash_counter[8]_GND_1_o_mux_1142_OUT<0> ;
  wire \basesoc_sdram_generator_counter[3]_GND_1_o_mux_1161_OUT<3> ;
  wire \basesoc_sdram_generator_counter[3]_GND_1_o_mux_1161_OUT<2> ;
  wire \basesoc_sdram_generator_counter[3]_GND_1_o_mux_1161_OUT<1> ;
  wire \basesoc_sdram_generator_counter[3]_GND_1_o_mux_1161_OUT<0> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT<0> ;
  wire \n3897[23] ;
  wire \n3897[22] ;
  wire \n3897[21] ;
  wire \n3897[20] ;
  wire \n3897[19] ;
  wire \n3897[18] ;
  wire \n3897[17] ;
  wire \n3897[16] ;
  wire \n3897[15] ;
  wire \n3897[14] ;
  wire \n3897[13] ;
  wire \n3897[12] ;
  wire \n3897[11] ;
  wire \n3897[10] ;
  wire \n3897[9] ;
  wire \n3897[8] ;
  wire \n3897[7] ;
  wire \n3897[6] ;
  wire \n3897[5] ;
  wire \n3897[4] ;
  wire \n3897[3] ;
  wire \n3897[2] ;
  wire \n3897[0] ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT<7> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT<6> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT<5> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT<4> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT<3> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT<2> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT<1> ;
  wire \GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT<0> ;
  wire basesoc_timer0_zero_trigger;
  wire roundrobin0_grant_roundrobin3_grant_OR_332_o;
  wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable;
  wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable;
  wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable;
  wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable;
  wire basesoc_uart_rx_fifo_do_read;
  wire basesoc_sdram_tccdcon_ready;
  wire _n5452_inv;
  wire _n5486_inv;
  wire _n5495_inv_2762;
  wire _n5472_inv;
  wire _n5423_inv;
  wire \multiplexer_state_FSM_FFd3-In ;
  wire \multiplexer_state_FSM_FFd1-In_2766 ;
  wire multiplexer_state_FSM_FFd3_2767;
  wire user_btn1_inv;
  wire _n5869_inv;
  wire Mcount_waittimer1_count;
  wire Mcount_waittimer1_count1;
  wire Mcount_waittimer1_count2;
  wire Mcount_waittimer1_count3;
  wire Mcount_waittimer1_count4;
  wire Mcount_waittimer1_count5;
  wire Mcount_waittimer1_count6;
  wire Mcount_waittimer1_count7;
  wire Mcount_waittimer1_count8;
  wire Mcount_waittimer1_count9;
  wire Mcount_waittimer1_count10;
  wire Mcount_waittimer1_count11;
  wire Mcount_waittimer1_count12;
  wire Mcount_waittimer1_count13;
  wire Mcount_waittimer1_count14;
  wire Mcount_waittimer1_count15;
  wire Mcount_waittimer1_count16;
  wire Mcount_waittimer1_count17;
  wire Mcount_waittimer1_count18;
  wire Mcount_waittimer1_count19;
  wire user_btn0_inv;
  wire _n5866_inv;
  wire Mcount_waittimer0_count;
  wire Mcount_waittimer0_count1;
  wire Mcount_waittimer0_count2;
  wire Mcount_waittimer0_count3;
  wire Mcount_waittimer0_count4;
  wire Mcount_waittimer0_count5;
  wire Mcount_waittimer0_count6;
  wire Mcount_waittimer0_count7;
  wire Mcount_waittimer0_count8;
  wire Mcount_waittimer0_count9;
  wire Mcount_waittimer0_count10;
  wire Mcount_waittimer0_count11;
  wire Mcount_waittimer0_count12;
  wire Mcount_waittimer0_count13;
  wire Mcount_waittimer0_count14;
  wire Mcount_waittimer0_count15;
  wire Mcount_waittimer0_count16;
  wire Mcount_waittimer0_count17;
  wire Mcount_waittimer0_count18;
  wire Mcount_waittimer0_count19;
  wire user_btn4_inv;
  wire _n5878_inv;
  wire Mcount_waittimer4_count;
  wire Mcount_waittimer4_count1;
  wire Mcount_waittimer4_count2;
  wire Mcount_waittimer4_count3;
  wire Mcount_waittimer4_count4;
  wire Mcount_waittimer4_count5;
  wire Mcount_waittimer4_count6;
  wire Mcount_waittimer4_count7;
  wire Mcount_waittimer4_count8;
  wire Mcount_waittimer4_count9;
  wire Mcount_waittimer4_count10;
  wire Mcount_waittimer4_count11;
  wire Mcount_waittimer4_count12;
  wire Mcount_waittimer4_count13;
  wire Mcount_waittimer4_count14;
  wire Mcount_waittimer4_count15;
  wire Mcount_waittimer4_count16;
  wire Mcount_waittimer4_count17;
  wire Mcount_waittimer4_count18;
  wire Mcount_waittimer4_count19;
  wire user_btn2_inv;
  wire _n5872_inv;
  wire Mcount_waittimer2_count;
  wire Mcount_waittimer2_count1;
  wire Mcount_waittimer2_count2;
  wire Mcount_waittimer2_count3;
  wire Mcount_waittimer2_count4;
  wire Mcount_waittimer2_count5;
  wire Mcount_waittimer2_count6;
  wire Mcount_waittimer2_count7;
  wire Mcount_waittimer2_count8;
  wire Mcount_waittimer2_count9;
  wire Mcount_waittimer2_count10;
  wire Mcount_waittimer2_count11;
  wire Mcount_waittimer2_count12;
  wire Mcount_waittimer2_count13;
  wire Mcount_waittimer2_count14;
  wire Mcount_waittimer2_count15;
  wire Mcount_waittimer2_count16;
  wire Mcount_waittimer2_count17;
  wire Mcount_waittimer2_count18;
  wire Mcount_waittimer2_count19;
  wire user_btn3_inv;
  wire _n5875_inv;
  wire Mcount_waittimer3_count;
  wire Mcount_waittimer3_count1;
  wire Mcount_waittimer3_count2;
  wire Mcount_waittimer3_count3;
  wire Mcount_waittimer3_count4;
  wire Mcount_waittimer3_count5;
  wire Mcount_waittimer3_count6;
  wire Mcount_waittimer3_count7;
  wire Mcount_waittimer3_count8;
  wire Mcount_waittimer3_count9;
  wire Mcount_waittimer3_count10;
  wire Mcount_waittimer3_count11;
  wire Mcount_waittimer3_count12;
  wire Mcount_waittimer3_count13;
  wire Mcount_waittimer3_count14;
  wire Mcount_waittimer3_count15;
  wire Mcount_waittimer3_count16;
  wire Mcount_waittimer3_count17;
  wire Mcount_waittimer3_count18;
  wire Mcount_waittimer3_count19;
  wire n1245_inv_3073;
  wire Result;
  wire _n5408_inv;
  wire \Result<0>1 ;
  wire \Result<1>1 ;
  wire \Result<2>1 ;
  wire \Result<3>1 ;
  wire \Result<4>1 ;
  wire \Result<5>1 ;
  wire \Result<6>1 ;
  wire \Result<7>1 ;
  wire \Result<8>1 ;
  wire \Result<9>1 ;
  wire \Result<10>1 ;
  wire Mcount_basesoc_sdram_timer_count;
  wire Mcount_basesoc_sdram_timer_count1;
  wire Mcount_basesoc_sdram_timer_count2;
  wire Mcount_basesoc_sdram_timer_count3;
  wire Mcount_basesoc_sdram_timer_count4;
  wire Mcount_basesoc_sdram_timer_count5;
  wire Mcount_basesoc_sdram_timer_count6;
  wire Mcount_basesoc_sdram_timer_count7;
  wire Mcount_basesoc_sdram_timer_count8;
  wire Mcount_basesoc_sdram_timer_count9;
  wire _n5431_inv;
  wire Mcount_basesoc_uart_phy_rx_bitcount;
  wire Mcount_basesoc_uart_phy_rx_bitcount1;
  wire Mcount_basesoc_uart_phy_rx_bitcount2;
  wire Mcount_basesoc_uart_phy_rx_bitcount3;
  wire _n5414_inv;
  wire Mcount_basesoc_counter;
  wire Mcount_basesoc_counter1;
  wire _n5426_inv;
  wire Mcount_basesoc_uart_phy_tx_bitcount;
  wire Mcount_basesoc_uart_phy_tx_bitcount1;
  wire Mcount_basesoc_uart_phy_tx_bitcount2;
  wire Mcount_basesoc_uart_phy_tx_bitcount3;
  wire \Result<0>2 ;
  wire \Result<1>2 ;
  wire \Result<2>2 ;
  wire \Result<3>2 ;
  wire \Result<0>3 ;
  wire \Result<1>3 ;
  wire \Result<2>3 ;
  wire \Result<3>3 ;
  wire \Result<0>4 ;
  wire \Result<1>4 ;
  wire \Result<2>4 ;
  wire \Result<3>4 ;
  wire _n5459_inv;
  wire \Result<0>5 ;
  wire \Result<1>5 ;
  wire \Result<2>5 ;
  wire \Result<3>5 ;
  wire \Result<4>2 ;
  wire \Result<0>6 ;
  wire \Result<1>6 ;
  wire \Result<2>6 ;
  wire \Result<3>6 ;
  wire _n5466_inv;
  wire \Result<0>7 ;
  wire \Result<1>7 ;
  wire \Result<2>7 ;
  wire \Result<3>7 ;
  wire \Result<4>3 ;
  wire \Result<0>8 ;
  wire \Result<1>8 ;
  wire \Result<2>8 ;
  wire \Result<3>8 ;
  wire \Result<4>4 ;
  wire \Result<5>2 ;
  wire \Result<6>2_3197 ;
  wire \ddrphy_bitslip_cnt[3]_GND_1_o_equal_1144_o_inv ;
  wire \Result<0>11 ;
  wire \Result<1>11 ;
  wire \Result<2>11 ;
  wire \Result<0>12 ;
  wire \Result<1>12 ;
  wire \Result<2>12 ;
  wire _n5506_inv;
  wire \Result<2>13 ;
  wire \Result<3>10 ;
  wire _n5511_inv;
  wire _n5527_inv;
  wire _n5522_inv;
  wire \Result<1>15 ;
  wire \Result<2>15 ;
  wire \Result<3>11 ;
  wire _n5538_inv;
  wire \Result<2>16 ;
  wire \Result<3>12 ;
  wire \Result<0>17 ;
  wire \Result<1>17 ;
  wire \Result<2>17 ;
  wire _n5543_inv;
  wire \Result<0>20 ;
  wire \Result<1>20 ;
  wire \Result<2>20 ;
  wire _n5567_inv;
  wire \basesoc_sdram_bandwidth_counter_basesoc_sdram_bandwidth_period<24>_inv ;
  wire Mcount_basesoc_sdram_bandwidth_nreads;
  wire Mcount_basesoc_sdram_bandwidth_nreads1;
  wire Mcount_basesoc_sdram_bandwidth_nreads2;
  wire Mcount_basesoc_sdram_bandwidth_nreads3;
  wire Mcount_basesoc_sdram_bandwidth_nreads4;
  wire Mcount_basesoc_sdram_bandwidth_nreads5;
  wire Mcount_basesoc_sdram_bandwidth_nreads6;
  wire Mcount_basesoc_sdram_bandwidth_nreads7;
  wire Mcount_basesoc_sdram_bandwidth_nreads8;
  wire Mcount_basesoc_sdram_bandwidth_nreads9;
  wire Mcount_basesoc_sdram_bandwidth_nreads10;
  wire Mcount_basesoc_sdram_bandwidth_nreads11;
  wire Mcount_basesoc_sdram_bandwidth_nreads12;
  wire Mcount_basesoc_sdram_bandwidth_nreads13;
  wire Mcount_basesoc_sdram_bandwidth_nreads14;
  wire Mcount_basesoc_sdram_bandwidth_nreads15;
  wire Mcount_basesoc_sdram_bandwidth_nreads16;
  wire Mcount_basesoc_sdram_bandwidth_nreads17;
  wire Mcount_basesoc_sdram_bandwidth_nreads18;
  wire Mcount_basesoc_sdram_bandwidth_nreads19;
  wire Mcount_basesoc_sdram_bandwidth_nreads20;
  wire Mcount_basesoc_sdram_bandwidth_nreads21;
  wire Mcount_basesoc_sdram_bandwidth_nreads22;
  wire Mcount_basesoc_sdram_bandwidth_nreads23;
  wire _n5554_inv;
  wire \Result<0>21 ;
  wire \Result<1>21 ;
  wire \Result<2>21_3300 ;
  wire \Result<3>13 ;
  wire _n5559_inv;
  wire _n5573_inv;
  wire Mcount_basesoc_sdram_bandwidth_nwrites;
  wire Mcount_basesoc_sdram_bandwidth_nwrites1;
  wire Mcount_basesoc_sdram_bandwidth_nwrites2;
  wire Mcount_basesoc_sdram_bandwidth_nwrites3;
  wire Mcount_basesoc_sdram_bandwidth_nwrites4;
  wire Mcount_basesoc_sdram_bandwidth_nwrites5;
  wire Mcount_basesoc_sdram_bandwidth_nwrites6;
  wire Mcount_basesoc_sdram_bandwidth_nwrites7;
  wire Mcount_basesoc_sdram_bandwidth_nwrites8;
  wire Mcount_basesoc_sdram_bandwidth_nwrites9;
  wire Mcount_basesoc_sdram_bandwidth_nwrites10;
  wire Mcount_basesoc_sdram_bandwidth_nwrites11;
  wire Mcount_basesoc_sdram_bandwidth_nwrites12;
  wire Mcount_basesoc_sdram_bandwidth_nwrites13;
  wire Mcount_basesoc_sdram_bandwidth_nwrites14;
  wire Mcount_basesoc_sdram_bandwidth_nwrites15;
  wire Mcount_basesoc_sdram_bandwidth_nwrites16;
  wire Mcount_basesoc_sdram_bandwidth_nwrites17;
  wire Mcount_basesoc_sdram_bandwidth_nwrites18;
  wire Mcount_basesoc_sdram_bandwidth_nwrites19;
  wire Mcount_basesoc_sdram_bandwidth_nwrites20;
  wire Mcount_basesoc_sdram_bandwidth_nwrites21;
  wire Mcount_basesoc_sdram_bandwidth_nwrites22;
  wire Mcount_basesoc_sdram_bandwidth_nwrites23;
  wire basesoc_wait_inv;
  wire Mcount_basesoc_count;
  wire Mcount_basesoc_count1;
  wire Mcount_basesoc_count2;
  wire Mcount_basesoc_count3;
  wire Mcount_basesoc_count4;
  wire Mcount_basesoc_count5;
  wire Mcount_basesoc_count6;
  wire Mcount_basesoc_count7;
  wire Mcount_basesoc_count8;
  wire Mcount_basesoc_count9;
  wire Mcount_basesoc_count10;
  wire Mcount_basesoc_count11;
  wire Mcount_basesoc_count12;
  wire Mcount_basesoc_count13;
  wire Mcount_basesoc_count14;
  wire Mcount_basesoc_count15;
  wire Mcount_basesoc_count16;
  wire Mcount_basesoc_count17;
  wire Mcount_basesoc_count18;
  wire Mcount_basesoc_count19;
  wire \refresher_state_FSM_FFd2-In ;
  wire \refresher_state_FSM_FFd1-In ;
  wire basesoc_sdram_max_time0_inv;
  wire \Result<2>22 ;
  wire \Result<3>14 ;
  wire \Result<4>5 ;
  wire basesoc_sdram_max_time1_inv;
  wire \Result<2>23 ;
  wire \Result<3>15 ;
  wire write_ctrl_3444;
  wire write_ctrl1_3445;
  wire write_ctrl2_3446;
  wire write_ctrl3_3447;
  wire write_ctrl4_3448;
  wire write_ctrl5_3449;
  wire write_ctrl6_3450;
  wire write_ctrl7_3451;
  wire write_ctrl8_3452;
  wire write_ctrl9_3453;
  wire write_ctrl10_3454;
  wire write_ctrl11_3455;
  wire write_ctrl12_3456;
  wire write_ctrl13_3457;
  wire write_ctrl14_3458;
  wire write_ctrl15_3459;
  wire write_ctrl16_3460;
  wire write_ctrl17_3461;
  wire write_ctrl18_3462;
  wire write_ctrl19_3463;
  wire write_ctrl20_3464;
  wire write_ctrl21_3465;
  wire write_ctrl22_3466;
  wire write_ctrl23_3467;
  wire write_ctrl24_3468;
  wire write_ctrl25_3469;
  wire write_ctrl26_3470;
  wire write_ctrl27_3471;
  wire write_ctrl28_3472;
  wire write_ctrl29_3473;
  wire write_ctrl30_3474;
  wire write_ctrl31_3475;
  wire N10;
  wire N11;
  wire N12;
  wire N13;
  wire N14;
  wire N15;
  wire N16;
  wire N17;
  wire N18;
  wire N19;
  wire N20;
  wire N21;
  wire N22;
  wire N23;
  wire N24;
  wire N25;
  wire N26;
  wire N27;
  wire N28;
  wire N29;
  wire N30;
  wire N31;
  wire N32;
  wire N33;
  wire N34;
  wire N35;
  wire N36;
  wire N37;
  wire N38;
  wire N39;
  wire N40;
  wire N41;
  wire N74;
  wire N75;
  wire N76;
  wire N77;
  wire N78;
  wire N79;
  wire N80;
  wire N81;
  wire N82;
  wire N83;
  wire N84;
  wire N85;
  wire N86;
  wire N87;
  wire N88;
  wire N89;
  wire N90;
  wire N91;
  wire N92;
  wire N93;
  wire N94;
  wire N95;
  wire N96;
  wire N97;
  wire N98;
  wire N99;
  wire N100;
  wire N101;
  wire N102;
  wire N103;
  wire N104;
  wire N105;
  wire N138;
  wire N139;
  wire N140;
  wire N141;
  wire N142;
  wire N143;
  wire N144;
  wire N145;
  wire N146;
  wire N147;
  wire N148;
  wire N149;
  wire N150;
  wire N151;
  wire N152;
  wire N153;
  wire N154;
  wire N155;
  wire N156;
  wire N157;
  wire N158;
  wire N159;
  wire N160;
  wire N161;
  wire N162;
  wire N163;
  wire N164;
  wire N165;
  wire N166;
  wire N167;
  wire N168;
  wire N169;
  wire N202;
  wire N203;
  wire N204;
  wire N205;
  wire N206;
  wire N207;
  wire N208;
  wire N209;
  wire N210;
  wire N211;
  wire N212;
  wire N213;
  wire N214;
  wire N215;
  wire N216;
  wire N217;
  wire N218;
  wire N219;
  wire N220;
  wire N221;
  wire N222;
  wire N223;
  wire N224;
  wire N225;
  wire N226;
  wire N227;
  wire N228;
  wire N229;
  wire N230;
  wire N231;
  wire N232;
  wire N233;
  wire N266;
  wire N267;
  wire N268;
  wire N269;
  wire N270;
  wire N271;
  wire N272;
  wire N273;
  wire N274;
  wire N275;
  wire N276;
  wire N277;
  wire N278;
  wire N279;
  wire N280;
  wire N281;
  wire N282;
  wire N283;
  wire N284;
  wire N285;
  wire N286;
  wire N287;
  wire N288;
  wire N289;
  wire N290;
  wire N291;
  wire N292;
  wire N293;
  wire N294;
  wire N295;
  wire N296;
  wire N297;
  wire N330;
  wire N331;
  wire N332;
  wire N333;
  wire N334;
  wire N335;
  wire N336;
  wire N337;
  wire N338;
  wire N339;
  wire N340;
  wire N341;
  wire N342;
  wire N343;
  wire N344;
  wire N345;
  wire N346;
  wire N347;
  wire N348;
  wire N349;
  wire N350;
  wire N351;
  wire N352;
  wire N353;
  wire N354;
  wire N355;
  wire N356;
  wire N357;
  wire N358;
  wire N359;
  wire N360;
  wire N361;
  wire N394;
  wire N395;
  wire N396;
  wire N397;
  wire N398;
  wire N399;
  wire N400;
  wire N401;
  wire N402;
  wire N403;
  wire N404;
  wire N405;
  wire N406;
  wire N407;
  wire N408;
  wire N409;
  wire N410;
  wire N411;
  wire N412;
  wire N413;
  wire N414;
  wire N415;
  wire N416;
  wire N417;
  wire N418;
  wire N419;
  wire N420;
  wire N421;
  wire N422;
  wire N423;
  wire N424;
  wire N425;
  wire N458;
  wire N459;
  wire N460;
  wire N461;
  wire N462;
  wire N463;
  wire N464;
  wire N465;
  wire N466;
  wire N467;
  wire N468;
  wire N469;
  wire N470;
  wire N471;
  wire N472;
  wire N473;
  wire N474;
  wire N475;
  wire N476;
  wire N477;
  wire N478;
  wire N479;
  wire N480;
  wire N481;
  wire N482;
  wire N483;
  wire N484;
  wire N485;
  wire N486;
  wire N487;
  wire N488;
  wire N489;
  wire inst_LPM_FF_2_3732;
  wire inst_LPM_FF_1_3733;
  wire inst_LPM_FF_0_3734;
  wire \cache_state_FSM_FFd3-In ;
  wire \cache_state_FSM_FFd2-In ;
  wire \cache_state_FSM_FFd1-In ;
  wire cache_state_FSM_FFd3_3738;
  wire cache_state_FSM_FFd2_3739;
  wire \litedramwishbone2native_state_FSM_FFd4-In ;
  wire \litedramwishbone2native_state_FSM_FFd3-In ;
  wire \litedramwishbone2native_state_FSM_FFd2-In ;
  wire litedramwishbone2native_state_FSM_FFd4_3743;
  wire write_ctrl32_3744;
  wire write_ctrl33_3745;
  wire write_ctrl34_3746;
  wire write_ctrl35_3747;
  wire write_ctrl36_3748;
  wire write_ctrl37_3749;
  wire write_ctrl38_3750;
  wire write_ctrl39_3751;
  wire write_ctrl40_3752;
  wire write_ctrl41_3753;
  wire write_ctrl42_3754;
  wire write_ctrl43_3755;
  wire write_ctrl44_3756;
  wire write_ctrl45_3757;
  wire write_ctrl46_3758;
  wire write_ctrl47_3759;
  wire N527;
  wire N528;
  wire N529;
  wire N530;
  wire N531;
  wire N532;
  wire N533;
  wire N534;
  wire N535;
  wire N536;
  wire N537;
  wire N538;
  wire N539;
  wire N540;
  wire N541;
  wire N542;
  wire N543;
  wire N544;
  wire N545;
  wire N546;
  wire N547;
  wire N548;
  wire N549;
  wire N550;
  wire N551;
  wire N552;
  wire N553;
  wire N554;
  wire N555;
  wire N556;
  wire N557;
  wire N558;
  wire N591;
  wire N592;
  wire N593;
  wire N594;
  wire N595;
  wire N596;
  wire N597;
  wire N598;
  wire N599;
  wire N600;
  wire N601;
  wire N602;
  wire N603;
  wire N604;
  wire N605;
  wire N606;
  wire N607;
  wire N608;
  wire N609;
  wire N610;
  wire N611;
  wire N612;
  wire N613;
  wire N614;
  wire N615;
  wire N616;
  wire N617;
  wire N618;
  wire N619;
  wire N620;
  wire N621;
  wire N622;
  wire N655;
  wire N656;
  wire N657;
  wire N658;
  wire N659;
  wire N660;
  wire N661;
  wire N662;
  wire N663;
  wire N664;
  wire N665;
  wire N666;
  wire N667;
  wire N668;
  wire N669;
  wire N670;
  wire N671;
  wire N672;
  wire N673;
  wire N674;
  wire N675;
  wire N676;
  wire N677;
  wire N678;
  wire N679;
  wire N680;
  wire N681;
  wire N682;
  wire N683;
  wire N684;
  wire N685;
  wire N686;
  wire N719;
  wire N720;
  wire N721;
  wire N722;
  wire N723;
  wire N724;
  wire N725;
  wire N726;
  wire N727;
  wire N728;
  wire N729;
  wire N730;
  wire N731;
  wire N732;
  wire N733;
  wire N734;
  wire N735;
  wire N736;
  wire N737;
  wire N738;
  wire N739;
  wire N740;
  wire N741;
  wire N742;
  wire N743;
  wire N744;
  wire N745;
  wire N746;
  wire N747;
  wire N748;
  wire N749;
  wire N750;
  wire \bankmachine1_state_FSM_FFd3-In_3888 ;
  wire \bankmachine1_state_FSM_FFd2-In ;
  wire \bankmachine1_state_FSM_FFd1-In ;
  wire \bankmachine0_state_FSM_FFd3-In_3891 ;
  wire \bankmachine0_state_FSM_FFd2-In ;
  wire \bankmachine0_state_FSM_FFd1-In ;
  wire \bankmachine2_state_FSM_FFd3-In_3894 ;
  wire \bankmachine2_state_FSM_FFd2-In ;
  wire \bankmachine2_state_FSM_FFd1-In ;
  wire \bankmachine3_state_FSM_FFd3-In_3897 ;
  wire \bankmachine3_state_FSM_FFd2-In ;
  wire \bankmachine3_state_FSM_FFd1-In ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd2-In ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd1-In ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<0>_3903 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<1>_3904 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<1>_3905 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<2>_3906 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<2>_3907 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<3>_3908 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<3>_3909 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<4>_3910 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<4>_3911 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<5>_3912 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<5>_3913 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<6>_3914 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<6>_3915 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<7>_3916 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<7>_3917 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<8>_3918 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<8>_3919 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<9>_3920 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<9>_3921 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<10>_3922 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<10>_3923 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<11>_3924 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<11>_3925 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<12>_3926 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<12>_3927 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<13>_3928 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<13>_3929 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<14>_3930 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<14>_3931 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<15>_3932 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<15>_3933 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<16>_3934 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<16>_3935 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<17>_3936 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<17>_3937 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<18>_3938 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<18>_3939 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<19>_3940 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<19>_3941 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<20>_3942 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<20>_3943 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<21>_3944 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<21>_3945 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<22>_3946 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<22>_3947 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<23>_3948 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<23>_3949 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<24>_3950 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<24>_3951 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<25>_3952 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<25>_3953 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<26>_3954 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<26>_3955 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<27>_3956 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<27>_3957 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<28>_3958 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<28>_3959 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<29>_3960 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<29>_3961 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<30>_3962 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<31>_3963 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_153_o_lut<0>_4013 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_153_o_cy<0>_4014 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_153_o_lut<1>_4015 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_153_o_cy<1>_4016 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_153_o_lut<2>_4017 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_153_o_cy<2>_4018 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_153_o_lut<3>_4019 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_153_o_cy<3>_4020 ;
  wire \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_153_o_lut<4>_4021 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_111_o_lut<0>_4022 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_111_o_cy<0>_4023 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_111_o_lut<1>_4024 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_111_o_cy<1>_4025 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_111_o_lut<2>_4026 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_111_o_cy<2>_4027 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_111_o_lut<3>_4028 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_111_o_cy<3>_4029 ;
  wire \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_111_o_lut<4>_4030 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_195_o_lut<0>_4031 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_195_o_cy<0>_4032 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_195_o_lut<1>_4033 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_195_o_cy<1>_4034 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_195_o_lut<2>_4035 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_195_o_cy<2>_4036 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_195_o_lut<3>_4037 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_195_o_cy<3>_4038 ;
  wire \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_195_o_lut<4>_4039 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_237_o_lut<0>_4040 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_237_o_cy<0>_4041 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_237_o_lut<1>_4042 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_237_o_cy<1>_4043 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_237_o_lut<2>_4044 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_237_o_cy<2>_4045 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_237_o_lut<3>_4046 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_237_o_cy<3>_4047 ;
  wire \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_237_o_lut<4>_4048 ;
  wire inst_LPM_MUX2_4_4305;
  wire inst_LPM_MUX2_3_4306;
  wire inst_LPM_MUX_4_4307;
  wire inst_LPM_MUX_3_4308;
  wire inst_LPM_MUX1_4_4309;
  wire inst_LPM_MUX1_3_4310;
  wire inst_LPM_MUX5_4_4311;
  wire inst_LPM_MUX5_3_4312;
  wire inst_LPM_MUX3_4_4313;
  wire inst_LPM_MUX3_3_4314;
  wire inst_LPM_MUX4_4_4315;
  wire inst_LPM_MUX4_3_4316;
  wire inst_LPM_MUX6_4_4317;
  wire inst_LPM_MUX6_3_4318;
  wire inst_LPM_MUX7_4_4319;
  wire inst_LPM_MUX7_3_4320;
  wire inst_LPM_MUX8_4_4321;
  wire inst_LPM_MUX8_3_4322;
  wire inst_LPM_MUX9_4_4323;
  wire inst_LPM_MUX9_3_4324;
  wire inst_LPM_MUX12_4_4325;
  wire inst_LPM_MUX12_3_4326;
  wire inst_LPM_MUX10_4_4327;
  wire inst_LPM_MUX10_3_4328;
  wire inst_LPM_MUX11_4_4329;
  wire inst_LPM_MUX11_3_4330;
  wire inst_LPM_MUX15_4_4331;
  wire inst_LPM_MUX15_3_4332;
  wire inst_LPM_MUX13_4_4333;
  wire inst_LPM_MUX13_3_4334;
  wire inst_LPM_MUX14_4_4335;
  wire inst_LPM_MUX14_3_4336;
  wire inst_LPM_MUX18_4_4337;
  wire inst_LPM_MUX18_3_4338;
  wire inst_LPM_MUX16_4_4339;
  wire inst_LPM_MUX16_3_4340;
  wire inst_LPM_MUX17_4_4341;
  wire inst_LPM_MUX17_3_4342;
  wire inst_LPM_MUX19_4_4343;
  wire inst_LPM_MUX19_3_4344;
  wire inst_LPM_MUX20_4_4345;
  wire inst_LPM_MUX20_3_4346;
  wire inst_LPM_MUX21_4_4347;
  wire inst_LPM_MUX21_3_4348;
  wire inst_LPM_MUX22_4_4349;
  wire inst_LPM_MUX22_3_4350;
  wire inst_LPM_MUX25_4_4351;
  wire inst_LPM_MUX25_3_4352;
  wire inst_LPM_MUX23_4_4353;
  wire inst_LPM_MUX23_3_4354;
  wire inst_LPM_MUX24_4_4355;
  wire inst_LPM_MUX24_3_4356;
  wire inst_LPM_MUX28_4_4357;
  wire inst_LPM_MUX28_3_4358;
  wire inst_LPM_MUX26_4_4359;
  wire inst_LPM_MUX26_3_4360;
  wire inst_LPM_MUX27_4_4361;
  wire inst_LPM_MUX27_3_4362;
  wire inst_LPM_MUX31_4_4363;
  wire inst_LPM_MUX31_3_4364;
  wire inst_LPM_MUX29_4_4365;
  wire inst_LPM_MUX29_3_4366;
  wire inst_LPM_MUX30_4_4367;
  wire inst_LPM_MUX30_3_4368;
  wire \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_389_o_lut<0>_4369 ;
  wire \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_389_o_cy<0>_4370 ;
  wire \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_389_o_lut<1>_4371 ;
  wire \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_389_o_cy<1>_4372 ;
  wire \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_389_o_lut<2>_4373 ;
  wire \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_389_o_cy<2>_4374 ;
  wire \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_389_o_lut<3>_4375 ;
  wire \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_389_o_cy<3>_4376 ;
  wire \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_389_o_lut<4>_4377 ;
  wire \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_389_o_cy<4>_4378 ;
  wire \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_389_o_lut<5>_4379 ;
  wire \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_389_o_cy<5>_4380 ;
  wire \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_389_o_lut<6>_4381 ;
  wire Mmux_GND_1_o_GND_1_o_MUX_356_o11;
  wire basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_209_o1;
  wire basesoc_csrbankarray_csrbank7_sel;
  wire basesoc_timer0_zero_trigger_INV_214_o;
  wire waittimer3_done;
  wire waittimer2_done;
  wire waittimer1_done;
  wire waittimer0_done;
  wire waittimer4_done;
  wire basesoc_csrbankarray_csrbank0_sel;
  wire basesoc_csrbankarray_csrbank1_sel;
  wire basesoc_csrbankarray_csrbank5_sel;
  wire basesoc_csrbankarray_csrbank5_sel_basesoc_csrbankarray_interface5_bank_bus_we_AND_474_o;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT611_4395 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT612 ;
  wire \_n6825<5>1_4397 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT112 ;
  wire _n683711_FRB_4399;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT121 ;
  wire _n68191_4401;
  wire _n6837;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT212 ;
  wire _n67981;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT211_4405 ;
  wire basesoc_csrbankarray_csrbank2_sel;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT312 ;
  wire _n67952;
  wire _n6852;
  wire _n68431;
  wire _n6870;
  wire _n6831;
  wire \_n6888<5>1_FRB_4413 ;
  wire _n6822;
  wire _n6813;
  wire _n68521_4416;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT701_4417 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT311 ;
  wire basesoc_csrbankarray_csrbank3_sel_basesoc_csrbankarray_interface3_bank_bus_we_AND_384_o;
  wire \basesoc_csrbankarray_csrbank1_sel<13>1_4420 ;
  wire _n6858;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT182 ;
  wire _n6810;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT162 ;
  wire _n6828;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT142 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT110 ;
  wire \_n6882<5>1_FRB_4428 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT132 ;
  wire \_n6885<5>1_FRB_4430 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT131 ;
  wire _n68041_FRB_4432;
  wire _n6825;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT152 ;
  wire _n6819;
  wire _n6816;
  wire _n6843;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT172 ;
  wire _n6867;
  wire _n6864;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT181 ;
  wire _n6855;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT302 ;
  wire _n6849;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT2111 ;
  wire _n6840;
  wire _n6834;
  wire _n6807;
  wire _n6801;
  wire _n6795;
  wire _n6792;
  wire \basesoc_csrbankarray_csrbank3_sel<13>1_FRB_4452 ;
  wire \_n6879<5>1_FRB_4453 ;
  wire \_n6891<5>1_FRB_4454 ;
  wire \_n6876<5>1_FRB_4455 ;
  wire n0074;
  wire basesoc_csrbankarray_csrbank6_sel;
  wire n0053;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT121 ;
  wire basesoc_sdram_bankmachine2_row_open_mmx_out5;
  wire basesoc_sdram_bankmachine0_row_open_mmx_out3;
  wire basesoc_sdram_bankmachine3_row_open_mmx_out6;
  wire basesoc_sdram_bankmachine1_row_open_mmx_out4;
  wire \basesoc_sdram_choose_req_grant<1>_mmx_out7 ;
  wire \basesoc_sdram_choose_cmd_grant<1>_mmx_out2 ;
  wire basesoc_sdram_bankmachine2_row_open_mmx_out10;
  wire basesoc_sdram_bankmachine0_row_open_mmx_out10;
  wire basesoc_sdram_bankmachine3_row_open_mmx_out10;
  wire basesoc_sdram_bankmachine1_row_open_mmx_out10;
  wire \basesoc_sdram_choose_req_grant<1>_mmx_out10 ;
  wire \basesoc_sdram_choose_cmd_grant<1>_mmx_out10 ;
  wire basesoc_sdram_bankmachine2_row_open_mmx_out9;
  wire basesoc_sdram_bankmachine0_row_open_mmx_out9;
  wire basesoc_sdram_bankmachine3_row_open_mmx_out9;
  wire basesoc_sdram_bankmachine1_row_open_mmx_out9;
  wire \basesoc_sdram_choose_req_grant<1>_mmx_out9 ;
  wire \basesoc_sdram_choose_cmd_grant<1>_mmx_out9 ;
  wire basesoc_sdram_bankmachine2_row_open_mmx_out8;
  wire basesoc_sdram_bankmachine0_row_open_mmx_out8;
  wire basesoc_sdram_bankmachine3_row_open_mmx_out8;
  wire basesoc_sdram_bankmachine1_row_open_mmx_out8;
  wire \basesoc_sdram_choose_req_grant<1>_mmx_out8 ;
  wire \basesoc_sdram_choose_cmd_grant<1>_mmx_out8 ;
  wire Mmux_basesoc_data_port_dat_w1012;
  wire \bankmachine0_state<2>_mmx_out1 ;
  wire \bankmachine2_state<2>_mmx_out1 ;
  wire \bankmachine1_state<2>_mmx_out1 ;
  wire \bankmachine3_state<2>_mmx_out1 ;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_545_o_4491;
  wire basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_we_AND_543_o_4492;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_539_o_4493;
  wire \bankmachine0_state<2>_mmx_out ;
  wire \bankmachine2_state<2>_mmx_out ;
  wire \bankmachine1_state<2>_mmx_out ;
  wire \bankmachine3_state<2>_mmx_out ;
  wire basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_ras_AND_537_o_4498;
  wire basesoc_sdram_cmd_valid_mmx_out3;
  wire _n4222;
  wire basesoc_sdram_cmd_valid_mmx_out2;
  wire basesoc_sdram_cmd_valid_mmx_out1;
  wire _n4286;
  wire _n4210;
  wire basesoc_sdram_bankmachine0_cmd_ready;
  wire roundrobin0_grant_roundrobin3_grant_OR_332_o6;
  wire basesoc_sdram_cmd_valid1_FRB_4507;
  wire basesoc_sdram_bankmachine3_cmd_ready;
  wire \basesoc_sdram_choose_req_grant<1>_mmx_out5 ;
  wire basesoc_sdram_bankmachine0_row_open_mmx_out6;
  wire basesoc_sdram_bankmachine3_row_open_mmx_out5;
  wire basesoc_sdram_bankmachine1_row_open_mmx_out6;
  wire \basesoc_sdram_choose_cmd_grant<1>_mmx_out6 ;
  wire basesoc_sdram_bankmachine2_row_open_mmx_out6;
  wire \basesoc_sdram_choose_req_grant<1>_mmx_out4 ;
  wire basesoc_sdram_bankmachine0_row_open_mmx_out5;
  wire basesoc_sdram_bankmachine3_row_open_mmx_out4;
  wire basesoc_sdram_bankmachine1_row_open_mmx_out5;
  wire \basesoc_sdram_choose_cmd_grant<1>_mmx_out5 ;
  wire basesoc_sdram_bankmachine2_row_open_mmx_out4;
  wire \basesoc_sdram_choose_req_grant<1>_mmx_out3 ;
  wire basesoc_sdram_bankmachine0_row_open_mmx_out4;
  wire basesoc_sdram_bankmachine3_row_open_mmx_out3;
  wire basesoc_sdram_bankmachine1_row_open_mmx_out3;
  wire \basesoc_sdram_choose_cmd_grant<1>_mmx_out4 ;
  wire basesoc_sdram_bankmachine2_row_open_mmx_out3;
  wire \basesoc_sdram_choose_req_grant<1>_mmx_out2 ;
  wire basesoc_sdram_bankmachine0_row_open_mmx_out2;
  wire basesoc_sdram_bankmachine3_row_open_mmx_out2;
  wire basesoc_sdram_bankmachine1_row_open_mmx_out2;
  wire \basesoc_sdram_choose_cmd_grant<1>_mmx_out3 ;
  wire basesoc_sdram_bankmachine2_row_open_mmx_out2;
  wire \basesoc_sdram_choose_req_grant<1>_mmx_out12 ;
  wire basesoc_sdram_bankmachine0_row_open_mmx_out12;
  wire basesoc_sdram_bankmachine3_row_open_mmx_out12;
  wire basesoc_sdram_bankmachine1_row_open_mmx_out12;
  wire \basesoc_sdram_choose_cmd_grant<1>_mmx_out12 ;
  wire basesoc_sdram_bankmachine2_row_open_mmx_out12;
  wire \basesoc_sdram_choose_req_grant<1>_mmx_out11 ;
  wire basesoc_sdram_bankmachine2_row_open_mmx_out11;
  wire basesoc_sdram_bankmachine3_row_open_mmx_out11;
  wire basesoc_sdram_bankmachine1_row_open_mmx_out11;
  wire \basesoc_sdram_choose_cmd_grant<1>_mmx_out11 ;
  wire basesoc_sdram_bankmachine0_row_open_mmx_out11;
  wire \basesoc_sdram_choose_req_grant<1>_mmx_out1 ;
  wire basesoc_sdram_bankmachine2_row_open_mmx_out1;
  wire basesoc_sdram_bankmachine0_row_open_mmx_out1;
  wire basesoc_sdram_bankmachine3_row_open_mmx_out1;
  wire \basesoc_sdram_choose_cmd_grant<1>_mmx_out1 ;
  wire basesoc_sdram_bankmachine1_row_open_mmx_out1;
  wire \basesoc_sdram_choose_req_grant<1>_mmx_out ;
  wire basesoc_sdram_bankmachine2_row_open_mmx_out;
  wire basesoc_sdram_bankmachine0_row_open_mmx_out;
  wire basesoc_sdram_bankmachine1_row_open_mmx_out;
  wire \basesoc_sdram_choose_cmd_grant<1>_mmx_out ;
  wire basesoc_sdram_bankmachine3_row_open_mmx_out;
  wire basesoc_sdram_bankmachine3_auto_precharge;
  wire \n0573<3>1 ;
  wire \spiflash_counter[8]_GND_1_o_equal_1132_o ;
  wire \Madd_spiflash_counter[8]_GND_1_o_add_1138_OUT_cy<5> ;
  wire \spiflash_counter[8]_PWR_1_o_equal_1137_o ;
  wire \spiflash_counter[8]_GND_1_o_equal_1131_o<8>1_4562 ;
  wire \spiflash_bus_cyc_spiflash_counter[8]_AND_607_o ;
  wire \spiflash_counter[8]_GND_1_o_equal_1131_o ;
  wire \spiflash_i[1]_PWR_1_o_equal_1126_o ;
  wire mux12011_4566;
  wire basesoc_done;
  wire basesoc_shared_ack;
  wire basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_209_o;
  wire basesoc_write_from_slave;
  wire basesoc_ack;
  wire basesoc_port_cmd_ready4_4572;
  wire basesoc_port_cmd_ready;
  wire basesoc_sdram_bankmachine2_req_lock;
  wire basesoc_sdram_bankmachine3_req_lock;
  wire \n0405<3>1 ;
  wire basesoc_sdram_bankmachine1_cmd_ready;
  wire basesoc_sdram_bankmachine1_auto_precharge;
  wire basesoc_sdram_bankmachine2_auto_precharge;
  wire basesoc_sdram_bankmachine2_cmd_ready;
  wire roundrobin0_grant_roundrobin3_grant_OR_332_o1_4581;
  wire basesoc_sdram_choose_cmd_ce;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In3 ;
  wire rhs_array_muxed0;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In31 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In41 ;
  wire _n4332;
  wire _n4522;
  wire _n4358;
  wire _n4318;
  wire basesoc_sdram_max_time1;
  wire basesoc_sdram_bankmachine1_cmd_payload_is_write;
  wire \multiplexer_state_FSM_FFd1-In1_4593 ;
  wire basesoc_sdram_write_available_4594;
  wire basesoc_sdram_read_available_4595;
  wire basesoc_sdram_bankmachine1_cmd_payload_is_read;
  wire basesoc_sdram_bankmachine1_cmd_valid;
  wire basesoc_sdram_bankmachine0_cmd_payload_is_read;
  wire basesoc_sdram_cmd_valid_mmx_out4;
  wire basesoc_sdram_bankmachine3_cmd_payload_is_read;
  wire basesoc_sdram_bankmachine3_cmd_payload_is_write;
  wire basesoc_sdram_bankmachine3_cmd_valid;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd2-In41_4603 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd1-In31 ;
  wire basesoc_sdram_bankmachine0_cmd_payload_is_write;
  wire basesoc_sdram_bankmachine0_cmd_valid;
  wire basesoc_sdram_bankmachine0_cmd_payload_is_write_basesoc_sdram_choose_req_want_writes_equal_291_o1_4607;
  wire basesoc_sdram_bankmachine0_cmd_payload_is_read_basesoc_sdram_choose_req_want_reads_equal_290_o1_4608;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd2-In3 ;
  wire basesoc_sdram_bankmachine2_cmd_valid;
  wire basesoc_sdram_bankmachine2_cmd_payload_is_write;
  wire basesoc_sdram_bankmachine2_cmd_payload_is_read;
  wire \basesoc_sdram_choose_req_grant<1>_mmx_out6 ;
  wire basesoc_sdram_bankmachine2_row_open_mmx_out7;
  wire basesoc_sdram_bankmachine3_row_open_mmx_out7;
  wire basesoc_sdram_bankmachine1_row_open_mmx_out7;
  wire \basesoc_sdram_choose_cmd_grant<1>_mmx_out7 ;
  wire basesoc_sdram_bankmachine0_row_open_mmx_out7;
  wire basesoc_sdram_bankmachine0_auto_precharge;
  wire \n0320<3>1 ;
  wire basesoc_sdram_interface_bank1_lock_basesoc_sdram_interface_bank3_lock_OR_263_o;
  wire GND_1_o_GND_1_o_MUX_367_o1;
  wire \VexRiscv/Madd_memory_DivPlugin_div_counter_value[5]__zz_349_[5]_add_695_OUT_cy<0> ;
  wire \VexRiscv/Madd_memory_DivPlugin_div_counter_value[5]__zz_349_[5]_add_695_OUT_cy<3> ;
  wire \VexRiscv/memory_DivPlugin_div_counter_willOverflow_4625 ;
  wire \VexRiscv/_zz_244_ ;
  wire \VexRiscv/execute_CsrPlugin_writeEnable ;
  wire \VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o<11>1_4628 ;
  wire \VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_758_o ;
  wire \VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_23_o_equal_657_o ;
  wire \VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_663_o ;
  wire \VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o ;
  wire \VexRiscv/_n8821 ;
  wire \VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o<11>2 ;
  wire \VexRiscv/_n8819 ;
  wire \VexRiscv/_zz_263_181 ;
  wire \VexRiscv/_zz_177_ ;
  wire \VexRiscv/_zz_261_ ;
  wire \VexRiscv/_zz_261_181 ;
  wire \VexRiscv/_zz_173_181 ;
  wire \VexRiscv/zz_174_[4]_decode_INSTRUCTION[24]_equal_347_o ;
  wire \VexRiscv/_zz_181_ ;
  wire \VexRiscv/execute_SrcPlugin_less ;
  wire \VexRiscv/_zz_263_110 ;
  wire \VexRiscv/_zz_176_ ;
  wire \VexRiscv/_zz_261_110 ;
  wire \VexRiscv/_zz_173_110 ;
  wire \VexRiscv/zz_174_[4]_decode_INSTRUCTION[19]_equal_359_o ;
  wire \VexRiscv/_zz_180_ ;
  wire \VexRiscv/_n8814[18] ;
  wire \VexRiscv/_zz_179_ ;
  wire \VexRiscv/_zz_178_ ;
  wire \VexRiscv/_n8814[19] ;
  wire \VexRiscv/writeBack_arbitration_isValid_writeBack_IS_MUL_AND_712_o ;
  wire \VexRiscv/_n3062 ;
  wire \VexRiscv/Mmux__zz_89_1011 ;
  wire \VexRiscv/_n8814[20] ;
  wire \VexRiscv/DBusCachedPlugin_exceptionBus_valid ;
  wire \VexRiscv/BranchPlugin_branchExceptionPort_valid ;
  wire \VexRiscv/_n5427 ;
  wire \VexRiscv/IBusCachedPlugin_decodeExceptionPort_valid ;
  wire \VexRiscv/decode_arbitration_isValid ;
  wire \VexRiscv/_n5427<1>1331_FRB_4671 ;
  wire \VexRiscv/_n5427<1>11411_FRB_4672 ;
  wire \VexRiscv/memory_arbitration_isFlushed ;
  wire \VexRiscv/execute_arbitration_isStuck_4674 ;
  wire \VexRiscv/execute_arbitration_removeIt_INV_529_o ;
  wire \VexRiscv/_n5378 ;
  wire \VexRiscv/BranchPlugin_jumpInterface_valid ;
  wire \VexRiscv/CsrPlugin_jumpInterface_valid ;
  wire \VexRiscv/IBusCachedPlugin_rsp_redoFetch ;
  wire \VexRiscv/_n53781 ;
  wire \VexRiscv/IBusCachedPlugin_fetcherHalt ;
  wire \VexRiscv/_zz_257_ ;
  wire \VexRiscv/_zz_250_ ;
  wire \VexRiscv/decode_arbitration_isStuck ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ;
  wire \VexRiscv/_zz_105_ ;
  wire \VexRiscv/_zz_106_ ;
  wire \VexRiscv/zz_258_[1]_PWR_23_o_equal_749_o ;
  wire \VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_23_o_equal_657_o<11>1_4692 ;
  wire \VexRiscv/execute_SHIFT_CTRL[1]_GND_15_o_equal_581_o ;
  wire \VexRiscv/Sh171 ;
  wire \VexRiscv/Sh161 ;
  wire \VexRiscv/Sh381 ;
  wire \VexRiscv/Sh54 ;
  wire \VexRiscv/Sh341 ;
  wire \VexRiscv/Sh32 ;
  wire \VexRiscv/Sh461 ;
  wire \VexRiscv/Sh501 ;
  wire \VexRiscv/Sh111 ;
  wire \VexRiscv/Sh110 ;
  wire \VexRiscv/Sh451 ;
  wire \VexRiscv/Sh491 ;
  wire \VexRiscv/Sh331 ;
  wire \VexRiscv/Sh410 ;
  wire \VexRiscv/Sh321_4708 ;
  wire \VexRiscv/Sh53 ;
  wire \VexRiscv/Sh371 ;
  wire \VexRiscv/Sh24 ;
  wire \VexRiscv/Sh28 ;
  wire \VexRiscv/Sh411 ;
  wire \VexRiscv/Sh57 ;
  wire \VexRiscv/Sh25 ;
  wire \VexRiscv/Sh29 ;
  wire \VexRiscv/Sh211 ;
  wire \VexRiscv/Sh201 ;
  wire \VexRiscv/Sh421 ;
  wire \VexRiscv/Sh58 ;
  wire \VexRiscv/Sh281_4721 ;
  wire \VexRiscv/Sh251_4723 ;
  wire \VexRiscv/Sh241_4724 ;
  wire \VexRiscv/Sh102 ;
  wire \VexRiscv/Sh101 ;
  wire \VexRiscv/Sh391 ;
  wire \VexRiscv/Sh55 ;
  wire \VexRiscv/Sh351 ;
  wire \VexRiscv/Sh511 ;
  wire \VexRiscv/Sh26 ;
  wire \VexRiscv/Sh30_4732 ;
  wire \VexRiscv/Sh471 ;
  wire \VexRiscv/Sh210 ;
  wire \VexRiscv/Sh65 ;
  wire \VexRiscv/Sh510 ;
  wire \VexRiscv/Sh131 ;
  wire \VexRiscv/Sh141 ;
  wire \VexRiscv/Sh431 ;
  wire \VexRiscv/Sh59 ;
  wire \VexRiscv/Sh181 ;
  wire \VexRiscv/Sh191 ;
  wire \VexRiscv/Sh401 ;
  wire \VexRiscv/Sh56 ;
  wire \VexRiscv/Sh361 ;
  wire \VexRiscv/Sh521 ;
  wire \VexRiscv/Sh27 ;
  wire \VexRiscv/Sh31 ;
  wire \VexRiscv/Sh481 ;
  wire \VexRiscv/Sh710 ;
  wire \VexRiscv/Sh151 ;
  wire \VexRiscv/Sh441 ;
  wire \VexRiscv/Sh60 ;
  wire \VexRiscv/Sh271_4754 ;
  wire \VexRiscv/Sh261_4755 ;
  wire \VexRiscv/Sh810 ;
  wire \VexRiscv/Sh121 ;
  wire \VexRiscv/Sh112 ;
  wire \VexRiscv/_n8814[21] ;
  wire \VexRiscv/_n8814[22] ;
  wire \VexRiscv/_n8814[13] ;
  wire \VexRiscv/_n8814[15] ;
  wire \VexRiscv/_n8814[29] ;
  wire \VexRiscv/_n8814[14] ;
  wire \VexRiscv/_n8814[31] ;
  wire \VexRiscv/_n8814[23] ;
  wire \VexRiscv/Sh221 ;
  wire \VexRiscv/Sh231 ;
  wire \VexRiscv/_n8814[24] ;
  wire \VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_23_o_equal_664_o ;
  wire \VexRiscv/_n8814[26] ;
  wire \VexRiscv/_n8814[27] ;
  wire \VexRiscv/_n8814[30] ;
  wire \VexRiscv/_n8814[28] ;
  wire \VexRiscv/_n8814[17] ;
  wire \VexRiscv/_n8814[16] ;
  wire \VexRiscv/decode_BRANCH_CTRL[1]_PWR_23_o_equal_443_o ;
  wire \VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT110 ;
  wire \VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT111_4784 ;
  wire \VexRiscv/IBusCachedPlugin_predictionJumpInterface_valid1 ;
  wire \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<30>_4944 ;
  wire \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<29>_4945 ;
  wire \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<28>_4946 ;
  wire \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<27>_4947 ;
  wire \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<26>_4948 ;
  wire \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<25>_4949 ;
  wire \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<24>_4950 ;
  wire \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<23>_4951 ;
  wire \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<22>_4952 ;
  wire \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<21>_4953 ;
  wire \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<20>_4954 ;
  wire \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<19>_4955 ;
  wire \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<18>_4956 ;
  wire \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<17>_4957 ;
  wire \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<16>_4958 ;
  wire \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<15>_4959 ;
  wire \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<14>_4960 ;
  wire \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<13>_4961 ;
  wire \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<12>_4962 ;
  wire \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<11>_4963 ;
  wire \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<10>_4964 ;
  wire \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<9>_4965 ;
  wire \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<8>_4966 ;
  wire \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<7>_4967 ;
  wire \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<6>_4968 ;
  wire \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<5>_4969 ;
  wire \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<4>_4970 ;
  wire \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<3>_4971 ;
  wire \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<2>_4972 ;
  wire \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<1>_4973 ;
  wire \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<0>_4974 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<30>_4975 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<29>_4976 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<28>_4977 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<27>_4978 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<26>_4979 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<25>_4980 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<24>_4981 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<23>_4982 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<22>_4983 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<21>_4984 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<20>_4985 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<19>_4986 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<18>_4987 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<17>_4988 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<16>_4989 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<15>_4990 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<14>_4991 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<13>_4992 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<12>_4993 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<11>_4994 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<10>_4995 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<9>_4996 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<8>_4997 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<7>_4998 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<6>_4999 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<5>_5000 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<4>_5001 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<3>_5002 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<2>_5003 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<1>_5004 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<0>_5005 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<30>_5220 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<29>_5221 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<28>_5222 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<27>_5223 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<26>_5224 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<25>_5225 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<24>_5226 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<23>_5227 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<22>_5228 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<21>_5229 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<20>_5230 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<19>_5231 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<18>_5232 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<17>_5233 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<16>_5234 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<15>_5235 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<14>_5236 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<13>_5237 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<12>_5238 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<11>_5239 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<10>_5240 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<9>_5241 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<8>_5242 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<7>_5243 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<6>_5244 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<5>_5245 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<4>_5246 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<3>_5247 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<2>_5248 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_lut<2>_5249 ;
  wire \VexRiscv/Sh97 ;
  wire \VexRiscv/Sh96 ;
  wire \VexRiscv/Sh95 ;
  wire \VexRiscv/Sh94 ;
  wire \VexRiscv/Sh93 ;
  wire \VexRiscv/Sh92 ;
  wire \VexRiscv/Sh91 ;
  wire \VexRiscv/Sh90 ;
  wire \VexRiscv/Sh89 ;
  wire \VexRiscv/Sh88 ;
  wire \VexRiscv/Sh87 ;
  wire \VexRiscv/Sh86 ;
  wire \VexRiscv/Sh85 ;
  wire \VexRiscv/Sh84 ;
  wire \VexRiscv/Sh83 ;
  wire \VexRiscv/Sh82 ;
  wire \VexRiscv/Sh81_5266 ;
  wire \VexRiscv/Sh80_5267 ;
  wire \VexRiscv/Sh79_5268 ;
  wire \VexRiscv/Sh78_5269 ;
  wire \VexRiscv/Sh77 ;
  wire \VexRiscv/Sh76 ;
  wire \VexRiscv/Sh75 ;
  wire \VexRiscv/Sh74 ;
  wire \VexRiscv/Sh73 ;
  wire \VexRiscv/Sh72 ;
  wire \VexRiscv/Sh71 ;
  wire \VexRiscv/Sh70 ;
  wire \VexRiscv/Sh69_5278 ;
  wire \VexRiscv/Sh68_5279 ;
  wire \VexRiscv/Sh67_5280 ;
  wire \VexRiscv/Sh66 ;
  wire \VexRiscv/_n5629_inv ;
  wire \VexRiscv/Mcount__zz_214_2 ;
  wire \VexRiscv/Mcount__zz_214_1 ;
  wire \VexRiscv/Mcount__zz_214_ ;
  wire \VexRiscv/Madd__zz_27__lut<0>51_5289 ;
  wire \VexRiscv/Madd__zz_27_34_5290 ;
  wire \VexRiscv/Madd__zz_27__cy<0>50 ;
  wire \VexRiscv/Madd__zz_27__lut<0>50_5292 ;
  wire \VexRiscv/Madd__zz_27_33_5293 ;
  wire \VexRiscv/Madd__zz_27__cy<0>49 ;
  wire \VexRiscv/Madd__zz_27__lut<0>49_5295 ;
  wire \VexRiscv/Madd__zz_27_32_5296 ;
  wire \VexRiscv/Madd__zz_27__cy<0>48 ;
  wire \VexRiscv/Madd__zz_27__lut<0>48_5298 ;
  wire \VexRiscv/Madd__zz_27_31_5299 ;
  wire \VexRiscv/Madd__zz_27__cy<0>47 ;
  wire \VexRiscv/Madd__zz_27__lut<0>47_5301 ;
  wire \VexRiscv/Madd__zz_27_30_5302 ;
  wire \VexRiscv/Madd__zz_27__cy<0>46 ;
  wire \VexRiscv/Madd__zz_27__lut<0>46_5304 ;
  wire \VexRiscv/Madd__zz_27_29_5305 ;
  wire \VexRiscv/Madd__zz_27__cy<0>45 ;
  wire \VexRiscv/Madd__zz_27__lut<0>45_5307 ;
  wire \VexRiscv/Madd__zz_27_28_5308 ;
  wire \VexRiscv/Madd__zz_27__cy<0>44 ;
  wire \VexRiscv/Madd__zz_27__lut<0>44_5310 ;
  wire \VexRiscv/Madd__zz_27_27_5311 ;
  wire \VexRiscv/Madd__zz_27__cy<0>43 ;
  wire \VexRiscv/Madd__zz_27__lut<0>43_5313 ;
  wire \VexRiscv/Madd__zz_27_26_5314 ;
  wire \VexRiscv/Madd__zz_27__cy<0>42 ;
  wire \VexRiscv/Madd__zz_27__lut<0>42_5316 ;
  wire \VexRiscv/Madd__zz_27_25_5317 ;
  wire \VexRiscv/Madd__zz_27__cy<0>41 ;
  wire \VexRiscv/Madd__zz_27__lut<0>41_5319 ;
  wire \VexRiscv/Madd__zz_27_24_5320 ;
  wire \VexRiscv/Madd__zz_27__cy<0>40 ;
  wire \VexRiscv/Madd__zz_27__lut<0>40_5322 ;
  wire \VexRiscv/Madd__zz_27_23_5323 ;
  wire \VexRiscv/Madd__zz_27__cy<0>39 ;
  wire \VexRiscv/Madd__zz_27__lut<0>39_5325 ;
  wire \VexRiscv/Madd__zz_27_22_5326 ;
  wire \VexRiscv/Madd__zz_27__cy<0>38 ;
  wire \VexRiscv/Madd__zz_27__lut<0>38_5328 ;
  wire \VexRiscv/Madd__zz_27_21_5329 ;
  wire \VexRiscv/Madd__zz_27__cy<0>37 ;
  wire \VexRiscv/Madd__zz_27__lut<0>37_5331 ;
  wire \VexRiscv/Madd__zz_27_20_5332 ;
  wire \VexRiscv/Madd__zz_27__cy<0>36 ;
  wire \VexRiscv/Madd__zz_27__lut<0>36_5334 ;
  wire \VexRiscv/Madd__zz_27_19_5335 ;
  wire \VexRiscv/Madd__zz_27__cy<0>35 ;
  wire \VexRiscv/Madd__zz_27__lut<0>35_5337 ;
  wire \VexRiscv/Madd__zz_27_18_5338 ;
  wire \VexRiscv/Madd__zz_27__cy<0>34 ;
  wire \VexRiscv/Madd__zz_27__lut<0>34_5340 ;
  wire \VexRiscv/Madd__zz_27_17_5341 ;
  wire \VexRiscv/Madd__zz_27__cy<0>33 ;
  wire \VexRiscv/Madd__zz_27__lut<0>33_5343 ;
  wire \VexRiscv/Madd__zz_27_16_5344 ;
  wire \VexRiscv/Madd__zz_27__cy<0>32 ;
  wire \VexRiscv/Madd__zz_27__lut<0>32_5346 ;
  wire \VexRiscv/Madd__zz_27_15_5347 ;
  wire \VexRiscv/Madd__zz_27__cy<0>31 ;
  wire \VexRiscv/Madd__zz_27__lut<0>31_5349 ;
  wire \VexRiscv/Madd__zz_27_14_5350 ;
  wire \VexRiscv/Madd__zz_27__cy<0>30 ;
  wire \VexRiscv/Madd__zz_27__lut<0>30_5352 ;
  wire \VexRiscv/Madd__zz_27_13_5353 ;
  wire \VexRiscv/Madd__zz_27__cy<0>29 ;
  wire \VexRiscv/Madd__zz_27__lut<0>29_5355 ;
  wire \VexRiscv/Madd__zz_27_12_5356 ;
  wire \VexRiscv/Madd__zz_27__cy<0>28 ;
  wire \VexRiscv/Madd__zz_27__lut<0>28_5358 ;
  wire \VexRiscv/Madd__zz_27_11_5359 ;
  wire \VexRiscv/Madd__zz_27__cy<0>27 ;
  wire \VexRiscv/Madd__zz_27__lut<0>27_5361 ;
  wire \VexRiscv/Madd__zz_27_10_5362 ;
  wire \VexRiscv/Madd__zz_27__cy<0>26 ;
  wire \VexRiscv/Madd__zz_27__lut<0>26_5364 ;
  wire \VexRiscv/Madd__zz_27_9_5365 ;
  wire \VexRiscv/Madd__zz_27__cy<0>25 ;
  wire \VexRiscv/Madd__zz_27__lut<0>25_5367 ;
  wire \VexRiscv/Madd__zz_27_8_5368 ;
  wire \VexRiscv/Madd__zz_27__cy<0>24 ;
  wire \VexRiscv/Madd__zz_27__lut<0>24_5370 ;
  wire \VexRiscv/Madd__zz_27_7_5371 ;
  wire \VexRiscv/Madd__zz_27__cy<0>23 ;
  wire \VexRiscv/Madd__zz_27__lut<0>23_5373 ;
  wire \VexRiscv/Madd__zz_27_6_5374 ;
  wire \VexRiscv/Madd__zz_27__cy<0>22 ;
  wire \VexRiscv/Madd__zz_27__lut<0>22_5376 ;
  wire \VexRiscv/Madd__zz_27_5_5377 ;
  wire \VexRiscv/Madd__zz_27__cy<0>21 ;
  wire \VexRiscv/Madd__zz_27__lut<0>21_5379 ;
  wire \VexRiscv/Madd__zz_27_4_5380 ;
  wire \VexRiscv/Madd__zz_27__cy<0>20 ;
  wire \VexRiscv/Madd__zz_27__lut<0>20_5382 ;
  wire \VexRiscv/Madd__zz_27_3_5383 ;
  wire \VexRiscv/Madd__zz_27__cy<0>19 ;
  wire \VexRiscv/Madd__zz_27__lut<0>19_5385 ;
  wire \VexRiscv/Madd__zz_27_2_5386 ;
  wire \VexRiscv/Madd__zz_27__cy<0>18 ;
  wire \VexRiscv/Madd__zz_27__lut<0>18_5388 ;
  wire \VexRiscv/Madd__zz_27_1_5389 ;
  wire \VexRiscv/Madd__zz_27__cy<0>17 ;
  wire \VexRiscv/Madd__zz_27__lut<0>17_5391 ;
  wire \VexRiscv/Madd__zz_27__5392 ;
  wire \VexRiscv/Madd__zz_27__cy<0>16 ;
  wire \VexRiscv/Madd__zz_27__lut<0>16_5394 ;
  wire \VexRiscv/Madd__zz_27__cy<0>15 ;
  wire \VexRiscv/Madd__zz_27__lut<0>15 ;
  wire \VexRiscv/Madd__zz_27__cy<0>14 ;
  wire \VexRiscv/Madd__zz_27__lut<0>14 ;
  wire \VexRiscv/Madd__zz_27__cy<0>13 ;
  wire \VexRiscv/Madd__zz_27__lut<0>13 ;
  wire \VexRiscv/Madd__zz_27__cy<0>12 ;
  wire \VexRiscv/Madd__zz_27__lut<0>12 ;
  wire \VexRiscv/Madd__zz_27__cy<0>11 ;
  wire \VexRiscv/Madd__zz_27__lut<0>11 ;
  wire \VexRiscv/Madd__zz_27__cy<0>10 ;
  wire \VexRiscv/Madd__zz_27__lut<0>10 ;
  wire \VexRiscv/Madd__zz_27__cy<0>9 ;
  wire \VexRiscv/Madd__zz_27__lut<0>9 ;
  wire \VexRiscv/Madd__zz_27__cy<0>8 ;
  wire \VexRiscv/Madd__zz_27__lut<0>8 ;
  wire \VexRiscv/Madd__zz_27__cy<0>7 ;
  wire \VexRiscv/Madd__zz_27__lut<0>7 ;
  wire \VexRiscv/Madd__zz_27__cy<0>6 ;
  wire \VexRiscv/Madd__zz_27__lut<0>6 ;
  wire \VexRiscv/Madd__zz_27__cy<0>5 ;
  wire \VexRiscv/Madd__zz_27__lut<0>5 ;
  wire \VexRiscv/Madd__zz_27__cy<0>4 ;
  wire \VexRiscv/Madd__zz_27__lut<0>4 ;
  wire \VexRiscv/Madd__zz_27__cy<0>3 ;
  wire \VexRiscv/Madd__zz_27__lut<0>3 ;
  wire \VexRiscv/Madd__zz_27__cy<0>2 ;
  wire \VexRiscv/Madd__zz_27__lut<0>2 ;
  wire \VexRiscv/Madd__zz_27__cy<0>1 ;
  wire \VexRiscv/Madd__zz_27__lut<0>1 ;
  wire \VexRiscv/_n5431_inv ;
  wire \VexRiscv/_n5573_inv ;
  wire \VexRiscv/_n5450_inv ;
  wire \VexRiscv/_n5616_inv ;
  wire \VexRiscv/_n5604_inv ;
  wire \VexRiscv/_n5515_inv ;
  wire \VexRiscv/_n5834_inv ;
  wire \VexRiscv/_n5461_inv ;
  wire \VexRiscv/_n5622_inv ;
  wire \VexRiscv/_n5404_inv ;
  wire \VexRiscv/execute_arbitration_isStuck_inv ;
  wire \VexRiscv/_zz_269__0 ;
  wire \VexRiscv/_zz_438_ ;
  wire \VexRiscv/_zz_417_ ;
  wire \VexRiscv/_zz_497_ ;
  wire \VexRiscv/_zz_496_ ;
  wire \VexRiscv/_zz_437_ ;
  wire \VexRiscv/_zz_148_[14] ;
  wire \VexRiscv/_zz_416_ ;
  wire \VexRiscv/_zz_148_[23] ;
  wire \VexRiscv/_zz_148_[24] ;
  wire \VexRiscv/_zz_387_ ;
  wire \VexRiscv/_zz_148_[28] ;
  wire \VexRiscv/_zz_55_ ;
  wire \VexRiscv/_zz_148_[16] ;
  wire \VexRiscv/_zz_35_ ;
  wire \VexRiscv/_zz_225_ ;
  wire \VexRiscv/_zz_148_[13] ;
  wire \VexRiscv/_zz_148_[29] ;
  wire \VexRiscv/IBusCachedPlugin_decodePrediction_cmd_hadBranch ;
  wire \VexRiscv/_zz_270_ ;
  wire \VexRiscv/_n5373 ;
  wire \VexRiscv/CsrPlugin_mstatus_MIE_CsrPlugin_mstatus_MIE_MUX_1606_o ;
  wire \VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<0> ;
  wire \VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<1> ;
  wire \VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<2> ;
  wire \VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<3> ;
  wire \VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<4> ;
  wire \VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<5> ;
  wire \VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<6> ;
  wire \VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<7> ;
  wire \VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<8> ;
  wire \VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<9> ;
  wire \VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<10> ;
  wire \VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<11> ;
  wire \VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<12> ;
  wire \VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<13> ;
  wire \VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<14> ;
  wire \VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<15> ;
  wire \VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<16> ;
  wire \VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<17> ;
  wire \VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<18> ;
  wire \VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<19> ;
  wire \VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<20> ;
  wire \VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<21> ;
  wire \VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<22> ;
  wire \VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<23> ;
  wire \VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<24> ;
  wire \VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<25> ;
  wire \VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<26> ;
  wire \VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<27> ;
  wire \VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<28> ;
  wire \VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<29> ;
  wire \VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<30> ;
  wire \VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<31> ;
  wire \VexRiscv/zz_208__execute_RS2[31]_AND_1379_o ;
  wire \VexRiscv/_zz_520_ ;
  wire \VexRiscv/_zz_518_ ;
  wire \VexRiscv/_zz_504_ ;
  wire \VexRiscv/_zz_494_ ;
  wire \VexRiscv/_zz_483_ ;
  wire \VexRiscv/_zz_403_ ;
  wire \VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<1> ;
  wire \VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<2> ;
  wire \VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<3> ;
  wire \VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<4> ;
  wire \VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<5> ;
  wire \VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<6> ;
  wire \VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<7> ;
  wire \VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<8> ;
  wire \VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<9> ;
  wire \VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<10> ;
  wire \VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<11> ;
  wire \VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<12> ;
  wire \VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<13> ;
  wire \VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<14> ;
  wire \VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<15> ;
  wire \VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<16> ;
  wire \VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<17> ;
  wire \VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<18> ;
  wire \VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<19> ;
  wire \VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<20> ;
  wire \VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<21> ;
  wire \VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<22> ;
  wire \VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<23> ;
  wire \VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<24> ;
  wire \VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<25> ;
  wire \VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<26> ;
  wire \VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<27> ;
  wire \VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<28> ;
  wire \VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<29> ;
  wire \VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<30> ;
  wire \VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<31> ;
  wire \VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<0> ;
  wire \VexRiscv/CsrPlugin_mstatus_MPIE_CsrPlugin_mstatus_MPIE_MUX_1605_o ;
  wire \VexRiscv/_zz_221_ ;
  wire \VexRiscv/_zz_38__5641 ;
  wire \VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<0> ;
  wire \VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<1> ;
  wire \VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<2> ;
  wire \VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<3> ;
  wire \VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<4> ;
  wire \VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<5> ;
  wire \VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<6> ;
  wire \VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<7> ;
  wire \VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<8> ;
  wire \VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<9> ;
  wire \VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<10> ;
  wire \VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<11> ;
  wire \VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<12> ;
  wire \VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<13> ;
  wire \VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<14> ;
  wire \VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<15> ;
  wire \VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<16> ;
  wire \VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<17> ;
  wire \VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<18> ;
  wire \VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<19> ;
  wire \VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<20> ;
  wire \VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<21> ;
  wire \VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<22> ;
  wire \VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<23> ;
  wire \VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<24> ;
  wire \VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<25> ;
  wire \VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<26> ;
  wire \VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<27> ;
  wire \VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<28> ;
  wire \VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<29> ;
  wire \VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<30> ;
  wire \VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<31> ;
  wire \VexRiscv/execute_BranchPlugin_eq ;
  wire \VexRiscv/memory_arbitration_haltItself ;
  wire \VexRiscv/memory_DivPlugin_div_counter_value[5]_PWR_23_o_equal_836_o ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValids_execute_CsrPlugin_exceptionPortCtrl_exceptionValids_decode_MUX_1580_o ;
  wire \VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<0> ;
  wire \VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<1> ;
  wire \VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<2> ;
  wire \VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<3> ;
  wire \VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<4> ;
  wire \VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<5> ;
  wire \VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<6> ;
  wire \VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<7> ;
  wire \VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<8> ;
  wire \VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<9> ;
  wire \VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<10> ;
  wire \VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<11> ;
  wire \VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<12> ;
  wire \VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<13> ;
  wire \VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<14> ;
  wire \VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<15> ;
  wire \VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<16> ;
  wire \VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<17> ;
  wire \VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<18> ;
  wire \VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<19> ;
  wire \VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<20> ;
  wire \VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<21> ;
  wire \VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<22> ;
  wire \VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<23> ;
  wire \VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<24> ;
  wire \VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<25> ;
  wire \VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<26> ;
  wire \VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<27> ;
  wire \VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<28> ;
  wire \VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<29> ;
  wire \VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<30> ;
  wire \VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<31> ;
  wire \VexRiscv/CsrPlugin_exception ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]_DBusCachedPlugin_exceptionBus_payload_code[3]_mux_817_OUT<0> ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]_DBusCachedPlugin_exceptionBus_payload_code[3]_mux_817_OUT<1> ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValids_decode_GND_15_o_MUX_1579_o ;
  wire \VexRiscv/writeBack_arbitration_isStuck_CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack_AND_1380_o ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValids_memory_CsrPlugin_exceptionPortCtrl_exceptionValids_execute_MUX_1581_o ;
  wire \VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_ready_6042 ;
  wire \VexRiscv/execute_SrcPlugin_addSub[0] ;
  wire \VexRiscv/execute_SrcPlugin_addSub[1] ;
  wire \VexRiscv/execute_SrcPlugin_addSub[2] ;
  wire \VexRiscv/execute_SrcPlugin_addSub[3] ;
  wire \VexRiscv/execute_SrcPlugin_addSub[4] ;
  wire \VexRiscv/execute_SrcPlugin_addSub[5] ;
  wire \VexRiscv/execute_SrcPlugin_addSub[6] ;
  wire \VexRiscv/execute_SrcPlugin_addSub[7] ;
  wire \VexRiscv/execute_SrcPlugin_addSub[8] ;
  wire \VexRiscv/execute_SrcPlugin_addSub[9] ;
  wire \VexRiscv/execute_SrcPlugin_addSub[10] ;
  wire \VexRiscv/execute_SrcPlugin_addSub[11] ;
  wire \VexRiscv/execute_SrcPlugin_addSub[12] ;
  wire \VexRiscv/execute_SrcPlugin_addSub[13] ;
  wire \VexRiscv/execute_SrcPlugin_addSub[14] ;
  wire \VexRiscv/execute_SrcPlugin_addSub[15] ;
  wire \VexRiscv/execute_SrcPlugin_addSub[16] ;
  wire \VexRiscv/execute_SrcPlugin_addSub[17] ;
  wire \VexRiscv/execute_SrcPlugin_addSub[18] ;
  wire \VexRiscv/execute_SrcPlugin_addSub[19] ;
  wire \VexRiscv/execute_SrcPlugin_addSub[20] ;
  wire \VexRiscv/execute_SrcPlugin_addSub[21] ;
  wire \VexRiscv/execute_SrcPlugin_addSub[22] ;
  wire \VexRiscv/execute_SrcPlugin_addSub[23] ;
  wire \VexRiscv/execute_SrcPlugin_addSub[24] ;
  wire \VexRiscv/execute_SrcPlugin_addSub[26] ;
  wire \VexRiscv/execute_SrcPlugin_addSub[27] ;
  wire \VexRiscv/execute_SrcPlugin_addSub[28] ;
  wire \VexRiscv/execute_SrcPlugin_addSub[29] ;
  wire \VexRiscv/execute_SrcPlugin_addSub[30] ;
  wire \VexRiscv/execute_SrcPlugin_addSub[31] ;
  wire \VexRiscv/_zz_172_ ;
  wire \VexRiscv/_zz_260_ ;
  wire \VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<1> ;
  wire \VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<2> ;
  wire \VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<3> ;
  wire \VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<4> ;
  wire \VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<5> ;
  wire \VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<6> ;
  wire \VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<7> ;
  wire \VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<8> ;
  wire \VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<9> ;
  wire \VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<10> ;
  wire \VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<11> ;
  wire \VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<12> ;
  wire \VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<13> ;
  wire \VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<14> ;
  wire \VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<15> ;
  wire \VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<16> ;
  wire \VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<17> ;
  wire \VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<18> ;
  wire \VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<19> ;
  wire \VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<20> ;
  wire \VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<21> ;
  wire \VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<22> ;
  wire \VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<23> ;
  wire \VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<24> ;
  wire \VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<25> ;
  wire \VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<26> ;
  wire \VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<27> ;
  wire \VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<28> ;
  wire \VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<29> ;
  wire \VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<30> ;
  wire \VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<31> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<2> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<3> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<4> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<5> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<6> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<7> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<8> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<9> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<10> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<11> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<12> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<13> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<14> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<15> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<16> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<17> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<18> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<19> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<20> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<21> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<22> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<23> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<24> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<25> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<26> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<27> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<28> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<29> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<30> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<31> ;
  wire \VexRiscv/CsrPlugin_mcause_interrupt_CsrPlugin_hadException_MUX_1645_o ;
  wire \VexRiscv/_zz_256__6364 ;
  wire \VexRiscv/lastStageRegFileWrite_valid ;
  wire \VexRiscv/_zz_259_ ;
  wire \VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_wr ;
  wire \VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_valid ;
  wire \VexRiscv/GND_15_o_CsrPlugin_exceptionPortCtrl_exceptionValids_memory_MUX_1582_o ;
  wire \VexRiscv/memory_arbitration_isStuck ;
  wire \VexRiscv/zz_215___zz_216__AND_1373_o ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<2> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<3> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<4> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<5> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<6> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<7> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<8> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<9> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<10> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<11> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<12> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<13> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<14> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<15> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<16> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<17> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<18> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<19> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<20> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<21> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<22> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<23> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<24> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<25> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<26> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<27> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<28> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<29> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<30> ;
  wire \VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<31> ;
  wire \VexRiscv/_zz_351__1_6511 ;
  wire \VexRiscv/_zz_351__2_6512 ;
  wire \VexRiscv/_zz_351__3_6513 ;
  wire \VexRiscv/_zz_351__4_6514 ;
  wire \VexRiscv/_zz_351__5_6515 ;
  wire \VexRiscv/_zz_351__6_6516 ;
  wire \VexRiscv/_zz_351__7_6517 ;
  wire \VexRiscv/_zz_351__8_6518 ;
  wire \VexRiscv/_zz_351__9_6519 ;
  wire \VexRiscv/_zz_351__10_6520 ;
  wire \VexRiscv/_zz_351__11_6521 ;
  wire \VexRiscv/_zz_351__12_6522 ;
  wire \VexRiscv/_zz_351__13_6523 ;
  wire \VexRiscv/_zz_351__14_6524 ;
  wire \VexRiscv/_zz_351__15_6525 ;
  wire \VexRiscv/_zz_351__16_6526 ;
  wire \VexRiscv/_zz_351__17_6527 ;
  wire \VexRiscv/_zz_351__18_6528 ;
  wire \VexRiscv/_zz_351__19_6529 ;
  wire \VexRiscv/_zz_351__20_6530 ;
  wire \VexRiscv/_zz_351__21_6531 ;
  wire \VexRiscv/_zz_351__22_6532 ;
  wire \VexRiscv/_zz_351__23_6533 ;
  wire \VexRiscv/_zz_351__24_6534 ;
  wire \VexRiscv/_zz_351__25_6535 ;
  wire \VexRiscv/_zz_351__26_6536 ;
  wire \VexRiscv/_zz_351__27_6537 ;
  wire \VexRiscv/_zz_351__28_6538 ;
  wire \VexRiscv/_zz_351__29_6539 ;
  wire \VexRiscv/_zz_351__30_6540 ;
  wire \VexRiscv/_zz_351__31_6541 ;
  wire \VexRiscv/memory_DivPlugin_rs1_31_6542 ;
  wire \VexRiscv/IBusCachedPlugin_injector_decodeRemoved_6546 ;
  wire \VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_0_6547 ;
  wire \VexRiscv/_zz_114__6548 ;
  wire \VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_6551 ;
  wire \VexRiscv/memory_to_writeBack_INSTRUCTION[7] ;
  wire \VexRiscv/memory_to_writeBack_INSTRUCTION[8] ;
  wire \VexRiscv/memory_to_writeBack_INSTRUCTION[9] ;
  wire \VexRiscv/memory_to_writeBack_INSTRUCTION[10] ;
  wire \VexRiscv/memory_to_writeBack_INSTRUCTION[11] ;
  wire \VexRiscv/memory_to_writeBack_INSTRUCTION[14] ;
  wire \VexRiscv/memory_to_writeBack_INSTRUCTION[12] ;
  wire \VexRiscv/memory_to_writeBack_INSTRUCTION[13] ;
  wire \VexRiscv/memory_to_writeBack_INSTRUCTION[28] ;
  wire \VexRiscv/memory_to_writeBack_INSTRUCTION[29] ;
  wire \VexRiscv/writeBack_arbitration_isValid_6597 ;
  wire \VexRiscv/memory_arbitration_isValid_6598 ;
  wire \VexRiscv/execute_arbitration_isValid_6599 ;
  wire \VexRiscv/CsrPlugin_mie_MSIE_6632 ;
  wire \VexRiscv/CsrPlugin_mie_MTIE_6633 ;
  wire \VexRiscv/CsrPlugin_mie_MEIE_6634 ;
  wire \VexRiscv/CsrPlugin_mstatus_MPIE_6635 ;
  wire \VexRiscv/CsrPlugin_mstatus_MIE_6636 ;
  wire \VexRiscv/_zz_129__6637 ;
  wire \VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_4_6638 ;
  wire \VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_3_6639 ;
  wire \VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_2_6640 ;
  wire \VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_1_6641 ;
  wire \VexRiscv/_zz_116__6642 ;
  wire \VexRiscv/decode_to_execute_MEMORY_MANAGMENT_6675 ;
  wire \VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_6676 ;
  wire \VexRiscv/decode_to_execute_CSR_WRITE_OPCODE_6679 ;
  wire \VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_6680 ;
  wire \VexRiscv/execute_to_memory_BRANCH_DO_6681 ;
  wire \VexRiscv/execute_to_memory_INSTRUCTION[14] ;
  wire \VexRiscv/execute_to_memory_INSTRUCTION[28] ;
  wire \VexRiscv/execute_to_memory_INSTRUCTION[29] ;
  wire \VexRiscv/execute_to_memory_INSTRUCTION[7] ;
  wire \VexRiscv/execute_to_memory_INSTRUCTION[8] ;
  wire \VexRiscv/execute_to_memory_INSTRUCTION[9] ;
  wire \VexRiscv/execute_to_memory_INSTRUCTION[10] ;
  wire \VexRiscv/execute_to_memory_INSTRUCTION[11] ;
  wire \VexRiscv/memory_to_writeBack_ENV_CTRL_0_6746 ;
  wire \VexRiscv/execute_to_memory_ENV_CTRL_0_6747 ;
  wire \VexRiscv/decode_to_execute_ENV_CTRL_0_6748 ;
  wire \VexRiscv/execute_to_memory_IS_DIV_6783 ;
  wire \VexRiscv/decode_to_execute_IS_DIV_6784 ;
  wire \VexRiscv/decode_to_execute_IS_RS2_SIGNED_6787 ;
  wire \VexRiscv/memory_to_writeBack_REGFILE_WRITE_VALID_6788 ;
  wire \VexRiscv/execute_to_memory_REGFILE_WRITE_VALID_6789 ;
  wire \VexRiscv/decode_to_execute_SRC_LESS_UNSIGNED_6790 ;
  wire \VexRiscv/decode_to_execute_MEMORY_WR_6791 ;
  wire \VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_6792 ;
  wire \VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_6883 ;
  wire \VexRiscv/memory_to_writeBack_MEMORY_ENABLE_6989 ;
  wire \VexRiscv/execute_to_memory_MEMORY_ENABLE_6990 ;
  wire \VexRiscv/decode_to_execute_MEMORY_ENABLE_6991 ;
  wire \VexRiscv/decode_to_execute_IS_CSR_6992 ;
  wire \VexRiscv/execute_to_memory_BYPASSABLE_MEMORY_STAGE_7083 ;
  wire \VexRiscv/decode_to_execute_BYPASSABLE_MEMORY_STAGE ;
  wire \VexRiscv/memory_to_writeBack_IS_MUL_7123 ;
  wire \VexRiscv/execute_to_memory_IS_MUL ;
  wire \VexRiscv/memory_DivPlugin_div_needRevert_7125 ;
  wire \VexRiscv/CsrPlugin_mcause_interrupt_7257 ;
  wire \VexRiscv/_zz_130__7402 ;
  wire \VexRiscv/memory_DivPlugin_div_done_7406 ;
  wire \VexRiscv/CsrPlugin_interrupt_valid_7407 ;
  wire \VexRiscv/CsrPlugin_mip_MSIP_7408 ;
  wire \VexRiscv/_zz_220__7409 ;
  wire \VexRiscv/_zz_213_ ;
  wire \VexRiscv/CsrPlugin_hadException_7412 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_7413 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_7414 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_7415 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_7416 ;
  wire \VexRiscv/_zz_173__7417 ;
  wire \VexRiscv/CsrPlugin_mip_MEIP_7450 ;
  wire \VexRiscv/_zz_160__7451 ;
  wire \VexRiscv/_zz_108__7452 ;
  wire \VexRiscv/memory_to_writeBack_MEMORY_WR_7485 ;
  wire \VexRiscv/dataCache_1__io_mem_cmd_valid ;
  wire \VexRiscv/dataCache_1__io_cpu_flush_ready ;
  wire \VexRiscv/dataCache_1__io_cpu_redo ;
  wire \VexRiscv/dataCache_1__io_cpu_writeBack_accessError ;
  wire \VexRiscv/dataCache_1__io_cpu_writeBack_unalignedAccess ;
  wire \VexRiscv/dataCache_1__io_cpu_writeBack_haltIt ;
  wire \VexRiscv/IBusCachedPlugin_cache_io_mem_cmd_valid ;
  wire \VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_error_7616 ;
  wire \VexRiscv/IBusCachedPlugin_cache_io_cpu_prefetch_haltIt ;
  wire \VexRiscv/zz_215__dBusWishbone_ACK_AND_1375_o ;
  wire \VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[19]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<6>_7762 ;
  wire \VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[19]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_cy<5>_7763 ;
  wire \VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[19]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<5>_7764 ;
  wire \VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[19]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_cy<4>_7765 ;
  wire \VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[19]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<4>_7766 ;
  wire \VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[19]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_cy<3>_7767 ;
  wire \VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[19]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<3>_7768 ;
  wire \VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[19]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_cy<2>_7769 ;
  wire \VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[19]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<2>_7770 ;
  wire \VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[19]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_cy<1>_7771 ;
  wire \VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[19]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<1>_7772 ;
  wire \VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[19]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_cy<0>_7773 ;
  wire \VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[19]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<0>_7774 ;
  wire \VexRiscv/IBusCachedPlugin_cache/Result<2>1 ;
  wire \VexRiscv/IBusCachedPlugin_cache/Result<1>1 ;
  wire \VexRiscv/IBusCachedPlugin_cache/Result<0>1 ;
  wire \VexRiscv/IBusCachedPlugin_cache/Result<7>_FRB_7778 ;
  wire \VexRiscv/IBusCachedPlugin_cache/Result<6>_FRB_7779 ;
  wire \VexRiscv/IBusCachedPlugin_cache/Result<5>_FRB_7780 ;
  wire \VexRiscv/IBusCachedPlugin_cache/Result<4>_FRB_7781 ;
  wire \VexRiscv/IBusCachedPlugin_cache/Result<3>_FRB_7782 ;
  wire \VexRiscv/IBusCachedPlugin_cache/Result<2>_FRB_7783 ;
  wire \VexRiscv/IBusCachedPlugin_cache/Result<1>_FRB_7784 ;
  wire \VexRiscv/IBusCachedPlugin_cache/Result<0>_FRB_7785 ;
  wire \VexRiscv/IBusCachedPlugin_cache/_zz_12_ ;
  wire \VexRiscv/IBusCachedPlugin_cache/fetchStage_hit_valid ;
  wire \VexRiscv/IBusCachedPlugin_cache/lineLoader_write_tag_0_valid ;
  wire \VexRiscv/IBusCachedPlugin_cache/_n0213 ;
  wire \VexRiscv/IBusCachedPlugin_cache/_zz_13_ ;
  wire \VexRiscv/IBusCachedPlugin_cache/fetchStage_read_waysValues_0_tag_address[19]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o ;
  wire \VexRiscv/IBusCachedPlugin_cache/lineLoader_cmdSent_7799 ;
  wire \VexRiscv/IBusCachedPlugin_cache/_zz_11_[0] ;
  wire \VexRiscv/IBusCachedPlugin_cache/_zz_11_[1] ;
  wire \VexRiscv/IBusCachedPlugin_cache/_zz_11_[2] ;
  wire \VexRiscv/IBusCachedPlugin_cache/_zz_11_[3] ;
  wire \VexRiscv/IBusCachedPlugin_cache/_zz_11_[4] ;
  wire \VexRiscv/IBusCachedPlugin_cache/_zz_11_[5] ;
  wire \VexRiscv/IBusCachedPlugin_cache/_zz_11_[6] ;
  wire \VexRiscv/IBusCachedPlugin_cache/_zz_11_[7] ;
  wire \VexRiscv/IBusCachedPlugin_cache/_zz_11_[8] ;
  wire \VexRiscv/IBusCachedPlugin_cache/_zz_11_[9] ;
  wire \VexRiscv/IBusCachedPlugin_cache/_zz_11_[10] ;
  wire \VexRiscv/IBusCachedPlugin_cache/_zz_11_[11] ;
  wire \VexRiscv/IBusCachedPlugin_cache/_zz_11_[12] ;
  wire \VexRiscv/IBusCachedPlugin_cache/_zz_11_[13] ;
  wire \VexRiscv/IBusCachedPlugin_cache/_zz_11_[14] ;
  wire \VexRiscv/IBusCachedPlugin_cache/_zz_11_[25] ;
  wire \VexRiscv/IBusCachedPlugin_cache/_zz_11_[26] ;
  wire \VexRiscv/IBusCachedPlugin_cache/_zz_11_[27] ;
  wire \VexRiscv/IBusCachedPlugin_cache/_zz_11_[28] ;
  wire \VexRiscv/IBusCachedPlugin_cache/_zz_11_[29] ;
  wire \VexRiscv/IBusCachedPlugin_cache/_zz_11_[30] ;
  wire \VexRiscv/IBusCachedPlugin_cache/_zz_11_[31] ;
  wire \VexRiscv/IBusCachedPlugin_cache/_zz_3__7852 ;
  wire \VexRiscv/IBusCachedPlugin_cache/lineLoader_fire ;
  wire \VexRiscv/IBusCachedPlugin_cache/lineLoader_valid_7854 ;
  wire \VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_7855 ;
  wire \VexRiscv/IBusCachedPlugin_cache/_zz_9_ ;
  wire \VexRiscv/IBusCachedPlugin_cache/lineLoader_flushPending_7857 ;
  wire \VexRiscv/dataCache_1_/Mmux_GND_17_o_stageB_mmuRsp_physicalAddress[2]_MUX_1373_o11 ;
  wire \VexRiscv/dataCache_1_/Madd_stageB_mmuRsp_physicalAddress[11]_GND_17_o_add_102_OUT_cy<4> ;
  wire \VexRiscv/dataCache_1_/Mcompar_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_ways_0_tagsReadRsp_address[19]_equal_58_o_lut<6>_7863 ;
  wire \VexRiscv/dataCache_1_/Mcompar_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_ways_0_tagsReadRsp_address[19]_equal_58_o_cy<5>_7864 ;
  wire \VexRiscv/dataCache_1_/Mcompar_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_ways_0_tagsReadRsp_address[19]_equal_58_o_lut<5>_7865 ;
  wire \VexRiscv/dataCache_1_/Mcompar_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_ways_0_tagsReadRsp_address[19]_equal_58_o_cy<4>_7866 ;
  wire \VexRiscv/dataCache_1_/Mcompar_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_ways_0_tagsReadRsp_address[19]_equal_58_o_lut<4>_7867 ;
  wire \VexRiscv/dataCache_1_/Mcompar_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_ways_0_tagsReadRsp_address[19]_equal_58_o_cy<3>_7868 ;
  wire \VexRiscv/dataCache_1_/Mcompar_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_ways_0_tagsReadRsp_address[19]_equal_58_o_lut<3>_7869 ;
  wire \VexRiscv/dataCache_1_/Mcompar_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_ways_0_tagsReadRsp_address[19]_equal_58_o_cy<2>_7870 ;
  wire \VexRiscv/dataCache_1_/Mcompar_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_ways_0_tagsReadRsp_address[19]_equal_58_o_lut<2>_7871 ;
  wire \VexRiscv/dataCache_1_/Mcompar_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_ways_0_tagsReadRsp_address[19]_equal_58_o_cy<1>_7872 ;
  wire \VexRiscv/dataCache_1_/Mcompar_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_ways_0_tagsReadRsp_address[19]_equal_58_o_lut<1>_7873 ;
  wire \VexRiscv/dataCache_1_/Mcompar_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_ways_0_tagsReadRsp_address[19]_equal_58_o_cy<0>_7874 ;
  wire \VexRiscv/dataCache_1_/Mcompar_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_ways_0_tagsReadRsp_address[19]_equal_58_o_lut<0>_7875 ;
  wire \VexRiscv/dataCache_1_/Sh3 ;
  wire \VexRiscv/dataCache_1_/Sh2 ;
  wire \VexRiscv/dataCache_1_/Sh1_7880 ;
  wire \VexRiscv/dataCache_1_/Sh ;
  wire \VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ;
  wire \VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ;
  wire \VexRiscv/dataCache_1_/n0237 ;
  wire \VexRiscv/dataCache_1_/_zz_2_ ;
  wire \VexRiscv/dataCache_1_/dataWriteCmd_payload_mask[3]__zz_1__AND_684_o ;
  wire \VexRiscv/dataCache_1_/dataWriteCmd_payload_mask[2]__zz_1__AND_683_o ;
  wire \VexRiscv/dataCache_1_/dataWriteCmd_payload_mask[1]__zz_1__AND_682_o ;
  wire \VexRiscv/dataCache_1_/dataWriteCmd_payload_mask[0]__zz_1__AND_681_o ;
  wire \VexRiscv/dataCache_1_/_zz_1_ ;
  wire \VexRiscv/dataCache_1_/stageA_wayHits_0 ;
  wire \VexRiscv/dataCache_1_/stage0_colisions ;
  wire \VexRiscv/dataCache_1_/loader_counter_willOverflow ;
  wire \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_GND_17_o_MUX_1412_o ;
  wire \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_GND_17_o_MUX_1411_o ;
  wire \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_GND_17_o_MUX_1410_o ;
  wire \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_GND_17_o_MUX_1409_o ;
  wire \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_GND_17_o_MUX_1408_o ;
  wire \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_GND_17_o_MUX_1407_o ;
  wire \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_GND_17_o_MUX_1406_o ;
  wire \VexRiscv/dataCache_1_/_zz_17_ ;
  wire \VexRiscv/dataCache_1_/_zz_13_ ;
  wire \VexRiscv/dataCache_1_/stageA_colisions ;
  wire \VexRiscv/dataCache_1_/io_cpu_memory_mmuBus_rsp_physicalAddress[31]_ways_0_tagsReadRsp_address[19]_equal_58_o ;
  wire \VexRiscv/dataCache_1_/loader_valid_7944 ;
  wire \VexRiscv/dataCache_1_/stageB_flusher_valid_7967 ;
  wire \VexRiscv/dataCache_1_/_zz_15_ ;
  wire \VexRiscv/dataCache_1_/stageB_memCmdSent_7975 ;
  wire \VexRiscv/dataCache_1_/stageB_colisions_0_7976 ;
  wire \VexRiscv/dataCache_1_/stageB_waysHits_0_7977 ;
  wire \VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced_7_7978 ;
  wire \VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced_6_7979 ;
  wire \VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced_5_7980 ;
  wire \VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced_4_7981 ;
  wire \VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced_3_7982 ;
  wire \VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced_2_7983 ;
  wire \VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced_1_7984 ;
  wire \VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced_0_7985 ;
  wire \VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced1_7_7986 ;
  wire \VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced1_6_7987 ;
  wire \VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced1_5_7988 ;
  wire \VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced1_4_7989 ;
  wire \VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced1_3_7990 ;
  wire \VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced1_2_7991 ;
  wire \VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced1_1_7992 ;
  wire \VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced1_0_7993 ;
  wire \VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced2_7_8002 ;
  wire \VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced2_6_8003 ;
  wire \VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced2_5_8004 ;
  wire \VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced2_4_8005 ;
  wire \VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced2_3_8006 ;
  wire \VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced2_2_8007 ;
  wire \VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced2_1_8008 ;
  wire \VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced2_0_8009 ;
  wire \VexRiscv/dataCache_1_/stageB_tagsReadRsp_0_error_8010 ;
  wire \VexRiscv/dataCache_1_/stageB_mmuRsp_isIoAccess_8013 ;
  wire \VexRiscv/dataCache_1_/stage0_colisions_regNextWhen_0_8014 ;
  wire \VexRiscv/execute_to_memory_MEMORY_WR_8019 ;
  wire \VexRiscv/dataCache_1_/_zz_5_ ;
  wire \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_mux_100_OUT<0> ;
  wire \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_mux_100_OUT<1> ;
  wire \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_mux_100_OUT<2> ;
  wire \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_mux_100_OUT<3> ;
  wire \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_mux_100_OUT<4> ;
  wire \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_mux_100_OUT<12> ;
  wire \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_mux_100_OUT<13> ;
  wire \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_mux_100_OUT<14> ;
  wire \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_mux_100_OUT<15> ;
  wire \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_mux_100_OUT<16> ;
  wire \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_mux_100_OUT<17> ;
  wire \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_mux_100_OUT<18> ;
  wire \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_mux_100_OUT<19> ;
  wire \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_mux_100_OUT<20> ;
  wire \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_mux_100_OUT<21> ;
  wire \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_mux_100_OUT<22> ;
  wire \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_mux_100_OUT<23> ;
  wire \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_mux_100_OUT<24> ;
  wire \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_mux_100_OUT<25> ;
  wire \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_mux_100_OUT<26> ;
  wire \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_mux_100_OUT<27> ;
  wire \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_mux_100_OUT<28> ;
  wire \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_mux_100_OUT<29> ;
  wire \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_mux_100_OUT<30> ;
  wire \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_mux_100_OUT<31> ;
  wire \VexRiscv/execute_to_memory_INSTRUCTION[12] ;
  wire \VexRiscv/execute_to_memory_INSTRUCTION[13] ;
  wire xilinxasyncresetsynchronizerimpl11_8112;
  wire xilinxasyncresetsynchronizerimpl12_8113;
  wire N0;
  wire \basesoc_csrcon_dat_r<3>1_8115 ;
  wire \basesoc_csrcon_dat_r<3>2_8116 ;
  wire N234;
  wire N42;
  wire N61;
  wire \basesoc_csrcon_dat_r<1>1_8120 ;
  wire \basesoc_csrcon_dat_r<1>2_8121 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT82 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT83_8123 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT72 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT73_8125 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT6 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT61_8127 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT62_8128 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT63_8129 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT5 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT51_8131 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT52_8132 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT53_8133 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT4 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT41_8135 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT42_8136 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT43_8137 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT3 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT31_8139 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT32_8140 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT33_8141 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT2 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT21_8143 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT22_8144 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT23_8145 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT12 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT13_8147 ;
  wire \basesoc_timer0_zero_trigger_INV_214_o<31>1_8149 ;
  wire \basesoc_timer0_zero_trigger_INV_214_o<31>2_8150 ;
  wire \basesoc_timer0_zero_trigger_INV_214_o<31>3_8151 ;
  wire \basesoc_timer0_zero_trigger_INV_214_o<31>4_8152 ;
  wire \basesoc_timer0_zero_trigger_INV_214_o<31>5_8153 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT12 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT13_8155 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT14_8156 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT15_8157 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT16_8158 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT17_8159 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT8 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT81_8161 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT84 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT85_8163 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT7 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT71_8165 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT74 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT75_8167 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT6 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT61_8169 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT62_8170 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT63_8171 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT64_8172 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT65_8173 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT5 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT51_8175 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT52_8176 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT53_8177 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT54_8178 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT55_8179 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT4 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT41_8181 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT42_8182 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT43_8183 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT44_8184 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT45_8185 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT3 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT31_8187 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT32_8188 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT33_8189 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT34_8190 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT35_8191 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT2 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT21_8193 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT22_8194 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT23_8195 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT24_8196 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT25_8197 ;
  wire \waittimer3_done<19>1_8199 ;
  wire \waittimer3_done<19>2_8200 ;
  wire \waittimer2_done<19>1_8202 ;
  wire \waittimer2_done<19>2_8203 ;
  wire \waittimer1_done<19>1_8205 ;
  wire \waittimer1_done<19>2_8206 ;
  wire \waittimer0_done<19>1_8208 ;
  wire \waittimer0_done<19>2_8209 ;
  wire \waittimer4_done<19>1_8211 ;
  wire \waittimer4_done<19>2_8212 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT70 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT702_8214 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT703_8215 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT704_8216 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT705_FRB_8217 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT706_8218 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT707_8219 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT708_8220 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT7010_8221 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT7012 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT7013_8223 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT52 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT521_8225 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT522_8226 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT523_8227 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT524_8228 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT525_8229 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT527 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT528_8231 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT5210 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT5211_8233 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT5212_8234 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT61 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT611_8236 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT612_8237 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT613_8238 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT614_8239 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT615_8240 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT616_8241 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT617_8242 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT618_8243 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT619_8244 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT6110_8245 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT6111_8246 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT6112_8247 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT42 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT421_8249 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT422_8250 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT423_8251 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT426 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT427_8253 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT428_8254 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT429_8255 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT4210_8256 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT4211_8257 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT4212_8258 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT4213_8259 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT4214_8260 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT32 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT321_8262 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT322_8263 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT323_8264 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT326 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT327_8266 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT328_8267 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT329_8268 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT3210_8269 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT3211_8270 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT3212_8271 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT3213_8272 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT3214_8273 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT22 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT221_8275 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT224 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT225_8277 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT226_8278 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT227_8279 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT228_8280 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT229_8281 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT2210_8282 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT2211_8283 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT2212_8284 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT2213_8285 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT78 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT781_8287 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT782_8288 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT783_8289 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT784_8290 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT785_8291 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT787 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT788_8293 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT11 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT111_8295 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT114 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT115_8297 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT116_8298 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT117_8299 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT118_8300 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT119_8301 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT1110_8302 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT1111_8303 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT1112_8304 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT1113_8305 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1327_OUT2 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1327_OUT21_8307 ;
  wire N810;
  wire N106;
  wire N121;
  wire N1410;
  wire N1610;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_533_o1_8313;
  wire basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_533_o2_8314;
  wire basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_cas_AND_531_o1_8315;
  wire basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_cas_AND_531_o2_8316;
  wire Mmux_array_muxed1111;
  wire _n5408_inv1_8318;
  wire _n5408_inv2_8319;
  wire _n5408_inv3_8320;
  wire _n5408_inv4_8321;
  wire _n5408_inv5_8322;
  wire _n5408_inv6_8323;
  wire N201;
  wire \basesoc_done<19>1_8326 ;
  wire \basesoc_done<19>2_8327 ;
  wire N2210;
  wire N241;
  wire N2810;
  wire N301;
  wire N3410;
  wire N362;
  wire N381;
  wire N4010;
  wire N426;
  wire N44;
  wire N46;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1307_OUT8 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1307_OUT6 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1307_OUT4 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1307_OUT2 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1307_OUT10 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1327_OUT4 ;
  wire N50;
  wire N52;
  wire \cache_state_FSM_FFd3-In1 ;
  wire \cache_state_FSM_FFd3-In2_8348 ;
  wire \multiplexer_state_FSM_FFd2-In1_8349 ;
  wire \multiplexer_state_FSM_FFd2-In2_8350 ;
  wire \multiplexer_state_FSM_FFd2-In3_8351 ;
  wire N56;
  wire \bankmachine0_state_FSM_FFd2-In1_8353 ;
  wire N58;
  wire \bankmachine1_state_FSM_FFd2-In1_8355 ;
  wire N60;
  wire \bankmachine2_state_FSM_FFd2-In1_8357 ;
  wire N62;
  wire \bankmachine3_state_FSM_FFd2-In1_8359 ;
  wire N64;
  wire N66;
  wire Mmux_basesoc_shared_dat_r1;
  wire Mmux_basesoc_shared_dat_r11;
  wire Mmux_basesoc_shared_dat_r12;
  wire Mmux_basesoc_shared_dat_r121_8365;
  wire Mmux_basesoc_shared_dat_r23_8366;
  wire Mmux_basesoc_shared_dat_r231_8367;
  wire Mmux_basesoc_shared_dat_r26_8368;
  wire Mmux_basesoc_shared_dat_r261_8369;
  wire Mmux_basesoc_shared_dat_r2;
  wire Mmux_basesoc_shared_dat_r21;
  wire Mmux_basesoc_shared_dat_r3;
  wire Mmux_basesoc_shared_dat_r31;
  wire Mmux_basesoc_shared_dat_r4;
  wire Mmux_basesoc_shared_dat_r41_8375;
  wire Mmux_basesoc_shared_dat_r5;
  wire Mmux_basesoc_shared_dat_r51_8377;
  wire Mmux_basesoc_shared_dat_r27;
  wire Mmux_basesoc_shared_dat_r271_8379;
  wire Mmux_basesoc_shared_dat_r111_8380;
  wire Mmux_basesoc_shared_dat_r112_8381;
  wire Mmux_basesoc_shared_dat_r13;
  wire Mmux_basesoc_shared_dat_r131_8383;
  wire Mmux_basesoc_shared_dat_r14;
  wire Mmux_basesoc_shared_dat_r141_8385;
  wire Mmux_basesoc_shared_dat_r15;
  wire Mmux_basesoc_shared_dat_r151_8387;
  wire Mmux_basesoc_shared_dat_r6;
  wire Mmux_basesoc_shared_dat_r61_8389;
  wire Mmux_basesoc_shared_dat_r16;
  wire Mmux_basesoc_shared_dat_r161_8391;
  wire Mmux_basesoc_shared_dat_r17;
  wire Mmux_basesoc_shared_dat_r171_8393;
  wire Mmux_basesoc_shared_dat_r18;
  wire Mmux_basesoc_shared_dat_r181_8395;
  wire Mmux_basesoc_shared_dat_r19;
  wire Mmux_basesoc_shared_dat_r191_8397;
  wire Mmux_basesoc_shared_dat_r20;
  wire Mmux_basesoc_shared_dat_r201_8399;
  wire Mmux_basesoc_shared_dat_r28;
  wire Mmux_basesoc_shared_dat_r281_8401;
  wire Mmux_basesoc_shared_dat_r211_8402;
  wire Mmux_basesoc_shared_dat_r212_8403;
  wire Mmux_basesoc_shared_dat_r22;
  wire Mmux_basesoc_shared_dat_r221_8405;
  wire Mmux_basesoc_shared_dat_r24;
  wire Mmux_basesoc_shared_dat_r241_8407;
  wire Mmux_basesoc_shared_dat_r25;
  wire Mmux_basesoc_shared_dat_r251_8409;
  wire Mmux_basesoc_shared_dat_r7;
  wire Mmux_basesoc_shared_dat_r71_8411;
  wire Mmux_basesoc_shared_dat_r29;
  wire Mmux_basesoc_shared_dat_r291_8413;
  wire Mmux_basesoc_shared_dat_r30;
  wire Mmux_basesoc_shared_dat_r301_8415;
  wire Mmux_basesoc_shared_dat_r311_8416;
  wire Mmux_basesoc_shared_dat_r312_8417;
  wire Mmux_basesoc_shared_dat_r32;
  wire Mmux_basesoc_shared_dat_r321_8419;
  wire Mmux_basesoc_shared_dat_r8;
  wire Mmux_basesoc_shared_dat_r81_8421;
  wire Mmux_basesoc_shared_dat_r9;
  wire Mmux_basesoc_shared_dat_r91_8423;
  wire Mmux_basesoc_shared_dat_r10;
  wire Mmux_basesoc_shared_dat_r101_8425;
  wire N68;
  wire N70;
  wire N72;
  wire N7410;
  wire roundrobin0_grant_roundrobin3_grant_OR_332_o2_8430;
  wire roundrobin0_grant_roundrobin3_grant_OR_332_o3_8431;
  wire roundrobin0_grant_roundrobin3_grant_OR_332_o4_8432;
  wire N761;
  wire N781;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd1-In1_8435 ;
  wire \basesoc_sdram_choose_req_grant_FSM_FFd2-In2_8436 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_8437 ;
  wire \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In2_8438 ;
  wire N801;
  wire N821;
  wire \basesoc_csrcon_dat_r<0>1_8441 ;
  wire \basesoc_csrcon_dat_r<0>2_8442 ;
  wire N841;
  wire \basesoc_csrcon_dat_r<2>1_8444 ;
  wire \basesoc_csrcon_dat_r<2>2_8445 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT7 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT71_8447 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT73 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT74_8449 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT75_8450 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT76 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT77_8452 ;
  wire N881;
  wire N961;
  wire N981;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT3 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT31_8457 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT32_8458 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT33_8459 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT8 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT81_8461 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT82_8462 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT83_8463 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT84_8464 ;
  wire basesoc_port_cmd_ready1_8465;
  wire basesoc_port_cmd_ready2_8466;
  wire basesoc_port_cmd_ready3_8467;
  wire N1001;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT1 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT11_8470 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT12_8471 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT13_8472 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT14_8473 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT5 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT51_8475 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT52_8476 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT53_8477 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT54_8478 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT6 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT62 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT63_8481 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT64_8482 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT65_8483 ;
  wire N1021;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT4 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT41_8486 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT42_8487 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT44 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT45_8489 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT2 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT21_8491 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT22_8492 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT23_8493 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT24_8494 ;
  wire \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT25_8495 ;
  wire N1041;
  wire \VexRiscv/_n8821<3>1_8498 ;
  wire \VexRiscv/_n8819<7>1_8500 ;
  wire \VexRiscv/_n8817<11>1_8501 ;
  wire \VexRiscv/_n8817<11>2_8502 ;
  wire \VexRiscv/decode_arbitration_isStuck1_8503 ;
  wire \VexRiscv/decode_arbitration_isStuck2_8504 ;
  wire \VexRiscv/decode_arbitration_isStuck3_8505 ;
  wire \VexRiscv/decode_arbitration_isStuck4_8506 ;
  wire \VexRiscv/decode_arbitration_isStuck6_8507 ;
  wire \VexRiscv/decode_arbitration_isStuck7_8508 ;
  wire \VexRiscv/decode_arbitration_isStuck8_8509 ;
  wire \VexRiscv/decode_arbitration_isStuck9_8510 ;
  wire N1061;
  wire N108;
  wire N110;
  wire N112;
  wire N114;
  wire \VexRiscv/Sh661_8516 ;
  wire \VexRiscv/Sh662_8517 ;
  wire \VexRiscv/_n8817<12>1_8518 ;
  wire \VexRiscv/_n8817<12>2_8519 ;
  wire \VexRiscv/_n8814<25>1_8520 ;
  wire \VexRiscv/_n8814<25>2_8521 ;
  wire N118;
  wire N120;
  wire N122;
  wire N124;
  wire N126;
  wire \VexRiscv/_n5427<1>1_8528 ;
  wire \VexRiscv/_n5427<1>2_8529 ;
  wire \VexRiscv/_n5427<1>4 ;
  wire \VexRiscv/_n5427<1>7_FRB_8531 ;
  wire \VexRiscv/_n5427<1>7_8532 ;
  wire \VexRiscv/_n5427<1>9_FRB_8533 ;
  wire \VexRiscv/_n5427<1>10_FRB_8534 ;
  wire \VexRiscv/_n5427<1>10_8535 ;
  wire \VexRiscv/_n5427<1>11_8536 ;
  wire \VexRiscv/_n5427<1>12_8537 ;
  wire \VexRiscv/_n5427<1>14 ;
  wire N128;
  wire \VexRiscv/Mmux__zz_42_1 ;
  wire N130;
  wire N132;
  wire N134;
  wire N136;
  wire N1381;
  wire N1401;
  wire \VexRiscv/Mmux__zz_89_41 ;
  wire N1421;
  wire N1441;
  wire N1461;
  wire N1481;
  wire N1501;
  wire N1521;
  wire N1541;
  wire N1561;
  wire N1581;
  wire N1601;
  wire \VexRiscv/Mmux__zz_89_51 ;
  wire \VexRiscv/Mmux__zz_89_2 ;
  wire \VexRiscv/Mmux__zz_89_21_8560 ;
  wire \VexRiscv/Mmux__zz_89_71 ;
  wire \VexRiscv/Mmux__zz_89_72_8562 ;
  wire N1621;
  wire N1641;
  wire N1661;
  wire N1681;
  wire \VexRiscv/Mmux__zz_89_321 ;
  wire \VexRiscv/Mmux__zz_89_322_8568 ;
  wire N170;
  wire N172;
  wire \VexRiscv/Mmux__zz_89_311 ;
  wire \VexRiscv/Mmux__zz_89_312_8572 ;
  wire N174;
  wire N176;
  wire N178;
  wire N180;
  wire \VexRiscv/Mmux__zz_89_61 ;
  wire N182;
  wire N184;
  wire N186;
  wire N188;
  wire N190;
  wire N192;
  wire N194;
  wire N196;
  wire N198;
  wire N200;
  wire N2021;
  wire N2041;
  wire N2061;
  wire N2081;
  wire N2101;
  wire N2121;
  wire N2141;
  wire N2161;
  wire N2181;
  wire N2201;
  wire N2221;
  wire N2241;
  wire N2261;
  wire N2281;
  wire N2301;
  wire N2321;
  wire N2341;
  wire N236;
  wire N238;
  wire N240;
  wire N242;
  wire N244;
  wire N246;
  wire N248;
  wire N250;
  wire N252;
  wire N254;
  wire N256;
  wire N258;
  wire N260;
  wire N262;
  wire N264;
  wire N2661;
  wire N2681;
  wire N2701;
  wire N2721;
  wire N2741;
  wire N2761;
  wire N2781;
  wire N2801;
  wire N2821;
  wire N2841;
  wire N2861;
  wire N2881;
  wire N2901;
  wire N2921;
  wire \VexRiscv/Mmux__zz_89_33 ;
  wire N2941;
  wire N2961;
  wire \VexRiscv/_zz_148_<14>2 ;
  wire N298;
  wire N300;
  wire \VexRiscv/zz_208__execute_RS2[31]_AND_1379_o1_8640 ;
  wire \VexRiscv/zz_208__execute_RS2[31]_AND_1379_o2_8641 ;
  wire \VexRiscv/zz_208__execute_RS2[31]_AND_1379_o3_8642 ;
  wire \VexRiscv/zz_208__execute_RS2[31]_AND_1379_o4_8643 ;
  wire \VexRiscv/zz_208__execute_RS2[31]_AND_1379_o5_8644 ;
  wire \VexRiscv/zz_208__execute_RS2[31]_AND_1379_o6_8645 ;
  wire \VexRiscv/Mmux_decode_RS1141_8646 ;
  wire \VexRiscv/Mmux_decode_RS11411_8647 ;
  wire \VexRiscv/Mmux_decode_RS1110 ;
  wire \VexRiscv/Mmux_decode_RS11102_8649 ;
  wire \VexRiscv/Mmux_decode_RS1143_8650 ;
  wire \VexRiscv/Mmux_decode_RS11431_8651 ;
  wire \VexRiscv/Mmux_decode_RS110 ;
  wire \VexRiscv/Mmux_decode_RS1101_8653 ;
  wire \VexRiscv/Mmux_decode_RS1119_8654 ;
  wire \VexRiscv/Mmux_decode_RS11191_8655 ;
  wire \VexRiscv/Mmux_decode_RS1111_8656 ;
  wire \VexRiscv/Mmux_decode_RS11111_8657 ;
  wire \VexRiscv/Mmux_decode_RS12 ;
  wire \VexRiscv/Mmux_decode_RS121 ;
  wire \VexRiscv/Mmux_decode_RS111 ;
  wire \VexRiscv/Mmux_decode_RS1112 ;
  wire \VexRiscv/Mmux_decode_RS1120 ;
  wire \VexRiscv/Mmux_decode_RS11201_8663 ;
  wire N302;
  wire \VexRiscv/Mmux_decode_RS11121_8665 ;
  wire \VexRiscv/Mmux_decode_RS11122_8666 ;
  wire \VexRiscv/Mmux_decode_RS13 ;
  wire \VexRiscv/Mmux_decode_RS131 ;
  wire N304;
  wire \VexRiscv/Mmux_decode_RS112 ;
  wire \VexRiscv/Mmux_decode_RS1121 ;
  wire \VexRiscv/Mmux_decode_RS11211_8672 ;
  wire \VexRiscv/Mmux_decode_RS11212_8673 ;
  wire \VexRiscv/Mmux_decode_RS1113 ;
  wire \VexRiscv/Mmux_decode_RS11131_8675 ;
  wire \VexRiscv/Mmux_decode_RS14 ;
  wire \VexRiscv/Mmux_decode_RS141_8677 ;
  wire \VexRiscv/Mmux_decode_RS1139_8678 ;
  wire \VexRiscv/Mmux_decode_RS11391_8679 ;
  wire \VexRiscv/Mmux_decode_RS130 ;
  wire \VexRiscv/Mmux_decode_RS1301_8681 ;
  wire \VexRiscv/Mmux_decode_RS113 ;
  wire \VexRiscv/Mmux_decode_RS1131 ;
  wire \VexRiscv/Mmux_decode_RS1122 ;
  wire \VexRiscv/Mmux_decode_RS11221_8685 ;
  wire N308;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT5 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT51_8688 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT6 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT61_8690 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT7 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT71_8692 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT8 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT81_8694 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT9 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT91_8696 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc2 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc21_8698 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT10 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT101_8700 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT11 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT111_8702 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT12 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT121_8704 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT13 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT131_8706 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT14 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT141_8708 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT15 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT151_8710 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT16 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT161_8712 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT17 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT171_8714 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT18 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT181_8716 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT19 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT191_8718 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc4 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc41_8720 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT20 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT201_8722 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc42 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc421_8724 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT22 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT221_8726 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT23 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT231_8728 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc48 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc481_8730 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc50 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc501_8732 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc52 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc521_8734 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc54 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc541_8736 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc56 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc561_8738 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc58 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc581_8740 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT3 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT31_8742 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc60 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc601_8744 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT4 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT41_8746 ;
  wire \VexRiscv/_zz_256__SW0_FRB_8747 ;
  wire N312;
  wire N314;
  wire N316;
  wire N318;
  wire \VexRiscv/Mmux_decode_RS1123 ;
  wire \VexRiscv/Mmux_decode_RS11231_8753 ;
  wire \VexRiscv/Mmux_decode_RS114 ;
  wire \VexRiscv/Mmux_decode_RS1144 ;
  wire N320;
  wire \VexRiscv/Mmux_decode_RS115 ;
  wire \VexRiscv/Mmux_decode_RS1151_8758 ;
  wire \VexRiscv/Mmux_decode_RS1124 ;
  wire \VexRiscv/Mmux_decode_RS11241_8760 ;
  wire \VexRiscv/Mmux_decode_RS1114 ;
  wire \VexRiscv/Mmux_decode_RS11141_8762 ;
  wire \VexRiscv/Mmux_decode_RS15 ;
  wire \VexRiscv/Mmux_decode_RS151_8764 ;
  wire \VexRiscv/Mmux_decode_RS1116 ;
  wire \VexRiscv/Mmux_decode_RS11161_8766 ;
  wire \VexRiscv/Mmux_decode_RS17 ;
  wire \VexRiscv/Mmux_decode_RS171_8768 ;
  wire \VexRiscv/Mmux_decode_RS132 ;
  wire \VexRiscv/Mmux_decode_RS1321_8770 ;
  wire \VexRiscv/Mmux_decode_RS1140 ;
  wire \VexRiscv/Mmux_decode_RS11401_8772 ;
  wire \VexRiscv/Mmux_decode_RS1311_8773 ;
  wire \VexRiscv/Mmux_decode_RS1312_8774 ;
  wire \VexRiscv/Mmux_decode_RS11311_8775 ;
  wire \VexRiscv/Mmux_decode_RS11312_8776 ;
  wire \VexRiscv/Mmux_decode_RS122 ;
  wire \VexRiscv/Mmux_decode_RS1221_8778 ;
  wire N322;
  wire \VexRiscv/Mmux_decode_RS1115 ;
  wire \VexRiscv/Mmux_decode_RS11151_8781 ;
  wire \VexRiscv/Mmux_decode_RS16 ;
  wire \VexRiscv/Mmux_decode_RS161_8783 ;
  wire \VexRiscv/_zz_184_1_8784 ;
  wire \VexRiscv/Mmux_decode_RS1134 ;
  wire \VexRiscv/Mmux_decode_RS11341_8786 ;
  wire \VexRiscv/Mmux_decode_RS125 ;
  wire \VexRiscv/Mmux_decode_RS1251_8788 ;
  wire \VexRiscv/Mmux_decode_RS1125 ;
  wire \VexRiscv/Mmux_decode_RS11251_8790 ;
  wire \VexRiscv/Mmux_decode_RS116 ;
  wire \VexRiscv/Mmux_decode_RS1161_8792 ;
  wire \VexRiscv/Mmux_decode_RS1138 ;
  wire \VexRiscv/Mmux_decode_RS11381_8794 ;
  wire \VexRiscv/Mmux__zz_89_29 ;
  wire \VexRiscv/Mmux__zz_89_292 ;
  wire \VexRiscv/Mmux_decode_RS129 ;
  wire \VexRiscv/Mmux_decode_RS1291_8798 ;
  wire \VexRiscv/Mmux_decode_RS1137 ;
  wire \VexRiscv/Mmux_decode_RS11371_8800 ;
  wire \VexRiscv/Mmux__zz_89_28 ;
  wire \VexRiscv/Mmux__zz_89_281_8802 ;
  wire \VexRiscv/Mmux_decode_RS128 ;
  wire \VexRiscv/Mmux_decode_RS1281_8804 ;
  wire \VexRiscv/Mmux_decode_RS1126 ;
  wire \VexRiscv/Mmux_decode_RS11261_8806 ;
  wire \VexRiscv/Mmux_decode_RS117 ;
  wire \VexRiscv/Mmux_decode_RS1171_8808 ;
  wire \VexRiscv/Mmux_decode_RS1127 ;
  wire \VexRiscv/Mmux_decode_RS11271_8810 ;
  wire \VexRiscv/Mmux_decode_RS118 ;
  wire \VexRiscv/Mmux_decode_RS1181_8812 ;
  wire \VexRiscv/Mmux_decode_RS1132 ;
  wire \VexRiscv/Mmux_decode_RS11321_8814 ;
  wire \VexRiscv/Mmux__zz_89_23 ;
  wire \VexRiscv/Mmux__zz_89_231_8816 ;
  wire \VexRiscv/Mmux_decode_RS123 ;
  wire \VexRiscv/Mmux_decode_RS1231_8818 ;
  wire \VexRiscv/Mmux_decode_RS1128 ;
  wire \VexRiscv/Mmux_decode_RS11281_8820 ;
  wire \VexRiscv/Mmux_decode_RS119 ;
  wire \VexRiscv/Mmux_decode_RS1191_8822 ;
  wire \VexRiscv/Mmux_decode_RS1129 ;
  wire \VexRiscv/Mmux_decode_RS11291_8824 ;
  wire \VexRiscv/Mmux_decode_RS120 ;
  wire \VexRiscv/Mmux_decode_RS1201_8826 ;
  wire \VexRiscv/Mmux_decode_RS1133 ;
  wire \VexRiscv/Mmux_decode_RS11331_8828 ;
  wire \VexRiscv/Mmux_decode_RS124 ;
  wire \VexRiscv/Mmux_decode_RS1241_8830 ;
  wire \VexRiscv/Mmux_decode_RS1130 ;
  wire \VexRiscv/Mmux_decode_RS11301_8832 ;
  wire \VexRiscv/Mmux_decode_RS1211_8833 ;
  wire \VexRiscv/Mmux_decode_RS1212_8834 ;
  wire \VexRiscv/Mmux_decode_RS1135 ;
  wire \VexRiscv/Mmux_decode_RS11351_8836 ;
  wire \VexRiscv/Mmux__zz_89_26 ;
  wire \VexRiscv/Mmux__zz_89_261_8838 ;
  wire \VexRiscv/Mmux_decode_RS126 ;
  wire \VexRiscv/Mmux_decode_RS1261_8840 ;
  wire \VexRiscv/Mmux_decode_RS1118 ;
  wire \VexRiscv/Mmux_decode_RS11181_8842 ;
  wire \VexRiscv/Mmux_decode_RS19 ;
  wire \VexRiscv/Mmux_decode_RS191_8844 ;
  wire \VexRiscv/Mmux_decode_RS1117 ;
  wire \VexRiscv/Mmux_decode_RS11171_8846 ;
  wire \VexRiscv/Mmux_decode_RS18 ;
  wire \VexRiscv/Mmux_decode_RS181_8848 ;
  wire \VexRiscv/Mmux_decode_RS1136 ;
  wire \VexRiscv/Mmux_decode_RS11361_8850 ;
  wire \VexRiscv/Mmux__zz_89_27 ;
  wire \VexRiscv/Mmux__zz_89_271_8852 ;
  wire \VexRiscv/Mmux_decode_RS127 ;
  wire \VexRiscv/Mmux_decode_RS1271_8854 ;
  wire \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT32_8855 ;
  wire \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT31_8856 ;
  wire \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT30 ;
  wire \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT29 ;
  wire \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT28 ;
  wire \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT27 ;
  wire \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT26 ;
  wire \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT25 ;
  wire \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT24 ;
  wire \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT23 ;
  wire \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT22_8865 ;
  wire \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT21_8866 ;
  wire \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT20 ;
  wire \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT19 ;
  wire \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT18 ;
  wire \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT17 ;
  wire \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT16 ;
  wire \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT15 ;
  wire \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT14 ;
  wire \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT13 ;
  wire \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT11 ;
  wire \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT10 ;
  wire \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT9 ;
  wire \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT8 ;
  wire \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT7 ;
  wire \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT6 ;
  wire \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT5 ;
  wire \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT4 ;
  wire \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT3 ;
  wire \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT2 ;
  wire \VexRiscv/Mmux__zz_89_1 ;
  wire \VexRiscv/Mmux__zz_89_11_8886 ;
  wire \VexRiscv/Mmux__zz_89_121_8887 ;
  wire \VexRiscv/Mmux__zz_89_122_8888 ;
  wire \VexRiscv/dataCache_1_/Mmux_stageB_mmuRsp_physicalAddress[31]_GND_17_o_MUX_1408_o1 ;
  wire \VexRiscv/dataCache_1_/Mmux_stageB_mmuRsp_physicalAddress[31]_GND_17_o_MUX_1408_o11_8890 ;
  wire \VexRiscv/dataCache_1_/Mmux_stageB_mmuRsp_physicalAddress[31]_GND_17_o_MUX_1409_o1 ;
  wire \VexRiscv/dataCache_1_/Mmux_stageB_mmuRsp_physicalAddress[31]_GND_17_o_MUX_1409_o11_8892 ;
  wire \VexRiscv/dataCache_1_/Mmux_stageB_mmuRsp_physicalAddress[31]_GND_17_o_MUX_1410_o1 ;
  wire \VexRiscv/dataCache_1_/Mmux_stageB_mmuRsp_physicalAddress[31]_GND_17_o_MUX_1410_o11_8894 ;
  wire N328;
  wire N3301;
  wire \VexRiscv/dataCache_1_/Mmux_stageB_mmuRsp_physicalAddress[31]_GND_17_o_MUX_1406_o1 ;
  wire \VexRiscv/dataCache_1_/Mmux_stageB_mmuRsp_physicalAddress[31]_GND_17_o_MUX_1406_o11_8898 ;
  wire \VexRiscv/dataCache_1_/stageA_colisions1_8899 ;
  wire \VexRiscv/dataCache_1_/stageA_colisions2_8900 ;
  wire \VexRiscv/dataCache_1_/stageA_colisions3_8901 ;
  wire \VexRiscv/dataCache_1_/stageA_colisions4_8902 ;
  wire \VexRiscv/dataCache_1_/stageA_colisions5_8903 ;
  wire \VexRiscv/dataCache_1_/stage0_colisions1_8904 ;
  wire \VexRiscv/dataCache_1_/stage0_colisions2_8905 ;
  wire \VexRiscv/dataCache_1_/stage0_colisions4_8906 ;
  wire \VexRiscv/dataCache_1_/stage0_colisions5_8907 ;
  wire \VexRiscv/dataCache_1_/stage0_colisions6_8908 ;
  wire N3321;
  wire N3361;
  wire base50_clk;
  wire basesoc_uart_phy_rx_busy_glue_set_8963;
  wire basesoc_sdram_cmd_payload_ras_glue_set_8964;
  wire basesoc_uart_tx_pending_glue_set_8965;
  wire basesoc_uart_phy_tx_busy_glue_set_8966;
  wire basesoc_uart_rx_fifo_readable_glue_set_8967;
  wire basesoc_uart_rx_pending_glue_set_8968;
  wire eventsourceprocess1_pending_glue_set_8969;
  wire basesoc_timer0_zero_pending_glue_set_8970;
  wire eventsourceprocess0_pending_glue_set_8971;
  wire eventsourceprocess4_pending_glue_set_8972;
  wire eventsourceprocess2_pending_glue_set_8973;
  wire eventsourceprocess3_pending_glue_set_8974;
  wire spiflash_cs_n1_glue_rst_8975;
  wire spiflash_bus_ack_glue_set_8976;
  wire basesoc_sdram_bankmachine0_row_opened_glue_set_8977;
  wire basesoc_sdram_bankmachine0_twtpcon_ready_glue_ce_8978;
  wire basesoc_sdram_bankmachine0_twtpcon_ready_glue_rst_8979;
  wire basesoc_sdram_bankmachine2_row_opened_glue_set_8980;
  wire basesoc_sdram_bankmachine1_row_opened_glue_set_8981;
  wire basesoc_sdram_bankmachine1_twtpcon_ready_glue_ce_8982;
  wire basesoc_sdram_bankmachine1_twtpcon_ready_glue_rst_8983;
  wire basesoc_sdram_bankmachine3_twtpcon_ready_glue_ce_8984;
  wire basesoc_sdram_bankmachine3_twtpcon_ready_glue_rst_8985;
  wire basesoc_sdram_bankmachine2_twtpcon_ready_glue_ce_8986;
  wire basesoc_sdram_bankmachine2_twtpcon_ready_glue_rst_8987;
  wire basesoc_sdram_bankmachine3_row_opened_glue_set_8988;
  wire basesoc_sdram_twtrcon_ready_glue_rst_8989;
  wire basesoc_grant_glue_set_8990;
  wire basesoc_uart_tx_fifo_readable_glue_set_8991;
  wire ddrphy_record0_ras_n_glue_set_8992;
  wire ddrphy_record0_cas_n_glue_set_8993;
  wire ddrphy_record1_ras_n_glue_set_8994;
  wire ddrphy_record0_we_n_glue_set_8995;
  wire ddrphy_record1_cas_n_glue_set_8996;
  wire ddrphy_record1_we_n_glue_set_8997;
  wire serial_tx_glue_ce_8998;
  wire serial_tx_glue_rst_8999;
  wire basesoc_sdram_twtrcon_count_0_glue_ce_9000;
  wire basesoc_sdram_twtrcon_count_1_glue_ce_9001;
  wire basesoc_sdram_time0_0_glue_set_9002;
  wire basesoc_sdram_time0_1_glue_set_9003;
  wire basesoc_sdram_time0_2_glue_set_9004;
  wire basesoc_sdram_time0_3_glue_set_9005;
  wire basesoc_sdram_time0_4_glue_set_9006;
  wire basesoc_sdram_time1_0_glue_set_9007;
  wire basesoc_sdram_time1_1_glue_set_9008;
  wire basesoc_sdram_time1_2_glue_set_9009;
  wire basesoc_sdram_time1_3_glue_set_9010;
  wire \VexRiscv/CsrPlugin_interrupt_valid_glue_set ;
  wire \VexRiscv/IBusCachedPlugin_injector_decodeRemoved_glue_set_9012 ;
  wire \VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_0_glue_set_9013 ;
  wire \VexRiscv/IBusCachedPlugin_cache/lineLoader_cmdSent_glue_set_9014 ;
  wire \VexRiscv/IBusCachedPlugin_cache/lineLoader_valid_glue_set_9015 ;
  wire \VexRiscv/IBusCachedPlugin_cache/lineLoader_flushPending_glue_rst_9016 ;
  wire \VexRiscv/dataCache_1_/stageB_flusher_valid_glue_rst_9017 ;
  wire \VexRiscv/dataCache_1_/loader_valid_glue_set_9018 ;
  wire \VexRiscv/dataCache_1_/stageB_memCmdSent_glue_set_9019 ;
  wire \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<0>_rt_9020 ;
  wire \Madd_n3897_cy<1>_rt_9021 ;
  wire \Madd_n3897_cy<2>_rt_9022 ;
  wire \Madd_n3897_cy<3>_rt_9023 ;
  wire \Madd_n3897_cy<4>_rt_9024 ;
  wire \Madd_n3897_cy<5>_rt_9025 ;
  wire \Madd_n3897_cy<6>_rt_9026 ;
  wire \Madd_n3897_cy<7>_rt_9027 ;
  wire \Madd_n3897_cy<8>_rt_9028 ;
  wire \Madd_n3897_cy<9>_rt_9029 ;
  wire \Madd_n3897_cy<10>_rt_9030 ;
  wire \Madd_n3897_cy<11>_rt_9031 ;
  wire \Madd_n3897_cy<12>_rt_9032 ;
  wire \Madd_n3897_cy<13>_rt_9033 ;
  wire \Madd_n3897_cy<14>_rt_9034 ;
  wire \Madd_n3897_cy<15>_rt_9035 ;
  wire \Madd_n3897_cy<16>_rt_9036 ;
  wire \Madd_n3897_cy<17>_rt_9037 ;
  wire \Madd_n3897_cy<18>_rt_9038 ;
  wire \Madd_n3897_cy<19>_rt_9039 ;
  wire \Madd_n3897_cy<20>_rt_9040 ;
  wire \Madd_n3897_cy<21>_rt_9041 ;
  wire \Madd_n3897_cy<22>_rt_9042 ;
  wire \Madd_n3897_cy<23>_rt_9043 ;
  wire \Mcount_crg_por_cy<0>_rt_9044 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<1>_rt_9045 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<2>_rt_9046 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<3>_rt_9047 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<4>_rt_9048 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<5>_rt_9049 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<6>_rt_9050 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<7>_rt_9051 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<8>_rt_9052 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<9>_rt_9053 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<10>_rt_9054 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<11>_rt_9055 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<12>_rt_9056 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<13>_rt_9057 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<14>_rt_9058 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<15>_rt_9059 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<16>_rt_9060 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<17>_rt_9061 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<18>_rt_9062 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<19>_rt_9063 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<20>_rt_9064 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<21>_rt_9065 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<22>_rt_9066 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<23>_rt_9067 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<24>_rt_9068 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<25>_rt_9069 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<26>_rt_9070 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<27>_rt_9071 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<28>_rt_9072 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<29>_rt_9073 ;
  wire \Mcount_basesoc_ctrl_bus_errors_cy<30>_rt_9074 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<30>_rt_9075 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<29>_rt_9076 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<28>_rt_9077 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<27>_rt_9078 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<26>_rt_9079 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<25>_rt_9080 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<24>_rt_9081 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<23>_rt_9082 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<22>_rt_9083 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<21>_rt_9084 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<20>_rt_9085 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<19>_rt_9086 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<18>_rt_9087 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<17>_rt_9088 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<16>_rt_9089 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<15>_rt_9090 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<14>_rt_9091 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<13>_rt_9092 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<12>_rt_9093 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<11>_rt_9094 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<10>_rt_9095 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<9>_rt_9096 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<8>_rt_9097 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<7>_rt_9098 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<6>_rt_9099 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<5>_rt_9100 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<4>_rt_9101 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<3>_rt_9102 ;
  wire \VexRiscv/Madd__zz_27__cy<0>_14_rt_9103 ;
  wire \VexRiscv/Madd__zz_27__cy<0>_13_rt_9104 ;
  wire \VexRiscv/Madd__zz_27__cy<0>_12_rt_9105 ;
  wire \VexRiscv/Madd__zz_27__cy<0>_11_rt_9106 ;
  wire \VexRiscv/Madd__zz_27__cy<0>_10_rt_9107 ;
  wire \VexRiscv/Madd__zz_27__cy<0>_9_rt_9108 ;
  wire \VexRiscv/Madd__zz_27__cy<0>_8_rt_9109 ;
  wire \VexRiscv/Madd__zz_27__cy<0>_7_rt_9110 ;
  wire \VexRiscv/Madd__zz_27__cy<0>_6_rt_9111 ;
  wire \VexRiscv/Madd__zz_27__cy<0>_5_rt_9112 ;
  wire \VexRiscv/Madd__zz_27__cy<0>_4_rt_9113 ;
  wire \VexRiscv/Madd__zz_27__cy<0>_3_rt_9114 ;
  wire \VexRiscv/Madd__zz_27__cy<0>_2_rt_9115 ;
  wire \VexRiscv/Madd__zz_27__cy<0>_1_rt_9116 ;
  wire \VexRiscv/Madd__zz_27__cy<0>_0_rt_9117 ;
  wire \VexRiscv/Madd__zz_27__cy<0>_rt_9118 ;
  wire \VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_cy<6>_rt_9119 ;
  wire \VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_cy<5>_rt_9120 ;
  wire \VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_cy<4>_rt_9121 ;
  wire \VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_cy<3>_rt_9122 ;
  wire \VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_cy<2>_rt_9123 ;
  wire \VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_cy<1>_rt_9124 ;
  wire \Mcount_basesoc_ctrl_bus_errors_xor<31>_rt_9125 ;
  wire \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_xor<31>_rt_9126 ;
  wire \VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_xor<7>_rt_9127 ;
  wire N3381;
  wire N3401;
  wire N3421;
  wire N3441;
  wire N3461;
  wire N3481;
  wire N3501;
  wire N3521;
  wire N3541;
  wire N3561;
  wire N3581;
  wire N3621;
  wire \VexRiscv/_n5427<1>5_SW0_FRB_9140 ;
  wire N366;
  wire N368;
  wire N370;
  wire N372;
  wire N375;
  wire N376;
  wire N377;
  wire N378;
  wire N379;
  wire N380;
  wire N3811;
  wire N382;
  wire N383;
  wire N384;
  wire N385;
  wire N386;
  wire N387;
  wire N388;
  wire N389;
  wire N390;
  wire N391;
  wire N392;
  wire N393;
  wire N3941;
  wire N3951;
  wire N3961;
  wire N3971;
  wire N3981;
  wire N3991;
  wire spiflash_miso1_rstpot_9170;
  wire spiflash_clk1_rstpot_9171;
  wire basesoc_bus_wishbone_ack_rstpot_9172;
  wire basesoc_timer0_eventmanager_storage_full_rstpot_9173;
  wire spiflash_bitbang_en_storage_full_rstpot_9174;
  wire basesoc_timer0_en_storage_full_rstpot_9175;
  wire \VexRiscv/_zz_129__rstpot_9176 ;
  wire \VexRiscv/writeBack_arbitration_isValid_rstpot_9177 ;
  wire \VexRiscv/memory_arbitration_isValid_rstpot_9178 ;
  wire \VexRiscv/execute_arbitration_isValid_rstpot_9179 ;
  wire basesoc_sram_bus_ack_rstpot_9180;
  wire basesoc_interface_we_rstpot_9181;
  wire ddrphy_phase_sel_rstpot_9182;
  wire \VexRiscv/CsrPlugin_mip_MSIP_rstpot_9183 ;
  wire \VexRiscv/CsrPlugin_mip_MEIP_rstpot ;
  wire \VexRiscv/CsrPlugin_interrupt_code_3_rstpot_9185 ;
  wire \VexRiscv/dataCache_1_/stageB_mmuRsp_isIoAccess_rstpot_9186 ;
  wire \VexRiscv/memory_DivPlugin_div_done_rstpot_9187 ;
  wire \VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_rstpot1_9188 ;
  wire N4161;
  wire N4171;
  wire N4181;
  wire N4191;
  wire N4201;
  wire N4211;
  wire N4221;
  wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_0_dpot_9196;
  wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_1_dpot_9197;
  wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_2_dpot_9198;
  wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_0_dpot_9199;
  wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_1_dpot_9200;
  wire basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_2_dpot_9201;
  wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_0_dpot_9202;
  wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_1_dpot_9203;
  wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_2_dpot_9204;
  wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_0_dpot_9205;
  wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_1_dpot_9206;
  wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_2_dpot_9207;
  wire N4231;
  wire N4241;
  wire N4261;
  wire N427;
  wire N429;
  wire N430;
  wire N432;
  wire N433;
  wire N435;
  wire N437;
  wire N439;
  wire N441;
  wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_0_rstpot_9220;
  wire basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_0_rstpot_9221;
  wire basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_1_rstpot_9222;
  wire \VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_2_rstpot_9223 ;
  wire N443;
  wire N444;
  wire N446;
  wire N448;
  wire N450;
  wire N452;
  wire N454;
  wire \VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_4_rstpot_9231 ;
  wire \VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_1_rstpot_9232 ;
  wire \VexRiscv/_zz_116__rstpot_9233 ;
  wire N456;
  wire N4581;
  wire N4601;
  wire N4621;
  wire N4641;
  wire N4661;
  wire N4671;
  wire N4691;
  wire N4741;
  wire N4751;
  wire N4771;
  wire N4781;
  wire N4801;
  wire N4811;
  wire N4831;
  wire N4841;
  wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_0_rstpot_9250;
  wire basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_1_rstpot_9251;
  wire N4861;
  wire N4881;
  wire N490;
  wire N492;
  wire N493;
  wire Mmux_basesoc_sdram_bankmachine0_cmd_payload_is_write21_lut_9257;
  wire Mmux_basesoc_sdram_bankmachine1_cmd_payload_is_write21_lut_9258;
  wire Mmux_basesoc_sdram_bankmachine2_cmd_payload_is_write21_lut_9259;
  wire Mmux_basesoc_sdram_bankmachine3_cmd_payload_is_write21_lut_9260;
  wire basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_209_o12_lut_9261;
  wire N495;
  wire N496;
  wire N497;
  wire N498;
  wire N499;
  wire N500;
  wire N501;
  wire N502;
  wire N503;
  wire N504;
  wire N505;
  wire N506;
  wire N507;
  wire N508;
  wire N509;
  wire N510;
  wire N511;
  wire N512;
  wire N513;
  wire N514;
  wire N515;
  wire N516;
  wire N517;
  wire N518;
  wire N519;
  wire N520;
  wire N521;
  wire N522;
  wire N523;
  wire N524;
  wire N525;
  wire N526;
  wire N5271;
  wire N5281;
  wire N5291;
  wire N5301;
  wire N5311;
  wire N5321;
  wire N5331;
  wire N5341;
  wire N5351;
  wire N5361;
  wire N5371;
  wire N5381;
  wire N5391;
  wire N5401;
  wire N5411;
  wire N5421;
  wire N5431;
  wire N5441;
  wire N5451;
  wire ddrphy_record0_cke_BRB0_9313;
  wire ddrphy_record0_cke_BRB1_9314;
  wire basesoc_sdram_twtrcon_count_0_BRB0_9315;
  wire basesoc_sdram_twtrcon_count_0_BRB1_9316;
  wire basesoc_sdram_twtrcon_count_1_BRB0_9317;
  wire \VexRiscv/_zz_213__BRB0_9318 ;
  wire \VexRiscv/_zz_213__BRB1_9319 ;
  wire \VexRiscv/_zz_134__2_BRB0_9320 ;
  wire \VexRiscv/_zz_134__2_BRB1_9321 ;
  wire \VexRiscv/_zz_134__2_BRB2_9322 ;
  wire basesoc_sdram_bankmachine0_twtpcon_count_0_BRB0_9323;
  wire basesoc_sdram_bankmachine0_twtpcon_count_0_BRB1_9324;
  wire basesoc_sdram_bankmachine0_twtpcon_count_0_BRB2_9325;
  wire basesoc_sdram_bankmachine0_twtpcon_count_0_BRB3_9326;
  wire basesoc_sdram_bankmachine1_twtpcon_count_0_BRB0_9327;
  wire basesoc_sdram_bankmachine1_twtpcon_count_0_BRB1_9328;
  wire basesoc_sdram_bankmachine1_twtpcon_count_0_BRB2_9329;
  wire basesoc_sdram_bankmachine1_twtpcon_count_0_BRB3_9330;
  wire basesoc_sdram_bankmachine2_twtpcon_count_0_BRB0_9331;
  wire basesoc_sdram_bankmachine2_twtpcon_count_0_BRB1_9332;
  wire basesoc_sdram_bankmachine2_twtpcon_count_0_BRB2_9333;
  wire basesoc_sdram_bankmachine2_twtpcon_count_0_BRB3_9334;
  wire basesoc_sdram_bankmachine3_twtpcon_count_0_BRB0_9335;
  wire basesoc_sdram_bankmachine3_twtpcon_count_0_BRB1_9336;
  wire basesoc_sdram_bankmachine3_twtpcon_count_0_BRB2_9337;
  wire basesoc_sdram_bankmachine3_twtpcon_count_0_BRB3_9338;
  wire basesoc_csrbankarray_interface3_bank_bus_dat_r_5_BRB0_9339;
  wire basesoc_csrbankarray_interface3_bank_bus_dat_r_5_BRB1_9340;
  wire basesoc_csrbankarray_interface3_bank_bus_dat_r_5_BRB2_9341;
  wire basesoc_csrbankarray_interface3_bank_bus_dat_r_5_BRB3_9342;
  wire basesoc_csrbankarray_interface3_bank_bus_dat_r_5_BRB4_9343;
  wire basesoc_sdram_bankmachine0_twtpcon_count_1_BRB0_9344;
  wire basesoc_sdram_bankmachine0_twtpcon_count_1_BRB1_9345;
  wire basesoc_sdram_bankmachine1_twtpcon_count_1_BRB0_9346;
  wire basesoc_sdram_bankmachine1_twtpcon_count_1_BRB1_9347;
  wire basesoc_sdram_bankmachine2_twtpcon_count_1_BRB0_9348;
  wire basesoc_sdram_bankmachine2_twtpcon_count_1_BRB1_9349;
  wire basesoc_sdram_bankmachine3_twtpcon_count_1_BRB0_9350;
  wire basesoc_sdram_bankmachine3_twtpcon_count_1_BRB1_9351;
  wire basesoc_sdram_choose_cmd_grant_FSM_FFd2_BRB0_9352;
  wire basesoc_sdram_choose_cmd_grant_FSM_FFd2_BRB1_9353;
  wire basesoc_sdram_choose_cmd_grant_FSM_FFd2_BRB2_9354;
  wire basesoc_sdram_choose_cmd_grant_FSM_FFd2_BRB3_9355;
  wire basesoc_sdram_choose_cmd_grant_FSM_FFd2_BRB4_9356;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB0_9357 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB1_9358 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB2_9359 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB3_9360 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB4_9361 ;
  wire ddrphy_rddata_sr_4_BRB0_9362;
  wire basesoc_sdram_bankmachine0_twtpcon_count_2_BRB0_9363;
  wire basesoc_sdram_bankmachine0_twtpcon_count_2_BRB2_9364;
  wire basesoc_sdram_bankmachine0_twtpcon_count_2_BRB3_9365;
  wire basesoc_sdram_bankmachine1_twtpcon_count_2_BRB0_9366;
  wire basesoc_sdram_bankmachine1_twtpcon_count_2_BRB2_9367;
  wire basesoc_sdram_bankmachine1_twtpcon_count_2_BRB3_9368;
  wire basesoc_sdram_bankmachine2_twtpcon_count_2_BRB0_9369;
  wire basesoc_sdram_bankmachine2_twtpcon_count_2_BRB2_9370;
  wire basesoc_sdram_bankmachine2_twtpcon_count_2_BRB3_9371;
  wire basesoc_sdram_bankmachine3_twtpcon_count_2_BRB0_9372;
  wire basesoc_sdram_bankmachine3_twtpcon_count_2_BRB2_9373;
  wire basesoc_sdram_bankmachine3_twtpcon_count_2_BRB3_9374;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0_9375 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB1_9376 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_9377 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB3_9378 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB4_9379 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB5_9380 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_BRB0_9381 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_BRB5_9382 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_BRB0_9383 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_BRB5_9384 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_BRB0_9385 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_BRB5_9386 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_BRB0_9387 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_BRB5_9388 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_BRB0_9389 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_BRB5_9390 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_BRB0_9391 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_BRB5_9392 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_BRB0_9393 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_BRB5_9394 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_BRB0_9395 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_BRB5_9396 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_BRB0_9397 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_BRB5_9398 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_BRB0_9399 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_BRB5_9400 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_BRB0_9401 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_BRB5_9402 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_BRB0_9403 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_BRB5_9404 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_BRB0_9405 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_BRB5_9406 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_BRB0_9407 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_BRB5_9408 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_BRB0_9409 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_BRB5_9410 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_BRB0_9411 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_BRB5_9412 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_BRB0_9413 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_BRB5_9414 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_BRB0_9415 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_BRB5_9416 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_BRB0_9417 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_BRB5_9418 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_BRB0_9419 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_BRB5_9420 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_BRB0_9421 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_BRB5_9422 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_BRB0_9423 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_BRB5_9424 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_BRB0_9425 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_BRB5_9426 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_BRB0_9427 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_BRB5_9428 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_BRB0_9429 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_BRB5_9430 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_BRB0_9431 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_BRB5_9432 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_BRB0_9433 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_BRB5_9434 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_BRB0_9435 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_BRB5_9436 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_BRB0_9437 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_BRB5_9438 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB2_9439 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB3_9440 ;
  wire \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB5_9441 ;
  wire \VexRiscv/_zz_136__BRB0_9442 ;
  wire \VexRiscv/_zz_136__BRB1_9443 ;
  wire \VexRiscv/_zz_136__BRB2_9444 ;
  wire litedramwishbone2native_state_FSM_FFd1_BRB0_9445;
  wire litedramwishbone2native_state_FSM_FFd1_BRB1_9446;
  wire litedramwishbone2native_state_FSM_FFd1_BRB2_9447;
  wire litedramwishbone2native_state_FSM_FFd1_BRB3_9448;
  wire litedramwishbone2native_state_FSM_FFd1_BRB4_9449;
  wire litedramwishbone2native_state_FSM_FFd1_BRB5_9450;
  wire multiplexer_state_FSM_FFd2_BRB0_9451;
  wire multiplexer_state_FSM_FFd2_BRB1_9452;
  wire multiplexer_state_FSM_FFd2_BRB2_9453;
  wire multiplexer_state_FSM_FFd2_BRB3_9454;
  wire multiplexer_state_FSM_FFd2_BRB4_9455;
  wire multiplexer_state_FSM_FFd2_BRB5_9456;
  wire \VexRiscv/dataCache_1_/stageA_request_data_23_BRB2_9457 ;
  wire \VexRiscv/dataCache_1_/stageA_request_data_22_BRB2_9458 ;
  wire \VexRiscv/dataCache_1_/stageA_request_data_21_BRB2_9459 ;
  wire \VexRiscv/dataCache_1_/stageA_request_data_20_BRB2_9460 ;
  wire \VexRiscv/dataCache_1_/stageA_request_data_19_BRB2_9461 ;
  wire \VexRiscv/dataCache_1_/stageA_request_data_18_BRB2_9462 ;
  wire \VexRiscv/dataCache_1_/stageA_request_data_17_BRB2_9463 ;
  wire \VexRiscv/dataCache_1_/stageA_request_data_16_BRB1_9464 ;
  wire \VexRiscv/dataCache_1_/stageA_request_data_16_BRB2_9465 ;
  wire \VexRiscv/dataCache_1_/stageA_request_data_15_BRB0_9466 ;
  wire \VexRiscv/dataCache_1_/stageA_request_data_14_BRB0_9467 ;
  wire \VexRiscv/dataCache_1_/stageA_request_data_13_BRB0_9468 ;
  wire \VexRiscv/dataCache_1_/stageA_request_data_12_BRB0_9469 ;
  wire \VexRiscv/dataCache_1_/stageA_request_data_11_BRB0_9470 ;
  wire \VexRiscv/dataCache_1_/stageA_request_data_10_BRB0_9471 ;
  wire \VexRiscv/dataCache_1_/stageA_request_data_9_BRB0_9472 ;
  wire \VexRiscv/dataCache_1_/stageA_request_data_8_BRB0_9473 ;
  wire \VexRiscv/dataCache_1_/stageA_request_data_31_BRB4_9474 ;
  wire \VexRiscv/dataCache_1_/stageA_request_data_30_BRB4_9475 ;
  wire \VexRiscv/dataCache_1_/stageA_request_data_29_BRB4_9476 ;
  wire \VexRiscv/dataCache_1_/stageA_request_data_28_BRB4_9477 ;
  wire \VexRiscv/dataCache_1_/stageA_request_data_27_BRB4_9478 ;
  wire \VexRiscv/dataCache_1_/stageA_request_data_26_BRB4_9479 ;
  wire \VexRiscv/dataCache_1_/stageA_request_data_25_BRB4_9480 ;
  wire \VexRiscv/dataCache_1_/stageA_request_data_24_BRB4_9481 ;
  wire \VexRiscv/decode_to_execute_BYPASSABLE_MEMORY_STAGE_BRB3_9482 ;
  wire \VexRiscv/decode_to_execute_BYPASSABLE_MEMORY_STAGE_BRB4_9483 ;
  wire \VexRiscv/decode_to_execute_BYPASSABLE_MEMORY_STAGE_BRB5_9484 ;
  wire ddrphy_rddata_sr_3_BRB0_9485;
  wire \VexRiscv/execute_to_memory_IS_MUL_BRB1_9486 ;
  wire \VexRiscv/execute_to_memory_IS_MUL_BRB3_9487 ;
  wire \VexRiscv/execute_to_memory_IS_MUL_BRB4_9488 ;
  wire \VexRiscv/execute_to_memory_IS_MUL_BRB5_9489 ;
  wire ddrphy_rddata_sr_2_BRB0_9490;
  wire N995;
  wire N996;
  wire N1011;
  wire ddrphy_rddata_sr_1_BRB0_9494;
  wire ddrphy_rddata_sr_1_BRB1_9495;
  wire ddrphy_rddata_sr_1_BRB2_9496;
  wire ddrphy_rddata_sr_1_BRB3_9497;
  wire ddrphy_rddata_sr_1_BRB4_9498;
  wire ddrphy_rddata_sr_1_BRB5_9499;
  wire N1035;
  wire new_master_rdata_valid4_BRB0_9501;
  wire new_master_rdata_valid4_BRB1_9502;
  wire new_master_rdata_valid4_BRB2_9503;
  wire new_master_rdata_valid4_BRB3_9504;
  wire new_master_rdata_valid4_BRB4_9505;
  wire ddrphy_rddata_sr_2_BRB6_9506;
  wire ddrphy_rddata_sr_2_BRB7_9507;
  wire ddrphy_rddata_sr_2_BRB8_9508;
  wire ddrphy_rddata_sr_2_BRB9_9509;
  wire ddrphy_rddata_sr_2_BRB10_9510;
  wire ddrphy_rddata_sr_2_BRB4_9511;
  wire ddrphy_rddata_sr_2_BRB11_9512;
  wire ddrphy_rddata_sr_2_BRB12_9513;
  wire ddrphy_rddata_sr_2_BRB13_9514;
  wire ddrphy_rddata_sr_2_BRB14_9515;
  wire ddrphy_rddata_sr_2_BRB15_9516;
  wire new_master_rdata_valid3_BRB5_9517;
  wire new_master_rdata_valid3_BRB6_9518;
  wire new_master_rdata_valid3_BRB7_9519;
  wire new_master_rdata_valid3_BRB8_9520;
  wire new_master_rdata_valid3_BRB9_9521;
  wire new_master_rdata_valid3_BRB10_9522;
  wire ddrphy_rddata_sr_3_BRB5_9523;
  wire ddrphy_rddata_sr_3_BRB16_9524;
  wire ddrphy_rddata_sr_3_BRB17_9525;
  wire ddrphy_rddata_sr_3_BRB18_9526;
  wire ddrphy_rddata_sr_3_BRB19_9527;
  wire ddrphy_rddata_sr_3_BRB20_9528;
  wire \VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_3_rstpot_9529 ;
  wire \VexRiscv/_zz_114__rstpot_9530 ;
  wire \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<0>_rt_9531 ;
  wire \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<0>_rt_9532 ;
  wire \VexRiscv/Mmux__zz_124_11_9533 ;
  wire N1078;
  wire N1079;
  wire N1080;
  wire N1083;
  wire N1084;
  wire N1085;
  wire N1086;
  wire N1088;
  wire N1089;
  wire N1091;
  wire N1093;
  wire N1095;
  wire N1097;
  wire N1099;
  wire N1101;
  wire N1103;
  wire N1105;
  wire N1107;
  wire Mmux_basesoc_sdram_bankmachine1_auto_precharge11_lut_9552;
  wire Mmux_basesoc_sdram_bankmachine0_auto_precharge11_lut_9553;
  wire Mmux_basesoc_sdram_bankmachine2_auto_precharge11_lut_9554;
  wire Mmux_basesoc_sdram_bankmachine3_auto_precharge11_lut_9555;
  wire \Mmux_basesoc_data_port_we<4>11_lut_9556 ;
  wire basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_209_o_l1;
  wire \Mmux_basesoc_data_port_we<4>11_lut1_9558 ;
  wire N1109;
  wire N1110;
  wire N1111;
  wire N1112;
  wire N1113;
  wire N1114;
  wire N1115;
  wire N1116;
  wire N1117;
  wire N1118;
  wire N1120;
  wire N1122;
  wire N1124;
  wire N1126;
  wire N1128;
  wire N1130;
  wire N1132;
  wire N1134;
  wire N1136;
  wire N1138;
  wire N1140;
  wire N1142;
  wire N1144;
  wire N1146;
  wire N1148;
  wire N1150;
  wire N1152;
  wire N1154;
  wire N1156;
  wire N1158;
  wire N1160;
  wire N1162;
  wire N1164;
  wire N1166;
  wire \VexRiscv/_n53782_9593 ;
  wire \VexRiscv/dataCache_1_/Mmux_io_cpu_writeBack_haltIt1_9594 ;
  wire \VexRiscv/dataCache_1_/stageB_mmuRsp_isIoAccess_1_9595 ;
  wire \VexRiscv/IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready1_9596 ;
  wire \VexRiscv/_zz_102_<4>1_9597 ;
  wire basesoc_interface_adr_1_1_9598;
  wire \VexRiscv/_zz_260_1_9599 ;
  wire basesoc_interface_adr_2_1_9600;
  wire \VexRiscv/_zz_105_1_9601 ;
  wire basesoc_interface_adr_0_1_9602;
  wire basesoc_interface_adr_3_1_9603;
  wire \VexRiscv/_zz_129__1_9604 ;
  wire \VexRiscv/_zz_220__1_9605 ;
  wire \VexRiscv/dataCache_1_/stageB_mmuRsp_isIoAccess_2_9606 ;
  wire \multiplexer_state_FSM_FFd2-In6_9607 ;
  wire \VexRiscv/Mmux_IBusCachedPlugin_decodeExceptionPort_valid11_9608 ;
  wire \VexRiscv/_zz_181_5_9609 ;
  wire basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce1_9610;
  wire \VexRiscv/_zz_260_11 ;
  wire basesoc_interface_adr_0_2_9612;
  wire basesoc_interface_adr_1_2_9613;
  wire basesoc_interface_adr_2_2_9614;
  wire basesoc_interface_adr_4_1_9615;
  wire basesoc_interface_adr_3_2_9616;
  wire basesoc_interface_adr_5_1_9617;
  wire \VexRiscv/CsrPlugin_hadException_1_9618 ;
  wire basesoc_sdram_generator_done_1_9619;
  wire refresher_state_FSM_FFd2_1_9620;
  wire refresher_state_FSM_FFd1_1_9621;
  wire \VexRiscv/_zz_180_5_9622 ;
  wire \VexRiscv/execute_arbitration_isStuck1 ;
  wire \VexRiscv/memory_to_writeBack_MEMORY_ENABLE_1_9624 ;
  wire \VexRiscv/_zz_106_1_9625 ;
  wire \VexRiscv/writeBack_arbitration_isValid_1_9626 ;
  wire \VexRiscv/memory_to_writeBack_MEMORY_ENABLE_2_9627 ;
  wire \VexRiscv/dataCache_1_/loader_valid_1_9628 ;
  wire \VexRiscv/memory_arbitration_isValid_1_9629 ;
  wire \VexRiscv/dataCache_1_/stageB_mmuRsp_isIoAccess_3_9630 ;
  wire bankmachine0_state_FSM_FFd2_1_9631;
  wire basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce1_9632;
  wire bankmachine2_state_FSM_FFd2_1_9633;
  wire bankmachine3_state_FSM_FFd2_1_9634;
  wire bankmachine2_state_FSM_FFd3_1_9635;
  wire bankmachine3_state_FSM_FFd3_1_9636;
  wire bankmachine1_state_FSM_FFd2_1_9637;
  wire bankmachine1_state_FSM_FFd3_1_9638;
  wire \multiplexer_state_FSM_FFd2-In61 ;
  wire Mmux_rhs_array_muxed3231_9640;
  wire Mmux_basesoc_shared_ack1_9641;
  wire basesoc_interface_adr_0_3_9642;
  wire basesoc_interface_adr_1_3_9643;
  wire basesoc_interface_adr_2_3_9644;
  wire basesoc_interface_adr_4_2_9645;
  wire basesoc_interface_adr_3_3_9646;
  wire \VexRiscv/writeBack_arbitration_isValid_2_9647 ;
  wire \VexRiscv/memory_to_writeBack_MEMORY_ENABLE_3_9648 ;
  wire bankmachine0_state_FSM_FFd3_1_9649;
  wire bankmachine0_state_FSM_FFd2_2_9650;
  wire N1168;
  wire N1169;
  wire N1170;
  wire N1171;
  wire N1172;
  wire Mshreg_ddrphy_r_dfi_wrdata_en_1_9656;
  wire Mshreg_ddrphy_rddata_sr_1_BRB1_9657;
  wire ddrphy_rddata_sr_1_BRB11_9658;
  wire Mshreg_ddrphy_rddata_sr_1_BRB2_9659;
  wire Mshreg_ddrphy_rddata_sr_1_BRB3_9660;
  wire Mshreg_new_master_rdata_valid4_BRB0_9661;
  wire new_master_rdata_valid4_BRB01_9662;
  wire Mshreg_new_master_rdata_valid4_BRB1_9663;
  wire Mshreg_new_master_rdata_valid4_BRB3_9664;
  wire new_master_rdata_valid4_BRB31_9665;
  wire Mshreg_new_master_rdata_valid4_BRB4_9666;
  wire Mshreg_ddrphy_rddata_sr_2_BRB6_9667;
  wire Mshreg_ddrphy_rddata_sr_2_BRB7_9668;
  wire Mshreg_ddrphy_rddata_sr_2_BRB8_9669;
  wire Mshreg_ddrphy_rddata_sr_2_BRB9_9670;
  wire Mshreg_ddrphy_rddata_sr_2_BRB11_9671;
  wire Mshreg_ddrphy_rddata_sr_2_BRB10_9672;
  wire Mshreg_ddrphy_rddata_sr_2_BRB4_9673;
  wire Mshreg_ddrphy_rddata_sr_2_BRB12_9674;
  wire Mshreg_ddrphy_rddata_sr_2_BRB13_9675;
  wire Mshreg_ddrphy_rddata_sr_2_BRB15_9676;
  wire Mshreg_new_master_rdata_valid3_BRB5_9677;
  wire new_master_rdata_valid3_BRB51_9678;
  wire Mshreg_new_master_rdata_valid3_BRB6_9679;
  wire Mshreg_new_master_rdata_valid3_BRB7_9680;
  wire Mshreg_new_master_rdata_valid3_BRB8_9681;
  wire Mshreg_new_master_rdata_valid3_BRB9_9682;
  wire new_master_rdata_valid3_BRB91_9683;
  wire Mshreg_new_master_rdata_valid3_BRB10_9684;
  wire Mshreg_ddrphy_rddata_sr_3_BRB5_9685;
  wire Mshreg_ddrphy_rddata_sr_3_BRB16_9686;
  wire Mshreg_ddrphy_rddata_sr_3_BRB17_9687;
  wire Mshreg_ddrphy_rddata_sr_3_BRB20_9688;
  wire Mshreg_ddrphy_rddata_sr_3_BRB18_9689;
  wire Mshreg_ddrphy_rddata_sr_3_BRB19_9690;
  wire sys_rst_shift1_9691;
  wire sys_rst_shift2_9692;
  wire sys_rst_shift3_9693;
  wire sys_rst_shift4_9694;
  wire ddrphy_rddata_sr_1_BRB111_9695;
  wire new_master_rdata_valid3_BRB511_9696;
  wire new_master_rdata_valid3_BRB911_9697;
  wire new_master_rdata_valid4_BRB011_9698;
  wire new_master_rdata_valid4_BRB311_9699;
  wire NLW_FDPE_5_Q_UNCONNECTED;
  wire NLW_Mram_storage1_SPO_UNCONNECTED;
  wire NLW_Mram_storage2_SPO_UNCONNECTED;
  wire NLW_Mram_storage3_SPO_UNCONNECTED;
  wire NLW_Mram_storage4_SPO_UNCONNECTED;
  wire NLW_Mram_storage5_SPO_UNCONNECTED;
  wire NLW_Mram_storage8_SPO_UNCONNECTED;
  wire NLW_Mram_storage6_SPO_UNCONNECTED;
  wire NLW_Mram_storage7_SPO_UNCONNECTED;
  wire NLW_Mram_storage_13_SPO_UNCONNECTED;
  wire NLW_Mram_storage_11_SPO_UNCONNECTED;
  wire NLW_Mram_storage_12_SPO_UNCONNECTED;
  wire NLW_Mram_storage_14_SPO_UNCONNECTED;
  wire NLW_Mram_storage_15_SPO_UNCONNECTED;
  wire NLW_Mram_storage_18_SPO_UNCONNECTED;
  wire NLW_Mram_storage_16_SPO_UNCONNECTED;
  wire NLW_Mram_storage_17_SPO_UNCONNECTED;
  wire NLW_Mram_storage_23_SPO_UNCONNECTED;
  wire NLW_Mram_storage_21_SPO_UNCONNECTED;
  wire NLW_Mram_storage_22_SPO_UNCONNECTED;
  wire NLW_Mram_storage_24_SPO_UNCONNECTED;
  wire NLW_Mram_storage_25_SPO_UNCONNECTED;
  wire NLW_Mram_storage_26_SPO_UNCONNECTED;
  wire NLW_Mram_storage_27_SPO_UNCONNECTED;
  wire NLW_Mram_storage_28_SPO_UNCONNECTED;
  wire NLW_Mram_storage_29_SPO_UNCONNECTED;
  wire NLW_Mram_storage_212_SPO_UNCONNECTED;
  wire NLW_Mram_storage_210_SPO_UNCONNECTED;
  wire NLW_Mram_storage_211_SPO_UNCONNECTED;
  wire NLW_Mram_storage_213_SPO_UNCONNECTED;
  wire NLW_Mram_storage_214_SPO_UNCONNECTED;
  wire NLW_Mram_storage_215_SPO_UNCONNECTED;
  wire NLW_Mram_storage_216_SPO_UNCONNECTED;
  wire NLW_Mram_storage_217_SPO_UNCONNECTED;
  wire NLW_Mram_storage_218_SPO_UNCONNECTED;
  wire NLW_Mram_storage_221_SPO_UNCONNECTED;
  wire NLW_Mram_storage_219_SPO_UNCONNECTED;
  wire NLW_Mram_storage_220_SPO_UNCONNECTED;
  wire NLW_Mram_storage_222_SPO_UNCONNECTED;
  wire NLW_Mram_storage_51_SPO_UNCONNECTED;
  wire NLW_Mram_storage_52_SPO_UNCONNECTED;
  wire NLW_Mram_storage_53_SPO_UNCONNECTED;
  wire NLW_Mram_storage_56_SPO_UNCONNECTED;
  wire NLW_Mram_storage_54_SPO_UNCONNECTED;
  wire NLW_Mram_storage_55_SPO_UNCONNECTED;
  wire NLW_Mram_storage_57_SPO_UNCONNECTED;
  wire NLW_Mram_storage_58_SPO_UNCONNECTED;
  wire NLW_Mram_storage_59_SPO_UNCONNECTED;
  wire NLW_Mram_storage_510_SPO_UNCONNECTED;
  wire NLW_Mram_storage_511_SPO_UNCONNECTED;
  wire NLW_Mram_storage_512_SPO_UNCONNECTED;
  wire NLW_Mram_storage_515_SPO_UNCONNECTED;
  wire NLW_Mram_storage_513_SPO_UNCONNECTED;
  wire NLW_Mram_storage_514_SPO_UNCONNECTED;
  wire NLW_Mram_storage_516_SPO_UNCONNECTED;
  wire NLW_Mram_storage_517_SPO_UNCONNECTED;
  wire NLW_Mram_storage_520_SPO_UNCONNECTED;
  wire NLW_Mram_storage_518_SPO_UNCONNECTED;
  wire NLW_Mram_storage_519_SPO_UNCONNECTED;
  wire NLW_Mram_storage_521_SPO_UNCONNECTED;
  wire NLW_Mram_storage_522_SPO_UNCONNECTED;
  wire NLW_Mram_storage_31_SPO_UNCONNECTED;
  wire NLW_Mram_storage_32_SPO_UNCONNECTED;
  wire NLW_Mram_storage_33_SPO_UNCONNECTED;
  wire NLW_Mram_storage_34_SPO_UNCONNECTED;
  wire NLW_Mram_storage_35_SPO_UNCONNECTED;
  wire NLW_Mram_storage_36_SPO_UNCONNECTED;
  wire NLW_Mram_storage_37_SPO_UNCONNECTED;
  wire NLW_Mram_storage_310_SPO_UNCONNECTED;
  wire NLW_Mram_storage_38_SPO_UNCONNECTED;
  wire NLW_Mram_storage_39_SPO_UNCONNECTED;
  wire NLW_Mram_storage_311_SPO_UNCONNECTED;
  wire NLW_Mram_storage_312_SPO_UNCONNECTED;
  wire NLW_Mram_storage_313_SPO_UNCONNECTED;
  wire NLW_Mram_storage_314_SPO_UNCONNECTED;
  wire NLW_Mram_storage_315_SPO_UNCONNECTED;
  wire NLW_Mram_storage_316_SPO_UNCONNECTED;
  wire NLW_Mram_storage_319_SPO_UNCONNECTED;
  wire NLW_Mram_storage_317_SPO_UNCONNECTED;
  wire NLW_Mram_storage_318_SPO_UNCONNECTED;
  wire NLW_Mram_storage_320_SPO_UNCONNECTED;
  wire NLW_Mram_storage_321_SPO_UNCONNECTED;
  wire NLW_Mram_storage_322_SPO_UNCONNECTED;
  wire NLW_Mram_storage_41_SPO_UNCONNECTED;
  wire NLW_Mram_storage_44_SPO_UNCONNECTED;
  wire NLW_Mram_storage_42_SPO_UNCONNECTED;
  wire NLW_Mram_storage_43_SPO_UNCONNECTED;
  wire NLW_Mram_storage_45_SPO_UNCONNECTED;
  wire NLW_Mram_storage_46_SPO_UNCONNECTED;
  wire NLW_Mram_storage_47_SPO_UNCONNECTED;
  wire NLW_Mram_storage_48_SPO_UNCONNECTED;
  wire NLW_Mram_storage_49_SPO_UNCONNECTED;
  wire NLW_Mram_storage_410_SPO_UNCONNECTED;
  wire NLW_Mram_storage_413_SPO_UNCONNECTED;
  wire NLW_Mram_storage_411_SPO_UNCONNECTED;
  wire NLW_Mram_storage_412_SPO_UNCONNECTED;
  wire NLW_Mram_storage_414_SPO_UNCONNECTED;
  wire NLW_Mram_storage_415_SPO_UNCONNECTED;
  wire NLW_Mram_storage_416_SPO_UNCONNECTED;
  wire NLW_Mram_storage_417_SPO_UNCONNECTED;
  wire NLW_Mram_storage_418_SPO_UNCONNECTED;
  wire NLW_Mram_storage_419_SPO_UNCONNECTED;
  wire NLW_Mram_storage_422_SPO_UNCONNECTED;
  wire NLW_Mram_storage_420_SPO_UNCONNECTED;
  wire NLW_Mram_storage_421_SPO_UNCONNECTED;
  wire NLW_BUFIO2_IOCLK_UNCONNECTED;
  wire NLW_BUFIO2_SERDESSTROBE_UNCONNECTED;
  wire NLW_crg_periph_dcm_clkgen_CLKFX180_UNCONNECTED;
  wire NLW_crg_periph_dcm_clkgen_PROGDATA_UNCONNECTED;
  wire NLW_crg_periph_dcm_clkgen_PROGEN_UNCONNECTED;
  wire NLW_crg_periph_dcm_clkgen_PROGDONE_UNCONNECTED;
  wire NLW_crg_periph_dcm_clkgen_CLKFXDV_UNCONNECTED;
  wire NLW_crg_periph_dcm_clkgen_PROGCLK_UNCONNECTED;
  wire \NLW_crg_periph_dcm_clkgen_STATUS<2>_UNCONNECTED ;
  wire \NLW_crg_periph_dcm_clkgen_STATUS<1>_UNCONNECTED ;
  wire NLW_crg_pll_adv_CLKOUTDCM3_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKOUTDCM4_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKOUT1_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKOUTDCM2_UNCONNECTED;
  wire NLW_crg_pll_adv_DRDY_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKOUTDCM1_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKOUTDCM5_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKFBDCM_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKOUT4_UNCONNECTED;
  wire NLW_crg_pll_adv_CLKOUTDCM0_UNCONNECTED;
  wire \NLW_crg_pll_adv_DO<15>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<14>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<13>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<12>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<11>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<10>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<9>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<8>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<7>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<6>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<5>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<4>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<3>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<2>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<1>_UNCONNECTED ;
  wire \NLW_crg_pll_adv_DO<0>_UNCONNECTED ;
  wire NLW_sdram_full_bufpll_LOCK_UNCONNECTED;
  wire NLW_OSERDES2_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_1_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_1_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_1_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_1_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_2_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_2_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_2_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_2_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_3_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_3_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_3_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_3_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_4_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_4_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_4_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_4_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_5_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_5_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_5_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_5_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_6_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_6_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_6_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_6_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_7_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_7_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_7_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_7_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_8_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_8_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_8_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_8_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_9_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_9_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_9_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_9_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_10_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_10_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_10_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_10_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_11_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_11_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_11_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_11_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_12_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_12_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_12_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_12_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_13_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_13_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_13_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_13_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_14_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_14_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_14_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_14_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_15_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_15_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_15_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_15_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_16_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_16_TQ_UNCONNECTED;
  wire NLW_OSERDES2_16_T4_UNCONNECTED;
  wire NLW_OSERDES2_16_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_16_T1_UNCONNECTED;
  wire NLW_OSERDES2_16_T3_UNCONNECTED;
  wire NLW_OSERDES2_16_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_16_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_16_T2_UNCONNECTED;
  wire NLW_OSERDES2_17_SHIFTOUT1_UNCONNECTED;
  wire NLW_OSERDES2_17_TQ_UNCONNECTED;
  wire NLW_OSERDES2_17_T4_UNCONNECTED;
  wire NLW_OSERDES2_17_SHIFTOUT3_UNCONNECTED;
  wire NLW_OSERDES2_17_T1_UNCONNECTED;
  wire NLW_OSERDES2_17_T3_UNCONNECTED;
  wire NLW_OSERDES2_17_SHIFTOUT2_UNCONNECTED;
  wire NLW_OSERDES2_17_SHIFTOUT4_UNCONNECTED;
  wire NLW_OSERDES2_17_T2_UNCONNECTED;
  wire NLW_ISERDES2_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_DFB_UNCONNECTED;
  wire NLW_ISERDES2_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_VALID_UNCONNECTED;
  wire NLW_ISERDES2_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_1_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_1_DFB_UNCONNECTED;
  wire NLW_ISERDES2_1_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_1_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_1_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_1_VALID_UNCONNECTED;
  wire NLW_ISERDES2_1_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_1_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_2_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_2_DFB_UNCONNECTED;
  wire NLW_ISERDES2_2_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_2_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_2_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_2_VALID_UNCONNECTED;
  wire NLW_ISERDES2_2_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_2_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_3_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_3_DFB_UNCONNECTED;
  wire NLW_ISERDES2_3_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_3_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_3_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_3_VALID_UNCONNECTED;
  wire NLW_ISERDES2_3_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_3_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_4_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_4_DFB_UNCONNECTED;
  wire NLW_ISERDES2_4_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_4_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_4_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_4_VALID_UNCONNECTED;
  wire NLW_ISERDES2_4_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_4_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_5_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_5_DFB_UNCONNECTED;
  wire NLW_ISERDES2_5_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_5_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_5_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_5_VALID_UNCONNECTED;
  wire NLW_ISERDES2_5_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_5_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_6_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_6_DFB_UNCONNECTED;
  wire NLW_ISERDES2_6_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_6_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_6_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_6_VALID_UNCONNECTED;
  wire NLW_ISERDES2_6_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_6_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_7_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_7_DFB_UNCONNECTED;
  wire NLW_ISERDES2_7_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_7_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_7_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_7_VALID_UNCONNECTED;
  wire NLW_ISERDES2_7_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_7_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_8_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_8_DFB_UNCONNECTED;
  wire NLW_ISERDES2_8_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_8_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_8_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_8_VALID_UNCONNECTED;
  wire NLW_ISERDES2_8_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_8_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_9_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_9_DFB_UNCONNECTED;
  wire NLW_ISERDES2_9_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_9_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_9_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_9_VALID_UNCONNECTED;
  wire NLW_ISERDES2_9_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_9_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_10_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_10_DFB_UNCONNECTED;
  wire NLW_ISERDES2_10_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_10_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_10_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_10_VALID_UNCONNECTED;
  wire NLW_ISERDES2_10_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_10_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_11_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_11_DFB_UNCONNECTED;
  wire NLW_ISERDES2_11_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_11_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_11_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_11_VALID_UNCONNECTED;
  wire NLW_ISERDES2_11_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_11_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_12_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_12_DFB_UNCONNECTED;
  wire NLW_ISERDES2_12_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_12_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_12_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_12_VALID_UNCONNECTED;
  wire NLW_ISERDES2_12_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_12_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_13_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_13_DFB_UNCONNECTED;
  wire NLW_ISERDES2_13_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_13_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_13_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_13_VALID_UNCONNECTED;
  wire NLW_ISERDES2_13_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_13_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_14_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_14_DFB_UNCONNECTED;
  wire NLW_ISERDES2_14_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_14_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_14_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_14_VALID_UNCONNECTED;
  wire NLW_ISERDES2_14_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_14_SHIFTOUT_UNCONNECTED;
  wire NLW_ISERDES2_15_CFB0_UNCONNECTED;
  wire NLW_ISERDES2_15_DFB_UNCONNECTED;
  wire NLW_ISERDES2_15_CFB1_UNCONNECTED;
  wire NLW_ISERDES2_15_INCDEC_UNCONNECTED;
  wire NLW_ISERDES2_15_SHIFTIN_UNCONNECTED;
  wire NLW_ISERDES2_15_VALID_UNCONNECTED;
  wire NLW_ISERDES2_15_FABRICOUT_UNCONNECTED;
  wire NLW_ISERDES2_15_SHIFTOUT_UNCONNECTED;
  wire \NLW_VexRiscv/Mmult__zz_28__CARRYOUTF_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__CARRYOUT_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__BCOUT<17>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__BCOUT<16>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__BCOUT<15>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__BCOUT<14>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__BCOUT<13>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__BCOUT<12>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__BCOUT<11>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__BCOUT<10>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__BCOUT<9>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__BCOUT<8>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__BCOUT<7>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__BCOUT<6>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__BCOUT<5>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__BCOUT<4>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__BCOUT<3>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__BCOUT<2>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__BCOUT<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__BCOUT<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCIN<47>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCIN<46>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCIN<45>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCIN<44>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCIN<43>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCIN<42>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCIN<41>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCIN<40>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCIN<39>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCIN<38>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCIN<37>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCIN<36>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCIN<35>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCIN<34>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCIN<33>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCIN<32>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCIN<31>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCIN<30>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCIN<29>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCIN<28>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCIN<27>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCIN<26>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCIN<25>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCIN<24>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCIN<23>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCIN<22>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCIN<21>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCIN<20>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCIN<19>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCIN<18>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCIN<17>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCIN<16>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCIN<15>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCIN<14>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCIN<13>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCIN<12>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCIN<11>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCIN<10>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCIN<9>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCIN<8>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCIN<7>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCIN<6>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCIN<5>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCIN<4>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCIN<3>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCIN<2>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCIN<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCIN<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__P<47>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__P<46>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__P<45>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__P<44>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__P<43>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__P<42>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__P<41>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__P<40>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__P<39>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__P<38>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__P<37>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__P<36>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__P<35>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__P<34>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__P<33>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__P<32>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCOUT<47>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCOUT<46>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCOUT<45>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCOUT<44>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCOUT<43>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCOUT<42>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCOUT<41>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCOUT<40>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCOUT<39>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCOUT<38>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCOUT<37>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCOUT<36>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCOUT<35>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCOUT<34>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCOUT<33>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCOUT<32>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCOUT<31>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCOUT<30>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCOUT<29>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCOUT<28>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCOUT<27>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCOUT<26>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCOUT<25>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCOUT<24>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCOUT<23>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCOUT<22>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCOUT<21>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCOUT<20>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCOUT<19>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCOUT<18>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCOUT<17>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCOUT<16>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCOUT<15>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCOUT<14>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCOUT<13>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCOUT<12>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCOUT<11>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCOUT<10>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCOUT<9>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCOUT<8>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCOUT<7>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCOUT<6>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCOUT<5>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCOUT<4>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCOUT<3>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCOUT<2>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCOUT<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__PCOUT<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__M<35>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__M<34>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__M<33>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__M<32>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__M<31>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__M<30>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__M<29>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__M<28>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__M<27>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__M<26>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__M<25>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__M<24>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__M<23>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__M<22>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__M<21>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__M<20>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__M<19>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__M<18>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__M<17>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__M<16>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__M<15>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__M<14>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__M<13>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__M<12>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__M<11>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__M<10>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__M<9>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__M<8>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__M<7>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__M<6>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__M<5>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__M<4>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__M<3>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__M<2>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__M<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_28__M<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__CARRYOUTF_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__CARRYOUT_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__BCOUT<17>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__BCOUT<16>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__BCOUT<15>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__BCOUT<14>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__BCOUT<13>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__BCOUT<12>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__BCOUT<11>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__BCOUT<10>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__BCOUT<9>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__BCOUT<8>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__BCOUT<7>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__BCOUT<6>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__BCOUT<5>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__BCOUT<4>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__BCOUT<3>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__BCOUT<2>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__BCOUT<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__BCOUT<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCIN<47>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCIN<46>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCIN<45>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCIN<44>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCIN<43>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCIN<42>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCIN<41>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCIN<40>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCIN<39>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCIN<38>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCIN<37>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCIN<36>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCIN<35>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCIN<34>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCIN<33>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCIN<32>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCIN<31>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCIN<30>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCIN<29>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCIN<28>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCIN<27>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCIN<26>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCIN<25>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCIN<24>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCIN<23>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCIN<22>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCIN<21>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCIN<20>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCIN<19>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCIN<18>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCIN<17>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCIN<16>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCIN<15>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCIN<14>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCIN<13>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCIN<12>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCIN<11>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCIN<10>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCIN<9>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCIN<8>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCIN<7>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCIN<6>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCIN<5>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCIN<4>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCIN<3>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCIN<2>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCIN<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCIN<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__P<47>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__P<46>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__P<45>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__P<44>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__P<43>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__P<42>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__P<41>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__P<40>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__P<39>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__P<38>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__P<37>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__P<36>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__P<35>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__P<34>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__P<33>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__P<32>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__P<31>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__P<30>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__P<29>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__P<28>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__P<27>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__P<26>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__P<25>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__P<24>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__P<23>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__P<22>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__P<21>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__P<20>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__P<19>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__P<18>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__P<17>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__P<16>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__P<15>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__P<14>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__P<13>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__P<12>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__P<11>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__P<10>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__P<9>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__P<8>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__P<7>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__P<6>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__P<5>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__P<4>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__P<3>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__P<2>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__P<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__P<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCOUT<47>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCOUT<46>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCOUT<45>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCOUT<44>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCOUT<43>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCOUT<42>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCOUT<41>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCOUT<40>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCOUT<39>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCOUT<38>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCOUT<37>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCOUT<36>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCOUT<35>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCOUT<34>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCOUT<33>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCOUT<32>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCOUT<31>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCOUT<30>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCOUT<29>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCOUT<28>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCOUT<27>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCOUT<26>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCOUT<25>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCOUT<24>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCOUT<23>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCOUT<22>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCOUT<21>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCOUT<20>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCOUT<19>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCOUT<18>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCOUT<17>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCOUT<16>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCOUT<15>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCOUT<14>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCOUT<13>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCOUT<12>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCOUT<11>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCOUT<10>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCOUT<9>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCOUT<8>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCOUT<7>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCOUT<6>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCOUT<5>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCOUT<4>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCOUT<3>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCOUT<2>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCOUT<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__PCOUT<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__M<35>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_29__M<34>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__CARRYOUTF_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__CARRYOUT_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__BCOUT<17>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__BCOUT<16>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__BCOUT<15>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__BCOUT<14>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__BCOUT<13>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__BCOUT<12>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__BCOUT<11>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__BCOUT<10>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__BCOUT<9>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__BCOUT<8>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__BCOUT<7>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__BCOUT<6>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__BCOUT<5>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__BCOUT<4>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__BCOUT<3>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__BCOUT<2>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__BCOUT<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__BCOUT<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCIN<47>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCIN<46>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCIN<45>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCIN<44>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCIN<43>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCIN<42>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCIN<41>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCIN<40>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCIN<39>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCIN<38>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCIN<37>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCIN<36>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCIN<35>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCIN<34>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCIN<33>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCIN<32>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCIN<31>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCIN<30>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCIN<29>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCIN<28>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCIN<27>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCIN<26>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCIN<25>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCIN<24>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCIN<23>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCIN<22>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCIN<21>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCIN<20>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCIN<19>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCIN<18>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCIN<17>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCIN<16>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCIN<15>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCIN<14>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCIN<13>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCIN<12>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCIN<11>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCIN<10>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCIN<9>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCIN<8>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCIN<7>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCIN<6>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCIN<5>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCIN<4>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCIN<3>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCIN<2>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCIN<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCIN<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__P<47>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__P<46>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__P<45>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__P<44>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__P<43>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__P<42>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__P<41>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__P<40>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__P<39>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__P<38>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__P<37>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__P<36>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__P<35>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__P<34>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__P<33>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__P<32>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__P<31>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__P<30>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__P<29>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__P<28>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__P<27>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__P<26>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__P<25>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__P<24>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__P<23>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__P<22>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__P<21>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__P<20>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__P<19>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__P<18>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__P<17>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__P<16>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__P<15>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__P<14>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__P<13>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__P<12>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__P<11>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__P<10>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__P<9>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__P<8>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__P<7>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__P<6>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__P<5>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__P<4>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__P<3>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__P<2>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__P<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__P<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCOUT<47>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCOUT<46>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCOUT<45>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCOUT<44>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCOUT<43>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCOUT<42>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCOUT<41>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCOUT<40>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCOUT<39>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCOUT<38>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCOUT<37>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCOUT<36>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCOUT<35>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCOUT<34>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCOUT<33>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCOUT<32>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCOUT<31>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCOUT<30>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCOUT<29>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCOUT<28>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCOUT<27>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCOUT<26>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCOUT<25>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCOUT<24>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCOUT<23>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCOUT<22>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCOUT<21>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCOUT<20>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCOUT<19>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCOUT<18>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCOUT<17>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCOUT<16>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCOUT<15>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCOUT<14>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCOUT<13>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCOUT<12>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCOUT<11>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCOUT<10>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCOUT<9>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCOUT<8>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCOUT<7>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCOUT<6>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCOUT<5>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCOUT<4>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCOUT<3>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCOUT<2>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCOUT<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__PCOUT<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__M<35>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_30__M<34>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__CARRYOUTF_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__CARRYOUT_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__BCOUT<17>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__BCOUT<16>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__BCOUT<15>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__BCOUT<14>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__BCOUT<13>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__BCOUT<12>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__BCOUT<11>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__BCOUT<10>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__BCOUT<9>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__BCOUT<8>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__BCOUT<7>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__BCOUT<6>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__BCOUT<5>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__BCOUT<4>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__BCOUT<3>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__BCOUT<2>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__BCOUT<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__BCOUT<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCIN<47>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCIN<46>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCIN<45>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCIN<44>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCIN<43>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCIN<42>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCIN<41>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCIN<40>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCIN<39>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCIN<38>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCIN<37>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCIN<36>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCIN<35>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCIN<34>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCIN<33>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCIN<32>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCIN<31>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCIN<30>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCIN<29>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCIN<28>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCIN<27>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCIN<26>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCIN<25>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCIN<24>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCIN<23>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCIN<22>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCIN<21>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCIN<20>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCIN<19>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCIN<18>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCIN<17>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCIN<16>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCIN<15>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCIN<14>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCIN<13>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCIN<12>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCIN<11>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCIN<10>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCIN<9>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCIN<8>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCIN<7>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCIN<6>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCIN<5>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCIN<4>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCIN<3>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCIN<2>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCIN<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCIN<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__P<47>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__P<46>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__P<45>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__P<44>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__P<43>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__P<42>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__P<41>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__P<40>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__P<39>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__P<38>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__P<37>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__P<36>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__P<35>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__P<34>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__P<33>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__P<32>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__P<31>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__P<30>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__P<29>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__P<28>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__P<27>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__P<26>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__P<25>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__P<24>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__P<23>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__P<22>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__P<21>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__P<20>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__P<19>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__P<18>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__P<17>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__P<16>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__P<15>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__P<14>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__P<13>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__P<12>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__P<11>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__P<10>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__P<9>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__P<8>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__P<7>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__P<6>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__P<5>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__P<4>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__P<3>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__P<2>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__P<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__P<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCOUT<47>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCOUT<46>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCOUT<45>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCOUT<44>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCOUT<43>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCOUT<42>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCOUT<41>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCOUT<40>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCOUT<39>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCOUT<38>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCOUT<37>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCOUT<36>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCOUT<35>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCOUT<34>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCOUT<33>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCOUT<32>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCOUT<31>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCOUT<30>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCOUT<29>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCOUT<28>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCOUT<27>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCOUT<26>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCOUT<25>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCOUT<24>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCOUT<23>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCOUT<22>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCOUT<21>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCOUT<20>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCOUT<19>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCOUT<18>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCOUT<17>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCOUT<16>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCOUT<15>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCOUT<14>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCOUT<13>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCOUT<12>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCOUT<11>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCOUT<10>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCOUT<9>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCOUT<8>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCOUT<7>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCOUT<6>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCOUT<5>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCOUT<4>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCOUT<3>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCOUT<2>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCOUT<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__PCOUT<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__M<35>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__M<34>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__M<33>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mmult__zz_31__M<32>_UNCONNECTED ;
  wire \NLW_VexRiscv/Madd__zz_27_35_O_UNCONNECTED ;
  wire NLW_Mram_mem1_ENB_UNCONNECTED;
  wire NLW_Mram_mem1_RSTB_UNCONNECTED;
  wire NLW_Mram_mem1_CLKB_UNCONNECTED;
  wire NLW_Mram_mem1_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem1_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem1_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem1_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem1_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem1_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem2_ENB_UNCONNECTED;
  wire NLW_Mram_mem2_RSTB_UNCONNECTED;
  wire NLW_Mram_mem2_CLKB_UNCONNECTED;
  wire NLW_Mram_mem2_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem2_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem2_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem2_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem2_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem2_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem3_ENB_UNCONNECTED;
  wire NLW_Mram_mem3_RSTB_UNCONNECTED;
  wire NLW_Mram_mem3_CLKB_UNCONNECTED;
  wire NLW_Mram_mem3_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem3_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem3_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem3_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem3_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem3_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem4_ENB_UNCONNECTED;
  wire NLW_Mram_mem4_RSTB_UNCONNECTED;
  wire NLW_Mram_mem4_CLKB_UNCONNECTED;
  wire NLW_Mram_mem4_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem4_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem4_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem4_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem4_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem4_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem7_ENB_UNCONNECTED;
  wire NLW_Mram_mem7_RSTB_UNCONNECTED;
  wire NLW_Mram_mem7_CLKB_UNCONNECTED;
  wire NLW_Mram_mem7_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem7_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem7_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem7_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem7_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem7_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem5_ENB_UNCONNECTED;
  wire NLW_Mram_mem5_RSTB_UNCONNECTED;
  wire NLW_Mram_mem5_CLKB_UNCONNECTED;
  wire NLW_Mram_mem5_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem5_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem5_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem5_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem5_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem5_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem6_ENB_UNCONNECTED;
  wire NLW_Mram_mem6_RSTB_UNCONNECTED;
  wire NLW_Mram_mem6_CLKB_UNCONNECTED;
  wire NLW_Mram_mem6_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem6_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem6_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem6_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem6_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem6_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_mem8_ENB_UNCONNECTED;
  wire NLW_Mram_mem8_RSTB_UNCONNECTED;
  wire NLW_Mram_mem8_CLKB_UNCONNECTED;
  wire NLW_Mram_mem8_REGCEB_UNCONNECTED;
  wire \NLW_Mram_mem8_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_mem8_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_mem8_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_mem8_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_mem8_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_tag_mem1_ENB_UNCONNECTED;
  wire NLW_Mram_tag_mem1_RSTB_UNCONNECTED;
  wire NLW_Mram_tag_mem1_CLKB_UNCONNECTED;
  wire NLW_Mram_tag_mem1_REGCEB_UNCONNECTED;
  wire \NLW_Mram_tag_mem1_DIPA<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIPA<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<31>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<30>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<29>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<28>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<27>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<26>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<25>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<24>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<23>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<22>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<21>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<20>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<19>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<18>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<17>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOA<16>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_WEB<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<31>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<30>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<29>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<28>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<27>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<26>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<25>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<24>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<23>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<22>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<21>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<20>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<19>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<18>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<17>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem1_DIA<16>_UNCONNECTED ;
  wire NLW_Mram_data_mem1_ENB_UNCONNECTED;
  wire NLW_Mram_data_mem1_RSTB_UNCONNECTED;
  wire NLW_Mram_data_mem1_CLKB_UNCONNECTED;
  wire NLW_Mram_data_mem1_REGCEB_UNCONNECTED;
  wire \NLW_Mram_data_mem1_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem1_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_data_mem2_ENB_UNCONNECTED;
  wire NLW_Mram_data_mem2_RSTB_UNCONNECTED;
  wire NLW_Mram_data_mem2_CLKB_UNCONNECTED;
  wire NLW_Mram_data_mem2_REGCEB_UNCONNECTED;
  wire \NLW_Mram_data_mem2_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem2_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_data_mem3_ENB_UNCONNECTED;
  wire NLW_Mram_data_mem3_RSTB_UNCONNECTED;
  wire NLW_Mram_data_mem3_CLKB_UNCONNECTED;
  wire NLW_Mram_data_mem3_REGCEB_UNCONNECTED;
  wire \NLW_Mram_data_mem3_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem3_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_data_mem4_ENB_UNCONNECTED;
  wire NLW_Mram_data_mem4_RSTB_UNCONNECTED;
  wire NLW_Mram_data_mem4_CLKB_UNCONNECTED;
  wire NLW_Mram_data_mem4_REGCEB_UNCONNECTED;
  wire \NLW_Mram_data_mem4_ADDRA<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_ADDRB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPA<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPA<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPA<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPA<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DIPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOPB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<31>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<30>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<29>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<28>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<27>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<26>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<25>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<24>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<23>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<22>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<21>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<20>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<19>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<18>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<17>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<16>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<15>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<14>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<13>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<12>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<11>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<10>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<9>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<8>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<7>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<6>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<5>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<4>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_DOB<0>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_WEB<3>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_WEB<2>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_WEB<1>_UNCONNECTED ;
  wire \NLW_Mram_data_mem4_WEB<0>_UNCONNECTED ;
  wire NLW_Mram_tag_mem2_RSTBRST_UNCONNECTED;
  wire NLW_Mram_tag_mem2_ENBRDEN_UNCONNECTED;
  wire NLW_Mram_tag_mem2_CLKBRDCLK_UNCONNECTED;
  wire NLW_Mram_tag_mem2_REGCEBREGCE_UNCONNECTED;
  wire \NLW_Mram_tag_mem2_DOADO<15>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOADO<14>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOADO<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOADO<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOADO<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOADO<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOADO<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOADO<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOADO<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOADO<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOADO<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOADO<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOPADOP<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOPADOP<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOPBDOP<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOPBDOP<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_WEBWEU<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_WEBWEU<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRAWRADDR<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRAWRADDR<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIPBDIP<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIPBDIP<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIBDI<15>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIBDI<14>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIBDI<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIBDI<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIBDI<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIBDI<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIBDI<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIBDI<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIBDI<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIBDI<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIBDI<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIBDI<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIBDI<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIBDI<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIBDI<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIBDI<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIADI<15>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIADI<14>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIADI<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIADI<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIADI<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIADI<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIADI<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIADI<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIADI<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIADI<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIADI<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIADI<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRBRDADDR<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRBRDADDR<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRBRDADDR<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRBRDADDR<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRBRDADDR<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRBRDADDR<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRBRDADDR<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRBRDADDR<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRBRDADDR<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRBRDADDR<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRBRDADDR<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRBRDADDR<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_ADDRBRDADDR<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOBDO<15>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOBDO<14>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOBDO<13>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOBDO<12>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOBDO<11>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOBDO<10>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOBDO<9>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOBDO<8>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOBDO<7>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOBDO<6>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOBDO<5>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOBDO<4>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOBDO<3>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOBDO<2>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOBDO<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DOBDO<0>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIPADIP<1>_UNCONNECTED ;
  wire \NLW_Mram_tag_mem2_DIPADIP<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile1_DOPADOP<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile1_DOPADOP<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile1_DOPBDOP<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile1_DOPBDOP<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile1_ADDRAWRADDR<4>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile1_ADDRAWRADDR<3>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile1_ADDRAWRADDR<2>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile1_ADDRAWRADDR<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile1_ADDRAWRADDR<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile1_DIPBDIP<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile1_DIPBDIP<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile1_ADDRBRDADDR<4>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile1_ADDRBRDADDR<3>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile1_ADDRBRDADDR<2>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile1_ADDRBRDADDR<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile1_ADDRBRDADDR<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile1_DIPADIP<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile1_DIPADIP<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile_DOPADOP<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile_DOPADOP<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile_DOPBDOP<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile_DOPBDOP<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile_ADDRAWRADDR<4>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile_ADDRAWRADDR<3>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile_ADDRAWRADDR<2>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile_ADDRAWRADDR<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile_ADDRAWRADDR<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile_DIPBDIP<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile_DIPBDIP<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile_ADDRBRDADDR<4>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile_ADDRBRDADDR<3>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile_ADDRBRDADDR<2>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile_ADDRBRDADDR<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile_ADDRBRDADDR<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile_DIPADIP<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/Mram_RegFilePlugin_regFile_DIPADIP<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIPA<3>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIPA<2>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOA<31>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOA<30>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOA<29>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOA<28>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOA<27>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOA<26>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOA<25>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOA<24>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOA<23>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOA<22>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOA<21>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOA<20>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOA<19>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOA<18>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOA<17>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOA<16>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOA<15>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOA<14>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOA<13>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOA<12>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOA<11>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOA<10>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOA<9>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOA<8>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOA<7>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOA<6>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOA<5>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOA<4>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOA<3>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOA<2>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOA<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOA<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_ADDRA<3>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_ADDRA<2>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_ADDRA<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_ADDRA<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_ADDRB<3>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_ADDRB<2>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_ADDRB<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_ADDRB<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIB<31>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIB<30>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIB<29>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIB<28>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIB<27>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIB<26>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIB<25>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIB<24>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIB<23>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIB<22>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIB<21>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIB<20>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIB<19>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIB<18>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIB<17>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIB<16>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIB<15>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIB<14>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIB<13>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIB<12>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIB<11>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIB<10>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIB<9>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIB<8>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIB<7>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIB<6>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIB<5>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIB<4>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIB<3>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIB<2>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIB<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIB<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOPA<3>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOPA<2>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOPA<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOPA<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIPB<3>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIPB<2>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIPB<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIPB<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOPB<3>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOPB<2>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOB<31>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOB<30>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOB<29>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOB<28>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOB<27>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOB<26>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOB<25>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOB<24>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOB<23>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOB<22>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOB<21>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOB<20>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOB<19>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOB<18>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOB<17>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOB<16>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIA<31>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIA<30>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIA<29>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIA<28>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIA<27>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIA<26>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIA<25>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIA<24>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIA<23>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIA<22>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIA<21>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIA<20>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIA<19>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIA<18>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIA<17>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIA<16>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIPA<3>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIPA<2>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOA<31>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOA<30>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOA<29>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOA<28>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOA<27>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOA<26>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOA<25>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOA<24>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOA<23>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOA<22>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOA<21>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOA<20>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOA<19>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOA<18>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOA<17>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOA<16>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOA<15>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOA<14>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOA<13>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOA<12>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOA<11>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOA<10>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOA<9>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOA<8>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOA<7>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOA<6>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOA<5>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOA<4>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOA<3>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOA<2>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOA<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOA<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_ADDRA<3>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_ADDRA<2>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_ADDRA<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_ADDRA<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_ADDRB<3>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_ADDRB<2>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_ADDRB<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_ADDRB<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIB<31>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIB<30>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIB<29>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIB<28>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIB<27>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIB<26>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIB<25>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIB<24>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIB<23>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIB<22>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIB<21>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIB<20>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIB<19>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIB<18>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIB<17>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIB<16>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIB<15>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIB<14>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIB<13>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIB<12>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIB<11>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIB<10>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIB<9>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIB<8>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIB<7>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIB<6>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIB<5>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIB<4>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIB<3>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIB<2>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIB<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIB<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOPA<3>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOPA<2>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOPA<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOPA<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIPB<3>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIPB<2>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIPB<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIPB<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOPB<3>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOPB<2>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOPB<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOPB<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOB<31>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOB<30>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOB<29>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOB<28>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOB<27>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOB<26>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOB<25>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOB<24>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOB<23>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOB<22>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOB<21>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOB<20>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOB<19>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOB<18>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOB<17>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOB<16>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOB<15>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOB<14>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIA<31>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIA<30>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIA<29>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIA<28>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIA<27>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIA<26>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIA<25>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIA<24>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIA<23>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIA<22>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIA<21>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIA<20>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIA<19>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIA<18>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIA<17>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIA<16>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DOPADOP<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DOPADOP<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DOPBDOP<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DOPBDOP<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_ADDRAWRADDR<4>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_ADDRAWRADDR<3>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_ADDRAWRADDR<2>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_ADDRAWRADDR<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_ADDRAWRADDR<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DIPBDIP<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DIPBDIP<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DIBDI<15>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DIBDI<14>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DIBDI<13>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DIBDI<12>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DIBDI<11>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DIBDI<10>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DIBDI<9>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DIBDI<8>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DIBDI<7>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DIBDI<6>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_ADDRBRDADDR<4>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_ADDRBRDADDR<3>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_ADDRBRDADDR<2>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_ADDRBRDADDR<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_ADDRBRDADDR<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DOBDO<15>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DOBDO<14>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DOBDO<13>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DOBDO<12>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DOBDO<11>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DOBDO<10>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DOBDO<9>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DOBDO<8>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DOBDO<7>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DOBDO<6>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DIPADIP<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DIPADIP<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_tags_DOPADOP<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_tags_DOPADOP<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_tags_DOPBDOP<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_tags_DOPBDOP<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_tags_ADDRAWRADDR<4>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_tags_ADDRAWRADDR<3>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_tags_ADDRAWRADDR<2>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_tags_ADDRAWRADDR<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_tags_ADDRAWRADDR<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_tags_DIPBDIP<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_tags_DIPBDIP<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_tags_DIBDI<15>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_tags_DIBDI<14>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_tags_DIBDI<13>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_tags_DIBDI<12>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_tags_DIBDI<11>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_tags_DIBDI<10>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_tags_DIBDI<9>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_tags_DIBDI<8>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_tags_DIBDI<7>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_tags_DIBDI<6>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_tags_ADDRBRDADDR<4>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_tags_ADDRBRDADDR<3>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_tags_ADDRBRDADDR<2>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_tags_ADDRBRDADDR<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_tags_ADDRBRDADDR<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_tags_DOBDO<15>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_tags_DOBDO<14>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_tags_DOBDO<13>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_tags_DOBDO<12>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_tags_DOBDO<11>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_tags_DOBDO<10>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_tags_DOBDO<9>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_tags_DOBDO<8>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_tags_DOBDO<7>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_tags_DOBDO<6>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_tags_DIPADIP<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_tags_DIPADIP<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DOADO<15>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DOADO<14>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DOADO<13>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DOADO<12>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DOADO<11>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DOADO<10>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DOADO<9>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DOADO<8>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DOADO<7>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DOADO<6>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DOADO<5>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DOADO<4>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DOADO<3>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DOADO<2>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DOADO<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DOADO<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DOPADOP<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DOPADOP<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DOPBDOP<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DOPBDOP<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_ADDRAWRADDR<2>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_ADDRAWRADDR<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_ADDRAWRADDR<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DIPBDIP<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DIPBDIP<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DIBDI<15>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DIBDI<14>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DIBDI<13>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DIBDI<12>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DIBDI<11>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DIBDI<10>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DIBDI<9>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DIBDI<8>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DIBDI<7>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DIBDI<6>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DIBDI<5>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DIBDI<4>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DIBDI<3>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DIBDI<2>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DIBDI<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DIBDI<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DIADI<15>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DIADI<14>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DIADI<13>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DIADI<12>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DIADI<11>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DIADI<10>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DIADI<9>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DIADI<8>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_ADDRBRDADDR<2>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_ADDRBRDADDR<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_ADDRBRDADDR<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DOBDO<15>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DOBDO<14>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DOBDO<13>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DOBDO<12>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DOBDO<11>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DOBDO<10>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DOBDO<9>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DOBDO<8>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DIPADIP<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DOADO<15>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DOADO<14>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DOADO<13>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DOADO<12>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DOADO<11>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DOADO<10>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DOADO<9>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DOADO<8>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DOADO<7>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DOADO<6>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DOADO<5>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DOADO<4>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DOADO<3>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DOADO<2>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DOADO<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DOADO<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DOPADOP<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DOPADOP<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DOPBDOP<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DOPBDOP<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_ADDRAWRADDR<2>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_ADDRAWRADDR<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_ADDRAWRADDR<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DIPBDIP<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DIPBDIP<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DIBDI<15>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DIBDI<14>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DIBDI<13>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DIBDI<12>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DIBDI<11>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DIBDI<10>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DIBDI<9>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DIBDI<8>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DIBDI<7>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DIBDI<6>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DIBDI<5>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DIBDI<4>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DIBDI<3>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DIBDI<2>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DIBDI<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DIBDI<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DIADI<15>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DIADI<14>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DIADI<13>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DIADI<12>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DIADI<11>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DIADI<10>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DIADI<9>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DIADI<8>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_ADDRBRDADDR<2>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_ADDRBRDADDR<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_ADDRBRDADDR<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DOBDO<15>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DOBDO<14>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DOBDO<13>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DOBDO<12>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DOBDO<11>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DOBDO<10>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DOBDO<9>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DOBDO<8>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DIPADIP<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DOADO<15>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DOADO<14>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DOADO<13>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DOADO<12>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DOADO<11>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DOADO<10>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DOADO<9>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DOADO<8>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DOADO<7>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DOADO<6>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DOADO<5>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DOADO<4>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DOADO<3>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DOADO<2>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DOADO<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DOADO<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DOPADOP<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DOPADOP<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DOPBDOP<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DOPBDOP<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_ADDRAWRADDR<2>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_ADDRAWRADDR<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_ADDRAWRADDR<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DIPBDIP<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DIPBDIP<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DIBDI<15>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DIBDI<14>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DIBDI<13>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DIBDI<12>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DIBDI<11>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DIBDI<10>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DIBDI<9>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DIBDI<8>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DIBDI<7>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DIBDI<6>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DIBDI<5>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DIBDI<4>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DIBDI<3>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DIBDI<2>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DIBDI<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DIBDI<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DIADI<15>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DIADI<14>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DIADI<13>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DIADI<12>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DIADI<11>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DIADI<10>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DIADI<9>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DIADI<8>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_ADDRBRDADDR<2>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_ADDRBRDADDR<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_ADDRBRDADDR<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DOBDO<15>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DOBDO<14>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DOBDO<13>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DOBDO<12>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DOBDO<11>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DOBDO<10>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DOBDO<9>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DOBDO<8>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DIPADIP<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DOADO<15>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DOADO<14>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DOADO<13>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DOADO<12>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DOADO<11>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DOADO<10>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DOADO<9>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DOADO<8>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DOADO<7>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DOADO<6>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DOADO<5>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DOADO<4>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DOADO<3>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DOADO<2>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DOADO<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DOADO<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DOPADOP<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DOPADOP<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DOPBDOP<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DOPBDOP<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_ADDRAWRADDR<2>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_ADDRAWRADDR<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_ADDRAWRADDR<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DIPBDIP<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DIPBDIP<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DIBDI<15>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DIBDI<14>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DIBDI<13>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DIBDI<12>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DIBDI<11>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DIBDI<10>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DIBDI<9>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DIBDI<8>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DIBDI<7>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DIBDI<6>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DIBDI<5>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DIBDI<4>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DIBDI<3>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DIBDI<2>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DIBDI<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DIBDI<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DIADI<15>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DIADI<14>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DIADI<13>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DIADI<12>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DIADI<11>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DIADI<10>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DIADI<9>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DIADI<8>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_ADDRBRDADDR<2>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_ADDRBRDADDR<1>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_ADDRBRDADDR<0>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DOBDO<15>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DOBDO<14>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DOBDO<13>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DOBDO<12>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DOBDO<11>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DOBDO<10>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DOBDO<9>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DOBDO<8>_UNCONNECTED ;
  wire \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DIPADIP<1>_UNCONNECTED ;
  wire NLW_Mshreg_ddrphy_r_dfi_wrdata_en_1_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddrphy_rddata_sr_1_BRB1_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddrphy_rddata_sr_1_BRB2_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddrphy_rddata_sr_1_BRB3_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid4_BRB0_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid4_BRB1_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid4_BRB3_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid4_BRB4_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddrphy_rddata_sr_2_BRB6_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddrphy_rddata_sr_2_BRB7_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddrphy_rddata_sr_2_BRB8_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddrphy_rddata_sr_2_BRB9_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddrphy_rddata_sr_2_BRB11_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddrphy_rddata_sr_2_BRB10_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddrphy_rddata_sr_2_BRB4_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddrphy_rddata_sr_2_BRB12_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddrphy_rddata_sr_2_BRB13_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddrphy_rddata_sr_2_BRB15_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid3_BRB5_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid3_BRB6_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid3_BRB7_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid3_BRB8_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid3_BRB9_Q15_UNCONNECTED;
  wire NLW_Mshreg_new_master_rdata_valid3_BRB10_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddrphy_rddata_sr_3_BRB5_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddrphy_rddata_sr_3_BRB16_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddrphy_rddata_sr_3_BRB17_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddrphy_rddata_sr_3_BRB20_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddrphy_rddata_sr_3_BRB18_Q15_UNCONNECTED;
  wire NLW_Mshreg_ddrphy_rddata_sr_3_BRB19_Q15_UNCONNECTED;
  wire [7 : 0] switches;
  wire [19 : 0] waittimer0_count;
  wire [19 : 0] waittimer1_count;
  wire [19 : 0] waittimer2_count;
  wire [19 : 0] waittimer3_count;
  wire [19 : 0] waittimer4_count;
  wire [10 : 0] crg_por;
  wire [7 : 0] xilinxmultiregimpl1_regs0;
  wire [7 : 0] basesoc_uart_phy_rx_reg;
  wire [7 : 0] xilinxmultiregimpl1_regs1;
  wire [7 : 0] basesoc_uart_phy_source_payload_data;
  wire [15 : 0] ddrphy_dq_o;
  wire [15 : 0] ddrphy_dq_t;
  wire [31 : 0] ddrphy_record0_rddata;
  wire [31 : 0] ddrphy_record1_rddata;
  wire [1 : 0] ddrphy_dqs_o;
  wire [1 : 0] ddrphy_dqs_t;
  wire [12 : 0] ddrphy_record0_address;
  wire [1 : 0] ddrphy_record0_bank;
  wire [12 : 0] ddrphy_record1_address;
  wire [1 : 0] ddrphy_record1_bank;
  wire [1 : 1] ddrphy_r_dfi_wrdata_en;
  wire [31 : 5] \VexRiscv/IBusCachedPlugin_cache/lineLoader_address ;
  wire [2 : 0] \VexRiscv/_zz_212_ ;
  wire [31 : 2] \VexRiscv/_zz_138_ ;
  wire [31 : 0] \VexRiscv/_zz_139_ ;
  wire [31 : 0] basesoc_sram_bus_dat_r;
  wire [7 : 0] _n4041;
  wire [7 : 0] _n4042;
  wire [21 : 0] basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout;
  wire [21 : 0] basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout;
  wire [21 : 0] basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout;
  wire [21 : 0] basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout;
  wire [21 : 0] _n4067;
  wire [2 : 0] memadr_1;
  wire [7 : 0] basesoc_interface_dat_w;
  wire [7 : 0] basesoc_bus_wishbone_dat_r;
  wire [31 : 0] basesoc_uart_phy_phase_accumulator_tx;
  wire [31 : 0] basesoc_uart_phy_phase_accumulator_rx;
  wire [31 : 0] basesoc_timer0_value;
  wire [31 : 0] spiflash_sr;
  wire [15 : 0] ddrphy_record2_wrdata;
  wire [0 : 0] ddrphy_record2_wrdata_mask;
  wire [31 : 0] ddrphy_record3_wrdata;
  wire [1 : 0] ddrphy_rddata_sr;
  wire [1 : 0] basesoc_sdram_dfi_p0_bank;
  wire [12 : 0] basesoc_sdram_dfi_p0_address;
  wire [1 : 0] basesoc_sdram_dfi_p1_bank;
  wire [12 : 0] basesoc_sdram_dfi_p1_address;
  wire [3 : 0] basesoc_slave_sel_r;
  wire [7 : 0] basesoc_csrbankarray_interface0_bank_bus_dat_r;
  wire [7 : 0] basesoc_csrbankarray_interface1_bank_bus_dat_r;
  wire [7 : 0] basesoc_csrbankarray_interface2_bank_bus_dat_r;
  wire [7 : 0] basesoc_csrbankarray_interface3_bank_bus_dat_r;
  wire [3 : 0] basesoc_csrbankarray_interface4_bank_bus_dat_r;
  wire [7 : 0] basesoc_csrbankarray_interface5_bank_bus_dat_r;
  wire [7 : 0] basesoc_csrbankarray_interface6_bank_bus_dat_r;
  wire [7 : 0] basesoc_csrbankarray_interface7_bank_bus_dat_r;
  wire [9 : 0] basesoc_sdram_timer_count;
  wire [7 : 0] memdat_1;
  wire [7 : 0] memdat_3;
  wire [31 : 0] basesoc_ctrl_bus_errors;
  wire [7 : 0] basesoc_uart_phy_tx_reg;
  wire [3 : 0] basesoc_uart_phy_tx_bitcount;
  wire [3 : 0] basesoc_uart_phy_rx_bitcount;
  wire [4 : 0] basesoc_uart_tx_fifo_level0;
  wire [4 : 0] basesoc_uart_rx_fifo_level0;
  wire [31 : 0] basesoc_timer0_value_status;
  wire [56 : 0] dna_status;
  wire [31 : 0] basesoc_sdram_phaseinjector0_status;
  wire [31 : 0] basesoc_sdram_phaseinjector1_status;
  wire [12 : 0] basesoc_sdram_bankmachine0_row;
  wire [3 : 0] basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level;
  wire [20 : 0] basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr;
  wire [2 : 0] basesoc_sdram_bankmachine0_twtpcon_count;
  wire [12 : 0] basesoc_sdram_bankmachine1_row;
  wire [3 : 0] basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level;
  wire [20 : 0] basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr;
  wire [2 : 0] basesoc_sdram_bankmachine1_twtpcon_count;
  wire [12 : 0] basesoc_sdram_bankmachine2_row;
  wire [3 : 0] basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level;
  wire [20 : 0] basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr;
  wire [2 : 0] basesoc_sdram_bankmachine2_twtpcon_count;
  wire [12 : 0] basesoc_sdram_bankmachine3_row;
  wire [3 : 0] basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level;
  wire [20 : 0] basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr;
  wire [2 : 0] basesoc_sdram_bankmachine3_twtpcon_count;
  wire [23 : 0] basesoc_sdram_bandwidth_nreads_r;
  wire [23 : 0] basesoc_sdram_bandwidth_nwrites_r;
  wire [23 : 0] basesoc_sdram_bandwidth_nreads;
  wire [23 : 0] basesoc_sdram_bandwidth_nwrites;
  wire [23 : 0] basesoc_sdram_bandwidth_nreads_status;
  wire [23 : 0] basesoc_sdram_bandwidth_nwrites_status;
  wire [7 : 0] leds_storage_full;
  wire [4 : 0] eventmanager_storage_full;
  wire [3 : 0] basesoc_sdram_storage_full;
  wire [5 : 0] basesoc_sdram_phaseinjector0_command_storage_full;
  wire [1 : 0] basesoc_sdram_phaseinjector0_baddress_storage_full;
  wire [5 : 0] basesoc_sdram_phaseinjector1_command_storage_full;
  wire [1 : 0] basesoc_sdram_phaseinjector1_baddress_storage_full;
  wire [3 : 0] spiflash_bitbang_storage_full;
  wire [1 : 0] basesoc_uart_eventmanager_storage_full;
  wire [7 : 0] basesoc_uart_phy_storage_full;
  wire [4 : 0] basesoc_sdram_time0;
  wire [3 : 0] basesoc_sdram_time1;
  wire [19 : 0] basesoc_count;
  wire [7 : 0] basesoc_sdram_phaseinjector0_address_storage_full;
  wire [7 : 0] basesoc_sdram_phaseinjector0_wrdata_storage_full;
  wire [7 : 0] basesoc_sdram_phaseinjector1_address_storage_full;
  wire [7 : 0] basesoc_sdram_phaseinjector1_wrdata_storage_full;
  wire [7 : 0] basesoc_timer0_load_storage_full;
  wire [7 : 0] basesoc_timer0_reload_storage_full;
  wire [15 : 0] ddrphy_dq_i;
  wire [12 : 0] array_muxed0;
  wire [1 : 0] array_muxed1;
  wire [29 : 0] rhs_array_muxed32;
  wire [31 : 0] rhs_array_muxed33;
  wire [12 : 0] array_muxed7;
  wire [12 : 0] array_muxed14;
  wire [1 : 0] basesoc_sdram_master_p0_bank;
  wire [12 : 0] basesoc_sdram_master_p0_address;
  wire [1 : 0] basesoc_sdram_master_p1_bank;
  wire [12 : 0] basesoc_sdram_master_p1_address;
  wire [7 : 0] basesoc_csrcon_dat_r;
  wire [1 : 0] array_muxed13;
  wire [1 : 0] array_muxed6;
  wire [31 : 0] basesoc_sdram_inti_p0_rddata;
  wire [31 : 0] basesoc_sdram_inti_p1_rddata;
  wire [31 : 0] n3842;
  wire [31 : 0] n3847;
  wire [63 : 0] basesoc_data_port_dat_w;
  wire [7 : 0] basesoc_data_port_we;
  wire [31 : 0] basesoc_sdram_master_p0_wrdata;
  wire [0 : 0] basesoc_sdram_master_p0_wrdata_mask;
  wire [31 : 0] basesoc_sdram_master_p1_wrdata;
  wire [3 : 0] basesoc_slave_sel;
  wire [3 : 0] basesoc_sram_we;
  wire [31 : 0] basesoc_shared_dat_r;
  wire [19 : 0] Mcount_waittimer1_count_lut;
  wire [18 : 0] Mcount_waittimer1_count_cy;
  wire [19 : 0] Mcount_waittimer0_count_lut;
  wire [18 : 0] Mcount_waittimer0_count_cy;
  wire [19 : 0] Mcount_waittimer4_count_lut;
  wire [18 : 0] Mcount_waittimer4_count_cy;
  wire [19 : 0] Mcount_waittimer2_count_lut;
  wire [18 : 0] Mcount_waittimer2_count_cy;
  wire [19 : 0] Mcount_waittimer3_count_lut;
  wire [18 : 0] Mcount_waittimer3_count_cy;
  wire [31 : 0] Result_10;
  wire [9 : 0] Mcount_basesoc_sdram_timer_count_lut;
  wire [8 : 0] Mcount_basesoc_sdram_timer_count_cy;
  wire [1 : 0] basesoc_counter;
  wire [23 : 0] Mcount_basesoc_sdram_bandwidth_nreads_lut;
  wire [22 : 0] Mcount_basesoc_sdram_bandwidth_nreads_cy;
  wire [23 : 0] Mcount_basesoc_sdram_bandwidth_nwrites_lut;
  wire [22 : 0] Mcount_basesoc_sdram_bandwidth_nwrites_cy;
  wire [19 : 0] Mcount_basesoc_count_lut;
  wire [18 : 0] Mcount_basesoc_count_cy;
  wire [8 : 0] spiflash_counter;
  wire [3 : 0] basesoc_sdram_generator_counter;
  wire [4 : 0] Mcompar_basesoc_sdram_bankmachine0_row_hit_lut;
  wire [3 : 0] Mcompar_basesoc_sdram_bankmachine0_row_hit_cy;
  wire [4 : 0] Mcompar_basesoc_sdram_bankmachine1_row_hit_lut;
  wire [3 : 0] Mcompar_basesoc_sdram_bankmachine1_row_hit_cy;
  wire [4 : 0] Mcompar_basesoc_sdram_bankmachine2_row_hit_lut;
  wire [3 : 0] Mcompar_basesoc_sdram_bankmachine2_row_hit_cy;
  wire [4 : 0] Mcompar_basesoc_sdram_bankmachine3_row_hit_lut;
  wire [3 : 0] Mcompar_basesoc_sdram_bankmachine3_row_hit_cy;
  wire [31 : 0] Madd_n3842_lut;
  wire [31 : 0] Madd_n3842_cy;
  wire [31 : 0] Madd_n3847_lut;
  wire [31 : 0] Madd_n3847_cy;
  wire [0 : 0] Madd_n3897_lut;
  wire [23 : 0] Madd_n3897_cy;
  wire [9 : 0] Mcount_crg_por_cy;
  wire [10 : 1] Mcount_crg_por_lut;
  wire [3 : 0] basesoc_uart_tx_fifo_produce;
  wire [0 : 0] Mcount_basesoc_ctrl_bus_errors_lut;
  wire [30 : 0] Mcount_basesoc_ctrl_bus_errors_cy;
  wire [3 : 0] basesoc_uart_rx_fifo_produce;
  wire [3 : 0] basesoc_uart_rx_fifo_consume;
  wire [3 : 0] basesoc_uart_tx_fifo_consume;
  wire [6 : 0] dna_cnt;
  wire [2 : 0] basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume;
  wire [10 : 10] basesoc_sdram_cmd_payload_a;
  wire [1 : 1] Mcount_ddrphy_bitslip_cnt_lut;
  wire [2 : 0] basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce;
  wire [2 : 0] basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce;
  wire [2 : 0] basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume;
  wire [2 : 0] basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume;
  wire [2 : 0] basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce;
  wire [2 : 0] basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume;
  wire [2 : 0] basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce;
  wire [3 : 3] Mcount_basesoc_uart_tx_fifo_level0_lut;
  wire [2 : 2] Mcount_basesoc_uart_tx_fifo_level0_cy;
  wire [10 : 8] \VexRiscv/_n8818 ;
  wire [2 : 0] \VexRiscv/_n8822 ;
  wire [12 : 11] \VexRiscv/_n8817 ;
  wire [10 : 10] \VexRiscv/_n6056 ;
  wire [7 : 7] \VexRiscv/writeBack_DBusCachedPlugin_rspFormated ;
  wire [4 : 4] \VexRiscv/_zz_102_ ;
  wire [1 : 1] \VexRiscv/Msub__zz_278__cy ;
  wire [30 : 30] \VexRiscv/execute_FullBarrelShifterPlugin_reversed ;
  wire [6 : 4] \VexRiscv/_n8820 ;
  wire [31 : 0] \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut ;
  wire [30 : 0] \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy ;
  wire [31 : 0] \VexRiscv/Madd__zz_313__Madd_lut ;
  wire [30 : 0] \VexRiscv/Madd__zz_313__Madd_cy ;
  wire [30 : 0] \VexRiscv/Madd__zz_356__Madd_cy ;
  wire [0 : 0] \VexRiscv/Madd__zz_356__Madd_lut ;
  wire [10 : 0] \VexRiscv/Mcompar_execute_BranchPlugin_eq_lut ;
  wire [9 : 0] \VexRiscv/Mcompar_execute_BranchPlugin_eq_cy ;
  wire [31 : 1] \VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut ;
  wire [30 : 2] \VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy ;
  wire [5 : 0] \VexRiscv/memory_DivPlugin_div_counter_value ;
  wire [63 : 32] \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut ;
  wire [62 : 32] \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy ;
  wire [32 : 0] \VexRiscv/Msub__zz_205__lut ;
  wire [31 : 0] \VexRiscv/Msub__zz_205__cy ;
  wire [2 : 0] \VexRiscv/Result ;
  wire [0 : 0] \VexRiscv/Madd__zz_27__cy ;
  wire [0 : 0] \VexRiscv/Madd__zz_27__lut ;
  wire [19 : 19] \VexRiscv/_zz_418_ ;
  wire [2 : 2] \VexRiscv/_zz_141_ ;
  wire [1 : 0] \VexRiscv/_n4813 ;
  wire [16 : 16] \VexRiscv/execute_MulPlugin_aHigh ;
  wire [16 : 16] \VexRiscv/execute_MulPlugin_bHigh ;
  wire [5 : 0] \VexRiscv/memory_DivPlugin_div_counter_valueNext ;
  wire [31 : 0] \VexRiscv/_zz_313_ ;
  wire [31 : 0] \VexRiscv/execute_CsrPlugin_writeData ;
  wire [31 : 0] \VexRiscv/n2797 ;
  wire [31 : 0] \VexRiscv/decode_to_execute_RS2 ;
  wire [51 : 0] \VexRiscv/_zz_27_ ;
  wire [31 : 0] \VexRiscv/decode_RS1 ;
  wire [31 : 0] \VexRiscv/decode_RS2 ;
  wire [63 : 32] \VexRiscv/writeBack_MulPlugin_result ;
  wire [31 : 0] \VexRiscv/_zz_42_ ;
  wire [31 : 1] \VexRiscv/execute_BranchPlugin_branchAdder ;
  wire [31 : 0] \VexRiscv/_zz_89_ ;
  wire [31 : 0] \VexRiscv/_zz_356_ ;
  wire [32 : 0] \VexRiscv/_zz_205_ ;
  wire [11 : 2] \VexRiscv/IBusCachedPlugin_fetchPc_pc ;
  wire [31 : 0] \VexRiscv/_zz_162_ ;
  wire [31 : 0] \VexRiscv/n2800 ;
  wire [31 : 0] \VexRiscv/_n4737 ;
  wire [30 : 0] \VexRiscv/execute_BranchPlugin_branch_src1 ;
  wire [31 : 0] \VexRiscv/_zz_167_ ;
  wire [31 : 0] \VexRiscv/_zz_43_ ;
  wire [31 : 1] \VexRiscv/IBusCachedPlugin_pcs_4 ;
  wire [3 : 0] \VexRiscv/CsrPlugin_trapCause ;
  wire [2 : 2] \VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_length ;
  wire [3 : 0] \VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_mask ;
  wire [31 : 0] \VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_data ;
  wire [31 : 2] \VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_address ;
  wire [24 : 15] \VexRiscv/_zz_94_ ;
  wire [31 : 0] \VexRiscv/memory_DivPlugin_accumulator ;
  wire [2 : 0] \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code ;
  wire [1 : 0] \VexRiscv/CsrPlugin_mstatus_MPP ;
  wire [2 : 0] \VexRiscv/_zz_214_ ;
  wire [31 : 0] \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA ;
  wire [31 : 0] \VexRiscv/_zz_210_ ;
  wire [29 : 0] \VexRiscv/CsrPlugin_mtvec_base ;
  wire [1 : 0] \VexRiscv/decode_to_execute_SRC1_CTRL ;
  wire [0 : 0] \VexRiscv/decode_to_execute_ALU_BITWISE_CTRL ;
  wire [31 : 7] \VexRiscv/decode_to_execute_INSTRUCTION ;
  wire [31 : 0] \VexRiscv/execute_to_memory_SHIFT_RIGHT ;
  wire [1 : 0] \VexRiscv/decode_to_execute_BRANCH_CTRL ;
  wire [31 : 0] \VexRiscv/decode_to_execute_RS1 ;
  wire [1 : 0] \VexRiscv/decode_to_execute_SRC2_CTRL ;
  wire [31 : 0] \VexRiscv/memory_to_writeBack_MUL_HH ;
  wire [33 : 0] \VexRiscv/execute_to_memory_MUL_HL ;
  wire [1 : 0] \VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW ;
  wire [1 : 0] \VexRiscv/execute_to_memory_MEMORY_ADDRESS_LOW ;
  wire [51 : 0] \VexRiscv/memory_to_writeBack_MUL_LOW ;
  wire [1 : 0] \VexRiscv/decode_to_execute_ALU_CTRL ;
  wire [31 : 1] \VexRiscv/execute_to_memory_BRANCH_CALC ;
  wire [31 : 16] \VexRiscv/execute_to_memory_MUL_LL ;
  wire [31 : 2] \VexRiscv/memory_to_writeBack_PC ;
  wire [31 : 2] \VexRiscv/execute_to_memory_PC ;
  wire [31 : 2] \VexRiscv/decode_to_execute_PC ;
  wire [1 : 0] \VexRiscv/execute_to_memory_SHIFT_CTRL ;
  wire [1 : 0] \VexRiscv/decode_to_execute_SHIFT_CTRL ;
  wire [33 : 0] \VexRiscv/execute_to_memory_MUL_LH ;
  wire [31 : 0] \VexRiscv/memory_DivPlugin_rs2 ;
  wire [31 : 0] \VexRiscv/memory_DivPlugin_div_result ;
  wire [31 : 0] \VexRiscv/CsrPlugin_mtval ;
  wire [31 : 0] \VexRiscv/CsrPlugin_mepc ;
  wire [3 : 0] \VexRiscv/CsrPlugin_mcause_exceptionCode ;
  wire [3 : 3] \VexRiscv/CsrPlugin_interrupt_code ;
  wire [31 : 0] \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr ;
  wire [31 : 0] \VexRiscv/_zz_175_ ;
  wire [4 : 0] \VexRiscv/_zz_174_ ;
  wire [3 : 0] \VexRiscv/_zz_140_ ;
  wire [2 : 2] \VexRiscv/_zz_134_ ;
  wire [3 : 0] \VexRiscv/_zz_133_ ;
  wire [31 : 0] \VexRiscv/_zz_132_ ;
  wire [31 : 2] \VexRiscv/_zz_131_ ;
  wire [31 : 2] \VexRiscv/_zz_117_ ;
  wire [31 : 0] \VexRiscv/_zz_241_ ;
  wire [31 : 0] \VexRiscv/_zz_242_ ;
  wire [0 : 0] \VexRiscv/dataCache_1__io_mem_cmd_payload_length ;
  wire [3 : 0] \VexRiscv/dataCache_1_/stageB_mask ;
  wire [31 : 0] \VexRiscv/dataCache_1_/stageB_request_data ;
  wire [4 : 2] \VexRiscv/dataCache_1__io_mem_cmd_payload_address ;
  wire [31 : 0] \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress ;
  wire [31 : 8] \VexRiscv/dataCache_1__io_cpu_writeBack_data ;
  wire [31 : 0] \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA ;
  wire [31 : 0] \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen ;
  wire [31 : 2] \VexRiscv/IBusCachedPlugin_fetchPc_pcReg ;
  wire [24 : 15] \VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data ;
  wire [31 : 0] \VexRiscv/iBusWishbone_DAT_MISO_regNext ;
  wire [1 : 0] \VexRiscv/externalInterruptArray_regNext ;
  wire [2 : 0] \VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex ;
  wire [5 : 0] \VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_cy ;
  wire [0 : 0] \VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_lut ;
  wire [6 : 0] \VexRiscv/IBusCachedPlugin_cache/lineLoader_write_tag_0_payload_address ;
  wire [7 : 0] \VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter ;
  wire [21 : 0] \VexRiscv/IBusCachedPlugin_cache/_zz_10_ ;
  wire [2 : 0] \VexRiscv/dataCache_1_/loader_counter_value ;
  wire [0 : 0] \VexRiscv/dataCache_1_/Maccum_loader_counter_value_lut ;
  wire [2 : 1] \VexRiscv/dataCache_1_/Result ;
  wire [2 : 0] \VexRiscv/dataCache_1_/dataWriteCmd_payload_address ;
  wire [3 : 0] \VexRiscv/dataCache_1_/dataWriteCmd_payload_mask ;
  wire [31 : 0] \VexRiscv/dataCache_1_/_zz_27_,_zz_26_,_zz_25_,_zz_24_ ;
  wire [21 : 0] \VexRiscv/dataCache_1_/_zz_10_ ;
  wire [23 : 16] \VexRiscv/dataCache_1_/stageB_dataReadRsp_0 ;
  wire [1 : 0] \VexRiscv/dataCache_1_/stageB_request_size ;
  wire [3 : 0] \VexRiscv/dataCache_1_/stageA_mask ;
  wire [31 : 0] \VexRiscv/dataCache_1_/dataWriteCmd_payload_data ;
  wire [31 : 1] \VexRiscv/dataCache_1_/stageA_request_data ;
  wire [31 : 31] basesoc_timer0_zero_trigger_INV_214_o_11;
  wire [19 : 19] waittimer3_done_12;
  wire [19 : 19] waittimer2_done_13;
  wire [19 : 19] waittimer1_done_14;
  wire [19 : 19] waittimer0_done_15;
  wire [19 : 19] waittimer4_done_16;
  wire [19 : 19] basesoc_done_17;
  wire [3 : 3] \VexRiscv/_n8821_18 ;
  wire [7 : 7] \VexRiscv/_n8819_19 ;
  wire [1 : 1] \VexRiscv/_n5427_20 ;
  VCC   XST_VCC (
    .P(basesoc_sdram_tccdcon_ready)
  );
  GND   XST_GND (
    .G(Mcount_ddrphy_bitslip_cnt_lut[1])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl0_regs0 (
    .C(sys_clk),
    .D(serial_rx_IBUF_0),
    .Q(xilinxmultiregimpl0_regs0_17)
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs0_0 (
    .C(sys_clk),
    .D(switches[0]),
    .Q(xilinxmultiregimpl1_regs0[0])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs0_1 (
    .C(sys_clk),
    .D(switches[1]),
    .Q(xilinxmultiregimpl1_regs0[1])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs0_2 (
    .C(sys_clk),
    .D(switches[2]),
    .Q(xilinxmultiregimpl1_regs0[2])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs0_3 (
    .C(sys_clk),
    .D(switches[3]),
    .Q(xilinxmultiregimpl1_regs0[3])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs0_4 (
    .C(sys_clk),
    .D(switches[4]),
    .Q(xilinxmultiregimpl1_regs0[4])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs0_5 (
    .C(sys_clk),
    .D(switches[5]),
    .Q(xilinxmultiregimpl1_regs0[5])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs0_6 (
    .C(sys_clk),
    .D(switches[6]),
    .Q(xilinxmultiregimpl1_regs0[6])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs0_7 (
    .C(sys_clk),
    .D(switches[7]),
    .Q(xilinxmultiregimpl1_regs0[7])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl0_regs1 (
    .C(sys_clk),
    .D(xilinxmultiregimpl0_regs0_17),
    .Q(xilinxmultiregimpl0_regs1_29)
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs1_0 (
    .C(sys_clk),
    .D(xilinxmultiregimpl1_regs0[0]),
    .Q(xilinxmultiregimpl1_regs1[0])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs1_1 (
    .C(sys_clk),
    .D(xilinxmultiregimpl1_regs0[1]),
    .Q(xilinxmultiregimpl1_regs1[1])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs1_2 (
    .C(sys_clk),
    .D(xilinxmultiregimpl1_regs0[2]),
    .Q(xilinxmultiregimpl1_regs1[2])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs1_3 (
    .C(sys_clk),
    .D(xilinxmultiregimpl1_regs0[3]),
    .Q(xilinxmultiregimpl1_regs1[3])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs1_4 (
    .C(sys_clk),
    .D(xilinxmultiregimpl1_regs0[4]),
    .Q(xilinxmultiregimpl1_regs1[4])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs1_5 (
    .C(sys_clk),
    .D(xilinxmultiregimpl1_regs0[5]),
    .Q(xilinxmultiregimpl1_regs1[5])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs1_6 (
    .C(sys_clk),
    .D(xilinxmultiregimpl1_regs0[6]),
    .Q(xilinxmultiregimpl1_regs1[6])
  );
  FD #(
    .INIT ( 1'b0 ))
  xilinxmultiregimpl1_regs1_7 (
    .C(sys_clk),
    .D(xilinxmultiregimpl1_regs0[7]),
    .Q(xilinxmultiregimpl1_regs1[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_rx_r (
    .C(sys_clk),
    .D(xilinxmultiregimpl0_regs1_29),
    .R(sys_rst),
    .Q(basesoc_uart_phy_rx_r_135)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_rx_reg_0 (
    .C(sys_clk),
    .CE(_n5452_inv),
    .D(basesoc_uart_phy_rx_reg[1]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_rx_reg[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_rx_reg_1 (
    .C(sys_clk),
    .CE(_n5452_inv),
    .D(basesoc_uart_phy_rx_reg[2]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_rx_reg[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_rx_reg_2 (
    .C(sys_clk),
    .CE(_n5452_inv),
    .D(basesoc_uart_phy_rx_reg[3]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_rx_reg[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_rx_reg_3 (
    .C(sys_clk),
    .CE(_n5452_inv),
    .D(basesoc_uart_phy_rx_reg[4]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_rx_reg[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_rx_reg_4 (
    .C(sys_clk),
    .CE(_n5452_inv),
    .D(basesoc_uart_phy_rx_reg[5]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_rx_reg[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_rx_reg_5 (
    .C(sys_clk),
    .CE(_n5452_inv),
    .D(basesoc_uart_phy_rx_reg[6]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_rx_reg[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_rx_reg_6 (
    .C(sys_clk),
    .CE(_n5452_inv),
    .D(basesoc_uart_phy_rx_reg[7]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_rx_reg[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_rx_reg_7 (
    .C(sys_clk),
    .CE(_n5452_inv),
    .D(xilinxmultiregimpl0_regs1_29),
    .R(sys_rst),
    .Q(basesoc_uart_phy_rx_reg[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_0 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[0]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_1 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[1]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_2 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[2]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_3 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[3]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_4 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[4]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_5 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[5]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_6 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[6]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_dat_r_7 (
    .C(sys_clk),
    .D(basesoc_csrcon_dat_r[7]),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_dat_r[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_sink_ready (
    .C(sys_clk),
    .D(Mmux_GND_1_o_GND_1_o_MUX_356_o11),
    .R(sys_rst),
    .Q(basesoc_uart_phy_sink_ready_648)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_rx_old_trigger (
    .C(sys_clk),
    .D(basesoc_uart_rx_trigger),
    .R(sys_rst),
    .Q(basesoc_uart_rx_old_trigger_717)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_tx_old_trigger (
    .C(sys_clk),
    .D(basesoc_uart_tx_trigger),
    .R(sys_rst),
    .Q(basesoc_uart_tx_old_trigger_716)
  );
  FDR #(
    .INIT ( 1'b0 ))
  eventsourceprocess0_old_trigger (
    .C(sys_clk),
    .D(eventsourceprocess0_trigger),
    .R(sys_rst),
    .Q(eventsourceprocess0_old_trigger_751)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_zero_old_trigger (
    .C(sys_clk),
    .D(basesoc_timer0_zero_trigger),
    .R(sys_rst),
    .Q(basesoc_timer0_zero_old_trigger_750)
  );
  FDR #(
    .INIT ( 1'b0 ))
  eventsourceprocess3_old_trigger (
    .C(sys_clk),
    .D(eventsourceprocess3_trigger),
    .R(sys_rst),
    .Q(eventsourceprocess3_old_trigger_754)
  );
  FDR #(
    .INIT ( 1'b0 ))
  eventsourceprocess1_old_trigger (
    .C(sys_clk),
    .D(eventsourceprocess1_trigger),
    .R(sys_rst),
    .Q(eventsourceprocess1_old_trigger_752)
  );
  FDR #(
    .INIT ( 1'b0 ))
  eventsourceprocess2_old_trigger (
    .C(sys_clk),
    .D(eventsourceprocess2_trigger),
    .R(sys_rst),
    .Q(eventsourceprocess2_old_trigger_753)
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_phase_sys (
    .C(sys_clk),
    .D(ddrphy_phase_half_304),
    .R(sys_rst),
    .Q(ddrphy_phase_sys_789)
  );
  FDR #(
    .INIT ( 1'b0 ))
  eventsourceprocess4_old_trigger (
    .C(sys_clk),
    .D(eventsourceprocess4_trigger),
    .R(sys_rst),
    .Q(eventsourceprocess4_old_trigger_755)
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_bitslip_inc (
    .C(sys_clk),
    .D(\ddrphy_bitslip_cnt[3]_GND_1_o_equal_1144_o_inv ),
    .R(sys_rst),
    .Q(ddrphy_bitslip_inc_790)
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_drive_dq_n1 (
    .C(sys_clk),
    .D(ddrphy_drive_dq_n0),
    .R(sys_rst),
    .Q(ddrphy_drive_dq_n1_840)
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_wrdata_en_d (
    .C(sys_clk),
    .D(ddrphy_wrdata_en_2397),
    .R(sys_rst),
    .Q(ddrphy_wrdata_en_d_841)
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_rddata_sr_0 (
    .C(sys_clk),
    .D(ddrphy_rddata_sr[1]),
    .R(sys_rst),
    .Q(ddrphy_rddata_sr[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_cmd_payload_a_10 (
    .C(sys_clk),
    .D(basesoc_sdram_tccdcon_ready),
    .R(sys_rst),
    .Q(basesoc_sdram_cmd_payload_a[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_cmd_payload_cas (
    .C(sys_clk),
    .D(\basesoc_sdram_generator_counter[3]_GND_1_o_equal_1155_o ),
    .R(sys_rst),
    .Q(basesoc_sdram_cmd_payload_cas_844)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_cmd_payload_we (
    .C(sys_clk),
    .D(\basesoc_sdram_generator_counter[3]_GND_1_o_equal_1154_o ),
    .R(sys_rst),
    .Q(basesoc_sdram_cmd_payload_we_845)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_generator_done (
    .C(sys_clk),
    .D(\basesoc_sdram_generator_counter[3]_PWR_1_o_equal_1156_o ),
    .R(sys_rst),
    .Q(basesoc_sdram_generator_done_846)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_cmd_ready (
    .C(sys_clk),
    .D(Mmux_array_muxed1111),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_cmd_ready_879)
  );
  FDR #(
    .INIT ( 1'b0 ))
  new_master_wdata_ready (
    .C(sys_clk),
    .D(roundrobin0_grant_roundrobin3_grant_OR_332_o),
    .R(sys_rst),
    .Q(new_master_wdata_ready_877)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_slave_sel_r_0 (
    .C(sys_clk),
    .D(basesoc_slave_sel[0]),
    .R(sys_rst),
    .Q(basesoc_slave_sel_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_slave_sel_r_1 (
    .C(sys_clk),
    .D(basesoc_slave_sel[1]),
    .R(sys_rst),
    .Q(basesoc_slave_sel_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_slave_sel_r_2 (
    .C(sys_clk),
    .D(basesoc_slave_sel[2]),
    .R(sys_rst),
    .Q(basesoc_slave_sel_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_slave_sel_r_3 (
    .C(sys_clk),
    .D(basesoc_slave_sel[3]),
    .R(sys_rst),
    .Q(basesoc_slave_sel_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_sel_r (
    .C(sys_clk),
    .D(basesoc_csrbankarray_sel),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_sel_r_905)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface2_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface2_bank_bus_dat_r[7])
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_dfi_p0_ras_n (
    .C(sys_clk),
    .D(array_muxed9_INV_280_o_2444),
    .S(sys_rst),
    .Q(basesoc_sdram_dfi_p0_ras_n_951)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_dfi_p0_cas_n (
    .C(sys_clk),
    .D(array_muxed8_INV_279_o_2443),
    .S(sys_rst),
    .Q(basesoc_sdram_dfi_p0_cas_n_950)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_dfi_p1_ras_n (
    .C(sys_clk),
    .D(array_muxed16_INV_283_o),
    .S(sys_rst),
    .Q(basesoc_sdram_dfi_p1_ras_n_953)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_dfi_p0_we_n (
    .C(sys_clk),
    .D(array_muxed10_INV_281_o_2445),
    .S(sys_rst),
    .Q(basesoc_sdram_dfi_p0_we_n_952)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_dfi_p1_we_n (
    .C(sys_clk),
    .D(array_muxed17_INV_284_o),
    .S(sys_rst),
    .Q(basesoc_sdram_dfi_p1_we_n_954)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_0 (
    .C(sys_clk),
    .CE(_n5486_inv),
    .D(\spiflash_counter[8]_GND_1_o_mux_1142_OUT<0> ),
    .R(sys_rst),
    .Q(spiflash_counter[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_1 (
    .C(sys_clk),
    .CE(_n5486_inv),
    .D(\spiflash_counter[8]_GND_1_o_mux_1142_OUT<1> ),
    .R(sys_rst),
    .Q(spiflash_counter[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_2 (
    .C(sys_clk),
    .CE(_n5486_inv),
    .D(\spiflash_counter[8]_GND_1_o_mux_1142_OUT<2> ),
    .R(sys_rst),
    .Q(spiflash_counter[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_3 (
    .C(sys_clk),
    .CE(_n5486_inv),
    .D(\spiflash_counter[8]_GND_1_o_mux_1142_OUT<3> ),
    .R(sys_rst),
    .Q(spiflash_counter[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_4 (
    .C(sys_clk),
    .CE(_n5486_inv),
    .D(\spiflash_counter[8]_GND_1_o_mux_1142_OUT<4> ),
    .R(sys_rst),
    .Q(spiflash_counter[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_5 (
    .C(sys_clk),
    .CE(_n5486_inv),
    .D(\spiflash_counter[8]_GND_1_o_mux_1142_OUT<5> ),
    .R(sys_rst),
    .Q(spiflash_counter[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_6 (
    .C(sys_clk),
    .CE(_n5486_inv),
    .D(\spiflash_counter[8]_GND_1_o_mux_1142_OUT<6> ),
    .R(sys_rst),
    .Q(spiflash_counter[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_7 (
    .C(sys_clk),
    .CE(_n5486_inv),
    .D(\spiflash_counter[8]_GND_1_o_mux_1142_OUT<7> ),
    .R(sys_rst),
    .Q(spiflash_counter[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_counter_8 (
    .C(sys_clk),
    .CE(_n5486_inv),
    .D(\spiflash_counter[8]_GND_1_o_mux_1142_OUT<8> ),
    .R(sys_rst),
    .Q(spiflash_counter[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_generator_counter_0 (
    .C(sys_clk),
    .CE(_n5495_inv_2762),
    .D(\basesoc_sdram_generator_counter[3]_GND_1_o_mux_1161_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_sdram_generator_counter[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_generator_counter_1 (
    .C(sys_clk),
    .CE(_n5495_inv_2762),
    .D(\basesoc_sdram_generator_counter[3]_GND_1_o_mux_1161_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_sdram_generator_counter[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_generator_counter_2 (
    .C(sys_clk),
    .CE(_n5495_inv_2762),
    .D(\basesoc_sdram_generator_counter[3]_GND_1_o_mux_1161_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_sdram_generator_counter[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_generator_counter_3 (
    .C(sys_clk),
    .CE(_n5495_inv_2762),
    .D(\basesoc_sdram_generator_counter[3]_GND_1_o_mux_1161_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_sdram_generator_counter[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce1_9632),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1234)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1277)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1320)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_valid_n (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1363)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_period (
    .C(sys_clk),
    .D(\n3897[0] ),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_period_756)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_1 (
    .C(sys_clk),
    .D(\n3897[2] ),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_1_1713)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_2 (
    .C(sys_clk),
    .D(\n3897[3] ),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_2_1712)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_3 (
    .C(sys_clk),
    .D(\n3897[4] ),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_3_1711)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_4 (
    .C(sys_clk),
    .D(\n3897[5] ),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_4_1710)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_5 (
    .C(sys_clk),
    .D(\n3897[6] ),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_5_1709)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_6 (
    .C(sys_clk),
    .D(\n3897[7] ),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_6_1708)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_7 (
    .C(sys_clk),
    .D(\n3897[8] ),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_7_1707)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_8 (
    .C(sys_clk),
    .D(\n3897[9] ),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_8_1706)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_9 (
    .C(sys_clk),
    .D(\n3897[10] ),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_9_1705)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_10 (
    .C(sys_clk),
    .D(\n3897[11] ),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_10_1704)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_11 (
    .C(sys_clk),
    .D(\n3897[12] ),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_11_1703)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_12 (
    .C(sys_clk),
    .D(\n3897[13] ),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_12_1702)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_13 (
    .C(sys_clk),
    .D(\n3897[14] ),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_13_1701)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_14 (
    .C(sys_clk),
    .D(\n3897[15] ),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_14_1700)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_15 (
    .C(sys_clk),
    .D(\n3897[16] ),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_15_1699)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_16 (
    .C(sys_clk),
    .D(\n3897[17] ),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_16_1698)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_17 (
    .C(sys_clk),
    .D(\n3897[18] ),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_17_1697)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_18 (
    .C(sys_clk),
    .D(\n3897[19] ),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_18_1696)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_19 (
    .C(sys_clk),
    .D(\n3897[20] ),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_19_1695)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_20 (
    .C(sys_clk),
    .D(\n3897[21] ),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_20_1694)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_21 (
    .C(sys_clk),
    .D(\n3897[22] ),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_21_1693)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_22 (
    .C(sys_clk),
    .D(\n3897[23] ),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_22_1692)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_counter_23 (
    .C(sys_clk),
    .D(Madd_n3897_cy[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_counter_23_1714)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_source_payload_data_0 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_367_o),
    .D(basesoc_uart_phy_rx_reg[0]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_source_payload_data[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_source_payload_data_1 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_367_o),
    .D(basesoc_uart_phy_rx_reg[1]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_source_payload_data[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_source_payload_data_2 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_367_o),
    .D(basesoc_uart_phy_rx_reg[2]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_source_payload_data[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_source_payload_data_3 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_367_o),
    .D(basesoc_uart_phy_rx_reg[3]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_source_payload_data[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_source_payload_data_4 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_367_o),
    .D(basesoc_uart_phy_rx_reg[4]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_source_payload_data[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_source_payload_data_5 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_367_o),
    .D(basesoc_uart_phy_rx_reg[5]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_source_payload_data[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_source_payload_data_6 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_367_o),
    .D(basesoc_uart_phy_rx_reg[6]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_source_payload_data[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_source_payload_data_7 (
    .C(sys_clk),
    .CE(GND_1_o_GND_1_o_MUX_367_o),
    .D(basesoc_uart_phy_rx_reg[7]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_source_payload_data[7])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_postamble (
    .C(sdram_half_clk),
    .D(ddrphy_r_dfi_wrdata_en[1]),
    .Q(ddrphy_postamble_354)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_0 (
    .C(sys_clk),
    .D(rhs_array_muxed33[0]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_1 (
    .C(sys_clk),
    .D(rhs_array_muxed33[1]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_2 (
    .C(sys_clk),
    .D(rhs_array_muxed33[2]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_3 (
    .C(sys_clk),
    .D(rhs_array_muxed33[3]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_4 (
    .C(sys_clk),
    .D(rhs_array_muxed33[4]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_5 (
    .C(sys_clk),
    .D(rhs_array_muxed33[5]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_6 (
    .C(sys_clk),
    .D(rhs_array_muxed33[6]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_dat_w_7 (
    .C(sys_clk),
    .D(rhs_array_muxed33[7]),
    .R(sys_rst),
    .Q(basesoc_interface_dat_w[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_0 (
    .C(sys_clk),
    .D(rhs_array_muxed32[0]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[0] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_1 (
    .C(sys_clk),
    .D(rhs_array_muxed32[1]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[1] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_2 (
    .C(sys_clk),
    .D(rhs_array_muxed32[2]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[2] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_3 (
    .C(sys_clk),
    .D(rhs_array_muxed32[3]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[3] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_4 (
    .C(sys_clk),
    .D(rhs_array_muxed32[4]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[4] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_5 (
    .C(sys_clk),
    .D(rhs_array_muxed32[5]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[5] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_9 (
    .C(sys_clk),
    .D(rhs_array_muxed32[9]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[9] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_10 (
    .C(sys_clk),
    .D(rhs_array_muxed32[10]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[10] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_11 (
    .C(sys_clk),
    .D(rhs_array_muxed32[11]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[11] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_12 (
    .C(sys_clk),
    .D(rhs_array_muxed32[12]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[12] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_13 (
    .C(sys_clk),
    .D(rhs_array_muxed32[13]),
    .R(sys_rst),
    .Q(\basesoc_interface_adr[13] )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_0 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_1 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_2 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_3 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_4 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_5 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_6 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_7 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_8 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<8> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_9 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<9> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_10 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<10> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_11 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<11> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_12 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<12> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_13 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<13> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_14 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<14> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_15 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<15> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_16 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<16> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_17 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<17> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_18 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<18> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_19 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<19> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_20 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<20> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_21 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<21> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_22 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<22> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_23 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<23> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_24 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<24> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_25 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<25> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_26 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<26> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_27 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<27> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_28 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<28> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_29 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<29> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_30 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<30> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_rx_31 (
    .C(sys_clk),
    .D(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<31> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_rx[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1714),
    .D(basesoc_sdram_bandwidth_nreads[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1714),
    .D(basesoc_sdram_bandwidth_nreads[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1714),
    .D(basesoc_sdram_bandwidth_nreads[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1714),
    .D(basesoc_sdram_bandwidth_nreads[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1714),
    .D(basesoc_sdram_bandwidth_nreads[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1714),
    .D(basesoc_sdram_bandwidth_nreads[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1714),
    .D(basesoc_sdram_bandwidth_nreads[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1714),
    .D(basesoc_sdram_bandwidth_nreads[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1714),
    .D(basesoc_sdram_bandwidth_nreads[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1714),
    .D(basesoc_sdram_bandwidth_nreads[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1714),
    .D(basesoc_sdram_bandwidth_nreads[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1714),
    .D(basesoc_sdram_bandwidth_nreads[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1714),
    .D(basesoc_sdram_bandwidth_nreads[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1714),
    .D(basesoc_sdram_bandwidth_nreads[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1714),
    .D(basesoc_sdram_bandwidth_nreads[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1714),
    .D(basesoc_sdram_bandwidth_nreads[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1714),
    .D(basesoc_sdram_bandwidth_nreads[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1714),
    .D(basesoc_sdram_bandwidth_nreads[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1714),
    .D(basesoc_sdram_bandwidth_nreads[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1714),
    .D(basesoc_sdram_bandwidth_nreads[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1714),
    .D(basesoc_sdram_bandwidth_nreads[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_21 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1714),
    .D(basesoc_sdram_bandwidth_nreads[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_22 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1714),
    .D(basesoc_sdram_bandwidth_nreads[22]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_r_23 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1714),
    .D(basesoc_sdram_bandwidth_nreads[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_r[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1714),
    .D(basesoc_sdram_bandwidth_nwrites[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1714),
    .D(basesoc_sdram_bandwidth_nwrites[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1714),
    .D(basesoc_sdram_bandwidth_nwrites[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1714),
    .D(basesoc_sdram_bandwidth_nwrites[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1714),
    .D(basesoc_sdram_bandwidth_nwrites[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1714),
    .D(basesoc_sdram_bandwidth_nwrites[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1714),
    .D(basesoc_sdram_bandwidth_nwrites[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1714),
    .D(basesoc_sdram_bandwidth_nwrites[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1714),
    .D(basesoc_sdram_bandwidth_nwrites[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1714),
    .D(basesoc_sdram_bandwidth_nwrites[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1714),
    .D(basesoc_sdram_bandwidth_nwrites[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1714),
    .D(basesoc_sdram_bandwidth_nwrites[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1714),
    .D(basesoc_sdram_bandwidth_nwrites[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1714),
    .D(basesoc_sdram_bandwidth_nwrites[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1714),
    .D(basesoc_sdram_bandwidth_nwrites[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1714),
    .D(basesoc_sdram_bandwidth_nwrites[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1714),
    .D(basesoc_sdram_bandwidth_nwrites[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1714),
    .D(basesoc_sdram_bandwidth_nwrites[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1714),
    .D(basesoc_sdram_bandwidth_nwrites[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1714),
    .D(basesoc_sdram_bandwidth_nwrites[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1714),
    .D(basesoc_sdram_bandwidth_nwrites[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_21 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1714),
    .D(basesoc_sdram_bandwidth_nwrites[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_22 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1714),
    .D(basesoc_sdram_bandwidth_nwrites[22]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_r_23 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_counter_23_1714),
    .D(basesoc_sdram_bandwidth_nwrites[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_r[23])
  );
  FD   memadr_1_0 (
    .C(sys_clk),
    .D(\basesoc_interface_adr[0] ),
    .Q(memadr_1[0])
  );
  FD   memadr_1_1 (
    .C(sys_clk),
    .D(\basesoc_interface_adr[1] ),
    .Q(memadr_1[1])
  );
  FD   memadr_1_2 (
    .C(sys_clk),
    .D(\basesoc_interface_adr[2] ),
    .Q(memadr_1[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_0 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_sr[30]_mux_1128_OUT<0> ),
    .R(sys_rst),
    .Q(spiflash_sr[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_1 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_sr[30]_mux_1128_OUT<1> ),
    .R(sys_rst),
    .Q(spiflash_sr[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_2 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_sr[30]_mux_1128_OUT<2> ),
    .R(sys_rst),
    .Q(spiflash_sr[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_3 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_sr[30]_mux_1128_OUT<3> ),
    .R(sys_rst),
    .Q(spiflash_sr[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_4 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_sr[30]_mux_1128_OUT<4> ),
    .R(sys_rst),
    .Q(spiflash_sr[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_5 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_sr[30]_mux_1128_OUT<5> ),
    .R(sys_rst),
    .Q(spiflash_sr[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_6 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_sr[30]_mux_1128_OUT<6> ),
    .R(sys_rst),
    .Q(spiflash_sr[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_7 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_sr[30]_mux_1128_OUT<7> ),
    .R(sys_rst),
    .Q(spiflash_sr[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_8 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_GND_1_o_MUX_520_o ),
    .R(sys_rst),
    .Q(spiflash_sr[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_9 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_GND_1_o_MUX_519_o ),
    .R(sys_rst),
    .Q(spiflash_sr[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_10 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[0]_MUX_518_o ),
    .R(sys_rst),
    .Q(spiflash_sr[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_11 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[1]_MUX_517_o ),
    .R(sys_rst),
    .Q(spiflash_sr[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_12 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[2]_MUX_516_o ),
    .R(sys_rst),
    .Q(spiflash_sr[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_13 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[3]_MUX_515_o ),
    .R(sys_rst),
    .Q(spiflash_sr[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_14 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[4]_MUX_514_o ),
    .R(sys_rst),
    .Q(spiflash_sr[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_15 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[5]_MUX_513_o ),
    .R(sys_rst),
    .Q(spiflash_sr[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_16 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[6]_MUX_512_o ),
    .R(sys_rst),
    .Q(spiflash_sr[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_17 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[7]_MUX_511_o ),
    .R(sys_rst),
    .Q(spiflash_sr[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_18 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[8]_MUX_510_o ),
    .R(sys_rst),
    .Q(spiflash_sr[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_19 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[9]_MUX_509_o ),
    .R(sys_rst),
    .Q(spiflash_sr[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_20 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[10]_MUX_508_o ),
    .R(sys_rst),
    .Q(spiflash_sr[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_21 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[11]_MUX_507_o ),
    .R(sys_rst),
    .Q(spiflash_sr[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_22 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[12]_MUX_506_o ),
    .R(sys_rst),
    .Q(spiflash_sr[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_23 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[13]_MUX_505_o ),
    .R(sys_rst),
    .Q(spiflash_sr[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_24 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[14]_MUX_504_o ),
    .R(sys_rst),
    .Q(spiflash_sr[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_25 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[15]_MUX_503_o ),
    .R(sys_rst),
    .Q(spiflash_sr[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_26 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[16]_MUX_502_o ),
    .R(sys_rst),
    .Q(spiflash_sr[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_27 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[17]_MUX_501_o ),
    .R(sys_rst),
    .Q(spiflash_sr[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_28 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[18]_MUX_500_o ),
    .R(sys_rst),
    .Q(spiflash_sr[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_29 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[19]_MUX_499_o ),
    .R(sys_rst),
    .Q(spiflash_sr[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_30 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[20]_MUX_498_o ),
    .R(sys_rst),
    .Q(spiflash_sr[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_sr_31 (
    .C(sys_clk),
    .D(\spiflash_sr[31]_spiflash_bus_adr[21]_MUX_497_o ),
    .R(sys_rst),
    .Q(spiflash_sr[31])
  );
  FDE   memdat_3_0 (
    .C(sys_clk),
    .CE(basesoc_uart_rx_fifo_do_read),
    .D(_n4042[0]),
    .Q(memdat_3[0])
  );
  FDE   memdat_3_1 (
    .C(sys_clk),
    .CE(basesoc_uart_rx_fifo_do_read),
    .D(_n4042[1]),
    .Q(memdat_3[1])
  );
  FDE   memdat_3_2 (
    .C(sys_clk),
    .CE(basesoc_uart_rx_fifo_do_read),
    .D(_n4042[2]),
    .Q(memdat_3[2])
  );
  FDE   memdat_3_3 (
    .C(sys_clk),
    .CE(basesoc_uart_rx_fifo_do_read),
    .D(_n4042[3]),
    .Q(memdat_3[3])
  );
  FDE   memdat_3_4 (
    .C(sys_clk),
    .CE(basesoc_uart_rx_fifo_do_read),
    .D(_n4042[4]),
    .Q(memdat_3[4])
  );
  FDE   memdat_3_5 (
    .C(sys_clk),
    .CE(basesoc_uart_rx_fifo_do_read),
    .D(_n4042[5]),
    .Q(memdat_3[5])
  );
  FDE   memdat_3_6 (
    .C(sys_clk),
    .CE(basesoc_uart_rx_fifo_do_read),
    .D(_n4042[6]),
    .Q(memdat_3[6])
  );
  FDE   memdat_3_7 (
    .C(sys_clk),
    .CE(basesoc_uart_rx_fifo_do_read),
    .D(_n4042[7]),
    .Q(memdat_3[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_0 (
    .C(sys_clk),
    .CE(_n5472_inv),
    .D(dna_do),
    .R(sys_rst),
    .Q(dna_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_1 (
    .C(sys_clk),
    .CE(_n5472_inv),
    .D(dna_status[0]),
    .R(sys_rst),
    .Q(dna_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_2 (
    .C(sys_clk),
    .CE(_n5472_inv),
    .D(dna_status[1]),
    .R(sys_rst),
    .Q(dna_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_3 (
    .C(sys_clk),
    .CE(_n5472_inv),
    .D(dna_status[2]),
    .R(sys_rst),
    .Q(dna_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_4 (
    .C(sys_clk),
    .CE(_n5472_inv),
    .D(dna_status[3]),
    .R(sys_rst),
    .Q(dna_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_5 (
    .C(sys_clk),
    .CE(_n5472_inv),
    .D(dna_status[4]),
    .R(sys_rst),
    .Q(dna_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_6 (
    .C(sys_clk),
    .CE(_n5472_inv),
    .D(dna_status[5]),
    .R(sys_rst),
    .Q(dna_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_7 (
    .C(sys_clk),
    .CE(_n5472_inv),
    .D(dna_status[6]),
    .R(sys_rst),
    .Q(dna_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_8 (
    .C(sys_clk),
    .CE(_n5472_inv),
    .D(dna_status[7]),
    .R(sys_rst),
    .Q(dna_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_9 (
    .C(sys_clk),
    .CE(_n5472_inv),
    .D(dna_status[8]),
    .R(sys_rst),
    .Q(dna_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_10 (
    .C(sys_clk),
    .CE(_n5472_inv),
    .D(dna_status[9]),
    .R(sys_rst),
    .Q(dna_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_11 (
    .C(sys_clk),
    .CE(_n5472_inv),
    .D(dna_status[10]),
    .R(sys_rst),
    .Q(dna_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_12 (
    .C(sys_clk),
    .CE(_n5472_inv),
    .D(dna_status[11]),
    .R(sys_rst),
    .Q(dna_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_13 (
    .C(sys_clk),
    .CE(_n5472_inv),
    .D(dna_status[12]),
    .R(sys_rst),
    .Q(dna_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_14 (
    .C(sys_clk),
    .CE(_n5472_inv),
    .D(dna_status[13]),
    .R(sys_rst),
    .Q(dna_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_15 (
    .C(sys_clk),
    .CE(_n5472_inv),
    .D(dna_status[14]),
    .R(sys_rst),
    .Q(dna_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_16 (
    .C(sys_clk),
    .CE(_n5472_inv),
    .D(dna_status[15]),
    .R(sys_rst),
    .Q(dna_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_17 (
    .C(sys_clk),
    .CE(_n5472_inv),
    .D(dna_status[16]),
    .R(sys_rst),
    .Q(dna_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_18 (
    .C(sys_clk),
    .CE(_n5472_inv),
    .D(dna_status[17]),
    .R(sys_rst),
    .Q(dna_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_19 (
    .C(sys_clk),
    .CE(_n5472_inv),
    .D(dna_status[18]),
    .R(sys_rst),
    .Q(dna_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_20 (
    .C(sys_clk),
    .CE(_n5472_inv),
    .D(dna_status[19]),
    .R(sys_rst),
    .Q(dna_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_21 (
    .C(sys_clk),
    .CE(_n5472_inv),
    .D(dna_status[20]),
    .R(sys_rst),
    .Q(dna_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_22 (
    .C(sys_clk),
    .CE(_n5472_inv),
    .D(dna_status[21]),
    .R(sys_rst),
    .Q(dna_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_23 (
    .C(sys_clk),
    .CE(_n5472_inv),
    .D(dna_status[22]),
    .R(sys_rst),
    .Q(dna_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_24 (
    .C(sys_clk),
    .CE(_n5472_inv),
    .D(dna_status[23]),
    .R(sys_rst),
    .Q(dna_status[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_25 (
    .C(sys_clk),
    .CE(_n5472_inv),
    .D(dna_status[24]),
    .R(sys_rst),
    .Q(dna_status[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_26 (
    .C(sys_clk),
    .CE(_n5472_inv),
    .D(dna_status[25]),
    .R(sys_rst),
    .Q(dna_status[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_27 (
    .C(sys_clk),
    .CE(_n5472_inv),
    .D(dna_status[26]),
    .R(sys_rst),
    .Q(dna_status[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_28 (
    .C(sys_clk),
    .CE(_n5472_inv),
    .D(dna_status[27]),
    .R(sys_rst),
    .Q(dna_status[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_29 (
    .C(sys_clk),
    .CE(_n5472_inv),
    .D(dna_status[28]),
    .R(sys_rst),
    .Q(dna_status[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_30 (
    .C(sys_clk),
    .CE(_n5472_inv),
    .D(dna_status[29]),
    .R(sys_rst),
    .Q(dna_status[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_31 (
    .C(sys_clk),
    .CE(_n5472_inv),
    .D(dna_status[30]),
    .R(sys_rst),
    .Q(dna_status[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_32 (
    .C(sys_clk),
    .CE(_n5472_inv),
    .D(dna_status[31]),
    .R(sys_rst),
    .Q(dna_status[32])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_33 (
    .C(sys_clk),
    .CE(_n5472_inv),
    .D(dna_status[32]),
    .R(sys_rst),
    .Q(dna_status[33])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_34 (
    .C(sys_clk),
    .CE(_n5472_inv),
    .D(dna_status[33]),
    .R(sys_rst),
    .Q(dna_status[34])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_35 (
    .C(sys_clk),
    .CE(_n5472_inv),
    .D(dna_status[34]),
    .R(sys_rst),
    .Q(dna_status[35])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_36 (
    .C(sys_clk),
    .CE(_n5472_inv),
    .D(dna_status[35]),
    .R(sys_rst),
    .Q(dna_status[36])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_37 (
    .C(sys_clk),
    .CE(_n5472_inv),
    .D(dna_status[36]),
    .R(sys_rst),
    .Q(dna_status[37])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_38 (
    .C(sys_clk),
    .CE(_n5472_inv),
    .D(dna_status[37]),
    .R(sys_rst),
    .Q(dna_status[38])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_39 (
    .C(sys_clk),
    .CE(_n5472_inv),
    .D(dna_status[38]),
    .R(sys_rst),
    .Q(dna_status[39])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_40 (
    .C(sys_clk),
    .CE(_n5472_inv),
    .D(dna_status[39]),
    .R(sys_rst),
    .Q(dna_status[40])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_41 (
    .C(sys_clk),
    .CE(_n5472_inv),
    .D(dna_status[40]),
    .R(sys_rst),
    .Q(dna_status[41])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_42 (
    .C(sys_clk),
    .CE(_n5472_inv),
    .D(dna_status[41]),
    .R(sys_rst),
    .Q(dna_status[42])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_43 (
    .C(sys_clk),
    .CE(_n5472_inv),
    .D(dna_status[42]),
    .R(sys_rst),
    .Q(dna_status[43])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_44 (
    .C(sys_clk),
    .CE(_n5472_inv),
    .D(dna_status[43]),
    .R(sys_rst),
    .Q(dna_status[44])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_45 (
    .C(sys_clk),
    .CE(_n5472_inv),
    .D(dna_status[44]),
    .R(sys_rst),
    .Q(dna_status[45])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_46 (
    .C(sys_clk),
    .CE(_n5472_inv),
    .D(dna_status[45]),
    .R(sys_rst),
    .Q(dna_status[46])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_47 (
    .C(sys_clk),
    .CE(_n5472_inv),
    .D(dna_status[46]),
    .R(sys_rst),
    .Q(dna_status[47])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_48 (
    .C(sys_clk),
    .CE(_n5472_inv),
    .D(dna_status[47]),
    .R(sys_rst),
    .Q(dna_status[48])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_49 (
    .C(sys_clk),
    .CE(_n5472_inv),
    .D(dna_status[48]),
    .R(sys_rst),
    .Q(dna_status[49])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_50 (
    .C(sys_clk),
    .CE(_n5472_inv),
    .D(dna_status[49]),
    .R(sys_rst),
    .Q(dna_status[50])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_51 (
    .C(sys_clk),
    .CE(_n5472_inv),
    .D(dna_status[50]),
    .R(sys_rst),
    .Q(dna_status[51])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_52 (
    .C(sys_clk),
    .CE(_n5472_inv),
    .D(dna_status[51]),
    .R(sys_rst),
    .Q(dna_status[52])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_53 (
    .C(sys_clk),
    .CE(_n5472_inv),
    .D(dna_status[52]),
    .R(sys_rst),
    .Q(dna_status[53])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_54 (
    .C(sys_clk),
    .CE(_n5472_inv),
    .D(dna_status[53]),
    .R(sys_rst),
    .Q(dna_status[54])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_55 (
    .C(sys_clk),
    .CE(_n5472_inv),
    .D(dna_status[54]),
    .R(sys_rst),
    .Q(dna_status[55])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_status_56 (
    .C(sys_clk),
    .CE(_n5472_inv),
    .D(dna_status[55]),
    .R(sys_rst),
    .Q(dna_status[56])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_21 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_22 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[22]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_status_23 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nwrites_r[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_21 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_22 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[22]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_status_23 (
    .C(sys_clk),
    .CE(basesoc_sdram_bandwidth_update_re),
    .D(basesoc_sdram_bandwidth_nreads_r[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch3_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_31_1546)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  leds_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_leds_out0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(leds_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  leds_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_leds_out0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(leds_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  leds_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_leds_out0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(leds_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  leds_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_leds_out0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(leds_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  leds_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_leds_out0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(leds_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  leds_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_leds_out0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(leds_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  leds_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_leds_out0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(leds_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  leds_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_leds_out0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(leds_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  eventmanager_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_buttons_ev_enable0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(eventmanager_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  eventmanager_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_buttons_ev_enable0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(eventmanager_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  eventmanager_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_buttons_ev_enable0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(eventmanager_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  eventmanager_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_buttons_ev_enable0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(eventmanager_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  eventmanager_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank0_buttons_ev_enable0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(eventmanager_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch3_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_27_1549)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch3_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_30_1547)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch3_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_29_1548)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch2_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_23_1552)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch3_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_26_1550)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch3_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_24_1551)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch2_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_17_1555)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch2_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_22_1553)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch2_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_19_1554)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_13_1558)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch2_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_16_1556)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch1_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_15_1557)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_11_1559)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_8_1560)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_7_1561)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_2_1562)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_control0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_control0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_control0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_control0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_1_1563)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_ctrl_storage_full_0_1564)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_address1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full_11_1576)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_command_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_command0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_command_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_command_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_command0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_command_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_command_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_command0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_command_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_command_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_command0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_command_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_command_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_command0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_command_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_command_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_command0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_command_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_address1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full_12_1575)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_address1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full_8_1579)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_address1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full_10_1577)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_address1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full_9_1578)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_address1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full_12_1588)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_baddress_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_baddress0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_baddress_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_baddress_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_baddress0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_baddress_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_command_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_command0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_command_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_command_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_command0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_command_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_command_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_command0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_command_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_command_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_command0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_command_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_command_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_command0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_command_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_command_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_command0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_command_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_address1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full_9_1591)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_address1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full_11_1589)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_address1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full_10_1590)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_bitbang_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_bitbang0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(spiflash_bitbang_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_bitbang_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_bitbang0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(spiflash_bitbang_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_bitbang_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_bitbang0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(spiflash_bitbang_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  spiflash_bitbang_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank4_bitbang0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(spiflash_bitbang_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_address1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full_8_1592)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_baddress_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_baddress0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_baddress_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_baddress_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_baddress0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_baddress_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_eventmanager_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_ev_enable0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_uart_eventmanager_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_eventmanager_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank6_ev_enable0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_uart_eventmanager_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word2_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full_23_1604)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word2_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full_22_1605)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word2_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full_21_1606)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word1_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full_14_1609)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word2_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full_20_1607)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word1_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full_15_1608)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full_9_1612)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full_13_1610)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full_10_1611)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full[2])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch3_re),
    .D(basesoc_interface_dat_w[1]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_25_1618)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full[0])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch3_re),
    .D(basesoc_interface_dat_w[4]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_28_1617)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch2_re),
    .D(basesoc_interface_dat_w[2]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_18_1621)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch2_re),
    .D(basesoc_interface_dat_w[5]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_21_1619)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch2_re),
    .D(basesoc_interface_dat_w[4]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_20_1620)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch1_re),
    .D(basesoc_interface_dat_w[2]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_10_1624)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch1_re),
    .D(basesoc_interface_dat_w[6]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_14_1622)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch1_re),
    .D(basesoc_interface_dat_w[4]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_12_1623)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch0_re),
    .D(basesoc_interface_dat_w[5]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_5_1627)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch1_re),
    .D(basesoc_interface_dat_w[1]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_9_1625)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch0_re),
    .D(basesoc_interface_dat_w[6]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_6_1626)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch0_re),
    .D(basesoc_interface_dat_w[4]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_4_1628)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_ctrl_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank1_scratch0_re),
    .D(basesoc_interface_dat_w[3]),
    .S(sys_rst),
    .Q(basesoc_ctrl_storage_full_3_1629)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_uart_phy_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word2_re),
    .D(basesoc_interface_dat_w[3]),
    .S(sys_rst),
    .Q(basesoc_uart_phy_storage_full_19_1630)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_uart_phy_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word2_re),
    .D(basesoc_interface_dat_w[2]),
    .S(sys_rst),
    .Q(basesoc_uart_phy_storage_full_18_1631)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_uart_phy_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word1_re),
    .D(basesoc_interface_dat_w[4]),
    .S(sys_rst),
    .Q(basesoc_uart_phy_storage_full_12_1634)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_uart_phy_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word2_re),
    .D(basesoc_interface_dat_w[1]),
    .S(sys_rst),
    .Q(basesoc_uart_phy_storage_full_17_1632)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_uart_phy_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word2_re),
    .D(basesoc_interface_dat_w[0]),
    .S(sys_rst),
    .Q(basesoc_uart_phy_storage_full_16_1633)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_uart_phy_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word0_re),
    .D(basesoc_interface_dat_w[6]),
    .S(sys_rst),
    .Q(basesoc_uart_phy_storage_full[6])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_uart_phy_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word1_re),
    .D(basesoc_interface_dat_w[3]),
    .S(sys_rst),
    .Q(basesoc_uart_phy_storage_full_11_1635)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_uart_phy_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word1_re),
    .D(basesoc_interface_dat_w[0]),
    .S(sys_rst),
    .Q(basesoc_uart_phy_storage_full_8_1636)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_uart_phy_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word0_re),
    .D(basesoc_interface_dat_w[3]),
    .S(sys_rst),
    .Q(basesoc_uart_phy_storage_full[3])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_uart_phy_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word0_re),
    .D(basesoc_interface_dat_w[5]),
    .S(sys_rst),
    .Q(basesoc_uart_phy_storage_full[5])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_uart_phy_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word0_re),
    .D(basesoc_interface_dat_w[4]),
    .S(sys_rst),
    .Q(basesoc_uart_phy_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata2_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_16_1738)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata2_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_17_1737)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata2_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_18_1736)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata2_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_19_1735)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata2_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_20_1734)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata2_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_21_1733)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata2_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_22_1732)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata2_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_23_1731)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_address_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_address0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_address_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata3_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_24_1730)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata3_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_25_1729)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata3_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_26_1728)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata3_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_27_1727)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata3_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_28_1726)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata3_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_29_1725)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata3_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_30_1724)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata3_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_31_1723)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_address0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_address0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_address0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_address0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_address0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_address0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_address0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_address_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_address0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_address_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_8_1746)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_9_1745)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_10_1744)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_11_1743)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_12_1742)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_13_1741)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_14_1740)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata1_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full_15_1739)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_wrdata_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_wrdata_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_8_1786)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_9_1785)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_10_1784)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_11_1783)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_12_1782)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_13_1781)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata1_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_14_1780)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata1_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_15_1779)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata3_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_24_1770)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata3_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_25_1769)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata3_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_26_1768)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata3_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_27_1767)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata3_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_28_1766)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata3_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_29_1765)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata3_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_30_1764)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata3_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_31_1763)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata2_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_16_1778)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata2_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_17_1777)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata2_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_18_1776)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata2_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_19_1775)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata2_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_20_1774)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata2_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_21_1773)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata2_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_22_1772)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata2_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full_23_1771)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load2_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_16_1810)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load2_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_17_1809)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load2_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_18_1808)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load2_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_19_1807)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load2_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_20_1806)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load2_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_21_1805)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load2_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_22_1804)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load2_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_23_1803)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_wrdata_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_wrdata_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load3_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_24_1802)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load3_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_25_1801)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load3_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_26_1800)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load3_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_27_1799)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load3_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_28_1798)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load3_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_29_1797)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load3_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_30_1796)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load3_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_31_1795)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_8_1818)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_9_1817)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_10_1816)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_11_1815)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_12_1814)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_13_1813)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load1_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_14_1812)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load1_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full_15_1811)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_load_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_load0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_timer0_load_storage_full[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload3_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_24_1834)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload3_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_25_1833)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload3_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_26_1832)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload3_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_27_1831)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload3_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_28_1830)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload3_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_29_1829)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload3_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_30_1828)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload3_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_31_1827)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_16 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload2_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_16_1842)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_17 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload2_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_17_1841)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_18 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload2_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_18_1840)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_19 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload2_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_19_1839)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_20 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload2_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_20_1838)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_21 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload2_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_21_1837)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_22 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload2_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_22_1836)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_23 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload2_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_23_1835)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_24 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word3_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full_24_1866)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_25 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word3_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full_25_1865)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_26 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word3_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full_26_1864)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_27 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word3_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full_27_1863)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_28 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word3_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full_28_1862)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_29 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word3_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full_29_1861)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_30 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word3_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full_30_1860)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_storage_full_31 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank7_tuning_word3_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_uart_phy_storage_full_31_1859)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_8 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload1_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_8_1850)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_9 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload1_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_9_1849)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_10 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload1_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_10_1848)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_11 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload1_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_11_1847)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_12 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload1_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_12_1846)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_13 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload1_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_13_1845)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_14 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload1_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_14_1844)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_15 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload1_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full_15_1843)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_0 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload0_re),
    .D(basesoc_interface_dat_w[0]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_1 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload0_re),
    .D(basesoc_interface_dat_w[1]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_2 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload0_re),
    .D(basesoc_interface_dat_w[2]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_3 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload0_re),
    .D(basesoc_interface_dat_w[3]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_4 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload0_re),
    .D(basesoc_interface_dat_w[4]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_5 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload0_re),
    .D(basesoc_interface_dat_w[5]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_6 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload0_re),
    .D(basesoc_interface_dat_w[6]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_reload_storage_full_7 (
    .C(sys_clk),
    .CE(basesoc_csrbankarray_csrbank5_reload0_re),
    .D(basesoc_interface_dat_w[7]),
    .R(sys_rst),
    .Q(basesoc_timer0_reload_storage_full[7])
  );
  FDE   memdat_1_0 (
    .C(sys_clk),
    .CE(basesoc_uart_tx_fifo_do_read),
    .D(_n4041[0]),
    .Q(memdat_1[0])
  );
  FDE   memdat_1_1 (
    .C(sys_clk),
    .CE(basesoc_uart_tx_fifo_do_read),
    .D(_n4041[1]),
    .Q(memdat_1[1])
  );
  FDE   memdat_1_2 (
    .C(sys_clk),
    .CE(basesoc_uart_tx_fifo_do_read),
    .D(_n4041[2]),
    .Q(memdat_1[2])
  );
  FDE   memdat_1_3 (
    .C(sys_clk),
    .CE(basesoc_uart_tx_fifo_do_read),
    .D(_n4041[3]),
    .Q(memdat_1[3])
  );
  FDE   memdat_1_4 (
    .C(sys_clk),
    .CE(basesoc_uart_tx_fifo_do_read),
    .D(_n4041[4]),
    .Q(memdat_1[4])
  );
  FDE   memdat_1_5 (
    .C(sys_clk),
    .CE(basesoc_uart_tx_fifo_do_read),
    .D(_n4041[5]),
    .Q(memdat_1[5])
  );
  FDE   memdat_1_6 (
    .C(sys_clk),
    .CE(basesoc_uart_tx_fifo_do_read),
    .D(_n4041[6]),
    .Q(memdat_1[6])
  );
  FDE   memdat_1_7 (
    .C(sys_clk),
    .CE(basesoc_uart_tx_fifo_do_read),
    .D(_n4041[7]),
    .Q(memdat_1[7])
  );
  FD   ddram_cke_638 (
    .C(sdram_half_clk),
    .D(ddrphy_record0_cke),
    .Q(ddram_cke_OBUF_350)
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_mask_0 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata_mask[0]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata_mask[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_0 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[0]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_1 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[1]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_2 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[2]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_3 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[3]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_4 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[4]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_5 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[5]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_6 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[6]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_7 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[7]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_8 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[8]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_9 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[9]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_10 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[10]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_11 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[11]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_12 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[12]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_13 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[13]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_14 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[14]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_15 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[15]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_16 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[16]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_17 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[17]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_18 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[18]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_19 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[19]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_20 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[20]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_21 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[21]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_22 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[22]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_23 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[23]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_24 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[24]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_25 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[25]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_26 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[26]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_27 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[27]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_28 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[28]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_29 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[29]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_30 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[30]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record3_wrdata_31 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p1_wrdata[31]),
    .R(sys_rst),
    .Q(ddrphy_record3_wrdata[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  new_master_rdata_valid5 (
    .C(sys_clk),
    .D(new_master_rdata_valid4),
    .R(sys_rst),
    .Q(new_master_rdata_valid5_883)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_8 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<8> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_9 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<9> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_10 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<10> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_11 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<11> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_12 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<12> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_13 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<13> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_14 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<14> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_15 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<15> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_16 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<16> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_17 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<17> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_18 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<18> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_19 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<19> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_20 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<20> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_21 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<21> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_22 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<22> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_23 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<23> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_24 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<24> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_25 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<25> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_26 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<26> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_27 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<27> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_28 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<28> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_29 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<29> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_30 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<30> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_phase_accumulator_tx_31 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<31> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_phase_accumulator_tx[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_uart_clk_txen (
    .C(sys_clk),
    .D(GND_1_o_BUS_0008_MUX_357_o),
    .R(sys_rst),
    .Q(basesoc_uart_phy_uart_clk_txen_681)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_uart_clk_rxen (
    .C(sys_clk),
    .D(GND_1_o_BUS_0010_MUX_368_o),
    .R(sys_rst),
    .Q(basesoc_uart_phy_uart_clk_rxen_715)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_0 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_1 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_2 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_3 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_4 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_5 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_6 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_7 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_8 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<8> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_9 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<9> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_10 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<10> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_11 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<11> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_12 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<12> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_13 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<13> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_14 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<14> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_15 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<15> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_16 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<16> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[16])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_17 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<17> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[17])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_18 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<18> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[18])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_19 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<19> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_20 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<20> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_21 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<21> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[21])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_22 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<22> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[22])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_23 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<23> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[23])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_24 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<24> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[24])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_25 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<25> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[25])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_26 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<26> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[26])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_27 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<27> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[27])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_28 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<28> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[28])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_29 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<29> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[29])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_30 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<30> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[30])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_31 (
    .C(sys_clk),
    .D(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<31> ),
    .R(sys_rst),
    .Q(basesoc_timer0_value[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1307_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1307_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1307_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1307_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1307_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1307_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1307_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface0_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1307_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface0_bank_bus_dat_r[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface1_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface1_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface1_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface1_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface1_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface1_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface1_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface1_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface1_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface1_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface1_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface1_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface1_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface1_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface1_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface1_bank_bus_dat_r[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1327_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1327_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1327_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1327_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1327_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1327_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1327_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface6_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1327_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface6_bank_bus_dat_r[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1330_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1330_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1330_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1330_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1330_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1330_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1330_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface7_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1330_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface7_bank_bus_dat_r[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_tx_reg_0 (
    .C(sys_clk),
    .CE(_n5423_inv),
    .D(\basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1060_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_tx_reg[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_tx_reg_1 (
    .C(sys_clk),
    .CE(_n5423_inv),
    .D(\basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1060_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_tx_reg[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_tx_reg_2 (
    .C(sys_clk),
    .CE(_n5423_inv),
    .D(\basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1060_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_tx_reg[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_tx_reg_3 (
    .C(sys_clk),
    .CE(_n5423_inv),
    .D(\basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1060_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_tx_reg[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_tx_reg_4 (
    .C(sys_clk),
    .CE(_n5423_inv),
    .D(\basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1060_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_tx_reg[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_tx_reg_5 (
    .C(sys_clk),
    .CE(_n5423_inv),
    .D(\basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1060_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_tx_reg[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_tx_reg_6 (
    .C(sys_clk),
    .CE(_n5423_inv),
    .D(\basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1060_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_tx_reg[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_tx_reg_7 (
    .C(sys_clk),
    .CE(_n5423_inv),
    .D(\basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1060_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_uart_phy_tx_reg[7])
  );
  FD   ddram_ras_n_779 (
    .C(sdram_half_clk),
    .D(array_muxed3),
    .Q(ddram_ras_n_OBUF_351)
  );
  FD   ddram_cas_n_780 (
    .C(sdram_half_clk),
    .D(array_muxed4),
    .Q(ddram_cas_n_OBUF_352)
  );
  FD   ddram_we_n_781 (
    .C(sdram_half_clk),
    .D(array_muxed5),
    .Q(ddram_we_n_OBUF_353)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_0 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[0]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_1 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[1]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_2 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[2]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_3 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[3]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_4 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[4]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_5 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[5]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_6 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[6]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_7 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[7]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_8 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[8]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_9 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[9]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_10 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[10]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_11 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[11]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_12 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[12]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_13 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[13]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_14 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[14]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_15 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[15]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_16 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[16]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_17 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[17]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_18 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[18]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_19 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[19]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_20 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[20]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_21 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[21]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_22 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[22]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_23 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[23]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_24 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[24]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_25 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[25]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_26 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[26]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_27 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[27]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_28 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[28]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_29 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[29]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_30 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[30]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_timer0_value_status_31 (
    .C(sys_clk),
    .CE(basesoc_timer0_update_value_re),
    .D(basesoc_timer0_value[31]),
    .R(sys_rst),
    .Q(basesoc_timer0_value_status[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce1_9632),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1235)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_1278)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_1321)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1364)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1322_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1322_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1322_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface4_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1322_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface4_bank_bus_dat_r[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_0 (
    .C(sys_clk),
    .CE(_n5388),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_1 (
    .C(sys_clk),
    .CE(_n5388),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_2 (
    .C(sys_clk),
    .CE(_n5388),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_3 (
    .C(sys_clk),
    .CE(_n5388),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_4 (
    .C(sys_clk),
    .CE(_n5388),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_5 (
    .C(sys_clk),
    .CE(_n5388),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_6 (
    .C(sys_clk),
    .CE(_n5388),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_7 (
    .C(sys_clk),
    .CE(_n5388),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_8 (
    .C(sys_clk),
    .CE(_n5388),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_9 (
    .C(sys_clk),
    .CE(_n5388),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_10 (
    .C(sys_clk),
    .CE(_n5388),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_11 (
    .C(sys_clk),
    .CE(_n5388),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_12 (
    .C(sys_clk),
    .CE(_n5388),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_0 (
    .C(sys_clk),
    .CE(_n5390),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_1 (
    .C(sys_clk),
    .CE(_n5390),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_2 (
    .C(sys_clk),
    .CE(_n5390),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_3 (
    .C(sys_clk),
    .CE(_n5390),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_4 (
    .C(sys_clk),
    .CE(_n5390),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_5 (
    .C(sys_clk),
    .CE(_n5390),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_6 (
    .C(sys_clk),
    .CE(_n5390),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_7 (
    .C(sys_clk),
    .CE(_n5390),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_8 (
    .C(sys_clk),
    .CE(_n5390),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_9 (
    .C(sys_clk),
    .CE(_n5390),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_10 (
    .C(sys_clk),
    .CE(_n5390),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_11 (
    .C(sys_clk),
    .CE(_n5390),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_12 (
    .C(sys_clk),
    .CE(_n5390),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_0 (
    .C(sys_clk),
    .CE(_n5392),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_1 (
    .C(sys_clk),
    .CE(_n5392),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_2 (
    .C(sys_clk),
    .CE(_n5392),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_3 (
    .C(sys_clk),
    .CE(_n5392),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_4 (
    .C(sys_clk),
    .CE(_n5392),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_5 (
    .C(sys_clk),
    .CE(_n5392),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_6 (
    .C(sys_clk),
    .CE(_n5392),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_7 (
    .C(sys_clk),
    .CE(_n5392),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_8 (
    .C(sys_clk),
    .CE(_n5392),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_9 (
    .C(sys_clk),
    .CE(_n5392),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_10 (
    .C(sys_clk),
    .CE(_n5392),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_11 (
    .C(sys_clk),
    .CE(_n5392),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_12 (
    .C(sys_clk),
    .CE(_n5392),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_0 (
    .C(sys_clk),
    .CE(_n5394),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_1 (
    .C(sys_clk),
    .CE(_n5394),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_2 (
    .C(sys_clk),
    .CE(_n5394),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_3 (
    .C(sys_clk),
    .CE(_n5394),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_4 (
    .C(sys_clk),
    .CE(_n5394),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_5 (
    .C(sys_clk),
    .CE(_n5394),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_6 (
    .C(sys_clk),
    .CE(_n5394),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_7 (
    .C(sys_clk),
    .CE(_n5394),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_8 (
    .C(sys_clk),
    .CE(_n5394),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_9 (
    .C(sys_clk),
    .CE(_n5394),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_10 (
    .C(sys_clk),
    .CE(_n5394),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_11 (
    .C(sys_clk),
    .CE(_n5394),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_12 (
    .C(sys_clk),
    .CE(_n5394),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_source_valid (
    .C(sys_clk),
    .D(GND_1_o_GND_1_o_MUX_367_o),
    .R(sys_rst),
    .Q(basesoc_uart_phy_source_valid_682)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface5_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface5_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface5_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface5_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface5_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface5_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface5_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface5_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface5_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface5_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface5_bank_bus_dat_r_5 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT<5> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface5_bank_bus_dat_r[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface5_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface5_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface5_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface5_bank_bus_dat_r[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_21 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_22 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[22]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_23 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_24 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[24]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_25 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[25]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_26 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[26]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_27 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[27]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_28 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[28]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_29 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[29]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_30 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[30]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector0_status_31 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p0_rddata[31]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector0_status[31])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[13]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[14]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[15]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[16]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[17]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[18]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[19]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_20 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[20]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_21 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[21]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_22 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[22]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_23 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[23]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_24 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[24]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_25 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[25]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_26 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[26]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_27 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[27]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_28 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[28]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_29 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[29]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_30 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[30]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_phaseinjector1_status_31 (
    .C(sys_clk),
    .CE(basesoc_sdram_inti_p0_rddata_valid),
    .D(basesoc_sdram_inti_p1_rddata[31]),
    .R(sys_rst),
    .Q(basesoc_sdram_phaseinjector1_status[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_0 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata[0]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_1 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata[1]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_2 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata[2]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_3 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata[3]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_4 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata[4]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_5 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata[5]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_6 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata[6]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_7 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata[7]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_8 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata[8]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_9 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata[9]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_10 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata[10]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_11 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata[11]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_12 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata[12]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_13 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata[13]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata[13])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_14 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata[14]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata[14])
  );
  FDR #(
    .INIT ( 1'b0 ))
  ddrphy_record2_wrdata_15 (
    .C(sys_clk),
    .D(basesoc_sdram_master_p0_wrdata[15]),
    .R(sys_rst),
    .Q(ddrphy_record2_wrdata[15])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_bank_0 (
    .C(sys_clk),
    .D(array_muxed6[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_bank[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_bank_1 (
    .C(sys_clk),
    .D(array_muxed6[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_bank[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_bank_0 (
    .C(sys_clk),
    .D(array_muxed13[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_bank[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_bank_1 (
    .C(sys_clk),
    .D(array_muxed13[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_bank[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_cmd_valid (
    .C(sys_clk),
    .D(rhs_array_muxed6),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_cmd_valid_878)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_cmd_is_read (
    .C(sys_clk),
    .D(rhs_array_muxed9),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_cmd_is_read_880)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_cmd_is_write (
    .C(sys_clk),
    .D(rhs_array_muxed10),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_cmd_is_write_881)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_0 (
    .C(sys_clk),
    .D(array_muxed7[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_1 (
    .C(sys_clk),
    .D(array_muxed7[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_2 (
    .C(sys_clk),
    .D(array_muxed7[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_3 (
    .C(sys_clk),
    .D(array_muxed7[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_4 (
    .C(sys_clk),
    .D(array_muxed7[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_5 (
    .C(sys_clk),
    .D(array_muxed7[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_6 (
    .C(sys_clk),
    .D(array_muxed7[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_7 (
    .C(sys_clk),
    .D(array_muxed7[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_8 (
    .C(sys_clk),
    .D(array_muxed7[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_9 (
    .C(sys_clk),
    .D(array_muxed7[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_10 (
    .C(sys_clk),
    .D(array_muxed7[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_11 (
    .C(sys_clk),
    .D(array_muxed7[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p0_address_12 (
    .C(sys_clk),
    .D(array_muxed7[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p0_address[12])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_0 (
    .C(sys_clk),
    .D(array_muxed14[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_1 (
    .C(sys_clk),
    .D(array_muxed14[1]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_2 (
    .C(sys_clk),
    .D(array_muxed14[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_3 (
    .C(sys_clk),
    .D(array_muxed14[3]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_4 (
    .C(sys_clk),
    .D(array_muxed14[4]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_5 (
    .C(sys_clk),
    .D(array_muxed14[5]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_6 (
    .C(sys_clk),
    .D(array_muxed14[6]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_7 (
    .C(sys_clk),
    .D(array_muxed14[7]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_8 (
    .C(sys_clk),
    .D(array_muxed14[8]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[8])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_9 (
    .C(sys_clk),
    .D(array_muxed14[9]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[9])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_10 (
    .C(sys_clk),
    .D(array_muxed14[10]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[10])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_11 (
    .C(sys_clk),
    .D(array_muxed14[11]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[11])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_dfi_p1_address_12 (
    .C(sys_clk),
    .D(array_muxed14[12]),
    .R(sys_rst),
    .Q(basesoc_sdram_dfi_p1_address[12])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_bank_0 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p0_bank[0]),
    .Q(ddrphy_record0_bank[0])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_bank_1 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p0_bank[1]),
    .Q(ddrphy_record0_bank[1])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_bank_0 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p1_bank[0]),
    .Q(ddrphy_record1_bank[0])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_bank_1 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p1_bank[1]),
    .Q(ddrphy_record1_bank[1])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_address_0 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p0_address[0]),
    .Q(ddrphy_record0_address[0])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_address_1 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p0_address[1]),
    .Q(ddrphy_record0_address[1])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_address_2 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p0_address[2]),
    .Q(ddrphy_record0_address[2])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_address_3 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p0_address[3]),
    .Q(ddrphy_record0_address[3])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_address_4 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p0_address[4]),
    .Q(ddrphy_record0_address[4])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_address_5 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p0_address[5]),
    .Q(ddrphy_record0_address[5])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_address_6 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p0_address[6]),
    .Q(ddrphy_record0_address[6])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_address_7 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p0_address[7]),
    .Q(ddrphy_record0_address[7])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_address_8 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p0_address[8]),
    .Q(ddrphy_record0_address[8])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_address_9 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p0_address[9]),
    .Q(ddrphy_record0_address[9])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_address_10 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p0_address[10]),
    .Q(ddrphy_record0_address[10])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_address_11 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p0_address[11]),
    .Q(ddrphy_record0_address[11])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_address_12 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p0_address[12]),
    .Q(ddrphy_record0_address[12])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_address_0 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p1_address[0]),
    .Q(ddrphy_record1_address[0])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_address_1 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p1_address[1]),
    .Q(ddrphy_record1_address[1])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_address_2 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p1_address[2]),
    .Q(ddrphy_record1_address[2])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_address_3 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p1_address[3]),
    .Q(ddrphy_record1_address[3])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_address_4 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p1_address[4]),
    .Q(ddrphy_record1_address[4])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_address_5 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p1_address[5]),
    .Q(ddrphy_record1_address[5])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_address_6 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p1_address[6]),
    .Q(ddrphy_record1_address[6])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_address_7 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p1_address[7]),
    .Q(ddrphy_record1_address[7])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_address_8 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p1_address[8]),
    .Q(ddrphy_record1_address[8])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_address_9 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p1_address[9]),
    .Q(ddrphy_record1_address[9])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_address_10 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p1_address[10]),
    .Q(ddrphy_record1_address[10])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_address_11 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p1_address[11]),
    .Q(ddrphy_record1_address[11])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_address_12 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_master_p1_address[12]),
    .Q(ddrphy_record1_address[12])
  );
  FD   ddram_ba_0 (
    .C(sdram_half_clk),
    .D(array_muxed1[0]),
    .Q(ddram_ba_0_349)
  );
  FD   ddram_ba_1 (
    .C(sdram_half_clk),
    .D(array_muxed1[1]),
    .Q(ddram_ba_1_348)
  );
  FD   ddram_a_0 (
    .C(sdram_half_clk),
    .D(array_muxed0[0]),
    .Q(ddram_a_0_347)
  );
  FD   ddram_a_1 (
    .C(sdram_half_clk),
    .D(array_muxed0[1]),
    .Q(ddram_a_1_346)
  );
  FD   ddram_a_2 (
    .C(sdram_half_clk),
    .D(array_muxed0[2]),
    .Q(ddram_a_2_345)
  );
  FD   ddram_a_3 (
    .C(sdram_half_clk),
    .D(array_muxed0[3]),
    .Q(ddram_a_3_344)
  );
  FD   ddram_a_4 (
    .C(sdram_half_clk),
    .D(array_muxed0[4]),
    .Q(ddram_a_4_343)
  );
  FD   ddram_a_5 (
    .C(sdram_half_clk),
    .D(array_muxed0[5]),
    .Q(ddram_a_5_342)
  );
  FD   ddram_a_6 (
    .C(sdram_half_clk),
    .D(array_muxed0[6]),
    .Q(ddram_a_6_341)
  );
  FD   ddram_a_7 (
    .C(sdram_half_clk),
    .D(array_muxed0[7]),
    .Q(ddram_a_7_340)
  );
  FD   ddram_a_8 (
    .C(sdram_half_clk),
    .D(array_muxed0[8]),
    .Q(ddram_a_8_339)
  );
  FD   ddram_a_9 (
    .C(sdram_half_clk),
    .D(array_muxed0[9]),
    .Q(ddram_a_9_338)
  );
  FD   ddram_a_10 (
    .C(sdram_half_clk),
    .D(array_muxed0[10]),
    .Q(ddram_a_10_337)
  );
  FD   ddram_a_11 (
    .C(sdram_half_clk),
    .D(array_muxed0[11]),
    .Q(ddram_a_11_336)
  );
  FD   ddram_a_12 (
    .C(sdram_half_clk),
    .D(array_muxed0[12]),
    .Q(ddram_a_12_335)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_0 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT<0> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_1 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT<1> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_2 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT<2> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_3 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT<3> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_4 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT<4> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_6 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT<6> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[6])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_7 (
    .C(sys_clk),
    .D(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT<7> ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r[7])
  );
  FDPE #(
    .INIT ( 1'b1 ))
  FDPE_5 (
    .C(base50_clk_BUFG_31),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(xilinxasyncresetsynchronizerimpl2_rst_meta),
    .PRE(xilinxasyncresetsynchronizerimpl2),
    .Q(NLW_FDPE_5_Q_UNCONNECTED)
  );
  MUXCY   \Mcount_waittimer1_count_cy<0>  (
    .CI(user_btn1_inv),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer1_count_lut[0]),
    .O(Mcount_waittimer1_count_cy[0])
  );
  XORCY   \Mcount_waittimer1_count_xor<0>  (
    .CI(user_btn1_inv),
    .LI(Mcount_waittimer1_count_lut[0]),
    .O(Mcount_waittimer1_count)
  );
  MUXCY   \Mcount_waittimer1_count_cy<1>  (
    .CI(Mcount_waittimer1_count_cy[0]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer1_count_lut[1]),
    .O(Mcount_waittimer1_count_cy[1])
  );
  XORCY   \Mcount_waittimer1_count_xor<1>  (
    .CI(Mcount_waittimer1_count_cy[0]),
    .LI(Mcount_waittimer1_count_lut[1]),
    .O(Mcount_waittimer1_count1)
  );
  MUXCY   \Mcount_waittimer1_count_cy<2>  (
    .CI(Mcount_waittimer1_count_cy[1]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer1_count_lut[2]),
    .O(Mcount_waittimer1_count_cy[2])
  );
  XORCY   \Mcount_waittimer1_count_xor<2>  (
    .CI(Mcount_waittimer1_count_cy[1]),
    .LI(Mcount_waittimer1_count_lut[2]),
    .O(Mcount_waittimer1_count2)
  );
  MUXCY   \Mcount_waittimer1_count_cy<3>  (
    .CI(Mcount_waittimer1_count_cy[2]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer1_count_lut[3]),
    .O(Mcount_waittimer1_count_cy[3])
  );
  XORCY   \Mcount_waittimer1_count_xor<3>  (
    .CI(Mcount_waittimer1_count_cy[2]),
    .LI(Mcount_waittimer1_count_lut[3]),
    .O(Mcount_waittimer1_count3)
  );
  MUXCY   \Mcount_waittimer1_count_cy<4>  (
    .CI(Mcount_waittimer1_count_cy[3]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer1_count_lut[4]),
    .O(Mcount_waittimer1_count_cy[4])
  );
  XORCY   \Mcount_waittimer1_count_xor<4>  (
    .CI(Mcount_waittimer1_count_cy[3]),
    .LI(Mcount_waittimer1_count_lut[4]),
    .O(Mcount_waittimer1_count4)
  );
  MUXCY   \Mcount_waittimer1_count_cy<5>  (
    .CI(Mcount_waittimer1_count_cy[4]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer1_count_lut[5]),
    .O(Mcount_waittimer1_count_cy[5])
  );
  XORCY   \Mcount_waittimer1_count_xor<5>  (
    .CI(Mcount_waittimer1_count_cy[4]),
    .LI(Mcount_waittimer1_count_lut[5]),
    .O(Mcount_waittimer1_count5)
  );
  MUXCY   \Mcount_waittimer1_count_cy<6>  (
    .CI(Mcount_waittimer1_count_cy[5]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer1_count_lut[6]),
    .O(Mcount_waittimer1_count_cy[6])
  );
  XORCY   \Mcount_waittimer1_count_xor<6>  (
    .CI(Mcount_waittimer1_count_cy[5]),
    .LI(Mcount_waittimer1_count_lut[6]),
    .O(Mcount_waittimer1_count6)
  );
  MUXCY   \Mcount_waittimer1_count_cy<7>  (
    .CI(Mcount_waittimer1_count_cy[6]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer1_count_lut[7]),
    .O(Mcount_waittimer1_count_cy[7])
  );
  XORCY   \Mcount_waittimer1_count_xor<7>  (
    .CI(Mcount_waittimer1_count_cy[6]),
    .LI(Mcount_waittimer1_count_lut[7]),
    .O(Mcount_waittimer1_count7)
  );
  MUXCY   \Mcount_waittimer1_count_cy<8>  (
    .CI(Mcount_waittimer1_count_cy[7]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer1_count_lut[8]),
    .O(Mcount_waittimer1_count_cy[8])
  );
  XORCY   \Mcount_waittimer1_count_xor<8>  (
    .CI(Mcount_waittimer1_count_cy[7]),
    .LI(Mcount_waittimer1_count_lut[8]),
    .O(Mcount_waittimer1_count8)
  );
  MUXCY   \Mcount_waittimer1_count_cy<9>  (
    .CI(Mcount_waittimer1_count_cy[8]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer1_count_lut[9]),
    .O(Mcount_waittimer1_count_cy[9])
  );
  XORCY   \Mcount_waittimer1_count_xor<9>  (
    .CI(Mcount_waittimer1_count_cy[8]),
    .LI(Mcount_waittimer1_count_lut[9]),
    .O(Mcount_waittimer1_count9)
  );
  MUXCY   \Mcount_waittimer1_count_cy<10>  (
    .CI(Mcount_waittimer1_count_cy[9]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer1_count_lut[10]),
    .O(Mcount_waittimer1_count_cy[10])
  );
  XORCY   \Mcount_waittimer1_count_xor<10>  (
    .CI(Mcount_waittimer1_count_cy[9]),
    .LI(Mcount_waittimer1_count_lut[10]),
    .O(Mcount_waittimer1_count10)
  );
  MUXCY   \Mcount_waittimer1_count_cy<11>  (
    .CI(Mcount_waittimer1_count_cy[10]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer1_count_lut[11]),
    .O(Mcount_waittimer1_count_cy[11])
  );
  XORCY   \Mcount_waittimer1_count_xor<11>  (
    .CI(Mcount_waittimer1_count_cy[10]),
    .LI(Mcount_waittimer1_count_lut[11]),
    .O(Mcount_waittimer1_count11)
  );
  MUXCY   \Mcount_waittimer1_count_cy<12>  (
    .CI(Mcount_waittimer1_count_cy[11]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer1_count_lut[12]),
    .O(Mcount_waittimer1_count_cy[12])
  );
  XORCY   \Mcount_waittimer1_count_xor<12>  (
    .CI(Mcount_waittimer1_count_cy[11]),
    .LI(Mcount_waittimer1_count_lut[12]),
    .O(Mcount_waittimer1_count12)
  );
  MUXCY   \Mcount_waittimer1_count_cy<13>  (
    .CI(Mcount_waittimer1_count_cy[12]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer1_count_lut[13]),
    .O(Mcount_waittimer1_count_cy[13])
  );
  XORCY   \Mcount_waittimer1_count_xor<13>  (
    .CI(Mcount_waittimer1_count_cy[12]),
    .LI(Mcount_waittimer1_count_lut[13]),
    .O(Mcount_waittimer1_count13)
  );
  MUXCY   \Mcount_waittimer1_count_cy<14>  (
    .CI(Mcount_waittimer1_count_cy[13]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer1_count_lut[14]),
    .O(Mcount_waittimer1_count_cy[14])
  );
  XORCY   \Mcount_waittimer1_count_xor<14>  (
    .CI(Mcount_waittimer1_count_cy[13]),
    .LI(Mcount_waittimer1_count_lut[14]),
    .O(Mcount_waittimer1_count14)
  );
  MUXCY   \Mcount_waittimer1_count_cy<15>  (
    .CI(Mcount_waittimer1_count_cy[14]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer1_count_lut[15]),
    .O(Mcount_waittimer1_count_cy[15])
  );
  XORCY   \Mcount_waittimer1_count_xor<15>  (
    .CI(Mcount_waittimer1_count_cy[14]),
    .LI(Mcount_waittimer1_count_lut[15]),
    .O(Mcount_waittimer1_count15)
  );
  MUXCY   \Mcount_waittimer1_count_cy<16>  (
    .CI(Mcount_waittimer1_count_cy[15]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer1_count_lut[16]),
    .O(Mcount_waittimer1_count_cy[16])
  );
  XORCY   \Mcount_waittimer1_count_xor<16>  (
    .CI(Mcount_waittimer1_count_cy[15]),
    .LI(Mcount_waittimer1_count_lut[16]),
    .O(Mcount_waittimer1_count16)
  );
  MUXCY   \Mcount_waittimer1_count_cy<17>  (
    .CI(Mcount_waittimer1_count_cy[16]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer1_count_lut[17]),
    .O(Mcount_waittimer1_count_cy[17])
  );
  XORCY   \Mcount_waittimer1_count_xor<17>  (
    .CI(Mcount_waittimer1_count_cy[16]),
    .LI(Mcount_waittimer1_count_lut[17]),
    .O(Mcount_waittimer1_count17)
  );
  MUXCY   \Mcount_waittimer1_count_cy<18>  (
    .CI(Mcount_waittimer1_count_cy[17]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer1_count_lut[18]),
    .O(Mcount_waittimer1_count_cy[18])
  );
  XORCY   \Mcount_waittimer1_count_xor<18>  (
    .CI(Mcount_waittimer1_count_cy[17]),
    .LI(Mcount_waittimer1_count_lut[18]),
    .O(Mcount_waittimer1_count18)
  );
  XORCY   \Mcount_waittimer1_count_xor<19>  (
    .CI(Mcount_waittimer1_count_cy[18]),
    .LI(Mcount_waittimer1_count_lut[19]),
    .O(Mcount_waittimer1_count19)
  );
  MUXCY   \Mcount_waittimer0_count_cy<0>  (
    .CI(user_btn0_inv),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer0_count_lut[0]),
    .O(Mcount_waittimer0_count_cy[0])
  );
  XORCY   \Mcount_waittimer0_count_xor<0>  (
    .CI(user_btn0_inv),
    .LI(Mcount_waittimer0_count_lut[0]),
    .O(Mcount_waittimer0_count)
  );
  MUXCY   \Mcount_waittimer0_count_cy<1>  (
    .CI(Mcount_waittimer0_count_cy[0]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer0_count_lut[1]),
    .O(Mcount_waittimer0_count_cy[1])
  );
  XORCY   \Mcount_waittimer0_count_xor<1>  (
    .CI(Mcount_waittimer0_count_cy[0]),
    .LI(Mcount_waittimer0_count_lut[1]),
    .O(Mcount_waittimer0_count1)
  );
  MUXCY   \Mcount_waittimer0_count_cy<2>  (
    .CI(Mcount_waittimer0_count_cy[1]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer0_count_lut[2]),
    .O(Mcount_waittimer0_count_cy[2])
  );
  XORCY   \Mcount_waittimer0_count_xor<2>  (
    .CI(Mcount_waittimer0_count_cy[1]),
    .LI(Mcount_waittimer0_count_lut[2]),
    .O(Mcount_waittimer0_count2)
  );
  MUXCY   \Mcount_waittimer0_count_cy<3>  (
    .CI(Mcount_waittimer0_count_cy[2]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer0_count_lut[3]),
    .O(Mcount_waittimer0_count_cy[3])
  );
  XORCY   \Mcount_waittimer0_count_xor<3>  (
    .CI(Mcount_waittimer0_count_cy[2]),
    .LI(Mcount_waittimer0_count_lut[3]),
    .O(Mcount_waittimer0_count3)
  );
  MUXCY   \Mcount_waittimer0_count_cy<4>  (
    .CI(Mcount_waittimer0_count_cy[3]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer0_count_lut[4]),
    .O(Mcount_waittimer0_count_cy[4])
  );
  XORCY   \Mcount_waittimer0_count_xor<4>  (
    .CI(Mcount_waittimer0_count_cy[3]),
    .LI(Mcount_waittimer0_count_lut[4]),
    .O(Mcount_waittimer0_count4)
  );
  MUXCY   \Mcount_waittimer0_count_cy<5>  (
    .CI(Mcount_waittimer0_count_cy[4]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer0_count_lut[5]),
    .O(Mcount_waittimer0_count_cy[5])
  );
  XORCY   \Mcount_waittimer0_count_xor<5>  (
    .CI(Mcount_waittimer0_count_cy[4]),
    .LI(Mcount_waittimer0_count_lut[5]),
    .O(Mcount_waittimer0_count5)
  );
  MUXCY   \Mcount_waittimer0_count_cy<6>  (
    .CI(Mcount_waittimer0_count_cy[5]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer0_count_lut[6]),
    .O(Mcount_waittimer0_count_cy[6])
  );
  XORCY   \Mcount_waittimer0_count_xor<6>  (
    .CI(Mcount_waittimer0_count_cy[5]),
    .LI(Mcount_waittimer0_count_lut[6]),
    .O(Mcount_waittimer0_count6)
  );
  MUXCY   \Mcount_waittimer0_count_cy<7>  (
    .CI(Mcount_waittimer0_count_cy[6]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer0_count_lut[7]),
    .O(Mcount_waittimer0_count_cy[7])
  );
  XORCY   \Mcount_waittimer0_count_xor<7>  (
    .CI(Mcount_waittimer0_count_cy[6]),
    .LI(Mcount_waittimer0_count_lut[7]),
    .O(Mcount_waittimer0_count7)
  );
  MUXCY   \Mcount_waittimer0_count_cy<8>  (
    .CI(Mcount_waittimer0_count_cy[7]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer0_count_lut[8]),
    .O(Mcount_waittimer0_count_cy[8])
  );
  XORCY   \Mcount_waittimer0_count_xor<8>  (
    .CI(Mcount_waittimer0_count_cy[7]),
    .LI(Mcount_waittimer0_count_lut[8]),
    .O(Mcount_waittimer0_count8)
  );
  MUXCY   \Mcount_waittimer0_count_cy<9>  (
    .CI(Mcount_waittimer0_count_cy[8]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer0_count_lut[9]),
    .O(Mcount_waittimer0_count_cy[9])
  );
  XORCY   \Mcount_waittimer0_count_xor<9>  (
    .CI(Mcount_waittimer0_count_cy[8]),
    .LI(Mcount_waittimer0_count_lut[9]),
    .O(Mcount_waittimer0_count9)
  );
  MUXCY   \Mcount_waittimer0_count_cy<10>  (
    .CI(Mcount_waittimer0_count_cy[9]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer0_count_lut[10]),
    .O(Mcount_waittimer0_count_cy[10])
  );
  XORCY   \Mcount_waittimer0_count_xor<10>  (
    .CI(Mcount_waittimer0_count_cy[9]),
    .LI(Mcount_waittimer0_count_lut[10]),
    .O(Mcount_waittimer0_count10)
  );
  MUXCY   \Mcount_waittimer0_count_cy<11>  (
    .CI(Mcount_waittimer0_count_cy[10]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer0_count_lut[11]),
    .O(Mcount_waittimer0_count_cy[11])
  );
  XORCY   \Mcount_waittimer0_count_xor<11>  (
    .CI(Mcount_waittimer0_count_cy[10]),
    .LI(Mcount_waittimer0_count_lut[11]),
    .O(Mcount_waittimer0_count11)
  );
  MUXCY   \Mcount_waittimer0_count_cy<12>  (
    .CI(Mcount_waittimer0_count_cy[11]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer0_count_lut[12]),
    .O(Mcount_waittimer0_count_cy[12])
  );
  XORCY   \Mcount_waittimer0_count_xor<12>  (
    .CI(Mcount_waittimer0_count_cy[11]),
    .LI(Mcount_waittimer0_count_lut[12]),
    .O(Mcount_waittimer0_count12)
  );
  MUXCY   \Mcount_waittimer0_count_cy<13>  (
    .CI(Mcount_waittimer0_count_cy[12]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer0_count_lut[13]),
    .O(Mcount_waittimer0_count_cy[13])
  );
  XORCY   \Mcount_waittimer0_count_xor<13>  (
    .CI(Mcount_waittimer0_count_cy[12]),
    .LI(Mcount_waittimer0_count_lut[13]),
    .O(Mcount_waittimer0_count13)
  );
  MUXCY   \Mcount_waittimer0_count_cy<14>  (
    .CI(Mcount_waittimer0_count_cy[13]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer0_count_lut[14]),
    .O(Mcount_waittimer0_count_cy[14])
  );
  XORCY   \Mcount_waittimer0_count_xor<14>  (
    .CI(Mcount_waittimer0_count_cy[13]),
    .LI(Mcount_waittimer0_count_lut[14]),
    .O(Mcount_waittimer0_count14)
  );
  MUXCY   \Mcount_waittimer0_count_cy<15>  (
    .CI(Mcount_waittimer0_count_cy[14]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer0_count_lut[15]),
    .O(Mcount_waittimer0_count_cy[15])
  );
  XORCY   \Mcount_waittimer0_count_xor<15>  (
    .CI(Mcount_waittimer0_count_cy[14]),
    .LI(Mcount_waittimer0_count_lut[15]),
    .O(Mcount_waittimer0_count15)
  );
  MUXCY   \Mcount_waittimer0_count_cy<16>  (
    .CI(Mcount_waittimer0_count_cy[15]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer0_count_lut[16]),
    .O(Mcount_waittimer0_count_cy[16])
  );
  XORCY   \Mcount_waittimer0_count_xor<16>  (
    .CI(Mcount_waittimer0_count_cy[15]),
    .LI(Mcount_waittimer0_count_lut[16]),
    .O(Mcount_waittimer0_count16)
  );
  MUXCY   \Mcount_waittimer0_count_cy<17>  (
    .CI(Mcount_waittimer0_count_cy[16]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer0_count_lut[17]),
    .O(Mcount_waittimer0_count_cy[17])
  );
  XORCY   \Mcount_waittimer0_count_xor<17>  (
    .CI(Mcount_waittimer0_count_cy[16]),
    .LI(Mcount_waittimer0_count_lut[17]),
    .O(Mcount_waittimer0_count17)
  );
  MUXCY   \Mcount_waittimer0_count_cy<18>  (
    .CI(Mcount_waittimer0_count_cy[17]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer0_count_lut[18]),
    .O(Mcount_waittimer0_count_cy[18])
  );
  XORCY   \Mcount_waittimer0_count_xor<18>  (
    .CI(Mcount_waittimer0_count_cy[17]),
    .LI(Mcount_waittimer0_count_lut[18]),
    .O(Mcount_waittimer0_count18)
  );
  XORCY   \Mcount_waittimer0_count_xor<19>  (
    .CI(Mcount_waittimer0_count_cy[18]),
    .LI(Mcount_waittimer0_count_lut[19]),
    .O(Mcount_waittimer0_count19)
  );
  MUXCY   \Mcount_waittimer4_count_cy<0>  (
    .CI(user_btn4_inv),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer4_count_lut[0]),
    .O(Mcount_waittimer4_count_cy[0])
  );
  XORCY   \Mcount_waittimer4_count_xor<0>  (
    .CI(user_btn4_inv),
    .LI(Mcount_waittimer4_count_lut[0]),
    .O(Mcount_waittimer4_count)
  );
  MUXCY   \Mcount_waittimer4_count_cy<1>  (
    .CI(Mcount_waittimer4_count_cy[0]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer4_count_lut[1]),
    .O(Mcount_waittimer4_count_cy[1])
  );
  XORCY   \Mcount_waittimer4_count_xor<1>  (
    .CI(Mcount_waittimer4_count_cy[0]),
    .LI(Mcount_waittimer4_count_lut[1]),
    .O(Mcount_waittimer4_count1)
  );
  MUXCY   \Mcount_waittimer4_count_cy<2>  (
    .CI(Mcount_waittimer4_count_cy[1]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer4_count_lut[2]),
    .O(Mcount_waittimer4_count_cy[2])
  );
  XORCY   \Mcount_waittimer4_count_xor<2>  (
    .CI(Mcount_waittimer4_count_cy[1]),
    .LI(Mcount_waittimer4_count_lut[2]),
    .O(Mcount_waittimer4_count2)
  );
  MUXCY   \Mcount_waittimer4_count_cy<3>  (
    .CI(Mcount_waittimer4_count_cy[2]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer4_count_lut[3]),
    .O(Mcount_waittimer4_count_cy[3])
  );
  XORCY   \Mcount_waittimer4_count_xor<3>  (
    .CI(Mcount_waittimer4_count_cy[2]),
    .LI(Mcount_waittimer4_count_lut[3]),
    .O(Mcount_waittimer4_count3)
  );
  MUXCY   \Mcount_waittimer4_count_cy<4>  (
    .CI(Mcount_waittimer4_count_cy[3]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer4_count_lut[4]),
    .O(Mcount_waittimer4_count_cy[4])
  );
  XORCY   \Mcount_waittimer4_count_xor<4>  (
    .CI(Mcount_waittimer4_count_cy[3]),
    .LI(Mcount_waittimer4_count_lut[4]),
    .O(Mcount_waittimer4_count4)
  );
  MUXCY   \Mcount_waittimer4_count_cy<5>  (
    .CI(Mcount_waittimer4_count_cy[4]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer4_count_lut[5]),
    .O(Mcount_waittimer4_count_cy[5])
  );
  XORCY   \Mcount_waittimer4_count_xor<5>  (
    .CI(Mcount_waittimer4_count_cy[4]),
    .LI(Mcount_waittimer4_count_lut[5]),
    .O(Mcount_waittimer4_count5)
  );
  MUXCY   \Mcount_waittimer4_count_cy<6>  (
    .CI(Mcount_waittimer4_count_cy[5]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer4_count_lut[6]),
    .O(Mcount_waittimer4_count_cy[6])
  );
  XORCY   \Mcount_waittimer4_count_xor<6>  (
    .CI(Mcount_waittimer4_count_cy[5]),
    .LI(Mcount_waittimer4_count_lut[6]),
    .O(Mcount_waittimer4_count6)
  );
  MUXCY   \Mcount_waittimer4_count_cy<7>  (
    .CI(Mcount_waittimer4_count_cy[6]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer4_count_lut[7]),
    .O(Mcount_waittimer4_count_cy[7])
  );
  XORCY   \Mcount_waittimer4_count_xor<7>  (
    .CI(Mcount_waittimer4_count_cy[6]),
    .LI(Mcount_waittimer4_count_lut[7]),
    .O(Mcount_waittimer4_count7)
  );
  MUXCY   \Mcount_waittimer4_count_cy<8>  (
    .CI(Mcount_waittimer4_count_cy[7]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer4_count_lut[8]),
    .O(Mcount_waittimer4_count_cy[8])
  );
  XORCY   \Mcount_waittimer4_count_xor<8>  (
    .CI(Mcount_waittimer4_count_cy[7]),
    .LI(Mcount_waittimer4_count_lut[8]),
    .O(Mcount_waittimer4_count8)
  );
  MUXCY   \Mcount_waittimer4_count_cy<9>  (
    .CI(Mcount_waittimer4_count_cy[8]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer4_count_lut[9]),
    .O(Mcount_waittimer4_count_cy[9])
  );
  XORCY   \Mcount_waittimer4_count_xor<9>  (
    .CI(Mcount_waittimer4_count_cy[8]),
    .LI(Mcount_waittimer4_count_lut[9]),
    .O(Mcount_waittimer4_count9)
  );
  MUXCY   \Mcount_waittimer4_count_cy<10>  (
    .CI(Mcount_waittimer4_count_cy[9]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer4_count_lut[10]),
    .O(Mcount_waittimer4_count_cy[10])
  );
  XORCY   \Mcount_waittimer4_count_xor<10>  (
    .CI(Mcount_waittimer4_count_cy[9]),
    .LI(Mcount_waittimer4_count_lut[10]),
    .O(Mcount_waittimer4_count10)
  );
  MUXCY   \Mcount_waittimer4_count_cy<11>  (
    .CI(Mcount_waittimer4_count_cy[10]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer4_count_lut[11]),
    .O(Mcount_waittimer4_count_cy[11])
  );
  XORCY   \Mcount_waittimer4_count_xor<11>  (
    .CI(Mcount_waittimer4_count_cy[10]),
    .LI(Mcount_waittimer4_count_lut[11]),
    .O(Mcount_waittimer4_count11)
  );
  MUXCY   \Mcount_waittimer4_count_cy<12>  (
    .CI(Mcount_waittimer4_count_cy[11]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer4_count_lut[12]),
    .O(Mcount_waittimer4_count_cy[12])
  );
  XORCY   \Mcount_waittimer4_count_xor<12>  (
    .CI(Mcount_waittimer4_count_cy[11]),
    .LI(Mcount_waittimer4_count_lut[12]),
    .O(Mcount_waittimer4_count12)
  );
  MUXCY   \Mcount_waittimer4_count_cy<13>  (
    .CI(Mcount_waittimer4_count_cy[12]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer4_count_lut[13]),
    .O(Mcount_waittimer4_count_cy[13])
  );
  XORCY   \Mcount_waittimer4_count_xor<13>  (
    .CI(Mcount_waittimer4_count_cy[12]),
    .LI(Mcount_waittimer4_count_lut[13]),
    .O(Mcount_waittimer4_count13)
  );
  MUXCY   \Mcount_waittimer4_count_cy<14>  (
    .CI(Mcount_waittimer4_count_cy[13]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer4_count_lut[14]),
    .O(Mcount_waittimer4_count_cy[14])
  );
  XORCY   \Mcount_waittimer4_count_xor<14>  (
    .CI(Mcount_waittimer4_count_cy[13]),
    .LI(Mcount_waittimer4_count_lut[14]),
    .O(Mcount_waittimer4_count14)
  );
  MUXCY   \Mcount_waittimer4_count_cy<15>  (
    .CI(Mcount_waittimer4_count_cy[14]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer4_count_lut[15]),
    .O(Mcount_waittimer4_count_cy[15])
  );
  XORCY   \Mcount_waittimer4_count_xor<15>  (
    .CI(Mcount_waittimer4_count_cy[14]),
    .LI(Mcount_waittimer4_count_lut[15]),
    .O(Mcount_waittimer4_count15)
  );
  MUXCY   \Mcount_waittimer4_count_cy<16>  (
    .CI(Mcount_waittimer4_count_cy[15]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer4_count_lut[16]),
    .O(Mcount_waittimer4_count_cy[16])
  );
  XORCY   \Mcount_waittimer4_count_xor<16>  (
    .CI(Mcount_waittimer4_count_cy[15]),
    .LI(Mcount_waittimer4_count_lut[16]),
    .O(Mcount_waittimer4_count16)
  );
  MUXCY   \Mcount_waittimer4_count_cy<17>  (
    .CI(Mcount_waittimer4_count_cy[16]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer4_count_lut[17]),
    .O(Mcount_waittimer4_count_cy[17])
  );
  XORCY   \Mcount_waittimer4_count_xor<17>  (
    .CI(Mcount_waittimer4_count_cy[16]),
    .LI(Mcount_waittimer4_count_lut[17]),
    .O(Mcount_waittimer4_count17)
  );
  MUXCY   \Mcount_waittimer4_count_cy<18>  (
    .CI(Mcount_waittimer4_count_cy[17]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer4_count_lut[18]),
    .O(Mcount_waittimer4_count_cy[18])
  );
  XORCY   \Mcount_waittimer4_count_xor<18>  (
    .CI(Mcount_waittimer4_count_cy[17]),
    .LI(Mcount_waittimer4_count_lut[18]),
    .O(Mcount_waittimer4_count18)
  );
  XORCY   \Mcount_waittimer4_count_xor<19>  (
    .CI(Mcount_waittimer4_count_cy[18]),
    .LI(Mcount_waittimer4_count_lut[19]),
    .O(Mcount_waittimer4_count19)
  );
  MUXCY   \Mcount_waittimer2_count_cy<0>  (
    .CI(user_btn2_inv),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer2_count_lut[0]),
    .O(Mcount_waittimer2_count_cy[0])
  );
  XORCY   \Mcount_waittimer2_count_xor<0>  (
    .CI(user_btn2_inv),
    .LI(Mcount_waittimer2_count_lut[0]),
    .O(Mcount_waittimer2_count)
  );
  MUXCY   \Mcount_waittimer2_count_cy<1>  (
    .CI(Mcount_waittimer2_count_cy[0]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer2_count_lut[1]),
    .O(Mcount_waittimer2_count_cy[1])
  );
  XORCY   \Mcount_waittimer2_count_xor<1>  (
    .CI(Mcount_waittimer2_count_cy[0]),
    .LI(Mcount_waittimer2_count_lut[1]),
    .O(Mcount_waittimer2_count1)
  );
  MUXCY   \Mcount_waittimer2_count_cy<2>  (
    .CI(Mcount_waittimer2_count_cy[1]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer2_count_lut[2]),
    .O(Mcount_waittimer2_count_cy[2])
  );
  XORCY   \Mcount_waittimer2_count_xor<2>  (
    .CI(Mcount_waittimer2_count_cy[1]),
    .LI(Mcount_waittimer2_count_lut[2]),
    .O(Mcount_waittimer2_count2)
  );
  MUXCY   \Mcount_waittimer2_count_cy<3>  (
    .CI(Mcount_waittimer2_count_cy[2]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer2_count_lut[3]),
    .O(Mcount_waittimer2_count_cy[3])
  );
  XORCY   \Mcount_waittimer2_count_xor<3>  (
    .CI(Mcount_waittimer2_count_cy[2]),
    .LI(Mcount_waittimer2_count_lut[3]),
    .O(Mcount_waittimer2_count3)
  );
  MUXCY   \Mcount_waittimer2_count_cy<4>  (
    .CI(Mcount_waittimer2_count_cy[3]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer2_count_lut[4]),
    .O(Mcount_waittimer2_count_cy[4])
  );
  XORCY   \Mcount_waittimer2_count_xor<4>  (
    .CI(Mcount_waittimer2_count_cy[3]),
    .LI(Mcount_waittimer2_count_lut[4]),
    .O(Mcount_waittimer2_count4)
  );
  MUXCY   \Mcount_waittimer2_count_cy<5>  (
    .CI(Mcount_waittimer2_count_cy[4]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer2_count_lut[5]),
    .O(Mcount_waittimer2_count_cy[5])
  );
  XORCY   \Mcount_waittimer2_count_xor<5>  (
    .CI(Mcount_waittimer2_count_cy[4]),
    .LI(Mcount_waittimer2_count_lut[5]),
    .O(Mcount_waittimer2_count5)
  );
  MUXCY   \Mcount_waittimer2_count_cy<6>  (
    .CI(Mcount_waittimer2_count_cy[5]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer2_count_lut[6]),
    .O(Mcount_waittimer2_count_cy[6])
  );
  XORCY   \Mcount_waittimer2_count_xor<6>  (
    .CI(Mcount_waittimer2_count_cy[5]),
    .LI(Mcount_waittimer2_count_lut[6]),
    .O(Mcount_waittimer2_count6)
  );
  MUXCY   \Mcount_waittimer2_count_cy<7>  (
    .CI(Mcount_waittimer2_count_cy[6]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer2_count_lut[7]),
    .O(Mcount_waittimer2_count_cy[7])
  );
  XORCY   \Mcount_waittimer2_count_xor<7>  (
    .CI(Mcount_waittimer2_count_cy[6]),
    .LI(Mcount_waittimer2_count_lut[7]),
    .O(Mcount_waittimer2_count7)
  );
  MUXCY   \Mcount_waittimer2_count_cy<8>  (
    .CI(Mcount_waittimer2_count_cy[7]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer2_count_lut[8]),
    .O(Mcount_waittimer2_count_cy[8])
  );
  XORCY   \Mcount_waittimer2_count_xor<8>  (
    .CI(Mcount_waittimer2_count_cy[7]),
    .LI(Mcount_waittimer2_count_lut[8]),
    .O(Mcount_waittimer2_count8)
  );
  MUXCY   \Mcount_waittimer2_count_cy<9>  (
    .CI(Mcount_waittimer2_count_cy[8]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer2_count_lut[9]),
    .O(Mcount_waittimer2_count_cy[9])
  );
  XORCY   \Mcount_waittimer2_count_xor<9>  (
    .CI(Mcount_waittimer2_count_cy[8]),
    .LI(Mcount_waittimer2_count_lut[9]),
    .O(Mcount_waittimer2_count9)
  );
  MUXCY   \Mcount_waittimer2_count_cy<10>  (
    .CI(Mcount_waittimer2_count_cy[9]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer2_count_lut[10]),
    .O(Mcount_waittimer2_count_cy[10])
  );
  XORCY   \Mcount_waittimer2_count_xor<10>  (
    .CI(Mcount_waittimer2_count_cy[9]),
    .LI(Mcount_waittimer2_count_lut[10]),
    .O(Mcount_waittimer2_count10)
  );
  MUXCY   \Mcount_waittimer2_count_cy<11>  (
    .CI(Mcount_waittimer2_count_cy[10]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer2_count_lut[11]),
    .O(Mcount_waittimer2_count_cy[11])
  );
  XORCY   \Mcount_waittimer2_count_xor<11>  (
    .CI(Mcount_waittimer2_count_cy[10]),
    .LI(Mcount_waittimer2_count_lut[11]),
    .O(Mcount_waittimer2_count11)
  );
  MUXCY   \Mcount_waittimer2_count_cy<12>  (
    .CI(Mcount_waittimer2_count_cy[11]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer2_count_lut[12]),
    .O(Mcount_waittimer2_count_cy[12])
  );
  XORCY   \Mcount_waittimer2_count_xor<12>  (
    .CI(Mcount_waittimer2_count_cy[11]),
    .LI(Mcount_waittimer2_count_lut[12]),
    .O(Mcount_waittimer2_count12)
  );
  MUXCY   \Mcount_waittimer2_count_cy<13>  (
    .CI(Mcount_waittimer2_count_cy[12]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer2_count_lut[13]),
    .O(Mcount_waittimer2_count_cy[13])
  );
  XORCY   \Mcount_waittimer2_count_xor<13>  (
    .CI(Mcount_waittimer2_count_cy[12]),
    .LI(Mcount_waittimer2_count_lut[13]),
    .O(Mcount_waittimer2_count13)
  );
  MUXCY   \Mcount_waittimer2_count_cy<14>  (
    .CI(Mcount_waittimer2_count_cy[13]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer2_count_lut[14]),
    .O(Mcount_waittimer2_count_cy[14])
  );
  XORCY   \Mcount_waittimer2_count_xor<14>  (
    .CI(Mcount_waittimer2_count_cy[13]),
    .LI(Mcount_waittimer2_count_lut[14]),
    .O(Mcount_waittimer2_count14)
  );
  MUXCY   \Mcount_waittimer2_count_cy<15>  (
    .CI(Mcount_waittimer2_count_cy[14]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer2_count_lut[15]),
    .O(Mcount_waittimer2_count_cy[15])
  );
  XORCY   \Mcount_waittimer2_count_xor<15>  (
    .CI(Mcount_waittimer2_count_cy[14]),
    .LI(Mcount_waittimer2_count_lut[15]),
    .O(Mcount_waittimer2_count15)
  );
  MUXCY   \Mcount_waittimer2_count_cy<16>  (
    .CI(Mcount_waittimer2_count_cy[15]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer2_count_lut[16]),
    .O(Mcount_waittimer2_count_cy[16])
  );
  XORCY   \Mcount_waittimer2_count_xor<16>  (
    .CI(Mcount_waittimer2_count_cy[15]),
    .LI(Mcount_waittimer2_count_lut[16]),
    .O(Mcount_waittimer2_count16)
  );
  MUXCY   \Mcount_waittimer2_count_cy<17>  (
    .CI(Mcount_waittimer2_count_cy[16]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer2_count_lut[17]),
    .O(Mcount_waittimer2_count_cy[17])
  );
  XORCY   \Mcount_waittimer2_count_xor<17>  (
    .CI(Mcount_waittimer2_count_cy[16]),
    .LI(Mcount_waittimer2_count_lut[17]),
    .O(Mcount_waittimer2_count17)
  );
  MUXCY   \Mcount_waittimer2_count_cy<18>  (
    .CI(Mcount_waittimer2_count_cy[17]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer2_count_lut[18]),
    .O(Mcount_waittimer2_count_cy[18])
  );
  XORCY   \Mcount_waittimer2_count_xor<18>  (
    .CI(Mcount_waittimer2_count_cy[17]),
    .LI(Mcount_waittimer2_count_lut[18]),
    .O(Mcount_waittimer2_count18)
  );
  XORCY   \Mcount_waittimer2_count_xor<19>  (
    .CI(Mcount_waittimer2_count_cy[18]),
    .LI(Mcount_waittimer2_count_lut[19]),
    .O(Mcount_waittimer2_count19)
  );
  MUXCY   \Mcount_waittimer3_count_cy<0>  (
    .CI(user_btn3_inv),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer3_count_lut[0]),
    .O(Mcount_waittimer3_count_cy[0])
  );
  XORCY   \Mcount_waittimer3_count_xor<0>  (
    .CI(user_btn3_inv),
    .LI(Mcount_waittimer3_count_lut[0]),
    .O(Mcount_waittimer3_count)
  );
  MUXCY   \Mcount_waittimer3_count_cy<1>  (
    .CI(Mcount_waittimer3_count_cy[0]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer3_count_lut[1]),
    .O(Mcount_waittimer3_count_cy[1])
  );
  XORCY   \Mcount_waittimer3_count_xor<1>  (
    .CI(Mcount_waittimer3_count_cy[0]),
    .LI(Mcount_waittimer3_count_lut[1]),
    .O(Mcount_waittimer3_count1)
  );
  MUXCY   \Mcount_waittimer3_count_cy<2>  (
    .CI(Mcount_waittimer3_count_cy[1]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer3_count_lut[2]),
    .O(Mcount_waittimer3_count_cy[2])
  );
  XORCY   \Mcount_waittimer3_count_xor<2>  (
    .CI(Mcount_waittimer3_count_cy[1]),
    .LI(Mcount_waittimer3_count_lut[2]),
    .O(Mcount_waittimer3_count2)
  );
  MUXCY   \Mcount_waittimer3_count_cy<3>  (
    .CI(Mcount_waittimer3_count_cy[2]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer3_count_lut[3]),
    .O(Mcount_waittimer3_count_cy[3])
  );
  XORCY   \Mcount_waittimer3_count_xor<3>  (
    .CI(Mcount_waittimer3_count_cy[2]),
    .LI(Mcount_waittimer3_count_lut[3]),
    .O(Mcount_waittimer3_count3)
  );
  MUXCY   \Mcount_waittimer3_count_cy<4>  (
    .CI(Mcount_waittimer3_count_cy[3]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer3_count_lut[4]),
    .O(Mcount_waittimer3_count_cy[4])
  );
  XORCY   \Mcount_waittimer3_count_xor<4>  (
    .CI(Mcount_waittimer3_count_cy[3]),
    .LI(Mcount_waittimer3_count_lut[4]),
    .O(Mcount_waittimer3_count4)
  );
  MUXCY   \Mcount_waittimer3_count_cy<5>  (
    .CI(Mcount_waittimer3_count_cy[4]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer3_count_lut[5]),
    .O(Mcount_waittimer3_count_cy[5])
  );
  XORCY   \Mcount_waittimer3_count_xor<5>  (
    .CI(Mcount_waittimer3_count_cy[4]),
    .LI(Mcount_waittimer3_count_lut[5]),
    .O(Mcount_waittimer3_count5)
  );
  MUXCY   \Mcount_waittimer3_count_cy<6>  (
    .CI(Mcount_waittimer3_count_cy[5]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer3_count_lut[6]),
    .O(Mcount_waittimer3_count_cy[6])
  );
  XORCY   \Mcount_waittimer3_count_xor<6>  (
    .CI(Mcount_waittimer3_count_cy[5]),
    .LI(Mcount_waittimer3_count_lut[6]),
    .O(Mcount_waittimer3_count6)
  );
  MUXCY   \Mcount_waittimer3_count_cy<7>  (
    .CI(Mcount_waittimer3_count_cy[6]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer3_count_lut[7]),
    .O(Mcount_waittimer3_count_cy[7])
  );
  XORCY   \Mcount_waittimer3_count_xor<7>  (
    .CI(Mcount_waittimer3_count_cy[6]),
    .LI(Mcount_waittimer3_count_lut[7]),
    .O(Mcount_waittimer3_count7)
  );
  MUXCY   \Mcount_waittimer3_count_cy<8>  (
    .CI(Mcount_waittimer3_count_cy[7]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer3_count_lut[8]),
    .O(Mcount_waittimer3_count_cy[8])
  );
  XORCY   \Mcount_waittimer3_count_xor<8>  (
    .CI(Mcount_waittimer3_count_cy[7]),
    .LI(Mcount_waittimer3_count_lut[8]),
    .O(Mcount_waittimer3_count8)
  );
  MUXCY   \Mcount_waittimer3_count_cy<9>  (
    .CI(Mcount_waittimer3_count_cy[8]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer3_count_lut[9]),
    .O(Mcount_waittimer3_count_cy[9])
  );
  XORCY   \Mcount_waittimer3_count_xor<9>  (
    .CI(Mcount_waittimer3_count_cy[8]),
    .LI(Mcount_waittimer3_count_lut[9]),
    .O(Mcount_waittimer3_count9)
  );
  MUXCY   \Mcount_waittimer3_count_cy<10>  (
    .CI(Mcount_waittimer3_count_cy[9]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer3_count_lut[10]),
    .O(Mcount_waittimer3_count_cy[10])
  );
  XORCY   \Mcount_waittimer3_count_xor<10>  (
    .CI(Mcount_waittimer3_count_cy[9]),
    .LI(Mcount_waittimer3_count_lut[10]),
    .O(Mcount_waittimer3_count10)
  );
  MUXCY   \Mcount_waittimer3_count_cy<11>  (
    .CI(Mcount_waittimer3_count_cy[10]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer3_count_lut[11]),
    .O(Mcount_waittimer3_count_cy[11])
  );
  XORCY   \Mcount_waittimer3_count_xor<11>  (
    .CI(Mcount_waittimer3_count_cy[10]),
    .LI(Mcount_waittimer3_count_lut[11]),
    .O(Mcount_waittimer3_count11)
  );
  MUXCY   \Mcount_waittimer3_count_cy<12>  (
    .CI(Mcount_waittimer3_count_cy[11]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer3_count_lut[12]),
    .O(Mcount_waittimer3_count_cy[12])
  );
  XORCY   \Mcount_waittimer3_count_xor<12>  (
    .CI(Mcount_waittimer3_count_cy[11]),
    .LI(Mcount_waittimer3_count_lut[12]),
    .O(Mcount_waittimer3_count12)
  );
  MUXCY   \Mcount_waittimer3_count_cy<13>  (
    .CI(Mcount_waittimer3_count_cy[12]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer3_count_lut[13]),
    .O(Mcount_waittimer3_count_cy[13])
  );
  XORCY   \Mcount_waittimer3_count_xor<13>  (
    .CI(Mcount_waittimer3_count_cy[12]),
    .LI(Mcount_waittimer3_count_lut[13]),
    .O(Mcount_waittimer3_count13)
  );
  MUXCY   \Mcount_waittimer3_count_cy<14>  (
    .CI(Mcount_waittimer3_count_cy[13]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer3_count_lut[14]),
    .O(Mcount_waittimer3_count_cy[14])
  );
  XORCY   \Mcount_waittimer3_count_xor<14>  (
    .CI(Mcount_waittimer3_count_cy[13]),
    .LI(Mcount_waittimer3_count_lut[14]),
    .O(Mcount_waittimer3_count14)
  );
  MUXCY   \Mcount_waittimer3_count_cy<15>  (
    .CI(Mcount_waittimer3_count_cy[14]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer3_count_lut[15]),
    .O(Mcount_waittimer3_count_cy[15])
  );
  XORCY   \Mcount_waittimer3_count_xor<15>  (
    .CI(Mcount_waittimer3_count_cy[14]),
    .LI(Mcount_waittimer3_count_lut[15]),
    .O(Mcount_waittimer3_count15)
  );
  MUXCY   \Mcount_waittimer3_count_cy<16>  (
    .CI(Mcount_waittimer3_count_cy[15]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer3_count_lut[16]),
    .O(Mcount_waittimer3_count_cy[16])
  );
  XORCY   \Mcount_waittimer3_count_xor<16>  (
    .CI(Mcount_waittimer3_count_cy[15]),
    .LI(Mcount_waittimer3_count_lut[16]),
    .O(Mcount_waittimer3_count16)
  );
  MUXCY   \Mcount_waittimer3_count_cy<17>  (
    .CI(Mcount_waittimer3_count_cy[16]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer3_count_lut[17]),
    .O(Mcount_waittimer3_count_cy[17])
  );
  XORCY   \Mcount_waittimer3_count_xor<17>  (
    .CI(Mcount_waittimer3_count_cy[16]),
    .LI(Mcount_waittimer3_count_lut[17]),
    .O(Mcount_waittimer3_count17)
  );
  MUXCY   \Mcount_waittimer3_count_cy<18>  (
    .CI(Mcount_waittimer3_count_cy[17]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_waittimer3_count_lut[18]),
    .O(Mcount_waittimer3_count_cy[18])
  );
  XORCY   \Mcount_waittimer3_count_xor<18>  (
    .CI(Mcount_waittimer3_count_cy[17]),
    .LI(Mcount_waittimer3_count_lut[18]),
    .O(Mcount_waittimer3_count18)
  );
  XORCY   \Mcount_waittimer3_count_xor<19>  (
    .CI(Mcount_waittimer3_count_cy[18]),
    .LI(Mcount_waittimer3_count_lut[19]),
    .O(Mcount_waittimer3_count19)
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<0>  (
    .CI(basesoc_sdram_timer_done),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[0]),
    .O(Mcount_basesoc_sdram_timer_count_cy[0])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<0>  (
    .CI(basesoc_sdram_timer_done),
    .LI(Mcount_basesoc_sdram_timer_count_lut[0]),
    .O(Mcount_basesoc_sdram_timer_count)
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<1>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[0]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[1]),
    .O(Mcount_basesoc_sdram_timer_count_cy[1])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<1>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[0]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[1]),
    .O(Mcount_basesoc_sdram_timer_count1)
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<2>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[1]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[2]),
    .O(Mcount_basesoc_sdram_timer_count_cy[2])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<2>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[1]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[2]),
    .O(Mcount_basesoc_sdram_timer_count2)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_sdram_timer_count_lut<3>  (
    .I0(basesoc_sdram_timer_done),
    .I1(basesoc_sdram_timer_count[3]),
    .I2(basesoc_sdram_tccdcon_ready),
    .O(Mcount_basesoc_sdram_timer_count_lut[3])
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<3>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[2]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[3]),
    .O(Mcount_basesoc_sdram_timer_count_cy[3])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<3>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[2]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[3]),
    .O(Mcount_basesoc_sdram_timer_count3)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_sdram_timer_count_lut<4>  (
    .I0(basesoc_sdram_timer_done),
    .I1(basesoc_sdram_timer_count[4]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_timer_count_lut[4])
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<4>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[3]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[4]),
    .O(Mcount_basesoc_sdram_timer_count_cy[4])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<4>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[3]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[4]),
    .O(Mcount_basesoc_sdram_timer_count4)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_sdram_timer_count_lut<5>  (
    .I0(basesoc_sdram_timer_done),
    .I1(basesoc_sdram_timer_count[5]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_timer_count_lut[5])
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<5>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[4]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[5]),
    .O(Mcount_basesoc_sdram_timer_count_cy[5])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<5>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[4]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[5]),
    .O(Mcount_basesoc_sdram_timer_count5)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_sdram_timer_count_lut<6>  (
    .I0(basesoc_sdram_timer_done),
    .I1(basesoc_sdram_timer_count[6]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_timer_count_lut[6])
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<6>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[5]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[6]),
    .O(Mcount_basesoc_sdram_timer_count_cy[6])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<6>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[5]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[6]),
    .O(Mcount_basesoc_sdram_timer_count6)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_sdram_timer_count_lut<7>  (
    .I0(basesoc_sdram_timer_done),
    .I1(basesoc_sdram_timer_count[7]),
    .I2(basesoc_sdram_tccdcon_ready),
    .O(Mcount_basesoc_sdram_timer_count_lut[7])
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<7>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[6]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[7]),
    .O(Mcount_basesoc_sdram_timer_count_cy[7])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<7>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[6]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[7]),
    .O(Mcount_basesoc_sdram_timer_count7)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_sdram_timer_count_lut<8>  (
    .I0(basesoc_sdram_timer_done),
    .I1(basesoc_sdram_timer_count[8]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_timer_count_lut[8])
  );
  MUXCY   \Mcount_basesoc_sdram_timer_count_cy<8>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[7]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_sdram_timer_count_lut[8]),
    .O(Mcount_basesoc_sdram_timer_count_cy[8])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<8>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[7]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[8]),
    .O(Mcount_basesoc_sdram_timer_count8)
  );
  LUT3 #(
    .INIT ( 8'h1B ))
  \Mcount_basesoc_sdram_timer_count_lut<9>  (
    .I0(basesoc_sdram_timer_done),
    .I1(basesoc_sdram_timer_count[9]),
    .I2(basesoc_sdram_tccdcon_ready),
    .O(Mcount_basesoc_sdram_timer_count_lut[9])
  );
  XORCY   \Mcount_basesoc_sdram_timer_count_xor<9>  (
    .CI(Mcount_basesoc_sdram_timer_count_cy[8]),
    .LI(Mcount_basesoc_sdram_timer_count_lut[9]),
    .O(Mcount_basesoc_sdram_timer_count9)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<0>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1714),
    .I1(basesoc_sdram_bandwidth_nreads[0]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[0])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<0>  (
    .CI(\basesoc_sdram_bandwidth_counter_basesoc_sdram_bandwidth_period<24>_inv ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[0])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<0>  (
    .CI(\basesoc_sdram_bandwidth_counter_basesoc_sdram_bandwidth_period<24>_inv ),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<1>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1714),
    .I1(basesoc_sdram_bandwidth_nreads[1]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[1])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<1>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[0]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[1])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<1>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[0]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads1)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<2>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1714),
    .I1(basesoc_sdram_bandwidth_nreads[2]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[2])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<2>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[1]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[2]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[2])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<2>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[1]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[2]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads2)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<3>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1714),
    .I1(basesoc_sdram_bandwidth_nreads[3]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[3])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<3>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[2]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[3]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[3])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<3>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[2]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[3]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads3)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<4>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1714),
    .I1(basesoc_sdram_bandwidth_nreads[4]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[4])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<4>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[3]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[4]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[4])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<4>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[3]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[4]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads4)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<5>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1714),
    .I1(basesoc_sdram_bandwidth_nreads[5]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[5])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<5>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[4]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[5]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[5])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<5>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[4]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[5]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads5)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<6>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1714),
    .I1(basesoc_sdram_bandwidth_nreads[6]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[6])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<6>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[5]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[6]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[6])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<6>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[5]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[6]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads6)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<7>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1714),
    .I1(basesoc_sdram_bandwidth_nreads[7]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[7])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<7>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[6]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[7]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[7])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<7>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[6]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[7]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads7)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<8>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1714),
    .I1(basesoc_sdram_bandwidth_nreads[8]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[8])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<8>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[7]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[8]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[8])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<8>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[7]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[8]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads8)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<9>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1714),
    .I1(basesoc_sdram_bandwidth_nreads[9]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[9])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<9>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[8]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[9]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[9])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<9>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[8]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[9]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads9)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<10>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1714),
    .I1(basesoc_sdram_bandwidth_nreads[10]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[10])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<10>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[9]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[10]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[10])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<10>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[9]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[10]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads10)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<11>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1714),
    .I1(basesoc_sdram_bandwidth_nreads[11]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[11])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<11>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[10]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[11]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[11])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<11>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[10]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[11]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads11)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<12>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1714),
    .I1(basesoc_sdram_bandwidth_nreads[12]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[12])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<12>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[11]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[12]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[12])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<12>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[11]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[12]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads12)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<13>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1714),
    .I1(basesoc_sdram_bandwidth_nreads[13]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[13])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<13>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[12]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[13]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[13])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<13>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[12]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[13]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads13)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<14>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1714),
    .I1(basesoc_sdram_bandwidth_nreads[14]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[14])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<14>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[13]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[14]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[14])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<14>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[13]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[14]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads14)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<15>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1714),
    .I1(basesoc_sdram_bandwidth_nreads[15]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[15])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<15>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[14]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[15]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[15])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<15>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[14]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[15]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads15)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<16>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1714),
    .I1(basesoc_sdram_bandwidth_nreads[16]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[16])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<16>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[15]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[16]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[16])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<16>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[15]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[16]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads16)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<17>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1714),
    .I1(basesoc_sdram_bandwidth_nreads[17]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[17])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<17>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[16]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[17]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[17])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<17>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[16]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[17]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads17)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<18>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1714),
    .I1(basesoc_sdram_bandwidth_nreads[18]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[18])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<18>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[17]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[18]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[18])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<18>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[17]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[18]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads18)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<19>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1714),
    .I1(basesoc_sdram_bandwidth_nreads[19]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[19])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<19>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[18]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[19]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[19])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<19>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[18]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[19]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads19)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<20>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1714),
    .I1(basesoc_sdram_bandwidth_nreads[20]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[20])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<20>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[19]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[20]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[20])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<20>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[19]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[20]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads20)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<21>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1714),
    .I1(basesoc_sdram_bandwidth_nreads[21]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[21])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<21>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[20]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[21]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[21])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<21>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[20]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[21]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads21)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<22>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1714),
    .I1(basesoc_sdram_bandwidth_nreads[22]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[22])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nreads_cy<22>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[21]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nreads_lut[22]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_cy[22])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<22>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[21]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[22]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads22)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nreads_lut<23>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1714),
    .I1(basesoc_sdram_bandwidth_nreads[23]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads_lut[23])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nreads_xor<23>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nreads_cy[22]),
    .LI(Mcount_basesoc_sdram_bandwidth_nreads_lut[23]),
    .O(Mcount_basesoc_sdram_bandwidth_nreads23)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<0>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1714),
    .I1(basesoc_sdram_bandwidth_nwrites[0]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[0])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<0>  (
    .CI(\basesoc_sdram_bandwidth_counter_basesoc_sdram_bandwidth_period<24>_inv ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[0])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<0>  (
    .CI(\basesoc_sdram_bandwidth_counter_basesoc_sdram_bandwidth_period<24>_inv ),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[0]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<1>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1714),
    .I1(basesoc_sdram_bandwidth_nwrites[1]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[1])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<1>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[0]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[1])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<1>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[0]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites1)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<2>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1714),
    .I1(basesoc_sdram_bandwidth_nwrites[2]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[2])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<2>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[1]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[2]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[2])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<2>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[1]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[2]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites2)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<3>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1714),
    .I1(basesoc_sdram_bandwidth_nwrites[3]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[3])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<3>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[2]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[3]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[3])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<3>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[2]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[3]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites3)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<4>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1714),
    .I1(basesoc_sdram_bandwidth_nwrites[4]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[4])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<4>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[3]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[4]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[4])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<4>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[3]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[4]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites4)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<5>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1714),
    .I1(basesoc_sdram_bandwidth_nwrites[5]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[5])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<5>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[4]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[5]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[5])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<5>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[4]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[5]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites5)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<6>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1714),
    .I1(basesoc_sdram_bandwidth_nwrites[6]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[6])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<6>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[5]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[6]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[6])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<6>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[5]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[6]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites6)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<7>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1714),
    .I1(basesoc_sdram_bandwidth_nwrites[7]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[7])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<7>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[6]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[7]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[7])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<7>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[6]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[7]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites7)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<8>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1714),
    .I1(basesoc_sdram_bandwidth_nwrites[8]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[8])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<8>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[7]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[8]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[8])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<8>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[7]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[8]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites8)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<9>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1714),
    .I1(basesoc_sdram_bandwidth_nwrites[9]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[9])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<9>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[8]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[9]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[9])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<9>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[8]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[9]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites9)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<10>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1714),
    .I1(basesoc_sdram_bandwidth_nwrites[10]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[10])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<10>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[9]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[10]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[10])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<10>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[9]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[10]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites10)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<11>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1714),
    .I1(basesoc_sdram_bandwidth_nwrites[11]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[11])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<11>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[10]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[11]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[11])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<11>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[10]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[11]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites11)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<12>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1714),
    .I1(basesoc_sdram_bandwidth_nwrites[12]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[12])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<12>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[11]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[12]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[12])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<12>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[11]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[12]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites12)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<13>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1714),
    .I1(basesoc_sdram_bandwidth_nwrites[13]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[13])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<13>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[12]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[13]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[13])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<13>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[12]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[13]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites13)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<14>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1714),
    .I1(basesoc_sdram_bandwidth_nwrites[14]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[14])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<14>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[13]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[14]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[14])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<14>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[13]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[14]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites14)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<15>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1714),
    .I1(basesoc_sdram_bandwidth_nwrites[15]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[15])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<15>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[14]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[15]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[15])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<15>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[14]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[15]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites15)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<16>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1714),
    .I1(basesoc_sdram_bandwidth_nwrites[16]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[16])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<16>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[15]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[16]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[16])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<16>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[15]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[16]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites16)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<17>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1714),
    .I1(basesoc_sdram_bandwidth_nwrites[17]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[17])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<17>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[16]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[17]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[17])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<17>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[16]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[17]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites17)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<18>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1714),
    .I1(basesoc_sdram_bandwidth_nwrites[18]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[18])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<18>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[17]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[18]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[18])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<18>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[17]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[18]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites18)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<19>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1714),
    .I1(basesoc_sdram_bandwidth_nwrites[19]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[19])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<19>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[18]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[19]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[19])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<19>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[18]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[19]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites19)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<20>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1714),
    .I1(basesoc_sdram_bandwidth_nwrites[20]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[20])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<20>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[19]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[20]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[20])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<20>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[19]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[20]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites20)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<21>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1714),
    .I1(basesoc_sdram_bandwidth_nwrites[21]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[21])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<21>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[20]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[21]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[21])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<21>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[20]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[21]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites21)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<22>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1714),
    .I1(basesoc_sdram_bandwidth_nwrites[22]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[22])
  );
  MUXCY   \Mcount_basesoc_sdram_bandwidth_nwrites_cy<22>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[21]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_basesoc_sdram_bandwidth_nwrites_lut[22]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_cy[22])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<22>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[21]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[22]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites22)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mcount_basesoc_sdram_bandwidth_nwrites_lut<23>  (
    .I0(basesoc_sdram_bandwidth_counter_23_1714),
    .I1(basesoc_sdram_bandwidth_nwrites[23]),
    .I2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites_lut[23])
  );
  XORCY   \Mcount_basesoc_sdram_bandwidth_nwrites_xor<23>  (
    .CI(Mcount_basesoc_sdram_bandwidth_nwrites_cy[22]),
    .LI(Mcount_basesoc_sdram_bandwidth_nwrites_lut[23]),
    .O(Mcount_basesoc_sdram_bandwidth_nwrites23)
  );
  MUXCY   \Mcount_basesoc_count_cy<0>  (
    .CI(basesoc_wait_inv),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[0]),
    .O(Mcount_basesoc_count_cy[0])
  );
  XORCY   \Mcount_basesoc_count_xor<0>  (
    .CI(basesoc_wait_inv),
    .LI(Mcount_basesoc_count_lut[0]),
    .O(Mcount_basesoc_count)
  );
  MUXCY   \Mcount_basesoc_count_cy<1>  (
    .CI(Mcount_basesoc_count_cy[0]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[1]),
    .O(Mcount_basesoc_count_cy[1])
  );
  XORCY   \Mcount_basesoc_count_xor<1>  (
    .CI(Mcount_basesoc_count_cy[0]),
    .LI(Mcount_basesoc_count_lut[1]),
    .O(Mcount_basesoc_count1)
  );
  MUXCY   \Mcount_basesoc_count_cy<2>  (
    .CI(Mcount_basesoc_count_cy[1]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[2]),
    .O(Mcount_basesoc_count_cy[2])
  );
  XORCY   \Mcount_basesoc_count_xor<2>  (
    .CI(Mcount_basesoc_count_cy[1]),
    .LI(Mcount_basesoc_count_lut[2]),
    .O(Mcount_basesoc_count2)
  );
  MUXCY   \Mcount_basesoc_count_cy<3>  (
    .CI(Mcount_basesoc_count_cy[2]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[3]),
    .O(Mcount_basesoc_count_cy[3])
  );
  XORCY   \Mcount_basesoc_count_xor<3>  (
    .CI(Mcount_basesoc_count_cy[2]),
    .LI(Mcount_basesoc_count_lut[3]),
    .O(Mcount_basesoc_count3)
  );
  MUXCY   \Mcount_basesoc_count_cy<4>  (
    .CI(Mcount_basesoc_count_cy[3]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[4]),
    .O(Mcount_basesoc_count_cy[4])
  );
  XORCY   \Mcount_basesoc_count_xor<4>  (
    .CI(Mcount_basesoc_count_cy[3]),
    .LI(Mcount_basesoc_count_lut[4]),
    .O(Mcount_basesoc_count4)
  );
  MUXCY   \Mcount_basesoc_count_cy<5>  (
    .CI(Mcount_basesoc_count_cy[4]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[5]),
    .O(Mcount_basesoc_count_cy[5])
  );
  XORCY   \Mcount_basesoc_count_xor<5>  (
    .CI(Mcount_basesoc_count_cy[4]),
    .LI(Mcount_basesoc_count_lut[5]),
    .O(Mcount_basesoc_count5)
  );
  MUXCY   \Mcount_basesoc_count_cy<6>  (
    .CI(Mcount_basesoc_count_cy[5]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[6]),
    .O(Mcount_basesoc_count_cy[6])
  );
  XORCY   \Mcount_basesoc_count_xor<6>  (
    .CI(Mcount_basesoc_count_cy[5]),
    .LI(Mcount_basesoc_count_lut[6]),
    .O(Mcount_basesoc_count6)
  );
  MUXCY   \Mcount_basesoc_count_cy<7>  (
    .CI(Mcount_basesoc_count_cy[6]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[7]),
    .O(Mcount_basesoc_count_cy[7])
  );
  XORCY   \Mcount_basesoc_count_xor<7>  (
    .CI(Mcount_basesoc_count_cy[6]),
    .LI(Mcount_basesoc_count_lut[7]),
    .O(Mcount_basesoc_count7)
  );
  MUXCY   \Mcount_basesoc_count_cy<8>  (
    .CI(Mcount_basesoc_count_cy[7]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[8]),
    .O(Mcount_basesoc_count_cy[8])
  );
  XORCY   \Mcount_basesoc_count_xor<8>  (
    .CI(Mcount_basesoc_count_cy[7]),
    .LI(Mcount_basesoc_count_lut[8]),
    .O(Mcount_basesoc_count8)
  );
  MUXCY   \Mcount_basesoc_count_cy<9>  (
    .CI(Mcount_basesoc_count_cy[8]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[9]),
    .O(Mcount_basesoc_count_cy[9])
  );
  XORCY   \Mcount_basesoc_count_xor<9>  (
    .CI(Mcount_basesoc_count_cy[8]),
    .LI(Mcount_basesoc_count_lut[9]),
    .O(Mcount_basesoc_count9)
  );
  MUXCY   \Mcount_basesoc_count_cy<10>  (
    .CI(Mcount_basesoc_count_cy[9]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[10]),
    .O(Mcount_basesoc_count_cy[10])
  );
  XORCY   \Mcount_basesoc_count_xor<10>  (
    .CI(Mcount_basesoc_count_cy[9]),
    .LI(Mcount_basesoc_count_lut[10]),
    .O(Mcount_basesoc_count10)
  );
  MUXCY   \Mcount_basesoc_count_cy<11>  (
    .CI(Mcount_basesoc_count_cy[10]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[11]),
    .O(Mcount_basesoc_count_cy[11])
  );
  XORCY   \Mcount_basesoc_count_xor<11>  (
    .CI(Mcount_basesoc_count_cy[10]),
    .LI(Mcount_basesoc_count_lut[11]),
    .O(Mcount_basesoc_count11)
  );
  MUXCY   \Mcount_basesoc_count_cy<12>  (
    .CI(Mcount_basesoc_count_cy[11]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[12]),
    .O(Mcount_basesoc_count_cy[12])
  );
  XORCY   \Mcount_basesoc_count_xor<12>  (
    .CI(Mcount_basesoc_count_cy[11]),
    .LI(Mcount_basesoc_count_lut[12]),
    .O(Mcount_basesoc_count12)
  );
  MUXCY   \Mcount_basesoc_count_cy<13>  (
    .CI(Mcount_basesoc_count_cy[12]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[13]),
    .O(Mcount_basesoc_count_cy[13])
  );
  XORCY   \Mcount_basesoc_count_xor<13>  (
    .CI(Mcount_basesoc_count_cy[12]),
    .LI(Mcount_basesoc_count_lut[13]),
    .O(Mcount_basesoc_count13)
  );
  MUXCY   \Mcount_basesoc_count_cy<14>  (
    .CI(Mcount_basesoc_count_cy[13]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[14]),
    .O(Mcount_basesoc_count_cy[14])
  );
  XORCY   \Mcount_basesoc_count_xor<14>  (
    .CI(Mcount_basesoc_count_cy[13]),
    .LI(Mcount_basesoc_count_lut[14]),
    .O(Mcount_basesoc_count14)
  );
  MUXCY   \Mcount_basesoc_count_cy<15>  (
    .CI(Mcount_basesoc_count_cy[14]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[15]),
    .O(Mcount_basesoc_count_cy[15])
  );
  XORCY   \Mcount_basesoc_count_xor<15>  (
    .CI(Mcount_basesoc_count_cy[14]),
    .LI(Mcount_basesoc_count_lut[15]),
    .O(Mcount_basesoc_count15)
  );
  MUXCY   \Mcount_basesoc_count_cy<16>  (
    .CI(Mcount_basesoc_count_cy[15]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[16]),
    .O(Mcount_basesoc_count_cy[16])
  );
  XORCY   \Mcount_basesoc_count_xor<16>  (
    .CI(Mcount_basesoc_count_cy[15]),
    .LI(Mcount_basesoc_count_lut[16]),
    .O(Mcount_basesoc_count16)
  );
  MUXCY   \Mcount_basesoc_count_cy<17>  (
    .CI(Mcount_basesoc_count_cy[16]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[17]),
    .O(Mcount_basesoc_count_cy[17])
  );
  XORCY   \Mcount_basesoc_count_xor<17>  (
    .CI(Mcount_basesoc_count_cy[16]),
    .LI(Mcount_basesoc_count_lut[17]),
    .O(Mcount_basesoc_count17)
  );
  MUXCY   \Mcount_basesoc_count_cy<18>  (
    .CI(Mcount_basesoc_count_cy[17]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_count_lut[18]),
    .O(Mcount_basesoc_count_cy[18])
  );
  XORCY   \Mcount_basesoc_count_xor<18>  (
    .CI(Mcount_basesoc_count_cy[17]),
    .LI(Mcount_basesoc_count_lut[18]),
    .O(Mcount_basesoc_count18)
  );
  XORCY   \Mcount_basesoc_count_xor<19>  (
    .CI(Mcount_basesoc_count_cy[18]),
    .LI(Mcount_basesoc_count_lut[19]),
    .O(Mcount_basesoc_count19)
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage1 (
    .A0(basesoc_uart_tx_fifo_produce[0]),
    .A1(basesoc_uart_tx_fifo_produce[1]),
    .A2(basesoc_uart_tx_fifo_produce[2]),
    .A3(basesoc_uart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[0]),
    .DPRA0(basesoc_uart_tx_fifo_consume[0]),
    .DPRA1(basesoc_uart_tx_fifo_consume[1]),
    .DPRA2(basesoc_uart_tx_fifo_consume[2]),
    .DPRA3(basesoc_uart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(basesoc_uart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage1_SPO_UNCONNECTED),
    .DPO(_n4041[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage2 (
    .A0(basesoc_uart_tx_fifo_produce[0]),
    .A1(basesoc_uart_tx_fifo_produce[1]),
    .A2(basesoc_uart_tx_fifo_produce[2]),
    .A3(basesoc_uart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[1]),
    .DPRA0(basesoc_uart_tx_fifo_consume[0]),
    .DPRA1(basesoc_uart_tx_fifo_consume[1]),
    .DPRA2(basesoc_uart_tx_fifo_consume[2]),
    .DPRA3(basesoc_uart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(basesoc_uart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage2_SPO_UNCONNECTED),
    .DPO(_n4041[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage3 (
    .A0(basesoc_uart_tx_fifo_produce[0]),
    .A1(basesoc_uart_tx_fifo_produce[1]),
    .A2(basesoc_uart_tx_fifo_produce[2]),
    .A3(basesoc_uart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[2]),
    .DPRA0(basesoc_uart_tx_fifo_consume[0]),
    .DPRA1(basesoc_uart_tx_fifo_consume[1]),
    .DPRA2(basesoc_uart_tx_fifo_consume[2]),
    .DPRA3(basesoc_uart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(basesoc_uart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage3_SPO_UNCONNECTED),
    .DPO(_n4041[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage4 (
    .A0(basesoc_uart_tx_fifo_produce[0]),
    .A1(basesoc_uart_tx_fifo_produce[1]),
    .A2(basesoc_uart_tx_fifo_produce[2]),
    .A3(basesoc_uart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[3]),
    .DPRA0(basesoc_uart_tx_fifo_consume[0]),
    .DPRA1(basesoc_uart_tx_fifo_consume[1]),
    .DPRA2(basesoc_uart_tx_fifo_consume[2]),
    .DPRA3(basesoc_uart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(basesoc_uart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage4_SPO_UNCONNECTED),
    .DPO(_n4041[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage5 (
    .A0(basesoc_uart_tx_fifo_produce[0]),
    .A1(basesoc_uart_tx_fifo_produce[1]),
    .A2(basesoc_uart_tx_fifo_produce[2]),
    .A3(basesoc_uart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[4]),
    .DPRA0(basesoc_uart_tx_fifo_consume[0]),
    .DPRA1(basesoc_uart_tx_fifo_consume[1]),
    .DPRA2(basesoc_uart_tx_fifo_consume[2]),
    .DPRA3(basesoc_uart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(basesoc_uart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage5_SPO_UNCONNECTED),
    .DPO(_n4041[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage8 (
    .A0(basesoc_uart_tx_fifo_produce[0]),
    .A1(basesoc_uart_tx_fifo_produce[1]),
    .A2(basesoc_uart_tx_fifo_produce[2]),
    .A3(basesoc_uart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[7]),
    .DPRA0(basesoc_uart_tx_fifo_consume[0]),
    .DPRA1(basesoc_uart_tx_fifo_consume[1]),
    .DPRA2(basesoc_uart_tx_fifo_consume[2]),
    .DPRA3(basesoc_uart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(basesoc_uart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage8_SPO_UNCONNECTED),
    .DPO(_n4041[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage6 (
    .A0(basesoc_uart_tx_fifo_produce[0]),
    .A1(basesoc_uart_tx_fifo_produce[1]),
    .A2(basesoc_uart_tx_fifo_produce[2]),
    .A3(basesoc_uart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[5]),
    .DPRA0(basesoc_uart_tx_fifo_consume[0]),
    .DPRA1(basesoc_uart_tx_fifo_consume[1]),
    .DPRA2(basesoc_uart_tx_fifo_consume[2]),
    .DPRA3(basesoc_uart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(basesoc_uart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage6_SPO_UNCONNECTED),
    .DPO(_n4041[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage7 (
    .A0(basesoc_uart_tx_fifo_produce[0]),
    .A1(basesoc_uart_tx_fifo_produce[1]),
    .A2(basesoc_uart_tx_fifo_produce[2]),
    .A3(basesoc_uart_tx_fifo_produce[3]),
    .D(basesoc_interface_dat_w[6]),
    .DPRA0(basesoc_uart_tx_fifo_consume[0]),
    .DPRA1(basesoc_uart_tx_fifo_consume[1]),
    .DPRA2(basesoc_uart_tx_fifo_consume[2]),
    .DPRA3(basesoc_uart_tx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(basesoc_uart_tx_fifo_wrport_we),
    .SPO(NLW_Mram_storage7_SPO_UNCONNECTED),
    .DPO(_n4041[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_13 (
    .A0(basesoc_uart_rx_fifo_produce[0]),
    .A1(basesoc_uart_rx_fifo_produce[1]),
    .A2(basesoc_uart_rx_fifo_produce[2]),
    .A3(basesoc_uart_rx_fifo_produce[3]),
    .D(basesoc_uart_phy_source_payload_data[2]),
    .DPRA0(basesoc_uart_rx_fifo_consume[0]),
    .DPRA1(basesoc_uart_rx_fifo_consume[1]),
    .DPRA2(basesoc_uart_rx_fifo_consume[2]),
    .DPRA3(basesoc_uart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(basesoc_uart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_13_SPO_UNCONNECTED),
    .DPO(_n4042[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_11 (
    .A0(basesoc_uart_rx_fifo_produce[0]),
    .A1(basesoc_uart_rx_fifo_produce[1]),
    .A2(basesoc_uart_rx_fifo_produce[2]),
    .A3(basesoc_uart_rx_fifo_produce[3]),
    .D(basesoc_uart_phy_source_payload_data[0]),
    .DPRA0(basesoc_uart_rx_fifo_consume[0]),
    .DPRA1(basesoc_uart_rx_fifo_consume[1]),
    .DPRA2(basesoc_uart_rx_fifo_consume[2]),
    .DPRA3(basesoc_uart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(basesoc_uart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_11_SPO_UNCONNECTED),
    .DPO(_n4042[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_12 (
    .A0(basesoc_uart_rx_fifo_produce[0]),
    .A1(basesoc_uart_rx_fifo_produce[1]),
    .A2(basesoc_uart_rx_fifo_produce[2]),
    .A3(basesoc_uart_rx_fifo_produce[3]),
    .D(basesoc_uart_phy_source_payload_data[1]),
    .DPRA0(basesoc_uart_rx_fifo_consume[0]),
    .DPRA1(basesoc_uart_rx_fifo_consume[1]),
    .DPRA2(basesoc_uart_rx_fifo_consume[2]),
    .DPRA3(basesoc_uart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(basesoc_uart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_12_SPO_UNCONNECTED),
    .DPO(_n4042[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_14 (
    .A0(basesoc_uart_rx_fifo_produce[0]),
    .A1(basesoc_uart_rx_fifo_produce[1]),
    .A2(basesoc_uart_rx_fifo_produce[2]),
    .A3(basesoc_uart_rx_fifo_produce[3]),
    .D(basesoc_uart_phy_source_payload_data[3]),
    .DPRA0(basesoc_uart_rx_fifo_consume[0]),
    .DPRA1(basesoc_uart_rx_fifo_consume[1]),
    .DPRA2(basesoc_uart_rx_fifo_consume[2]),
    .DPRA3(basesoc_uart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(basesoc_uart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_14_SPO_UNCONNECTED),
    .DPO(_n4042[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_15 (
    .A0(basesoc_uart_rx_fifo_produce[0]),
    .A1(basesoc_uart_rx_fifo_produce[1]),
    .A2(basesoc_uart_rx_fifo_produce[2]),
    .A3(basesoc_uart_rx_fifo_produce[3]),
    .D(basesoc_uart_phy_source_payload_data[4]),
    .DPRA0(basesoc_uart_rx_fifo_consume[0]),
    .DPRA1(basesoc_uart_rx_fifo_consume[1]),
    .DPRA2(basesoc_uart_rx_fifo_consume[2]),
    .DPRA3(basesoc_uart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(basesoc_uart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_15_SPO_UNCONNECTED),
    .DPO(_n4042[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_18 (
    .A0(basesoc_uart_rx_fifo_produce[0]),
    .A1(basesoc_uart_rx_fifo_produce[1]),
    .A2(basesoc_uart_rx_fifo_produce[2]),
    .A3(basesoc_uart_rx_fifo_produce[3]),
    .D(basesoc_uart_phy_source_payload_data[7]),
    .DPRA0(basesoc_uart_rx_fifo_consume[0]),
    .DPRA1(basesoc_uart_rx_fifo_consume[1]),
    .DPRA2(basesoc_uart_rx_fifo_consume[2]),
    .DPRA3(basesoc_uart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(basesoc_uart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_18_SPO_UNCONNECTED),
    .DPO(_n4042[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_16 (
    .A0(basesoc_uart_rx_fifo_produce[0]),
    .A1(basesoc_uart_rx_fifo_produce[1]),
    .A2(basesoc_uart_rx_fifo_produce[2]),
    .A3(basesoc_uart_rx_fifo_produce[3]),
    .D(basesoc_uart_phy_source_payload_data[5]),
    .DPRA0(basesoc_uart_rx_fifo_consume[0]),
    .DPRA1(basesoc_uart_rx_fifo_consume[1]),
    .DPRA2(basesoc_uart_rx_fifo_consume[2]),
    .DPRA3(basesoc_uart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(basesoc_uart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_16_SPO_UNCONNECTED),
    .DPO(_n4042[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_17 (
    .A0(basesoc_uart_rx_fifo_produce[0]),
    .A1(basesoc_uart_rx_fifo_produce[1]),
    .A2(basesoc_uart_rx_fifo_produce[2]),
    .A3(basesoc_uart_rx_fifo_produce[3]),
    .D(basesoc_uart_phy_source_payload_data[6]),
    .DPRA0(basesoc_uart_rx_fifo_consume[0]),
    .DPRA1(basesoc_uart_rx_fifo_consume[1]),
    .DPRA2(basesoc_uart_rx_fifo_consume[2]),
    .DPRA3(basesoc_uart_rx_fifo_consume[3]),
    .WCLK(sys_clk),
    .WE(basesoc_uart_rx_fifo_wrport_we),
    .SPO(NLW_Mram_storage_17_SPO_UNCONNECTED),
    .DPO(_n4042[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_23 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[1] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_23_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_21 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(basesoc_port_cmd_payload_we),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_21_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_22 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[0] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_22_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_24 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[2] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_24_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_25 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[3] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_25_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_26 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[4] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_26_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_27 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[5] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_27_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_28 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[6] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_28_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_29 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[7] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_29_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_212 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[12] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_212_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_210 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[10] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_210_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_211 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[11] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_211_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_213 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[13] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_213_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_214 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[14] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_214_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_215 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[15] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_215_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_216 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[16] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_216_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_217 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[17] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_217_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_218 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[18] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_218_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_221 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[21] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_221_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_219 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[19] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_219_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_220 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[20] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_220_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_222 (
    .A0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[22] ),
    .DPRA0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_222_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[21])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_51 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(basesoc_port_cmd_payload_we),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_51_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_52 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[0] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_52_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_53 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[1] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_53_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_56 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[4] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_56_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_54 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[2] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_54_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_55 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[3] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_55_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_57 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[5] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_57_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_58 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[6] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_58_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_59 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[7] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_59_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_510 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[10] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_510_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_511 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[11] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_511_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_512 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[12] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_512_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_515 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[15] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_515_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_513 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[13] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_513_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_514 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[14] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_514_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_516 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[16] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_516_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_517 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[17] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_517_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_520 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[20] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_520_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_518 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[18] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_518_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_519 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[19] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_519_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_521 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[21] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_521_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_522 (
    .A0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[22] ),
    .DPRA0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_522_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[21])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_31 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(basesoc_port_cmd_payload_we),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_31_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_32 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[0] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_32_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_33 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[1] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_33_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_34 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[2] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_34_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_35 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[3] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_35_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_36 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[4] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_36_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_37 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[5] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_37_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_310 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[10] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_310_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_38 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[6] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_38_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_39 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[7] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_39_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_311 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[11] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_311_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_312 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[12] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_312_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_313 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[13] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_313_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_314 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[14] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_314_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_315 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[15] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_315_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_316 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[16] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_316_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_319 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[19] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_319_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_317 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[17] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_317_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_318 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[18] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_318_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_320 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[20] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_320_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_321 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[21] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_321_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[20])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_322 (
    .A0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[22] ),
    .DPRA0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_322_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[21])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_41 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(basesoc_port_cmd_payload_we),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_41_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[0])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_44 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[2] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_44_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[3])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_42 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[0] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_42_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[1])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_43 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[1] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_43_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[2])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_45 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[3] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_45_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[4])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_46 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[4] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_46_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[5])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_47 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[5] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_47_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[6])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_48 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[6] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_48_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[7])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_49 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[7] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_49_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[8])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_410 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[10] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_410_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[9])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_413 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[13] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_413_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[12])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_411 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[11] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_411_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[10])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_412 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[12] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_412_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[11])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_414 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[14] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_414_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[13])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_415 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[15] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_415_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[14])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_416 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[16] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_416_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[15])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_417 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[17] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_417_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[16])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_418 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[18] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_418_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[17])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_419 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[19] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_419_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[18])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_422 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[22] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_422_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[21])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_420 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[20] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_420_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[19])
  );
  RAM16X1D #(
    .INIT ( 16'h0000 ))
  Mram_storage_421 (
    .A0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .A1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .A2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(\basesoc_port_cmd_payload_addr[21] ),
    .DPRA0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .DPRA1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .DPRA2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .DPRA3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WCLK(sys_clk),
    .WE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .SPO(NLW_Mram_storage_421_SPO_UNCONNECTED),
    .DPO(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[20])
  );
  FDR #(
    .INIT ( 1'b0 ))
  multiplexer_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\multiplexer_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(multiplexer_state_FSM_FFd3_2767)
  );
  FDR #(
    .INIT ( 1'b0 ))
  multiplexer_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\multiplexer_state_FSM_FFd1-In_2766 ),
    .R(sys_rst),
    .Q(multiplexer_state_FSM_FFd1_985)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer1_count_0 (
    .C(sys_clk),
    .CE(_n5869_inv),
    .D(Mcount_waittimer1_count),
    .S(sys_rst),
    .Q(waittimer1_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer1_count_1 (
    .C(sys_clk),
    .CE(_n5869_inv),
    .D(Mcount_waittimer1_count1),
    .R(sys_rst),
    .Q(waittimer1_count[1])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer1_count_2 (
    .C(sys_clk),
    .CE(_n5869_inv),
    .D(Mcount_waittimer1_count2),
    .S(sys_rst),
    .Q(waittimer1_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer1_count_3 (
    .C(sys_clk),
    .CE(_n5869_inv),
    .D(Mcount_waittimer1_count3),
    .R(sys_rst),
    .Q(waittimer1_count[3])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer1_count_4 (
    .C(sys_clk),
    .CE(_n5869_inv),
    .D(Mcount_waittimer1_count4),
    .S(sys_rst),
    .Q(waittimer1_count[4])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer1_count_5 (
    .C(sys_clk),
    .CE(_n5869_inv),
    .D(Mcount_waittimer1_count5),
    .S(sys_rst),
    .Q(waittimer1_count[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer1_count_6 (
    .C(sys_clk),
    .CE(_n5869_inv),
    .D(Mcount_waittimer1_count6),
    .R(sys_rst),
    .Q(waittimer1_count[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer1_count_7 (
    .C(sys_clk),
    .CE(_n5869_inv),
    .D(Mcount_waittimer1_count7),
    .R(sys_rst),
    .Q(waittimer1_count[7])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer1_count_8 (
    .C(sys_clk),
    .CE(_n5869_inv),
    .D(Mcount_waittimer1_count8),
    .S(sys_rst),
    .Q(waittimer1_count[8])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer1_count_9 (
    .C(sys_clk),
    .CE(_n5869_inv),
    .D(Mcount_waittimer1_count9),
    .S(sys_rst),
    .Q(waittimer1_count[9])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer1_count_10 (
    .C(sys_clk),
    .CE(_n5869_inv),
    .D(Mcount_waittimer1_count10),
    .S(sys_rst),
    .Q(waittimer1_count[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer1_count_11 (
    .C(sys_clk),
    .CE(_n5869_inv),
    .D(Mcount_waittimer1_count11),
    .R(sys_rst),
    .Q(waittimer1_count[11])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer1_count_12 (
    .C(sys_clk),
    .CE(_n5869_inv),
    .D(Mcount_waittimer1_count12),
    .S(sys_rst),
    .Q(waittimer1_count[12])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer1_count_13 (
    .C(sys_clk),
    .CE(_n5869_inv),
    .D(Mcount_waittimer1_count13),
    .S(sys_rst),
    .Q(waittimer1_count[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer1_count_14 (
    .C(sys_clk),
    .CE(_n5869_inv),
    .D(Mcount_waittimer1_count14),
    .R(sys_rst),
    .Q(waittimer1_count[14])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer1_count_15 (
    .C(sys_clk),
    .CE(_n5869_inv),
    .D(Mcount_waittimer1_count15),
    .S(sys_rst),
    .Q(waittimer1_count[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer1_count_16 (
    .C(sys_clk),
    .CE(_n5869_inv),
    .D(Mcount_waittimer1_count16),
    .R(sys_rst),
    .Q(waittimer1_count[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer1_count_17 (
    .C(sys_clk),
    .CE(_n5869_inv),
    .D(Mcount_waittimer1_count17),
    .R(sys_rst),
    .Q(waittimer1_count[17])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer1_count_18 (
    .C(sys_clk),
    .CE(_n5869_inv),
    .D(Mcount_waittimer1_count18),
    .S(sys_rst),
    .Q(waittimer1_count[18])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer1_count_19 (
    .C(sys_clk),
    .CE(_n5869_inv),
    .D(Mcount_waittimer1_count19),
    .S(sys_rst),
    .Q(waittimer1_count[19])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer0_count_0 (
    .C(sys_clk),
    .CE(_n5866_inv),
    .D(Mcount_waittimer0_count),
    .S(sys_rst),
    .Q(waittimer0_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer0_count_1 (
    .C(sys_clk),
    .CE(_n5866_inv),
    .D(Mcount_waittimer0_count1),
    .R(sys_rst),
    .Q(waittimer0_count[1])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer0_count_2 (
    .C(sys_clk),
    .CE(_n5866_inv),
    .D(Mcount_waittimer0_count2),
    .S(sys_rst),
    .Q(waittimer0_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer0_count_3 (
    .C(sys_clk),
    .CE(_n5866_inv),
    .D(Mcount_waittimer0_count3),
    .R(sys_rst),
    .Q(waittimer0_count[3])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer0_count_4 (
    .C(sys_clk),
    .CE(_n5866_inv),
    .D(Mcount_waittimer0_count4),
    .S(sys_rst),
    .Q(waittimer0_count[4])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer0_count_5 (
    .C(sys_clk),
    .CE(_n5866_inv),
    .D(Mcount_waittimer0_count5),
    .S(sys_rst),
    .Q(waittimer0_count[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer0_count_6 (
    .C(sys_clk),
    .CE(_n5866_inv),
    .D(Mcount_waittimer0_count6),
    .R(sys_rst),
    .Q(waittimer0_count[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer0_count_7 (
    .C(sys_clk),
    .CE(_n5866_inv),
    .D(Mcount_waittimer0_count7),
    .R(sys_rst),
    .Q(waittimer0_count[7])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer0_count_8 (
    .C(sys_clk),
    .CE(_n5866_inv),
    .D(Mcount_waittimer0_count8),
    .S(sys_rst),
    .Q(waittimer0_count[8])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer0_count_9 (
    .C(sys_clk),
    .CE(_n5866_inv),
    .D(Mcount_waittimer0_count9),
    .S(sys_rst),
    .Q(waittimer0_count[9])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer0_count_10 (
    .C(sys_clk),
    .CE(_n5866_inv),
    .D(Mcount_waittimer0_count10),
    .S(sys_rst),
    .Q(waittimer0_count[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer0_count_11 (
    .C(sys_clk),
    .CE(_n5866_inv),
    .D(Mcount_waittimer0_count11),
    .R(sys_rst),
    .Q(waittimer0_count[11])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer0_count_12 (
    .C(sys_clk),
    .CE(_n5866_inv),
    .D(Mcount_waittimer0_count12),
    .S(sys_rst),
    .Q(waittimer0_count[12])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer0_count_13 (
    .C(sys_clk),
    .CE(_n5866_inv),
    .D(Mcount_waittimer0_count13),
    .S(sys_rst),
    .Q(waittimer0_count[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer0_count_14 (
    .C(sys_clk),
    .CE(_n5866_inv),
    .D(Mcount_waittimer0_count14),
    .R(sys_rst),
    .Q(waittimer0_count[14])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer0_count_15 (
    .C(sys_clk),
    .CE(_n5866_inv),
    .D(Mcount_waittimer0_count15),
    .S(sys_rst),
    .Q(waittimer0_count[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer0_count_16 (
    .C(sys_clk),
    .CE(_n5866_inv),
    .D(Mcount_waittimer0_count16),
    .R(sys_rst),
    .Q(waittimer0_count[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer0_count_17 (
    .C(sys_clk),
    .CE(_n5866_inv),
    .D(Mcount_waittimer0_count17),
    .R(sys_rst),
    .Q(waittimer0_count[17])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer0_count_18 (
    .C(sys_clk),
    .CE(_n5866_inv),
    .D(Mcount_waittimer0_count18),
    .S(sys_rst),
    .Q(waittimer0_count[18])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer0_count_19 (
    .C(sys_clk),
    .CE(_n5866_inv),
    .D(Mcount_waittimer0_count19),
    .S(sys_rst),
    .Q(waittimer0_count[19])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer4_count_0 (
    .C(sys_clk),
    .CE(_n5878_inv),
    .D(Mcount_waittimer4_count),
    .S(sys_rst),
    .Q(waittimer4_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer4_count_1 (
    .C(sys_clk),
    .CE(_n5878_inv),
    .D(Mcount_waittimer4_count1),
    .R(sys_rst),
    .Q(waittimer4_count[1])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer4_count_2 (
    .C(sys_clk),
    .CE(_n5878_inv),
    .D(Mcount_waittimer4_count2),
    .S(sys_rst),
    .Q(waittimer4_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer4_count_3 (
    .C(sys_clk),
    .CE(_n5878_inv),
    .D(Mcount_waittimer4_count3),
    .R(sys_rst),
    .Q(waittimer4_count[3])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer4_count_4 (
    .C(sys_clk),
    .CE(_n5878_inv),
    .D(Mcount_waittimer4_count4),
    .S(sys_rst),
    .Q(waittimer4_count[4])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer4_count_5 (
    .C(sys_clk),
    .CE(_n5878_inv),
    .D(Mcount_waittimer4_count5),
    .S(sys_rst),
    .Q(waittimer4_count[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer4_count_6 (
    .C(sys_clk),
    .CE(_n5878_inv),
    .D(Mcount_waittimer4_count6),
    .R(sys_rst),
    .Q(waittimer4_count[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer4_count_7 (
    .C(sys_clk),
    .CE(_n5878_inv),
    .D(Mcount_waittimer4_count7),
    .R(sys_rst),
    .Q(waittimer4_count[7])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer4_count_8 (
    .C(sys_clk),
    .CE(_n5878_inv),
    .D(Mcount_waittimer4_count8),
    .S(sys_rst),
    .Q(waittimer4_count[8])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer4_count_9 (
    .C(sys_clk),
    .CE(_n5878_inv),
    .D(Mcount_waittimer4_count9),
    .S(sys_rst),
    .Q(waittimer4_count[9])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer4_count_10 (
    .C(sys_clk),
    .CE(_n5878_inv),
    .D(Mcount_waittimer4_count10),
    .S(sys_rst),
    .Q(waittimer4_count[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer4_count_11 (
    .C(sys_clk),
    .CE(_n5878_inv),
    .D(Mcount_waittimer4_count11),
    .R(sys_rst),
    .Q(waittimer4_count[11])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer4_count_12 (
    .C(sys_clk),
    .CE(_n5878_inv),
    .D(Mcount_waittimer4_count12),
    .S(sys_rst),
    .Q(waittimer4_count[12])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer4_count_13 (
    .C(sys_clk),
    .CE(_n5878_inv),
    .D(Mcount_waittimer4_count13),
    .S(sys_rst),
    .Q(waittimer4_count[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer4_count_14 (
    .C(sys_clk),
    .CE(_n5878_inv),
    .D(Mcount_waittimer4_count14),
    .R(sys_rst),
    .Q(waittimer4_count[14])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer4_count_15 (
    .C(sys_clk),
    .CE(_n5878_inv),
    .D(Mcount_waittimer4_count15),
    .S(sys_rst),
    .Q(waittimer4_count[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer4_count_16 (
    .C(sys_clk),
    .CE(_n5878_inv),
    .D(Mcount_waittimer4_count16),
    .R(sys_rst),
    .Q(waittimer4_count[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer4_count_17 (
    .C(sys_clk),
    .CE(_n5878_inv),
    .D(Mcount_waittimer4_count17),
    .R(sys_rst),
    .Q(waittimer4_count[17])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer4_count_18 (
    .C(sys_clk),
    .CE(_n5878_inv),
    .D(Mcount_waittimer4_count18),
    .S(sys_rst),
    .Q(waittimer4_count[18])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer4_count_19 (
    .C(sys_clk),
    .CE(_n5878_inv),
    .D(Mcount_waittimer4_count19),
    .S(sys_rst),
    .Q(waittimer4_count[19])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer2_count_0 (
    .C(sys_clk),
    .CE(_n5872_inv),
    .D(Mcount_waittimer2_count),
    .S(sys_rst),
    .Q(waittimer2_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer2_count_3 (
    .C(sys_clk),
    .CE(_n5872_inv),
    .D(Mcount_waittimer2_count3),
    .R(sys_rst),
    .Q(waittimer2_count[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer2_count_1 (
    .C(sys_clk),
    .CE(_n5872_inv),
    .D(Mcount_waittimer2_count1),
    .R(sys_rst),
    .Q(waittimer2_count[1])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer2_count_2 (
    .C(sys_clk),
    .CE(_n5872_inv),
    .D(Mcount_waittimer2_count2),
    .S(sys_rst),
    .Q(waittimer2_count[2])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer2_count_4 (
    .C(sys_clk),
    .CE(_n5872_inv),
    .D(Mcount_waittimer2_count4),
    .S(sys_rst),
    .Q(waittimer2_count[4])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer2_count_5 (
    .C(sys_clk),
    .CE(_n5872_inv),
    .D(Mcount_waittimer2_count5),
    .S(sys_rst),
    .Q(waittimer2_count[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer2_count_6 (
    .C(sys_clk),
    .CE(_n5872_inv),
    .D(Mcount_waittimer2_count6),
    .R(sys_rst),
    .Q(waittimer2_count[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer2_count_7 (
    .C(sys_clk),
    .CE(_n5872_inv),
    .D(Mcount_waittimer2_count7),
    .R(sys_rst),
    .Q(waittimer2_count[7])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer2_count_8 (
    .C(sys_clk),
    .CE(_n5872_inv),
    .D(Mcount_waittimer2_count8),
    .S(sys_rst),
    .Q(waittimer2_count[8])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer2_count_9 (
    .C(sys_clk),
    .CE(_n5872_inv),
    .D(Mcount_waittimer2_count9),
    .S(sys_rst),
    .Q(waittimer2_count[9])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer2_count_10 (
    .C(sys_clk),
    .CE(_n5872_inv),
    .D(Mcount_waittimer2_count10),
    .S(sys_rst),
    .Q(waittimer2_count[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer2_count_11 (
    .C(sys_clk),
    .CE(_n5872_inv),
    .D(Mcount_waittimer2_count11),
    .R(sys_rst),
    .Q(waittimer2_count[11])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer2_count_12 (
    .C(sys_clk),
    .CE(_n5872_inv),
    .D(Mcount_waittimer2_count12),
    .S(sys_rst),
    .Q(waittimer2_count[12])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer2_count_13 (
    .C(sys_clk),
    .CE(_n5872_inv),
    .D(Mcount_waittimer2_count13),
    .S(sys_rst),
    .Q(waittimer2_count[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer2_count_14 (
    .C(sys_clk),
    .CE(_n5872_inv),
    .D(Mcount_waittimer2_count14),
    .R(sys_rst),
    .Q(waittimer2_count[14])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer2_count_15 (
    .C(sys_clk),
    .CE(_n5872_inv),
    .D(Mcount_waittimer2_count15),
    .S(sys_rst),
    .Q(waittimer2_count[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer2_count_16 (
    .C(sys_clk),
    .CE(_n5872_inv),
    .D(Mcount_waittimer2_count16),
    .R(sys_rst),
    .Q(waittimer2_count[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer2_count_17 (
    .C(sys_clk),
    .CE(_n5872_inv),
    .D(Mcount_waittimer2_count17),
    .R(sys_rst),
    .Q(waittimer2_count[17])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer2_count_18 (
    .C(sys_clk),
    .CE(_n5872_inv),
    .D(Mcount_waittimer2_count18),
    .S(sys_rst),
    .Q(waittimer2_count[18])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer2_count_19 (
    .C(sys_clk),
    .CE(_n5872_inv),
    .D(Mcount_waittimer2_count19),
    .S(sys_rst),
    .Q(waittimer2_count[19])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer3_count_0 (
    .C(sys_clk),
    .CE(_n5875_inv),
    .D(Mcount_waittimer3_count),
    .S(sys_rst),
    .Q(waittimer3_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer3_count_1 (
    .C(sys_clk),
    .CE(_n5875_inv),
    .D(Mcount_waittimer3_count1),
    .R(sys_rst),
    .Q(waittimer3_count[1])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer3_count_2 (
    .C(sys_clk),
    .CE(_n5875_inv),
    .D(Mcount_waittimer3_count2),
    .S(sys_rst),
    .Q(waittimer3_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer3_count_3 (
    .C(sys_clk),
    .CE(_n5875_inv),
    .D(Mcount_waittimer3_count3),
    .R(sys_rst),
    .Q(waittimer3_count[3])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer3_count_4 (
    .C(sys_clk),
    .CE(_n5875_inv),
    .D(Mcount_waittimer3_count4),
    .S(sys_rst),
    .Q(waittimer3_count[4])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer3_count_5 (
    .C(sys_clk),
    .CE(_n5875_inv),
    .D(Mcount_waittimer3_count5),
    .S(sys_rst),
    .Q(waittimer3_count[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer3_count_6 (
    .C(sys_clk),
    .CE(_n5875_inv),
    .D(Mcount_waittimer3_count6),
    .R(sys_rst),
    .Q(waittimer3_count[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer3_count_7 (
    .C(sys_clk),
    .CE(_n5875_inv),
    .D(Mcount_waittimer3_count7),
    .R(sys_rst),
    .Q(waittimer3_count[7])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer3_count_8 (
    .C(sys_clk),
    .CE(_n5875_inv),
    .D(Mcount_waittimer3_count8),
    .S(sys_rst),
    .Q(waittimer3_count[8])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer3_count_9 (
    .C(sys_clk),
    .CE(_n5875_inv),
    .D(Mcount_waittimer3_count9),
    .S(sys_rst),
    .Q(waittimer3_count[9])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer3_count_10 (
    .C(sys_clk),
    .CE(_n5875_inv),
    .D(Mcount_waittimer3_count10),
    .S(sys_rst),
    .Q(waittimer3_count[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer3_count_11 (
    .C(sys_clk),
    .CE(_n5875_inv),
    .D(Mcount_waittimer3_count11),
    .R(sys_rst),
    .Q(waittimer3_count[11])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer3_count_12 (
    .C(sys_clk),
    .CE(_n5875_inv),
    .D(Mcount_waittimer3_count12),
    .S(sys_rst),
    .Q(waittimer3_count[12])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer3_count_13 (
    .C(sys_clk),
    .CE(_n5875_inv),
    .D(Mcount_waittimer3_count13),
    .S(sys_rst),
    .Q(waittimer3_count[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer3_count_14 (
    .C(sys_clk),
    .CE(_n5875_inv),
    .D(Mcount_waittimer3_count14),
    .R(sys_rst),
    .Q(waittimer3_count[14])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer3_count_15 (
    .C(sys_clk),
    .CE(_n5875_inv),
    .D(Mcount_waittimer3_count15),
    .S(sys_rst),
    .Q(waittimer3_count[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer3_count_16 (
    .C(sys_clk),
    .CE(_n5875_inv),
    .D(Mcount_waittimer3_count16),
    .R(sys_rst),
    .Q(waittimer3_count[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  waittimer3_count_17 (
    .C(sys_clk),
    .CE(_n5875_inv),
    .D(Mcount_waittimer3_count17),
    .R(sys_rst),
    .Q(waittimer3_count[17])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer3_count_18 (
    .C(sys_clk),
    .CE(_n5875_inv),
    .D(Mcount_waittimer3_count18),
    .S(sys_rst),
    .Q(waittimer3_count[18])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  waittimer3_count_19 (
    .C(sys_clk),
    .CE(_n5875_inv),
    .D(Mcount_waittimer3_count19),
    .S(sys_rst),
    .Q(waittimer3_count[19])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_0 (
    .C(sys_clk),
    .CE(n1245_inv_3073),
    .D(Result_10[0]),
    .S(por_rst),
    .Q(crg_por[0])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_1 (
    .C(sys_clk),
    .CE(n1245_inv_3073),
    .D(Result_10[1]),
    .S(por_rst),
    .Q(crg_por[1])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_2 (
    .C(sys_clk),
    .CE(n1245_inv_3073),
    .D(Result_10[2]),
    .S(por_rst),
    .Q(crg_por[2])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_3 (
    .C(sys_clk),
    .CE(n1245_inv_3073),
    .D(Result_10[3]),
    .S(por_rst),
    .Q(crg_por[3])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_4 (
    .C(sys_clk),
    .CE(n1245_inv_3073),
    .D(Result_10[4]),
    .S(por_rst),
    .Q(crg_por[4])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_5 (
    .C(sys_clk),
    .CE(n1245_inv_3073),
    .D(Result_10[5]),
    .S(por_rst),
    .Q(crg_por[5])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_6 (
    .C(sys_clk),
    .CE(n1245_inv_3073),
    .D(Result_10[6]),
    .S(por_rst),
    .Q(crg_por[6])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_7 (
    .C(sys_clk),
    .CE(n1245_inv_3073),
    .D(Result_10[7]),
    .S(por_rst),
    .Q(crg_por[7])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_8 (
    .C(sys_clk),
    .CE(n1245_inv_3073),
    .D(Result_10[8]),
    .S(por_rst),
    .Q(crg_por[8])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_9 (
    .C(sys_clk),
    .CE(n1245_inv_3073),
    .D(Result_10[9]),
    .S(por_rst),
    .Q(crg_por[9])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  crg_por_10 (
    .C(sys_clk),
    .CE(n1245_inv_3073),
    .D(Result_10[10]),
    .S(por_rst),
    .Q(crg_por[10])
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_phase_half (
    .C(sdram_half_clk),
    .D(Result),
    .Q(ddrphy_phase_half_304)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_0 (
    .C(sys_clk),
    .CE(_n5408_inv),
    .D(\Result<0>1 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_1 (
    .C(sys_clk),
    .CE(_n5408_inv),
    .D(\Result<1>1 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_2 (
    .C(sys_clk),
    .CE(_n5408_inv),
    .D(\Result<2>1 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_3 (
    .C(sys_clk),
    .CE(_n5408_inv),
    .D(\Result<3>1 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_4 (
    .C(sys_clk),
    .CE(_n5408_inv),
    .D(\Result<4>1 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_5 (
    .C(sys_clk),
    .CE(_n5408_inv),
    .D(\Result<5>1 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_6 (
    .C(sys_clk),
    .CE(_n5408_inv),
    .D(\Result<6>1 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_7 (
    .C(sys_clk),
    .CE(_n5408_inv),
    .D(\Result<7>1 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_8 (
    .C(sys_clk),
    .CE(_n5408_inv),
    .D(\Result<8>1 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_9 (
    .C(sys_clk),
    .CE(_n5408_inv),
    .D(\Result<9>1 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_10 (
    .C(sys_clk),
    .CE(_n5408_inv),
    .D(\Result<10>1 ),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_11 (
    .C(sys_clk),
    .CE(_n5408_inv),
    .D(Result_10[11]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_12 (
    .C(sys_clk),
    .CE(_n5408_inv),
    .D(Result_10[12]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_13 (
    .C(sys_clk),
    .CE(_n5408_inv),
    .D(Result_10[13]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_14 (
    .C(sys_clk),
    .CE(_n5408_inv),
    .D(Result_10[14]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_15 (
    .C(sys_clk),
    .CE(_n5408_inv),
    .D(Result_10[15]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_16 (
    .C(sys_clk),
    .CE(_n5408_inv),
    .D(Result_10[16]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_17 (
    .C(sys_clk),
    .CE(_n5408_inv),
    .D(Result_10[17]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_18 (
    .C(sys_clk),
    .CE(_n5408_inv),
    .D(Result_10[18]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_19 (
    .C(sys_clk),
    .CE(_n5408_inv),
    .D(Result_10[19]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_20 (
    .C(sys_clk),
    .CE(_n5408_inv),
    .D(Result_10[20]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_21 (
    .C(sys_clk),
    .CE(_n5408_inv),
    .D(Result_10[21]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_22 (
    .C(sys_clk),
    .CE(_n5408_inv),
    .D(Result_10[22]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_23 (
    .C(sys_clk),
    .CE(_n5408_inv),
    .D(Result_10[23]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_24 (
    .C(sys_clk),
    .CE(_n5408_inv),
    .D(Result_10[24]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[24])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_25 (
    .C(sys_clk),
    .CE(_n5408_inv),
    .D(Result_10[25]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[25])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_26 (
    .C(sys_clk),
    .CE(_n5408_inv),
    .D(Result_10[26]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[26])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_27 (
    .C(sys_clk),
    .CE(_n5408_inv),
    .D(Result_10[27]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[27])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_28 (
    .C(sys_clk),
    .CE(_n5408_inv),
    .D(Result_10[28]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[28])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_29 (
    .C(sys_clk),
    .CE(_n5408_inv),
    .D(Result_10[29]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[29])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_30 (
    .C(sys_clk),
    .CE(_n5408_inv),
    .D(Result_10[30]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[30])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_ctrl_bus_errors_31 (
    .C(sys_clk),
    .CE(_n5408_inv),
    .D(Result_10[31]),
    .R(sys_rst),
    .Q(basesoc_ctrl_bus_errors[31])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_timer_count_0 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count),
    .R(sys_rst),
    .Q(basesoc_sdram_timer_count[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_timer_count_1 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count1),
    .R(sys_rst),
    .Q(basesoc_sdram_timer_count[1])
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_timer_count_2 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count2),
    .S(sys_rst),
    .Q(basesoc_sdram_timer_count[2])
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_timer_count_3 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count3),
    .S(sys_rst),
    .Q(basesoc_sdram_timer_count[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_timer_count_4 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count4),
    .R(sys_rst),
    .Q(basesoc_sdram_timer_count[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_timer_count_5 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count5),
    .R(sys_rst),
    .Q(basesoc_sdram_timer_count[5])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_timer_count_6 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count6),
    .R(sys_rst),
    .Q(basesoc_sdram_timer_count[6])
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_timer_count_7 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count7),
    .S(sys_rst),
    .Q(basesoc_sdram_timer_count[7])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_timer_count_8 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count8),
    .R(sys_rst),
    .Q(basesoc_sdram_timer_count[8])
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_timer_count_9 (
    .C(sys_clk),
    .D(Mcount_basesoc_sdram_timer_count9),
    .S(sys_rst),
    .Q(basesoc_sdram_timer_count[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_rx_bitcount_0 (
    .C(sys_clk),
    .CE(_n5431_inv),
    .D(Mcount_basesoc_uart_phy_rx_bitcount),
    .R(sys_rst),
    .Q(basesoc_uart_phy_rx_bitcount[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_rx_bitcount_1 (
    .C(sys_clk),
    .CE(_n5431_inv),
    .D(Mcount_basesoc_uart_phy_rx_bitcount1),
    .R(sys_rst),
    .Q(basesoc_uart_phy_rx_bitcount[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_rx_bitcount_2 (
    .C(sys_clk),
    .CE(_n5431_inv),
    .D(Mcount_basesoc_uart_phy_rx_bitcount2),
    .R(sys_rst),
    .Q(basesoc_uart_phy_rx_bitcount[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_rx_bitcount_3 (
    .C(sys_clk),
    .CE(_n5431_inv),
    .D(Mcount_basesoc_uart_phy_rx_bitcount3),
    .R(sys_rst),
    .Q(basesoc_uart_phy_rx_bitcount[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_counter_0 (
    .C(sys_clk),
    .CE(_n5414_inv),
    .D(Mcount_basesoc_counter),
    .R(sys_rst),
    .Q(basesoc_counter[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_counter_1 (
    .C(sys_clk),
    .CE(_n5414_inv),
    .D(Mcount_basesoc_counter1),
    .R(sys_rst),
    .Q(basesoc_counter[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_tx_bitcount_0 (
    .C(sys_clk),
    .CE(_n5426_inv),
    .D(Mcount_basesoc_uart_phy_tx_bitcount),
    .R(sys_rst),
    .Q(basesoc_uart_phy_tx_bitcount[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_tx_bitcount_1 (
    .C(sys_clk),
    .CE(_n5426_inv),
    .D(Mcount_basesoc_uart_phy_tx_bitcount1),
    .R(sys_rst),
    .Q(basesoc_uart_phy_tx_bitcount[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_tx_bitcount_2 (
    .C(sys_clk),
    .CE(_n5426_inv),
    .D(Mcount_basesoc_uart_phy_tx_bitcount2),
    .R(sys_rst),
    .Q(basesoc_uart_phy_tx_bitcount[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_tx_bitcount_3 (
    .C(sys_clk),
    .CE(_n5426_inv),
    .D(Mcount_basesoc_uart_phy_tx_bitcount3),
    .R(sys_rst),
    .Q(basesoc_uart_phy_tx_bitcount[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_rx_fifo_produce_0 (
    .C(sys_clk),
    .CE(basesoc_uart_rx_fifo_wrport_we),
    .D(\Result<0>2 ),
    .R(sys_rst),
    .Q(basesoc_uart_rx_fifo_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_rx_fifo_produce_1 (
    .C(sys_clk),
    .CE(basesoc_uart_rx_fifo_wrport_we),
    .D(\Result<1>2 ),
    .R(sys_rst),
    .Q(basesoc_uart_rx_fifo_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_rx_fifo_produce_2 (
    .C(sys_clk),
    .CE(basesoc_uart_rx_fifo_wrport_we),
    .D(\Result<2>2 ),
    .R(sys_rst),
    .Q(basesoc_uart_rx_fifo_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_rx_fifo_produce_3 (
    .C(sys_clk),
    .CE(basesoc_uart_rx_fifo_wrport_we),
    .D(\Result<3>2 ),
    .R(sys_rst),
    .Q(basesoc_uart_rx_fifo_produce[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_tx_fifo_produce_0 (
    .C(sys_clk),
    .CE(basesoc_uart_tx_fifo_wrport_we),
    .D(\Result<0>3 ),
    .R(sys_rst),
    .Q(basesoc_uart_tx_fifo_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_tx_fifo_produce_1 (
    .C(sys_clk),
    .CE(basesoc_uart_tx_fifo_wrport_we),
    .D(\Result<1>3 ),
    .R(sys_rst),
    .Q(basesoc_uart_tx_fifo_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_tx_fifo_produce_2 (
    .C(sys_clk),
    .CE(basesoc_uart_tx_fifo_wrport_we),
    .D(\Result<2>3 ),
    .R(sys_rst),
    .Q(basesoc_uart_tx_fifo_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_tx_fifo_produce_3 (
    .C(sys_clk),
    .CE(basesoc_uart_tx_fifo_wrport_we),
    .D(\Result<3>3 ),
    .R(sys_rst),
    .Q(basesoc_uart_tx_fifo_produce[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_tx_fifo_consume_0 (
    .C(sys_clk),
    .CE(basesoc_uart_tx_fifo_do_read),
    .D(\Result<0>4 ),
    .R(sys_rst),
    .Q(basesoc_uart_tx_fifo_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_tx_fifo_consume_1 (
    .C(sys_clk),
    .CE(basesoc_uart_tx_fifo_do_read),
    .D(\Result<1>4 ),
    .R(sys_rst),
    .Q(basesoc_uart_tx_fifo_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_tx_fifo_consume_2 (
    .C(sys_clk),
    .CE(basesoc_uart_tx_fifo_do_read),
    .D(\Result<2>4 ),
    .R(sys_rst),
    .Q(basesoc_uart_tx_fifo_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_tx_fifo_consume_3 (
    .C(sys_clk),
    .CE(basesoc_uart_tx_fifo_do_read),
    .D(\Result<3>4 ),
    .R(sys_rst),
    .Q(basesoc_uart_tx_fifo_consume[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_tx_fifo_level0_0 (
    .C(sys_clk),
    .CE(_n5459_inv),
    .D(\Result<0>5 ),
    .R(sys_rst),
    .Q(basesoc_uart_tx_fifo_level0[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_tx_fifo_level0_1 (
    .C(sys_clk),
    .CE(_n5459_inv),
    .D(\Result<1>5 ),
    .R(sys_rst),
    .Q(basesoc_uart_tx_fifo_level0[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_tx_fifo_level0_2 (
    .C(sys_clk),
    .CE(_n5459_inv),
    .D(\Result<2>5 ),
    .R(sys_rst),
    .Q(basesoc_uart_tx_fifo_level0[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_tx_fifo_level0_3 (
    .C(sys_clk),
    .CE(_n5459_inv),
    .D(\Result<3>5 ),
    .R(sys_rst),
    .Q(basesoc_uart_tx_fifo_level0[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_tx_fifo_level0_4 (
    .C(sys_clk),
    .CE(_n5459_inv),
    .D(\Result<4>2 ),
    .R(sys_rst),
    .Q(basesoc_uart_tx_fifo_level0[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_rx_fifo_consume_0 (
    .C(sys_clk),
    .CE(basesoc_uart_rx_fifo_do_read),
    .D(\Result<0>6 ),
    .R(sys_rst),
    .Q(basesoc_uart_rx_fifo_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_rx_fifo_consume_1 (
    .C(sys_clk),
    .CE(basesoc_uart_rx_fifo_do_read),
    .D(\Result<1>6 ),
    .R(sys_rst),
    .Q(basesoc_uart_rx_fifo_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_rx_fifo_consume_2 (
    .C(sys_clk),
    .CE(basesoc_uart_rx_fifo_do_read),
    .D(\Result<2>6 ),
    .R(sys_rst),
    .Q(basesoc_uart_rx_fifo_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_rx_fifo_consume_3 (
    .C(sys_clk),
    .CE(basesoc_uart_rx_fifo_do_read),
    .D(\Result<3>6 ),
    .R(sys_rst),
    .Q(basesoc_uart_rx_fifo_consume[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_rx_fifo_level0_0 (
    .C(sys_clk),
    .CE(_n5466_inv),
    .D(\Result<0>7 ),
    .R(sys_rst),
    .Q(basesoc_uart_rx_fifo_level0[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_rx_fifo_level0_1 (
    .C(sys_clk),
    .CE(_n5466_inv),
    .D(\Result<1>7 ),
    .R(sys_rst),
    .Q(basesoc_uart_rx_fifo_level0[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_rx_fifo_level0_2 (
    .C(sys_clk),
    .CE(_n5466_inv),
    .D(\Result<2>7 ),
    .R(sys_rst),
    .Q(basesoc_uart_rx_fifo_level0[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_rx_fifo_level0_3 (
    .C(sys_clk),
    .CE(_n5466_inv),
    .D(\Result<3>7 ),
    .R(sys_rst),
    .Q(basesoc_uart_rx_fifo_level0[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_uart_rx_fifo_level0_4 (
    .C(sys_clk),
    .CE(_n5466_inv),
    .D(\Result<4>3 ),
    .R(sys_rst),
    .Q(basesoc_uart_rx_fifo_level0[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_0 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1105_o ),
    .D(\Result<0>8 ),
    .R(sys_rst),
    .Q(dna_cnt[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_1 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1105_o ),
    .D(\Result<1>8 ),
    .R(sys_rst),
    .Q(dna_cnt[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_2 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1105_o ),
    .D(\Result<2>8 ),
    .R(sys_rst),
    .Q(dna_cnt[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_3 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1105_o ),
    .D(\Result<3>8 ),
    .R(sys_rst),
    .Q(dna_cnt[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_4 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1105_o ),
    .D(\Result<4>4 ),
    .R(sys_rst),
    .Q(dna_cnt[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_5 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1105_o ),
    .D(\Result<5>2 ),
    .R(sys_rst),
    .Q(dna_cnt[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  dna_cnt_6 (
    .C(sys_clk),
    .CE(\dna_cnt[6]_PWR_1_o_LessThan_1105_o ),
    .D(\Result<6>2_3197 ),
    .R(sys_rst),
    .Q(dna_cnt[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce1_9632),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_0_dpot_9196),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce1_9632),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_1_dpot_9197),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce1_9632),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_2_dpot_9198),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .D(\Result<0>11 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .D(\Result<1>11 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .D(\Result<2>11 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .D(\Result<0>12 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .D(\Result<1>12 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .D(\Result<2>12 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n5506_inv),
    .D(\Result<2>13 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n5506_inv),
    .D(\Result<3>10 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_0_dpot_9202),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_1_dpot_9203),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_2_dpot_9204),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .CE(_n5522_inv),
    .D(\Result<1>15 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n5522_inv),
    .D(\Result<2>15 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n5522_inv),
    .D(\Result<3>11 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n5538_inv),
    .D(\Result<2>16 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n5538_inv),
    .D(\Result<3>12 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .D(\Result<0>17 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .D(\Result<1>17 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .D(\Result<2>17 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_0_dpot_9205),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_1_dpot_9206),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_2_dpot_9207),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_0_dpot_9199),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_1_dpot_9200),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_2_dpot_9201),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .D(\Result<0>20 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .D(\Result<1>20 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .D(\Result<2>20 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_0 (
    .C(sys_clk),
    .CE(_n5567_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_1 (
    .C(sys_clk),
    .CE(_n5567_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads1),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_2 (
    .C(sys_clk),
    .CE(_n5567_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads2),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_3 (
    .C(sys_clk),
    .CE(_n5567_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads3),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_4 (
    .C(sys_clk),
    .CE(_n5567_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads4),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_5 (
    .C(sys_clk),
    .CE(_n5567_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads5),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_6 (
    .C(sys_clk),
    .CE(_n5567_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads6),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_7 (
    .C(sys_clk),
    .CE(_n5567_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads7),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_8 (
    .C(sys_clk),
    .CE(_n5567_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads8),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_9 (
    .C(sys_clk),
    .CE(_n5567_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads9),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_10 (
    .C(sys_clk),
    .CE(_n5567_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads10),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_11 (
    .C(sys_clk),
    .CE(_n5567_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads11),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_12 (
    .C(sys_clk),
    .CE(_n5567_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads12),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_13 (
    .C(sys_clk),
    .CE(_n5567_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads13),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_14 (
    .C(sys_clk),
    .CE(_n5567_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads14),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_15 (
    .C(sys_clk),
    .CE(_n5567_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads15),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_16 (
    .C(sys_clk),
    .CE(_n5567_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads16),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_17 (
    .C(sys_clk),
    .CE(_n5567_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads17),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_18 (
    .C(sys_clk),
    .CE(_n5567_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads18),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_19 (
    .C(sys_clk),
    .CE(_n5567_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads19),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_20 (
    .C(sys_clk),
    .CE(_n5567_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads20),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_21 (
    .C(sys_clk),
    .CE(_n5567_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads21),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_22 (
    .C(sys_clk),
    .CE(_n5567_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads22),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nreads_23 (
    .C(sys_clk),
    .CE(_n5567_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nreads23),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nreads[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .CE(_n5554_inv),
    .D(\Result<0>21 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .CE(_n5554_inv),
    .D(\Result<1>21 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_2 (
    .C(sys_clk),
    .CE(_n5554_inv),
    .D(\Result<2>21_3300 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_3 (
    .C(sys_clk),
    .CE(_n5554_inv),
    .D(\Result<3>13 ),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_0 (
    .C(sys_clk),
    .CE(_n5573_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_1 (
    .C(sys_clk),
    .CE(_n5573_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites1),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_2 (
    .C(sys_clk),
    .CE(_n5573_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites2),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_3 (
    .C(sys_clk),
    .CE(_n5573_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites3),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_4 (
    .C(sys_clk),
    .CE(_n5573_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites4),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_5 (
    .C(sys_clk),
    .CE(_n5573_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites5),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[5])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_6 (
    .C(sys_clk),
    .CE(_n5573_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites6),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_7 (
    .C(sys_clk),
    .CE(_n5573_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites7),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_8 (
    .C(sys_clk),
    .CE(_n5573_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites8),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[8])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_9 (
    .C(sys_clk),
    .CE(_n5573_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites9),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_10 (
    .C(sys_clk),
    .CE(_n5573_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites10),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_11 (
    .C(sys_clk),
    .CE(_n5573_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites11),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_12 (
    .C(sys_clk),
    .CE(_n5573_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites12),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_13 (
    .C(sys_clk),
    .CE(_n5573_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites13),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[13])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_14 (
    .C(sys_clk),
    .CE(_n5573_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites14),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_15 (
    .C(sys_clk),
    .CE(_n5573_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites15),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[15])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_16 (
    .C(sys_clk),
    .CE(_n5573_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites16),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[16])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_17 (
    .C(sys_clk),
    .CE(_n5573_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites17),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[17])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_18 (
    .C(sys_clk),
    .CE(_n5573_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites18),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[18])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_19 (
    .C(sys_clk),
    .CE(_n5573_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites19),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[19])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_20 (
    .C(sys_clk),
    .CE(_n5573_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites20),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[20])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_21 (
    .C(sys_clk),
    .CE(_n5573_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites21),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[21])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_22 (
    .C(sys_clk),
    .CE(_n5573_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites22),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[22])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bandwidth_nwrites_23 (
    .C(sys_clk),
    .CE(_n5573_inv),
    .D(Mcount_basesoc_sdram_bandwidth_nwrites23),
    .R(sys_rst),
    .Q(basesoc_sdram_bandwidth_nwrites[23])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_0 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count),
    .R(sys_rst),
    .Q(basesoc_count[0])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_1 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count1),
    .R(sys_rst),
    .Q(basesoc_count[1])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_2 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count2),
    .R(sys_rst),
    .Q(basesoc_count[2])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_3 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count3),
    .R(sys_rst),
    .Q(basesoc_count[3])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_4 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count4),
    .R(sys_rst),
    .Q(basesoc_count[4])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_5 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count5),
    .R(sys_rst),
    .Q(basesoc_count[5])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_6 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count6),
    .S(sys_rst),
    .Q(basesoc_count[6])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_7 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count7),
    .R(sys_rst),
    .Q(basesoc_count[7])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_8 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count8),
    .R(sys_rst),
    .Q(basesoc_count[8])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_9 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count9),
    .S(sys_rst),
    .Q(basesoc_count[9])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_10 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count10),
    .R(sys_rst),
    .Q(basesoc_count[10])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_11 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count11),
    .R(sys_rst),
    .Q(basesoc_count[11])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_12 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count12),
    .R(sys_rst),
    .Q(basesoc_count[12])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_13 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count13),
    .R(sys_rst),
    .Q(basesoc_count[13])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_14 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count14),
    .S(sys_rst),
    .Q(basesoc_count[14])
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_count_15 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count15),
    .R(sys_rst),
    .Q(basesoc_count[15])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_16 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count16),
    .S(sys_rst),
    .Q(basesoc_count[16])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_17 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count17),
    .S(sys_rst),
    .Q(basesoc_count[17])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_18 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count18),
    .S(sys_rst),
    .Q(basesoc_count[18])
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_count_19 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mcount_basesoc_count19),
    .S(sys_rst),
    .Q(basesoc_count[19])
  );
  FDR #(
    .INIT ( 1'b0 ))
  refresher_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\refresher_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(refresher_state_FSM_FFd2_967)
  );
  FDR #(
    .INIT ( 1'b0 ))
  refresher_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\refresher_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(refresher_state_FSM_FFd1_968)
  );
  FDR #(
    .INIT ( 1'b0 ))
  cache_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\cache_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(cache_state_FSM_FFd3_3738)
  );
  FDR #(
    .INIT ( 1'b0 ))
  cache_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\cache_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(cache_state_FSM_FFd2_3739)
  );
  FDR #(
    .INIT ( 1'b0 ))
  cache_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\cache_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(cache_state_FSM_FFd1_987)
  );
  FDS #(
    .INIT ( 1'b1 ))
  litedramwishbone2native_state_FSM_FFd4 (
    .C(sys_clk),
    .D(\litedramwishbone2native_state_FSM_FFd4-In ),
    .S(sys_rst),
    .Q(litedramwishbone2native_state_FSM_FFd4_3743)
  );
  FDR #(
    .INIT ( 1'b0 ))
  litedramwishbone2native_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\litedramwishbone2native_state_FSM_FFd3-In ),
    .R(sys_rst),
    .Q(litedramwishbone2native_state_FSM_FFd3_2150)
  );
  FDR #(
    .INIT ( 1'b0 ))
  litedramwishbone2native_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\litedramwishbone2native_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(litedramwishbone2native_state_FSM_FFd2_2148)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine1_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine1_state_FSM_FFd3-In_3888 ),
    .R(sys_rst),
    .Q(bankmachine1_state_FSM_FFd3_974)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine1_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine1_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine1_state_FSM_FFd2_973)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine1_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine1_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(bankmachine1_state_FSM_FFd1_972)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine0_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine0_state_FSM_FFd3-In_3891 ),
    .R(sys_rst),
    .Q(bankmachine0_state_FSM_FFd3_971)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine0_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine0_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine0_state_FSM_FFd2_970)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine0_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine0_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(bankmachine0_state_FSM_FFd1_969)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine2_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine2_state_FSM_FFd3-In_3894 ),
    .R(sys_rst),
    .Q(bankmachine2_state_FSM_FFd3_977)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine2_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine2_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine2_state_FSM_FFd2_976)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine2_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine2_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(bankmachine2_state_FSM_FFd1_975)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine3_state_FSM_FFd3 (
    .C(sys_clk),
    .D(\bankmachine3_state_FSM_FFd3-In_3897 ),
    .R(sys_rst),
    .Q(bankmachine3_state_FSM_FFd3_980)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine3_state_FSM_FFd2 (
    .C(sys_clk),
    .D(\bankmachine3_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine3_state_FSM_FFd2_979)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine3_state_FSM_FFd1 (
    .C(sys_clk),
    .D(\bankmachine3_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(bankmachine3_state_FSM_FFd1_978)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_cmd_grant_FSM_FFd1 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_cmd_grant_FSM_FFd1_981)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_req_grant_FSM_FFd2 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_req_grant_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_req_grant_FSM_FFd2_984)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_req_grant_FSM_FFd1 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_req_grant_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_req_grant_FSM_FFd1_983)
  );
  FD   inst_LPM_FF_2 (
    .C(sys_clk),
    .D(rhs_array_muxed32[9]),
    .Q(inst_LPM_FF_2_3732)
  );
  FD   inst_LPM_FF_1 (
    .C(sys_clk),
    .D(rhs_array_muxed32[10]),
    .Q(inst_LPM_FF_1_3733)
  );
  FD   inst_LPM_FF_0 (
    .C(sys_clk),
    .D(rhs_array_muxed32[11]),
    .Q(inst_LPM_FF_0_3734)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<0>_rt_9020 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<0>_3903 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_xor<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<0>_rt_9020 ),
    .O(N495)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<1>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<0>_3903 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<1>_3904 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<1>_3905 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_xor<1>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<0>_3903 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<1>_3904 ),
    .O(N496)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<2>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<1>_3905 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<2>_3906 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<2>_3907 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_xor<2>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<1>_3905 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<2>_3906 ),
    .O(N497)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<3>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<2>_3907 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<3>_3908 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<3>_3909 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_xor<3>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<2>_3907 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<3>_3908 ),
    .O(N498)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<4>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<3>_3909 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<4>_3910 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<4>_3911 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_xor<4>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<3>_3909 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<4>_3910 ),
    .O(N499)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<5>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<4>_3911 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<5>_3912 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<5>_3913 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_xor<5>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<4>_3911 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<5>_3912 ),
    .O(N500)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<6>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<5>_3913 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<6>_3914 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<6>_3915 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_xor<6>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<5>_3913 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<6>_3914 ),
    .O(N501)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<7>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<6>_3915 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<7>_3916 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<7>_3917 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_xor<7>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<6>_3915 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<7>_3916 ),
    .O(N502)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<8>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<7>_3917 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<8>_3918 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<8>_3919 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_xor<8>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<7>_3917 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<8>_3918 ),
    .O(N503)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<9>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<8>_3919 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<9>_3920 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<9>_3921 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_xor<9>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<8>_3919 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<9>_3920 ),
    .O(N504)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<10>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<9>_3921 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<10>_3922 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<10>_3923 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_xor<10>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<9>_3921 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<10>_3922 ),
    .O(N505)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<11>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<10>_3923 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<11>_3924 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<11>_3925 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_xor<11>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<10>_3923 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<11>_3924 ),
    .O(N506)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<12>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<11>_3925 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<12>_3926 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<12>_3927 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_xor<12>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<11>_3925 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<12>_3926 ),
    .O(N507)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<13>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<12>_3927 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<13>_3928 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<13>_3929 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_xor<13>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<12>_3927 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<13>_3928 ),
    .O(N508)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<14>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<13>_3929 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<14>_3930 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<14>_3931 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_xor<14>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<13>_3929 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<14>_3930 ),
    .O(N509)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<15>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<14>_3931 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<15>_3932 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<15>_3933 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_xor<15>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<14>_3931 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<15>_3932 ),
    .O(N510)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<16>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<15>_3933 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<16>_3934 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<16>_3935 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_xor<16>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<15>_3933 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<16>_3934 ),
    .O(N511)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<17>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<16>_3935 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<17>_3936 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<17>_3937 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_xor<17>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<16>_3935 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<17>_3936 ),
    .O(N512)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<18>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<17>_3937 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<18>_3938 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<18>_3939 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_xor<18>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<17>_3937 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<18>_3938 ),
    .O(N513)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<19>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<18>_3939 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<19>_3940 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<19>_3941 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_xor<19>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<18>_3939 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<19>_3940 ),
    .O(N514)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<20>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<19>_3941 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<20>_3942 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<20>_3943 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_xor<20>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<19>_3941 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<20>_3942 ),
    .O(N515)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<21>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<20>_3943 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<21>_3944 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<21>_3945 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_xor<21>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<20>_3943 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<21>_3944 ),
    .O(N516)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<22>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<21>_3945 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<22>_3946 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<22>_3947 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_xor<22>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<21>_3945 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<22>_3946 ),
    .O(N517)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<23>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<22>_3947 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<23>_3948 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<23>_3949 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_xor<23>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<22>_3947 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<23>_3948 ),
    .O(N518)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<24>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<23>_3949 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<24>_3950 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<24>_3951 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_xor<24>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<23>_3949 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<24>_3950 ),
    .O(N519)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<25>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<24>_3951 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<25>_3952 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<25>_3953 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_xor<25>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<24>_3951 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<25>_3952 ),
    .O(N520)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<26>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<25>_3953 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<26>_3954 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<26>_3955 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_xor<26>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<25>_3953 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<26>_3954 ),
    .O(N521)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<27>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<26>_3955 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<27>_3956 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<27>_3957 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_xor<27>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<26>_3955 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<27>_3956 ),
    .O(N522)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<28>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<27>_3957 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<28>_3958 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<28>_3959 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_xor<28>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<27>_3957 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<28>_3958 ),
    .O(N523)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<29>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<28>_3959 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<29>_3960 ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<29>_3961 )
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_xor<29>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<28>_3959 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<29>_3960 ),
    .O(N524)
  );
  MUXCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<30>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<29>_3961 ),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<30>_3962 ),
    .O(N526)
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_xor<30>  (
    .CI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<29>_3961 ),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<30>_3962 ),
    .O(N525)
  );
  XORCY   \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_xor<31>  (
    .CI(N526),
    .LI(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<31>_3963 ),
    .O(N5271)
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine0_row_hit_lut<0>  (
    .I0(basesoc_sdram_bankmachine0_row[2]),
    .I1(basesoc_sdram_bankmachine0_row[1]),
    .I2(basesoc_sdram_bankmachine0_row[0]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[10]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[9]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[8]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[0])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine0_row_hit_cy<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[0]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine0_row_hit_lut<1>  (
    .I0(basesoc_sdram_bankmachine0_row[5]),
    .I1(basesoc_sdram_bankmachine0_row[4]),
    .I2(basesoc_sdram_bankmachine0_row[3]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[13]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[12]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[11]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[1])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine0_row_hit_cy<1>  (
    .CI(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[0]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[1]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine0_row_hit_lut<2>  (
    .I0(basesoc_sdram_bankmachine0_row[8]),
    .I1(basesoc_sdram_bankmachine0_row[7]),
    .I2(basesoc_sdram_bankmachine0_row[6]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[16]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[15]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[14]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[2])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine0_row_hit_cy<2>  (
    .CI(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[1]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[2]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine0_row_hit_lut<3>  (
    .I0(basesoc_sdram_bankmachine0_row[11]),
    .I1(basesoc_sdram_bankmachine0_row[10]),
    .I2(basesoc_sdram_bankmachine0_row[9]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[19]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[18]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[17]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[3])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine0_row_hit_cy<3>  (
    .CI(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[2]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[3]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[3])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \Mcompar_basesoc_sdram_bankmachine0_row_hit_lut<4>  (
    .I0(basesoc_sdram_bankmachine0_row[12]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]),
    .O(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[4])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine0_row_hit_cy<4>  (
    .CI(Mcompar_basesoc_sdram_bankmachine0_row_hit_cy[3]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcompar_basesoc_sdram_bankmachine0_row_hit_lut[4]),
    .O(basesoc_sdram_bankmachine0_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine1_row_hit_lut<0>  (
    .I0(basesoc_sdram_bankmachine1_row[2]),
    .I1(basesoc_sdram_bankmachine1_row[1]),
    .I2(basesoc_sdram_bankmachine1_row[0]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[10]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[9]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[8]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[0])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine1_row_hit_cy<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[0]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine1_row_hit_lut<1>  (
    .I0(basesoc_sdram_bankmachine1_row[5]),
    .I1(basesoc_sdram_bankmachine1_row[4]),
    .I2(basesoc_sdram_bankmachine1_row[3]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[13]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[12]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[11]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[1])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine1_row_hit_cy<1>  (
    .CI(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[0]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[1]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine1_row_hit_lut<2>  (
    .I0(basesoc_sdram_bankmachine1_row[8]),
    .I1(basesoc_sdram_bankmachine1_row[7]),
    .I2(basesoc_sdram_bankmachine1_row[6]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[16]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[15]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[14]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[2])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine1_row_hit_cy<2>  (
    .CI(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[1]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[2]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine1_row_hit_lut<3>  (
    .I0(basesoc_sdram_bankmachine1_row[11]),
    .I1(basesoc_sdram_bankmachine1_row[10]),
    .I2(basesoc_sdram_bankmachine1_row[9]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[19]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[18]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[17]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[3])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine1_row_hit_cy<3>  (
    .CI(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[2]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[3]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[3])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \Mcompar_basesoc_sdram_bankmachine1_row_hit_lut<4>  (
    .I0(basesoc_sdram_bankmachine1_row[12]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]),
    .O(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[4])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine1_row_hit_cy<4>  (
    .CI(Mcompar_basesoc_sdram_bankmachine1_row_hit_cy[3]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcompar_basesoc_sdram_bankmachine1_row_hit_lut[4]),
    .O(basesoc_sdram_bankmachine1_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine2_row_hit_lut<0>  (
    .I0(basesoc_sdram_bankmachine2_row[2]),
    .I1(basesoc_sdram_bankmachine2_row[1]),
    .I2(basesoc_sdram_bankmachine2_row[0]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[10]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[9]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[8]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[0])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine2_row_hit_cy<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[0]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine2_row_hit_lut<1>  (
    .I0(basesoc_sdram_bankmachine2_row[5]),
    .I1(basesoc_sdram_bankmachine2_row[4]),
    .I2(basesoc_sdram_bankmachine2_row[3]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[13]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[12]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[11]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[1])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine2_row_hit_cy<1>  (
    .CI(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[0]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[1]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine2_row_hit_lut<2>  (
    .I0(basesoc_sdram_bankmachine2_row[8]),
    .I1(basesoc_sdram_bankmachine2_row[7]),
    .I2(basesoc_sdram_bankmachine2_row[6]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[16]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[15]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[14]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[2])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine2_row_hit_cy<2>  (
    .CI(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[1]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[2]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine2_row_hit_lut<3>  (
    .I0(basesoc_sdram_bankmachine2_row[11]),
    .I1(basesoc_sdram_bankmachine2_row[10]),
    .I2(basesoc_sdram_bankmachine2_row[9]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[19]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[18]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[17]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[3])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine2_row_hit_cy<3>  (
    .CI(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[2]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[3]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[3])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \Mcompar_basesoc_sdram_bankmachine2_row_hit_lut<4>  (
    .I0(basesoc_sdram_bankmachine2_row[12]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]),
    .O(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[4])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine2_row_hit_cy<4>  (
    .CI(Mcompar_basesoc_sdram_bankmachine2_row_hit_cy[3]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcompar_basesoc_sdram_bankmachine2_row_hit_lut[4]),
    .O(basesoc_sdram_bankmachine2_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine3_row_hit_lut<0>  (
    .I0(basesoc_sdram_bankmachine3_row[2]),
    .I1(basesoc_sdram_bankmachine3_row[1]),
    .I2(basesoc_sdram_bankmachine3_row[0]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[10]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[9]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[8]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[0])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine3_row_hit_cy<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[0]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[0])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine3_row_hit_lut<1>  (
    .I0(basesoc_sdram_bankmachine3_row[5]),
    .I1(basesoc_sdram_bankmachine3_row[4]),
    .I2(basesoc_sdram_bankmachine3_row[3]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[13]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[12]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[11]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[1])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine3_row_hit_cy<1>  (
    .CI(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[0]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[1]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[1])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine3_row_hit_lut<2>  (
    .I0(basesoc_sdram_bankmachine3_row[8]),
    .I1(basesoc_sdram_bankmachine3_row[7]),
    .I2(basesoc_sdram_bankmachine3_row[6]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[16]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[15]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[14]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[2])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine3_row_hit_cy<2>  (
    .CI(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[1]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[2]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[2])
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_sdram_bankmachine3_row_hit_lut<3>  (
    .I0(basesoc_sdram_bankmachine3_row[11]),
    .I1(basesoc_sdram_bankmachine3_row[10]),
    .I2(basesoc_sdram_bankmachine3_row[9]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[19]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[18]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[17]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[3])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine3_row_hit_cy<3>  (
    .CI(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[2]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[3]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[3])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \Mcompar_basesoc_sdram_bankmachine3_row_hit_lut<4>  (
    .I0(basesoc_sdram_bankmachine3_row[12]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]),
    .O(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[4])
  );
  MUXCY   \Mcompar_basesoc_sdram_bankmachine3_row_hit_cy<4>  (
    .CI(Mcompar_basesoc_sdram_bankmachine3_row_hit_cy[3]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcompar_basesoc_sdram_bankmachine3_row_hit_lut[4]),
    .O(basesoc_sdram_bankmachine3_row_hit)
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_153_o_lut<0>  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[9]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[8]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[10]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[9]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[11]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[10]),
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_153_o_lut<0>_4013 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_153_o_cy<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_153_o_lut<0>_4013 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_153_o_cy<0>_4014 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_153_o_lut<1>  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[12]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[11]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[13]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[12]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[14]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[13]),
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_153_o_lut<1>_4015 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_153_o_cy<1>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_153_o_cy<0>_4014 )
,
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_153_o_lut<1>_4015 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_153_o_cy<1>_4016 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_153_o_lut<2>  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[15]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[14]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[16]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[15]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[17]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[16]),
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_153_o_lut<2>_4017 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_153_o_cy<2>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_153_o_cy<1>_4016 )
,
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_153_o_lut<2>_4017 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_153_o_cy<2>_4018 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_153_o_lut<3>  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[18]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[17]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[19]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[18]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[20]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[19]),
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_153_o_lut<3>_4019 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_153_o_cy<3>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_153_o_cy<2>_4018 )
,
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_153_o_lut<3>_4019 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_153_o_cy<3>_4020 )

  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_153_o_lut<4>  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout[21]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_153_o_lut<4>_4021 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_153_o_cy<4>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_153_o_cy<3>_4020 )
,
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_153_o_lut<4>_4021 )
,
    .O
(\basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_153_o )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_111_o_lut<0>  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[9]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[8]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[10]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[9]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[11]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[10]),
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_111_o_lut<0>_4022 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_111_o_cy<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_111_o_lut<0>_4022 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_111_o_cy<0>_4023 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_111_o_lut<1>  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[12]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[11]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[13]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[12]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[14]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[13]),
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_111_o_lut<1>_4024 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_111_o_cy<1>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_111_o_cy<0>_4023 )
,
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_111_o_lut<1>_4024 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_111_o_cy<1>_4025 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_111_o_lut<2>  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[15]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[14]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[16]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[15]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[17]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[16]),
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_111_o_lut<2>_4026 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_111_o_cy<2>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_111_o_cy<1>_4025 )
,
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_111_o_lut<2>_4026 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_111_o_cy<2>_4027 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_111_o_lut<3>  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[18]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[17]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[19]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[18]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[20]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[19]),
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_111_o_lut<3>_4028 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_111_o_cy<3>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_111_o_cy<2>_4027 )
,
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_111_o_lut<3>_4028 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_111_o_cy<3>_4029 )

  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_111_o_lut<4>  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout[21]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_111_o_lut<4>_4030 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_111_o_cy<4>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_111_o_cy<3>_4029 )
,
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_111_o_lut<4>_4030 )
,
    .O
(\basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_111_o )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_195_o_lut<0>  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[9]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[8]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[10]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[9]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[11]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[10]),
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_195_o_lut<0>_4031 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_195_o_cy<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_195_o_lut<0>_4031 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_195_o_cy<0>_4032 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_195_o_lut<1>  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[12]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[11]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[13]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[12]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[14]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[13]),
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_195_o_lut<1>_4033 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_195_o_cy<1>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_195_o_cy<0>_4032 )
,
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_195_o_lut<1>_4033 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_195_o_cy<1>_4034 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_195_o_lut<2>  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[15]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[14]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[16]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[15]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[17]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[16]),
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_195_o_lut<2>_4035 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_195_o_cy<2>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_195_o_cy<1>_4034 )
,
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_195_o_lut<2>_4035 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_195_o_cy<2>_4036 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_195_o_lut<3>  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[18]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[17]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[19]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[18]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[20]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[19]),
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_195_o_lut<3>_4037 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_195_o_cy<3>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_195_o_cy<2>_4036 )
,
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_195_o_lut<3>_4037 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_195_o_cy<3>_4038 )

  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_195_o_lut<4>  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout[21]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_195_o_lut<4>_4039 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_195_o_cy<4>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_195_o_cy<3>_4038 )
,
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_195_o_lut<4>_4039 )
,
    .O
(\basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_195_o )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_237_o_lut<0>  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[9]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[8]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[10]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[9]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[11]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[10]),
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_237_o_lut<0>_4040 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_237_o_cy<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_237_o_lut<0>_4040 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_237_o_cy<0>_4041 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_237_o_lut<1>  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[12]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[11]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[13]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[12]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[14]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[13]),
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_237_o_lut<1>_4042 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_237_o_cy<1>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_237_o_cy<0>_4041 )
,
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_237_o_lut<1>_4042 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_237_o_cy<1>_4043 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_237_o_lut<2>  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[15]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[14]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[16]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[15]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[17]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[16]),
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_237_o_lut<2>_4044 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_237_o_cy<2>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_237_o_cy<1>_4043 )
,
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_237_o_lut<2>_4044 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_237_o_cy<2>_4045 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_237_o_lut<3>  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[18]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[17]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[19]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[18]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[20]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[19]),
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_237_o_lut<3>_4046 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_237_o_cy<3>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_237_o_cy<2>_4045 )
,
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_237_o_lut<3>_4046 )
,
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_237_o_cy<3>_4047 )

  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_237_o_lut<4>  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout[21]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]),
    .O
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_237_o_lut<4>_4048 )

  );
  MUXCY 
  \Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_237_o_cy<4>  (
    .CI
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_237_o_cy<3>_4047 )
,
    .DI(basesoc_sdram_tccdcon_ready),
    .S
(\Mcompar_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_237_o_lut<4>_4048 )
,
    .O
(\basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_237_o )

  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3842_lut<0>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[0]),
    .I1(basesoc_uart_phy_storage_full[0]),
    .O(Madd_n3842_lut[0])
  );
  MUXCY   \Madd_n3842_cy<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[0]),
    .S(Madd_n3842_lut[0]),
    .O(Madd_n3842_cy[0])
  );
  XORCY   \Madd_n3842_xor<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .LI(Madd_n3842_lut[0]),
    .O(n3842[0])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3842_lut<1>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[1]),
    .I1(basesoc_uart_phy_storage_full[1]),
    .O(Madd_n3842_lut[1])
  );
  MUXCY   \Madd_n3842_cy<1>  (
    .CI(Madd_n3842_cy[0]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[1]),
    .S(Madd_n3842_lut[1]),
    .O(Madd_n3842_cy[1])
  );
  XORCY   \Madd_n3842_xor<1>  (
    .CI(Madd_n3842_cy[0]),
    .LI(Madd_n3842_lut[1]),
    .O(n3842[1])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3842_lut<2>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[2]),
    .I1(basesoc_uart_phy_storage_full[2]),
    .O(Madd_n3842_lut[2])
  );
  MUXCY   \Madd_n3842_cy<2>  (
    .CI(Madd_n3842_cy[1]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[2]),
    .S(Madd_n3842_lut[2]),
    .O(Madd_n3842_cy[2])
  );
  XORCY   \Madd_n3842_xor<2>  (
    .CI(Madd_n3842_cy[1]),
    .LI(Madd_n3842_lut[2]),
    .O(n3842[2])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3842_lut<3>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[3]),
    .I1(basesoc_uart_phy_storage_full[3]),
    .O(Madd_n3842_lut[3])
  );
  MUXCY   \Madd_n3842_cy<3>  (
    .CI(Madd_n3842_cy[2]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[3]),
    .S(Madd_n3842_lut[3]),
    .O(Madd_n3842_cy[3])
  );
  XORCY   \Madd_n3842_xor<3>  (
    .CI(Madd_n3842_cy[2]),
    .LI(Madd_n3842_lut[3]),
    .O(n3842[3])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3842_lut<4>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[4]),
    .I1(basesoc_uart_phy_storage_full[4]),
    .O(Madd_n3842_lut[4])
  );
  MUXCY   \Madd_n3842_cy<4>  (
    .CI(Madd_n3842_cy[3]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[4]),
    .S(Madd_n3842_lut[4]),
    .O(Madd_n3842_cy[4])
  );
  XORCY   \Madd_n3842_xor<4>  (
    .CI(Madd_n3842_cy[3]),
    .LI(Madd_n3842_lut[4]),
    .O(n3842[4])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3842_lut<5>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[5]),
    .I1(basesoc_uart_phy_storage_full[5]),
    .O(Madd_n3842_lut[5])
  );
  MUXCY   \Madd_n3842_cy<5>  (
    .CI(Madd_n3842_cy[4]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[5]),
    .S(Madd_n3842_lut[5]),
    .O(Madd_n3842_cy[5])
  );
  XORCY   \Madd_n3842_xor<5>  (
    .CI(Madd_n3842_cy[4]),
    .LI(Madd_n3842_lut[5]),
    .O(n3842[5])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3842_lut<6>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[6]),
    .I1(basesoc_uart_phy_storage_full[6]),
    .O(Madd_n3842_lut[6])
  );
  MUXCY   \Madd_n3842_cy<6>  (
    .CI(Madd_n3842_cy[5]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[6]),
    .S(Madd_n3842_lut[6]),
    .O(Madd_n3842_cy[6])
  );
  XORCY   \Madd_n3842_xor<6>  (
    .CI(Madd_n3842_cy[5]),
    .LI(Madd_n3842_lut[6]),
    .O(n3842[6])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3842_lut<7>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[7]),
    .I1(basesoc_uart_phy_storage_full[7]),
    .O(Madd_n3842_lut[7])
  );
  MUXCY   \Madd_n3842_cy<7>  (
    .CI(Madd_n3842_cy[6]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[7]),
    .S(Madd_n3842_lut[7]),
    .O(Madd_n3842_cy[7])
  );
  XORCY   \Madd_n3842_xor<7>  (
    .CI(Madd_n3842_cy[6]),
    .LI(Madd_n3842_lut[7]),
    .O(n3842[7])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3842_lut<8>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[8]),
    .I1(basesoc_uart_phy_storage_full_8_1636),
    .O(Madd_n3842_lut[8])
  );
  MUXCY   \Madd_n3842_cy<8>  (
    .CI(Madd_n3842_cy[7]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[8]),
    .S(Madd_n3842_lut[8]),
    .O(Madd_n3842_cy[8])
  );
  XORCY   \Madd_n3842_xor<8>  (
    .CI(Madd_n3842_cy[7]),
    .LI(Madd_n3842_lut[8]),
    .O(n3842[8])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3842_lut<9>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[9]),
    .I1(basesoc_uart_phy_storage_full_9_1612),
    .O(Madd_n3842_lut[9])
  );
  MUXCY   \Madd_n3842_cy<9>  (
    .CI(Madd_n3842_cy[8]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[9]),
    .S(Madd_n3842_lut[9]),
    .O(Madd_n3842_cy[9])
  );
  XORCY   \Madd_n3842_xor<9>  (
    .CI(Madd_n3842_cy[8]),
    .LI(Madd_n3842_lut[9]),
    .O(n3842[9])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3842_lut<10>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[10]),
    .I1(basesoc_uart_phy_storage_full_10_1611),
    .O(Madd_n3842_lut[10])
  );
  MUXCY   \Madd_n3842_cy<10>  (
    .CI(Madd_n3842_cy[9]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[10]),
    .S(Madd_n3842_lut[10]),
    .O(Madd_n3842_cy[10])
  );
  XORCY   \Madd_n3842_xor<10>  (
    .CI(Madd_n3842_cy[9]),
    .LI(Madd_n3842_lut[10]),
    .O(n3842[10])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3842_lut<11>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[11]),
    .I1(basesoc_uart_phy_storage_full_11_1635),
    .O(Madd_n3842_lut[11])
  );
  MUXCY   \Madd_n3842_cy<11>  (
    .CI(Madd_n3842_cy[10]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[11]),
    .S(Madd_n3842_lut[11]),
    .O(Madd_n3842_cy[11])
  );
  XORCY   \Madd_n3842_xor<11>  (
    .CI(Madd_n3842_cy[10]),
    .LI(Madd_n3842_lut[11]),
    .O(n3842[11])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3842_lut<12>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[12]),
    .I1(basesoc_uart_phy_storage_full_12_1634),
    .O(Madd_n3842_lut[12])
  );
  MUXCY   \Madd_n3842_cy<12>  (
    .CI(Madd_n3842_cy[11]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[12]),
    .S(Madd_n3842_lut[12]),
    .O(Madd_n3842_cy[12])
  );
  XORCY   \Madd_n3842_xor<12>  (
    .CI(Madd_n3842_cy[11]),
    .LI(Madd_n3842_lut[12]),
    .O(n3842[12])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3842_lut<13>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[13]),
    .I1(basesoc_uart_phy_storage_full_13_1610),
    .O(Madd_n3842_lut[13])
  );
  MUXCY   \Madd_n3842_cy<13>  (
    .CI(Madd_n3842_cy[12]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[13]),
    .S(Madd_n3842_lut[13]),
    .O(Madd_n3842_cy[13])
  );
  XORCY   \Madd_n3842_xor<13>  (
    .CI(Madd_n3842_cy[12]),
    .LI(Madd_n3842_lut[13]),
    .O(n3842[13])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3842_lut<14>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[14]),
    .I1(basesoc_uart_phy_storage_full_14_1609),
    .O(Madd_n3842_lut[14])
  );
  MUXCY   \Madd_n3842_cy<14>  (
    .CI(Madd_n3842_cy[13]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[14]),
    .S(Madd_n3842_lut[14]),
    .O(Madd_n3842_cy[14])
  );
  XORCY   \Madd_n3842_xor<14>  (
    .CI(Madd_n3842_cy[13]),
    .LI(Madd_n3842_lut[14]),
    .O(n3842[14])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3842_lut<15>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[15]),
    .I1(basesoc_uart_phy_storage_full_15_1608),
    .O(Madd_n3842_lut[15])
  );
  MUXCY   \Madd_n3842_cy<15>  (
    .CI(Madd_n3842_cy[14]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[15]),
    .S(Madd_n3842_lut[15]),
    .O(Madd_n3842_cy[15])
  );
  XORCY   \Madd_n3842_xor<15>  (
    .CI(Madd_n3842_cy[14]),
    .LI(Madd_n3842_lut[15]),
    .O(n3842[15])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3842_lut<16>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[16]),
    .I1(basesoc_uart_phy_storage_full_16_1633),
    .O(Madd_n3842_lut[16])
  );
  MUXCY   \Madd_n3842_cy<16>  (
    .CI(Madd_n3842_cy[15]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[16]),
    .S(Madd_n3842_lut[16]),
    .O(Madd_n3842_cy[16])
  );
  XORCY   \Madd_n3842_xor<16>  (
    .CI(Madd_n3842_cy[15]),
    .LI(Madd_n3842_lut[16]),
    .O(n3842[16])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3842_lut<17>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[17]),
    .I1(basesoc_uart_phy_storage_full_17_1632),
    .O(Madd_n3842_lut[17])
  );
  MUXCY   \Madd_n3842_cy<17>  (
    .CI(Madd_n3842_cy[16]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[17]),
    .S(Madd_n3842_lut[17]),
    .O(Madd_n3842_cy[17])
  );
  XORCY   \Madd_n3842_xor<17>  (
    .CI(Madd_n3842_cy[16]),
    .LI(Madd_n3842_lut[17]),
    .O(n3842[17])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3842_lut<18>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[18]),
    .I1(basesoc_uart_phy_storage_full_18_1631),
    .O(Madd_n3842_lut[18])
  );
  MUXCY   \Madd_n3842_cy<18>  (
    .CI(Madd_n3842_cy[17]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[18]),
    .S(Madd_n3842_lut[18]),
    .O(Madd_n3842_cy[18])
  );
  XORCY   \Madd_n3842_xor<18>  (
    .CI(Madd_n3842_cy[17]),
    .LI(Madd_n3842_lut[18]),
    .O(n3842[18])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3842_lut<19>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[19]),
    .I1(basesoc_uart_phy_storage_full_19_1630),
    .O(Madd_n3842_lut[19])
  );
  MUXCY   \Madd_n3842_cy<19>  (
    .CI(Madd_n3842_cy[18]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[19]),
    .S(Madd_n3842_lut[19]),
    .O(Madd_n3842_cy[19])
  );
  XORCY   \Madd_n3842_xor<19>  (
    .CI(Madd_n3842_cy[18]),
    .LI(Madd_n3842_lut[19]),
    .O(n3842[19])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3842_lut<20>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[20]),
    .I1(basesoc_uart_phy_storage_full_20_1607),
    .O(Madd_n3842_lut[20])
  );
  MUXCY   \Madd_n3842_cy<20>  (
    .CI(Madd_n3842_cy[19]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[20]),
    .S(Madd_n3842_lut[20]),
    .O(Madd_n3842_cy[20])
  );
  XORCY   \Madd_n3842_xor<20>  (
    .CI(Madd_n3842_cy[19]),
    .LI(Madd_n3842_lut[20]),
    .O(n3842[20])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3842_lut<21>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[21]),
    .I1(basesoc_uart_phy_storage_full_21_1606),
    .O(Madd_n3842_lut[21])
  );
  MUXCY   \Madd_n3842_cy<21>  (
    .CI(Madd_n3842_cy[20]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[21]),
    .S(Madd_n3842_lut[21]),
    .O(Madd_n3842_cy[21])
  );
  XORCY   \Madd_n3842_xor<21>  (
    .CI(Madd_n3842_cy[20]),
    .LI(Madd_n3842_lut[21]),
    .O(n3842[21])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3842_lut<22>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[22]),
    .I1(basesoc_uart_phy_storage_full_22_1605),
    .O(Madd_n3842_lut[22])
  );
  MUXCY   \Madd_n3842_cy<22>  (
    .CI(Madd_n3842_cy[21]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[22]),
    .S(Madd_n3842_lut[22]),
    .O(Madd_n3842_cy[22])
  );
  XORCY   \Madd_n3842_xor<22>  (
    .CI(Madd_n3842_cy[21]),
    .LI(Madd_n3842_lut[22]),
    .O(n3842[22])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3842_lut<23>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[23]),
    .I1(basesoc_uart_phy_storage_full_23_1604),
    .O(Madd_n3842_lut[23])
  );
  MUXCY   \Madd_n3842_cy<23>  (
    .CI(Madd_n3842_cy[22]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[23]),
    .S(Madd_n3842_lut[23]),
    .O(Madd_n3842_cy[23])
  );
  XORCY   \Madd_n3842_xor<23>  (
    .CI(Madd_n3842_cy[22]),
    .LI(Madd_n3842_lut[23]),
    .O(n3842[23])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3842_lut<24>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[24]),
    .I1(basesoc_uart_phy_storage_full_24_1866),
    .O(Madd_n3842_lut[24])
  );
  MUXCY   \Madd_n3842_cy<24>  (
    .CI(Madd_n3842_cy[23]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[24]),
    .S(Madd_n3842_lut[24]),
    .O(Madd_n3842_cy[24])
  );
  XORCY   \Madd_n3842_xor<24>  (
    .CI(Madd_n3842_cy[23]),
    .LI(Madd_n3842_lut[24]),
    .O(n3842[24])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3842_lut<25>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[25]),
    .I1(basesoc_uart_phy_storage_full_25_1865),
    .O(Madd_n3842_lut[25])
  );
  MUXCY   \Madd_n3842_cy<25>  (
    .CI(Madd_n3842_cy[24]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[25]),
    .S(Madd_n3842_lut[25]),
    .O(Madd_n3842_cy[25])
  );
  XORCY   \Madd_n3842_xor<25>  (
    .CI(Madd_n3842_cy[24]),
    .LI(Madd_n3842_lut[25]),
    .O(n3842[25])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3842_lut<26>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[26]),
    .I1(basesoc_uart_phy_storage_full_26_1864),
    .O(Madd_n3842_lut[26])
  );
  MUXCY   \Madd_n3842_cy<26>  (
    .CI(Madd_n3842_cy[25]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[26]),
    .S(Madd_n3842_lut[26]),
    .O(Madd_n3842_cy[26])
  );
  XORCY   \Madd_n3842_xor<26>  (
    .CI(Madd_n3842_cy[25]),
    .LI(Madd_n3842_lut[26]),
    .O(n3842[26])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3842_lut<27>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[27]),
    .I1(basesoc_uart_phy_storage_full_27_1863),
    .O(Madd_n3842_lut[27])
  );
  MUXCY   \Madd_n3842_cy<27>  (
    .CI(Madd_n3842_cy[26]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[27]),
    .S(Madd_n3842_lut[27]),
    .O(Madd_n3842_cy[27])
  );
  XORCY   \Madd_n3842_xor<27>  (
    .CI(Madd_n3842_cy[26]),
    .LI(Madd_n3842_lut[27]),
    .O(n3842[27])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3842_lut<28>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[28]),
    .I1(basesoc_uart_phy_storage_full_28_1862),
    .O(Madd_n3842_lut[28])
  );
  MUXCY   \Madd_n3842_cy<28>  (
    .CI(Madd_n3842_cy[27]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[28]),
    .S(Madd_n3842_lut[28]),
    .O(Madd_n3842_cy[28])
  );
  XORCY   \Madd_n3842_xor<28>  (
    .CI(Madd_n3842_cy[27]),
    .LI(Madd_n3842_lut[28]),
    .O(n3842[28])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3842_lut<29>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[29]),
    .I1(basesoc_uart_phy_storage_full_29_1861),
    .O(Madd_n3842_lut[29])
  );
  MUXCY   \Madd_n3842_cy<29>  (
    .CI(Madd_n3842_cy[28]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[29]),
    .S(Madd_n3842_lut[29]),
    .O(Madd_n3842_cy[29])
  );
  XORCY   \Madd_n3842_xor<29>  (
    .CI(Madd_n3842_cy[28]),
    .LI(Madd_n3842_lut[29]),
    .O(n3842[29])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3842_lut<30>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[30]),
    .I1(basesoc_uart_phy_storage_full_30_1860),
    .O(Madd_n3842_lut[30])
  );
  MUXCY   \Madd_n3842_cy<30>  (
    .CI(Madd_n3842_cy[29]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[30]),
    .S(Madd_n3842_lut[30]),
    .O(Madd_n3842_cy[30])
  );
  XORCY   \Madd_n3842_xor<30>  (
    .CI(Madd_n3842_cy[29]),
    .LI(Madd_n3842_lut[30]),
    .O(n3842[30])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3842_lut<31>  (
    .I0(basesoc_uart_phy_phase_accumulator_tx[31]),
    .I1(basesoc_uart_phy_storage_full_31_1859),
    .O(Madd_n3842_lut[31])
  );
  MUXCY   \Madd_n3842_cy<31>  (
    .CI(Madd_n3842_cy[30]),
    .DI(basesoc_uart_phy_phase_accumulator_tx[31]),
    .S(Madd_n3842_lut[31]),
    .O(Madd_n3842_cy[31])
  );
  XORCY   \Madd_n3842_xor<31>  (
    .CI(Madd_n3842_cy[30]),
    .LI(Madd_n3842_lut[31]),
    .O(n3842[31])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3847_lut<0>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[0]),
    .I1(basesoc_uart_phy_storage_full[0]),
    .O(Madd_n3847_lut[0])
  );
  MUXCY   \Madd_n3847_cy<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[0]),
    .S(Madd_n3847_lut[0]),
    .O(Madd_n3847_cy[0])
  );
  XORCY   \Madd_n3847_xor<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .LI(Madd_n3847_lut[0]),
    .O(n3847[0])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3847_lut<1>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[1]),
    .I1(basesoc_uart_phy_storage_full[1]),
    .O(Madd_n3847_lut[1])
  );
  MUXCY   \Madd_n3847_cy<1>  (
    .CI(Madd_n3847_cy[0]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[1]),
    .S(Madd_n3847_lut[1]),
    .O(Madd_n3847_cy[1])
  );
  XORCY   \Madd_n3847_xor<1>  (
    .CI(Madd_n3847_cy[0]),
    .LI(Madd_n3847_lut[1]),
    .O(n3847[1])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3847_lut<2>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[2]),
    .I1(basesoc_uart_phy_storage_full[2]),
    .O(Madd_n3847_lut[2])
  );
  MUXCY   \Madd_n3847_cy<2>  (
    .CI(Madd_n3847_cy[1]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[2]),
    .S(Madd_n3847_lut[2]),
    .O(Madd_n3847_cy[2])
  );
  XORCY   \Madd_n3847_xor<2>  (
    .CI(Madd_n3847_cy[1]),
    .LI(Madd_n3847_lut[2]),
    .O(n3847[2])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3847_lut<3>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[3]),
    .I1(basesoc_uart_phy_storage_full[3]),
    .O(Madd_n3847_lut[3])
  );
  MUXCY   \Madd_n3847_cy<3>  (
    .CI(Madd_n3847_cy[2]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[3]),
    .S(Madd_n3847_lut[3]),
    .O(Madd_n3847_cy[3])
  );
  XORCY   \Madd_n3847_xor<3>  (
    .CI(Madd_n3847_cy[2]),
    .LI(Madd_n3847_lut[3]),
    .O(n3847[3])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3847_lut<4>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[4]),
    .I1(basesoc_uart_phy_storage_full[4]),
    .O(Madd_n3847_lut[4])
  );
  MUXCY   \Madd_n3847_cy<4>  (
    .CI(Madd_n3847_cy[3]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[4]),
    .S(Madd_n3847_lut[4]),
    .O(Madd_n3847_cy[4])
  );
  XORCY   \Madd_n3847_xor<4>  (
    .CI(Madd_n3847_cy[3]),
    .LI(Madd_n3847_lut[4]),
    .O(n3847[4])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3847_lut<5>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[5]),
    .I1(basesoc_uart_phy_storage_full[5]),
    .O(Madd_n3847_lut[5])
  );
  MUXCY   \Madd_n3847_cy<5>  (
    .CI(Madd_n3847_cy[4]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[5]),
    .S(Madd_n3847_lut[5]),
    .O(Madd_n3847_cy[5])
  );
  XORCY   \Madd_n3847_xor<5>  (
    .CI(Madd_n3847_cy[4]),
    .LI(Madd_n3847_lut[5]),
    .O(n3847[5])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3847_lut<6>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[6]),
    .I1(basesoc_uart_phy_storage_full[6]),
    .O(Madd_n3847_lut[6])
  );
  MUXCY   \Madd_n3847_cy<6>  (
    .CI(Madd_n3847_cy[5]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[6]),
    .S(Madd_n3847_lut[6]),
    .O(Madd_n3847_cy[6])
  );
  XORCY   \Madd_n3847_xor<6>  (
    .CI(Madd_n3847_cy[5]),
    .LI(Madd_n3847_lut[6]),
    .O(n3847[6])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3847_lut<7>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[7]),
    .I1(basesoc_uart_phy_storage_full[7]),
    .O(Madd_n3847_lut[7])
  );
  MUXCY   \Madd_n3847_cy<7>  (
    .CI(Madd_n3847_cy[6]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[7]),
    .S(Madd_n3847_lut[7]),
    .O(Madd_n3847_cy[7])
  );
  XORCY   \Madd_n3847_xor<7>  (
    .CI(Madd_n3847_cy[6]),
    .LI(Madd_n3847_lut[7]),
    .O(n3847[7])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3847_lut<8>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[8]),
    .I1(basesoc_uart_phy_storage_full_8_1636),
    .O(Madd_n3847_lut[8])
  );
  MUXCY   \Madd_n3847_cy<8>  (
    .CI(Madd_n3847_cy[7]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[8]),
    .S(Madd_n3847_lut[8]),
    .O(Madd_n3847_cy[8])
  );
  XORCY   \Madd_n3847_xor<8>  (
    .CI(Madd_n3847_cy[7]),
    .LI(Madd_n3847_lut[8]),
    .O(n3847[8])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3847_lut<9>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[9]),
    .I1(basesoc_uart_phy_storage_full_9_1612),
    .O(Madd_n3847_lut[9])
  );
  MUXCY   \Madd_n3847_cy<9>  (
    .CI(Madd_n3847_cy[8]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[9]),
    .S(Madd_n3847_lut[9]),
    .O(Madd_n3847_cy[9])
  );
  XORCY   \Madd_n3847_xor<9>  (
    .CI(Madd_n3847_cy[8]),
    .LI(Madd_n3847_lut[9]),
    .O(n3847[9])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3847_lut<10>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[10]),
    .I1(basesoc_uart_phy_storage_full_10_1611),
    .O(Madd_n3847_lut[10])
  );
  MUXCY   \Madd_n3847_cy<10>  (
    .CI(Madd_n3847_cy[9]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[10]),
    .S(Madd_n3847_lut[10]),
    .O(Madd_n3847_cy[10])
  );
  XORCY   \Madd_n3847_xor<10>  (
    .CI(Madd_n3847_cy[9]),
    .LI(Madd_n3847_lut[10]),
    .O(n3847[10])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3847_lut<11>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[11]),
    .I1(basesoc_uart_phy_storage_full_11_1635),
    .O(Madd_n3847_lut[11])
  );
  MUXCY   \Madd_n3847_cy<11>  (
    .CI(Madd_n3847_cy[10]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[11]),
    .S(Madd_n3847_lut[11]),
    .O(Madd_n3847_cy[11])
  );
  XORCY   \Madd_n3847_xor<11>  (
    .CI(Madd_n3847_cy[10]),
    .LI(Madd_n3847_lut[11]),
    .O(n3847[11])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3847_lut<12>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[12]),
    .I1(basesoc_uart_phy_storage_full_12_1634),
    .O(Madd_n3847_lut[12])
  );
  MUXCY   \Madd_n3847_cy<12>  (
    .CI(Madd_n3847_cy[11]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[12]),
    .S(Madd_n3847_lut[12]),
    .O(Madd_n3847_cy[12])
  );
  XORCY   \Madd_n3847_xor<12>  (
    .CI(Madd_n3847_cy[11]),
    .LI(Madd_n3847_lut[12]),
    .O(n3847[12])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3847_lut<13>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[13]),
    .I1(basesoc_uart_phy_storage_full_13_1610),
    .O(Madd_n3847_lut[13])
  );
  MUXCY   \Madd_n3847_cy<13>  (
    .CI(Madd_n3847_cy[12]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[13]),
    .S(Madd_n3847_lut[13]),
    .O(Madd_n3847_cy[13])
  );
  XORCY   \Madd_n3847_xor<13>  (
    .CI(Madd_n3847_cy[12]),
    .LI(Madd_n3847_lut[13]),
    .O(n3847[13])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3847_lut<14>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[14]),
    .I1(basesoc_uart_phy_storage_full_14_1609),
    .O(Madd_n3847_lut[14])
  );
  MUXCY   \Madd_n3847_cy<14>  (
    .CI(Madd_n3847_cy[13]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[14]),
    .S(Madd_n3847_lut[14]),
    .O(Madd_n3847_cy[14])
  );
  XORCY   \Madd_n3847_xor<14>  (
    .CI(Madd_n3847_cy[13]),
    .LI(Madd_n3847_lut[14]),
    .O(n3847[14])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3847_lut<15>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[15]),
    .I1(basesoc_uart_phy_storage_full_15_1608),
    .O(Madd_n3847_lut[15])
  );
  MUXCY   \Madd_n3847_cy<15>  (
    .CI(Madd_n3847_cy[14]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[15]),
    .S(Madd_n3847_lut[15]),
    .O(Madd_n3847_cy[15])
  );
  XORCY   \Madd_n3847_xor<15>  (
    .CI(Madd_n3847_cy[14]),
    .LI(Madd_n3847_lut[15]),
    .O(n3847[15])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3847_lut<16>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[16]),
    .I1(basesoc_uart_phy_storage_full_16_1633),
    .O(Madd_n3847_lut[16])
  );
  MUXCY   \Madd_n3847_cy<16>  (
    .CI(Madd_n3847_cy[15]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[16]),
    .S(Madd_n3847_lut[16]),
    .O(Madd_n3847_cy[16])
  );
  XORCY   \Madd_n3847_xor<16>  (
    .CI(Madd_n3847_cy[15]),
    .LI(Madd_n3847_lut[16]),
    .O(n3847[16])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3847_lut<17>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[17]),
    .I1(basesoc_uart_phy_storage_full_17_1632),
    .O(Madd_n3847_lut[17])
  );
  MUXCY   \Madd_n3847_cy<17>  (
    .CI(Madd_n3847_cy[16]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[17]),
    .S(Madd_n3847_lut[17]),
    .O(Madd_n3847_cy[17])
  );
  XORCY   \Madd_n3847_xor<17>  (
    .CI(Madd_n3847_cy[16]),
    .LI(Madd_n3847_lut[17]),
    .O(n3847[17])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3847_lut<18>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[18]),
    .I1(basesoc_uart_phy_storage_full_18_1631),
    .O(Madd_n3847_lut[18])
  );
  MUXCY   \Madd_n3847_cy<18>  (
    .CI(Madd_n3847_cy[17]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[18]),
    .S(Madd_n3847_lut[18]),
    .O(Madd_n3847_cy[18])
  );
  XORCY   \Madd_n3847_xor<18>  (
    .CI(Madd_n3847_cy[17]),
    .LI(Madd_n3847_lut[18]),
    .O(n3847[18])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3847_lut<19>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[19]),
    .I1(basesoc_uart_phy_storage_full_19_1630),
    .O(Madd_n3847_lut[19])
  );
  MUXCY   \Madd_n3847_cy<19>  (
    .CI(Madd_n3847_cy[18]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[19]),
    .S(Madd_n3847_lut[19]),
    .O(Madd_n3847_cy[19])
  );
  XORCY   \Madd_n3847_xor<19>  (
    .CI(Madd_n3847_cy[18]),
    .LI(Madd_n3847_lut[19]),
    .O(n3847[19])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3847_lut<20>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[20]),
    .I1(basesoc_uart_phy_storage_full_20_1607),
    .O(Madd_n3847_lut[20])
  );
  MUXCY   \Madd_n3847_cy<20>  (
    .CI(Madd_n3847_cy[19]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[20]),
    .S(Madd_n3847_lut[20]),
    .O(Madd_n3847_cy[20])
  );
  XORCY   \Madd_n3847_xor<20>  (
    .CI(Madd_n3847_cy[19]),
    .LI(Madd_n3847_lut[20]),
    .O(n3847[20])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3847_lut<21>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[21]),
    .I1(basesoc_uart_phy_storage_full_21_1606),
    .O(Madd_n3847_lut[21])
  );
  MUXCY   \Madd_n3847_cy<21>  (
    .CI(Madd_n3847_cy[20]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[21]),
    .S(Madd_n3847_lut[21]),
    .O(Madd_n3847_cy[21])
  );
  XORCY   \Madd_n3847_xor<21>  (
    .CI(Madd_n3847_cy[20]),
    .LI(Madd_n3847_lut[21]),
    .O(n3847[21])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3847_lut<22>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[22]),
    .I1(basesoc_uart_phy_storage_full_22_1605),
    .O(Madd_n3847_lut[22])
  );
  MUXCY   \Madd_n3847_cy<22>  (
    .CI(Madd_n3847_cy[21]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[22]),
    .S(Madd_n3847_lut[22]),
    .O(Madd_n3847_cy[22])
  );
  XORCY   \Madd_n3847_xor<22>  (
    .CI(Madd_n3847_cy[21]),
    .LI(Madd_n3847_lut[22]),
    .O(n3847[22])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3847_lut<23>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[23]),
    .I1(basesoc_uart_phy_storage_full_23_1604),
    .O(Madd_n3847_lut[23])
  );
  MUXCY   \Madd_n3847_cy<23>  (
    .CI(Madd_n3847_cy[22]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[23]),
    .S(Madd_n3847_lut[23]),
    .O(Madd_n3847_cy[23])
  );
  XORCY   \Madd_n3847_xor<23>  (
    .CI(Madd_n3847_cy[22]),
    .LI(Madd_n3847_lut[23]),
    .O(n3847[23])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3847_lut<24>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[24]),
    .I1(basesoc_uart_phy_storage_full_24_1866),
    .O(Madd_n3847_lut[24])
  );
  MUXCY   \Madd_n3847_cy<24>  (
    .CI(Madd_n3847_cy[23]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[24]),
    .S(Madd_n3847_lut[24]),
    .O(Madd_n3847_cy[24])
  );
  XORCY   \Madd_n3847_xor<24>  (
    .CI(Madd_n3847_cy[23]),
    .LI(Madd_n3847_lut[24]),
    .O(n3847[24])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3847_lut<25>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[25]),
    .I1(basesoc_uart_phy_storage_full_25_1865),
    .O(Madd_n3847_lut[25])
  );
  MUXCY   \Madd_n3847_cy<25>  (
    .CI(Madd_n3847_cy[24]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[25]),
    .S(Madd_n3847_lut[25]),
    .O(Madd_n3847_cy[25])
  );
  XORCY   \Madd_n3847_xor<25>  (
    .CI(Madd_n3847_cy[24]),
    .LI(Madd_n3847_lut[25]),
    .O(n3847[25])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3847_lut<26>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[26]),
    .I1(basesoc_uart_phy_storage_full_26_1864),
    .O(Madd_n3847_lut[26])
  );
  MUXCY   \Madd_n3847_cy<26>  (
    .CI(Madd_n3847_cy[25]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[26]),
    .S(Madd_n3847_lut[26]),
    .O(Madd_n3847_cy[26])
  );
  XORCY   \Madd_n3847_xor<26>  (
    .CI(Madd_n3847_cy[25]),
    .LI(Madd_n3847_lut[26]),
    .O(n3847[26])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3847_lut<27>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[27]),
    .I1(basesoc_uart_phy_storage_full_27_1863),
    .O(Madd_n3847_lut[27])
  );
  MUXCY   \Madd_n3847_cy<27>  (
    .CI(Madd_n3847_cy[26]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[27]),
    .S(Madd_n3847_lut[27]),
    .O(Madd_n3847_cy[27])
  );
  XORCY   \Madd_n3847_xor<27>  (
    .CI(Madd_n3847_cy[26]),
    .LI(Madd_n3847_lut[27]),
    .O(n3847[27])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3847_lut<28>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[28]),
    .I1(basesoc_uart_phy_storage_full_28_1862),
    .O(Madd_n3847_lut[28])
  );
  MUXCY   \Madd_n3847_cy<28>  (
    .CI(Madd_n3847_cy[27]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[28]),
    .S(Madd_n3847_lut[28]),
    .O(Madd_n3847_cy[28])
  );
  XORCY   \Madd_n3847_xor<28>  (
    .CI(Madd_n3847_cy[27]),
    .LI(Madd_n3847_lut[28]),
    .O(n3847[28])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3847_lut<29>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[29]),
    .I1(basesoc_uart_phy_storage_full_29_1861),
    .O(Madd_n3847_lut[29])
  );
  MUXCY   \Madd_n3847_cy<29>  (
    .CI(Madd_n3847_cy[28]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[29]),
    .S(Madd_n3847_lut[29]),
    .O(Madd_n3847_cy[29])
  );
  XORCY   \Madd_n3847_xor<29>  (
    .CI(Madd_n3847_cy[28]),
    .LI(Madd_n3847_lut[29]),
    .O(n3847[29])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3847_lut<30>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[30]),
    .I1(basesoc_uart_phy_storage_full_30_1860),
    .O(Madd_n3847_lut[30])
  );
  MUXCY   \Madd_n3847_cy<30>  (
    .CI(Madd_n3847_cy[29]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[30]),
    .S(Madd_n3847_lut[30]),
    .O(Madd_n3847_cy[30])
  );
  XORCY   \Madd_n3847_xor<30>  (
    .CI(Madd_n3847_cy[29]),
    .LI(Madd_n3847_lut[30]),
    .O(n3847[30])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Madd_n3847_lut<31>  (
    .I0(basesoc_uart_phy_phase_accumulator_rx[31]),
    .I1(basesoc_uart_phy_storage_full_31_1859),
    .O(Madd_n3847_lut[31])
  );
  MUXCY   \Madd_n3847_cy<31>  (
    .CI(Madd_n3847_cy[30]),
    .DI(basesoc_uart_phy_phase_accumulator_rx[31]),
    .S(Madd_n3847_lut[31]),
    .O(Madd_n3847_cy[31])
  );
  XORCY   \Madd_n3847_xor<31>  (
    .CI(Madd_n3847_cy[30]),
    .LI(Madd_n3847_lut[31]),
    .O(n3847[31])
  );
  MUXCY   \Madd_n3897_cy<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Madd_n3897_lut[0]),
    .O(Madd_n3897_cy[0])
  );
  XORCY   \Madd_n3897_xor<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .LI(Madd_n3897_lut[0]),
    .O(\n3897[0] )
  );
  MUXCY   \Madd_n3897_cy<1>  (
    .CI(Madd_n3897_cy[0]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3897_cy<1>_rt_9021 ),
    .O(Madd_n3897_cy[1])
  );
  MUXCY   \Madd_n3897_cy<2>  (
    .CI(Madd_n3897_cy[1]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3897_cy<2>_rt_9022 ),
    .O(Madd_n3897_cy[2])
  );
  XORCY   \Madd_n3897_xor<2>  (
    .CI(Madd_n3897_cy[1]),
    .LI(\Madd_n3897_cy<2>_rt_9022 ),
    .O(\n3897[2] )
  );
  MUXCY   \Madd_n3897_cy<3>  (
    .CI(Madd_n3897_cy[2]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3897_cy<3>_rt_9023 ),
    .O(Madd_n3897_cy[3])
  );
  XORCY   \Madd_n3897_xor<3>  (
    .CI(Madd_n3897_cy[2]),
    .LI(\Madd_n3897_cy<3>_rt_9023 ),
    .O(\n3897[3] )
  );
  MUXCY   \Madd_n3897_cy<4>  (
    .CI(Madd_n3897_cy[3]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3897_cy<4>_rt_9024 ),
    .O(Madd_n3897_cy[4])
  );
  XORCY   \Madd_n3897_xor<4>  (
    .CI(Madd_n3897_cy[3]),
    .LI(\Madd_n3897_cy<4>_rt_9024 ),
    .O(\n3897[4] )
  );
  MUXCY   \Madd_n3897_cy<5>  (
    .CI(Madd_n3897_cy[4]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3897_cy<5>_rt_9025 ),
    .O(Madd_n3897_cy[5])
  );
  XORCY   \Madd_n3897_xor<5>  (
    .CI(Madd_n3897_cy[4]),
    .LI(\Madd_n3897_cy<5>_rt_9025 ),
    .O(\n3897[5] )
  );
  MUXCY   \Madd_n3897_cy<6>  (
    .CI(Madd_n3897_cy[5]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3897_cy<6>_rt_9026 ),
    .O(Madd_n3897_cy[6])
  );
  XORCY   \Madd_n3897_xor<6>  (
    .CI(Madd_n3897_cy[5]),
    .LI(\Madd_n3897_cy<6>_rt_9026 ),
    .O(\n3897[6] )
  );
  MUXCY   \Madd_n3897_cy<7>  (
    .CI(Madd_n3897_cy[6]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3897_cy<7>_rt_9027 ),
    .O(Madd_n3897_cy[7])
  );
  XORCY   \Madd_n3897_xor<7>  (
    .CI(Madd_n3897_cy[6]),
    .LI(\Madd_n3897_cy<7>_rt_9027 ),
    .O(\n3897[7] )
  );
  MUXCY   \Madd_n3897_cy<8>  (
    .CI(Madd_n3897_cy[7]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3897_cy<8>_rt_9028 ),
    .O(Madd_n3897_cy[8])
  );
  XORCY   \Madd_n3897_xor<8>  (
    .CI(Madd_n3897_cy[7]),
    .LI(\Madd_n3897_cy<8>_rt_9028 ),
    .O(\n3897[8] )
  );
  MUXCY   \Madd_n3897_cy<9>  (
    .CI(Madd_n3897_cy[8]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3897_cy<9>_rt_9029 ),
    .O(Madd_n3897_cy[9])
  );
  XORCY   \Madd_n3897_xor<9>  (
    .CI(Madd_n3897_cy[8]),
    .LI(\Madd_n3897_cy<9>_rt_9029 ),
    .O(\n3897[9] )
  );
  MUXCY   \Madd_n3897_cy<10>  (
    .CI(Madd_n3897_cy[9]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3897_cy<10>_rt_9030 ),
    .O(Madd_n3897_cy[10])
  );
  XORCY   \Madd_n3897_xor<10>  (
    .CI(Madd_n3897_cy[9]),
    .LI(\Madd_n3897_cy<10>_rt_9030 ),
    .O(\n3897[10] )
  );
  MUXCY   \Madd_n3897_cy<11>  (
    .CI(Madd_n3897_cy[10]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3897_cy<11>_rt_9031 ),
    .O(Madd_n3897_cy[11])
  );
  XORCY   \Madd_n3897_xor<11>  (
    .CI(Madd_n3897_cy[10]),
    .LI(\Madd_n3897_cy<11>_rt_9031 ),
    .O(\n3897[11] )
  );
  MUXCY   \Madd_n3897_cy<12>  (
    .CI(Madd_n3897_cy[11]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3897_cy<12>_rt_9032 ),
    .O(Madd_n3897_cy[12])
  );
  XORCY   \Madd_n3897_xor<12>  (
    .CI(Madd_n3897_cy[11]),
    .LI(\Madd_n3897_cy<12>_rt_9032 ),
    .O(\n3897[12] )
  );
  MUXCY   \Madd_n3897_cy<13>  (
    .CI(Madd_n3897_cy[12]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3897_cy<13>_rt_9033 ),
    .O(Madd_n3897_cy[13])
  );
  XORCY   \Madd_n3897_xor<13>  (
    .CI(Madd_n3897_cy[12]),
    .LI(\Madd_n3897_cy<13>_rt_9033 ),
    .O(\n3897[13] )
  );
  MUXCY   \Madd_n3897_cy<14>  (
    .CI(Madd_n3897_cy[13]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3897_cy<14>_rt_9034 ),
    .O(Madd_n3897_cy[14])
  );
  XORCY   \Madd_n3897_xor<14>  (
    .CI(Madd_n3897_cy[13]),
    .LI(\Madd_n3897_cy<14>_rt_9034 ),
    .O(\n3897[14] )
  );
  MUXCY   \Madd_n3897_cy<15>  (
    .CI(Madd_n3897_cy[14]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3897_cy<15>_rt_9035 ),
    .O(Madd_n3897_cy[15])
  );
  XORCY   \Madd_n3897_xor<15>  (
    .CI(Madd_n3897_cy[14]),
    .LI(\Madd_n3897_cy<15>_rt_9035 ),
    .O(\n3897[15] )
  );
  MUXCY   \Madd_n3897_cy<16>  (
    .CI(Madd_n3897_cy[15]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3897_cy<16>_rt_9036 ),
    .O(Madd_n3897_cy[16])
  );
  XORCY   \Madd_n3897_xor<16>  (
    .CI(Madd_n3897_cy[15]),
    .LI(\Madd_n3897_cy<16>_rt_9036 ),
    .O(\n3897[16] )
  );
  MUXCY   \Madd_n3897_cy<17>  (
    .CI(Madd_n3897_cy[16]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3897_cy<17>_rt_9037 ),
    .O(Madd_n3897_cy[17])
  );
  XORCY   \Madd_n3897_xor<17>  (
    .CI(Madd_n3897_cy[16]),
    .LI(\Madd_n3897_cy<17>_rt_9037 ),
    .O(\n3897[17] )
  );
  MUXCY   \Madd_n3897_cy<18>  (
    .CI(Madd_n3897_cy[17]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3897_cy<18>_rt_9038 ),
    .O(Madd_n3897_cy[18])
  );
  XORCY   \Madd_n3897_xor<18>  (
    .CI(Madd_n3897_cy[17]),
    .LI(\Madd_n3897_cy<18>_rt_9038 ),
    .O(\n3897[18] )
  );
  MUXCY   \Madd_n3897_cy<19>  (
    .CI(Madd_n3897_cy[18]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3897_cy<19>_rt_9039 ),
    .O(Madd_n3897_cy[19])
  );
  XORCY   \Madd_n3897_xor<19>  (
    .CI(Madd_n3897_cy[18]),
    .LI(\Madd_n3897_cy<19>_rt_9039 ),
    .O(\n3897[19] )
  );
  MUXCY   \Madd_n3897_cy<20>  (
    .CI(Madd_n3897_cy[19]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3897_cy<20>_rt_9040 ),
    .O(Madd_n3897_cy[20])
  );
  XORCY   \Madd_n3897_xor<20>  (
    .CI(Madd_n3897_cy[19]),
    .LI(\Madd_n3897_cy<20>_rt_9040 ),
    .O(\n3897[20] )
  );
  MUXCY   \Madd_n3897_cy<21>  (
    .CI(Madd_n3897_cy[20]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3897_cy<21>_rt_9041 ),
    .O(Madd_n3897_cy[21])
  );
  XORCY   \Madd_n3897_xor<21>  (
    .CI(Madd_n3897_cy[20]),
    .LI(\Madd_n3897_cy<21>_rt_9041 ),
    .O(\n3897[21] )
  );
  MUXCY   \Madd_n3897_cy<22>  (
    .CI(Madd_n3897_cy[21]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3897_cy<22>_rt_9042 ),
    .O(Madd_n3897_cy[22])
  );
  XORCY   \Madd_n3897_xor<22>  (
    .CI(Madd_n3897_cy[21]),
    .LI(\Madd_n3897_cy<22>_rt_9042 ),
    .O(\n3897[22] )
  );
  MUXCY   \Madd_n3897_cy<23>  (
    .CI(Madd_n3897_cy[22]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Madd_n3897_cy<23>_rt_9043 ),
    .O(Madd_n3897_cy[23])
  );
  XORCY   \Madd_n3897_xor<23>  (
    .CI(Madd_n3897_cy[22]),
    .LI(\Madd_n3897_cy<23>_rt_9043 ),
    .O(\n3897[23] )
  );
  MUXCY   \Mcount_crg_por_cy<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_crg_por_cy<0>_rt_9044 ),
    .O(Mcount_crg_por_cy[0])
  );
  XORCY   \Mcount_crg_por_xor<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .LI(\Mcount_crg_por_cy<0>_rt_9044 ),
    .O(Result_10[0])
  );
  MUXCY   \Mcount_crg_por_cy<1>  (
    .CI(Mcount_crg_por_cy[0]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_crg_por_lut[1]),
    .O(Mcount_crg_por_cy[1])
  );
  XORCY   \Mcount_crg_por_xor<1>  (
    .CI(Mcount_crg_por_cy[0]),
    .LI(Mcount_crg_por_lut[1]),
    .O(Result_10[1])
  );
  MUXCY   \Mcount_crg_por_cy<2>  (
    .CI(Mcount_crg_por_cy[1]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_crg_por_lut[2]),
    .O(Mcount_crg_por_cy[2])
  );
  XORCY   \Mcount_crg_por_xor<2>  (
    .CI(Mcount_crg_por_cy[1]),
    .LI(Mcount_crg_por_lut[2]),
    .O(Result_10[2])
  );
  MUXCY   \Mcount_crg_por_cy<3>  (
    .CI(Mcount_crg_por_cy[2]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_crg_por_lut[3]),
    .O(Mcount_crg_por_cy[3])
  );
  XORCY   \Mcount_crg_por_xor<3>  (
    .CI(Mcount_crg_por_cy[2]),
    .LI(Mcount_crg_por_lut[3]),
    .O(Result_10[3])
  );
  MUXCY   \Mcount_crg_por_cy<4>  (
    .CI(Mcount_crg_por_cy[3]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_crg_por_lut[4]),
    .O(Mcount_crg_por_cy[4])
  );
  XORCY   \Mcount_crg_por_xor<4>  (
    .CI(Mcount_crg_por_cy[3]),
    .LI(Mcount_crg_por_lut[4]),
    .O(Result_10[4])
  );
  MUXCY   \Mcount_crg_por_cy<5>  (
    .CI(Mcount_crg_por_cy[4]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_crg_por_lut[5]),
    .O(Mcount_crg_por_cy[5])
  );
  XORCY   \Mcount_crg_por_xor<5>  (
    .CI(Mcount_crg_por_cy[4]),
    .LI(Mcount_crg_por_lut[5]),
    .O(Result_10[5])
  );
  MUXCY   \Mcount_crg_por_cy<6>  (
    .CI(Mcount_crg_por_cy[5]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_crg_por_lut[6]),
    .O(Mcount_crg_por_cy[6])
  );
  XORCY   \Mcount_crg_por_xor<6>  (
    .CI(Mcount_crg_por_cy[5]),
    .LI(Mcount_crg_por_lut[6]),
    .O(Result_10[6])
  );
  MUXCY   \Mcount_crg_por_cy<7>  (
    .CI(Mcount_crg_por_cy[6]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_crg_por_lut[7]),
    .O(Mcount_crg_por_cy[7])
  );
  XORCY   \Mcount_crg_por_xor<7>  (
    .CI(Mcount_crg_por_cy[6]),
    .LI(Mcount_crg_por_lut[7]),
    .O(Result_10[7])
  );
  MUXCY   \Mcount_crg_por_cy<8>  (
    .CI(Mcount_crg_por_cy[7]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_crg_por_lut[8]),
    .O(Mcount_crg_por_cy[8])
  );
  XORCY   \Mcount_crg_por_xor<8>  (
    .CI(Mcount_crg_por_cy[7]),
    .LI(Mcount_crg_por_lut[8]),
    .O(Result_10[8])
  );
  MUXCY   \Mcount_crg_por_cy<9>  (
    .CI(Mcount_crg_por_cy[8]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_crg_por_lut[9]),
    .O(Mcount_crg_por_cy[9])
  );
  XORCY   \Mcount_crg_por_xor<9>  (
    .CI(Mcount_crg_por_cy[8]),
    .LI(Mcount_crg_por_lut[9]),
    .O(Result_10[9])
  );
  XORCY   \Mcount_crg_por_xor<10>  (
    .CI(Mcount_crg_por_cy[9]),
    .LI(Mcount_crg_por_lut[10]),
    .O(Result_10[10])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(Mcount_basesoc_ctrl_bus_errors_lut[0]),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[0])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .LI(Mcount_basesoc_ctrl_bus_errors_lut[0]),
    .O(\Result<0>1 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<1>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[0]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<1>_rt_9045 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[1])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<1>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[0]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<1>_rt_9045 ),
    .O(\Result<1>1 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<2>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[1]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<2>_rt_9046 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[2])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<2>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[1]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<2>_rt_9046 ),
    .O(\Result<2>1 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<3>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[2]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<3>_rt_9047 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[3])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<3>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[2]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<3>_rt_9047 ),
    .O(\Result<3>1 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<4>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[3]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<4>_rt_9048 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[4])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<4>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[3]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<4>_rt_9048 ),
    .O(\Result<4>1 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<5>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[4]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<5>_rt_9049 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[5])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<5>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[4]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<5>_rt_9049 ),
    .O(\Result<5>1 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<6>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[5]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<6>_rt_9050 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[6])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<6>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[5]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<6>_rt_9050 ),
    .O(\Result<6>1 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<7>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[6]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<7>_rt_9051 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[7])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<7>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[6]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<7>_rt_9051 ),
    .O(\Result<7>1 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<8>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[7]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<8>_rt_9052 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[8])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<8>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[7]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<8>_rt_9052 ),
    .O(\Result<8>1 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<9>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[8]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<9>_rt_9053 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[9])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<9>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[8]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<9>_rt_9053 ),
    .O(\Result<9>1 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<10>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[9]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<10>_rt_9054 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[10])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<10>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[9]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<10>_rt_9054 ),
    .O(\Result<10>1 )
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<11>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[10]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<11>_rt_9055 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[11])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<11>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[10]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<11>_rt_9055 ),
    .O(Result_10[11])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<12>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[11]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<12>_rt_9056 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[12])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<12>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[11]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<12>_rt_9056 ),
    .O(Result_10[12])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<13>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[12]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<13>_rt_9057 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[13])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<13>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[12]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<13>_rt_9057 ),
    .O(Result_10[13])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<14>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[13]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<14>_rt_9058 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[14])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<14>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[13]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<14>_rt_9058 ),
    .O(Result_10[14])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<15>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[14]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<15>_rt_9059 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[15])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<15>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[14]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<15>_rt_9059 ),
    .O(Result_10[15])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<16>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[15]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<16>_rt_9060 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[16])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<16>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[15]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<16>_rt_9060 ),
    .O(Result_10[16])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<17>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[16]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<17>_rt_9061 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[17])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<17>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[16]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<17>_rt_9061 ),
    .O(Result_10[17])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<18>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[17]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<18>_rt_9062 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[18])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<18>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[17]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<18>_rt_9062 ),
    .O(Result_10[18])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<19>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[18]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<19>_rt_9063 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[19])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<19>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[18]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<19>_rt_9063 ),
    .O(Result_10[19])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<20>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[19]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<20>_rt_9064 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[20])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<20>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[19]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<20>_rt_9064 ),
    .O(Result_10[20])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<21>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[20]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<21>_rt_9065 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[21])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<21>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[20]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<21>_rt_9065 ),
    .O(Result_10[21])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<22>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[21]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<22>_rt_9066 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[22])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<22>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[21]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<22>_rt_9066 ),
    .O(Result_10[22])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<23>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[22]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<23>_rt_9067 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[23])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<23>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[22]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<23>_rt_9067 ),
    .O(Result_10[23])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<24>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[23]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<24>_rt_9068 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[24])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<24>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[23]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<24>_rt_9068 ),
    .O(Result_10[24])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<25>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[24]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<25>_rt_9069 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[25])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<25>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[24]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<25>_rt_9069 ),
    .O(Result_10[25])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<26>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[25]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<26>_rt_9070 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[26])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<26>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[25]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<26>_rt_9070 ),
    .O(Result_10[26])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<27>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[26]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<27>_rt_9071 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[27])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<27>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[26]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<27>_rt_9071 ),
    .O(Result_10[27])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<28>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[27]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<28>_rt_9072 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[28])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<28>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[27]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<28>_rt_9072 ),
    .O(Result_10[28])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<29>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[28]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<29>_rt_9073 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[29])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<29>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[28]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<29>_rt_9073 ),
    .O(Result_10[29])
  );
  MUXCY   \Mcount_basesoc_ctrl_bus_errors_cy<30>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[29]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcount_basesoc_ctrl_bus_errors_cy<30>_rt_9074 ),
    .O(Mcount_basesoc_ctrl_bus_errors_cy[30])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<30>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[29]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_cy<30>_rt_9074 ),
    .O(Result_10[30])
  );
  XORCY   \Mcount_basesoc_ctrl_bus_errors_xor<31>  (
    .CI(Mcount_basesoc_ctrl_bus_errors_cy[30]),
    .LI(\Mcount_basesoc_ctrl_bus_errors_xor<31>_rt_9125 ),
    .O(Result_10[31])
  );
  MUXF7   inst_LPM_MUX2_2_f7 (
    .I0(inst_LPM_MUX2_4_4305),
    .I1(inst_LPM_MUX2_3_4306),
    .S(inst_LPM_FF_0_3734),
    .O(basesoc_sram_bus_dat_r[2])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX2_4 (
    .I0(inst_LPM_FF_1_3733),
    .I1(inst_LPM_FF_2_3732),
    .I2(N140),
    .I3(N204),
    .I4(N76),
    .I5(N12),
    .O(inst_LPM_MUX2_4_4305)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX2_3 (
    .I0(inst_LPM_FF_1_3733),
    .I1(inst_LPM_FF_2_3732),
    .I2(N396),
    .I3(N460),
    .I4(N332),
    .I5(N268),
    .O(inst_LPM_MUX2_3_4306)
  );
  MUXF7   inst_LPM_MUX_2_f7 (
    .I0(inst_LPM_MUX_4_4307),
    .I1(inst_LPM_MUX_3_4308),
    .S(inst_LPM_FF_0_3734),
    .O(basesoc_sram_bus_dat_r[0])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX_4 (
    .I0(inst_LPM_FF_1_3733),
    .I1(inst_LPM_FF_2_3732),
    .I2(N138),
    .I3(N202),
    .I4(N74),
    .I5(N10),
    .O(inst_LPM_MUX_4_4307)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX_3 (
    .I0(inst_LPM_FF_1_3733),
    .I1(inst_LPM_FF_2_3732),
    .I2(N394),
    .I3(N458),
    .I4(N330),
    .I5(N266),
    .O(inst_LPM_MUX_3_4308)
  );
  MUXF7   inst_LPM_MUX1_2_f7 (
    .I0(inst_LPM_MUX1_4_4309),
    .I1(inst_LPM_MUX1_3_4310),
    .S(inst_LPM_FF_0_3734),
    .O(basesoc_sram_bus_dat_r[1])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX1_4 (
    .I0(inst_LPM_FF_1_3733),
    .I1(inst_LPM_FF_2_3732),
    .I2(N139),
    .I3(N203),
    .I4(N75),
    .I5(N11),
    .O(inst_LPM_MUX1_4_4309)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX1_3 (
    .I0(inst_LPM_FF_1_3733),
    .I1(inst_LPM_FF_2_3732),
    .I2(N395),
    .I3(N459),
    .I4(N331),
    .I5(N267),
    .O(inst_LPM_MUX1_3_4310)
  );
  MUXF7   inst_LPM_MUX5_2_f7 (
    .I0(inst_LPM_MUX5_4_4311),
    .I1(inst_LPM_MUX5_3_4312),
    .S(inst_LPM_FF_0_3734),
    .O(basesoc_sram_bus_dat_r[5])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX5_4 (
    .I0(inst_LPM_FF_1_3733),
    .I1(inst_LPM_FF_2_3732),
    .I2(N143),
    .I3(N207),
    .I4(N79),
    .I5(N15),
    .O(inst_LPM_MUX5_4_4311)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX5_3 (
    .I0(inst_LPM_FF_1_3733),
    .I1(inst_LPM_FF_2_3732),
    .I2(N399),
    .I3(N463),
    .I4(N335),
    .I5(N271),
    .O(inst_LPM_MUX5_3_4312)
  );
  MUXF7   inst_LPM_MUX3_2_f7 (
    .I0(inst_LPM_MUX3_4_4313),
    .I1(inst_LPM_MUX3_3_4314),
    .S(inst_LPM_FF_0_3734),
    .O(basesoc_sram_bus_dat_r[3])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX3_4 (
    .I0(inst_LPM_FF_1_3733),
    .I1(inst_LPM_FF_2_3732),
    .I2(N141),
    .I3(N205),
    .I4(N77),
    .I5(N13),
    .O(inst_LPM_MUX3_4_4313)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX3_3 (
    .I0(inst_LPM_FF_1_3733),
    .I1(inst_LPM_FF_2_3732),
    .I2(N397),
    .I3(N461),
    .I4(N333),
    .I5(N269),
    .O(inst_LPM_MUX3_3_4314)
  );
  MUXF7   inst_LPM_MUX4_2_f7 (
    .I0(inst_LPM_MUX4_4_4315),
    .I1(inst_LPM_MUX4_3_4316),
    .S(inst_LPM_FF_0_3734),
    .O(basesoc_sram_bus_dat_r[4])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX4_4 (
    .I0(inst_LPM_FF_1_3733),
    .I1(inst_LPM_FF_2_3732),
    .I2(N142),
    .I3(N206),
    .I4(N78),
    .I5(N14),
    .O(inst_LPM_MUX4_4_4315)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX4_3 (
    .I0(inst_LPM_FF_1_3733),
    .I1(inst_LPM_FF_2_3732),
    .I2(N398),
    .I3(N462),
    .I4(N334),
    .I5(N270),
    .O(inst_LPM_MUX4_3_4316)
  );
  MUXF7   inst_LPM_MUX6_2_f7 (
    .I0(inst_LPM_MUX6_4_4317),
    .I1(inst_LPM_MUX6_3_4318),
    .S(inst_LPM_FF_0_3734),
    .O(basesoc_sram_bus_dat_r[6])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX6_4 (
    .I0(inst_LPM_FF_1_3733),
    .I1(inst_LPM_FF_2_3732),
    .I2(N144),
    .I3(N208),
    .I4(N80),
    .I5(N16),
    .O(inst_LPM_MUX6_4_4317)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX6_3 (
    .I0(inst_LPM_FF_1_3733),
    .I1(inst_LPM_FF_2_3732),
    .I2(N400),
    .I3(N464),
    .I4(N336),
    .I5(N272),
    .O(inst_LPM_MUX6_3_4318)
  );
  MUXF7   inst_LPM_MUX7_2_f7 (
    .I0(inst_LPM_MUX7_4_4319),
    .I1(inst_LPM_MUX7_3_4320),
    .S(inst_LPM_FF_0_3734),
    .O(basesoc_sram_bus_dat_r[7])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX7_4 (
    .I0(inst_LPM_FF_1_3733),
    .I1(inst_LPM_FF_2_3732),
    .I2(N145),
    .I3(N209),
    .I4(N81),
    .I5(N17),
    .O(inst_LPM_MUX7_4_4319)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX7_3 (
    .I0(inst_LPM_FF_1_3733),
    .I1(inst_LPM_FF_2_3732),
    .I2(N401),
    .I3(N465),
    .I4(N337),
    .I5(N273),
    .O(inst_LPM_MUX7_3_4320)
  );
  MUXF7   inst_LPM_MUX8_2_f7 (
    .I0(inst_LPM_MUX8_4_4321),
    .I1(inst_LPM_MUX8_3_4322),
    .S(inst_LPM_FF_0_3734),
    .O(basesoc_sram_bus_dat_r[8])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX8_4 (
    .I0(inst_LPM_FF_1_3733),
    .I1(inst_LPM_FF_2_3732),
    .I2(N146),
    .I3(N210),
    .I4(N82),
    .I5(N18),
    .O(inst_LPM_MUX8_4_4321)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX8_3 (
    .I0(inst_LPM_FF_1_3733),
    .I1(inst_LPM_FF_2_3732),
    .I2(N402),
    .I3(N466),
    .I4(N338),
    .I5(N274),
    .O(inst_LPM_MUX8_3_4322)
  );
  MUXF7   inst_LPM_MUX9_2_f7 (
    .I0(inst_LPM_MUX9_4_4323),
    .I1(inst_LPM_MUX9_3_4324),
    .S(inst_LPM_FF_0_3734),
    .O(basesoc_sram_bus_dat_r[9])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX9_4 (
    .I0(inst_LPM_FF_1_3733),
    .I1(inst_LPM_FF_2_3732),
    .I2(N147),
    .I3(N211),
    .I4(N83),
    .I5(N19),
    .O(inst_LPM_MUX9_4_4323)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX9_3 (
    .I0(inst_LPM_FF_1_3733),
    .I1(inst_LPM_FF_2_3732),
    .I2(N403),
    .I3(N467),
    .I4(N339),
    .I5(N275),
    .O(inst_LPM_MUX9_3_4324)
  );
  MUXF7   inst_LPM_MUX12_2_f7 (
    .I0(inst_LPM_MUX12_4_4325),
    .I1(inst_LPM_MUX12_3_4326),
    .S(inst_LPM_FF_0_3734),
    .O(basesoc_sram_bus_dat_r[12])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX12_4 (
    .I0(inst_LPM_FF_1_3733),
    .I1(inst_LPM_FF_2_3732),
    .I2(N150),
    .I3(N214),
    .I4(N86),
    .I5(N22),
    .O(inst_LPM_MUX12_4_4325)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX12_3 (
    .I0(inst_LPM_FF_1_3733),
    .I1(inst_LPM_FF_2_3732),
    .I2(N406),
    .I3(N470),
    .I4(N342),
    .I5(N278),
    .O(inst_LPM_MUX12_3_4326)
  );
  MUXF7   inst_LPM_MUX10_2_f7 (
    .I0(inst_LPM_MUX10_4_4327),
    .I1(inst_LPM_MUX10_3_4328),
    .S(inst_LPM_FF_0_3734),
    .O(basesoc_sram_bus_dat_r[10])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX10_4 (
    .I0(inst_LPM_FF_1_3733),
    .I1(inst_LPM_FF_2_3732),
    .I2(N148),
    .I3(N212),
    .I4(N84),
    .I5(N20),
    .O(inst_LPM_MUX10_4_4327)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX10_3 (
    .I0(inst_LPM_FF_1_3733),
    .I1(inst_LPM_FF_2_3732),
    .I2(N404),
    .I3(N468),
    .I4(N340),
    .I5(N276),
    .O(inst_LPM_MUX10_3_4328)
  );
  MUXF7   inst_LPM_MUX11_2_f7 (
    .I0(inst_LPM_MUX11_4_4329),
    .I1(inst_LPM_MUX11_3_4330),
    .S(inst_LPM_FF_0_3734),
    .O(basesoc_sram_bus_dat_r[11])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX11_4 (
    .I0(inst_LPM_FF_1_3733),
    .I1(inst_LPM_FF_2_3732),
    .I2(N149),
    .I3(N213),
    .I4(N85),
    .I5(N21),
    .O(inst_LPM_MUX11_4_4329)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX11_3 (
    .I0(inst_LPM_FF_1_3733),
    .I1(inst_LPM_FF_2_3732),
    .I2(N405),
    .I3(N469),
    .I4(N341),
    .I5(N277),
    .O(inst_LPM_MUX11_3_4330)
  );
  MUXF7   inst_LPM_MUX15_2_f7 (
    .I0(inst_LPM_MUX15_4_4331),
    .I1(inst_LPM_MUX15_3_4332),
    .S(inst_LPM_FF_0_3734),
    .O(basesoc_sram_bus_dat_r[15])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX15_4 (
    .I0(inst_LPM_FF_1_3733),
    .I1(inst_LPM_FF_2_3732),
    .I2(N153),
    .I3(N217),
    .I4(N89),
    .I5(N25),
    .O(inst_LPM_MUX15_4_4331)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX15_3 (
    .I0(inst_LPM_FF_1_3733),
    .I1(inst_LPM_FF_2_3732),
    .I2(N409),
    .I3(N473),
    .I4(N345),
    .I5(N281),
    .O(inst_LPM_MUX15_3_4332)
  );
  MUXF7   inst_LPM_MUX13_2_f7 (
    .I0(inst_LPM_MUX13_4_4333),
    .I1(inst_LPM_MUX13_3_4334),
    .S(inst_LPM_FF_0_3734),
    .O(basesoc_sram_bus_dat_r[13])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX13_4 (
    .I0(inst_LPM_FF_1_3733),
    .I1(inst_LPM_FF_2_3732),
    .I2(N151),
    .I3(N215),
    .I4(N87),
    .I5(N23),
    .O(inst_LPM_MUX13_4_4333)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX13_3 (
    .I0(inst_LPM_FF_1_3733),
    .I1(inst_LPM_FF_2_3732),
    .I2(N407),
    .I3(N471),
    .I4(N343),
    .I5(N279),
    .O(inst_LPM_MUX13_3_4334)
  );
  MUXF7   inst_LPM_MUX14_2_f7 (
    .I0(inst_LPM_MUX14_4_4335),
    .I1(inst_LPM_MUX14_3_4336),
    .S(inst_LPM_FF_0_3734),
    .O(basesoc_sram_bus_dat_r[14])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX14_4 (
    .I0(inst_LPM_FF_1_3733),
    .I1(inst_LPM_FF_2_3732),
    .I2(N152),
    .I3(N216),
    .I4(N88),
    .I5(N24),
    .O(inst_LPM_MUX14_4_4335)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX14_3 (
    .I0(inst_LPM_FF_1_3733),
    .I1(inst_LPM_FF_2_3732),
    .I2(N408),
    .I3(N472),
    .I4(N344),
    .I5(N280),
    .O(inst_LPM_MUX14_3_4336)
  );
  MUXF7   inst_LPM_MUX18_2_f7 (
    .I0(inst_LPM_MUX18_4_4337),
    .I1(inst_LPM_MUX18_3_4338),
    .S(inst_LPM_FF_0_3734),
    .O(basesoc_sram_bus_dat_r[18])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX18_4 (
    .I0(inst_LPM_FF_1_3733),
    .I1(inst_LPM_FF_2_3732),
    .I2(N156),
    .I3(N220),
    .I4(N92),
    .I5(N28),
    .O(inst_LPM_MUX18_4_4337)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX18_3 (
    .I0(inst_LPM_FF_1_3733),
    .I1(inst_LPM_FF_2_3732),
    .I2(N412),
    .I3(N476),
    .I4(N348),
    .I5(N284),
    .O(inst_LPM_MUX18_3_4338)
  );
  MUXF7   inst_LPM_MUX16_2_f7 (
    .I0(inst_LPM_MUX16_4_4339),
    .I1(inst_LPM_MUX16_3_4340),
    .S(inst_LPM_FF_0_3734),
    .O(basesoc_sram_bus_dat_r[16])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX16_4 (
    .I0(inst_LPM_FF_1_3733),
    .I1(inst_LPM_FF_2_3732),
    .I2(N154),
    .I3(N218),
    .I4(N90),
    .I5(N26),
    .O(inst_LPM_MUX16_4_4339)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX16_3 (
    .I0(inst_LPM_FF_1_3733),
    .I1(inst_LPM_FF_2_3732),
    .I2(N410),
    .I3(N474),
    .I4(N346),
    .I5(N282),
    .O(inst_LPM_MUX16_3_4340)
  );
  MUXF7   inst_LPM_MUX17_2_f7 (
    .I0(inst_LPM_MUX17_4_4341),
    .I1(inst_LPM_MUX17_3_4342),
    .S(inst_LPM_FF_0_3734),
    .O(basesoc_sram_bus_dat_r[17])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX17_4 (
    .I0(inst_LPM_FF_1_3733),
    .I1(inst_LPM_FF_2_3732),
    .I2(N155),
    .I3(N219),
    .I4(N91),
    .I5(N27),
    .O(inst_LPM_MUX17_4_4341)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX17_3 (
    .I0(inst_LPM_FF_1_3733),
    .I1(inst_LPM_FF_2_3732),
    .I2(N411),
    .I3(N475),
    .I4(N347),
    .I5(N283),
    .O(inst_LPM_MUX17_3_4342)
  );
  MUXF7   inst_LPM_MUX19_2_f7 (
    .I0(inst_LPM_MUX19_4_4343),
    .I1(inst_LPM_MUX19_3_4344),
    .S(inst_LPM_FF_0_3734),
    .O(basesoc_sram_bus_dat_r[19])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX19_4 (
    .I0(inst_LPM_FF_1_3733),
    .I1(inst_LPM_FF_2_3732),
    .I2(N157),
    .I3(N221),
    .I4(N93),
    .I5(N29),
    .O(inst_LPM_MUX19_4_4343)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX19_3 (
    .I0(inst_LPM_FF_1_3733),
    .I1(inst_LPM_FF_2_3732),
    .I2(N413),
    .I3(N477),
    .I4(N349),
    .I5(N285),
    .O(inst_LPM_MUX19_3_4344)
  );
  MUXF7   inst_LPM_MUX20_2_f7 (
    .I0(inst_LPM_MUX20_4_4345),
    .I1(inst_LPM_MUX20_3_4346),
    .S(inst_LPM_FF_0_3734),
    .O(basesoc_sram_bus_dat_r[20])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX20_4 (
    .I0(inst_LPM_FF_1_3733),
    .I1(inst_LPM_FF_2_3732),
    .I2(N158),
    .I3(N222),
    .I4(N94),
    .I5(N30),
    .O(inst_LPM_MUX20_4_4345)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX20_3 (
    .I0(inst_LPM_FF_1_3733),
    .I1(inst_LPM_FF_2_3732),
    .I2(N414),
    .I3(N478),
    .I4(N350),
    .I5(N286),
    .O(inst_LPM_MUX20_3_4346)
  );
  MUXF7   inst_LPM_MUX21_2_f7 (
    .I0(inst_LPM_MUX21_4_4347),
    .I1(inst_LPM_MUX21_3_4348),
    .S(inst_LPM_FF_0_3734),
    .O(basesoc_sram_bus_dat_r[21])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX21_4 (
    .I0(inst_LPM_FF_1_3733),
    .I1(inst_LPM_FF_2_3732),
    .I2(N159),
    .I3(N223),
    .I4(N95),
    .I5(N31),
    .O(inst_LPM_MUX21_4_4347)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX21_3 (
    .I0(inst_LPM_FF_1_3733),
    .I1(inst_LPM_FF_2_3732),
    .I2(N415),
    .I3(N479),
    .I4(N351),
    .I5(N287),
    .O(inst_LPM_MUX21_3_4348)
  );
  MUXF7   inst_LPM_MUX22_2_f7 (
    .I0(inst_LPM_MUX22_4_4349),
    .I1(inst_LPM_MUX22_3_4350),
    .S(inst_LPM_FF_0_3734),
    .O(basesoc_sram_bus_dat_r[22])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX22_4 (
    .I0(inst_LPM_FF_1_3733),
    .I1(inst_LPM_FF_2_3732),
    .I2(N160),
    .I3(N224),
    .I4(N96),
    .I5(N32),
    .O(inst_LPM_MUX22_4_4349)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX22_3 (
    .I0(inst_LPM_FF_1_3733),
    .I1(inst_LPM_FF_2_3732),
    .I2(N416),
    .I3(N480),
    .I4(N352),
    .I5(N288),
    .O(inst_LPM_MUX22_3_4350)
  );
  MUXF7   inst_LPM_MUX25_2_f7 (
    .I0(inst_LPM_MUX25_4_4351),
    .I1(inst_LPM_MUX25_3_4352),
    .S(inst_LPM_FF_0_3734),
    .O(basesoc_sram_bus_dat_r[25])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX25_4 (
    .I0(inst_LPM_FF_1_3733),
    .I1(inst_LPM_FF_2_3732),
    .I2(N163),
    .I3(N227),
    .I4(N99),
    .I5(N35),
    .O(inst_LPM_MUX25_4_4351)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX25_3 (
    .I0(inst_LPM_FF_1_3733),
    .I1(inst_LPM_FF_2_3732),
    .I2(N419),
    .I3(N483),
    .I4(N355),
    .I5(N291),
    .O(inst_LPM_MUX25_3_4352)
  );
  MUXF7   inst_LPM_MUX23_2_f7 (
    .I0(inst_LPM_MUX23_4_4353),
    .I1(inst_LPM_MUX23_3_4354),
    .S(inst_LPM_FF_0_3734),
    .O(basesoc_sram_bus_dat_r[23])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX23_4 (
    .I0(inst_LPM_FF_1_3733),
    .I1(inst_LPM_FF_2_3732),
    .I2(N161),
    .I3(N225),
    .I4(N97),
    .I5(N33),
    .O(inst_LPM_MUX23_4_4353)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX23_3 (
    .I0(inst_LPM_FF_1_3733),
    .I1(inst_LPM_FF_2_3732),
    .I2(N417),
    .I3(N481),
    .I4(N353),
    .I5(N289),
    .O(inst_LPM_MUX23_3_4354)
  );
  MUXF7   inst_LPM_MUX24_2_f7 (
    .I0(inst_LPM_MUX24_4_4355),
    .I1(inst_LPM_MUX24_3_4356),
    .S(inst_LPM_FF_0_3734),
    .O(basesoc_sram_bus_dat_r[24])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX24_4 (
    .I0(inst_LPM_FF_1_3733),
    .I1(inst_LPM_FF_2_3732),
    .I2(N162),
    .I3(N226),
    .I4(N98),
    .I5(N34),
    .O(inst_LPM_MUX24_4_4355)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX24_3 (
    .I0(inst_LPM_FF_1_3733),
    .I1(inst_LPM_FF_2_3732),
    .I2(N418),
    .I3(N482),
    .I4(N354),
    .I5(N290),
    .O(inst_LPM_MUX24_3_4356)
  );
  MUXF7   inst_LPM_MUX28_2_f7 (
    .I0(inst_LPM_MUX28_4_4357),
    .I1(inst_LPM_MUX28_3_4358),
    .S(inst_LPM_FF_0_3734),
    .O(basesoc_sram_bus_dat_r[28])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX28_4 (
    .I0(inst_LPM_FF_1_3733),
    .I1(inst_LPM_FF_2_3732),
    .I2(N166),
    .I3(N230),
    .I4(N102),
    .I5(N38),
    .O(inst_LPM_MUX28_4_4357)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX28_3 (
    .I0(inst_LPM_FF_1_3733),
    .I1(inst_LPM_FF_2_3732),
    .I2(N422),
    .I3(N486),
    .I4(N358),
    .I5(N294),
    .O(inst_LPM_MUX28_3_4358)
  );
  MUXF7   inst_LPM_MUX26_2_f7 (
    .I0(inst_LPM_MUX26_4_4359),
    .I1(inst_LPM_MUX26_3_4360),
    .S(inst_LPM_FF_0_3734),
    .O(basesoc_sram_bus_dat_r[26])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX26_4 (
    .I0(inst_LPM_FF_1_3733),
    .I1(inst_LPM_FF_2_3732),
    .I2(N164),
    .I3(N228),
    .I4(N100),
    .I5(N36),
    .O(inst_LPM_MUX26_4_4359)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX26_3 (
    .I0(inst_LPM_FF_1_3733),
    .I1(inst_LPM_FF_2_3732),
    .I2(N420),
    .I3(N484),
    .I4(N356),
    .I5(N292),
    .O(inst_LPM_MUX26_3_4360)
  );
  MUXF7   inst_LPM_MUX27_2_f7 (
    .I0(inst_LPM_MUX27_4_4361),
    .I1(inst_LPM_MUX27_3_4362),
    .S(inst_LPM_FF_0_3734),
    .O(basesoc_sram_bus_dat_r[27])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX27_4 (
    .I0(inst_LPM_FF_1_3733),
    .I1(inst_LPM_FF_2_3732),
    .I2(N165),
    .I3(N229),
    .I4(N101),
    .I5(N37),
    .O(inst_LPM_MUX27_4_4361)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX27_3 (
    .I0(inst_LPM_FF_1_3733),
    .I1(inst_LPM_FF_2_3732),
    .I2(N421),
    .I3(N485),
    .I4(N357),
    .I5(N293),
    .O(inst_LPM_MUX27_3_4362)
  );
  MUXF7   inst_LPM_MUX31_2_f7 (
    .I0(inst_LPM_MUX31_4_4363),
    .I1(inst_LPM_MUX31_3_4364),
    .S(inst_LPM_FF_0_3734),
    .O(basesoc_sram_bus_dat_r[31])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX31_4 (
    .I0(inst_LPM_FF_1_3733),
    .I1(inst_LPM_FF_2_3732),
    .I2(N169),
    .I3(N233),
    .I4(N105),
    .I5(N41),
    .O(inst_LPM_MUX31_4_4363)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX31_3 (
    .I0(inst_LPM_FF_1_3733),
    .I1(inst_LPM_FF_2_3732),
    .I2(N425),
    .I3(N489),
    .I4(N361),
    .I5(N297),
    .O(inst_LPM_MUX31_3_4364)
  );
  MUXF7   inst_LPM_MUX29_2_f7 (
    .I0(inst_LPM_MUX29_4_4365),
    .I1(inst_LPM_MUX29_3_4366),
    .S(inst_LPM_FF_0_3734),
    .O(basesoc_sram_bus_dat_r[29])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX29_4 (
    .I0(inst_LPM_FF_1_3733),
    .I1(inst_LPM_FF_2_3732),
    .I2(N167),
    .I3(N231),
    .I4(N103),
    .I5(N39),
    .O(inst_LPM_MUX29_4_4365)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX29_3 (
    .I0(inst_LPM_FF_1_3733),
    .I1(inst_LPM_FF_2_3732),
    .I2(N423),
    .I3(N487),
    .I4(N359),
    .I5(N295),
    .O(inst_LPM_MUX29_3_4366)
  );
  MUXF7   inst_LPM_MUX30_2_f7 (
    .I0(inst_LPM_MUX30_4_4367),
    .I1(inst_LPM_MUX30_3_4368),
    .S(inst_LPM_FF_0_3734),
    .O(basesoc_sram_bus_dat_r[30])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX30_4 (
    .I0(inst_LPM_FF_1_3733),
    .I1(inst_LPM_FF_2_3732),
    .I2(N168),
    .I3(N232),
    .I4(N104),
    .I5(N40),
    .O(inst_LPM_MUX30_4_4367)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  inst_LPM_MUX30_3 (
    .I0(inst_LPM_FF_1_3733),
    .I1(inst_LPM_FF_2_3732),
    .I2(N424),
    .I3(N488),
    .I4(N360),
    .I5(N296),
    .O(inst_LPM_MUX30_3_4368)
  );
  LUT6 #(
    .INIT ( 64'h8008400420021001 ))
  \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_389_o_lut<0>  (
    .I0(_n4067[2]),
    .I1(_n4067[1]),
    .I2(_n4067[0]),
    .I3(Mmux_rhs_array_muxed3231_9640),
    .I4(rhs_array_muxed32[13]),
    .I5(rhs_array_muxed32[12]),
    .O(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_389_o_lut<0>_4369 )
  );
  MUXCY   \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_389_o_cy<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_389_o_lut<0>_4369 ),
    .O(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_389_o_cy<0>_4370 )
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_389_o_lut<1>  (
    .I0(_n4067[5]),
    .I1(_n4067[4]),
    .I2(_n4067[3]),
    .I3(rhs_array_muxed32[16]),
    .I4(rhs_array_muxed32[15]),
    .I5(rhs_array_muxed32[14]),
    .O(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_389_o_lut<1>_4371 )
  );
  MUXCY   \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_389_o_cy<1>  (
    .CI(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_389_o_cy<0>_4370 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_389_o_lut<1>_4371 ),
    .O(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_389_o_cy<1>_4372 )
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_389_o_lut<2>  (
    .I0(_n4067[8]),
    .I1(_n4067[7]),
    .I2(_n4067[6]),
    .I3(rhs_array_muxed32[19]),
    .I4(rhs_array_muxed32[18]),
    .I5(rhs_array_muxed32[17]),
    .O(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_389_o_lut<2>_4373 )
  );
  MUXCY   \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_389_o_cy<2>  (
    .CI(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_389_o_cy<1>_4372 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_389_o_lut<2>_4373 ),
    .O(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_389_o_cy<2>_4374 )
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_389_o_lut<3>  (
    .I0(_n4067[11]),
    .I1(_n4067[10]),
    .I2(_n4067[9]),
    .I3(rhs_array_muxed32[22]),
    .I4(rhs_array_muxed32[21]),
    .I5(rhs_array_muxed32[20]),
    .O(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_389_o_lut<3>_4375 )
  );
  MUXCY   \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_389_o_cy<3>  (
    .CI(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_389_o_cy<2>_4374 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_389_o_lut<3>_4375 ),
    .O(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_389_o_cy<3>_4376 )
  );
  LUT6 #(
    .INIT ( 64'h8040201008040201 ))
  \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_389_o_lut<4>  (
    .I0(_n4067[14]),
    .I1(_n4067[13]),
    .I2(_n4067[12]),
    .I3(rhs_array_muxed32[25]),
    .I4(rhs_array_muxed32[24]),
    .I5(rhs_array_muxed32[23]),
    .O(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_389_o_lut<4>_4377 )
  );
  MUXCY   \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_389_o_cy<4>  (
    .CI(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_389_o_cy<3>_4376 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_389_o_lut<4>_4377 ),
    .O(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_389_o_cy<4>_4378 )
  );
  LUT6 #(
    .INIT ( 64'h8020080240100401 ))
  \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_389_o_lut<5>  (
    .I0(_n4067[17]),
    .I1(_n4067[16]),
    .I2(_n4067[15]),
    .I3(rhs_array_muxed32[27]),
    .I4(rhs_array_muxed32[26]),
    .I5(rhs_array_muxed32[28]),
    .O(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_389_o_lut<5>_4379 )
  );
  MUXCY   \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_389_o_cy<5>  (
    .CI(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_389_o_cy<4>_4378 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_389_o_lut<5>_4379 ),
    .O(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_389_o_cy<5>_4380 )
  );
  MUXCY   \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_389_o_cy<6>  (
    .CI(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_389_o_cy<5>_4380 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_389_o_lut<6>_4381 ),
    .O(\basesoc_tag_do_tag[20]_GND_1_o_equal_389_o )
  );
  IBUFG #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IOSTANDARD ( "DEFAULT" ))
  IBUFG_0 (
    .I(clk100),
    .O(crg_clk100a)
  );
  BUFIO2 #(
    .DIVIDE_BYPASS ( "TRUE" ),
    .I_INVERT ( "FALSE" ),
    .USE_DOUBLER ( "FALSE" ),
    .DIVIDE ( 1 ))
  BUFIO2_1 (
    .DIVCLK(crg_clk100b),
    .IOCLK(NLW_BUFIO2_IOCLK_UNCONNECTED),
    .I(crg_clk100a),
    .SERDESSTROBE(NLW_BUFIO2_SERDESSTROBE_UNCONNECTED)
  );
  DCM_CLKGEN #(
    .SPREAD_SPECTRUM ( "NONE" ),
    .STARTUP_WAIT ( "FALSE" ),
    .CLKFXDV_DIVIDE ( 2 ),
    .CLKFX_DIVIDE ( 4 ),
    .CLKFX_MULTIPLY ( 2 ),
    .CLKFX_MD_MAX ( 0.500000 ),
    .CLKIN_PERIOD ( 10.000000 ))
  crg_periph_dcm_clkgen (
    .CLKFX180(NLW_crg_periph_dcm_clkgen_CLKFX180_UNCONNECTED),
    .CLKIN(crg_clk100a),
    .PROGDATA(NLW_crg_periph_dcm_clkgen_PROGDATA_UNCONNECTED),
    .CLKFX(base50_clk),
    .PROGEN(NLW_crg_periph_dcm_clkgen_PROGEN_UNCONNECTED),
    .PROGDONE(NLW_crg_periph_dcm_clkgen_PROGDONE_UNCONNECTED),
    .CLKFXDV(NLW_crg_periph_dcm_clkgen_CLKFXDV_UNCONNECTED),
    .FREEZEDCM(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .PROGCLK(NLW_crg_periph_dcm_clkgen_PROGCLK_UNCONNECTED),
    .RST(sys_rst),
    .LOCKED(crg_dcm_base50_locked),
    .STATUS({\NLW_crg_periph_dcm_clkgen_STATUS<2>_UNCONNECTED , \NLW_crg_periph_dcm_clkgen_STATUS<1>_UNCONNECTED })
  );
  PLL_ADV #(
    .BANDWIDTH ( "OPTIMIZED" ),
    .CLKFBOUT_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT0_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT1_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT2_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT3_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT4_DESKEW_ADJUST ( "NONE" ),
    .CLKOUT5_DESKEW_ADJUST ( "NONE" ),
    .CLK_FEEDBACK ( "CLKFBOUT" ),
    .COMPENSATION ( "INTERNAL" ),
    .EN_REL ( "FALSE" ),
    .PLL_PMCD_MODE ( "FALSE" ),
    .RESET_ON_LOSS_OF_LOCK ( "FALSE" ),
    .RST_DEASSERT_CLK ( "CLKIN1" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .CLKFBOUT_MULT ( 20 ),
    .CLKOUT0_DIVIDE ( 2 ),
    .CLKOUT1_DIVIDE ( 2 ),
    .CLKOUT2_DIVIDE ( 4 ),
    .CLKOUT3_DIVIDE ( 4 ),
    .CLKOUT4_DIVIDE ( 8 ),
    .CLKOUT5_DIVIDE ( 8 ),
    .DIVCLK_DIVIDE ( 3 ),
    .CLKFBOUT_PHASE ( 0.000000 ),
    .CLKIN1_PERIOD ( 10.000000 ),
    .CLKIN2_PERIOD ( 0.000000 ),
    .CLKOUT0_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT0_PHASE ( 0.000000 ),
    .CLKOUT1_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT1_PHASE ( 0.000000 ),
    .CLKOUT2_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT2_PHASE ( 270.000000 ),
    .CLKOUT3_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT3_PHASE ( 270.000000 ),
    .CLKOUT4_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT4_PHASE ( 0.000000 ),
    .CLKOUT5_DUTY_CYCLE ( 0.500000 ),
    .CLKOUT5_PHASE ( 0.000000 ),
    .REF_JITTER ( 0.010000 ))
  crg_pll_adv (
    .CLKOUT3(crg_unbuf_sdram_half_b),
    .CLKFBIN(crg_pll_fb),
    .CLKOUTDCM3(NLW_crg_pll_adv_CLKOUTDCM3_UNCONNECTED),
    .CLKFBOUT(crg_pll_fb),
    .DCLK(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKOUTDCM4(NLW_crg_pll_adv_CLKOUTDCM4_UNCONNECTED),
    .CLKOUT1(NLW_crg_pll_adv_CLKOUT1_UNCONNECTED),
    .DEN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKOUT5(crg_unbuf_sys),
    .CLKINSEL(basesoc_sdram_tccdcon_ready),
    .CLKIN2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKOUTDCM2(NLW_crg_pll_adv_CLKOUTDCM2_UNCONNECTED),
    .DRDY(NLW_crg_pll_adv_DRDY_UNCONNECTED),
    .CLKOUTDCM1(NLW_crg_pll_adv_CLKOUTDCM1_UNCONNECTED),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .DWE(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKOUTDCM5(NLW_crg_pll_adv_CLKOUTDCM5_UNCONNECTED),
    .CLKFBDCM(NLW_crg_pll_adv_CLKFBDCM_UNCONNECTED),
    .CLKOUT0(crg_unbuf_sdram_full),
    .CLKOUT4(NLW_crg_pll_adv_CLKOUT4_UNCONNECTED),
    .REL(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKIN1(crg_clk100b),
    .CLKOUT2(crg_unbuf_sdram_half_a),
    .CLKOUTDCM0(NLW_crg_pll_adv_CLKOUTDCM0_UNCONNECTED),
    .LOCKED(crg_pll_lckd),
    .DADDR({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1]}),
    .DI({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1]}),
    .DO({\NLW_crg_pll_adv_DO<15>_UNCONNECTED , \NLW_crg_pll_adv_DO<14>_UNCONNECTED , \NLW_crg_pll_adv_DO<13>_UNCONNECTED , 
\NLW_crg_pll_adv_DO<12>_UNCONNECTED , \NLW_crg_pll_adv_DO<11>_UNCONNECTED , \NLW_crg_pll_adv_DO<10>_UNCONNECTED , \NLW_crg_pll_adv_DO<9>_UNCONNECTED 
, \NLW_crg_pll_adv_DO<8>_UNCONNECTED , \NLW_crg_pll_adv_DO<7>_UNCONNECTED , \NLW_crg_pll_adv_DO<6>_UNCONNECTED , \NLW_crg_pll_adv_DO<5>_UNCONNECTED , 
\NLW_crg_pll_adv_DO<4>_UNCONNECTED , \NLW_crg_pll_adv_DO<3>_UNCONNECTED , \NLW_crg_pll_adv_DO<2>_UNCONNECTED , \NLW_crg_pll_adv_DO<1>_UNCONNECTED , 
\NLW_crg_pll_adv_DO<0>_UNCONNECTED })
  );
  BUFPLL #(
    .ENABLE_SYNC ( "TRUE" ),
    .DIVIDE ( 4 ))
  sdram_full_bufpll (
    .IOCLK(sdram_full_wr_clk),
    .LOCK(NLW_sdram_full_bufpll_LOCK_UNCONNECTED),
    .SERDESSTROBE(crg_clk4x_wr_strb),
    .PLLIN(crg_unbuf_sdram_full),
    .GCLK(sys_clk),
    .LOCKED(crg_pll_lckd)
  );
  BUFG   sdram_half_a_bufpll (
    .O(sdram_half_clk),
    .I(crg_unbuf_sdram_half_a)
  );
  BUFG   sdram_half_b_bufpll (
    .O(crg_clk_sdram_half_shifted),
    .I(crg_unbuf_sdram_half_b)
  );
  BUFG   sys_bufg (
    .O(sys_clk),
    .I(crg_unbuf_sys)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_2 (
    .SHIFTOUT1(NLW_OSERDES2_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record3_wrdata[16]),
    .D3(ddrphy_record3_wrdata[0]),
    .CLKDIV(sys_clk),
    .TQ(ddrphy_dq_t[0]),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .T4(ddrphy_drive_dq_n0),
    .OCE(basesoc_sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT3(NLW_OSERDES2_SHIFTOUT3_UNCONNECTED),
    .OQ(ddrphy_dq_o[0]),
    .CLK0(sdram_full_wr_clk),
    .T1(ddrphy_drive_dq_n1_840),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(ddrphy_record2_wrdata[0]),
    .D4(basesoc_sdram_master_p0_wrdata[16]),
    .TCE(basesoc_sdram_tccdcon_ready),
    .T3(ddrphy_drive_dq_n1_840),
    .SHIFTOUT2(NLW_OSERDES2_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT4(NLW_OSERDES2_SHIFTOUT4_UNCONNECTED),
    .T2(ddrphy_drive_dq_n1_840)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_1 (
    .SHIFTOUT1(NLW_OSERDES2_1_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record3_wrdata[17]),
    .D3(ddrphy_record3_wrdata[1]),
    .CLKDIV(sys_clk),
    .TQ(ddrphy_dq_t[1]),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .T4(ddrphy_drive_dq_n0),
    .OCE(basesoc_sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT3(NLW_OSERDES2_1_SHIFTOUT3_UNCONNECTED),
    .OQ(ddrphy_dq_o[1]),
    .CLK0(sdram_full_wr_clk),
    .T1(ddrphy_drive_dq_n1_840),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(ddrphy_record2_wrdata[1]),
    .D4(basesoc_sdram_master_p0_wrdata[17]),
    .TCE(basesoc_sdram_tccdcon_ready),
    .T3(ddrphy_drive_dq_n1_840),
    .SHIFTOUT2(NLW_OSERDES2_1_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT4(NLW_OSERDES2_1_SHIFTOUT4_UNCONNECTED),
    .T2(ddrphy_drive_dq_n1_840)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_2_2552 (
    .SHIFTOUT1(NLW_OSERDES2_2_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record3_wrdata[18]),
    .D3(ddrphy_record3_wrdata[2]),
    .CLKDIV(sys_clk),
    .TQ(ddrphy_dq_t[2]),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .T4(ddrphy_drive_dq_n0),
    .OCE(basesoc_sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT3(NLW_OSERDES2_2_SHIFTOUT3_UNCONNECTED),
    .OQ(ddrphy_dq_o[2]),
    .CLK0(sdram_full_wr_clk),
    .T1(ddrphy_drive_dq_n1_840),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(ddrphy_record2_wrdata[2]),
    .D4(basesoc_sdram_master_p0_wrdata[18]),
    .TCE(basesoc_sdram_tccdcon_ready),
    .T3(ddrphy_drive_dq_n1_840),
    .SHIFTOUT2(NLW_OSERDES2_2_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT4(NLW_OSERDES2_2_SHIFTOUT4_UNCONNECTED),
    .T2(ddrphy_drive_dq_n1_840)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_3 (
    .SHIFTOUT1(NLW_OSERDES2_3_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record3_wrdata[19]),
    .D3(ddrphy_record3_wrdata[3]),
    .CLKDIV(sys_clk),
    .TQ(ddrphy_dq_t[3]),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .T4(ddrphy_drive_dq_n0),
    .OCE(basesoc_sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT3(NLW_OSERDES2_3_SHIFTOUT3_UNCONNECTED),
    .OQ(ddrphy_dq_o[3]),
    .CLK0(sdram_full_wr_clk),
    .T1(ddrphy_drive_dq_n1_840),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(ddrphy_record2_wrdata[3]),
    .D4(basesoc_sdram_master_p0_wrdata[19]),
    .TCE(basesoc_sdram_tccdcon_ready),
    .T3(ddrphy_drive_dq_n1_840),
    .SHIFTOUT2(NLW_OSERDES2_3_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT4(NLW_OSERDES2_3_SHIFTOUT4_UNCONNECTED),
    .T2(ddrphy_drive_dq_n1_840)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_4 (
    .SHIFTOUT1(NLW_OSERDES2_4_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record3_wrdata[20]),
    .D3(ddrphy_record3_wrdata[4]),
    .CLKDIV(sys_clk),
    .TQ(ddrphy_dq_t[4]),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .T4(ddrphy_drive_dq_n0),
    .OCE(basesoc_sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT3(NLW_OSERDES2_4_SHIFTOUT3_UNCONNECTED),
    .OQ(ddrphy_dq_o[4]),
    .CLK0(sdram_full_wr_clk),
    .T1(ddrphy_drive_dq_n1_840),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(ddrphy_record2_wrdata[4]),
    .D4(basesoc_sdram_master_p0_wrdata[20]),
    .TCE(basesoc_sdram_tccdcon_ready),
    .T3(ddrphy_drive_dq_n1_840),
    .SHIFTOUT2(NLW_OSERDES2_4_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT4(NLW_OSERDES2_4_SHIFTOUT4_UNCONNECTED),
    .T2(ddrphy_drive_dq_n1_840)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_5 (
    .SHIFTOUT1(NLW_OSERDES2_5_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record3_wrdata[21]),
    .D3(ddrphy_record3_wrdata[5]),
    .CLKDIV(sys_clk),
    .TQ(ddrphy_dq_t[5]),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .T4(ddrphy_drive_dq_n0),
    .OCE(basesoc_sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT3(NLW_OSERDES2_5_SHIFTOUT3_UNCONNECTED),
    .OQ(ddrphy_dq_o[5]),
    .CLK0(sdram_full_wr_clk),
    .T1(ddrphy_drive_dq_n1_840),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(ddrphy_record2_wrdata[5]),
    .D4(basesoc_sdram_master_p0_wrdata[21]),
    .TCE(basesoc_sdram_tccdcon_ready),
    .T3(ddrphy_drive_dq_n1_840),
    .SHIFTOUT2(NLW_OSERDES2_5_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT4(NLW_OSERDES2_5_SHIFTOUT4_UNCONNECTED),
    .T2(ddrphy_drive_dq_n1_840)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_6 (
    .SHIFTOUT1(NLW_OSERDES2_6_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record3_wrdata[22]),
    .D3(ddrphy_record3_wrdata[6]),
    .CLKDIV(sys_clk),
    .TQ(ddrphy_dq_t[6]),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .T4(ddrphy_drive_dq_n0),
    .OCE(basesoc_sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT3(NLW_OSERDES2_6_SHIFTOUT3_UNCONNECTED),
    .OQ(ddrphy_dq_o[6]),
    .CLK0(sdram_full_wr_clk),
    .T1(ddrphy_drive_dq_n1_840),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(ddrphy_record2_wrdata[6]),
    .D4(basesoc_sdram_master_p0_wrdata[22]),
    .TCE(basesoc_sdram_tccdcon_ready),
    .T3(ddrphy_drive_dq_n1_840),
    .SHIFTOUT2(NLW_OSERDES2_6_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT4(NLW_OSERDES2_6_SHIFTOUT4_UNCONNECTED),
    .T2(ddrphy_drive_dq_n1_840)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_7 (
    .SHIFTOUT1(NLW_OSERDES2_7_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record3_wrdata[23]),
    .D3(ddrphy_record3_wrdata[7]),
    .CLKDIV(sys_clk),
    .TQ(ddrphy_dq_t[7]),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .T4(ddrphy_drive_dq_n0),
    .OCE(basesoc_sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT3(NLW_OSERDES2_7_SHIFTOUT3_UNCONNECTED),
    .OQ(ddrphy_dq_o[7]),
    .CLK0(sdram_full_wr_clk),
    .T1(ddrphy_drive_dq_n1_840),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(ddrphy_record2_wrdata[7]),
    .D4(basesoc_sdram_master_p0_wrdata[23]),
    .TCE(basesoc_sdram_tccdcon_ready),
    .T3(ddrphy_drive_dq_n1_840),
    .SHIFTOUT2(NLW_OSERDES2_7_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT4(NLW_OSERDES2_7_SHIFTOUT4_UNCONNECTED),
    .T2(ddrphy_drive_dq_n1_840)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_8 (
    .SHIFTOUT1(NLW_OSERDES2_8_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record3_wrdata[24]),
    .D3(ddrphy_record3_wrdata[8]),
    .CLKDIV(sys_clk),
    .TQ(ddrphy_dq_t[8]),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .T4(ddrphy_drive_dq_n0),
    .OCE(basesoc_sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT3(NLW_OSERDES2_8_SHIFTOUT3_UNCONNECTED),
    .OQ(ddrphy_dq_o[8]),
    .CLK0(sdram_full_wr_clk),
    .T1(ddrphy_drive_dq_n1_840),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(ddrphy_record2_wrdata[8]),
    .D4(basesoc_sdram_master_p0_wrdata[24]),
    .TCE(basesoc_sdram_tccdcon_ready),
    .T3(ddrphy_drive_dq_n1_840),
    .SHIFTOUT2(NLW_OSERDES2_8_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT4(NLW_OSERDES2_8_SHIFTOUT4_UNCONNECTED),
    .T2(ddrphy_drive_dq_n1_840)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_9 (
    .SHIFTOUT1(NLW_OSERDES2_9_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record3_wrdata[25]),
    .D3(ddrphy_record3_wrdata[9]),
    .CLKDIV(sys_clk),
    .TQ(ddrphy_dq_t[9]),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .T4(ddrphy_drive_dq_n0),
    .OCE(basesoc_sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT3(NLW_OSERDES2_9_SHIFTOUT3_UNCONNECTED),
    .OQ(ddrphy_dq_o[9]),
    .CLK0(sdram_full_wr_clk),
    .T1(ddrphy_drive_dq_n1_840),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(ddrphy_record2_wrdata[9]),
    .D4(basesoc_sdram_master_p0_wrdata[25]),
    .TCE(basesoc_sdram_tccdcon_ready),
    .T3(ddrphy_drive_dq_n1_840),
    .SHIFTOUT2(NLW_OSERDES2_9_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT4(NLW_OSERDES2_9_SHIFTOUT4_UNCONNECTED),
    .T2(ddrphy_drive_dq_n1_840)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_10 (
    .SHIFTOUT1(NLW_OSERDES2_10_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record3_wrdata[26]),
    .D3(ddrphy_record3_wrdata[10]),
    .CLKDIV(sys_clk),
    .TQ(ddrphy_dq_t[10]),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .T4(ddrphy_drive_dq_n0),
    .OCE(basesoc_sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT3(NLW_OSERDES2_10_SHIFTOUT3_UNCONNECTED),
    .OQ(ddrphy_dq_o[10]),
    .CLK0(sdram_full_wr_clk),
    .T1(ddrphy_drive_dq_n1_840),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(ddrphy_record2_wrdata[10]),
    .D4(basesoc_sdram_master_p0_wrdata[26]),
    .TCE(basesoc_sdram_tccdcon_ready),
    .T3(ddrphy_drive_dq_n1_840),
    .SHIFTOUT2(NLW_OSERDES2_10_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT4(NLW_OSERDES2_10_SHIFTOUT4_UNCONNECTED),
    .T2(ddrphy_drive_dq_n1_840)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_11 (
    .SHIFTOUT1(NLW_OSERDES2_11_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record3_wrdata[27]),
    .D3(ddrphy_record3_wrdata[11]),
    .CLKDIV(sys_clk),
    .TQ(ddrphy_dq_t[11]),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .T4(ddrphy_drive_dq_n0),
    .OCE(basesoc_sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT3(NLW_OSERDES2_11_SHIFTOUT3_UNCONNECTED),
    .OQ(ddrphy_dq_o[11]),
    .CLK0(sdram_full_wr_clk),
    .T1(ddrphy_drive_dq_n1_840),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(ddrphy_record2_wrdata[11]),
    .D4(basesoc_sdram_master_p0_wrdata[27]),
    .TCE(basesoc_sdram_tccdcon_ready),
    .T3(ddrphy_drive_dq_n1_840),
    .SHIFTOUT2(NLW_OSERDES2_11_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT4(NLW_OSERDES2_11_SHIFTOUT4_UNCONNECTED),
    .T2(ddrphy_drive_dq_n1_840)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_12 (
    .SHIFTOUT1(NLW_OSERDES2_12_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record3_wrdata[28]),
    .D3(ddrphy_record3_wrdata[12]),
    .CLKDIV(sys_clk),
    .TQ(ddrphy_dq_t[12]),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .T4(ddrphy_drive_dq_n0),
    .OCE(basesoc_sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT3(NLW_OSERDES2_12_SHIFTOUT3_UNCONNECTED),
    .OQ(ddrphy_dq_o[12]),
    .CLK0(sdram_full_wr_clk),
    .T1(ddrphy_drive_dq_n1_840),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(ddrphy_record2_wrdata[12]),
    .D4(basesoc_sdram_master_p0_wrdata[28]),
    .TCE(basesoc_sdram_tccdcon_ready),
    .T3(ddrphy_drive_dq_n1_840),
    .SHIFTOUT2(NLW_OSERDES2_12_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT4(NLW_OSERDES2_12_SHIFTOUT4_UNCONNECTED),
    .T2(ddrphy_drive_dq_n1_840)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_13 (
    .SHIFTOUT1(NLW_OSERDES2_13_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record3_wrdata[29]),
    .D3(ddrphy_record3_wrdata[13]),
    .CLKDIV(sys_clk),
    .TQ(ddrphy_dq_t[13]),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .T4(ddrphy_drive_dq_n0),
    .OCE(basesoc_sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT3(NLW_OSERDES2_13_SHIFTOUT3_UNCONNECTED),
    .OQ(ddrphy_dq_o[13]),
    .CLK0(sdram_full_wr_clk),
    .T1(ddrphy_drive_dq_n1_840),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(ddrphy_record2_wrdata[13]),
    .D4(basesoc_sdram_master_p0_wrdata[29]),
    .TCE(basesoc_sdram_tccdcon_ready),
    .T3(ddrphy_drive_dq_n1_840),
    .SHIFTOUT2(NLW_OSERDES2_13_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT4(NLW_OSERDES2_13_SHIFTOUT4_UNCONNECTED),
    .T2(ddrphy_drive_dq_n1_840)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_14 (
    .SHIFTOUT1(NLW_OSERDES2_14_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record3_wrdata[30]),
    .D3(ddrphy_record3_wrdata[14]),
    .CLKDIV(sys_clk),
    .TQ(ddrphy_dq_t[14]),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .T4(ddrphy_drive_dq_n0),
    .OCE(basesoc_sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT3(NLW_OSERDES2_14_SHIFTOUT3_UNCONNECTED),
    .OQ(ddrphy_dq_o[14]),
    .CLK0(sdram_full_wr_clk),
    .T1(ddrphy_drive_dq_n1_840),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(ddrphy_record2_wrdata[14]),
    .D4(basesoc_sdram_master_p0_wrdata[30]),
    .TCE(basesoc_sdram_tccdcon_ready),
    .T3(ddrphy_drive_dq_n1_840),
    .SHIFTOUT2(NLW_OSERDES2_14_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT4(NLW_OSERDES2_14_SHIFTOUT4_UNCONNECTED),
    .T2(ddrphy_drive_dq_n1_840)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_15 (
    .SHIFTOUT1(NLW_OSERDES2_15_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record3_wrdata[31]),
    .D3(ddrphy_record3_wrdata[15]),
    .CLKDIV(sys_clk),
    .TQ(ddrphy_dq_t[15]),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .T4(ddrphy_drive_dq_n0),
    .OCE(basesoc_sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT3(NLW_OSERDES2_15_SHIFTOUT3_UNCONNECTED),
    .OQ(ddrphy_dq_o[15]),
    .CLK0(sdram_full_wr_clk),
    .T1(ddrphy_drive_dq_n1_840),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(ddrphy_record2_wrdata[15]),
    .D4(basesoc_sdram_master_p0_wrdata[31]),
    .TCE(basesoc_sdram_tccdcon_ready),
    .T3(ddrphy_drive_dq_n1_840),
    .SHIFTOUT2(NLW_OSERDES2_15_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT4(NLW_OSERDES2_15_SHIFTOUT4_UNCONNECTED),
    .T2(ddrphy_drive_dq_n1_840)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_16 (
    .SHIFTOUT1(NLW_OSERDES2_16_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record2_wrdata_mask[0]),
    .D3(ddrphy_record2_wrdata_mask[0]),
    .CLKDIV(sys_clk),
    .TQ(NLW_OSERDES2_16_TQ_UNCONNECTED),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .T4(NLW_OSERDES2_16_T4_UNCONNECTED),
    .OCE(basesoc_sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT3(NLW_OSERDES2_16_SHIFTOUT3_UNCONNECTED),
    .OQ(ddram_dm_0_OBUF_233),
    .CLK0(sdram_full_wr_clk),
    .T1(NLW_OSERDES2_16_T1_UNCONNECTED),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(ddrphy_record2_wrdata_mask[0]),
    .D4(basesoc_sdram_master_p0_wrdata_mask[0]),
    .TCE(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .T3(NLW_OSERDES2_16_T3_UNCONNECTED),
    .SHIFTOUT2(NLW_OSERDES2_16_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT4(NLW_OSERDES2_16_SHIFTOUT4_UNCONNECTED),
    .T2(NLW_OSERDES2_16_T2_UNCONNECTED)
  );
  OSERDES2 #(
    .BYPASS_GCLK_FF ( "FALSE" ),
    .DATA_RATE_OQ ( "SDR" ),
    .DATA_RATE_OT ( "SDR" ),
    .OUTPUT_MODE ( "SINGLE_ENDED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ),
    .TRAIN_PATTERN ( 0 ))
  OSERDES2_17 (
    .SHIFTOUT1(NLW_OSERDES2_17_SHIFTOUT1_UNCONNECTED),
    .D2(ddrphy_record2_wrdata_mask[0]),
    .D3(ddrphy_record2_wrdata_mask[0]),
    .CLKDIV(sys_clk),
    .TQ(NLW_OSERDES2_17_TQ_UNCONNECTED),
    .SHIFTIN1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .T4(NLW_OSERDES2_17_T4_UNCONNECTED),
    .OCE(basesoc_sdram_tccdcon_ready),
    .SHIFTIN4(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTIN3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT3(NLW_OSERDES2_17_SHIFTOUT3_UNCONNECTED),
    .OQ(ddram_dm_1_OBUF_234),
    .CLK0(sdram_full_wr_clk),
    .T1(NLW_OSERDES2_17_T1_UNCONNECTED),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(ddrphy_record2_wrdata_mask[0]),
    .D4(basesoc_sdram_master_p0_wrdata_mask[0]),
    .TCE(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .T3(NLW_OSERDES2_17_T3_UNCONNECTED),
    .SHIFTOUT2(NLW_OSERDES2_17_SHIFTOUT2_UNCONNECTED),
    .TRAIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .SHIFTOUT4(NLW_OSERDES2_17_SHIFTOUT4_UNCONNECTED),
    .T2(NLW_OSERDES2_17_T2_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_3 (
    .CFB0(NLW_ISERDES2_CFB0_UNCONNECTED),
    .CLKDIV(sys_clk),
    .Q3(ddrphy_record1_rddata[16]),
    .DFB(NLW_ISERDES2_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tccdcon_ready),
    .CFB1(NLW_ISERDES2_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_VALID_UNCONNECTED),
    .Q4(ddrphy_record1_rddata[0]),
    .Q2(ddrphy_record0_rddata[0]),
    .Q1(ddrphy_record0_rddata[16]),
    .FABRICOUT(NLW_ISERDES2_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(ddrphy_dq_i[0]),
    .RST(sys_rst),
    .BITSLIP(ddrphy_bitslip_inc_790),
    .SHIFTOUT(NLW_ISERDES2_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_1 (
    .CFB0(NLW_ISERDES2_1_CFB0_UNCONNECTED),
    .CLKDIV(sys_clk),
    .Q3(ddrphy_record1_rddata[17]),
    .DFB(NLW_ISERDES2_1_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tccdcon_ready),
    .CFB1(NLW_ISERDES2_1_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_1_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_1_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_1_VALID_UNCONNECTED),
    .Q4(ddrphy_record1_rddata[1]),
    .Q2(ddrphy_record0_rddata[1]),
    .Q1(ddrphy_record0_rddata[17]),
    .FABRICOUT(NLW_ISERDES2_1_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(ddrphy_dq_i[1]),
    .RST(sys_rst),
    .BITSLIP(ddrphy_bitslip_inc_790),
    .SHIFTOUT(NLW_ISERDES2_1_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_2 (
    .CFB0(NLW_ISERDES2_2_CFB0_UNCONNECTED),
    .CLKDIV(sys_clk),
    .Q3(ddrphy_record1_rddata[18]),
    .DFB(NLW_ISERDES2_2_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tccdcon_ready),
    .CFB1(NLW_ISERDES2_2_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_2_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_2_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_2_VALID_UNCONNECTED),
    .Q4(ddrphy_record1_rddata[2]),
    .Q2(ddrphy_record0_rddata[2]),
    .Q1(ddrphy_record0_rddata[18]),
    .FABRICOUT(NLW_ISERDES2_2_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(ddrphy_dq_i[2]),
    .RST(sys_rst),
    .BITSLIP(ddrphy_bitslip_inc_790),
    .SHIFTOUT(NLW_ISERDES2_2_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_3_2571 (
    .CFB0(NLW_ISERDES2_3_CFB0_UNCONNECTED),
    .CLKDIV(sys_clk),
    .Q3(ddrphy_record1_rddata[19]),
    .DFB(NLW_ISERDES2_3_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tccdcon_ready),
    .CFB1(NLW_ISERDES2_3_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_3_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_3_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_3_VALID_UNCONNECTED),
    .Q4(ddrphy_record1_rddata[3]),
    .Q2(ddrphy_record0_rddata[3]),
    .Q1(ddrphy_record0_rddata[19]),
    .FABRICOUT(NLW_ISERDES2_3_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(ddrphy_dq_i[3]),
    .RST(sys_rst),
    .BITSLIP(ddrphy_bitslip_inc_790),
    .SHIFTOUT(NLW_ISERDES2_3_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_4 (
    .CFB0(NLW_ISERDES2_4_CFB0_UNCONNECTED),
    .CLKDIV(sys_clk),
    .Q3(ddrphy_record1_rddata[20]),
    .DFB(NLW_ISERDES2_4_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tccdcon_ready),
    .CFB1(NLW_ISERDES2_4_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_4_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_4_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_4_VALID_UNCONNECTED),
    .Q4(ddrphy_record1_rddata[4]),
    .Q2(ddrphy_record0_rddata[4]),
    .Q1(ddrphy_record0_rddata[20]),
    .FABRICOUT(NLW_ISERDES2_4_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(ddrphy_dq_i[4]),
    .RST(sys_rst),
    .BITSLIP(ddrphy_bitslip_inc_790),
    .SHIFTOUT(NLW_ISERDES2_4_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_5 (
    .CFB0(NLW_ISERDES2_5_CFB0_UNCONNECTED),
    .CLKDIV(sys_clk),
    .Q3(ddrphy_record1_rddata[21]),
    .DFB(NLW_ISERDES2_5_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tccdcon_ready),
    .CFB1(NLW_ISERDES2_5_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_5_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_5_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_5_VALID_UNCONNECTED),
    .Q4(ddrphy_record1_rddata[5]),
    .Q2(ddrphy_record0_rddata[5]),
    .Q1(ddrphy_record0_rddata[21]),
    .FABRICOUT(NLW_ISERDES2_5_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(ddrphy_dq_i[5]),
    .RST(sys_rst),
    .BITSLIP(ddrphy_bitslip_inc_790),
    .SHIFTOUT(NLW_ISERDES2_5_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_6 (
    .CFB0(NLW_ISERDES2_6_CFB0_UNCONNECTED),
    .CLKDIV(sys_clk),
    .Q3(ddrphy_record1_rddata[22]),
    .DFB(NLW_ISERDES2_6_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tccdcon_ready),
    .CFB1(NLW_ISERDES2_6_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_6_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_6_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_6_VALID_UNCONNECTED),
    .Q4(ddrphy_record1_rddata[6]),
    .Q2(ddrphy_record0_rddata[6]),
    .Q1(ddrphy_record0_rddata[22]),
    .FABRICOUT(NLW_ISERDES2_6_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(ddrphy_dq_i[6]),
    .RST(sys_rst),
    .BITSLIP(ddrphy_bitslip_inc_790),
    .SHIFTOUT(NLW_ISERDES2_6_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_7 (
    .CFB0(NLW_ISERDES2_7_CFB0_UNCONNECTED),
    .CLKDIV(sys_clk),
    .Q3(ddrphy_record1_rddata[23]),
    .DFB(NLW_ISERDES2_7_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tccdcon_ready),
    .CFB1(NLW_ISERDES2_7_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_7_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_7_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_7_VALID_UNCONNECTED),
    .Q4(ddrphy_record1_rddata[7]),
    .Q2(ddrphy_record0_rddata[7]),
    .Q1(ddrphy_record0_rddata[23]),
    .FABRICOUT(NLW_ISERDES2_7_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(ddrphy_dq_i[7]),
    .RST(sys_rst),
    .BITSLIP(ddrphy_bitslip_inc_790),
    .SHIFTOUT(NLW_ISERDES2_7_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_8 (
    .CFB0(NLW_ISERDES2_8_CFB0_UNCONNECTED),
    .CLKDIV(sys_clk),
    .Q3(ddrphy_record1_rddata[24]),
    .DFB(NLW_ISERDES2_8_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tccdcon_ready),
    .CFB1(NLW_ISERDES2_8_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_8_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_8_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_8_VALID_UNCONNECTED),
    .Q4(ddrphy_record1_rddata[8]),
    .Q2(ddrphy_record0_rddata[8]),
    .Q1(ddrphy_record0_rddata[24]),
    .FABRICOUT(NLW_ISERDES2_8_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(ddrphy_dq_i[8]),
    .RST(sys_rst),
    .BITSLIP(ddrphy_bitslip_inc_790),
    .SHIFTOUT(NLW_ISERDES2_8_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_9 (
    .CFB0(NLW_ISERDES2_9_CFB0_UNCONNECTED),
    .CLKDIV(sys_clk),
    .Q3(ddrphy_record1_rddata[25]),
    .DFB(NLW_ISERDES2_9_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tccdcon_ready),
    .CFB1(NLW_ISERDES2_9_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_9_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_9_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_9_VALID_UNCONNECTED),
    .Q4(ddrphy_record1_rddata[9]),
    .Q2(ddrphy_record0_rddata[9]),
    .Q1(ddrphy_record0_rddata[25]),
    .FABRICOUT(NLW_ISERDES2_9_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(ddrphy_dq_i[9]),
    .RST(sys_rst),
    .BITSLIP(ddrphy_bitslip_inc_790),
    .SHIFTOUT(NLW_ISERDES2_9_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_10 (
    .CFB0(NLW_ISERDES2_10_CFB0_UNCONNECTED),
    .CLKDIV(sys_clk),
    .Q3(ddrphy_record1_rddata[26]),
    .DFB(NLW_ISERDES2_10_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tccdcon_ready),
    .CFB1(NLW_ISERDES2_10_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_10_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_10_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_10_VALID_UNCONNECTED),
    .Q4(ddrphy_record1_rddata[10]),
    .Q2(ddrphy_record0_rddata[10]),
    .Q1(ddrphy_record0_rddata[26]),
    .FABRICOUT(NLW_ISERDES2_10_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(ddrphy_dq_i[10]),
    .RST(sys_rst),
    .BITSLIP(ddrphy_bitslip_inc_790),
    .SHIFTOUT(NLW_ISERDES2_10_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_11 (
    .CFB0(NLW_ISERDES2_11_CFB0_UNCONNECTED),
    .CLKDIV(sys_clk),
    .Q3(ddrphy_record1_rddata[27]),
    .DFB(NLW_ISERDES2_11_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tccdcon_ready),
    .CFB1(NLW_ISERDES2_11_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_11_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_11_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_11_VALID_UNCONNECTED),
    .Q4(ddrphy_record1_rddata[11]),
    .Q2(ddrphy_record0_rddata[11]),
    .Q1(ddrphy_record0_rddata[27]),
    .FABRICOUT(NLW_ISERDES2_11_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(ddrphy_dq_i[11]),
    .RST(sys_rst),
    .BITSLIP(ddrphy_bitslip_inc_790),
    .SHIFTOUT(NLW_ISERDES2_11_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_12 (
    .CFB0(NLW_ISERDES2_12_CFB0_UNCONNECTED),
    .CLKDIV(sys_clk),
    .Q3(ddrphy_record1_rddata[28]),
    .DFB(NLW_ISERDES2_12_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tccdcon_ready),
    .CFB1(NLW_ISERDES2_12_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_12_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_12_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_12_VALID_UNCONNECTED),
    .Q4(ddrphy_record1_rddata[12]),
    .Q2(ddrphy_record0_rddata[12]),
    .Q1(ddrphy_record0_rddata[28]),
    .FABRICOUT(NLW_ISERDES2_12_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(ddrphy_dq_i[12]),
    .RST(sys_rst),
    .BITSLIP(ddrphy_bitslip_inc_790),
    .SHIFTOUT(NLW_ISERDES2_12_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_13 (
    .CFB0(NLW_ISERDES2_13_CFB0_UNCONNECTED),
    .CLKDIV(sys_clk),
    .Q3(ddrphy_record1_rddata[29]),
    .DFB(NLW_ISERDES2_13_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tccdcon_ready),
    .CFB1(NLW_ISERDES2_13_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_13_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_13_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_13_VALID_UNCONNECTED),
    .Q4(ddrphy_record1_rddata[13]),
    .Q2(ddrphy_record0_rddata[13]),
    .Q1(ddrphy_record0_rddata[29]),
    .FABRICOUT(NLW_ISERDES2_13_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(ddrphy_dq_i[13]),
    .RST(sys_rst),
    .BITSLIP(ddrphy_bitslip_inc_790),
    .SHIFTOUT(NLW_ISERDES2_13_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_14 (
    .CFB0(NLW_ISERDES2_14_CFB0_UNCONNECTED),
    .CLKDIV(sys_clk),
    .Q3(ddrphy_record1_rddata[30]),
    .DFB(NLW_ISERDES2_14_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tccdcon_ready),
    .CFB1(NLW_ISERDES2_14_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_14_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_14_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_14_VALID_UNCONNECTED),
    .Q4(ddrphy_record1_rddata[14]),
    .Q2(ddrphy_record0_rddata[14]),
    .Q1(ddrphy_record0_rddata[30]),
    .FABRICOUT(NLW_ISERDES2_14_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(ddrphy_dq_i[14]),
    .RST(sys_rst),
    .BITSLIP(ddrphy_bitslip_inc_790),
    .SHIFTOUT(NLW_ISERDES2_14_SHIFTOUT_UNCONNECTED)
  );
  ISERDES2 #(
    .BITSLIP_ENABLE ( "TRUE" ),
    .DATA_RATE ( "SDR" ),
    .INTERFACE_TYPE ( "RETIMED" ),
    .SERDES_MODE ( "NONE" ),
    .DATA_WIDTH ( 4 ))
  ISERDES2_15 (
    .CFB0(NLW_ISERDES2_15_CFB0_UNCONNECTED),
    .CLKDIV(sys_clk),
    .Q3(ddrphy_record1_rddata[31]),
    .DFB(NLW_ISERDES2_15_DFB_UNCONNECTED),
    .CE0(basesoc_sdram_tccdcon_ready),
    .CFB1(NLW_ISERDES2_15_CFB1_UNCONNECTED),
    .INCDEC(NLW_ISERDES2_15_INCDEC_UNCONNECTED),
    .CLK0(sdram_full_wr_clk),
    .IOCE(crg_clk4x_wr_strb),
    .SHIFTIN(NLW_ISERDES2_15_SHIFTIN_UNCONNECTED),
    .VALID(NLW_ISERDES2_15_VALID_UNCONNECTED),
    .Q4(ddrphy_record1_rddata[15]),
    .Q2(ddrphy_record0_rddata[15]),
    .Q1(ddrphy_record0_rddata[31]),
    .FABRICOUT(NLW_ISERDES2_15_FABRICOUT_UNCONNECTED),
    .CLK1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D(ddrphy_dq_i[15]),
    .RST(sys_rst),
    .BITSLIP(ddrphy_bitslip_inc_790),
    .SHIFTOUT(NLW_ISERDES2_15_SHIFTOUT_UNCONNECTED)
  );
  ODDR2 #(
    .DDR_ALIGNMENT ( "C1" ),
    .SRTYPE ( "ASYNC" ),
    .INIT ( 1'b0 ))
  ODDR2_2 (
    .D0(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(basesoc_sdram_tccdcon_ready),
    .C0(sdram_half_clk),
    .C1(ddrphy_sdram_half_clk_n),
    .CE(basesoc_sdram_tccdcon_ready),
    .R(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .Q(ddrphy_dqs_o[0])
  );
  ODDR2 #(
    .DDR_ALIGNMENT ( "C1" ),
    .SRTYPE ( "ASYNC" ),
    .INIT ( 1'b0 ))
  ODDR2_3 (
    .D0(ddrphy_dqs_t_d0),
    .D1(ddrphy_dqs_t_d1),
    .C0(sdram_half_clk),
    .C1(ddrphy_sdram_half_clk_n),
    .CE(basesoc_sdram_tccdcon_ready),
    .R(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .Q(ddrphy_dqs_t[0])
  );
  ODDR2 #(
    .DDR_ALIGNMENT ( "C1" ),
    .SRTYPE ( "ASYNC" ),
    .INIT ( 1'b0 ))
  ODDR2_4 (
    .D0(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(basesoc_sdram_tccdcon_ready),
    .C0(sdram_half_clk),
    .C1(ddrphy_sdram_half_clk_n),
    .CE(basesoc_sdram_tccdcon_ready),
    .R(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .Q(ddrphy_dqs_o[1])
  );
  ODDR2 #(
    .DDR_ALIGNMENT ( "C1" ),
    .SRTYPE ( "ASYNC" ),
    .INIT ( 1'b0 ))
  ODDR2_5 (
    .D0(ddrphy_dqs_t_d0),
    .D1(ddrphy_dqs_t_d1),
    .C0(sdram_half_clk),
    .C1(ddrphy_sdram_half_clk_n),
    .CE(basesoc_sdram_tccdcon_ready),
    .R(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .Q(ddrphy_dqs_t[1])
  );
  ODDR2 #(
    .DDR_ALIGNMENT ( "NONE" ),
    .SRTYPE ( "SYNC" ),
    .INIT ( 1'b0 ))
  ODDR2_4_2588 (
    .D0(basesoc_sdram_tccdcon_ready),
    .D1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .C0(crg_clk_sdram_half_shifted),
    .C1(crg_clk_sdram_half_shifted_INV_292_o),
    .CE(basesoc_sdram_tccdcon_ready),
    .R(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .Q(ddram_clock_p_OBUF_364)
  );
  ODDR2 #(
    .DDR_ALIGNMENT ( "NONE" ),
    .SRTYPE ( "SYNC" ),
    .INIT ( 1'b0 ))
  ODDR2_1 (
    .D0(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .D1(basesoc_sdram_tccdcon_ready),
    .C0(crg_clk_sdram_half_shifted),
    .C1(crg_clk_sdram_half_shifted_INV_292_o),
    .CE(basesoc_sdram_tccdcon_ready),
    .R(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .Q(ddram_clock_n_OBUF_366)
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_5 (
    .I(ddrphy_dq_o[0]),
    .T(ddrphy_dq_t[0]),
    .O(ddrphy_dq_i[0]),
    .IO(ddram_dq[0])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_1 (
    .I(ddrphy_dq_o[1]),
    .T(ddrphy_dq_t[1]),
    .O(ddrphy_dq_i[1]),
    .IO(ddram_dq[1])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_2 (
    .I(ddrphy_dq_o[2]),
    .T(ddrphy_dq_t[2]),
    .O(ddrphy_dq_i[2]),
    .IO(ddram_dq[2])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_3 (
    .I(ddrphy_dq_o[3]),
    .T(ddrphy_dq_t[3]),
    .O(ddrphy_dq_i[3]),
    .IO(ddram_dq[3])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_4 (
    .I(ddrphy_dq_o[4]),
    .T(ddrphy_dq_t[4]),
    .O(ddrphy_dq_i[4]),
    .IO(ddram_dq[4])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_5_2595 (
    .I(ddrphy_dq_o[5]),
    .T(ddrphy_dq_t[5]),
    .O(ddrphy_dq_i[5]),
    .IO(ddram_dq[5])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_6 (
    .I(ddrphy_dq_o[6]),
    .T(ddrphy_dq_t[6]),
    .O(ddrphy_dq_i[6]),
    .IO(ddram_dq[6])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_7 (
    .I(ddrphy_dq_o[7]),
    .T(ddrphy_dq_t[7]),
    .O(ddrphy_dq_i[7]),
    .IO(ddram_dq[7])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_8 (
    .I(ddrphy_dq_o[8]),
    .T(ddrphy_dq_t[8]),
    .O(ddrphy_dq_i[8]),
    .IO(ddram_dq[8])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_9 (
    .I(ddrphy_dq_o[9]),
    .T(ddrphy_dq_t[9]),
    .O(ddrphy_dq_i[9]),
    .IO(ddram_dq[9])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_10 (
    .I(ddrphy_dq_o[10]),
    .T(ddrphy_dq_t[10]),
    .O(ddrphy_dq_i[10]),
    .IO(ddram_dq[10])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_11 (
    .I(ddrphy_dq_o[11]),
    .T(ddrphy_dq_t[11]),
    .O(ddrphy_dq_i[11]),
    .IO(ddram_dq[11])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_12 (
    .I(ddrphy_dq_o[12]),
    .T(ddrphy_dq_t[12]),
    .O(ddrphy_dq_i[12]),
    .IO(ddram_dq[12])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_13 (
    .I(ddrphy_dq_o[13]),
    .T(ddrphy_dq_t[13]),
    .O(ddrphy_dq_i[13]),
    .IO(ddram_dq[13])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_14 (
    .I(ddrphy_dq_o[14]),
    .T(ddrphy_dq_t[14]),
    .O(ddrphy_dq_i[14]),
    .IO(ddram_dq[14])
  );
  IOBUF #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IBUF_DELAY_VALUE ( "0" ),
    .IBUF_LOW_PWR ( "TRUE" ),
    .IFD_DELAY_VALUE ( "AUTO" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  IOBUF_15 (
    .I(ddrphy_dq_o[15]),
    .T(ddrphy_dq_t[15]),
    .O(ddrphy_dq_i[15]),
    .IO(ddram_dq[15])
  );
  OBUFT #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  OBUFT_6 (
    .I(ddrphy_dqs_o[0]),
    .T(ddrphy_dqs_t[0]),
    .O(ddram_dqs[0])
  );
  OBUFT #(
    .CAPACITANCE ( "DONT_CARE" ),
    .IOSTANDARD ( "DEFAULT" ),
    .SLEW ( "20" ),
    .DRIVE ( 12 ))
  OBUFT_1 (
    .I(ddrphy_dqs_o[1]),
    .T(ddrphy_dqs_t[1]),
    .O(ddram_dqs[1])
  );
  DNA_PORT #(
    .SIM_DNA_VALUE ( 57'h000000000000000 ))
  DNA_PORT_7 (
    .SHIFT(basesoc_sdram_tccdcon_ready),
    .DIN(dna_status[56]),
    .CLK(dna_cnt[0]),
    .READ(\dna_cnt[6]_GND_1_o_LessThan_1621_o ),
    .DOUT(dna_do)
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<31>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [30]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [31]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [31])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<30>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [29]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [30]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [30])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<30>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [29]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [30]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [30]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [30])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<29>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [28]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [29]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [29])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<29>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [28]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [29]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [29]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [29])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<28>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [27]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [28]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [28])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<28>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [27]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [28]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [28]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [28])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<27>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [26]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [27]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [27])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<27>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [26]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [27]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [27]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [27])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<26>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [25]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [26]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [26])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<26>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [25]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [26]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [26]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [26])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<25>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [24]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [25]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [25])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<25>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [24]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [25]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [25]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [25])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<24>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [23]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [24]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [24])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<24>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [23]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [24]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [24]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [24])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<23>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [22]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [23]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [23])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<23>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [22]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [23]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [23]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [23])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<22>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [21]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [22]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [22])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<22>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [21]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [22]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [22]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [22])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<21>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [20]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [21]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [21])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<21>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [20]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [21]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [21]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [21])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<20>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [19]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [20]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [20])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<20>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [19]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [20]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [20]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [20])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<19>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [18]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [19]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [19])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<19>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [18]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [19]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [19]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [19])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<18>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [17]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [18]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [18])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<18>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [17]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [18]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [18]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [18])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<17>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [16]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [17]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [17])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<17>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [16]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [17]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [17]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [17])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<16>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [15]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [16]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [16])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<16>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [15]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [16]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [16]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [16])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<15>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [14]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [15]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [15])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<15>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [14]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [15]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [15]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [15])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<14>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [13]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [14]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [14])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<14>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [13]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [14]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [14]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [14])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<13>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [12]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [13]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [13])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<13>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [12]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [13]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [13]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [13])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<12>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [11]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [12]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [12])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<12>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [11]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [12]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [12]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [12])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<11>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [10]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [11]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [11])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<11>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [10]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [11]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [11]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [11])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<10>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [9]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [10]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [10])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<10>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [9]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [10]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [10]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [10])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<9>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [8]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [9]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [9])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<9>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [8]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [9]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [9]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [9])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<8>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [7]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [8]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [8])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<8>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [7]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [8]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [8]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [8])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<7>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [6]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [7]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [7])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<7>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [6]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [7]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [7]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [7])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<6>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [5]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [6]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [6])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<6>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [5]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [6]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [6]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [6])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<5>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [4]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [5]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [5])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<5>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [4]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [5]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [5]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [5])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<4>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [3]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [4]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [4])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<4>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [3]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [4]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [4]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [4])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<3>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [2]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [3]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [3])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<3>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [2]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [3]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [3]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [3])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<2>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [1]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [2]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [2])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<2>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [1]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [2]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [2]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [2])
  );
  XORCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_xor<1>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [0]),
    .LI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [1]),
    .O(\VexRiscv/execute_BranchPlugin_branchAdder [1])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<1>  (
    .CI(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [0]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [1]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [1]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [1])
  );
  MUXCY   \VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .DI(\VexRiscv/execute_BranchPlugin_branch_src1 [0]),
    .S(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [0]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_cy [0])
  );
  XORCY   \VexRiscv/Madd__zz_313__Madd_xor<31>  (
    .CI(\VexRiscv/Madd__zz_313__Madd_cy [30]),
    .LI(\VexRiscv/Madd__zz_313__Madd_lut [31]),
    .O(\VexRiscv/_zz_313_ [31])
  );
  XORCY   \VexRiscv/Madd__zz_313__Madd_xor<30>  (
    .CI(\VexRiscv/Madd__zz_313__Madd_cy [29]),
    .LI(\VexRiscv/Madd__zz_313__Madd_lut [30]),
    .O(\VexRiscv/_zz_313_ [30])
  );
  MUXCY   \VexRiscv/Madd__zz_313__Madd_cy<30>  (
    .CI(\VexRiscv/Madd__zz_313__Madd_cy [29]),
    .DI(\VexRiscv/_zz_162_ [30]),
    .S(\VexRiscv/Madd__zz_313__Madd_lut [30]),
    .O(\VexRiscv/Madd__zz_313__Madd_cy [30])
  );
  XORCY   \VexRiscv/Madd__zz_313__Madd_xor<29>  (
    .CI(\VexRiscv/Madd__zz_313__Madd_cy [28]),
    .LI(\VexRiscv/Madd__zz_313__Madd_lut [29]),
    .O(\VexRiscv/_zz_313_ [29])
  );
  MUXCY   \VexRiscv/Madd__zz_313__Madd_cy<29>  (
    .CI(\VexRiscv/Madd__zz_313__Madd_cy [28]),
    .DI(\VexRiscv/_zz_162_ [29]),
    .S(\VexRiscv/Madd__zz_313__Madd_lut [29]),
    .O(\VexRiscv/Madd__zz_313__Madd_cy [29])
  );
  XORCY   \VexRiscv/Madd__zz_313__Madd_xor<28>  (
    .CI(\VexRiscv/Madd__zz_313__Madd_cy [27]),
    .LI(\VexRiscv/Madd__zz_313__Madd_lut [28]),
    .O(\VexRiscv/_zz_313_ [28])
  );
  MUXCY   \VexRiscv/Madd__zz_313__Madd_cy<28>  (
    .CI(\VexRiscv/Madd__zz_313__Madd_cy [27]),
    .DI(\VexRiscv/_zz_162_ [28]),
    .S(\VexRiscv/Madd__zz_313__Madd_lut [28]),
    .O(\VexRiscv/Madd__zz_313__Madd_cy [28])
  );
  XORCY   \VexRiscv/Madd__zz_313__Madd_xor<27>  (
    .CI(\VexRiscv/Madd__zz_313__Madd_cy [26]),
    .LI(\VexRiscv/Madd__zz_313__Madd_lut [27]),
    .O(\VexRiscv/_zz_313_ [27])
  );
  MUXCY   \VexRiscv/Madd__zz_313__Madd_cy<27>  (
    .CI(\VexRiscv/Madd__zz_313__Madd_cy [26]),
    .DI(\VexRiscv/_zz_162_ [27]),
    .S(\VexRiscv/Madd__zz_313__Madd_lut [27]),
    .O(\VexRiscv/Madd__zz_313__Madd_cy [27])
  );
  XORCY   \VexRiscv/Madd__zz_313__Madd_xor<26>  (
    .CI(\VexRiscv/Madd__zz_313__Madd_cy [25]),
    .LI(\VexRiscv/Madd__zz_313__Madd_lut [26]),
    .O(\VexRiscv/_zz_313_ [26])
  );
  MUXCY   \VexRiscv/Madd__zz_313__Madd_cy<26>  (
    .CI(\VexRiscv/Madd__zz_313__Madd_cy [25]),
    .DI(\VexRiscv/_zz_162_ [26]),
    .S(\VexRiscv/Madd__zz_313__Madd_lut [26]),
    .O(\VexRiscv/Madd__zz_313__Madd_cy [26])
  );
  XORCY   \VexRiscv/Madd__zz_313__Madd_xor<25>  (
    .CI(\VexRiscv/Madd__zz_313__Madd_cy [24]),
    .LI(\VexRiscv/Madd__zz_313__Madd_lut [25]),
    .O(\VexRiscv/_zz_313_ [25])
  );
  MUXCY   \VexRiscv/Madd__zz_313__Madd_cy<25>  (
    .CI(\VexRiscv/Madd__zz_313__Madd_cy [24]),
    .DI(\VexRiscv/_zz_162_ [25]),
    .S(\VexRiscv/Madd__zz_313__Madd_lut [25]),
    .O(\VexRiscv/Madd__zz_313__Madd_cy [25])
  );
  XORCY   \VexRiscv/Madd__zz_313__Madd_xor<24>  (
    .CI(\VexRiscv/Madd__zz_313__Madd_cy [23]),
    .LI(\VexRiscv/Madd__zz_313__Madd_lut [24]),
    .O(\VexRiscv/_zz_313_ [24])
  );
  MUXCY   \VexRiscv/Madd__zz_313__Madd_cy<24>  (
    .CI(\VexRiscv/Madd__zz_313__Madd_cy [23]),
    .DI(\VexRiscv/_zz_162_ [24]),
    .S(\VexRiscv/Madd__zz_313__Madd_lut [24]),
    .O(\VexRiscv/Madd__zz_313__Madd_cy [24])
  );
  XORCY   \VexRiscv/Madd__zz_313__Madd_xor<23>  (
    .CI(\VexRiscv/Madd__zz_313__Madd_cy [22]),
    .LI(\VexRiscv/Madd__zz_313__Madd_lut [23]),
    .O(\VexRiscv/_zz_313_ [23])
  );
  MUXCY   \VexRiscv/Madd__zz_313__Madd_cy<23>  (
    .CI(\VexRiscv/Madd__zz_313__Madd_cy [22]),
    .DI(\VexRiscv/_zz_162_ [23]),
    .S(\VexRiscv/Madd__zz_313__Madd_lut [23]),
    .O(\VexRiscv/Madd__zz_313__Madd_cy [23])
  );
  XORCY   \VexRiscv/Madd__zz_313__Madd_xor<22>  (
    .CI(\VexRiscv/Madd__zz_313__Madd_cy [21]),
    .LI(\VexRiscv/Madd__zz_313__Madd_lut [22]),
    .O(\VexRiscv/_zz_313_ [22])
  );
  MUXCY   \VexRiscv/Madd__zz_313__Madd_cy<22>  (
    .CI(\VexRiscv/Madd__zz_313__Madd_cy [21]),
    .DI(\VexRiscv/_zz_162_ [22]),
    .S(\VexRiscv/Madd__zz_313__Madd_lut [22]),
    .O(\VexRiscv/Madd__zz_313__Madd_cy [22])
  );
  XORCY   \VexRiscv/Madd__zz_313__Madd_xor<21>  (
    .CI(\VexRiscv/Madd__zz_313__Madd_cy [20]),
    .LI(\VexRiscv/Madd__zz_313__Madd_lut [21]),
    .O(\VexRiscv/_zz_313_ [21])
  );
  MUXCY   \VexRiscv/Madd__zz_313__Madd_cy<21>  (
    .CI(\VexRiscv/Madd__zz_313__Madd_cy [20]),
    .DI(\VexRiscv/_zz_162_ [21]),
    .S(\VexRiscv/Madd__zz_313__Madd_lut [21]),
    .O(\VexRiscv/Madd__zz_313__Madd_cy [21])
  );
  XORCY   \VexRiscv/Madd__zz_313__Madd_xor<20>  (
    .CI(\VexRiscv/Madd__zz_313__Madd_cy [19]),
    .LI(\VexRiscv/Madd__zz_313__Madd_lut [20]),
    .O(\VexRiscv/_zz_313_ [20])
  );
  MUXCY   \VexRiscv/Madd__zz_313__Madd_cy<20>  (
    .CI(\VexRiscv/Madd__zz_313__Madd_cy [19]),
    .DI(\VexRiscv/_zz_162_ [20]),
    .S(\VexRiscv/Madd__zz_313__Madd_lut [20]),
    .O(\VexRiscv/Madd__zz_313__Madd_cy [20])
  );
  XORCY   \VexRiscv/Madd__zz_313__Madd_xor<19>  (
    .CI(\VexRiscv/Madd__zz_313__Madd_cy [18]),
    .LI(\VexRiscv/Madd__zz_313__Madd_lut [19]),
    .O(\VexRiscv/_zz_313_ [19])
  );
  MUXCY   \VexRiscv/Madd__zz_313__Madd_cy<19>  (
    .CI(\VexRiscv/Madd__zz_313__Madd_cy [18]),
    .DI(\VexRiscv/_zz_162_ [19]),
    .S(\VexRiscv/Madd__zz_313__Madd_lut [19]),
    .O(\VexRiscv/Madd__zz_313__Madd_cy [19])
  );
  XORCY   \VexRiscv/Madd__zz_313__Madd_xor<18>  (
    .CI(\VexRiscv/Madd__zz_313__Madd_cy [17]),
    .LI(\VexRiscv/Madd__zz_313__Madd_lut [18]),
    .O(\VexRiscv/_zz_313_ [18])
  );
  MUXCY   \VexRiscv/Madd__zz_313__Madd_cy<18>  (
    .CI(\VexRiscv/Madd__zz_313__Madd_cy [17]),
    .DI(\VexRiscv/_zz_162_ [18]),
    .S(\VexRiscv/Madd__zz_313__Madd_lut [18]),
    .O(\VexRiscv/Madd__zz_313__Madd_cy [18])
  );
  XORCY   \VexRiscv/Madd__zz_313__Madd_xor<17>  (
    .CI(\VexRiscv/Madd__zz_313__Madd_cy [16]),
    .LI(\VexRiscv/Madd__zz_313__Madd_lut [17]),
    .O(\VexRiscv/_zz_313_ [17])
  );
  MUXCY   \VexRiscv/Madd__zz_313__Madd_cy<17>  (
    .CI(\VexRiscv/Madd__zz_313__Madd_cy [16]),
    .DI(\VexRiscv/_zz_162_ [17]),
    .S(\VexRiscv/Madd__zz_313__Madd_lut [17]),
    .O(\VexRiscv/Madd__zz_313__Madd_cy [17])
  );
  XORCY   \VexRiscv/Madd__zz_313__Madd_xor<16>  (
    .CI(\VexRiscv/Madd__zz_313__Madd_cy [15]),
    .LI(\VexRiscv/Madd__zz_313__Madd_lut [16]),
    .O(\VexRiscv/_zz_313_ [16])
  );
  MUXCY   \VexRiscv/Madd__zz_313__Madd_cy<16>  (
    .CI(\VexRiscv/Madd__zz_313__Madd_cy [15]),
    .DI(\VexRiscv/_zz_162_ [16]),
    .S(\VexRiscv/Madd__zz_313__Madd_lut [16]),
    .O(\VexRiscv/Madd__zz_313__Madd_cy [16])
  );
  XORCY   \VexRiscv/Madd__zz_313__Madd_xor<15>  (
    .CI(\VexRiscv/Madd__zz_313__Madd_cy [14]),
    .LI(\VexRiscv/Madd__zz_313__Madd_lut [15]),
    .O(\VexRiscv/_zz_313_ [15])
  );
  MUXCY   \VexRiscv/Madd__zz_313__Madd_cy<15>  (
    .CI(\VexRiscv/Madd__zz_313__Madd_cy [14]),
    .DI(\VexRiscv/_zz_162_ [15]),
    .S(\VexRiscv/Madd__zz_313__Madd_lut [15]),
    .O(\VexRiscv/Madd__zz_313__Madd_cy [15])
  );
  XORCY   \VexRiscv/Madd__zz_313__Madd_xor<14>  (
    .CI(\VexRiscv/Madd__zz_313__Madd_cy [13]),
    .LI(\VexRiscv/Madd__zz_313__Madd_lut [14]),
    .O(\VexRiscv/_zz_313_ [14])
  );
  MUXCY   \VexRiscv/Madd__zz_313__Madd_cy<14>  (
    .CI(\VexRiscv/Madd__zz_313__Madd_cy [13]),
    .DI(\VexRiscv/_zz_162_ [14]),
    .S(\VexRiscv/Madd__zz_313__Madd_lut [14]),
    .O(\VexRiscv/Madd__zz_313__Madd_cy [14])
  );
  XORCY   \VexRiscv/Madd__zz_313__Madd_xor<13>  (
    .CI(\VexRiscv/Madd__zz_313__Madd_cy [12]),
    .LI(\VexRiscv/Madd__zz_313__Madd_lut [13]),
    .O(\VexRiscv/_zz_313_ [13])
  );
  MUXCY   \VexRiscv/Madd__zz_313__Madd_cy<13>  (
    .CI(\VexRiscv/Madd__zz_313__Madd_cy [12]),
    .DI(\VexRiscv/_zz_162_ [13]),
    .S(\VexRiscv/Madd__zz_313__Madd_lut [13]),
    .O(\VexRiscv/Madd__zz_313__Madd_cy [13])
  );
  XORCY   \VexRiscv/Madd__zz_313__Madd_xor<12>  (
    .CI(\VexRiscv/Madd__zz_313__Madd_cy [11]),
    .LI(\VexRiscv/Madd__zz_313__Madd_lut [12]),
    .O(\VexRiscv/_zz_313_ [12])
  );
  MUXCY   \VexRiscv/Madd__zz_313__Madd_cy<12>  (
    .CI(\VexRiscv/Madd__zz_313__Madd_cy [11]),
    .DI(\VexRiscv/_zz_162_ [12]),
    .S(\VexRiscv/Madd__zz_313__Madd_lut [12]),
    .O(\VexRiscv/Madd__zz_313__Madd_cy [12])
  );
  XORCY   \VexRiscv/Madd__zz_313__Madd_xor<11>  (
    .CI(\VexRiscv/Madd__zz_313__Madd_cy [10]),
    .LI(\VexRiscv/Madd__zz_313__Madd_lut [11]),
    .O(\VexRiscv/_zz_313_ [11])
  );
  MUXCY   \VexRiscv/Madd__zz_313__Madd_cy<11>  (
    .CI(\VexRiscv/Madd__zz_313__Madd_cy [10]),
    .DI(\VexRiscv/_zz_162_ [11]),
    .S(\VexRiscv/Madd__zz_313__Madd_lut [11]),
    .O(\VexRiscv/Madd__zz_313__Madd_cy [11])
  );
  XORCY   \VexRiscv/Madd__zz_313__Madd_xor<10>  (
    .CI(\VexRiscv/Madd__zz_313__Madd_cy [9]),
    .LI(\VexRiscv/Madd__zz_313__Madd_lut [10]),
    .O(\VexRiscv/_zz_313_ [10])
  );
  MUXCY   \VexRiscv/Madd__zz_313__Madd_cy<10>  (
    .CI(\VexRiscv/Madd__zz_313__Madd_cy [9]),
    .DI(\VexRiscv/_zz_162_ [10]),
    .S(\VexRiscv/Madd__zz_313__Madd_lut [10]),
    .O(\VexRiscv/Madd__zz_313__Madd_cy [10])
  );
  XORCY   \VexRiscv/Madd__zz_313__Madd_xor<9>  (
    .CI(\VexRiscv/Madd__zz_313__Madd_cy [8]),
    .LI(\VexRiscv/Madd__zz_313__Madd_lut [9]),
    .O(\VexRiscv/_zz_313_ [9])
  );
  MUXCY   \VexRiscv/Madd__zz_313__Madd_cy<9>  (
    .CI(\VexRiscv/Madd__zz_313__Madd_cy [8]),
    .DI(\VexRiscv/_zz_162_ [9]),
    .S(\VexRiscv/Madd__zz_313__Madd_lut [9]),
    .O(\VexRiscv/Madd__zz_313__Madd_cy [9])
  );
  XORCY   \VexRiscv/Madd__zz_313__Madd_xor<8>  (
    .CI(\VexRiscv/Madd__zz_313__Madd_cy [7]),
    .LI(\VexRiscv/Madd__zz_313__Madd_lut [8]),
    .O(\VexRiscv/_zz_313_ [8])
  );
  MUXCY   \VexRiscv/Madd__zz_313__Madd_cy<8>  (
    .CI(\VexRiscv/Madd__zz_313__Madd_cy [7]),
    .DI(\VexRiscv/_zz_162_ [8]),
    .S(\VexRiscv/Madd__zz_313__Madd_lut [8]),
    .O(\VexRiscv/Madd__zz_313__Madd_cy [8])
  );
  XORCY   \VexRiscv/Madd__zz_313__Madd_xor<7>  (
    .CI(\VexRiscv/Madd__zz_313__Madd_cy [6]),
    .LI(\VexRiscv/Madd__zz_313__Madd_lut [7]),
    .O(\VexRiscv/_zz_313_ [7])
  );
  MUXCY   \VexRiscv/Madd__zz_313__Madd_cy<7>  (
    .CI(\VexRiscv/Madd__zz_313__Madd_cy [6]),
    .DI(\VexRiscv/_zz_162_ [7]),
    .S(\VexRiscv/Madd__zz_313__Madd_lut [7]),
    .O(\VexRiscv/Madd__zz_313__Madd_cy [7])
  );
  XORCY   \VexRiscv/Madd__zz_313__Madd_xor<6>  (
    .CI(\VexRiscv/Madd__zz_313__Madd_cy [5]),
    .LI(\VexRiscv/Madd__zz_313__Madd_lut [6]),
    .O(\VexRiscv/_zz_313_ [6])
  );
  MUXCY   \VexRiscv/Madd__zz_313__Madd_cy<6>  (
    .CI(\VexRiscv/Madd__zz_313__Madd_cy [5]),
    .DI(\VexRiscv/_zz_162_ [6]),
    .S(\VexRiscv/Madd__zz_313__Madd_lut [6]),
    .O(\VexRiscv/Madd__zz_313__Madd_cy [6])
  );
  XORCY   \VexRiscv/Madd__zz_313__Madd_xor<5>  (
    .CI(\VexRiscv/Madd__zz_313__Madd_cy [4]),
    .LI(\VexRiscv/Madd__zz_313__Madd_lut [5]),
    .O(\VexRiscv/_zz_313_ [5])
  );
  MUXCY   \VexRiscv/Madd__zz_313__Madd_cy<5>  (
    .CI(\VexRiscv/Madd__zz_313__Madd_cy [4]),
    .DI(\VexRiscv/_zz_162_ [5]),
    .S(\VexRiscv/Madd__zz_313__Madd_lut [5]),
    .O(\VexRiscv/Madd__zz_313__Madd_cy [5])
  );
  XORCY   \VexRiscv/Madd__zz_313__Madd_xor<4>  (
    .CI(\VexRiscv/Madd__zz_313__Madd_cy [3]),
    .LI(\VexRiscv/Madd__zz_313__Madd_lut [4]),
    .O(\VexRiscv/_zz_313_ [4])
  );
  MUXCY   \VexRiscv/Madd__zz_313__Madd_cy<4>  (
    .CI(\VexRiscv/Madd__zz_313__Madd_cy [3]),
    .DI(\VexRiscv/_zz_162_ [4]),
    .S(\VexRiscv/Madd__zz_313__Madd_lut [4]),
    .O(\VexRiscv/Madd__zz_313__Madd_cy [4])
  );
  XORCY   \VexRiscv/Madd__zz_313__Madd_xor<3>  (
    .CI(\VexRiscv/Madd__zz_313__Madd_cy [2]),
    .LI(\VexRiscv/Madd__zz_313__Madd_lut [3]),
    .O(\VexRiscv/_zz_313_ [3])
  );
  MUXCY   \VexRiscv/Madd__zz_313__Madd_cy<3>  (
    .CI(\VexRiscv/Madd__zz_313__Madd_cy [2]),
    .DI(\VexRiscv/_zz_162_ [3]),
    .S(\VexRiscv/Madd__zz_313__Madd_lut [3]),
    .O(\VexRiscv/Madd__zz_313__Madd_cy [3])
  );
  XORCY   \VexRiscv/Madd__zz_313__Madd_xor<2>  (
    .CI(\VexRiscv/Madd__zz_313__Madd_cy [1]),
    .LI(\VexRiscv/Madd__zz_313__Madd_lut [2]),
    .O(\VexRiscv/_zz_313_ [2])
  );
  MUXCY   \VexRiscv/Madd__zz_313__Madd_cy<2>  (
    .CI(\VexRiscv/Madd__zz_313__Madd_cy [1]),
    .DI(\VexRiscv/_zz_162_ [2]),
    .S(\VexRiscv/Madd__zz_313__Madd_lut [2]),
    .O(\VexRiscv/Madd__zz_313__Madd_cy [2])
  );
  XORCY   \VexRiscv/Madd__zz_313__Madd_xor<1>  (
    .CI(\VexRiscv/Madd__zz_313__Madd_cy [0]),
    .LI(\VexRiscv/Madd__zz_313__Madd_lut [1]),
    .O(\VexRiscv/_zz_313_ [1])
  );
  MUXCY   \VexRiscv/Madd__zz_313__Madd_cy<1>  (
    .CI(\VexRiscv/Madd__zz_313__Madd_cy [0]),
    .DI(\VexRiscv/_zz_162_ [1]),
    .S(\VexRiscv/Madd__zz_313__Madd_lut [1]),
    .O(\VexRiscv/Madd__zz_313__Madd_cy [1])
  );
  XORCY   \VexRiscv/Madd__zz_313__Madd_xor<0>  (
    .CI(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_6676 ),
    .LI(\VexRiscv/Madd__zz_313__Madd_lut [0]),
    .O(\VexRiscv/_zz_313_ [0])
  );
  MUXCY   \VexRiscv/Madd__zz_313__Madd_cy<0>  (
    .CI(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_6676 ),
    .DI(\VexRiscv/_zz_162_ [0]),
    .S(\VexRiscv/Madd__zz_313__Madd_lut [0]),
    .O(\VexRiscv/Madd__zz_313__Madd_cy [0])
  );
  XORCY   \VexRiscv/Madd__zz_356__Madd_xor<31>  (
    .CI(\VexRiscv/Madd__zz_356__Madd_cy [30]),
    .LI(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<31> ),
    .O(\VexRiscv/_zz_356_ [31])
  );
  XORCY   \VexRiscv/Madd__zz_356__Madd_xor<30>  (
    .CI(\VexRiscv/Madd__zz_356__Madd_cy [29]),
    .LI(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<30> ),
    .O(\VexRiscv/_zz_356_ [30])
  );
  MUXCY   \VexRiscv/Madd__zz_356__Madd_cy<30>  (
    .CI(\VexRiscv/Madd__zz_356__Madd_cy [29]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<30> ),
    .O(\VexRiscv/Madd__zz_356__Madd_cy [30])
  );
  XORCY   \VexRiscv/Madd__zz_356__Madd_xor<29>  (
    .CI(\VexRiscv/Madd__zz_356__Madd_cy [28]),
    .LI(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<29> ),
    .O(\VexRiscv/_zz_356_ [29])
  );
  MUXCY   \VexRiscv/Madd__zz_356__Madd_cy<29>  (
    .CI(\VexRiscv/Madd__zz_356__Madd_cy [28]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<29> ),
    .O(\VexRiscv/Madd__zz_356__Madd_cy [29])
  );
  XORCY   \VexRiscv/Madd__zz_356__Madd_xor<28>  (
    .CI(\VexRiscv/Madd__zz_356__Madd_cy [27]),
    .LI(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<28> ),
    .O(\VexRiscv/_zz_356_ [28])
  );
  MUXCY   \VexRiscv/Madd__zz_356__Madd_cy<28>  (
    .CI(\VexRiscv/Madd__zz_356__Madd_cy [27]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<28> ),
    .O(\VexRiscv/Madd__zz_356__Madd_cy [28])
  );
  XORCY   \VexRiscv/Madd__zz_356__Madd_xor<27>  (
    .CI(\VexRiscv/Madd__zz_356__Madd_cy [26]),
    .LI(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<27> ),
    .O(\VexRiscv/_zz_356_ [27])
  );
  MUXCY   \VexRiscv/Madd__zz_356__Madd_cy<27>  (
    .CI(\VexRiscv/Madd__zz_356__Madd_cy [26]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<27> ),
    .O(\VexRiscv/Madd__zz_356__Madd_cy [27])
  );
  XORCY   \VexRiscv/Madd__zz_356__Madd_xor<26>  (
    .CI(\VexRiscv/Madd__zz_356__Madd_cy [25]),
    .LI(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<26> ),
    .O(\VexRiscv/_zz_356_ [26])
  );
  MUXCY   \VexRiscv/Madd__zz_356__Madd_cy<26>  (
    .CI(\VexRiscv/Madd__zz_356__Madd_cy [25]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<26> ),
    .O(\VexRiscv/Madd__zz_356__Madd_cy [26])
  );
  XORCY   \VexRiscv/Madd__zz_356__Madd_xor<25>  (
    .CI(\VexRiscv/Madd__zz_356__Madd_cy [24]),
    .LI(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<25> ),
    .O(\VexRiscv/_zz_356_ [25])
  );
  MUXCY   \VexRiscv/Madd__zz_356__Madd_cy<25>  (
    .CI(\VexRiscv/Madd__zz_356__Madd_cy [24]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<25> ),
    .O(\VexRiscv/Madd__zz_356__Madd_cy [25])
  );
  XORCY   \VexRiscv/Madd__zz_356__Madd_xor<24>  (
    .CI(\VexRiscv/Madd__zz_356__Madd_cy [23]),
    .LI(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<24> ),
    .O(\VexRiscv/_zz_356_ [24])
  );
  MUXCY   \VexRiscv/Madd__zz_356__Madd_cy<24>  (
    .CI(\VexRiscv/Madd__zz_356__Madd_cy [23]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<24> ),
    .O(\VexRiscv/Madd__zz_356__Madd_cy [24])
  );
  XORCY   \VexRiscv/Madd__zz_356__Madd_xor<23>  (
    .CI(\VexRiscv/Madd__zz_356__Madd_cy [22]),
    .LI(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<23> ),
    .O(\VexRiscv/_zz_356_ [23])
  );
  MUXCY   \VexRiscv/Madd__zz_356__Madd_cy<23>  (
    .CI(\VexRiscv/Madd__zz_356__Madd_cy [22]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<23> ),
    .O(\VexRiscv/Madd__zz_356__Madd_cy [23])
  );
  XORCY   \VexRiscv/Madd__zz_356__Madd_xor<22>  (
    .CI(\VexRiscv/Madd__zz_356__Madd_cy [21]),
    .LI(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<22> ),
    .O(\VexRiscv/_zz_356_ [22])
  );
  MUXCY   \VexRiscv/Madd__zz_356__Madd_cy<22>  (
    .CI(\VexRiscv/Madd__zz_356__Madd_cy [21]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<22> ),
    .O(\VexRiscv/Madd__zz_356__Madd_cy [22])
  );
  XORCY   \VexRiscv/Madd__zz_356__Madd_xor<21>  (
    .CI(\VexRiscv/Madd__zz_356__Madd_cy [20]),
    .LI(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<21> ),
    .O(\VexRiscv/_zz_356_ [21])
  );
  MUXCY   \VexRiscv/Madd__zz_356__Madd_cy<21>  (
    .CI(\VexRiscv/Madd__zz_356__Madd_cy [20]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<21> ),
    .O(\VexRiscv/Madd__zz_356__Madd_cy [21])
  );
  XORCY   \VexRiscv/Madd__zz_356__Madd_xor<20>  (
    .CI(\VexRiscv/Madd__zz_356__Madd_cy [19]),
    .LI(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<20> ),
    .O(\VexRiscv/_zz_356_ [20])
  );
  MUXCY   \VexRiscv/Madd__zz_356__Madd_cy<20>  (
    .CI(\VexRiscv/Madd__zz_356__Madd_cy [19]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<20> ),
    .O(\VexRiscv/Madd__zz_356__Madd_cy [20])
  );
  XORCY   \VexRiscv/Madd__zz_356__Madd_xor<19>  (
    .CI(\VexRiscv/Madd__zz_356__Madd_cy [18]),
    .LI(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<19> ),
    .O(\VexRiscv/_zz_356_ [19])
  );
  MUXCY   \VexRiscv/Madd__zz_356__Madd_cy<19>  (
    .CI(\VexRiscv/Madd__zz_356__Madd_cy [18]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<19> ),
    .O(\VexRiscv/Madd__zz_356__Madd_cy [19])
  );
  XORCY   \VexRiscv/Madd__zz_356__Madd_xor<18>  (
    .CI(\VexRiscv/Madd__zz_356__Madd_cy [17]),
    .LI(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<18> ),
    .O(\VexRiscv/_zz_356_ [18])
  );
  MUXCY   \VexRiscv/Madd__zz_356__Madd_cy<18>  (
    .CI(\VexRiscv/Madd__zz_356__Madd_cy [17]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<18> ),
    .O(\VexRiscv/Madd__zz_356__Madd_cy [18])
  );
  XORCY   \VexRiscv/Madd__zz_356__Madd_xor<17>  (
    .CI(\VexRiscv/Madd__zz_356__Madd_cy [16]),
    .LI(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<17> ),
    .O(\VexRiscv/_zz_356_ [17])
  );
  MUXCY   \VexRiscv/Madd__zz_356__Madd_cy<17>  (
    .CI(\VexRiscv/Madd__zz_356__Madd_cy [16]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<17> ),
    .O(\VexRiscv/Madd__zz_356__Madd_cy [17])
  );
  XORCY   \VexRiscv/Madd__zz_356__Madd_xor<16>  (
    .CI(\VexRiscv/Madd__zz_356__Madd_cy [15]),
    .LI(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<16> ),
    .O(\VexRiscv/_zz_356_ [16])
  );
  MUXCY   \VexRiscv/Madd__zz_356__Madd_cy<16>  (
    .CI(\VexRiscv/Madd__zz_356__Madd_cy [15]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<16> ),
    .O(\VexRiscv/Madd__zz_356__Madd_cy [16])
  );
  XORCY   \VexRiscv/Madd__zz_356__Madd_xor<15>  (
    .CI(\VexRiscv/Madd__zz_356__Madd_cy [14]),
    .LI(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<15> ),
    .O(\VexRiscv/_zz_356_ [15])
  );
  MUXCY   \VexRiscv/Madd__zz_356__Madd_cy<15>  (
    .CI(\VexRiscv/Madd__zz_356__Madd_cy [14]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<15> ),
    .O(\VexRiscv/Madd__zz_356__Madd_cy [15])
  );
  XORCY   \VexRiscv/Madd__zz_356__Madd_xor<14>  (
    .CI(\VexRiscv/Madd__zz_356__Madd_cy [13]),
    .LI(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<14> ),
    .O(\VexRiscv/_zz_356_ [14])
  );
  MUXCY   \VexRiscv/Madd__zz_356__Madd_cy<14>  (
    .CI(\VexRiscv/Madd__zz_356__Madd_cy [13]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<14> ),
    .O(\VexRiscv/Madd__zz_356__Madd_cy [14])
  );
  XORCY   \VexRiscv/Madd__zz_356__Madd_xor<13>  (
    .CI(\VexRiscv/Madd__zz_356__Madd_cy [12]),
    .LI(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<13> ),
    .O(\VexRiscv/_zz_356_ [13])
  );
  MUXCY   \VexRiscv/Madd__zz_356__Madd_cy<13>  (
    .CI(\VexRiscv/Madd__zz_356__Madd_cy [12]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<13> ),
    .O(\VexRiscv/Madd__zz_356__Madd_cy [13])
  );
  XORCY   \VexRiscv/Madd__zz_356__Madd_xor<12>  (
    .CI(\VexRiscv/Madd__zz_356__Madd_cy [11]),
    .LI(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<12> ),
    .O(\VexRiscv/_zz_356_ [12])
  );
  MUXCY   \VexRiscv/Madd__zz_356__Madd_cy<12>  (
    .CI(\VexRiscv/Madd__zz_356__Madd_cy [11]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<12> ),
    .O(\VexRiscv/Madd__zz_356__Madd_cy [12])
  );
  XORCY   \VexRiscv/Madd__zz_356__Madd_xor<11>  (
    .CI(\VexRiscv/Madd__zz_356__Madd_cy [10]),
    .LI(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<11> ),
    .O(\VexRiscv/_zz_356_ [11])
  );
  MUXCY   \VexRiscv/Madd__zz_356__Madd_cy<11>  (
    .CI(\VexRiscv/Madd__zz_356__Madd_cy [10]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<11> ),
    .O(\VexRiscv/Madd__zz_356__Madd_cy [11])
  );
  XORCY   \VexRiscv/Madd__zz_356__Madd_xor<10>  (
    .CI(\VexRiscv/Madd__zz_356__Madd_cy [9]),
    .LI(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<10> ),
    .O(\VexRiscv/_zz_356_ [10])
  );
  MUXCY   \VexRiscv/Madd__zz_356__Madd_cy<10>  (
    .CI(\VexRiscv/Madd__zz_356__Madd_cy [9]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<10> ),
    .O(\VexRiscv/Madd__zz_356__Madd_cy [10])
  );
  XORCY   \VexRiscv/Madd__zz_356__Madd_xor<9>  (
    .CI(\VexRiscv/Madd__zz_356__Madd_cy [8]),
    .LI(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<9> ),
    .O(\VexRiscv/_zz_356_ [9])
  );
  MUXCY   \VexRiscv/Madd__zz_356__Madd_cy<9>  (
    .CI(\VexRiscv/Madd__zz_356__Madd_cy [8]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<9> ),
    .O(\VexRiscv/Madd__zz_356__Madd_cy [9])
  );
  XORCY   \VexRiscv/Madd__zz_356__Madd_xor<8>  (
    .CI(\VexRiscv/Madd__zz_356__Madd_cy [7]),
    .LI(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<8> ),
    .O(\VexRiscv/_zz_356_ [8])
  );
  MUXCY   \VexRiscv/Madd__zz_356__Madd_cy<8>  (
    .CI(\VexRiscv/Madd__zz_356__Madd_cy [7]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<8> ),
    .O(\VexRiscv/Madd__zz_356__Madd_cy [8])
  );
  XORCY   \VexRiscv/Madd__zz_356__Madd_xor<7>  (
    .CI(\VexRiscv/Madd__zz_356__Madd_cy [6]),
    .LI(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<7> ),
    .O(\VexRiscv/_zz_356_ [7])
  );
  MUXCY   \VexRiscv/Madd__zz_356__Madd_cy<7>  (
    .CI(\VexRiscv/Madd__zz_356__Madd_cy [6]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<7> ),
    .O(\VexRiscv/Madd__zz_356__Madd_cy [7])
  );
  XORCY   \VexRiscv/Madd__zz_356__Madd_xor<6>  (
    .CI(\VexRiscv/Madd__zz_356__Madd_cy [5]),
    .LI(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<6> ),
    .O(\VexRiscv/_zz_356_ [6])
  );
  MUXCY   \VexRiscv/Madd__zz_356__Madd_cy<6>  (
    .CI(\VexRiscv/Madd__zz_356__Madd_cy [5]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<6> ),
    .O(\VexRiscv/Madd__zz_356__Madd_cy [6])
  );
  XORCY   \VexRiscv/Madd__zz_356__Madd_xor<5>  (
    .CI(\VexRiscv/Madd__zz_356__Madd_cy [4]),
    .LI(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<5> ),
    .O(\VexRiscv/_zz_356_ [5])
  );
  MUXCY   \VexRiscv/Madd__zz_356__Madd_cy<5>  (
    .CI(\VexRiscv/Madd__zz_356__Madd_cy [4]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<5> ),
    .O(\VexRiscv/Madd__zz_356__Madd_cy [5])
  );
  XORCY   \VexRiscv/Madd__zz_356__Madd_xor<4>  (
    .CI(\VexRiscv/Madd__zz_356__Madd_cy [3]),
    .LI(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<4> ),
    .O(\VexRiscv/_zz_356_ [4])
  );
  MUXCY   \VexRiscv/Madd__zz_356__Madd_cy<4>  (
    .CI(\VexRiscv/Madd__zz_356__Madd_cy [3]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<4> ),
    .O(\VexRiscv/Madd__zz_356__Madd_cy [4])
  );
  XORCY   \VexRiscv/Madd__zz_356__Madd_xor<3>  (
    .CI(\VexRiscv/Madd__zz_356__Madd_cy [2]),
    .LI(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<3> ),
    .O(\VexRiscv/_zz_356_ [3])
  );
  MUXCY   \VexRiscv/Madd__zz_356__Madd_cy<3>  (
    .CI(\VexRiscv/Madd__zz_356__Madd_cy [2]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<3> ),
    .O(\VexRiscv/Madd__zz_356__Madd_cy [3])
  );
  XORCY   \VexRiscv/Madd__zz_356__Madd_xor<2>  (
    .CI(\VexRiscv/Madd__zz_356__Madd_cy [1]),
    .LI(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<2> ),
    .O(\VexRiscv/_zz_356_ [2])
  );
  MUXCY   \VexRiscv/Madd__zz_356__Madd_cy<2>  (
    .CI(\VexRiscv/Madd__zz_356__Madd_cy [1]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<2> ),
    .O(\VexRiscv/Madd__zz_356__Madd_cy [2])
  );
  XORCY   \VexRiscv/Madd__zz_356__Madd_xor<1>  (
    .CI(\VexRiscv/Madd__zz_356__Madd_cy [0]),
    .LI(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<1> ),
    .O(\VexRiscv/_zz_356_ [1])
  );
  MUXCY   \VexRiscv/Madd__zz_356__Madd_cy<1>  (
    .CI(\VexRiscv/Madd__zz_356__Madd_cy [0]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<1> ),
    .O(\VexRiscv/Madd__zz_356__Madd_cy [1])
  );
  XORCY   \VexRiscv/Madd__zz_356__Madd_xor<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .LI(\VexRiscv/Madd__zz_356__Madd_lut [0]),
    .O(\VexRiscv/_zz_356_ [0])
  );
  MUXCY   \VexRiscv/Madd__zz_356__Madd_cy<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .DI(\VexRiscv/memory_DivPlugin_div_needRevert_7125 ),
    .S(\VexRiscv/Madd__zz_356__Madd_lut [0]),
    .O(\VexRiscv/Madd__zz_356__Madd_cy [0])
  );
  XORCY   \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_xor<31>  (
    .CI(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<30>_4944 ),
    .LI(\VexRiscv/n2797 [31]),
    .O(\VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<31> )
  );
  XORCY   \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_xor<30>  (
    .CI(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<29>_4945 ),
    .LI(\VexRiscv/n2797 [30]),
    .O(\VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<30> )
  );
  MUXCY   \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<30>  (
    .CI(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<29>_4945 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/n2797 [30]),
    .O(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<30>_4944 )
  );
  XORCY   \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_xor<29>  (
    .CI(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<28>_4946 ),
    .LI(\VexRiscv/n2797 [29]),
    .O(\VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<29> )
  );
  MUXCY   \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<29>  (
    .CI(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<28>_4946 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/n2797 [29]),
    .O(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<29>_4945 )
  );
  XORCY   \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_xor<28>  (
    .CI(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<27>_4947 ),
    .LI(\VexRiscv/n2797 [28]),
    .O(\VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<28> )
  );
  MUXCY   \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<28>  (
    .CI(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<27>_4947 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/n2797 [28]),
    .O(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<28>_4946 )
  );
  XORCY   \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_xor<27>  (
    .CI(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<26>_4948 ),
    .LI(\VexRiscv/n2797 [27]),
    .O(\VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<27> )
  );
  MUXCY   \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<27>  (
    .CI(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<26>_4948 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/n2797 [27]),
    .O(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<27>_4947 )
  );
  XORCY   \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_xor<26>  (
    .CI(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<25>_4949 ),
    .LI(\VexRiscv/n2797 [26]),
    .O(\VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<26> )
  );
  MUXCY   \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<26>  (
    .CI(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<25>_4949 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/n2797 [26]),
    .O(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<26>_4948 )
  );
  XORCY   \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_xor<25>  (
    .CI(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<24>_4950 ),
    .LI(\VexRiscv/n2797 [25]),
    .O(\VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<25> )
  );
  MUXCY   \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<25>  (
    .CI(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<24>_4950 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/n2797 [25]),
    .O(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<25>_4949 )
  );
  XORCY   \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_xor<24>  (
    .CI(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<23>_4951 ),
    .LI(\VexRiscv/n2797 [24]),
    .O(\VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<24> )
  );
  MUXCY   \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<24>  (
    .CI(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<23>_4951 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/n2797 [24]),
    .O(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<24>_4950 )
  );
  XORCY   \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_xor<23>  (
    .CI(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<22>_4952 ),
    .LI(\VexRiscv/n2797 [23]),
    .O(\VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<23> )
  );
  MUXCY   \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<23>  (
    .CI(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<22>_4952 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/n2797 [23]),
    .O(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<23>_4951 )
  );
  XORCY   \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_xor<22>  (
    .CI(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<21>_4953 ),
    .LI(\VexRiscv/n2797 [22]),
    .O(\VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<22> )
  );
  MUXCY   \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<22>  (
    .CI(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<21>_4953 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/n2797 [22]),
    .O(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<22>_4952 )
  );
  XORCY   \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_xor<21>  (
    .CI(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<20>_4954 ),
    .LI(\VexRiscv/n2797 [21]),
    .O(\VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<21> )
  );
  MUXCY   \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<21>  (
    .CI(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<20>_4954 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/n2797 [21]),
    .O(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<21>_4953 )
  );
  XORCY   \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_xor<20>  (
    .CI(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<19>_4955 ),
    .LI(\VexRiscv/n2797 [20]),
    .O(\VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<20> )
  );
  MUXCY   \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<20>  (
    .CI(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<19>_4955 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/n2797 [20]),
    .O(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<20>_4954 )
  );
  XORCY   \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_xor<19>  (
    .CI(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<18>_4956 ),
    .LI(\VexRiscv/n2797 [19]),
    .O(\VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<19> )
  );
  MUXCY   \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<19>  (
    .CI(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<18>_4956 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/n2797 [19]),
    .O(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<19>_4955 )
  );
  XORCY   \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_xor<18>  (
    .CI(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<17>_4957 ),
    .LI(\VexRiscv/n2797 [18]),
    .O(\VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<18> )
  );
  MUXCY   \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<18>  (
    .CI(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<17>_4957 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/n2797 [18]),
    .O(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<18>_4956 )
  );
  XORCY   \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_xor<17>  (
    .CI(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<16>_4958 ),
    .LI(\VexRiscv/n2797 [17]),
    .O(\VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<17> )
  );
  MUXCY   \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<17>  (
    .CI(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<16>_4958 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/n2797 [17]),
    .O(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<17>_4957 )
  );
  XORCY   \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_xor<16>  (
    .CI(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<15>_4959 ),
    .LI(\VexRiscv/n2797 [16]),
    .O(\VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<16> )
  );
  MUXCY   \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<16>  (
    .CI(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<15>_4959 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/n2797 [16]),
    .O(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<16>_4958 )
  );
  XORCY   \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_xor<15>  (
    .CI(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<14>_4960 ),
    .LI(\VexRiscv/n2797 [15]),
    .O(\VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<15> )
  );
  MUXCY   \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<15>  (
    .CI(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<14>_4960 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/n2797 [15]),
    .O(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<15>_4959 )
  );
  XORCY   \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_xor<14>  (
    .CI(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<13>_4961 ),
    .LI(\VexRiscv/n2797 [14]),
    .O(\VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<14> )
  );
  MUXCY   \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<14>  (
    .CI(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<13>_4961 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/n2797 [14]),
    .O(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<14>_4960 )
  );
  XORCY   \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_xor<13>  (
    .CI(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<12>_4962 ),
    .LI(\VexRiscv/n2797 [13]),
    .O(\VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<13> )
  );
  MUXCY   \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<13>  (
    .CI(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<12>_4962 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/n2797 [13]),
    .O(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<13>_4961 )
  );
  XORCY   \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_xor<12>  (
    .CI(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<11>_4963 ),
    .LI(\VexRiscv/n2797 [12]),
    .O(\VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<12> )
  );
  MUXCY   \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<12>  (
    .CI(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<11>_4963 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/n2797 [12]),
    .O(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<12>_4962 )
  );
  XORCY   \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_xor<11>  (
    .CI(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<10>_4964 ),
    .LI(\VexRiscv/n2797 [11]),
    .O(\VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<11> )
  );
  MUXCY   \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<11>  (
    .CI(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<10>_4964 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/n2797 [11]),
    .O(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<11>_4963 )
  );
  XORCY   \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_xor<10>  (
    .CI(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<9>_4965 ),
    .LI(\VexRiscv/n2797 [10]),
    .O(\VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<10> )
  );
  MUXCY   \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<10>  (
    .CI(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<9>_4965 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/n2797 [10]),
    .O(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<10>_4964 )
  );
  XORCY   \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_xor<9>  (
    .CI(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<8>_4966 ),
    .LI(\VexRiscv/n2797 [9]),
    .O(\VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<9> )
  );
  MUXCY   \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<9>  (
    .CI(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<8>_4966 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/n2797 [9]),
    .O(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<9>_4965 )
  );
  XORCY   \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_xor<8>  (
    .CI(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<7>_4967 ),
    .LI(\VexRiscv/n2797 [8]),
    .O(\VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<8> )
  );
  MUXCY   \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<8>  (
    .CI(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<7>_4967 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/n2797 [8]),
    .O(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<8>_4966 )
  );
  XORCY   \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_xor<7>  (
    .CI(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<6>_4968 ),
    .LI(\VexRiscv/n2797 [7]),
    .O(\VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<7> )
  );
  MUXCY   \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<7>  (
    .CI(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<6>_4968 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/n2797 [7]),
    .O(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<7>_4967 )
  );
  XORCY   \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_xor<6>  (
    .CI(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<5>_4969 ),
    .LI(\VexRiscv/n2797 [6]),
    .O(\VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<6> )
  );
  MUXCY   \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<6>  (
    .CI(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<5>_4969 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/n2797 [6]),
    .O(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<6>_4968 )
  );
  XORCY   \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_xor<5>  (
    .CI(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<4>_4970 ),
    .LI(\VexRiscv/n2797 [5]),
    .O(\VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<5> )
  );
  MUXCY   \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<5>  (
    .CI(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<4>_4970 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/n2797 [5]),
    .O(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<5>_4969 )
  );
  XORCY   \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_xor<4>  (
    .CI(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<3>_4971 ),
    .LI(\VexRiscv/n2797 [4]),
    .O(\VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<4> )
  );
  MUXCY   \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<4>  (
    .CI(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<3>_4971 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/n2797 [4]),
    .O(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<4>_4970 )
  );
  XORCY   \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_xor<3>  (
    .CI(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<2>_4972 ),
    .LI(\VexRiscv/n2797 [3]),
    .O(\VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<3> )
  );
  MUXCY   \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<3>  (
    .CI(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<2>_4972 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/n2797 [3]),
    .O(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<3>_4971 )
  );
  XORCY   \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_xor<2>  (
    .CI(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<1>_4973 ),
    .LI(\VexRiscv/n2797 [2]),
    .O(\VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<2> )
  );
  MUXCY   \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<2>  (
    .CI(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<1>_4973 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/n2797 [2]),
    .O(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<2>_4972 )
  );
  XORCY   \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_xor<1>  (
    .CI(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<0>_4974 ),
    .LI(\VexRiscv/n2797 [1]),
    .O(\VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<1> )
  );
  MUXCY   \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<1>  (
    .CI(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<0>_4974 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/n2797 [1]),
    .O(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<1>_4973 )
  );
  XORCY   \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_xor<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .LI(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<0>_rt_9531 ),
    .O(\VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<0> )
  );
  MUXCY   \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .DI(\VexRiscv/n2797 [0]),
    .S(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<0>_rt_9531 ),
    .O(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<0>_4974 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_xor<31>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<30>_4975 ),
    .LI(\VexRiscv/n2800 [31]),
    .O(\VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<31> )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_xor<30>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<29>_4976 ),
    .LI(\VexRiscv/n2800 [30]),
    .O(\VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<30> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<30>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<29>_4976 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/n2800 [30]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<30>_4975 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_xor<29>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<28>_4977 ),
    .LI(\VexRiscv/n2800 [29]),
    .O(\VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<29> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<29>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<28>_4977 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/n2800 [29]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<29>_4976 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_xor<28>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<27>_4978 ),
    .LI(\VexRiscv/n2800 [28]),
    .O(\VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<28> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<28>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<27>_4978 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/n2800 [28]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<28>_4977 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_xor<27>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<26>_4979 ),
    .LI(\VexRiscv/n2800 [27]),
    .O(\VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<27> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<27>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<26>_4979 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/n2800 [27]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<27>_4978 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_xor<26>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<25>_4980 ),
    .LI(\VexRiscv/n2800 [26]),
    .O(\VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<26> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<26>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<25>_4980 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/n2800 [26]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<26>_4979 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_xor<25>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<24>_4981 ),
    .LI(\VexRiscv/n2800 [25]),
    .O(\VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<25> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<25>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<24>_4981 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/n2800 [25]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<25>_4980 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_xor<24>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<23>_4982 ),
    .LI(\VexRiscv/n2800 [24]),
    .O(\VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<24> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<24>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<23>_4982 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/n2800 [24]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<24>_4981 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_xor<23>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<22>_4983 ),
    .LI(\VexRiscv/n2800 [23]),
    .O(\VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<23> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<23>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<22>_4983 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/n2800 [23]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<23>_4982 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_xor<22>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<21>_4984 ),
    .LI(\VexRiscv/n2800 [22]),
    .O(\VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<22> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<22>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<21>_4984 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/n2800 [22]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<22>_4983 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_xor<21>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<20>_4985 ),
    .LI(\VexRiscv/n2800 [21]),
    .O(\VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<21> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<21>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<20>_4985 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/n2800 [21]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<21>_4984 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_xor<20>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<19>_4986 ),
    .LI(\VexRiscv/n2800 [20]),
    .O(\VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<20> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<20>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<19>_4986 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/n2800 [20]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<20>_4985 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_xor<19>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<18>_4987 ),
    .LI(\VexRiscv/n2800 [19]),
    .O(\VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<19> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<19>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<18>_4987 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/n2800 [19]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<19>_4986 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_xor<18>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<17>_4988 ),
    .LI(\VexRiscv/n2800 [18]),
    .O(\VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<18> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<18>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<17>_4988 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/n2800 [18]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<18>_4987 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_xor<17>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<16>_4989 ),
    .LI(\VexRiscv/n2800 [17]),
    .O(\VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<17> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<17>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<16>_4989 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/n2800 [17]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<17>_4988 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_xor<16>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<15>_4990 ),
    .LI(\VexRiscv/n2800 [16]),
    .O(\VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<16> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<16>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<15>_4990 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/n2800 [16]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<16>_4989 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_xor<15>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<14>_4991 ),
    .LI(\VexRiscv/n2800 [15]),
    .O(\VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<15> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<15>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<14>_4991 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/n2800 [15]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<15>_4990 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_xor<14>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<13>_4992 ),
    .LI(\VexRiscv/n2800 [14]),
    .O(\VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<14> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<14>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<13>_4992 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/n2800 [14]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<14>_4991 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_xor<13>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<12>_4993 ),
    .LI(\VexRiscv/n2800 [13]),
    .O(\VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<13> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<13>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<12>_4993 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/n2800 [13]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<13>_4992 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_xor<12>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<11>_4994 ),
    .LI(\VexRiscv/n2800 [12]),
    .O(\VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<12> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<12>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<11>_4994 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/n2800 [12]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<12>_4993 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_xor<11>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<10>_4995 ),
    .LI(\VexRiscv/n2800 [11]),
    .O(\VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<11> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<11>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<10>_4995 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/n2800 [11]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<11>_4994 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_xor<10>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<9>_4996 ),
    .LI(\VexRiscv/n2800 [10]),
    .O(\VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<10> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<10>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<9>_4996 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/n2800 [10]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<10>_4995 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_xor<9>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<8>_4997 ),
    .LI(\VexRiscv/n2800 [9]),
    .O(\VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<9> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<9>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<8>_4997 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/n2800 [9]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<9>_4996 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_xor<8>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<7>_4998 ),
    .LI(\VexRiscv/n2800 [8]),
    .O(\VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<8> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<8>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<7>_4998 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/n2800 [8]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<8>_4997 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_xor<7>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<6>_4999 ),
    .LI(\VexRiscv/n2800 [7]),
    .O(\VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<7> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<7>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<6>_4999 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/n2800 [7]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<7>_4998 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_xor<6>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<5>_5000 ),
    .LI(\VexRiscv/n2800 [6]),
    .O(\VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<6> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<6>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<5>_5000 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/n2800 [6]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<6>_4999 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_xor<5>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<4>_5001 ),
    .LI(\VexRiscv/n2800 [5]),
    .O(\VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<5> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<5>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<4>_5001 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/n2800 [5]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<5>_5000 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_xor<4>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<3>_5002 ),
    .LI(\VexRiscv/n2800 [4]),
    .O(\VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<4> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<4>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<3>_5002 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/n2800 [4]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<4>_5001 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_xor<3>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<2>_5003 ),
    .LI(\VexRiscv/n2800 [3]),
    .O(\VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<3> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<3>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<2>_5003 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/n2800 [3]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<3>_5002 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_xor<2>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<1>_5004 ),
    .LI(\VexRiscv/n2800 [2]),
    .O(\VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<2> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<2>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<1>_5004 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/n2800 [2]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<2>_5003 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_xor<1>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<0>_5005 ),
    .LI(\VexRiscv/n2800 [1]),
    .O(\VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<1> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<1>  (
    .CI(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<0>_5005 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/n2800 [1]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<1>_5004 )
  );
  XORCY   \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_xor<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .LI(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<0>_rt_9532 ),
    .O(\VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<0> )
  );
  MUXCY   \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .DI(\VexRiscv/n2800 [0]),
    .S(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<0>_rt_9532 ),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<0>_5005 )
  );
  MUXCY   \VexRiscv/Mcompar_execute_BranchPlugin_eq_cy<10>  (
    .CI(\VexRiscv/Mcompar_execute_BranchPlugin_eq_cy [9]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/Mcompar_execute_BranchPlugin_eq_lut [10]),
    .O(\VexRiscv/execute_BranchPlugin_eq )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \VexRiscv/Mcompar_execute_BranchPlugin_eq_lut<10>  (
    .I0(\VexRiscv/_zz_162_ [30]),
    .I1(\VexRiscv/_zz_167_ [30]),
    .I2(\VexRiscv/_zz_162_ [31]),
    .I3(\VexRiscv/_zz_167_ [31]),
    .O(\VexRiscv/Mcompar_execute_BranchPlugin_eq_lut [10])
  );
  MUXCY   \VexRiscv/Mcompar_execute_BranchPlugin_eq_cy<9>  (
    .CI(\VexRiscv/Mcompar_execute_BranchPlugin_eq_cy [8]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/Mcompar_execute_BranchPlugin_eq_lut [9]),
    .O(\VexRiscv/Mcompar_execute_BranchPlugin_eq_cy [9])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \VexRiscv/Mcompar_execute_BranchPlugin_eq_lut<9>  (
    .I0(\VexRiscv/_zz_162_ [27]),
    .I1(\VexRiscv/_zz_167_ [27]),
    .I2(\VexRiscv/_zz_162_ [28]),
    .I3(\VexRiscv/_zz_167_ [28]),
    .I4(\VexRiscv/_zz_162_ [29]),
    .I5(\VexRiscv/_zz_167_ [29]),
    .O(\VexRiscv/Mcompar_execute_BranchPlugin_eq_lut [9])
  );
  MUXCY   \VexRiscv/Mcompar_execute_BranchPlugin_eq_cy<8>  (
    .CI(\VexRiscv/Mcompar_execute_BranchPlugin_eq_cy [7]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/Mcompar_execute_BranchPlugin_eq_lut [8]),
    .O(\VexRiscv/Mcompar_execute_BranchPlugin_eq_cy [8])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \VexRiscv/Mcompar_execute_BranchPlugin_eq_lut<8>  (
    .I0(\VexRiscv/_zz_162_ [24]),
    .I1(\VexRiscv/_zz_167_ [24]),
    .I2(\VexRiscv/_zz_162_ [25]),
    .I3(\VexRiscv/_zz_167_ [25]),
    .I4(\VexRiscv/_zz_162_ [26]),
    .I5(\VexRiscv/_zz_167_ [26]),
    .O(\VexRiscv/Mcompar_execute_BranchPlugin_eq_lut [8])
  );
  MUXCY   \VexRiscv/Mcompar_execute_BranchPlugin_eq_cy<7>  (
    .CI(\VexRiscv/Mcompar_execute_BranchPlugin_eq_cy [6]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/Mcompar_execute_BranchPlugin_eq_lut [7]),
    .O(\VexRiscv/Mcompar_execute_BranchPlugin_eq_cy [7])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \VexRiscv/Mcompar_execute_BranchPlugin_eq_lut<7>  (
    .I0(\VexRiscv/_zz_162_ [21]),
    .I1(\VexRiscv/_zz_167_ [21]),
    .I2(\VexRiscv/_zz_162_ [22]),
    .I3(\VexRiscv/_zz_167_ [22]),
    .I4(\VexRiscv/_zz_162_ [23]),
    .I5(\VexRiscv/_zz_167_ [23]),
    .O(\VexRiscv/Mcompar_execute_BranchPlugin_eq_lut [7])
  );
  MUXCY   \VexRiscv/Mcompar_execute_BranchPlugin_eq_cy<6>  (
    .CI(\VexRiscv/Mcompar_execute_BranchPlugin_eq_cy [5]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/Mcompar_execute_BranchPlugin_eq_lut [6]),
    .O(\VexRiscv/Mcompar_execute_BranchPlugin_eq_cy [6])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \VexRiscv/Mcompar_execute_BranchPlugin_eq_lut<6>  (
    .I0(\VexRiscv/_zz_162_ [18]),
    .I1(\VexRiscv/_zz_167_ [18]),
    .I2(\VexRiscv/_zz_162_ [19]),
    .I3(\VexRiscv/_zz_167_ [19]),
    .I4(\VexRiscv/_zz_162_ [20]),
    .I5(\VexRiscv/_zz_167_ [20]),
    .O(\VexRiscv/Mcompar_execute_BranchPlugin_eq_lut [6])
  );
  MUXCY   \VexRiscv/Mcompar_execute_BranchPlugin_eq_cy<5>  (
    .CI(\VexRiscv/Mcompar_execute_BranchPlugin_eq_cy [4]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/Mcompar_execute_BranchPlugin_eq_lut [5]),
    .O(\VexRiscv/Mcompar_execute_BranchPlugin_eq_cy [5])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \VexRiscv/Mcompar_execute_BranchPlugin_eq_lut<5>  (
    .I0(\VexRiscv/_zz_162_ [15]),
    .I1(\VexRiscv/_zz_167_ [15]),
    .I2(\VexRiscv/_zz_162_ [16]),
    .I3(\VexRiscv/_zz_167_ [16]),
    .I4(\VexRiscv/_zz_162_ [17]),
    .I5(\VexRiscv/_zz_167_ [17]),
    .O(\VexRiscv/Mcompar_execute_BranchPlugin_eq_lut [5])
  );
  MUXCY   \VexRiscv/Mcompar_execute_BranchPlugin_eq_cy<4>  (
    .CI(\VexRiscv/Mcompar_execute_BranchPlugin_eq_cy [3]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/Mcompar_execute_BranchPlugin_eq_lut [4]),
    .O(\VexRiscv/Mcompar_execute_BranchPlugin_eq_cy [4])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \VexRiscv/Mcompar_execute_BranchPlugin_eq_lut<4>  (
    .I0(\VexRiscv/_zz_162_ [12]),
    .I1(\VexRiscv/_zz_167_ [12]),
    .I2(\VexRiscv/_zz_162_ [13]),
    .I3(\VexRiscv/_zz_167_ [13]),
    .I4(\VexRiscv/_zz_162_ [14]),
    .I5(\VexRiscv/_zz_167_ [14]),
    .O(\VexRiscv/Mcompar_execute_BranchPlugin_eq_lut [4])
  );
  MUXCY   \VexRiscv/Mcompar_execute_BranchPlugin_eq_cy<3>  (
    .CI(\VexRiscv/Mcompar_execute_BranchPlugin_eq_cy [2]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/Mcompar_execute_BranchPlugin_eq_lut [3]),
    .O(\VexRiscv/Mcompar_execute_BranchPlugin_eq_cy [3])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \VexRiscv/Mcompar_execute_BranchPlugin_eq_lut<3>  (
    .I0(\VexRiscv/_zz_162_ [9]),
    .I1(\VexRiscv/_zz_167_ [9]),
    .I2(\VexRiscv/_zz_162_ [10]),
    .I3(\VexRiscv/_zz_167_ [10]),
    .I4(\VexRiscv/_zz_162_ [11]),
    .I5(\VexRiscv/_zz_167_ [11]),
    .O(\VexRiscv/Mcompar_execute_BranchPlugin_eq_lut [3])
  );
  MUXCY   \VexRiscv/Mcompar_execute_BranchPlugin_eq_cy<2>  (
    .CI(\VexRiscv/Mcompar_execute_BranchPlugin_eq_cy [1]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/Mcompar_execute_BranchPlugin_eq_lut [2]),
    .O(\VexRiscv/Mcompar_execute_BranchPlugin_eq_cy [2])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \VexRiscv/Mcompar_execute_BranchPlugin_eq_lut<2>  (
    .I0(\VexRiscv/_zz_162_ [6]),
    .I1(\VexRiscv/_zz_167_ [6]),
    .I2(\VexRiscv/_zz_162_ [7]),
    .I3(\VexRiscv/_zz_167_ [7]),
    .I4(\VexRiscv/_zz_162_ [8]),
    .I5(\VexRiscv/_zz_167_ [8]),
    .O(\VexRiscv/Mcompar_execute_BranchPlugin_eq_lut [2])
  );
  MUXCY   \VexRiscv/Mcompar_execute_BranchPlugin_eq_cy<1>  (
    .CI(\VexRiscv/Mcompar_execute_BranchPlugin_eq_cy [0]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/Mcompar_execute_BranchPlugin_eq_lut [1]),
    .O(\VexRiscv/Mcompar_execute_BranchPlugin_eq_cy [1])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \VexRiscv/Mcompar_execute_BranchPlugin_eq_lut<1>  (
    .I0(\VexRiscv/_zz_162_ [3]),
    .I1(\VexRiscv/_zz_167_ [3]),
    .I2(\VexRiscv/_zz_162_ [4]),
    .I3(\VexRiscv/_zz_167_ [4]),
    .I4(\VexRiscv/_zz_162_ [5]),
    .I5(\VexRiscv/_zz_167_ [5]),
    .O(\VexRiscv/Mcompar_execute_BranchPlugin_eq_lut [1])
  );
  MUXCY   \VexRiscv/Mcompar_execute_BranchPlugin_eq_cy<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/Mcompar_execute_BranchPlugin_eq_lut [0]),
    .O(\VexRiscv/Mcompar_execute_BranchPlugin_eq_cy [0])
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \VexRiscv/Mcompar_execute_BranchPlugin_eq_lut<0>  (
    .I0(\VexRiscv/_zz_162_ [0]),
    .I1(\VexRiscv/_zz_167_ [0]),
    .I2(\VexRiscv/_zz_162_ [1]),
    .I3(\VexRiscv/_zz_167_ [1]),
    .I4(\VexRiscv/_zz_162_ [2]),
    .I5(\VexRiscv/_zz_167_ [2]),
    .O(\VexRiscv/Mcompar_execute_BranchPlugin_eq_lut [0])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_xor<31>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [30]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [31]),
    .O(\VexRiscv/IBusCachedPlugin_pcs_4 [31])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut<31>  (
    .I0(\VexRiscv/_zz_117_ [31]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [31]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [31])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_xor<30>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [29]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [30]),
    .O(\VexRiscv/IBusCachedPlugin_pcs_4 [30])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy<30>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [29]),
    .DI(\VexRiscv/_zz_117_ [30]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [30]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [30])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut<30>  (
    .I0(\VexRiscv/_zz_117_ [30]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [31]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [30])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_xor<29>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [28]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [29]),
    .O(\VexRiscv/IBusCachedPlugin_pcs_4 [29])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy<29>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [28]),
    .DI(\VexRiscv/_zz_117_ [29]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [29]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [29])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut<29>  (
    .I0(\VexRiscv/_zz_117_ [29]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [31]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [29])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_xor<28>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [27]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [28]),
    .O(\VexRiscv/IBusCachedPlugin_pcs_4 [28])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy<28>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [27]),
    .DI(\VexRiscv/_zz_117_ [28]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [28]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [28])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut<28>  (
    .I0(\VexRiscv/_zz_117_ [28]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [31]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [28])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_xor<27>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [26]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [27]),
    .O(\VexRiscv/IBusCachedPlugin_pcs_4 [27])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy<27>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [26]),
    .DI(\VexRiscv/_zz_117_ [27]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [27]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [27])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut<27>  (
    .I0(\VexRiscv/_zz_117_ [27]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [31]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [27])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_xor<26>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [25]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [26]),
    .O(\VexRiscv/IBusCachedPlugin_pcs_4 [26])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy<26>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [25]),
    .DI(\VexRiscv/_zz_117_ [26]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [26]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [26])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut<26>  (
    .I0(\VexRiscv/_zz_117_ [26]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [31]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [26])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_xor<25>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [24]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [25]),
    .O(\VexRiscv/IBusCachedPlugin_pcs_4 [25])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy<25>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [24]),
    .DI(\VexRiscv/_zz_117_ [25]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [25]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [25])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut<25>  (
    .I0(\VexRiscv/_zz_117_ [25]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [31]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [25])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_xor<24>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [23]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [24]),
    .O(\VexRiscv/IBusCachedPlugin_pcs_4 [24])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy<24>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [23]),
    .DI(\VexRiscv/_zz_117_ [24]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [24]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [24])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut<24>  (
    .I0(\VexRiscv/_zz_117_ [24]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [31]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [24])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_xor<23>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [22]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [23]),
    .O(\VexRiscv/IBusCachedPlugin_pcs_4 [23])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy<23>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [22]),
    .DI(\VexRiscv/_zz_117_ [23]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [23]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [23])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut<23>  (
    .I0(\VexRiscv/_zz_117_ [23]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [31]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [23])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_xor<22>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [21]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [22]),
    .O(\VexRiscv/IBusCachedPlugin_pcs_4 [22])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy<22>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [21]),
    .DI(\VexRiscv/_zz_117_ [22]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [22]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [22])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut<22>  (
    .I0(\VexRiscv/_zz_117_ [22]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [31]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [22])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_xor<21>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [20]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [21]),
    .O(\VexRiscv/IBusCachedPlugin_pcs_4 [21])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy<21>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [20]),
    .DI(\VexRiscv/_zz_117_ [21]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [21]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [21])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut<21>  (
    .I0(\VexRiscv/_zz_117_ [21]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [31]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [21])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_xor<20>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [19]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [20]),
    .O(\VexRiscv/IBusCachedPlugin_pcs_4 [20])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy<20>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [19]),
    .DI(\VexRiscv/_zz_117_ [20]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [20]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [20])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut<20>  (
    .I0(\VexRiscv/_zz_117_ [20]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [31]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [20])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_xor<19>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [18]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [19]),
    .O(\VexRiscv/IBusCachedPlugin_pcs_4 [19])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy<19>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [18]),
    .DI(\VexRiscv/_zz_117_ [19]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [19]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [19])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_xor<18>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [17]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [18]),
    .O(\VexRiscv/IBusCachedPlugin_pcs_4 [18])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy<18>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [17]),
    .DI(\VexRiscv/_zz_117_ [18]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [18]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [18])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_xor<17>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [16]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [17]),
    .O(\VexRiscv/IBusCachedPlugin_pcs_4 [17])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy<17>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [16]),
    .DI(\VexRiscv/_zz_117_ [17]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [17]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [17])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_xor<16>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [15]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [16]),
    .O(\VexRiscv/IBusCachedPlugin_pcs_4 [16])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy<16>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [15]),
    .DI(\VexRiscv/_zz_117_ [16]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [16]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [16])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_xor<15>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [14]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [15]),
    .O(\VexRiscv/IBusCachedPlugin_pcs_4 [15])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy<15>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [14]),
    .DI(\VexRiscv/_zz_117_ [15]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [15]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [15])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_xor<14>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [13]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [14]),
    .O(\VexRiscv/IBusCachedPlugin_pcs_4 [14])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy<14>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [13]),
    .DI(\VexRiscv/_zz_117_ [14]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [14]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [14])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_xor<13>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [12]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [13]),
    .O(\VexRiscv/IBusCachedPlugin_pcs_4 [13])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy<13>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [12]),
    .DI(\VexRiscv/_zz_117_ [13]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [13]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [13])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_xor<12>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [11]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [12]),
    .O(\VexRiscv/IBusCachedPlugin_pcs_4 [12])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy<12>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [11]),
    .DI(\VexRiscv/_zz_117_ [12]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [12]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [12])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_xor<11>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [10]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [11]),
    .O(\VexRiscv/IBusCachedPlugin_pcs_4 [11])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy<11>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [10]),
    .DI(\VexRiscv/_zz_117_ [11]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [11]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [11])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_xor<10>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [9]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [10]),
    .O(\VexRiscv/IBusCachedPlugin_pcs_4 [10])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy<10>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [9]),
    .DI(\VexRiscv/_zz_117_ [10]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [10]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [10])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut<10>  (
    .I0(\VexRiscv/_zz_117_ [10]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [30]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [10])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_xor<9>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [8]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [9]),
    .O(\VexRiscv/IBusCachedPlugin_pcs_4 [9])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy<9>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [8]),
    .DI(\VexRiscv/_zz_117_ [9]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [9]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [9])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut<9>  (
    .I0(\VexRiscv/_zz_117_ [9]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [29]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [9])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_xor<8>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [7]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [8]),
    .O(\VexRiscv/IBusCachedPlugin_pcs_4 [8])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy<8>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [7]),
    .DI(\VexRiscv/_zz_117_ [8]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [8]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [8])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut<8>  (
    .I0(\VexRiscv/_zz_117_ [8]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [28]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [8])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_xor<7>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [6]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [7]),
    .O(\VexRiscv/IBusCachedPlugin_pcs_4 [7])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy<7>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [6]),
    .DI(\VexRiscv/_zz_117_ [7]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [7]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [7])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut<7>  (
    .I0(\VexRiscv/_zz_117_ [7]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [27]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [7])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_xor<6>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [5]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [6]),
    .O(\VexRiscv/IBusCachedPlugin_pcs_4 [6])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy<6>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [5]),
    .DI(\VexRiscv/_zz_117_ [6]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [6]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [6])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut<6>  (
    .I0(\VexRiscv/_zz_117_ [6]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [26]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [6])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_xor<5>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [4]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [5]),
    .O(\VexRiscv/IBusCachedPlugin_pcs_4 [5])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy<5>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [4]),
    .DI(\VexRiscv/_zz_117_ [5]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [5]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [5])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut<5>  (
    .I0(\VexRiscv/_zz_117_ [5]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [25]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [5])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_xor<4>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [3]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [4]),
    .O(\VexRiscv/IBusCachedPlugin_pcs_4 [4])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy<4>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [3]),
    .DI(\VexRiscv/_zz_117_ [4]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [4]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [4])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_xor<3>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [2]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [3]),
    .O(\VexRiscv/IBusCachedPlugin_pcs_4 [3])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy<3>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [2]),
    .DI(\VexRiscv/_zz_117_ [3]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [3]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [3])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_xor<2>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [2]),
    .O(\VexRiscv/IBusCachedPlugin_pcs_4 [2])
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy<2>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .DI(\VexRiscv/_zz_117_ [2]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [2]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_cy [2])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_pcs_4_xor<1>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .LI(\VexRiscv/Mmux__zz_124_11_9533 ),
    .O(\VexRiscv/IBusCachedPlugin_pcs_4 [1])
  );
  XORCY   \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_xor<63>  (
    .CI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [62]),
    .LI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [63]),
    .O(\VexRiscv/writeBack_MulPlugin_result [63])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut<63>  (
    .I0(\VexRiscv/memory_to_writeBack_MUL_LOW [51]),
    .I1(\VexRiscv/memory_to_writeBack_MUL_HH [31]),
    .O(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [63])
  );
  XORCY   \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_xor<62>  (
    .CI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [61]),
    .LI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [62]),
    .O(\VexRiscv/writeBack_MulPlugin_result [62])
  );
  MUXCY   \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy<62>  (
    .CI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [61]),
    .DI(\VexRiscv/memory_to_writeBack_MUL_LOW [51]),
    .S(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [62]),
    .O(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [62])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut<62>  (
    .I0(\VexRiscv/memory_to_writeBack_MUL_LOW [51]),
    .I1(\VexRiscv/memory_to_writeBack_MUL_HH [30]),
    .O(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [62])
  );
  XORCY   \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_xor<61>  (
    .CI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [60]),
    .LI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [61]),
    .O(\VexRiscv/writeBack_MulPlugin_result [61])
  );
  MUXCY   \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy<61>  (
    .CI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [60]),
    .DI(\VexRiscv/memory_to_writeBack_MUL_LOW [51]),
    .S(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [61]),
    .O(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [61])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut<61>  (
    .I0(\VexRiscv/memory_to_writeBack_MUL_LOW [51]),
    .I1(\VexRiscv/memory_to_writeBack_MUL_HH [29]),
    .O(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [61])
  );
  XORCY   \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_xor<60>  (
    .CI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [59]),
    .LI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [60]),
    .O(\VexRiscv/writeBack_MulPlugin_result [60])
  );
  MUXCY   \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy<60>  (
    .CI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [59]),
    .DI(\VexRiscv/memory_to_writeBack_MUL_LOW [51]),
    .S(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [60]),
    .O(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [60])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut<60>  (
    .I0(\VexRiscv/memory_to_writeBack_MUL_LOW [51]),
    .I1(\VexRiscv/memory_to_writeBack_MUL_HH [28]),
    .O(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [60])
  );
  XORCY   \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_xor<59>  (
    .CI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [58]),
    .LI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [59]),
    .O(\VexRiscv/writeBack_MulPlugin_result [59])
  );
  MUXCY   \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy<59>  (
    .CI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [58]),
    .DI(\VexRiscv/memory_to_writeBack_MUL_LOW [51]),
    .S(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [59]),
    .O(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [59])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut<59>  (
    .I0(\VexRiscv/memory_to_writeBack_MUL_LOW [51]),
    .I1(\VexRiscv/memory_to_writeBack_MUL_HH [27]),
    .O(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [59])
  );
  XORCY   \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_xor<58>  (
    .CI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [57]),
    .LI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [58]),
    .O(\VexRiscv/writeBack_MulPlugin_result [58])
  );
  MUXCY   \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy<58>  (
    .CI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [57]),
    .DI(\VexRiscv/memory_to_writeBack_MUL_LOW [51]),
    .S(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [58]),
    .O(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [58])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut<58>  (
    .I0(\VexRiscv/memory_to_writeBack_MUL_LOW [51]),
    .I1(\VexRiscv/memory_to_writeBack_MUL_HH [26]),
    .O(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [58])
  );
  XORCY   \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_xor<57>  (
    .CI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [56]),
    .LI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [57]),
    .O(\VexRiscv/writeBack_MulPlugin_result [57])
  );
  MUXCY   \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy<57>  (
    .CI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [56]),
    .DI(\VexRiscv/memory_to_writeBack_MUL_LOW [51]),
    .S(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [57]),
    .O(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [57])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut<57>  (
    .I0(\VexRiscv/memory_to_writeBack_MUL_LOW [51]),
    .I1(\VexRiscv/memory_to_writeBack_MUL_HH [25]),
    .O(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [57])
  );
  XORCY   \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_xor<56>  (
    .CI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [55]),
    .LI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [56]),
    .O(\VexRiscv/writeBack_MulPlugin_result [56])
  );
  MUXCY   \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy<56>  (
    .CI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [55]),
    .DI(\VexRiscv/memory_to_writeBack_MUL_LOW [51]),
    .S(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [56]),
    .O(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [56])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut<56>  (
    .I0(\VexRiscv/memory_to_writeBack_MUL_LOW [51]),
    .I1(\VexRiscv/memory_to_writeBack_MUL_HH [24]),
    .O(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [56])
  );
  XORCY   \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_xor<55>  (
    .CI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [54]),
    .LI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [55]),
    .O(\VexRiscv/writeBack_MulPlugin_result [55])
  );
  MUXCY   \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy<55>  (
    .CI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [54]),
    .DI(\VexRiscv/memory_to_writeBack_MUL_LOW [51]),
    .S(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [55]),
    .O(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [55])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut<55>  (
    .I0(\VexRiscv/memory_to_writeBack_MUL_LOW [51]),
    .I1(\VexRiscv/memory_to_writeBack_MUL_HH [23]),
    .O(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [55])
  );
  XORCY   \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_xor<54>  (
    .CI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [53]),
    .LI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [54]),
    .O(\VexRiscv/writeBack_MulPlugin_result [54])
  );
  MUXCY   \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy<54>  (
    .CI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [53]),
    .DI(\VexRiscv/memory_to_writeBack_MUL_LOW [51]),
    .S(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [54]),
    .O(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [54])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut<54>  (
    .I0(\VexRiscv/memory_to_writeBack_MUL_LOW [51]),
    .I1(\VexRiscv/memory_to_writeBack_MUL_HH [22]),
    .O(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [54])
  );
  XORCY   \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_xor<53>  (
    .CI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [52]),
    .LI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [53]),
    .O(\VexRiscv/writeBack_MulPlugin_result [53])
  );
  MUXCY   \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy<53>  (
    .CI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [52]),
    .DI(\VexRiscv/memory_to_writeBack_MUL_LOW [51]),
    .S(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [53]),
    .O(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [53])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut<53>  (
    .I0(\VexRiscv/memory_to_writeBack_MUL_LOW [51]),
    .I1(\VexRiscv/memory_to_writeBack_MUL_HH [21]),
    .O(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [53])
  );
  XORCY   \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_xor<52>  (
    .CI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [51]),
    .LI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [52]),
    .O(\VexRiscv/writeBack_MulPlugin_result [52])
  );
  MUXCY   \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy<52>  (
    .CI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [51]),
    .DI(\VexRiscv/memory_to_writeBack_MUL_LOW [51]),
    .S(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [52]),
    .O(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [52])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut<52>  (
    .I0(\VexRiscv/memory_to_writeBack_MUL_LOW [51]),
    .I1(\VexRiscv/memory_to_writeBack_MUL_HH [20]),
    .O(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [52])
  );
  XORCY   \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_xor<51>  (
    .CI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [50]),
    .LI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [51]),
    .O(\VexRiscv/writeBack_MulPlugin_result [51])
  );
  MUXCY   \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy<51>  (
    .CI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [50]),
    .DI(\VexRiscv/memory_to_writeBack_MUL_LOW [51]),
    .S(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [51]),
    .O(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [51])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut<51>  (
    .I0(\VexRiscv/memory_to_writeBack_MUL_LOW [51]),
    .I1(\VexRiscv/memory_to_writeBack_MUL_HH [19]),
    .O(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [51])
  );
  XORCY   \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_xor<50>  (
    .CI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [49]),
    .LI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [50]),
    .O(\VexRiscv/writeBack_MulPlugin_result [50])
  );
  MUXCY   \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy<50>  (
    .CI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [49]),
    .DI(\VexRiscv/memory_to_writeBack_MUL_LOW [50]),
    .S(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [50]),
    .O(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [50])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut<50>  (
    .I0(\VexRiscv/memory_to_writeBack_MUL_LOW [50]),
    .I1(\VexRiscv/memory_to_writeBack_MUL_HH [18]),
    .O(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [50])
  );
  XORCY   \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_xor<49>  (
    .CI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [48]),
    .LI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [49]),
    .O(\VexRiscv/writeBack_MulPlugin_result [49])
  );
  MUXCY   \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy<49>  (
    .CI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [48]),
    .DI(\VexRiscv/memory_to_writeBack_MUL_LOW [49]),
    .S(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [49]),
    .O(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [49])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut<49>  (
    .I0(\VexRiscv/memory_to_writeBack_MUL_LOW [49]),
    .I1(\VexRiscv/memory_to_writeBack_MUL_HH [17]),
    .O(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [49])
  );
  XORCY   \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_xor<48>  (
    .CI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [47]),
    .LI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [48]),
    .O(\VexRiscv/writeBack_MulPlugin_result [48])
  );
  MUXCY   \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy<48>  (
    .CI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [47]),
    .DI(\VexRiscv/memory_to_writeBack_MUL_LOW [48]),
    .S(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [48]),
    .O(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [48])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut<48>  (
    .I0(\VexRiscv/memory_to_writeBack_MUL_LOW [48]),
    .I1(\VexRiscv/memory_to_writeBack_MUL_HH [16]),
    .O(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [48])
  );
  XORCY   \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_xor<47>  (
    .CI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [46]),
    .LI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [47]),
    .O(\VexRiscv/writeBack_MulPlugin_result [47])
  );
  MUXCY   \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy<47>  (
    .CI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [46]),
    .DI(\VexRiscv/memory_to_writeBack_MUL_LOW [47]),
    .S(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [47]),
    .O(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [47])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut<47>  (
    .I0(\VexRiscv/memory_to_writeBack_MUL_LOW [47]),
    .I1(\VexRiscv/memory_to_writeBack_MUL_HH [15]),
    .O(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [47])
  );
  XORCY   \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_xor<46>  (
    .CI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [45]),
    .LI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [46]),
    .O(\VexRiscv/writeBack_MulPlugin_result [46])
  );
  MUXCY   \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy<46>  (
    .CI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [45]),
    .DI(\VexRiscv/memory_to_writeBack_MUL_LOW [46]),
    .S(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [46]),
    .O(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [46])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut<46>  (
    .I0(\VexRiscv/memory_to_writeBack_MUL_LOW [46]),
    .I1(\VexRiscv/memory_to_writeBack_MUL_HH [14]),
    .O(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [46])
  );
  XORCY   \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_xor<45>  (
    .CI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [44]),
    .LI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [45]),
    .O(\VexRiscv/writeBack_MulPlugin_result [45])
  );
  MUXCY   \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy<45>  (
    .CI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [44]),
    .DI(\VexRiscv/memory_to_writeBack_MUL_LOW [45]),
    .S(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [45]),
    .O(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [45])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut<45>  (
    .I0(\VexRiscv/memory_to_writeBack_MUL_LOW [45]),
    .I1(\VexRiscv/memory_to_writeBack_MUL_HH [13]),
    .O(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [45])
  );
  XORCY   \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_xor<44>  (
    .CI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [43]),
    .LI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [44]),
    .O(\VexRiscv/writeBack_MulPlugin_result [44])
  );
  MUXCY   \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy<44>  (
    .CI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [43]),
    .DI(\VexRiscv/memory_to_writeBack_MUL_LOW [44]),
    .S(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [44]),
    .O(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [44])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut<44>  (
    .I0(\VexRiscv/memory_to_writeBack_MUL_LOW [44]),
    .I1(\VexRiscv/memory_to_writeBack_MUL_HH [12]),
    .O(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [44])
  );
  XORCY   \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_xor<43>  (
    .CI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [42]),
    .LI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [43]),
    .O(\VexRiscv/writeBack_MulPlugin_result [43])
  );
  MUXCY   \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy<43>  (
    .CI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [42]),
    .DI(\VexRiscv/memory_to_writeBack_MUL_LOW [43]),
    .S(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [43]),
    .O(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [43])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut<43>  (
    .I0(\VexRiscv/memory_to_writeBack_MUL_LOW [43]),
    .I1(\VexRiscv/memory_to_writeBack_MUL_HH [11]),
    .O(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [43])
  );
  XORCY   \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_xor<42>  (
    .CI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [41]),
    .LI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [42]),
    .O(\VexRiscv/writeBack_MulPlugin_result [42])
  );
  MUXCY   \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy<42>  (
    .CI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [41]),
    .DI(\VexRiscv/memory_to_writeBack_MUL_LOW [42]),
    .S(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [42]),
    .O(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [42])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut<42>  (
    .I0(\VexRiscv/memory_to_writeBack_MUL_LOW [42]),
    .I1(\VexRiscv/memory_to_writeBack_MUL_HH [10]),
    .O(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [42])
  );
  XORCY   \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_xor<41>  (
    .CI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [40]),
    .LI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [41]),
    .O(\VexRiscv/writeBack_MulPlugin_result [41])
  );
  MUXCY   \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy<41>  (
    .CI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [40]),
    .DI(\VexRiscv/memory_to_writeBack_MUL_LOW [41]),
    .S(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [41]),
    .O(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [41])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut<41>  (
    .I0(\VexRiscv/memory_to_writeBack_MUL_LOW [41]),
    .I1(\VexRiscv/memory_to_writeBack_MUL_HH [9]),
    .O(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [41])
  );
  XORCY   \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_xor<40>  (
    .CI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [39]),
    .LI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [40]),
    .O(\VexRiscv/writeBack_MulPlugin_result [40])
  );
  MUXCY   \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy<40>  (
    .CI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [39]),
    .DI(\VexRiscv/memory_to_writeBack_MUL_LOW [40]),
    .S(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [40]),
    .O(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [40])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut<40>  (
    .I0(\VexRiscv/memory_to_writeBack_MUL_LOW [40]),
    .I1(\VexRiscv/memory_to_writeBack_MUL_HH [8]),
    .O(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [40])
  );
  XORCY   \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_xor<39>  (
    .CI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [38]),
    .LI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [39]),
    .O(\VexRiscv/writeBack_MulPlugin_result [39])
  );
  MUXCY   \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy<39>  (
    .CI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [38]),
    .DI(\VexRiscv/memory_to_writeBack_MUL_LOW [39]),
    .S(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [39]),
    .O(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [39])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut<39>  (
    .I0(\VexRiscv/memory_to_writeBack_MUL_LOW [39]),
    .I1(\VexRiscv/memory_to_writeBack_MUL_HH [7]),
    .O(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [39])
  );
  XORCY   \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_xor<38>  (
    .CI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [37]),
    .LI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [38]),
    .O(\VexRiscv/writeBack_MulPlugin_result [38])
  );
  MUXCY   \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy<38>  (
    .CI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [37]),
    .DI(\VexRiscv/memory_to_writeBack_MUL_LOW [38]),
    .S(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [38]),
    .O(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [38])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut<38>  (
    .I0(\VexRiscv/memory_to_writeBack_MUL_LOW [38]),
    .I1(\VexRiscv/memory_to_writeBack_MUL_HH [6]),
    .O(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [38])
  );
  XORCY   \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_xor<37>  (
    .CI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [36]),
    .LI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [37]),
    .O(\VexRiscv/writeBack_MulPlugin_result [37])
  );
  MUXCY   \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy<37>  (
    .CI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [36]),
    .DI(\VexRiscv/memory_to_writeBack_MUL_LOW [37]),
    .S(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [37]),
    .O(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [37])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut<37>  (
    .I0(\VexRiscv/memory_to_writeBack_MUL_LOW [37]),
    .I1(\VexRiscv/memory_to_writeBack_MUL_HH [5]),
    .O(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [37])
  );
  XORCY   \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_xor<36>  (
    .CI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [35]),
    .LI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [36]),
    .O(\VexRiscv/writeBack_MulPlugin_result [36])
  );
  MUXCY   \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy<36>  (
    .CI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [35]),
    .DI(\VexRiscv/memory_to_writeBack_MUL_LOW [36]),
    .S(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [36]),
    .O(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [36])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut<36>  (
    .I0(\VexRiscv/memory_to_writeBack_MUL_LOW [36]),
    .I1(\VexRiscv/memory_to_writeBack_MUL_HH [4]),
    .O(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [36])
  );
  XORCY   \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_xor<35>  (
    .CI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [34]),
    .LI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [35]),
    .O(\VexRiscv/writeBack_MulPlugin_result [35])
  );
  MUXCY   \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy<35>  (
    .CI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [34]),
    .DI(\VexRiscv/memory_to_writeBack_MUL_LOW [35]),
    .S(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [35]),
    .O(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [35])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut<35>  (
    .I0(\VexRiscv/memory_to_writeBack_MUL_LOW [35]),
    .I1(\VexRiscv/memory_to_writeBack_MUL_HH [3]),
    .O(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [35])
  );
  XORCY   \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_xor<34>  (
    .CI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [33]),
    .LI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [34]),
    .O(\VexRiscv/writeBack_MulPlugin_result [34])
  );
  MUXCY   \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy<34>  (
    .CI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [33]),
    .DI(\VexRiscv/memory_to_writeBack_MUL_LOW [34]),
    .S(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [34]),
    .O(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [34])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut<34>  (
    .I0(\VexRiscv/memory_to_writeBack_MUL_LOW [34]),
    .I1(\VexRiscv/memory_to_writeBack_MUL_HH [2]),
    .O(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [34])
  );
  XORCY   \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_xor<33>  (
    .CI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [32]),
    .LI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [33]),
    .O(\VexRiscv/writeBack_MulPlugin_result [33])
  );
  MUXCY   \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy<33>  (
    .CI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [32]),
    .DI(\VexRiscv/memory_to_writeBack_MUL_LOW [33]),
    .S(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [33]),
    .O(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [33])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut<33>  (
    .I0(\VexRiscv/memory_to_writeBack_MUL_LOW [33]),
    .I1(\VexRiscv/memory_to_writeBack_MUL_HH [1]),
    .O(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [33])
  );
  XORCY   \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_xor<32>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .LI(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [32]),
    .O(\VexRiscv/writeBack_MulPlugin_result [32])
  );
  MUXCY   \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy<32>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .DI(\VexRiscv/memory_to_writeBack_MUL_LOW [32]),
    .S(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [32]),
    .O(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_cy [32])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut<32>  (
    .I0(\VexRiscv/memory_to_writeBack_MUL_LOW [32]),
    .I1(\VexRiscv/memory_to_writeBack_MUL_HH [0]),
    .O(\VexRiscv/Madd_writeBack_MulPlugin_result_Madd_lut [32])
  );
  XORCY   \VexRiscv/Msub__zz_205__xor<32>  (
    .CI(\VexRiscv/Msub__zz_205__cy [31]),
    .LI(\VexRiscv/Msub__zz_205__lut [32]),
    .O(\VexRiscv/_zz_205_ [32])
  );
  XORCY   \VexRiscv/Msub__zz_205__xor<31>  (
    .CI(\VexRiscv/Msub__zz_205__cy [30]),
    .LI(\VexRiscv/Msub__zz_205__lut [31]),
    .O(\VexRiscv/_zz_205_ [31])
  );
  MUXCY   \VexRiscv/Msub__zz_205__cy<31>  (
    .CI(\VexRiscv/Msub__zz_205__cy [30]),
    .DI(\VexRiscv/memory_DivPlugin_accumulator [30]),
    .S(\VexRiscv/Msub__zz_205__lut [31]),
    .O(\VexRiscv/Msub__zz_205__cy [31])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_205__lut<31>  (
    .I0(\VexRiscv/memory_DivPlugin_accumulator [30]),
    .I1(\VexRiscv/memory_DivPlugin_rs2 [31]),
    .O(\VexRiscv/Msub__zz_205__lut [31])
  );
  XORCY   \VexRiscv/Msub__zz_205__xor<30>  (
    .CI(\VexRiscv/Msub__zz_205__cy [29]),
    .LI(\VexRiscv/Msub__zz_205__lut [30]),
    .O(\VexRiscv/_zz_205_ [30])
  );
  MUXCY   \VexRiscv/Msub__zz_205__cy<30>  (
    .CI(\VexRiscv/Msub__zz_205__cy [29]),
    .DI(\VexRiscv/memory_DivPlugin_accumulator [29]),
    .S(\VexRiscv/Msub__zz_205__lut [30]),
    .O(\VexRiscv/Msub__zz_205__cy [30])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_205__lut<30>  (
    .I0(\VexRiscv/memory_DivPlugin_accumulator [29]),
    .I1(\VexRiscv/memory_DivPlugin_rs2 [30]),
    .O(\VexRiscv/Msub__zz_205__lut [30])
  );
  XORCY   \VexRiscv/Msub__zz_205__xor<29>  (
    .CI(\VexRiscv/Msub__zz_205__cy [28]),
    .LI(\VexRiscv/Msub__zz_205__lut [29]),
    .O(\VexRiscv/_zz_205_ [29])
  );
  MUXCY   \VexRiscv/Msub__zz_205__cy<29>  (
    .CI(\VexRiscv/Msub__zz_205__cy [28]),
    .DI(\VexRiscv/memory_DivPlugin_accumulator [28]),
    .S(\VexRiscv/Msub__zz_205__lut [29]),
    .O(\VexRiscv/Msub__zz_205__cy [29])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_205__lut<29>  (
    .I0(\VexRiscv/memory_DivPlugin_accumulator [28]),
    .I1(\VexRiscv/memory_DivPlugin_rs2 [29]),
    .O(\VexRiscv/Msub__zz_205__lut [29])
  );
  XORCY   \VexRiscv/Msub__zz_205__xor<28>  (
    .CI(\VexRiscv/Msub__zz_205__cy [27]),
    .LI(\VexRiscv/Msub__zz_205__lut [28]),
    .O(\VexRiscv/_zz_205_ [28])
  );
  MUXCY   \VexRiscv/Msub__zz_205__cy<28>  (
    .CI(\VexRiscv/Msub__zz_205__cy [27]),
    .DI(\VexRiscv/memory_DivPlugin_accumulator [27]),
    .S(\VexRiscv/Msub__zz_205__lut [28]),
    .O(\VexRiscv/Msub__zz_205__cy [28])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_205__lut<28>  (
    .I0(\VexRiscv/memory_DivPlugin_accumulator [27]),
    .I1(\VexRiscv/memory_DivPlugin_rs2 [28]),
    .O(\VexRiscv/Msub__zz_205__lut [28])
  );
  XORCY   \VexRiscv/Msub__zz_205__xor<27>  (
    .CI(\VexRiscv/Msub__zz_205__cy [26]),
    .LI(\VexRiscv/Msub__zz_205__lut [27]),
    .O(\VexRiscv/_zz_205_ [27])
  );
  MUXCY   \VexRiscv/Msub__zz_205__cy<27>  (
    .CI(\VexRiscv/Msub__zz_205__cy [26]),
    .DI(\VexRiscv/memory_DivPlugin_accumulator [26]),
    .S(\VexRiscv/Msub__zz_205__lut [27]),
    .O(\VexRiscv/Msub__zz_205__cy [27])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_205__lut<27>  (
    .I0(\VexRiscv/memory_DivPlugin_accumulator [26]),
    .I1(\VexRiscv/memory_DivPlugin_rs2 [27]),
    .O(\VexRiscv/Msub__zz_205__lut [27])
  );
  XORCY   \VexRiscv/Msub__zz_205__xor<26>  (
    .CI(\VexRiscv/Msub__zz_205__cy [25]),
    .LI(\VexRiscv/Msub__zz_205__lut [26]),
    .O(\VexRiscv/_zz_205_ [26])
  );
  MUXCY   \VexRiscv/Msub__zz_205__cy<26>  (
    .CI(\VexRiscv/Msub__zz_205__cy [25]),
    .DI(\VexRiscv/memory_DivPlugin_accumulator [25]),
    .S(\VexRiscv/Msub__zz_205__lut [26]),
    .O(\VexRiscv/Msub__zz_205__cy [26])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_205__lut<26>  (
    .I0(\VexRiscv/memory_DivPlugin_accumulator [25]),
    .I1(\VexRiscv/memory_DivPlugin_rs2 [26]),
    .O(\VexRiscv/Msub__zz_205__lut [26])
  );
  XORCY   \VexRiscv/Msub__zz_205__xor<25>  (
    .CI(\VexRiscv/Msub__zz_205__cy [24]),
    .LI(\VexRiscv/Msub__zz_205__lut [25]),
    .O(\VexRiscv/_zz_205_ [25])
  );
  MUXCY   \VexRiscv/Msub__zz_205__cy<25>  (
    .CI(\VexRiscv/Msub__zz_205__cy [24]),
    .DI(\VexRiscv/memory_DivPlugin_accumulator [24]),
    .S(\VexRiscv/Msub__zz_205__lut [25]),
    .O(\VexRiscv/Msub__zz_205__cy [25])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_205__lut<25>  (
    .I0(\VexRiscv/memory_DivPlugin_accumulator [24]),
    .I1(\VexRiscv/memory_DivPlugin_rs2 [25]),
    .O(\VexRiscv/Msub__zz_205__lut [25])
  );
  XORCY   \VexRiscv/Msub__zz_205__xor<24>  (
    .CI(\VexRiscv/Msub__zz_205__cy [23]),
    .LI(\VexRiscv/Msub__zz_205__lut [24]),
    .O(\VexRiscv/_zz_205_ [24])
  );
  MUXCY   \VexRiscv/Msub__zz_205__cy<24>  (
    .CI(\VexRiscv/Msub__zz_205__cy [23]),
    .DI(\VexRiscv/memory_DivPlugin_accumulator [23]),
    .S(\VexRiscv/Msub__zz_205__lut [24]),
    .O(\VexRiscv/Msub__zz_205__cy [24])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_205__lut<24>  (
    .I0(\VexRiscv/memory_DivPlugin_accumulator [23]),
    .I1(\VexRiscv/memory_DivPlugin_rs2 [24]),
    .O(\VexRiscv/Msub__zz_205__lut [24])
  );
  XORCY   \VexRiscv/Msub__zz_205__xor<23>  (
    .CI(\VexRiscv/Msub__zz_205__cy [22]),
    .LI(\VexRiscv/Msub__zz_205__lut [23]),
    .O(\VexRiscv/_zz_205_ [23])
  );
  MUXCY   \VexRiscv/Msub__zz_205__cy<23>  (
    .CI(\VexRiscv/Msub__zz_205__cy [22]),
    .DI(\VexRiscv/memory_DivPlugin_accumulator [22]),
    .S(\VexRiscv/Msub__zz_205__lut [23]),
    .O(\VexRiscv/Msub__zz_205__cy [23])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_205__lut<23>  (
    .I0(\VexRiscv/memory_DivPlugin_accumulator [22]),
    .I1(\VexRiscv/memory_DivPlugin_rs2 [23]),
    .O(\VexRiscv/Msub__zz_205__lut [23])
  );
  XORCY   \VexRiscv/Msub__zz_205__xor<22>  (
    .CI(\VexRiscv/Msub__zz_205__cy [21]),
    .LI(\VexRiscv/Msub__zz_205__lut [22]),
    .O(\VexRiscv/_zz_205_ [22])
  );
  MUXCY   \VexRiscv/Msub__zz_205__cy<22>  (
    .CI(\VexRiscv/Msub__zz_205__cy [21]),
    .DI(\VexRiscv/memory_DivPlugin_accumulator [21]),
    .S(\VexRiscv/Msub__zz_205__lut [22]),
    .O(\VexRiscv/Msub__zz_205__cy [22])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_205__lut<22>  (
    .I0(\VexRiscv/memory_DivPlugin_accumulator [21]),
    .I1(\VexRiscv/memory_DivPlugin_rs2 [22]),
    .O(\VexRiscv/Msub__zz_205__lut [22])
  );
  XORCY   \VexRiscv/Msub__zz_205__xor<21>  (
    .CI(\VexRiscv/Msub__zz_205__cy [20]),
    .LI(\VexRiscv/Msub__zz_205__lut [21]),
    .O(\VexRiscv/_zz_205_ [21])
  );
  MUXCY   \VexRiscv/Msub__zz_205__cy<21>  (
    .CI(\VexRiscv/Msub__zz_205__cy [20]),
    .DI(\VexRiscv/memory_DivPlugin_accumulator [20]),
    .S(\VexRiscv/Msub__zz_205__lut [21]),
    .O(\VexRiscv/Msub__zz_205__cy [21])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_205__lut<21>  (
    .I0(\VexRiscv/memory_DivPlugin_accumulator [20]),
    .I1(\VexRiscv/memory_DivPlugin_rs2 [21]),
    .O(\VexRiscv/Msub__zz_205__lut [21])
  );
  XORCY   \VexRiscv/Msub__zz_205__xor<20>  (
    .CI(\VexRiscv/Msub__zz_205__cy [19]),
    .LI(\VexRiscv/Msub__zz_205__lut [20]),
    .O(\VexRiscv/_zz_205_ [20])
  );
  MUXCY   \VexRiscv/Msub__zz_205__cy<20>  (
    .CI(\VexRiscv/Msub__zz_205__cy [19]),
    .DI(\VexRiscv/memory_DivPlugin_accumulator [19]),
    .S(\VexRiscv/Msub__zz_205__lut [20]),
    .O(\VexRiscv/Msub__zz_205__cy [20])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_205__lut<20>  (
    .I0(\VexRiscv/memory_DivPlugin_accumulator [19]),
    .I1(\VexRiscv/memory_DivPlugin_rs2 [20]),
    .O(\VexRiscv/Msub__zz_205__lut [20])
  );
  XORCY   \VexRiscv/Msub__zz_205__xor<19>  (
    .CI(\VexRiscv/Msub__zz_205__cy [18]),
    .LI(\VexRiscv/Msub__zz_205__lut [19]),
    .O(\VexRiscv/_zz_205_ [19])
  );
  MUXCY   \VexRiscv/Msub__zz_205__cy<19>  (
    .CI(\VexRiscv/Msub__zz_205__cy [18]),
    .DI(\VexRiscv/memory_DivPlugin_accumulator [18]),
    .S(\VexRiscv/Msub__zz_205__lut [19]),
    .O(\VexRiscv/Msub__zz_205__cy [19])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_205__lut<19>  (
    .I0(\VexRiscv/memory_DivPlugin_accumulator [18]),
    .I1(\VexRiscv/memory_DivPlugin_rs2 [19]),
    .O(\VexRiscv/Msub__zz_205__lut [19])
  );
  XORCY   \VexRiscv/Msub__zz_205__xor<18>  (
    .CI(\VexRiscv/Msub__zz_205__cy [17]),
    .LI(\VexRiscv/Msub__zz_205__lut [18]),
    .O(\VexRiscv/_zz_205_ [18])
  );
  MUXCY   \VexRiscv/Msub__zz_205__cy<18>  (
    .CI(\VexRiscv/Msub__zz_205__cy [17]),
    .DI(\VexRiscv/memory_DivPlugin_accumulator [17]),
    .S(\VexRiscv/Msub__zz_205__lut [18]),
    .O(\VexRiscv/Msub__zz_205__cy [18])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_205__lut<18>  (
    .I0(\VexRiscv/memory_DivPlugin_accumulator [17]),
    .I1(\VexRiscv/memory_DivPlugin_rs2 [18]),
    .O(\VexRiscv/Msub__zz_205__lut [18])
  );
  XORCY   \VexRiscv/Msub__zz_205__xor<17>  (
    .CI(\VexRiscv/Msub__zz_205__cy [16]),
    .LI(\VexRiscv/Msub__zz_205__lut [17]),
    .O(\VexRiscv/_zz_205_ [17])
  );
  MUXCY   \VexRiscv/Msub__zz_205__cy<17>  (
    .CI(\VexRiscv/Msub__zz_205__cy [16]),
    .DI(\VexRiscv/memory_DivPlugin_accumulator [16]),
    .S(\VexRiscv/Msub__zz_205__lut [17]),
    .O(\VexRiscv/Msub__zz_205__cy [17])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_205__lut<17>  (
    .I0(\VexRiscv/memory_DivPlugin_accumulator [16]),
    .I1(\VexRiscv/memory_DivPlugin_rs2 [17]),
    .O(\VexRiscv/Msub__zz_205__lut [17])
  );
  XORCY   \VexRiscv/Msub__zz_205__xor<16>  (
    .CI(\VexRiscv/Msub__zz_205__cy [15]),
    .LI(\VexRiscv/Msub__zz_205__lut [16]),
    .O(\VexRiscv/_zz_205_ [16])
  );
  MUXCY   \VexRiscv/Msub__zz_205__cy<16>  (
    .CI(\VexRiscv/Msub__zz_205__cy [15]),
    .DI(\VexRiscv/memory_DivPlugin_accumulator [15]),
    .S(\VexRiscv/Msub__zz_205__lut [16]),
    .O(\VexRiscv/Msub__zz_205__cy [16])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_205__lut<16>  (
    .I0(\VexRiscv/memory_DivPlugin_accumulator [15]),
    .I1(\VexRiscv/memory_DivPlugin_rs2 [16]),
    .O(\VexRiscv/Msub__zz_205__lut [16])
  );
  XORCY   \VexRiscv/Msub__zz_205__xor<15>  (
    .CI(\VexRiscv/Msub__zz_205__cy [14]),
    .LI(\VexRiscv/Msub__zz_205__lut [15]),
    .O(\VexRiscv/_zz_205_ [15])
  );
  MUXCY   \VexRiscv/Msub__zz_205__cy<15>  (
    .CI(\VexRiscv/Msub__zz_205__cy [14]),
    .DI(\VexRiscv/memory_DivPlugin_accumulator [14]),
    .S(\VexRiscv/Msub__zz_205__lut [15]),
    .O(\VexRiscv/Msub__zz_205__cy [15])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_205__lut<15>  (
    .I0(\VexRiscv/memory_DivPlugin_accumulator [14]),
    .I1(\VexRiscv/memory_DivPlugin_rs2 [15]),
    .O(\VexRiscv/Msub__zz_205__lut [15])
  );
  XORCY   \VexRiscv/Msub__zz_205__xor<14>  (
    .CI(\VexRiscv/Msub__zz_205__cy [13]),
    .LI(\VexRiscv/Msub__zz_205__lut [14]),
    .O(\VexRiscv/_zz_205_ [14])
  );
  MUXCY   \VexRiscv/Msub__zz_205__cy<14>  (
    .CI(\VexRiscv/Msub__zz_205__cy [13]),
    .DI(\VexRiscv/memory_DivPlugin_accumulator [13]),
    .S(\VexRiscv/Msub__zz_205__lut [14]),
    .O(\VexRiscv/Msub__zz_205__cy [14])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_205__lut<14>  (
    .I0(\VexRiscv/memory_DivPlugin_accumulator [13]),
    .I1(\VexRiscv/memory_DivPlugin_rs2 [14]),
    .O(\VexRiscv/Msub__zz_205__lut [14])
  );
  XORCY   \VexRiscv/Msub__zz_205__xor<13>  (
    .CI(\VexRiscv/Msub__zz_205__cy [12]),
    .LI(\VexRiscv/Msub__zz_205__lut [13]),
    .O(\VexRiscv/_zz_205_ [13])
  );
  MUXCY   \VexRiscv/Msub__zz_205__cy<13>  (
    .CI(\VexRiscv/Msub__zz_205__cy [12]),
    .DI(\VexRiscv/memory_DivPlugin_accumulator [12]),
    .S(\VexRiscv/Msub__zz_205__lut [13]),
    .O(\VexRiscv/Msub__zz_205__cy [13])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_205__lut<13>  (
    .I0(\VexRiscv/memory_DivPlugin_accumulator [12]),
    .I1(\VexRiscv/memory_DivPlugin_rs2 [13]),
    .O(\VexRiscv/Msub__zz_205__lut [13])
  );
  XORCY   \VexRiscv/Msub__zz_205__xor<12>  (
    .CI(\VexRiscv/Msub__zz_205__cy [11]),
    .LI(\VexRiscv/Msub__zz_205__lut [12]),
    .O(\VexRiscv/_zz_205_ [12])
  );
  MUXCY   \VexRiscv/Msub__zz_205__cy<12>  (
    .CI(\VexRiscv/Msub__zz_205__cy [11]),
    .DI(\VexRiscv/memory_DivPlugin_accumulator [11]),
    .S(\VexRiscv/Msub__zz_205__lut [12]),
    .O(\VexRiscv/Msub__zz_205__cy [12])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_205__lut<12>  (
    .I0(\VexRiscv/memory_DivPlugin_accumulator [11]),
    .I1(\VexRiscv/memory_DivPlugin_rs2 [12]),
    .O(\VexRiscv/Msub__zz_205__lut [12])
  );
  XORCY   \VexRiscv/Msub__zz_205__xor<11>  (
    .CI(\VexRiscv/Msub__zz_205__cy [10]),
    .LI(\VexRiscv/Msub__zz_205__lut [11]),
    .O(\VexRiscv/_zz_205_ [11])
  );
  MUXCY   \VexRiscv/Msub__zz_205__cy<11>  (
    .CI(\VexRiscv/Msub__zz_205__cy [10]),
    .DI(\VexRiscv/memory_DivPlugin_accumulator [10]),
    .S(\VexRiscv/Msub__zz_205__lut [11]),
    .O(\VexRiscv/Msub__zz_205__cy [11])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_205__lut<11>  (
    .I0(\VexRiscv/memory_DivPlugin_accumulator [10]),
    .I1(\VexRiscv/memory_DivPlugin_rs2 [11]),
    .O(\VexRiscv/Msub__zz_205__lut [11])
  );
  XORCY   \VexRiscv/Msub__zz_205__xor<10>  (
    .CI(\VexRiscv/Msub__zz_205__cy [9]),
    .LI(\VexRiscv/Msub__zz_205__lut [10]),
    .O(\VexRiscv/_zz_205_ [10])
  );
  MUXCY   \VexRiscv/Msub__zz_205__cy<10>  (
    .CI(\VexRiscv/Msub__zz_205__cy [9]),
    .DI(\VexRiscv/memory_DivPlugin_accumulator [9]),
    .S(\VexRiscv/Msub__zz_205__lut [10]),
    .O(\VexRiscv/Msub__zz_205__cy [10])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_205__lut<10>  (
    .I0(\VexRiscv/memory_DivPlugin_accumulator [9]),
    .I1(\VexRiscv/memory_DivPlugin_rs2 [10]),
    .O(\VexRiscv/Msub__zz_205__lut [10])
  );
  XORCY   \VexRiscv/Msub__zz_205__xor<9>  (
    .CI(\VexRiscv/Msub__zz_205__cy [8]),
    .LI(\VexRiscv/Msub__zz_205__lut [9]),
    .O(\VexRiscv/_zz_205_ [9])
  );
  MUXCY   \VexRiscv/Msub__zz_205__cy<9>  (
    .CI(\VexRiscv/Msub__zz_205__cy [8]),
    .DI(\VexRiscv/memory_DivPlugin_accumulator [8]),
    .S(\VexRiscv/Msub__zz_205__lut [9]),
    .O(\VexRiscv/Msub__zz_205__cy [9])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_205__lut<9>  (
    .I0(\VexRiscv/memory_DivPlugin_accumulator [8]),
    .I1(\VexRiscv/memory_DivPlugin_rs2 [9]),
    .O(\VexRiscv/Msub__zz_205__lut [9])
  );
  XORCY   \VexRiscv/Msub__zz_205__xor<8>  (
    .CI(\VexRiscv/Msub__zz_205__cy [7]),
    .LI(\VexRiscv/Msub__zz_205__lut [8]),
    .O(\VexRiscv/_zz_205_ [8])
  );
  MUXCY   \VexRiscv/Msub__zz_205__cy<8>  (
    .CI(\VexRiscv/Msub__zz_205__cy [7]),
    .DI(\VexRiscv/memory_DivPlugin_accumulator [7]),
    .S(\VexRiscv/Msub__zz_205__lut [8]),
    .O(\VexRiscv/Msub__zz_205__cy [8])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_205__lut<8>  (
    .I0(\VexRiscv/memory_DivPlugin_accumulator [7]),
    .I1(\VexRiscv/memory_DivPlugin_rs2 [8]),
    .O(\VexRiscv/Msub__zz_205__lut [8])
  );
  XORCY   \VexRiscv/Msub__zz_205__xor<7>  (
    .CI(\VexRiscv/Msub__zz_205__cy [6]),
    .LI(\VexRiscv/Msub__zz_205__lut [7]),
    .O(\VexRiscv/_zz_205_ [7])
  );
  MUXCY   \VexRiscv/Msub__zz_205__cy<7>  (
    .CI(\VexRiscv/Msub__zz_205__cy [6]),
    .DI(\VexRiscv/memory_DivPlugin_accumulator [6]),
    .S(\VexRiscv/Msub__zz_205__lut [7]),
    .O(\VexRiscv/Msub__zz_205__cy [7])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_205__lut<7>  (
    .I0(\VexRiscv/memory_DivPlugin_accumulator [6]),
    .I1(\VexRiscv/memory_DivPlugin_rs2 [7]),
    .O(\VexRiscv/Msub__zz_205__lut [7])
  );
  XORCY   \VexRiscv/Msub__zz_205__xor<6>  (
    .CI(\VexRiscv/Msub__zz_205__cy [5]),
    .LI(\VexRiscv/Msub__zz_205__lut [6]),
    .O(\VexRiscv/_zz_205_ [6])
  );
  MUXCY   \VexRiscv/Msub__zz_205__cy<6>  (
    .CI(\VexRiscv/Msub__zz_205__cy [5]),
    .DI(\VexRiscv/memory_DivPlugin_accumulator [5]),
    .S(\VexRiscv/Msub__zz_205__lut [6]),
    .O(\VexRiscv/Msub__zz_205__cy [6])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_205__lut<6>  (
    .I0(\VexRiscv/memory_DivPlugin_accumulator [5]),
    .I1(\VexRiscv/memory_DivPlugin_rs2 [6]),
    .O(\VexRiscv/Msub__zz_205__lut [6])
  );
  XORCY   \VexRiscv/Msub__zz_205__xor<5>  (
    .CI(\VexRiscv/Msub__zz_205__cy [4]),
    .LI(\VexRiscv/Msub__zz_205__lut [5]),
    .O(\VexRiscv/_zz_205_ [5])
  );
  MUXCY   \VexRiscv/Msub__zz_205__cy<5>  (
    .CI(\VexRiscv/Msub__zz_205__cy [4]),
    .DI(\VexRiscv/memory_DivPlugin_accumulator [4]),
    .S(\VexRiscv/Msub__zz_205__lut [5]),
    .O(\VexRiscv/Msub__zz_205__cy [5])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_205__lut<5>  (
    .I0(\VexRiscv/memory_DivPlugin_accumulator [4]),
    .I1(\VexRiscv/memory_DivPlugin_rs2 [5]),
    .O(\VexRiscv/Msub__zz_205__lut [5])
  );
  XORCY   \VexRiscv/Msub__zz_205__xor<4>  (
    .CI(\VexRiscv/Msub__zz_205__cy [3]),
    .LI(\VexRiscv/Msub__zz_205__lut [4]),
    .O(\VexRiscv/_zz_205_ [4])
  );
  MUXCY   \VexRiscv/Msub__zz_205__cy<4>  (
    .CI(\VexRiscv/Msub__zz_205__cy [3]),
    .DI(\VexRiscv/memory_DivPlugin_accumulator [3]),
    .S(\VexRiscv/Msub__zz_205__lut [4]),
    .O(\VexRiscv/Msub__zz_205__cy [4])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_205__lut<4>  (
    .I0(\VexRiscv/memory_DivPlugin_accumulator [3]),
    .I1(\VexRiscv/memory_DivPlugin_rs2 [4]),
    .O(\VexRiscv/Msub__zz_205__lut [4])
  );
  XORCY   \VexRiscv/Msub__zz_205__xor<3>  (
    .CI(\VexRiscv/Msub__zz_205__cy [2]),
    .LI(\VexRiscv/Msub__zz_205__lut [3]),
    .O(\VexRiscv/_zz_205_ [3])
  );
  MUXCY   \VexRiscv/Msub__zz_205__cy<3>  (
    .CI(\VexRiscv/Msub__zz_205__cy [2]),
    .DI(\VexRiscv/memory_DivPlugin_accumulator [2]),
    .S(\VexRiscv/Msub__zz_205__lut [3]),
    .O(\VexRiscv/Msub__zz_205__cy [3])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_205__lut<3>  (
    .I0(\VexRiscv/memory_DivPlugin_accumulator [2]),
    .I1(\VexRiscv/memory_DivPlugin_rs2 [3]),
    .O(\VexRiscv/Msub__zz_205__lut [3])
  );
  XORCY   \VexRiscv/Msub__zz_205__xor<2>  (
    .CI(\VexRiscv/Msub__zz_205__cy [1]),
    .LI(\VexRiscv/Msub__zz_205__lut [2]),
    .O(\VexRiscv/_zz_205_ [2])
  );
  MUXCY   \VexRiscv/Msub__zz_205__cy<2>  (
    .CI(\VexRiscv/Msub__zz_205__cy [1]),
    .DI(\VexRiscv/memory_DivPlugin_accumulator [1]),
    .S(\VexRiscv/Msub__zz_205__lut [2]),
    .O(\VexRiscv/Msub__zz_205__cy [2])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_205__lut<2>  (
    .I0(\VexRiscv/memory_DivPlugin_accumulator [1]),
    .I1(\VexRiscv/memory_DivPlugin_rs2 [2]),
    .O(\VexRiscv/Msub__zz_205__lut [2])
  );
  XORCY   \VexRiscv/Msub__zz_205__xor<1>  (
    .CI(\VexRiscv/Msub__zz_205__cy [0]),
    .LI(\VexRiscv/Msub__zz_205__lut [1]),
    .O(\VexRiscv/_zz_205_ [1])
  );
  MUXCY   \VexRiscv/Msub__zz_205__cy<1>  (
    .CI(\VexRiscv/Msub__zz_205__cy [0]),
    .DI(\VexRiscv/memory_DivPlugin_accumulator [0]),
    .S(\VexRiscv/Msub__zz_205__lut [1]),
    .O(\VexRiscv/Msub__zz_205__cy [1])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_205__lut<1>  (
    .I0(\VexRiscv/memory_DivPlugin_accumulator [0]),
    .I1(\VexRiscv/memory_DivPlugin_rs2 [1]),
    .O(\VexRiscv/Msub__zz_205__lut [1])
  );
  XORCY   \VexRiscv/Msub__zz_205__xor<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .LI(\VexRiscv/Msub__zz_205__lut [0]),
    .O(\VexRiscv/_zz_205_ [0])
  );
  MUXCY   \VexRiscv/Msub__zz_205__cy<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .DI(\VexRiscv/memory_DivPlugin_rs1_31_6542 ),
    .S(\VexRiscv/Msub__zz_205__lut [0]),
    .O(\VexRiscv/Msub__zz_205__cy [0])
  );
  LUT2 #(
    .INIT ( 4'h9 ))
  \VexRiscv/Msub__zz_205__lut<0>  (
    .I0(\VexRiscv/memory_DivPlugin_rs1_31_6542 ),
    .I1(\VexRiscv/memory_DivPlugin_rs2 [0]),
    .O(\VexRiscv/Msub__zz_205__lut [0])
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_xor<31>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<30>_5220 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_xor<31>_rt_9126 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<31> )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_xor<30>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<29>_5221 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<30>_rt_9075 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<30> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<30>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<29>_5221 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<30>_rt_9075 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<30>_5220 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_xor<29>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<28>_5222 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<29>_rt_9076 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<29> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<29>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<28>_5222 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<29>_rt_9076 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<29>_5221 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_xor<28>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<27>_5223 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<28>_rt_9077 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<28> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<28>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<27>_5223 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<28>_rt_9077 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<28>_5222 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_xor<27>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<26>_5224 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<27>_rt_9078 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<27> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<27>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<26>_5224 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<27>_rt_9078 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<27>_5223 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_xor<26>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<25>_5225 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<26>_rt_9079 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<26> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<26>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<25>_5225 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<26>_rt_9079 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<26>_5224 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_xor<25>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<24>_5226 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<25>_rt_9080 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<25> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<25>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<24>_5226 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<25>_rt_9080 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<25>_5225 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_xor<24>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<23>_5227 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<24>_rt_9081 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<24> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<24>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<23>_5227 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<24>_rt_9081 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<24>_5226 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_xor<23>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<22>_5228 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<23>_rt_9082 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<23> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<23>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<22>_5228 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<23>_rt_9082 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<23>_5227 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_xor<22>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<21>_5229 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<22>_rt_9083 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<22> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<22>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<21>_5229 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<22>_rt_9083 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<22>_5228 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_xor<21>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<20>_5230 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<21>_rt_9084 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<21> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<21>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<20>_5230 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<21>_rt_9084 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<21>_5229 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_xor<20>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<19>_5231 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<20>_rt_9085 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<20> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<20>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<19>_5231 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<20>_rt_9085 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<20>_5230 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_xor<19>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<18>_5232 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<19>_rt_9086 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<19> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<19>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<18>_5232 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<19>_rt_9086 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<19>_5231 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_xor<18>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<17>_5233 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<18>_rt_9087 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<18> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<18>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<17>_5233 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<18>_rt_9087 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<18>_5232 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_xor<17>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<16>_5234 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<17>_rt_9088 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<17> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<17>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<16>_5234 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<17>_rt_9088 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<17>_5233 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_xor<16>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<15>_5235 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<16>_rt_9089 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<16> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<16>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<15>_5235 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<16>_rt_9089 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<16>_5234 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_xor<15>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<14>_5236 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<15>_rt_9090 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<15> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<15>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<14>_5236 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<15>_rt_9090 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<15>_5235 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_xor<14>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<13>_5237 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<14>_rt_9091 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<14> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<14>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<13>_5237 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<14>_rt_9091 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<14>_5236 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_xor<13>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<12>_5238 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<13>_rt_9092 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<13> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<13>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<12>_5238 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<13>_rt_9092 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<13>_5237 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_xor<12>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<11>_5239 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<12>_rt_9093 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<12> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<12>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<11>_5239 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<12>_rt_9093 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<12>_5238 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_xor<11>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<10>_5240 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<11>_rt_9094 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<11> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<11>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<10>_5240 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<11>_rt_9094 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<11>_5239 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_xor<10>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<9>_5241 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<10>_rt_9095 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<10> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<10>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<9>_5241 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<10>_rt_9095 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<10>_5240 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_xor<9>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<8>_5242 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<9>_rt_9096 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<9> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<9>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<8>_5242 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<9>_rt_9096 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<9>_5241 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_xor<8>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<7>_5243 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<8>_rt_9097 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<8> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<8>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<7>_5243 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<8>_rt_9097 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<8>_5242 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_xor<7>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<6>_5244 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<7>_rt_9098 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<7> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<7>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<6>_5244 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<7>_rt_9098 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<7>_5243 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_xor<6>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<5>_5245 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<6>_rt_9099 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<6> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<6>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<5>_5245 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<6>_rt_9099 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<6>_5244 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_xor<5>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<4>_5246 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<5>_rt_9100 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<5> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<5>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<4>_5246 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<5>_rt_9100 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<5>_5245 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_xor<4>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<3>_5247 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<4>_rt_9101 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<4> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<4>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<3>_5247 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<4>_rt_9101 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<4>_5246 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_xor<3>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<2>_5248 ),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<3>_rt_9102 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<3> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<3>  (
    .CI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<2>_5248 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<3>_rt_9102 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<3>_5247 )
  );
  XORCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_xor<2>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .LI(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_lut<2>_5249 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<2> )
  );
  MUXCY   \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<2>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .DI(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [2]),
    .S(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_lut<2>_5249 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<2>_5248 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_lut<2>  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [2]),
    .I1(\VexRiscv/_zz_114__6548 ),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_lut<2>_5249 )
  );
  FDRE   \VexRiscv/_zz_212__2  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5629_inv ),
    .D(\VexRiscv/Result [2]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/_zz_212_ [2])
  );
  FDRE   \VexRiscv/_zz_212__1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5629_inv ),
    .D(\VexRiscv/Result [1]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/_zz_212_ [1])
  );
  FDRE   \VexRiscv/_zz_212__0  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5629_inv ),
    .D(\VexRiscv/Result [0]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/_zz_212_ [0])
  );
  FDRE   \VexRiscv/_zz_214__2  (
    .C(sys_clk),
    .CE(\VexRiscv/zz_215___zz_216__AND_1373_o ),
    .D(\VexRiscv/Mcount__zz_214_2 ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/_zz_214_ [2])
  );
  FDRE   \VexRiscv/_zz_214__1  (
    .C(sys_clk),
    .CE(\VexRiscv/zz_215___zz_216__AND_1373_o ),
    .D(\VexRiscv/Mcount__zz_214_1 ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/_zz_214_ [1])
  );
  FDRE   \VexRiscv/_zz_214__0  (
    .C(sys_clk),
    .CE(\VexRiscv/zz_215___zz_216__AND_1373_o ),
    .D(\VexRiscv/Mcount__zz_214_ ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/_zz_214_ [0])
  );
  DSP48A1 #(
    .CARRYINSEL ( "OPMODE5" ),
    .A0REG ( 0 ),
    .A1REG ( 0 ),
    .B0REG ( 0 ),
    .B1REG ( 0 ),
    .CREG ( 0 ),
    .MREG ( 1 ),
    .PREG ( 1 ),
    .OPMODEREG ( 0 ),
    .CARRYINREG ( 0 ),
    .CARRYOUTREG ( 0 ),
    .RSTTYPE ( "SYNC" ),
    .DREG ( 0 ))
  \VexRiscv/Mmult__zz_28_  (
    .CECARRYIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RSTC(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RSTCARRYIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CED(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RSTD(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CEOPMODE(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CEC(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CARRYOUTF(\NLW_VexRiscv/Mmult__zz_28__CARRYOUTF_UNCONNECTED ),
    .RSTOPMODE(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RSTM(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLK(sys_clk),
    .RSTB(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CEM(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .CEB(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CARRYIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CEP(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .CEA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CARRYOUT(\NLW_VexRiscv/Mmult__zz_28__CARRYOUT_UNCONNECTED ),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RSTP(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .B({\VexRiscv/execute_MulPlugin_aHigh [16], \VexRiscv/execute_MulPlugin_aHigh [16], \VexRiscv/_zz_162_ [31], \VexRiscv/_zz_162_ [30], 
\VexRiscv/_zz_162_ [29], \VexRiscv/_zz_162_ [28], \VexRiscv/_zz_162_ [27], \VexRiscv/_zz_162_ [26], \VexRiscv/_zz_162_ [25], \VexRiscv/_zz_162_ [24], 
\VexRiscv/_zz_162_ [23], \VexRiscv/_zz_162_ [22], \VexRiscv/_zz_162_ [21], \VexRiscv/_zz_162_ [20], \VexRiscv/_zz_162_ [19], \VexRiscv/_zz_162_ [18], 
\VexRiscv/_zz_162_ [17], \VexRiscv/_zz_162_ [16]}),
    .BCOUT({\NLW_VexRiscv/Mmult__zz_28__BCOUT<17>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__BCOUT<16>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_28__BCOUT<15>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__BCOUT<14>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_28__BCOUT<13>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__BCOUT<12>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_28__BCOUT<11>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__BCOUT<10>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_28__BCOUT<9>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__BCOUT<8>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_28__BCOUT<7>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__BCOUT<6>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_28__BCOUT<5>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__BCOUT<4>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_28__BCOUT<3>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__BCOUT<2>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_28__BCOUT<1>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__BCOUT<0>_UNCONNECTED }),
    .PCIN({\NLW_VexRiscv/Mmult__zz_28__PCIN<47>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__PCIN<46>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_28__PCIN<45>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__PCIN<44>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_28__PCIN<43>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__PCIN<42>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_28__PCIN<41>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__PCIN<40>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_28__PCIN<39>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__PCIN<38>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_28__PCIN<37>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__PCIN<36>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_28__PCIN<35>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__PCIN<34>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_28__PCIN<33>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__PCIN<32>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_28__PCIN<31>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__PCIN<30>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_28__PCIN<29>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__PCIN<28>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_28__PCIN<27>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__PCIN<26>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_28__PCIN<25>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__PCIN<24>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_28__PCIN<23>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__PCIN<22>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_28__PCIN<21>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__PCIN<20>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_28__PCIN<19>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__PCIN<18>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_28__PCIN<17>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__PCIN<16>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_28__PCIN<15>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__PCIN<14>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_28__PCIN<13>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__PCIN<12>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_28__PCIN<11>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__PCIN<10>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__PCIN<9>_UNCONNECTED 
, \NLW_VexRiscv/Mmult__zz_28__PCIN<8>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__PCIN<7>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__PCIN<6>_UNCONNECTED 
, \NLW_VexRiscv/Mmult__zz_28__PCIN<5>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__PCIN<4>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__PCIN<3>_UNCONNECTED 
, \NLW_VexRiscv/Mmult__zz_28__PCIN<2>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__PCIN<1>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__PCIN<0>_UNCONNECTED 
}),
    .C({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1]}),
    .P({\NLW_VexRiscv/Mmult__zz_28__P<47>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__P<46>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__P<45>_UNCONNECTED 
, \NLW_VexRiscv/Mmult__zz_28__P<44>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__P<43>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__P<42>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_28__P<41>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__P<40>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__P<39>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_28__P<38>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__P<37>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__P<36>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_28__P<35>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__P<34>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__P<33>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_28__P<32>_UNCONNECTED , \VexRiscv/memory_to_writeBack_MUL_HH [31], \VexRiscv/memory_to_writeBack_MUL_HH [30], 
\VexRiscv/memory_to_writeBack_MUL_HH [29], \VexRiscv/memory_to_writeBack_MUL_HH [28], \VexRiscv/memory_to_writeBack_MUL_HH [27], 
\VexRiscv/memory_to_writeBack_MUL_HH [26], \VexRiscv/memory_to_writeBack_MUL_HH [25], \VexRiscv/memory_to_writeBack_MUL_HH [24], 
\VexRiscv/memory_to_writeBack_MUL_HH [23], \VexRiscv/memory_to_writeBack_MUL_HH [22], \VexRiscv/memory_to_writeBack_MUL_HH [21], 
\VexRiscv/memory_to_writeBack_MUL_HH [20], \VexRiscv/memory_to_writeBack_MUL_HH [19], \VexRiscv/memory_to_writeBack_MUL_HH [18], 
\VexRiscv/memory_to_writeBack_MUL_HH [17], \VexRiscv/memory_to_writeBack_MUL_HH [16], \VexRiscv/memory_to_writeBack_MUL_HH [15], 
\VexRiscv/memory_to_writeBack_MUL_HH [14], \VexRiscv/memory_to_writeBack_MUL_HH [13], \VexRiscv/memory_to_writeBack_MUL_HH [12], 
\VexRiscv/memory_to_writeBack_MUL_HH [11], \VexRiscv/memory_to_writeBack_MUL_HH [10], \VexRiscv/memory_to_writeBack_MUL_HH [9], 
\VexRiscv/memory_to_writeBack_MUL_HH [8], \VexRiscv/memory_to_writeBack_MUL_HH [7], \VexRiscv/memory_to_writeBack_MUL_HH [6], 
\VexRiscv/memory_to_writeBack_MUL_HH [5], \VexRiscv/memory_to_writeBack_MUL_HH [4], \VexRiscv/memory_to_writeBack_MUL_HH [3], 
\VexRiscv/memory_to_writeBack_MUL_HH [2], \VexRiscv/memory_to_writeBack_MUL_HH [1], \VexRiscv/memory_to_writeBack_MUL_HH [0]}),
    .OPMODE({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], basesoc_sdram_tccdcon_ready}),
    .D({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1]}),
    .PCOUT({\NLW_VexRiscv/Mmult__zz_28__PCOUT<47>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__PCOUT<46>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_28__PCOUT<45>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__PCOUT<44>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_28__PCOUT<43>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__PCOUT<42>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_28__PCOUT<41>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__PCOUT<40>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_28__PCOUT<39>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__PCOUT<38>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_28__PCOUT<37>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__PCOUT<36>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_28__PCOUT<35>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__PCOUT<34>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_28__PCOUT<33>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__PCOUT<32>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_28__PCOUT<31>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__PCOUT<30>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_28__PCOUT<29>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__PCOUT<28>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_28__PCOUT<27>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__PCOUT<26>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_28__PCOUT<25>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__PCOUT<24>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_28__PCOUT<23>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__PCOUT<22>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_28__PCOUT<21>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__PCOUT<20>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_28__PCOUT<19>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__PCOUT<18>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_28__PCOUT<17>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__PCOUT<16>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_28__PCOUT<15>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__PCOUT<14>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_28__PCOUT<13>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__PCOUT<12>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_28__PCOUT<11>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__PCOUT<10>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_28__PCOUT<9>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__PCOUT<8>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_28__PCOUT<7>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__PCOUT<6>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_28__PCOUT<5>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__PCOUT<4>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_28__PCOUT<3>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__PCOUT<2>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_28__PCOUT<1>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__PCOUT<0>_UNCONNECTED }),
    .A({\VexRiscv/execute_MulPlugin_bHigh [16], \VexRiscv/execute_MulPlugin_bHigh [16], \VexRiscv/_zz_167_ [31], \VexRiscv/_zz_167_ [30], 
\VexRiscv/_zz_167_ [29], \VexRiscv/_zz_167_ [28], \VexRiscv/_zz_167_ [27], \VexRiscv/_zz_167_ [26], \VexRiscv/_zz_167_ [25], \VexRiscv/_zz_167_ [24], 
\VexRiscv/_zz_167_ [23], \VexRiscv/_zz_167_ [22], \VexRiscv/_zz_167_ [21], \VexRiscv/_zz_167_ [20], \VexRiscv/_zz_167_ [19], \VexRiscv/_zz_167_ [18], 
\VexRiscv/_zz_167_ [17], \VexRiscv/_zz_167_ [16]}),
    .M({\NLW_VexRiscv/Mmult__zz_28__M<35>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__M<34>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__M<33>_UNCONNECTED 
, \NLW_VexRiscv/Mmult__zz_28__M<32>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__M<31>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__M<30>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_28__M<29>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__M<28>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__M<27>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_28__M<26>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__M<25>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__M<24>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_28__M<23>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__M<22>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__M<21>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_28__M<20>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__M<19>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__M<18>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_28__M<17>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__M<16>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__M<15>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_28__M<14>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__M<13>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__M<12>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_28__M<11>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__M<10>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__M<9>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_28__M<8>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__M<7>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__M<6>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_28__M<5>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__M<4>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__M<3>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_28__M<2>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__M<1>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_28__M<0>_UNCONNECTED })
  );
  DSP48A1 #(
    .CARRYINSEL ( "OPMODE5" ),
    .A0REG ( 0 ),
    .A1REG ( 0 ),
    .B0REG ( 0 ),
    .B1REG ( 0 ),
    .CREG ( 0 ),
    .MREG ( 1 ),
    .PREG ( 0 ),
    .OPMODEREG ( 0 ),
    .CARRYINREG ( 0 ),
    .CARRYOUTREG ( 0 ),
    .RSTTYPE ( "SYNC" ),
    .DREG ( 0 ))
  \VexRiscv/Mmult__zz_29_  (
    .CECARRYIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RSTC(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RSTCARRYIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CED(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RSTD(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CEOPMODE(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CEC(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CARRYOUTF(\NLW_VexRiscv/Mmult__zz_29__CARRYOUTF_UNCONNECTED ),
    .RSTOPMODE(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RSTM(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLK(sys_clk),
    .RSTB(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CEM(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .CEB(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CARRYIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CEP(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CEA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CARRYOUT(\NLW_VexRiscv/Mmult__zz_29__CARRYOUT_UNCONNECTED ),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RSTP(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .B({\VexRiscv/execute_MulPlugin_aHigh [16], \VexRiscv/execute_MulPlugin_aHigh [16], \VexRiscv/_zz_162_ [31], \VexRiscv/_zz_162_ [30], 
\VexRiscv/_zz_162_ [29], \VexRiscv/_zz_162_ [28], \VexRiscv/_zz_162_ [27], \VexRiscv/_zz_162_ [26], \VexRiscv/_zz_162_ [25], \VexRiscv/_zz_162_ [24], 
\VexRiscv/_zz_162_ [23], \VexRiscv/_zz_162_ [22], \VexRiscv/_zz_162_ [21], \VexRiscv/_zz_162_ [20], \VexRiscv/_zz_162_ [19], \VexRiscv/_zz_162_ [18], 
\VexRiscv/_zz_162_ [17], \VexRiscv/_zz_162_ [16]}),
    .BCOUT({\NLW_VexRiscv/Mmult__zz_29__BCOUT<17>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__BCOUT<16>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_29__BCOUT<15>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__BCOUT<14>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_29__BCOUT<13>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__BCOUT<12>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_29__BCOUT<11>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__BCOUT<10>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_29__BCOUT<9>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__BCOUT<8>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_29__BCOUT<7>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__BCOUT<6>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_29__BCOUT<5>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__BCOUT<4>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_29__BCOUT<3>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__BCOUT<2>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_29__BCOUT<1>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__BCOUT<0>_UNCONNECTED }),
    .PCIN({\NLW_VexRiscv/Mmult__zz_29__PCIN<47>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__PCIN<46>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_29__PCIN<45>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__PCIN<44>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_29__PCIN<43>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__PCIN<42>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_29__PCIN<41>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__PCIN<40>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_29__PCIN<39>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__PCIN<38>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_29__PCIN<37>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__PCIN<36>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_29__PCIN<35>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__PCIN<34>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_29__PCIN<33>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__PCIN<32>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_29__PCIN<31>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__PCIN<30>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_29__PCIN<29>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__PCIN<28>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_29__PCIN<27>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__PCIN<26>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_29__PCIN<25>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__PCIN<24>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_29__PCIN<23>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__PCIN<22>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_29__PCIN<21>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__PCIN<20>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_29__PCIN<19>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__PCIN<18>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_29__PCIN<17>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__PCIN<16>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_29__PCIN<15>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__PCIN<14>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_29__PCIN<13>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__PCIN<12>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_29__PCIN<11>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__PCIN<10>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__PCIN<9>_UNCONNECTED 
, \NLW_VexRiscv/Mmult__zz_29__PCIN<8>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__PCIN<7>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__PCIN<6>_UNCONNECTED 
, \NLW_VexRiscv/Mmult__zz_29__PCIN<5>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__PCIN<4>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__PCIN<3>_UNCONNECTED 
, \NLW_VexRiscv/Mmult__zz_29__PCIN<2>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__PCIN<1>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__PCIN<0>_UNCONNECTED 
}),
    .C({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1]}),
    .P({\NLW_VexRiscv/Mmult__zz_29__P<47>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__P<46>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__P<45>_UNCONNECTED 
, \NLW_VexRiscv/Mmult__zz_29__P<44>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__P<43>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__P<42>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_29__P<41>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__P<40>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__P<39>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_29__P<38>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__P<37>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__P<36>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_29__P<35>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__P<34>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__P<33>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_29__P<32>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__P<31>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__P<30>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_29__P<29>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__P<28>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__P<27>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_29__P<26>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__P<25>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__P<24>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_29__P<23>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__P<22>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__P<21>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_29__P<20>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__P<19>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__P<18>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_29__P<17>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__P<16>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__P<15>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_29__P<14>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__P<13>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__P<12>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_29__P<11>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__P<10>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__P<9>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_29__P<8>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__P<7>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__P<6>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_29__P<5>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__P<4>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__P<3>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_29__P<2>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__P<1>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__P<0>_UNCONNECTED }),
    .OPMODE({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], basesoc_sdram_tccdcon_ready}),
    .D({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1]}),
    .PCOUT({\NLW_VexRiscv/Mmult__zz_29__PCOUT<47>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__PCOUT<46>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_29__PCOUT<45>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__PCOUT<44>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_29__PCOUT<43>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__PCOUT<42>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_29__PCOUT<41>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__PCOUT<40>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_29__PCOUT<39>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__PCOUT<38>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_29__PCOUT<37>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__PCOUT<36>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_29__PCOUT<35>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__PCOUT<34>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_29__PCOUT<33>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__PCOUT<32>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_29__PCOUT<31>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__PCOUT<30>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_29__PCOUT<29>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__PCOUT<28>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_29__PCOUT<27>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__PCOUT<26>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_29__PCOUT<25>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__PCOUT<24>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_29__PCOUT<23>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__PCOUT<22>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_29__PCOUT<21>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__PCOUT<20>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_29__PCOUT<19>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__PCOUT<18>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_29__PCOUT<17>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__PCOUT<16>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_29__PCOUT<15>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__PCOUT<14>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_29__PCOUT<13>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__PCOUT<12>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_29__PCOUT<11>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__PCOUT<10>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_29__PCOUT<9>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__PCOUT<8>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_29__PCOUT<7>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__PCOUT<6>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_29__PCOUT<5>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__PCOUT<4>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_29__PCOUT<3>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__PCOUT<2>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_29__PCOUT<1>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__PCOUT<0>_UNCONNECTED }),
    .A({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], \VexRiscv/_zz_167_ [15], \VexRiscv/_zz_167_ [14], \VexRiscv/_zz_167_ [13]
, \VexRiscv/_zz_167_ [12], \VexRiscv/_zz_167_ [11], \VexRiscv/_zz_167_ [10], \VexRiscv/_zz_167_ [9], \VexRiscv/_zz_167_ [8], \VexRiscv/_zz_167_ [7], 
\VexRiscv/_zz_167_ [6], \VexRiscv/_zz_167_ [5], \VexRiscv/_zz_167_ [4], \VexRiscv/_zz_167_ [3], \VexRiscv/_zz_167_ [2], \VexRiscv/_zz_167_ [1], 
\VexRiscv/_zz_167_ [0]}),
    .M({\NLW_VexRiscv/Mmult__zz_29__M<35>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_29__M<34>_UNCONNECTED , \VexRiscv/execute_to_memory_MUL_HL [33], 
\VexRiscv/execute_to_memory_MUL_HL [32], \VexRiscv/execute_to_memory_MUL_HL [31], \VexRiscv/execute_to_memory_MUL_HL [30], 
\VexRiscv/execute_to_memory_MUL_HL [29], \VexRiscv/execute_to_memory_MUL_HL [28], \VexRiscv/execute_to_memory_MUL_HL [27], 
\VexRiscv/execute_to_memory_MUL_HL [26], \VexRiscv/execute_to_memory_MUL_HL [25], \VexRiscv/execute_to_memory_MUL_HL [24], 
\VexRiscv/execute_to_memory_MUL_HL [23], \VexRiscv/execute_to_memory_MUL_HL [22], \VexRiscv/execute_to_memory_MUL_HL [21], 
\VexRiscv/execute_to_memory_MUL_HL [20], \VexRiscv/execute_to_memory_MUL_HL [19], \VexRiscv/execute_to_memory_MUL_HL [18], 
\VexRiscv/execute_to_memory_MUL_HL [17], \VexRiscv/execute_to_memory_MUL_HL [16], \VexRiscv/execute_to_memory_MUL_HL [15], 
\VexRiscv/execute_to_memory_MUL_HL [14], \VexRiscv/execute_to_memory_MUL_HL [13], \VexRiscv/execute_to_memory_MUL_HL [12], 
\VexRiscv/execute_to_memory_MUL_HL [11], \VexRiscv/execute_to_memory_MUL_HL [10], \VexRiscv/execute_to_memory_MUL_HL [9], 
\VexRiscv/execute_to_memory_MUL_HL [8], \VexRiscv/execute_to_memory_MUL_HL [7], \VexRiscv/execute_to_memory_MUL_HL [6], 
\VexRiscv/execute_to_memory_MUL_HL [5], \VexRiscv/execute_to_memory_MUL_HL [4], \VexRiscv/execute_to_memory_MUL_HL [3], 
\VexRiscv/execute_to_memory_MUL_HL [2], \VexRiscv/execute_to_memory_MUL_HL [1], \VexRiscv/execute_to_memory_MUL_HL [0]})
  );
  DSP48A1 #(
    .CARRYINSEL ( "OPMODE5" ),
    .A0REG ( 0 ),
    .A1REG ( 0 ),
    .B0REG ( 0 ),
    .B1REG ( 0 ),
    .CREG ( 0 ),
    .MREG ( 1 ),
    .PREG ( 0 ),
    .OPMODEREG ( 0 ),
    .CARRYINREG ( 0 ),
    .CARRYOUTREG ( 0 ),
    .RSTTYPE ( "SYNC" ),
    .DREG ( 0 ))
  \VexRiscv/Mmult__zz_30_  (
    .CECARRYIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RSTC(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RSTCARRYIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CED(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RSTD(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CEOPMODE(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CEC(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CARRYOUTF(\NLW_VexRiscv/Mmult__zz_30__CARRYOUTF_UNCONNECTED ),
    .RSTOPMODE(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RSTM(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLK(sys_clk),
    .RSTB(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CEM(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .CEB(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CARRYIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CEP(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CEA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CARRYOUT(\NLW_VexRiscv/Mmult__zz_30__CARRYOUT_UNCONNECTED ),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RSTP(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .B({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], \VexRiscv/_zz_162_ [15], \VexRiscv/_zz_162_ [14], \VexRiscv/_zz_162_ [13]
, \VexRiscv/_zz_162_ [12], \VexRiscv/_zz_162_ [11], \VexRiscv/_zz_162_ [10], \VexRiscv/_zz_162_ [9], \VexRiscv/_zz_162_ [8], \VexRiscv/_zz_162_ [7], 
\VexRiscv/_zz_162_ [6], \VexRiscv/_zz_162_ [5], \VexRiscv/_zz_162_ [4], \VexRiscv/_zz_162_ [3], \VexRiscv/_zz_162_ [2], \VexRiscv/_zz_162_ [1], 
\VexRiscv/_zz_162_ [0]}),
    .BCOUT({\NLW_VexRiscv/Mmult__zz_30__BCOUT<17>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__BCOUT<16>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_30__BCOUT<15>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__BCOUT<14>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_30__BCOUT<13>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__BCOUT<12>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_30__BCOUT<11>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__BCOUT<10>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_30__BCOUT<9>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__BCOUT<8>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_30__BCOUT<7>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__BCOUT<6>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_30__BCOUT<5>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__BCOUT<4>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_30__BCOUT<3>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__BCOUT<2>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_30__BCOUT<1>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__BCOUT<0>_UNCONNECTED }),
    .PCIN({\NLW_VexRiscv/Mmult__zz_30__PCIN<47>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__PCIN<46>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_30__PCIN<45>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__PCIN<44>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_30__PCIN<43>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__PCIN<42>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_30__PCIN<41>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__PCIN<40>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_30__PCIN<39>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__PCIN<38>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_30__PCIN<37>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__PCIN<36>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_30__PCIN<35>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__PCIN<34>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_30__PCIN<33>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__PCIN<32>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_30__PCIN<31>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__PCIN<30>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_30__PCIN<29>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__PCIN<28>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_30__PCIN<27>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__PCIN<26>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_30__PCIN<25>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__PCIN<24>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_30__PCIN<23>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__PCIN<22>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_30__PCIN<21>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__PCIN<20>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_30__PCIN<19>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__PCIN<18>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_30__PCIN<17>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__PCIN<16>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_30__PCIN<15>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__PCIN<14>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_30__PCIN<13>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__PCIN<12>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_30__PCIN<11>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__PCIN<10>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__PCIN<9>_UNCONNECTED 
, \NLW_VexRiscv/Mmult__zz_30__PCIN<8>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__PCIN<7>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__PCIN<6>_UNCONNECTED 
, \NLW_VexRiscv/Mmult__zz_30__PCIN<5>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__PCIN<4>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__PCIN<3>_UNCONNECTED 
, \NLW_VexRiscv/Mmult__zz_30__PCIN<2>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__PCIN<1>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__PCIN<0>_UNCONNECTED 
}),
    .C({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1]}),
    .P({\NLW_VexRiscv/Mmult__zz_30__P<47>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__P<46>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__P<45>_UNCONNECTED 
, \NLW_VexRiscv/Mmult__zz_30__P<44>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__P<43>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__P<42>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_30__P<41>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__P<40>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__P<39>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_30__P<38>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__P<37>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__P<36>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_30__P<35>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__P<34>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__P<33>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_30__P<32>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__P<31>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__P<30>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_30__P<29>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__P<28>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__P<27>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_30__P<26>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__P<25>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__P<24>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_30__P<23>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__P<22>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__P<21>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_30__P<20>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__P<19>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__P<18>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_30__P<17>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__P<16>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__P<15>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_30__P<14>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__P<13>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__P<12>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_30__P<11>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__P<10>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__P<9>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_30__P<8>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__P<7>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__P<6>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_30__P<5>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__P<4>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__P<3>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_30__P<2>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__P<1>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__P<0>_UNCONNECTED }),
    .OPMODE({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], basesoc_sdram_tccdcon_ready}),
    .D({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1]}),
    .PCOUT({\NLW_VexRiscv/Mmult__zz_30__PCOUT<47>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__PCOUT<46>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_30__PCOUT<45>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__PCOUT<44>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_30__PCOUT<43>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__PCOUT<42>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_30__PCOUT<41>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__PCOUT<40>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_30__PCOUT<39>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__PCOUT<38>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_30__PCOUT<37>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__PCOUT<36>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_30__PCOUT<35>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__PCOUT<34>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_30__PCOUT<33>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__PCOUT<32>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_30__PCOUT<31>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__PCOUT<30>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_30__PCOUT<29>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__PCOUT<28>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_30__PCOUT<27>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__PCOUT<26>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_30__PCOUT<25>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__PCOUT<24>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_30__PCOUT<23>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__PCOUT<22>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_30__PCOUT<21>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__PCOUT<20>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_30__PCOUT<19>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__PCOUT<18>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_30__PCOUT<17>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__PCOUT<16>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_30__PCOUT<15>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__PCOUT<14>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_30__PCOUT<13>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__PCOUT<12>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_30__PCOUT<11>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__PCOUT<10>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_30__PCOUT<9>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__PCOUT<8>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_30__PCOUT<7>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__PCOUT<6>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_30__PCOUT<5>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__PCOUT<4>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_30__PCOUT<3>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__PCOUT<2>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_30__PCOUT<1>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__PCOUT<0>_UNCONNECTED }),
    .A({\VexRiscv/execute_MulPlugin_bHigh [16], \VexRiscv/execute_MulPlugin_bHigh [16], \VexRiscv/_zz_167_ [31], \VexRiscv/_zz_167_ [30], 
\VexRiscv/_zz_167_ [29], \VexRiscv/_zz_167_ [28], \VexRiscv/_zz_167_ [27], \VexRiscv/_zz_167_ [26], \VexRiscv/_zz_167_ [25], \VexRiscv/_zz_167_ [24], 
\VexRiscv/_zz_167_ [23], \VexRiscv/_zz_167_ [22], \VexRiscv/_zz_167_ [21], \VexRiscv/_zz_167_ [20], \VexRiscv/_zz_167_ [19], \VexRiscv/_zz_167_ [18], 
\VexRiscv/_zz_167_ [17], \VexRiscv/_zz_167_ [16]}),
    .M({\NLW_VexRiscv/Mmult__zz_30__M<35>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_30__M<34>_UNCONNECTED , \VexRiscv/execute_to_memory_MUL_LH [33], 
\VexRiscv/execute_to_memory_MUL_LH [32], \VexRiscv/execute_to_memory_MUL_LH [31], \VexRiscv/execute_to_memory_MUL_LH [30], 
\VexRiscv/execute_to_memory_MUL_LH [29], \VexRiscv/execute_to_memory_MUL_LH [28], \VexRiscv/execute_to_memory_MUL_LH [27], 
\VexRiscv/execute_to_memory_MUL_LH [26], \VexRiscv/execute_to_memory_MUL_LH [25], \VexRiscv/execute_to_memory_MUL_LH [24], 
\VexRiscv/execute_to_memory_MUL_LH [23], \VexRiscv/execute_to_memory_MUL_LH [22], \VexRiscv/execute_to_memory_MUL_LH [21], 
\VexRiscv/execute_to_memory_MUL_LH [20], \VexRiscv/execute_to_memory_MUL_LH [19], \VexRiscv/execute_to_memory_MUL_LH [18], 
\VexRiscv/execute_to_memory_MUL_LH [17], \VexRiscv/execute_to_memory_MUL_LH [16], \VexRiscv/execute_to_memory_MUL_LH [15], 
\VexRiscv/execute_to_memory_MUL_LH [14], \VexRiscv/execute_to_memory_MUL_LH [13], \VexRiscv/execute_to_memory_MUL_LH [12], 
\VexRiscv/execute_to_memory_MUL_LH [11], \VexRiscv/execute_to_memory_MUL_LH [10], \VexRiscv/execute_to_memory_MUL_LH [9], 
\VexRiscv/execute_to_memory_MUL_LH [8], \VexRiscv/execute_to_memory_MUL_LH [7], \VexRiscv/execute_to_memory_MUL_LH [6], 
\VexRiscv/execute_to_memory_MUL_LH [5], \VexRiscv/execute_to_memory_MUL_LH [4], \VexRiscv/execute_to_memory_MUL_LH [3], 
\VexRiscv/execute_to_memory_MUL_LH [2], \VexRiscv/execute_to_memory_MUL_LH [1], \VexRiscv/execute_to_memory_MUL_LH [0]})
  );
  DSP48A1 #(
    .CARRYINSEL ( "OPMODE5" ),
    .A0REG ( 0 ),
    .A1REG ( 0 ),
    .B0REG ( 0 ),
    .B1REG ( 0 ),
    .CREG ( 0 ),
    .MREG ( 1 ),
    .PREG ( 0 ),
    .OPMODEREG ( 0 ),
    .CARRYINREG ( 0 ),
    .CARRYOUTREG ( 0 ),
    .RSTTYPE ( "SYNC" ),
    .DREG ( 0 ))
  \VexRiscv/Mmult__zz_31_  (
    .CECARRYIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RSTC(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RSTCARRYIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CED(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RSTD(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CEOPMODE(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CEC(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CARRYOUTF(\NLW_VexRiscv/Mmult__zz_31__CARRYOUTF_UNCONNECTED ),
    .RSTOPMODE(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RSTM(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLK(sys_clk),
    .RSTB(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CEM(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .CEB(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CARRYIN(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CEP(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CEA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CARRYOUT(\NLW_VexRiscv/Mmult__zz_31__CARRYOUT_UNCONNECTED ),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RSTP(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .B({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], \VexRiscv/_zz_162_ [15], \VexRiscv/_zz_162_ [14], \VexRiscv/_zz_162_ [13]
, \VexRiscv/_zz_162_ [12], \VexRiscv/_zz_162_ [11], \VexRiscv/_zz_162_ [10], \VexRiscv/_zz_162_ [9], \VexRiscv/_zz_162_ [8], \VexRiscv/_zz_162_ [7], 
\VexRiscv/_zz_162_ [6], \VexRiscv/_zz_162_ [5], \VexRiscv/_zz_162_ [4], \VexRiscv/_zz_162_ [3], \VexRiscv/_zz_162_ [2], \VexRiscv/_zz_162_ [1], 
\VexRiscv/_zz_162_ [0]}),
    .BCOUT({\NLW_VexRiscv/Mmult__zz_31__BCOUT<17>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__BCOUT<16>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_31__BCOUT<15>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__BCOUT<14>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_31__BCOUT<13>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__BCOUT<12>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_31__BCOUT<11>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__BCOUT<10>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_31__BCOUT<9>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__BCOUT<8>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_31__BCOUT<7>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__BCOUT<6>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_31__BCOUT<5>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__BCOUT<4>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_31__BCOUT<3>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__BCOUT<2>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_31__BCOUT<1>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__BCOUT<0>_UNCONNECTED }),
    .PCIN({\NLW_VexRiscv/Mmult__zz_31__PCIN<47>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__PCIN<46>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_31__PCIN<45>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__PCIN<44>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_31__PCIN<43>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__PCIN<42>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_31__PCIN<41>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__PCIN<40>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_31__PCIN<39>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__PCIN<38>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_31__PCIN<37>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__PCIN<36>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_31__PCIN<35>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__PCIN<34>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_31__PCIN<33>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__PCIN<32>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_31__PCIN<31>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__PCIN<30>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_31__PCIN<29>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__PCIN<28>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_31__PCIN<27>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__PCIN<26>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_31__PCIN<25>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__PCIN<24>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_31__PCIN<23>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__PCIN<22>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_31__PCIN<21>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__PCIN<20>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_31__PCIN<19>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__PCIN<18>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_31__PCIN<17>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__PCIN<16>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_31__PCIN<15>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__PCIN<14>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_31__PCIN<13>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__PCIN<12>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_31__PCIN<11>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__PCIN<10>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__PCIN<9>_UNCONNECTED 
, \NLW_VexRiscv/Mmult__zz_31__PCIN<8>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__PCIN<7>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__PCIN<6>_UNCONNECTED 
, \NLW_VexRiscv/Mmult__zz_31__PCIN<5>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__PCIN<4>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__PCIN<3>_UNCONNECTED 
, \NLW_VexRiscv/Mmult__zz_31__PCIN<2>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__PCIN<1>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__PCIN<0>_UNCONNECTED 
}),
    .C({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1]}),
    .P({\NLW_VexRiscv/Mmult__zz_31__P<47>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__P<46>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__P<45>_UNCONNECTED 
, \NLW_VexRiscv/Mmult__zz_31__P<44>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__P<43>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__P<42>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_31__P<41>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__P<40>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__P<39>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_31__P<38>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__P<37>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__P<36>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_31__P<35>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__P<34>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__P<33>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_31__P<32>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__P<31>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__P<30>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_31__P<29>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__P<28>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__P<27>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_31__P<26>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__P<25>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__P<24>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_31__P<23>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__P<22>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__P<21>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_31__P<20>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__P<19>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__P<18>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_31__P<17>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__P<16>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__P<15>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_31__P<14>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__P<13>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__P<12>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_31__P<11>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__P<10>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__P<9>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_31__P<8>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__P<7>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__P<6>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_31__P<5>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__P<4>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__P<3>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_31__P<2>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__P<1>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__P<0>_UNCONNECTED }),
    .OPMODE({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], basesoc_sdram_tccdcon_ready}),
    .D({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1]}),
    .PCOUT({\NLW_VexRiscv/Mmult__zz_31__PCOUT<47>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__PCOUT<46>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_31__PCOUT<45>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__PCOUT<44>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_31__PCOUT<43>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__PCOUT<42>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_31__PCOUT<41>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__PCOUT<40>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_31__PCOUT<39>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__PCOUT<38>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_31__PCOUT<37>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__PCOUT<36>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_31__PCOUT<35>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__PCOUT<34>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_31__PCOUT<33>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__PCOUT<32>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_31__PCOUT<31>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__PCOUT<30>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_31__PCOUT<29>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__PCOUT<28>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_31__PCOUT<27>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__PCOUT<26>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_31__PCOUT<25>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__PCOUT<24>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_31__PCOUT<23>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__PCOUT<22>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_31__PCOUT<21>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__PCOUT<20>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_31__PCOUT<19>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__PCOUT<18>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_31__PCOUT<17>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__PCOUT<16>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_31__PCOUT<15>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__PCOUT<14>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_31__PCOUT<13>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__PCOUT<12>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_31__PCOUT<11>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__PCOUT<10>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_31__PCOUT<9>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__PCOUT<8>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_31__PCOUT<7>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__PCOUT<6>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_31__PCOUT<5>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__PCOUT<4>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_31__PCOUT<3>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__PCOUT<2>_UNCONNECTED , 
\NLW_VexRiscv/Mmult__zz_31__PCOUT<1>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__PCOUT<0>_UNCONNECTED }),
    .A({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], \VexRiscv/_zz_167_ [15], \VexRiscv/_zz_167_ [14], \VexRiscv/_zz_167_ [13]
, \VexRiscv/_zz_167_ [12], \VexRiscv/_zz_167_ [11], \VexRiscv/_zz_167_ [10], \VexRiscv/_zz_167_ [9], \VexRiscv/_zz_167_ [8], \VexRiscv/_zz_167_ [7], 
\VexRiscv/_zz_167_ [6], \VexRiscv/_zz_167_ [5], \VexRiscv/_zz_167_ [4], \VexRiscv/_zz_167_ [3], \VexRiscv/_zz_167_ [2], \VexRiscv/_zz_167_ [1], 
\VexRiscv/_zz_167_ [0]}),
    .M({\NLW_VexRiscv/Mmult__zz_31__M<35>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__M<34>_UNCONNECTED , \NLW_VexRiscv/Mmult__zz_31__M<33>_UNCONNECTED 
, \NLW_VexRiscv/Mmult__zz_31__M<32>_UNCONNECTED , \VexRiscv/execute_to_memory_MUL_LL [31], \VexRiscv/execute_to_memory_MUL_LL [30], 
\VexRiscv/execute_to_memory_MUL_LL [29], \VexRiscv/execute_to_memory_MUL_LL [28], \VexRiscv/execute_to_memory_MUL_LL [27], 
\VexRiscv/execute_to_memory_MUL_LL [26], \VexRiscv/execute_to_memory_MUL_LL [25], \VexRiscv/execute_to_memory_MUL_LL [24], 
\VexRiscv/execute_to_memory_MUL_LL [23], \VexRiscv/execute_to_memory_MUL_LL [22], \VexRiscv/execute_to_memory_MUL_LL [21], 
\VexRiscv/execute_to_memory_MUL_LL [20], \VexRiscv/execute_to_memory_MUL_LL [19], \VexRiscv/execute_to_memory_MUL_LL [18], 
\VexRiscv/execute_to_memory_MUL_LL [17], \VexRiscv/execute_to_memory_MUL_LL [16], \VexRiscv/Madd__zz_27__lut<0>15 , \VexRiscv/Madd__zz_27__lut<0>14 , 
\VexRiscv/Madd__zz_27__lut<0>13 , \VexRiscv/Madd__zz_27__lut<0>12 , \VexRiscv/Madd__zz_27__lut<0>11 , \VexRiscv/Madd__zz_27__lut<0>10 , 
\VexRiscv/Madd__zz_27__lut<0>9 , \VexRiscv/Madd__zz_27__lut<0>8 , \VexRiscv/Madd__zz_27__lut<0>7 , \VexRiscv/Madd__zz_27__lut<0>6 , 
\VexRiscv/Madd__zz_27__lut<0>5 , \VexRiscv/Madd__zz_27__lut<0>4 , \VexRiscv/Madd__zz_27__lut<0>3 , \VexRiscv/Madd__zz_27__lut<0>2 , 
\VexRiscv/Madd__zz_27__lut<0>1 , \VexRiscv/Madd__zz_27__lut [0]})
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \VexRiscv/Madd__zz_27_35  (
    .I0(\VexRiscv/execute_to_memory_MUL_LH [33]),
    .I1(\VexRiscv/execute_to_memory_MUL_HL [33]),
    .O(\NLW_VexRiscv/Madd__zz_27_35_O_UNCONNECTED )
  );
  XORCY   \VexRiscv/Madd__zz_27__xor<0>_50  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>50 ),
    .LI(\VexRiscv/Madd__zz_27__lut<0>51_5289 ),
    .O(\VexRiscv/_zz_27_ [51])
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \VexRiscv/Madd__zz_27__lut<0>51  (
    .I0(\VexRiscv/execute_to_memory_MUL_LH [33]),
    .I1(\VexRiscv/execute_to_memory_MUL_HL [33]),
    .I2(\VexRiscv/Madd__zz_27_34_5290 ),
    .O(\VexRiscv/Madd__zz_27__lut<0>51_5289 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \VexRiscv/Madd__zz_27_34  (
    .I0(\VexRiscv/execute_to_memory_MUL_LH [33]),
    .I1(\VexRiscv/execute_to_memory_MUL_HL [33]),
    .O(\VexRiscv/Madd__zz_27_34_5290 )
  );
  XORCY   \VexRiscv/Madd__zz_27__xor<0>_49  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>49 ),
    .LI(\VexRiscv/Madd__zz_27__lut<0>50_5292 ),
    .O(\VexRiscv/_zz_27_ [50])
  );
  MUXCY   \VexRiscv/Madd__zz_27__cy<0>_49  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>49 ),
    .DI(\VexRiscv/Madd__zz_27_33_5293 ),
    .S(\VexRiscv/Madd__zz_27__lut<0>50_5292 ),
    .O(\VexRiscv/Madd__zz_27__cy<0>50 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \VexRiscv/Madd__zz_27__lut<0>50  (
    .I0(\VexRiscv/execute_to_memory_MUL_LH [33]),
    .I1(\VexRiscv/execute_to_memory_MUL_HL [33]),
    .I2(\VexRiscv/Madd__zz_27_33_5293 ),
    .O(\VexRiscv/Madd__zz_27__lut<0>50_5292 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \VexRiscv/Madd__zz_27_33  (
    .I0(\VexRiscv/execute_to_memory_MUL_LH [33]),
    .I1(\VexRiscv/execute_to_memory_MUL_HL [33]),
    .O(\VexRiscv/Madd__zz_27_33_5293 )
  );
  XORCY   \VexRiscv/Madd__zz_27__xor<0>_48  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>48 ),
    .LI(\VexRiscv/Madd__zz_27__lut<0>49_5295 ),
    .O(\VexRiscv/_zz_27_ [49])
  );
  MUXCY   \VexRiscv/Madd__zz_27__cy<0>_48  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>48 ),
    .DI(\VexRiscv/Madd__zz_27_32_5296 ),
    .S(\VexRiscv/Madd__zz_27__lut<0>49_5295 ),
    .O(\VexRiscv/Madd__zz_27__cy<0>49 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \VexRiscv/Madd__zz_27__lut<0>49  (
    .I0(\VexRiscv/execute_to_memory_MUL_LH [33]),
    .I1(\VexRiscv/execute_to_memory_MUL_HL [33]),
    .I2(\VexRiscv/Madd__zz_27_32_5296 ),
    .O(\VexRiscv/Madd__zz_27__lut<0>49_5295 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \VexRiscv/Madd__zz_27_32  (
    .I0(\VexRiscv/execute_to_memory_MUL_LH [32]),
    .I1(\VexRiscv/execute_to_memory_MUL_HL [32]),
    .O(\VexRiscv/Madd__zz_27_32_5296 )
  );
  XORCY   \VexRiscv/Madd__zz_27__xor<0>_47  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>47 ),
    .LI(\VexRiscv/Madd__zz_27__lut<0>48_5298 ),
    .O(\VexRiscv/_zz_27_ [48])
  );
  MUXCY   \VexRiscv/Madd__zz_27__cy<0>_47  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>47 ),
    .DI(\VexRiscv/Madd__zz_27_31_5299 ),
    .S(\VexRiscv/Madd__zz_27__lut<0>48_5298 ),
    .O(\VexRiscv/Madd__zz_27__cy<0>48 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \VexRiscv/Madd__zz_27__lut<0>48  (
    .I0(\VexRiscv/execute_to_memory_MUL_LH [32]),
    .I1(\VexRiscv/execute_to_memory_MUL_HL [32]),
    .I2(\VexRiscv/Madd__zz_27_31_5299 ),
    .O(\VexRiscv/Madd__zz_27__lut<0>48_5298 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \VexRiscv/Madd__zz_27_31  (
    .I0(\VexRiscv/execute_to_memory_MUL_LH [31]),
    .I1(\VexRiscv/execute_to_memory_MUL_HL [31]),
    .O(\VexRiscv/Madd__zz_27_31_5299 )
  );
  XORCY   \VexRiscv/Madd__zz_27__xor<0>_46  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>46 ),
    .LI(\VexRiscv/Madd__zz_27__lut<0>47_5301 ),
    .O(\VexRiscv/_zz_27_ [47])
  );
  MUXCY   \VexRiscv/Madd__zz_27__cy<0>_46  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>46 ),
    .DI(\VexRiscv/Madd__zz_27_30_5302 ),
    .S(\VexRiscv/Madd__zz_27__lut<0>47_5301 ),
    .O(\VexRiscv/Madd__zz_27__cy<0>47 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \VexRiscv/Madd__zz_27__lut<0>47  (
    .I0(\VexRiscv/execute_to_memory_MUL_LH [31]),
    .I1(\VexRiscv/execute_to_memory_MUL_HL [31]),
    .I2(\VexRiscv/Madd__zz_27_30_5302 ),
    .O(\VexRiscv/Madd__zz_27__lut<0>47_5301 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \VexRiscv/Madd__zz_27_30  (
    .I0(\VexRiscv/execute_to_memory_MUL_LH [30]),
    .I1(\VexRiscv/execute_to_memory_MUL_HL [30]),
    .O(\VexRiscv/Madd__zz_27_30_5302 )
  );
  XORCY   \VexRiscv/Madd__zz_27__xor<0>_45  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>45 ),
    .LI(\VexRiscv/Madd__zz_27__lut<0>46_5304 ),
    .O(\VexRiscv/_zz_27_ [46])
  );
  MUXCY   \VexRiscv/Madd__zz_27__cy<0>_45  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>45 ),
    .DI(\VexRiscv/Madd__zz_27_29_5305 ),
    .S(\VexRiscv/Madd__zz_27__lut<0>46_5304 ),
    .O(\VexRiscv/Madd__zz_27__cy<0>46 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \VexRiscv/Madd__zz_27__lut<0>46  (
    .I0(\VexRiscv/execute_to_memory_MUL_LH [30]),
    .I1(\VexRiscv/execute_to_memory_MUL_HL [30]),
    .I2(\VexRiscv/Madd__zz_27_29_5305 ),
    .O(\VexRiscv/Madd__zz_27__lut<0>46_5304 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \VexRiscv/Madd__zz_27_29  (
    .I0(\VexRiscv/execute_to_memory_MUL_LH [29]),
    .I1(\VexRiscv/execute_to_memory_MUL_HL [29]),
    .O(\VexRiscv/Madd__zz_27_29_5305 )
  );
  XORCY   \VexRiscv/Madd__zz_27__xor<0>_44  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>44 ),
    .LI(\VexRiscv/Madd__zz_27__lut<0>45_5307 ),
    .O(\VexRiscv/_zz_27_ [45])
  );
  MUXCY   \VexRiscv/Madd__zz_27__cy<0>_44  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>44 ),
    .DI(\VexRiscv/Madd__zz_27_28_5308 ),
    .S(\VexRiscv/Madd__zz_27__lut<0>45_5307 ),
    .O(\VexRiscv/Madd__zz_27__cy<0>45 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \VexRiscv/Madd__zz_27__lut<0>45  (
    .I0(\VexRiscv/execute_to_memory_MUL_LH [29]),
    .I1(\VexRiscv/execute_to_memory_MUL_HL [29]),
    .I2(\VexRiscv/Madd__zz_27_28_5308 ),
    .O(\VexRiscv/Madd__zz_27__lut<0>45_5307 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \VexRiscv/Madd__zz_27_28  (
    .I0(\VexRiscv/execute_to_memory_MUL_LH [28]),
    .I1(\VexRiscv/execute_to_memory_MUL_HL [28]),
    .O(\VexRiscv/Madd__zz_27_28_5308 )
  );
  XORCY   \VexRiscv/Madd__zz_27__xor<0>_43  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>43 ),
    .LI(\VexRiscv/Madd__zz_27__lut<0>44_5310 ),
    .O(\VexRiscv/_zz_27_ [44])
  );
  MUXCY   \VexRiscv/Madd__zz_27__cy<0>_43  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>43 ),
    .DI(\VexRiscv/Madd__zz_27_27_5311 ),
    .S(\VexRiscv/Madd__zz_27__lut<0>44_5310 ),
    .O(\VexRiscv/Madd__zz_27__cy<0>44 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \VexRiscv/Madd__zz_27__lut<0>44  (
    .I0(\VexRiscv/execute_to_memory_MUL_LH [28]),
    .I1(\VexRiscv/execute_to_memory_MUL_HL [28]),
    .I2(\VexRiscv/Madd__zz_27_27_5311 ),
    .O(\VexRiscv/Madd__zz_27__lut<0>44_5310 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \VexRiscv/Madd__zz_27_27  (
    .I0(\VexRiscv/execute_to_memory_MUL_LH [27]),
    .I1(\VexRiscv/execute_to_memory_MUL_HL [27]),
    .O(\VexRiscv/Madd__zz_27_27_5311 )
  );
  XORCY   \VexRiscv/Madd__zz_27__xor<0>_42  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>42 ),
    .LI(\VexRiscv/Madd__zz_27__lut<0>43_5313 ),
    .O(\VexRiscv/_zz_27_ [43])
  );
  MUXCY   \VexRiscv/Madd__zz_27__cy<0>_42  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>42 ),
    .DI(\VexRiscv/Madd__zz_27_26_5314 ),
    .S(\VexRiscv/Madd__zz_27__lut<0>43_5313 ),
    .O(\VexRiscv/Madd__zz_27__cy<0>43 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \VexRiscv/Madd__zz_27__lut<0>43  (
    .I0(\VexRiscv/execute_to_memory_MUL_LH [27]),
    .I1(\VexRiscv/execute_to_memory_MUL_HL [27]),
    .I2(\VexRiscv/Madd__zz_27_26_5314 ),
    .O(\VexRiscv/Madd__zz_27__lut<0>43_5313 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \VexRiscv/Madd__zz_27_26  (
    .I0(\VexRiscv/execute_to_memory_MUL_LH [26]),
    .I1(\VexRiscv/execute_to_memory_MUL_HL [26]),
    .O(\VexRiscv/Madd__zz_27_26_5314 )
  );
  XORCY   \VexRiscv/Madd__zz_27__xor<0>_41  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>41 ),
    .LI(\VexRiscv/Madd__zz_27__lut<0>42_5316 ),
    .O(\VexRiscv/_zz_27_ [42])
  );
  MUXCY   \VexRiscv/Madd__zz_27__cy<0>_41  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>41 ),
    .DI(\VexRiscv/Madd__zz_27_25_5317 ),
    .S(\VexRiscv/Madd__zz_27__lut<0>42_5316 ),
    .O(\VexRiscv/Madd__zz_27__cy<0>42 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \VexRiscv/Madd__zz_27__lut<0>42  (
    .I0(\VexRiscv/execute_to_memory_MUL_LH [26]),
    .I1(\VexRiscv/execute_to_memory_MUL_HL [26]),
    .I2(\VexRiscv/Madd__zz_27_25_5317 ),
    .O(\VexRiscv/Madd__zz_27__lut<0>42_5316 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \VexRiscv/Madd__zz_27_25  (
    .I0(\VexRiscv/execute_to_memory_MUL_LH [25]),
    .I1(\VexRiscv/execute_to_memory_MUL_HL [25]),
    .O(\VexRiscv/Madd__zz_27_25_5317 )
  );
  XORCY   \VexRiscv/Madd__zz_27__xor<0>_40  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>40 ),
    .LI(\VexRiscv/Madd__zz_27__lut<0>41_5319 ),
    .O(\VexRiscv/_zz_27_ [41])
  );
  MUXCY   \VexRiscv/Madd__zz_27__cy<0>_40  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>40 ),
    .DI(\VexRiscv/Madd__zz_27_24_5320 ),
    .S(\VexRiscv/Madd__zz_27__lut<0>41_5319 ),
    .O(\VexRiscv/Madd__zz_27__cy<0>41 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \VexRiscv/Madd__zz_27__lut<0>41  (
    .I0(\VexRiscv/execute_to_memory_MUL_LH [25]),
    .I1(\VexRiscv/execute_to_memory_MUL_HL [25]),
    .I2(\VexRiscv/Madd__zz_27_24_5320 ),
    .O(\VexRiscv/Madd__zz_27__lut<0>41_5319 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \VexRiscv/Madd__zz_27_24  (
    .I0(\VexRiscv/execute_to_memory_MUL_LH [24]),
    .I1(\VexRiscv/execute_to_memory_MUL_HL [24]),
    .O(\VexRiscv/Madd__zz_27_24_5320 )
  );
  XORCY   \VexRiscv/Madd__zz_27__xor<0>_39  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>39 ),
    .LI(\VexRiscv/Madd__zz_27__lut<0>40_5322 ),
    .O(\VexRiscv/_zz_27_ [40])
  );
  MUXCY   \VexRiscv/Madd__zz_27__cy<0>_39  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>39 ),
    .DI(\VexRiscv/Madd__zz_27_23_5323 ),
    .S(\VexRiscv/Madd__zz_27__lut<0>40_5322 ),
    .O(\VexRiscv/Madd__zz_27__cy<0>40 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \VexRiscv/Madd__zz_27__lut<0>40  (
    .I0(\VexRiscv/execute_to_memory_MUL_LH [24]),
    .I1(\VexRiscv/execute_to_memory_MUL_HL [24]),
    .I2(\VexRiscv/Madd__zz_27_23_5323 ),
    .O(\VexRiscv/Madd__zz_27__lut<0>40_5322 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \VexRiscv/Madd__zz_27_23  (
    .I0(\VexRiscv/execute_to_memory_MUL_LH [23]),
    .I1(\VexRiscv/execute_to_memory_MUL_HL [23]),
    .O(\VexRiscv/Madd__zz_27_23_5323 )
  );
  XORCY   \VexRiscv/Madd__zz_27__xor<0>_38  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>38 ),
    .LI(\VexRiscv/Madd__zz_27__lut<0>39_5325 ),
    .O(\VexRiscv/_zz_27_ [39])
  );
  MUXCY   \VexRiscv/Madd__zz_27__cy<0>_38  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>38 ),
    .DI(\VexRiscv/Madd__zz_27_22_5326 ),
    .S(\VexRiscv/Madd__zz_27__lut<0>39_5325 ),
    .O(\VexRiscv/Madd__zz_27__cy<0>39 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \VexRiscv/Madd__zz_27__lut<0>39  (
    .I0(\VexRiscv/execute_to_memory_MUL_LH [23]),
    .I1(\VexRiscv/execute_to_memory_MUL_HL [23]),
    .I2(\VexRiscv/Madd__zz_27_22_5326 ),
    .O(\VexRiscv/Madd__zz_27__lut<0>39_5325 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \VexRiscv/Madd__zz_27_22  (
    .I0(\VexRiscv/execute_to_memory_MUL_LH [22]),
    .I1(\VexRiscv/execute_to_memory_MUL_HL [22]),
    .O(\VexRiscv/Madd__zz_27_22_5326 )
  );
  XORCY   \VexRiscv/Madd__zz_27__xor<0>_37  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>37 ),
    .LI(\VexRiscv/Madd__zz_27__lut<0>38_5328 ),
    .O(\VexRiscv/_zz_27_ [38])
  );
  MUXCY   \VexRiscv/Madd__zz_27__cy<0>_37  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>37 ),
    .DI(\VexRiscv/Madd__zz_27_21_5329 ),
    .S(\VexRiscv/Madd__zz_27__lut<0>38_5328 ),
    .O(\VexRiscv/Madd__zz_27__cy<0>38 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \VexRiscv/Madd__zz_27__lut<0>38  (
    .I0(\VexRiscv/execute_to_memory_MUL_LH [22]),
    .I1(\VexRiscv/execute_to_memory_MUL_HL [22]),
    .I2(\VexRiscv/Madd__zz_27_21_5329 ),
    .O(\VexRiscv/Madd__zz_27__lut<0>38_5328 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \VexRiscv/Madd__zz_27_21  (
    .I0(\VexRiscv/execute_to_memory_MUL_LH [21]),
    .I1(\VexRiscv/execute_to_memory_MUL_HL [21]),
    .O(\VexRiscv/Madd__zz_27_21_5329 )
  );
  XORCY   \VexRiscv/Madd__zz_27__xor<0>_36  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>36 ),
    .LI(\VexRiscv/Madd__zz_27__lut<0>37_5331 ),
    .O(\VexRiscv/_zz_27_ [37])
  );
  MUXCY   \VexRiscv/Madd__zz_27__cy<0>_36  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>36 ),
    .DI(\VexRiscv/Madd__zz_27_20_5332 ),
    .S(\VexRiscv/Madd__zz_27__lut<0>37_5331 ),
    .O(\VexRiscv/Madd__zz_27__cy<0>37 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \VexRiscv/Madd__zz_27__lut<0>37  (
    .I0(\VexRiscv/execute_to_memory_MUL_LH [21]),
    .I1(\VexRiscv/execute_to_memory_MUL_HL [21]),
    .I2(\VexRiscv/Madd__zz_27_20_5332 ),
    .O(\VexRiscv/Madd__zz_27__lut<0>37_5331 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \VexRiscv/Madd__zz_27_20  (
    .I0(\VexRiscv/execute_to_memory_MUL_LH [20]),
    .I1(\VexRiscv/execute_to_memory_MUL_HL [20]),
    .O(\VexRiscv/Madd__zz_27_20_5332 )
  );
  XORCY   \VexRiscv/Madd__zz_27__xor<0>_35  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>35 ),
    .LI(\VexRiscv/Madd__zz_27__lut<0>36_5334 ),
    .O(\VexRiscv/_zz_27_ [36])
  );
  MUXCY   \VexRiscv/Madd__zz_27__cy<0>_35  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>35 ),
    .DI(\VexRiscv/Madd__zz_27_19_5335 ),
    .S(\VexRiscv/Madd__zz_27__lut<0>36_5334 ),
    .O(\VexRiscv/Madd__zz_27__cy<0>36 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \VexRiscv/Madd__zz_27__lut<0>36  (
    .I0(\VexRiscv/execute_to_memory_MUL_LH [20]),
    .I1(\VexRiscv/execute_to_memory_MUL_HL [20]),
    .I2(\VexRiscv/Madd__zz_27_19_5335 ),
    .O(\VexRiscv/Madd__zz_27__lut<0>36_5334 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \VexRiscv/Madd__zz_27_19  (
    .I0(\VexRiscv/execute_to_memory_MUL_LH [19]),
    .I1(\VexRiscv/execute_to_memory_MUL_HL [19]),
    .O(\VexRiscv/Madd__zz_27_19_5335 )
  );
  XORCY   \VexRiscv/Madd__zz_27__xor<0>_34  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>34 ),
    .LI(\VexRiscv/Madd__zz_27__lut<0>35_5337 ),
    .O(\VexRiscv/_zz_27_ [35])
  );
  MUXCY   \VexRiscv/Madd__zz_27__cy<0>_34  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>34 ),
    .DI(\VexRiscv/Madd__zz_27_18_5338 ),
    .S(\VexRiscv/Madd__zz_27__lut<0>35_5337 ),
    .O(\VexRiscv/Madd__zz_27__cy<0>35 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \VexRiscv/Madd__zz_27__lut<0>35  (
    .I0(\VexRiscv/execute_to_memory_MUL_LH [19]),
    .I1(\VexRiscv/execute_to_memory_MUL_HL [19]),
    .I2(\VexRiscv/Madd__zz_27_18_5338 ),
    .O(\VexRiscv/Madd__zz_27__lut<0>35_5337 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \VexRiscv/Madd__zz_27_18  (
    .I0(\VexRiscv/execute_to_memory_MUL_LH [18]),
    .I1(\VexRiscv/execute_to_memory_MUL_HL [18]),
    .O(\VexRiscv/Madd__zz_27_18_5338 )
  );
  XORCY   \VexRiscv/Madd__zz_27__xor<0>_33  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>33 ),
    .LI(\VexRiscv/Madd__zz_27__lut<0>34_5340 ),
    .O(\VexRiscv/_zz_27_ [34])
  );
  MUXCY   \VexRiscv/Madd__zz_27__cy<0>_33  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>33 ),
    .DI(\VexRiscv/Madd__zz_27_17_5341 ),
    .S(\VexRiscv/Madd__zz_27__lut<0>34_5340 ),
    .O(\VexRiscv/Madd__zz_27__cy<0>34 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \VexRiscv/Madd__zz_27__lut<0>34  (
    .I0(\VexRiscv/execute_to_memory_MUL_LH [18]),
    .I1(\VexRiscv/execute_to_memory_MUL_HL [18]),
    .I2(\VexRiscv/Madd__zz_27_17_5341 ),
    .O(\VexRiscv/Madd__zz_27__lut<0>34_5340 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \VexRiscv/Madd__zz_27_17  (
    .I0(\VexRiscv/execute_to_memory_MUL_LH [17]),
    .I1(\VexRiscv/execute_to_memory_MUL_HL [17]),
    .O(\VexRiscv/Madd__zz_27_17_5341 )
  );
  XORCY   \VexRiscv/Madd__zz_27__xor<0>_32  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>32 ),
    .LI(\VexRiscv/Madd__zz_27__lut<0>33_5343 ),
    .O(\VexRiscv/_zz_27_ [33])
  );
  MUXCY   \VexRiscv/Madd__zz_27__cy<0>_32  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>32 ),
    .DI(\VexRiscv/Madd__zz_27_16_5344 ),
    .S(\VexRiscv/Madd__zz_27__lut<0>33_5343 ),
    .O(\VexRiscv/Madd__zz_27__cy<0>33 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \VexRiscv/Madd__zz_27__lut<0>33  (
    .I0(\VexRiscv/execute_to_memory_MUL_LH [17]),
    .I1(\VexRiscv/execute_to_memory_MUL_HL [17]),
    .I2(\VexRiscv/Madd__zz_27_16_5344 ),
    .O(\VexRiscv/Madd__zz_27__lut<0>33_5343 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \VexRiscv/Madd__zz_27_16  (
    .I0(\VexRiscv/execute_to_memory_MUL_LH [16]),
    .I1(\VexRiscv/execute_to_memory_MUL_HL [16]),
    .O(\VexRiscv/Madd__zz_27_16_5344 )
  );
  XORCY   \VexRiscv/Madd__zz_27__xor<0>_31  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>31 ),
    .LI(\VexRiscv/Madd__zz_27__lut<0>32_5346 ),
    .O(\VexRiscv/_zz_27_ [32])
  );
  MUXCY   \VexRiscv/Madd__zz_27__cy<0>_31  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>31 ),
    .DI(\VexRiscv/Madd__zz_27_15_5347 ),
    .S(\VexRiscv/Madd__zz_27__lut<0>32_5346 ),
    .O(\VexRiscv/Madd__zz_27__cy<0>32 )
  );
  LUT3 #(
    .INIT ( 8'h96 ))
  \VexRiscv/Madd__zz_27__lut<0>32  (
    .I0(\VexRiscv/execute_to_memory_MUL_LH [16]),
    .I1(\VexRiscv/execute_to_memory_MUL_HL [16]),
    .I2(\VexRiscv/Madd__zz_27_15_5347 ),
    .O(\VexRiscv/Madd__zz_27__lut<0>32_5346 )
  );
  LUT3 #(
    .INIT ( 8'hE8 ))
  \VexRiscv/Madd__zz_27_15  (
    .I0(\VexRiscv/execute_to_memory_MUL_LL [31]),
    .I1(\VexRiscv/execute_to_memory_MUL_LH [15]),
    .I2(\VexRiscv/execute_to_memory_MUL_HL [15]),
    .O(\VexRiscv/Madd__zz_27_15_5347 )
  );
  XORCY   \VexRiscv/Madd__zz_27__xor<0>_30  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>30 ),
    .LI(\VexRiscv/Madd__zz_27__lut<0>31_5349 ),
    .O(\VexRiscv/_zz_27_ [31])
  );
  MUXCY   \VexRiscv/Madd__zz_27__cy<0>_30  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>30 ),
    .DI(\VexRiscv/Madd__zz_27_14_5350 ),
    .S(\VexRiscv/Madd__zz_27__lut<0>31_5349 ),
    .O(\VexRiscv/Madd__zz_27__cy<0>31 )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \VexRiscv/Madd__zz_27__lut<0>31  (
    .I0(\VexRiscv/execute_to_memory_MUL_LL [31]),
    .I1(\VexRiscv/execute_to_memory_MUL_LH [15]),
    .I2(\VexRiscv/execute_to_memory_MUL_HL [15]),
    .I3(\VexRiscv/Madd__zz_27_14_5350 ),
    .O(\VexRiscv/Madd__zz_27__lut<0>31_5349 )
  );
  LUT3 #(
    .INIT ( 8'hE8 ))
  \VexRiscv/Madd__zz_27_14  (
    .I0(\VexRiscv/execute_to_memory_MUL_LL [30]),
    .I1(\VexRiscv/execute_to_memory_MUL_LH [14]),
    .I2(\VexRiscv/execute_to_memory_MUL_HL [14]),
    .O(\VexRiscv/Madd__zz_27_14_5350 )
  );
  XORCY   \VexRiscv/Madd__zz_27__xor<0>_29  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>29 ),
    .LI(\VexRiscv/Madd__zz_27__lut<0>30_5352 ),
    .O(\VexRiscv/_zz_27_ [30])
  );
  MUXCY   \VexRiscv/Madd__zz_27__cy<0>_29  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>29 ),
    .DI(\VexRiscv/Madd__zz_27_13_5353 ),
    .S(\VexRiscv/Madd__zz_27__lut<0>30_5352 ),
    .O(\VexRiscv/Madd__zz_27__cy<0>30 )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \VexRiscv/Madd__zz_27__lut<0>30  (
    .I0(\VexRiscv/execute_to_memory_MUL_LL [30]),
    .I1(\VexRiscv/execute_to_memory_MUL_LH [14]),
    .I2(\VexRiscv/execute_to_memory_MUL_HL [14]),
    .I3(\VexRiscv/Madd__zz_27_13_5353 ),
    .O(\VexRiscv/Madd__zz_27__lut<0>30_5352 )
  );
  LUT3 #(
    .INIT ( 8'hE8 ))
  \VexRiscv/Madd__zz_27_13  (
    .I0(\VexRiscv/execute_to_memory_MUL_LL [29]),
    .I1(\VexRiscv/execute_to_memory_MUL_LH [13]),
    .I2(\VexRiscv/execute_to_memory_MUL_HL [13]),
    .O(\VexRiscv/Madd__zz_27_13_5353 )
  );
  XORCY   \VexRiscv/Madd__zz_27__xor<0>_28  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>28 ),
    .LI(\VexRiscv/Madd__zz_27__lut<0>29_5355 ),
    .O(\VexRiscv/_zz_27_ [29])
  );
  MUXCY   \VexRiscv/Madd__zz_27__cy<0>_28  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>28 ),
    .DI(\VexRiscv/Madd__zz_27_12_5356 ),
    .S(\VexRiscv/Madd__zz_27__lut<0>29_5355 ),
    .O(\VexRiscv/Madd__zz_27__cy<0>29 )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \VexRiscv/Madd__zz_27__lut<0>29  (
    .I0(\VexRiscv/execute_to_memory_MUL_LL [29]),
    .I1(\VexRiscv/execute_to_memory_MUL_LH [13]),
    .I2(\VexRiscv/execute_to_memory_MUL_HL [13]),
    .I3(\VexRiscv/Madd__zz_27_12_5356 ),
    .O(\VexRiscv/Madd__zz_27__lut<0>29_5355 )
  );
  LUT3 #(
    .INIT ( 8'hE8 ))
  \VexRiscv/Madd__zz_27_12  (
    .I0(\VexRiscv/execute_to_memory_MUL_LL [28]),
    .I1(\VexRiscv/execute_to_memory_MUL_LH [12]),
    .I2(\VexRiscv/execute_to_memory_MUL_HL [12]),
    .O(\VexRiscv/Madd__zz_27_12_5356 )
  );
  XORCY   \VexRiscv/Madd__zz_27__xor<0>_27  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>27 ),
    .LI(\VexRiscv/Madd__zz_27__lut<0>28_5358 ),
    .O(\VexRiscv/_zz_27_ [28])
  );
  MUXCY   \VexRiscv/Madd__zz_27__cy<0>_27  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>27 ),
    .DI(\VexRiscv/Madd__zz_27_11_5359 ),
    .S(\VexRiscv/Madd__zz_27__lut<0>28_5358 ),
    .O(\VexRiscv/Madd__zz_27__cy<0>28 )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \VexRiscv/Madd__zz_27__lut<0>28  (
    .I0(\VexRiscv/execute_to_memory_MUL_LL [28]),
    .I1(\VexRiscv/execute_to_memory_MUL_LH [12]),
    .I2(\VexRiscv/execute_to_memory_MUL_HL [12]),
    .I3(\VexRiscv/Madd__zz_27_11_5359 ),
    .O(\VexRiscv/Madd__zz_27__lut<0>28_5358 )
  );
  LUT3 #(
    .INIT ( 8'hE8 ))
  \VexRiscv/Madd__zz_27_11  (
    .I0(\VexRiscv/execute_to_memory_MUL_LL [27]),
    .I1(\VexRiscv/execute_to_memory_MUL_LH [11]),
    .I2(\VexRiscv/execute_to_memory_MUL_HL [11]),
    .O(\VexRiscv/Madd__zz_27_11_5359 )
  );
  XORCY   \VexRiscv/Madd__zz_27__xor<0>_26  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>26 ),
    .LI(\VexRiscv/Madd__zz_27__lut<0>27_5361 ),
    .O(\VexRiscv/_zz_27_ [27])
  );
  MUXCY   \VexRiscv/Madd__zz_27__cy<0>_26  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>26 ),
    .DI(\VexRiscv/Madd__zz_27_10_5362 ),
    .S(\VexRiscv/Madd__zz_27__lut<0>27_5361 ),
    .O(\VexRiscv/Madd__zz_27__cy<0>27 )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \VexRiscv/Madd__zz_27__lut<0>27  (
    .I0(\VexRiscv/execute_to_memory_MUL_LL [27]),
    .I1(\VexRiscv/execute_to_memory_MUL_LH [11]),
    .I2(\VexRiscv/execute_to_memory_MUL_HL [11]),
    .I3(\VexRiscv/Madd__zz_27_10_5362 ),
    .O(\VexRiscv/Madd__zz_27__lut<0>27_5361 )
  );
  LUT3 #(
    .INIT ( 8'hE8 ))
  \VexRiscv/Madd__zz_27_10  (
    .I0(\VexRiscv/execute_to_memory_MUL_LL [26]),
    .I1(\VexRiscv/execute_to_memory_MUL_LH [10]),
    .I2(\VexRiscv/execute_to_memory_MUL_HL [10]),
    .O(\VexRiscv/Madd__zz_27_10_5362 )
  );
  XORCY   \VexRiscv/Madd__zz_27__xor<0>_25  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>25 ),
    .LI(\VexRiscv/Madd__zz_27__lut<0>26_5364 ),
    .O(\VexRiscv/_zz_27_ [26])
  );
  MUXCY   \VexRiscv/Madd__zz_27__cy<0>_25  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>25 ),
    .DI(\VexRiscv/Madd__zz_27_9_5365 ),
    .S(\VexRiscv/Madd__zz_27__lut<0>26_5364 ),
    .O(\VexRiscv/Madd__zz_27__cy<0>26 )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \VexRiscv/Madd__zz_27__lut<0>26  (
    .I0(\VexRiscv/execute_to_memory_MUL_LL [26]),
    .I1(\VexRiscv/execute_to_memory_MUL_LH [10]),
    .I2(\VexRiscv/execute_to_memory_MUL_HL [10]),
    .I3(\VexRiscv/Madd__zz_27_9_5365 ),
    .O(\VexRiscv/Madd__zz_27__lut<0>26_5364 )
  );
  LUT3 #(
    .INIT ( 8'hE8 ))
  \VexRiscv/Madd__zz_27_9  (
    .I0(\VexRiscv/execute_to_memory_MUL_LL [25]),
    .I1(\VexRiscv/execute_to_memory_MUL_LH [9]),
    .I2(\VexRiscv/execute_to_memory_MUL_HL [9]),
    .O(\VexRiscv/Madd__zz_27_9_5365 )
  );
  XORCY   \VexRiscv/Madd__zz_27__xor<0>_24  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>24 ),
    .LI(\VexRiscv/Madd__zz_27__lut<0>25_5367 ),
    .O(\VexRiscv/_zz_27_ [25])
  );
  MUXCY   \VexRiscv/Madd__zz_27__cy<0>_24  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>24 ),
    .DI(\VexRiscv/Madd__zz_27_8_5368 ),
    .S(\VexRiscv/Madd__zz_27__lut<0>25_5367 ),
    .O(\VexRiscv/Madd__zz_27__cy<0>25 )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \VexRiscv/Madd__zz_27__lut<0>25  (
    .I0(\VexRiscv/execute_to_memory_MUL_LL [25]),
    .I1(\VexRiscv/execute_to_memory_MUL_LH [9]),
    .I2(\VexRiscv/execute_to_memory_MUL_HL [9]),
    .I3(\VexRiscv/Madd__zz_27_8_5368 ),
    .O(\VexRiscv/Madd__zz_27__lut<0>25_5367 )
  );
  LUT3 #(
    .INIT ( 8'hE8 ))
  \VexRiscv/Madd__zz_27_8  (
    .I0(\VexRiscv/execute_to_memory_MUL_LL [24]),
    .I1(\VexRiscv/execute_to_memory_MUL_LH [8]),
    .I2(\VexRiscv/execute_to_memory_MUL_HL [8]),
    .O(\VexRiscv/Madd__zz_27_8_5368 )
  );
  XORCY   \VexRiscv/Madd__zz_27__xor<0>_23  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>23 ),
    .LI(\VexRiscv/Madd__zz_27__lut<0>24_5370 ),
    .O(\VexRiscv/_zz_27_ [24])
  );
  MUXCY   \VexRiscv/Madd__zz_27__cy<0>_23  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>23 ),
    .DI(\VexRiscv/Madd__zz_27_7_5371 ),
    .S(\VexRiscv/Madd__zz_27__lut<0>24_5370 ),
    .O(\VexRiscv/Madd__zz_27__cy<0>24 )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \VexRiscv/Madd__zz_27__lut<0>24  (
    .I0(\VexRiscv/execute_to_memory_MUL_LL [24]),
    .I1(\VexRiscv/execute_to_memory_MUL_LH [8]),
    .I2(\VexRiscv/execute_to_memory_MUL_HL [8]),
    .I3(\VexRiscv/Madd__zz_27_7_5371 ),
    .O(\VexRiscv/Madd__zz_27__lut<0>24_5370 )
  );
  LUT3 #(
    .INIT ( 8'hE8 ))
  \VexRiscv/Madd__zz_27_7  (
    .I0(\VexRiscv/execute_to_memory_MUL_LL [23]),
    .I1(\VexRiscv/execute_to_memory_MUL_LH [7]),
    .I2(\VexRiscv/execute_to_memory_MUL_HL [7]),
    .O(\VexRiscv/Madd__zz_27_7_5371 )
  );
  XORCY   \VexRiscv/Madd__zz_27__xor<0>_22  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>22 ),
    .LI(\VexRiscv/Madd__zz_27__lut<0>23_5373 ),
    .O(\VexRiscv/_zz_27_ [23])
  );
  MUXCY   \VexRiscv/Madd__zz_27__cy<0>_22  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>22 ),
    .DI(\VexRiscv/Madd__zz_27_6_5374 ),
    .S(\VexRiscv/Madd__zz_27__lut<0>23_5373 ),
    .O(\VexRiscv/Madd__zz_27__cy<0>23 )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \VexRiscv/Madd__zz_27__lut<0>23  (
    .I0(\VexRiscv/execute_to_memory_MUL_LL [23]),
    .I1(\VexRiscv/execute_to_memory_MUL_LH [7]),
    .I2(\VexRiscv/execute_to_memory_MUL_HL [7]),
    .I3(\VexRiscv/Madd__zz_27_6_5374 ),
    .O(\VexRiscv/Madd__zz_27__lut<0>23_5373 )
  );
  LUT3 #(
    .INIT ( 8'hE8 ))
  \VexRiscv/Madd__zz_27_6  (
    .I0(\VexRiscv/execute_to_memory_MUL_LL [22]),
    .I1(\VexRiscv/execute_to_memory_MUL_LH [6]),
    .I2(\VexRiscv/execute_to_memory_MUL_HL [6]),
    .O(\VexRiscv/Madd__zz_27_6_5374 )
  );
  XORCY   \VexRiscv/Madd__zz_27__xor<0>_21  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>21 ),
    .LI(\VexRiscv/Madd__zz_27__lut<0>22_5376 ),
    .O(\VexRiscv/_zz_27_ [22])
  );
  MUXCY   \VexRiscv/Madd__zz_27__cy<0>_21  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>21 ),
    .DI(\VexRiscv/Madd__zz_27_5_5377 ),
    .S(\VexRiscv/Madd__zz_27__lut<0>22_5376 ),
    .O(\VexRiscv/Madd__zz_27__cy<0>22 )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \VexRiscv/Madd__zz_27__lut<0>22  (
    .I0(\VexRiscv/execute_to_memory_MUL_LL [22]),
    .I1(\VexRiscv/execute_to_memory_MUL_LH [6]),
    .I2(\VexRiscv/execute_to_memory_MUL_HL [6]),
    .I3(\VexRiscv/Madd__zz_27_5_5377 ),
    .O(\VexRiscv/Madd__zz_27__lut<0>22_5376 )
  );
  LUT3 #(
    .INIT ( 8'hE8 ))
  \VexRiscv/Madd__zz_27_5  (
    .I0(\VexRiscv/execute_to_memory_MUL_LL [21]),
    .I1(\VexRiscv/execute_to_memory_MUL_LH [5]),
    .I2(\VexRiscv/execute_to_memory_MUL_HL [5]),
    .O(\VexRiscv/Madd__zz_27_5_5377 )
  );
  XORCY   \VexRiscv/Madd__zz_27__xor<0>_20  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>20 ),
    .LI(\VexRiscv/Madd__zz_27__lut<0>21_5379 ),
    .O(\VexRiscv/_zz_27_ [21])
  );
  MUXCY   \VexRiscv/Madd__zz_27__cy<0>_20  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>20 ),
    .DI(\VexRiscv/Madd__zz_27_4_5380 ),
    .S(\VexRiscv/Madd__zz_27__lut<0>21_5379 ),
    .O(\VexRiscv/Madd__zz_27__cy<0>21 )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \VexRiscv/Madd__zz_27__lut<0>21  (
    .I0(\VexRiscv/execute_to_memory_MUL_LL [21]),
    .I1(\VexRiscv/execute_to_memory_MUL_LH [5]),
    .I2(\VexRiscv/execute_to_memory_MUL_HL [5]),
    .I3(\VexRiscv/Madd__zz_27_4_5380 ),
    .O(\VexRiscv/Madd__zz_27__lut<0>21_5379 )
  );
  LUT3 #(
    .INIT ( 8'hE8 ))
  \VexRiscv/Madd__zz_27_4  (
    .I0(\VexRiscv/execute_to_memory_MUL_LL [20]),
    .I1(\VexRiscv/execute_to_memory_MUL_LH [4]),
    .I2(\VexRiscv/execute_to_memory_MUL_HL [4]),
    .O(\VexRiscv/Madd__zz_27_4_5380 )
  );
  XORCY   \VexRiscv/Madd__zz_27__xor<0>_19  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>19 ),
    .LI(\VexRiscv/Madd__zz_27__lut<0>20_5382 ),
    .O(\VexRiscv/_zz_27_ [20])
  );
  MUXCY   \VexRiscv/Madd__zz_27__cy<0>_19  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>19 ),
    .DI(\VexRiscv/Madd__zz_27_3_5383 ),
    .S(\VexRiscv/Madd__zz_27__lut<0>20_5382 ),
    .O(\VexRiscv/Madd__zz_27__cy<0>20 )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \VexRiscv/Madd__zz_27__lut<0>20  (
    .I0(\VexRiscv/execute_to_memory_MUL_LL [20]),
    .I1(\VexRiscv/execute_to_memory_MUL_LH [4]),
    .I2(\VexRiscv/execute_to_memory_MUL_HL [4]),
    .I3(\VexRiscv/Madd__zz_27_3_5383 ),
    .O(\VexRiscv/Madd__zz_27__lut<0>20_5382 )
  );
  LUT3 #(
    .INIT ( 8'hE8 ))
  \VexRiscv/Madd__zz_27_3  (
    .I0(\VexRiscv/execute_to_memory_MUL_LL [19]),
    .I1(\VexRiscv/execute_to_memory_MUL_LH [3]),
    .I2(\VexRiscv/execute_to_memory_MUL_HL [3]),
    .O(\VexRiscv/Madd__zz_27_3_5383 )
  );
  XORCY   \VexRiscv/Madd__zz_27__xor<0>_18  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>18 ),
    .LI(\VexRiscv/Madd__zz_27__lut<0>19_5385 ),
    .O(\VexRiscv/_zz_27_ [19])
  );
  MUXCY   \VexRiscv/Madd__zz_27__cy<0>_18  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>18 ),
    .DI(\VexRiscv/Madd__zz_27_2_5386 ),
    .S(\VexRiscv/Madd__zz_27__lut<0>19_5385 ),
    .O(\VexRiscv/Madd__zz_27__cy<0>19 )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \VexRiscv/Madd__zz_27__lut<0>19  (
    .I0(\VexRiscv/execute_to_memory_MUL_LL [19]),
    .I1(\VexRiscv/execute_to_memory_MUL_LH [3]),
    .I2(\VexRiscv/execute_to_memory_MUL_HL [3]),
    .I3(\VexRiscv/Madd__zz_27_2_5386 ),
    .O(\VexRiscv/Madd__zz_27__lut<0>19_5385 )
  );
  LUT3 #(
    .INIT ( 8'hE8 ))
  \VexRiscv/Madd__zz_27_2  (
    .I0(\VexRiscv/execute_to_memory_MUL_LL [18]),
    .I1(\VexRiscv/execute_to_memory_MUL_LH [2]),
    .I2(\VexRiscv/execute_to_memory_MUL_HL [2]),
    .O(\VexRiscv/Madd__zz_27_2_5386 )
  );
  XORCY   \VexRiscv/Madd__zz_27__xor<0>_17  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>17 ),
    .LI(\VexRiscv/Madd__zz_27__lut<0>18_5388 ),
    .O(\VexRiscv/_zz_27_ [18])
  );
  MUXCY   \VexRiscv/Madd__zz_27__cy<0>_17  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>17 ),
    .DI(\VexRiscv/Madd__zz_27_1_5389 ),
    .S(\VexRiscv/Madd__zz_27__lut<0>18_5388 ),
    .O(\VexRiscv/Madd__zz_27__cy<0>18 )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \VexRiscv/Madd__zz_27__lut<0>18  (
    .I0(\VexRiscv/execute_to_memory_MUL_LL [18]),
    .I1(\VexRiscv/execute_to_memory_MUL_LH [2]),
    .I2(\VexRiscv/execute_to_memory_MUL_HL [2]),
    .I3(\VexRiscv/Madd__zz_27_1_5389 ),
    .O(\VexRiscv/Madd__zz_27__lut<0>18_5388 )
  );
  LUT3 #(
    .INIT ( 8'hE8 ))
  \VexRiscv/Madd__zz_27_1  (
    .I0(\VexRiscv/execute_to_memory_MUL_LL [17]),
    .I1(\VexRiscv/execute_to_memory_MUL_LH [1]),
    .I2(\VexRiscv/execute_to_memory_MUL_HL [1]),
    .O(\VexRiscv/Madd__zz_27_1_5389 )
  );
  XORCY   \VexRiscv/Madd__zz_27__xor<0>_16  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>16 ),
    .LI(\VexRiscv/Madd__zz_27__lut<0>17_5391 ),
    .O(\VexRiscv/_zz_27_ [17])
  );
  MUXCY   \VexRiscv/Madd__zz_27__cy<0>_16  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>16 ),
    .DI(\VexRiscv/Madd__zz_27__5392 ),
    .S(\VexRiscv/Madd__zz_27__lut<0>17_5391 ),
    .O(\VexRiscv/Madd__zz_27__cy<0>17 )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \VexRiscv/Madd__zz_27__lut<0>17  (
    .I0(\VexRiscv/execute_to_memory_MUL_LL [17]),
    .I1(\VexRiscv/execute_to_memory_MUL_LH [1]),
    .I2(\VexRiscv/execute_to_memory_MUL_HL [1]),
    .I3(\VexRiscv/Madd__zz_27__5392 ),
    .O(\VexRiscv/Madd__zz_27__lut<0>17_5391 )
  );
  LUT3 #(
    .INIT ( 8'hE8 ))
  \VexRiscv/Madd__zz_27_  (
    .I0(\VexRiscv/execute_to_memory_MUL_LL [16]),
    .I1(\VexRiscv/execute_to_memory_MUL_LH [0]),
    .I2(\VexRiscv/execute_to_memory_MUL_HL [0]),
    .O(\VexRiscv/Madd__zz_27__5392 )
  );
  XORCY   \VexRiscv/Madd__zz_27__xor<0>_15  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>15 ),
    .LI(\VexRiscv/Madd__zz_27__lut<0>16_5394 ),
    .O(\VexRiscv/_zz_27_ [16])
  );
  MUXCY   \VexRiscv/Madd__zz_27__cy<0>_15  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>15 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/Madd__zz_27__lut<0>16_5394 ),
    .O(\VexRiscv/Madd__zz_27__cy<0>16 )
  );
  LUT4 #(
    .INIT ( 16'h6996 ))
  \VexRiscv/Madd__zz_27__lut<0>16  (
    .I0(\VexRiscv/execute_to_memory_MUL_LL [16]),
    .I1(\VexRiscv/execute_to_memory_MUL_LH [0]),
    .I2(\VexRiscv/execute_to_memory_MUL_HL [0]),
    .I3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .O(\VexRiscv/Madd__zz_27__lut<0>16_5394 )
  );
  XORCY   \VexRiscv/Madd__zz_27__xor<0>_14  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>14 ),
    .LI(\VexRiscv/Madd__zz_27__cy<0>_14_rt_9103 ),
    .O(\VexRiscv/_zz_27_ [15])
  );
  MUXCY   \VexRiscv/Madd__zz_27__cy<0>_14  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>14 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/Madd__zz_27__cy<0>_14_rt_9103 ),
    .O(\VexRiscv/Madd__zz_27__cy<0>15 )
  );
  XORCY   \VexRiscv/Madd__zz_27__xor<0>_13  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>13 ),
    .LI(\VexRiscv/Madd__zz_27__cy<0>_13_rt_9104 ),
    .O(\VexRiscv/_zz_27_ [14])
  );
  MUXCY   \VexRiscv/Madd__zz_27__cy<0>_13  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>13 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/Madd__zz_27__cy<0>_13_rt_9104 ),
    .O(\VexRiscv/Madd__zz_27__cy<0>14 )
  );
  XORCY   \VexRiscv/Madd__zz_27__xor<0>_12  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>12 ),
    .LI(\VexRiscv/Madd__zz_27__cy<0>_12_rt_9105 ),
    .O(\VexRiscv/_zz_27_ [13])
  );
  MUXCY   \VexRiscv/Madd__zz_27__cy<0>_12  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>12 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/Madd__zz_27__cy<0>_12_rt_9105 ),
    .O(\VexRiscv/Madd__zz_27__cy<0>13 )
  );
  XORCY   \VexRiscv/Madd__zz_27__xor<0>_11  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>11 ),
    .LI(\VexRiscv/Madd__zz_27__cy<0>_11_rt_9106 ),
    .O(\VexRiscv/_zz_27_ [12])
  );
  MUXCY   \VexRiscv/Madd__zz_27__cy<0>_11  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>11 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/Madd__zz_27__cy<0>_11_rt_9106 ),
    .O(\VexRiscv/Madd__zz_27__cy<0>12 )
  );
  XORCY   \VexRiscv/Madd__zz_27__xor<0>_10  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>10 ),
    .LI(\VexRiscv/Madd__zz_27__cy<0>_10_rt_9107 ),
    .O(\VexRiscv/_zz_27_ [11])
  );
  MUXCY   \VexRiscv/Madd__zz_27__cy<0>_10  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>10 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/Madd__zz_27__cy<0>_10_rt_9107 ),
    .O(\VexRiscv/Madd__zz_27__cy<0>11 )
  );
  XORCY   \VexRiscv/Madd__zz_27__xor<0>_9  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>9 ),
    .LI(\VexRiscv/Madd__zz_27__cy<0>_9_rt_9108 ),
    .O(\VexRiscv/_zz_27_ [10])
  );
  MUXCY   \VexRiscv/Madd__zz_27__cy<0>_9  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>9 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/Madd__zz_27__cy<0>_9_rt_9108 ),
    .O(\VexRiscv/Madd__zz_27__cy<0>10 )
  );
  XORCY   \VexRiscv/Madd__zz_27__xor<0>_8  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>8 ),
    .LI(\VexRiscv/Madd__zz_27__cy<0>_8_rt_9109 ),
    .O(\VexRiscv/_zz_27_ [9])
  );
  MUXCY   \VexRiscv/Madd__zz_27__cy<0>_8  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>8 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/Madd__zz_27__cy<0>_8_rt_9109 ),
    .O(\VexRiscv/Madd__zz_27__cy<0>9 )
  );
  XORCY   \VexRiscv/Madd__zz_27__xor<0>_7  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>7 ),
    .LI(\VexRiscv/Madd__zz_27__cy<0>_7_rt_9110 ),
    .O(\VexRiscv/_zz_27_ [8])
  );
  MUXCY   \VexRiscv/Madd__zz_27__cy<0>_7  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>7 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/Madd__zz_27__cy<0>_7_rt_9110 ),
    .O(\VexRiscv/Madd__zz_27__cy<0>8 )
  );
  XORCY   \VexRiscv/Madd__zz_27__xor<0>_6  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>6 ),
    .LI(\VexRiscv/Madd__zz_27__cy<0>_6_rt_9111 ),
    .O(\VexRiscv/_zz_27_ [7])
  );
  MUXCY   \VexRiscv/Madd__zz_27__cy<0>_6  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>6 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/Madd__zz_27__cy<0>_6_rt_9111 ),
    .O(\VexRiscv/Madd__zz_27__cy<0>7 )
  );
  XORCY   \VexRiscv/Madd__zz_27__xor<0>_5  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>5 ),
    .LI(\VexRiscv/Madd__zz_27__cy<0>_5_rt_9112 ),
    .O(\VexRiscv/_zz_27_ [6])
  );
  MUXCY   \VexRiscv/Madd__zz_27__cy<0>_5  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>5 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/Madd__zz_27__cy<0>_5_rt_9112 ),
    .O(\VexRiscv/Madd__zz_27__cy<0>6 )
  );
  XORCY   \VexRiscv/Madd__zz_27__xor<0>_4  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>4 ),
    .LI(\VexRiscv/Madd__zz_27__cy<0>_4_rt_9113 ),
    .O(\VexRiscv/_zz_27_ [5])
  );
  MUXCY   \VexRiscv/Madd__zz_27__cy<0>_4  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>4 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/Madd__zz_27__cy<0>_4_rt_9113 ),
    .O(\VexRiscv/Madd__zz_27__cy<0>5 )
  );
  XORCY   \VexRiscv/Madd__zz_27__xor<0>_3  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>3 ),
    .LI(\VexRiscv/Madd__zz_27__cy<0>_3_rt_9114 ),
    .O(\VexRiscv/_zz_27_ [4])
  );
  MUXCY   \VexRiscv/Madd__zz_27__cy<0>_3  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>3 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/Madd__zz_27__cy<0>_3_rt_9114 ),
    .O(\VexRiscv/Madd__zz_27__cy<0>4 )
  );
  XORCY   \VexRiscv/Madd__zz_27__xor<0>_2  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>2 ),
    .LI(\VexRiscv/Madd__zz_27__cy<0>_2_rt_9115 ),
    .O(\VexRiscv/_zz_27_ [3])
  );
  MUXCY   \VexRiscv/Madd__zz_27__cy<0>_2  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>2 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/Madd__zz_27__cy<0>_2_rt_9115 ),
    .O(\VexRiscv/Madd__zz_27__cy<0>3 )
  );
  XORCY   \VexRiscv/Madd__zz_27__xor<0>_1  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>1 ),
    .LI(\VexRiscv/Madd__zz_27__cy<0>_1_rt_9116 ),
    .O(\VexRiscv/_zz_27_ [2])
  );
  MUXCY   \VexRiscv/Madd__zz_27__cy<0>_1  (
    .CI(\VexRiscv/Madd__zz_27__cy<0>1 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/Madd__zz_27__cy<0>_1_rt_9116 ),
    .O(\VexRiscv/Madd__zz_27__cy<0>2 )
  );
  XORCY   \VexRiscv/Madd__zz_27__xor<0>_0  (
    .CI(\VexRiscv/Madd__zz_27__cy [0]),
    .LI(\VexRiscv/Madd__zz_27__cy<0>_0_rt_9117 ),
    .O(\VexRiscv/_zz_27_ [1])
  );
  MUXCY   \VexRiscv/Madd__zz_27__cy<0>_0  (
    .CI(\VexRiscv/Madd__zz_27__cy [0]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/Madd__zz_27__cy<0>_0_rt_9117 ),
    .O(\VexRiscv/Madd__zz_27__cy<0>1 )
  );
  XORCY   \VexRiscv/Madd__zz_27__xor<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .LI(\VexRiscv/Madd__zz_27__cy<0>_rt_9118 ),
    .O(\VexRiscv/_zz_27_ [0])
  );
  MUXCY   \VexRiscv/Madd__zz_27__cy<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/Madd__zz_27__cy<0>_rt_9118 ),
    .O(\VexRiscv/Madd__zz_27__cy [0])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_31  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_7412 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [31]),
    .Q(\VexRiscv/CsrPlugin_mtval [31])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_30  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_7412 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [30]),
    .Q(\VexRiscv/CsrPlugin_mtval [30])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_29  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_7412 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [29]),
    .Q(\VexRiscv/CsrPlugin_mtval [29])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_28  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_7412 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [28]),
    .Q(\VexRiscv/CsrPlugin_mtval [28])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_27  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_7412 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [27]),
    .Q(\VexRiscv/CsrPlugin_mtval [27])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_26  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_7412 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [26]),
    .Q(\VexRiscv/CsrPlugin_mtval [26])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_25  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_7412 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [25]),
    .Q(\VexRiscv/CsrPlugin_mtval [25])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_24  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_7412 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [24]),
    .Q(\VexRiscv/CsrPlugin_mtval [24])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_23  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_7412 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [23]),
    .Q(\VexRiscv/CsrPlugin_mtval [23])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_22  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_7412 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [22]),
    .Q(\VexRiscv/CsrPlugin_mtval [22])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_21  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_7412 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [21]),
    .Q(\VexRiscv/CsrPlugin_mtval [21])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_20  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_7412 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [20]),
    .Q(\VexRiscv/CsrPlugin_mtval [20])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_19  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_7412 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [19]),
    .Q(\VexRiscv/CsrPlugin_mtval [19])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_18  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_7412 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [18]),
    .Q(\VexRiscv/CsrPlugin_mtval [18])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_17  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_7412 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [17]),
    .Q(\VexRiscv/CsrPlugin_mtval [17])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_16  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_7412 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [16]),
    .Q(\VexRiscv/CsrPlugin_mtval [16])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_15  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_7412 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [15]),
    .Q(\VexRiscv/CsrPlugin_mtval [15])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_14  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_7412 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [14]),
    .Q(\VexRiscv/CsrPlugin_mtval [14])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_13  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_7412 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [13]),
    .Q(\VexRiscv/CsrPlugin_mtval [13])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_12  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_7412 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [12]),
    .Q(\VexRiscv/CsrPlugin_mtval [12])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_11  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_7412 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [11]),
    .Q(\VexRiscv/CsrPlugin_mtval [11])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_10  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_7412 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [10]),
    .Q(\VexRiscv/CsrPlugin_mtval [10])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_9  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_7412 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [9]),
    .Q(\VexRiscv/CsrPlugin_mtval [9])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_8  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_7412 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [8]),
    .Q(\VexRiscv/CsrPlugin_mtval [8])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_7  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_7412 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [7]),
    .Q(\VexRiscv/CsrPlugin_mtval [7])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_6  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_7412 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [6]),
    .Q(\VexRiscv/CsrPlugin_mtval [6])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_5  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_7412 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [5]),
    .Q(\VexRiscv/CsrPlugin_mtval [5])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_4  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_7412 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [4]),
    .Q(\VexRiscv/CsrPlugin_mtval [4])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_3  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_7412 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [3]),
    .Q(\VexRiscv/CsrPlugin_mtval [3])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_2  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_7412 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [2]),
    .Q(\VexRiscv/CsrPlugin_mtval [2])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_1  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_7412 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [1]),
    .Q(\VexRiscv/CsrPlugin_mtval [1])
  );
  FDE   \VexRiscv/CsrPlugin_mtval_0  (
    .C(sys_clk),
    .CE(\VexRiscv/CsrPlugin_hadException_7412 ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [0]),
    .Q(\VexRiscv/CsrPlugin_mtval [0])
  );
  FDE   \VexRiscv/decode_to_execute_ALU_BITWISE_CTRL_0  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_483_ ),
    .Q(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0])
  );
  FDRE   \VexRiscv/CsrPlugin_mstatus_MIE  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5573_inv ),
    .D(\VexRiscv/CsrPlugin_mstatus_MIE_CsrPlugin_mstatus_MIE_MUX_1606_o ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/CsrPlugin_mstatus_MIE_6636 )
  );
  FDSE   \VexRiscv/CsrPlugin_mstatus_MPP_1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5573_inv ),
    .D(\VexRiscv/_n4813 [1]),
    .S(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/CsrPlugin_mstatus_MPP [1])
  );
  FDSE   \VexRiscv/CsrPlugin_mstatus_MPP_0  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5573_inv ),
    .D(\VexRiscv/_n4813 [0]),
    .S(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/CsrPlugin_mstatus_MPP [0])
  );
  FDRE   \VexRiscv/CsrPlugin_mstatus_MPIE  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5573_inv ),
    .D(\VexRiscv/CsrPlugin_mstatus_MPIE_CsrPlugin_mstatus_MPIE_MUX_1605_o ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/CsrPlugin_mstatus_MPIE_6635 )
  );
  FDE   \VexRiscv/CsrPlugin_mepc_31  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5450_inv ),
    .D(\VexRiscv/_n4737 [31]),
    .Q(\VexRiscv/CsrPlugin_mepc [31])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_30  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5450_inv ),
    .D(\VexRiscv/_n4737 [30]),
    .Q(\VexRiscv/CsrPlugin_mepc [30])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_29  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5450_inv ),
    .D(\VexRiscv/_n4737 [29]),
    .Q(\VexRiscv/CsrPlugin_mepc [29])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_28  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5450_inv ),
    .D(\VexRiscv/_n4737 [28]),
    .Q(\VexRiscv/CsrPlugin_mepc [28])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_27  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5450_inv ),
    .D(\VexRiscv/_n4737 [27]),
    .Q(\VexRiscv/CsrPlugin_mepc [27])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_26  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5450_inv ),
    .D(\VexRiscv/_n4737 [26]),
    .Q(\VexRiscv/CsrPlugin_mepc [26])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_25  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5450_inv ),
    .D(\VexRiscv/_n4737 [25]),
    .Q(\VexRiscv/CsrPlugin_mepc [25])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_24  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5450_inv ),
    .D(\VexRiscv/_n4737 [24]),
    .Q(\VexRiscv/CsrPlugin_mepc [24])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_23  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5450_inv ),
    .D(\VexRiscv/_n4737 [23]),
    .Q(\VexRiscv/CsrPlugin_mepc [23])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_22  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5450_inv ),
    .D(\VexRiscv/_n4737 [22]),
    .Q(\VexRiscv/CsrPlugin_mepc [22])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_21  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5450_inv ),
    .D(\VexRiscv/_n4737 [21]),
    .Q(\VexRiscv/CsrPlugin_mepc [21])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_20  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5450_inv ),
    .D(\VexRiscv/_n4737 [20]),
    .Q(\VexRiscv/CsrPlugin_mepc [20])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_19  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5450_inv ),
    .D(\VexRiscv/_n4737 [19]),
    .Q(\VexRiscv/CsrPlugin_mepc [19])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_18  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5450_inv ),
    .D(\VexRiscv/_n4737 [18]),
    .Q(\VexRiscv/CsrPlugin_mepc [18])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_17  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5450_inv ),
    .D(\VexRiscv/_n4737 [17]),
    .Q(\VexRiscv/CsrPlugin_mepc [17])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_16  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5450_inv ),
    .D(\VexRiscv/_n4737 [16]),
    .Q(\VexRiscv/CsrPlugin_mepc [16])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_15  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5450_inv ),
    .D(\VexRiscv/_n4737 [15]),
    .Q(\VexRiscv/CsrPlugin_mepc [15])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_14  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5450_inv ),
    .D(\VexRiscv/_n4737 [14]),
    .Q(\VexRiscv/CsrPlugin_mepc [14])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_13  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5450_inv ),
    .D(\VexRiscv/_n4737 [13]),
    .Q(\VexRiscv/CsrPlugin_mepc [13])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_12  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5450_inv ),
    .D(\VexRiscv/_n4737 [12]),
    .Q(\VexRiscv/CsrPlugin_mepc [12])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_11  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5450_inv ),
    .D(\VexRiscv/_n4737 [11]),
    .Q(\VexRiscv/CsrPlugin_mepc [11])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_10  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5450_inv ),
    .D(\VexRiscv/_n4737 [10]),
    .Q(\VexRiscv/CsrPlugin_mepc [10])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_9  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5450_inv ),
    .D(\VexRiscv/_n4737 [9]),
    .Q(\VexRiscv/CsrPlugin_mepc [9])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_8  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5450_inv ),
    .D(\VexRiscv/_n4737 [8]),
    .Q(\VexRiscv/CsrPlugin_mepc [8])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_7  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5450_inv ),
    .D(\VexRiscv/_n4737 [7]),
    .Q(\VexRiscv/CsrPlugin_mepc [7])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_6  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5450_inv ),
    .D(\VexRiscv/_n4737 [6]),
    .Q(\VexRiscv/CsrPlugin_mepc [6])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_5  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5450_inv ),
    .D(\VexRiscv/_n4737 [5]),
    .Q(\VexRiscv/CsrPlugin_mepc [5])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_4  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5450_inv ),
    .D(\VexRiscv/_n4737 [4]),
    .Q(\VexRiscv/CsrPlugin_mepc [4])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5450_inv ),
    .D(\VexRiscv/_n4737 [3]),
    .Q(\VexRiscv/CsrPlugin_mepc [3])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_2  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5450_inv ),
    .D(\VexRiscv/_n4737 [2]),
    .Q(\VexRiscv/CsrPlugin_mepc [2])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5450_inv ),
    .D(\VexRiscv/_n4737 [1]),
    .Q(\VexRiscv/CsrPlugin_mepc [1])
  );
  FDE   \VexRiscv/CsrPlugin_mepc_0  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5450_inv ),
    .D(\VexRiscv/_n4737 [0]),
    .Q(\VexRiscv/CsrPlugin_mepc [0])
  );
  FDRE   \VexRiscv/_zz_210__31  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5616_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [31]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/_zz_210_ [31])
  );
  FDRE   \VexRiscv/_zz_210__30  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5616_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [30]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/_zz_210_ [30])
  );
  FDRE   \VexRiscv/_zz_210__29  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5616_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [29]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/_zz_210_ [29])
  );
  FDRE   \VexRiscv/_zz_210__28  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5616_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [28]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/_zz_210_ [28])
  );
  FDRE   \VexRiscv/_zz_210__27  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5616_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [27]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/_zz_210_ [27])
  );
  FDRE   \VexRiscv/_zz_210__26  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5616_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [26]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/_zz_210_ [26])
  );
  FDRE   \VexRiscv/_zz_210__25  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5616_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [25]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/_zz_210_ [25])
  );
  FDRE   \VexRiscv/_zz_210__24  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5616_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [24]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/_zz_210_ [24])
  );
  FDRE   \VexRiscv/_zz_210__23  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5616_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [23]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/_zz_210_ [23])
  );
  FDRE   \VexRiscv/_zz_210__22  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5616_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [22]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/_zz_210_ [22])
  );
  FDRE   \VexRiscv/_zz_210__21  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5616_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [21]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/_zz_210_ [21])
  );
  FDRE   \VexRiscv/_zz_210__20  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5616_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [20]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/_zz_210_ [20])
  );
  FDRE   \VexRiscv/_zz_210__19  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5616_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [19]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/_zz_210_ [19])
  );
  FDRE   \VexRiscv/_zz_210__18  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5616_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [18]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/_zz_210_ [18])
  );
  FDRE   \VexRiscv/_zz_210__17  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5616_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [17]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/_zz_210_ [17])
  );
  FDRE   \VexRiscv/_zz_210__16  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5616_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [16]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/_zz_210_ [16])
  );
  FDRE   \VexRiscv/_zz_210__15  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5616_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [15]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/_zz_210_ [15])
  );
  FDRE   \VexRiscv/_zz_210__14  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5616_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [14]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/_zz_210_ [14])
  );
  FDRE   \VexRiscv/_zz_210__13  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5616_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [13]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/_zz_210_ [13])
  );
  FDRE   \VexRiscv/_zz_210__12  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5616_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [12]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/_zz_210_ [12])
  );
  FDRE   \VexRiscv/_zz_210__11  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5616_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [11]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/_zz_210_ [11])
  );
  FDRE   \VexRiscv/_zz_210__10  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5616_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [10]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/_zz_210_ [10])
  );
  FDRE   \VexRiscv/_zz_210__9  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5616_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [9]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/_zz_210_ [9])
  );
  FDRE   \VexRiscv/_zz_210__8  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5616_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [8]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/_zz_210_ [8])
  );
  FDRE   \VexRiscv/_zz_210__7  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5616_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [7]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/_zz_210_ [7])
  );
  FDRE   \VexRiscv/_zz_210__6  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5616_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [6]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/_zz_210_ [6])
  );
  FDRE   \VexRiscv/_zz_210__5  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5616_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [5]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/_zz_210_ [5])
  );
  FDRE   \VexRiscv/_zz_210__4  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5616_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [4]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/_zz_210_ [4])
  );
  FDRE   \VexRiscv/_zz_210__3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5616_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [3]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/_zz_210_ [3])
  );
  FDRE   \VexRiscv/_zz_210__2  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5616_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [2]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/_zz_210_ [2])
  );
  FDRE   \VexRiscv/_zz_210__1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5616_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [1]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/_zz_210_ [1])
  );
  FDRE   \VexRiscv/_zz_210__0  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5616_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [0]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/_zz_210_ [0])
  );
  FDRE   \VexRiscv/CsrPlugin_mie_MSIE  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5604_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [3]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/CsrPlugin_mie_MSIE_6632 )
  );
  FDRE   \VexRiscv/CsrPlugin_mie_MTIE  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5604_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [7]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/CsrPlugin_mie_MTIE_6633 )
  );
  FDRE   \VexRiscv/CsrPlugin_mie_MEIE  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5604_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [11]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/CsrPlugin_mie_MEIE_6634 )
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_29  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5515_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [31]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [29])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_28  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5515_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [30]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [28])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_27  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5515_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [29]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [27])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_26  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5515_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [28]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [26])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_25  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5515_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [27]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [25])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_24  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5515_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [26]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [24])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_23  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5515_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [25]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [23])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_22  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5515_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [24]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [22])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_21  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5515_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [23]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [21])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_20  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5515_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [22]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [20])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_19  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5515_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [21]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [19])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_18  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5515_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [20]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [18])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_17  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5515_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [19]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [17])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_16  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5515_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [18]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [16])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_15  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5515_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [17]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [15])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_14  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5515_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [16]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [14])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_13  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5515_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [15]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [13])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_12  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5515_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [14]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [12])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_11  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5515_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [13]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [11])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_10  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5515_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [12]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [10])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_9  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5515_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [11]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [9])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_8  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5515_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [10]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [8])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_7  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5515_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [9]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [7])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_6  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5515_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [8]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [6])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_5  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5515_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [7]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [5])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_4  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5515_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [6]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [4])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5515_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [5]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [3])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_2  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5515_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [4]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [2])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5515_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [3]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [1])
  );
  FDE   \VexRiscv/CsrPlugin_mtvec_base_0  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5515_inv ),
    .D(\VexRiscv/execute_CsrPlugin_writeData [2]),
    .Q(\VexRiscv/CsrPlugin_mtvec_base [0])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_31  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [31]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [31])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_30  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [30]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [30])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_29  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [29]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [29])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_28  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [28]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [28])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_27  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [27]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [27])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_26  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [26]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [26])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_25  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [25]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [25])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_24  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [24]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [24])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_23  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [23]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [23])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_22  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [22]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [22])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_21  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [21]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [21])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_20  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [20]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [20])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_19  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [19]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [19])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_18  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [18]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [18])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_17  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [17]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [17])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_16  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [16]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [16])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_15  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [15]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [15])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_14  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [14]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [14])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_13  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [13]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [13])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_12  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [12]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [12])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_11  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [11]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [11])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_10  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [10]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [10])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_9  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [9]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [9])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_8  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [8]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [8])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_7  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [7]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [7])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_6  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [6]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [6])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_5  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [5]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [5])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_4  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [4]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [4])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_3  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [3]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [3])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_2  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [2]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [2])
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_CALC_1  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/execute_BranchPlugin_branchAdder [1]),
    .Q(\VexRiscv/execute_to_memory_BRANCH_CALC [1])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_31  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [31]),
    .Q(\VexRiscv/decode_to_execute_RS1 [31])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_30  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [30]),
    .Q(\VexRiscv/decode_to_execute_RS1 [30])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_29  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [29]),
    .Q(\VexRiscv/decode_to_execute_RS1 [29])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_28  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [28]),
    .Q(\VexRiscv/decode_to_execute_RS1 [28])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_27  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [27]),
    .Q(\VexRiscv/decode_to_execute_RS1 [27])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_26  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [26]),
    .Q(\VexRiscv/decode_to_execute_RS1 [26])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_25  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [25]),
    .Q(\VexRiscv/decode_to_execute_RS1 [25])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_24  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [24]),
    .Q(\VexRiscv/decode_to_execute_RS1 [24])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_23  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [23]),
    .Q(\VexRiscv/decode_to_execute_RS1 [23])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_22  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [22]),
    .Q(\VexRiscv/decode_to_execute_RS1 [22])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_21  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [21]),
    .Q(\VexRiscv/decode_to_execute_RS1 [21])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_20  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [20]),
    .Q(\VexRiscv/decode_to_execute_RS1 [20])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_19  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [19]),
    .Q(\VexRiscv/decode_to_execute_RS1 [19])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_18  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [18]),
    .Q(\VexRiscv/decode_to_execute_RS1 [18])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_17  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [17]),
    .Q(\VexRiscv/decode_to_execute_RS1 [17])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_16  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [16]),
    .Q(\VexRiscv/decode_to_execute_RS1 [16])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_15  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [15]),
    .Q(\VexRiscv/decode_to_execute_RS1 [15])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_14  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [14]),
    .Q(\VexRiscv/decode_to_execute_RS1 [14])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_13  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [13]),
    .Q(\VexRiscv/decode_to_execute_RS1 [13])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_12  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [12]),
    .Q(\VexRiscv/decode_to_execute_RS1 [12])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_11  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [11]),
    .Q(\VexRiscv/decode_to_execute_RS1 [11])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_10  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [10]),
    .Q(\VexRiscv/decode_to_execute_RS1 [10])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_9  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [9]),
    .Q(\VexRiscv/decode_to_execute_RS1 [9])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_8  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [8]),
    .Q(\VexRiscv/decode_to_execute_RS1 [8])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_7  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [7]),
    .Q(\VexRiscv/decode_to_execute_RS1 [7])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_6  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [6]),
    .Q(\VexRiscv/decode_to_execute_RS1 [6])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_5  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [5]),
    .Q(\VexRiscv/decode_to_execute_RS1 [5])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_4  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [4]),
    .Q(\VexRiscv/decode_to_execute_RS1 [4])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_3  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [3]),
    .Q(\VexRiscv/decode_to_execute_RS1 [3])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_2  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [2]),
    .Q(\VexRiscv/decode_to_execute_RS1 [2])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_1  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [1]),
    .Q(\VexRiscv/decode_to_execute_RS1 [1])
  );
  FDE   \VexRiscv/decode_to_execute_RS1_0  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS1 [0]),
    .Q(\VexRiscv/decode_to_execute_RS1 [0])
  );
  FDE   \VexRiscv/CsrPlugin_mcause_exceptionCode_3  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_256__6364 ),
    .D(\VexRiscv/CsrPlugin_trapCause [3]),
    .Q(\VexRiscv/CsrPlugin_mcause_exceptionCode [3])
  );
  FDE   \VexRiscv/CsrPlugin_mcause_exceptionCode_2  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_256__6364 ),
    .D(\VexRiscv/CsrPlugin_trapCause [2]),
    .Q(\VexRiscv/CsrPlugin_mcause_exceptionCode [2])
  );
  FDE   \VexRiscv/CsrPlugin_mcause_exceptionCode_1  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_256__6364 ),
    .D(\VexRiscv/CsrPlugin_trapCause [1]),
    .Q(\VexRiscv/CsrPlugin_mcause_exceptionCode [1])
  );
  FDE   \VexRiscv/CsrPlugin_mcause_exceptionCode_0  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_256__6364 ),
    .D(\VexRiscv/CsrPlugin_trapCause [0]),
    .Q(\VexRiscv/CsrPlugin_mcause_exceptionCode [0])
  );
  FDR   \VexRiscv/CsrPlugin_hadException  (
    .C(sys_clk),
    .D(\VexRiscv/CsrPlugin_exception ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/CsrPlugin_hadException_7412 )
  );
  FDE   \VexRiscv/_zz_141__2  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_ready_6042 ),
    .D(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_length [2]),
    .Q(\VexRiscv/_zz_141_ [2])
  );
  FDE   \VexRiscv/_zz_140__3  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_ready_6042 ),
    .D(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_mask [3]),
    .Q(\VexRiscv/_zz_140_ [3])
  );
  FDE   \VexRiscv/_zz_140__2  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_ready_6042 ),
    .D(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_mask [2]),
    .Q(\VexRiscv/_zz_140_ [2])
  );
  FDE   \VexRiscv/_zz_140__1  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_ready_6042 ),
    .D(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_mask [1]),
    .Q(\VexRiscv/_zz_140_ [1])
  );
  FDE   \VexRiscv/_zz_140__0  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_ready_6042 ),
    .D(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_mask [0]),
    .Q(\VexRiscv/_zz_140_ [0])
  );
  FDE   \VexRiscv/_zz_139__31  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_ready_6042 ),
    .D(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_data [31]),
    .Q(\VexRiscv/_zz_139_ [31])
  );
  FDE   \VexRiscv/_zz_139__30  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_ready_6042 ),
    .D(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_data [30]),
    .Q(\VexRiscv/_zz_139_ [30])
  );
  FDE   \VexRiscv/_zz_139__29  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_ready_6042 ),
    .D(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_data [29]),
    .Q(\VexRiscv/_zz_139_ [29])
  );
  FDE   \VexRiscv/_zz_139__28  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_ready_6042 ),
    .D(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_data [28]),
    .Q(\VexRiscv/_zz_139_ [28])
  );
  FDE   \VexRiscv/_zz_139__27  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_ready_6042 ),
    .D(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_data [27]),
    .Q(\VexRiscv/_zz_139_ [27])
  );
  FDE   \VexRiscv/_zz_139__26  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_ready_6042 ),
    .D(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_data [26]),
    .Q(\VexRiscv/_zz_139_ [26])
  );
  FDE   \VexRiscv/_zz_139__25  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_ready_6042 ),
    .D(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_data [25]),
    .Q(\VexRiscv/_zz_139_ [25])
  );
  FDE   \VexRiscv/_zz_139__24  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_ready_6042 ),
    .D(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_data [24]),
    .Q(\VexRiscv/_zz_139_ [24])
  );
  FDE   \VexRiscv/_zz_139__23  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_ready_6042 ),
    .D(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_data [23]),
    .Q(\VexRiscv/_zz_139_ [23])
  );
  FDE   \VexRiscv/_zz_139__22  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_ready_6042 ),
    .D(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_data [22]),
    .Q(\VexRiscv/_zz_139_ [22])
  );
  FDE   \VexRiscv/_zz_139__21  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_ready_6042 ),
    .D(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_data [21]),
    .Q(\VexRiscv/_zz_139_ [21])
  );
  FDE   \VexRiscv/_zz_139__20  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_ready_6042 ),
    .D(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_data [20]),
    .Q(\VexRiscv/_zz_139_ [20])
  );
  FDE   \VexRiscv/_zz_139__19  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_ready_6042 ),
    .D(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_data [19]),
    .Q(\VexRiscv/_zz_139_ [19])
  );
  FDE   \VexRiscv/_zz_139__18  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_ready_6042 ),
    .D(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_data [18]),
    .Q(\VexRiscv/_zz_139_ [18])
  );
  FDE   \VexRiscv/_zz_139__17  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_ready_6042 ),
    .D(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_data [17]),
    .Q(\VexRiscv/_zz_139_ [17])
  );
  FDE   \VexRiscv/_zz_139__16  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_ready_6042 ),
    .D(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_data [16]),
    .Q(\VexRiscv/_zz_139_ [16])
  );
  FDE   \VexRiscv/_zz_139__15  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_ready_6042 ),
    .D(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_data [15]),
    .Q(\VexRiscv/_zz_139_ [15])
  );
  FDE   \VexRiscv/_zz_139__14  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_ready_6042 ),
    .D(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_data [14]),
    .Q(\VexRiscv/_zz_139_ [14])
  );
  FDE   \VexRiscv/_zz_139__13  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_ready_6042 ),
    .D(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_data [13]),
    .Q(\VexRiscv/_zz_139_ [13])
  );
  FDE   \VexRiscv/_zz_139__12  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_ready_6042 ),
    .D(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_data [12]),
    .Q(\VexRiscv/_zz_139_ [12])
  );
  FDE   \VexRiscv/_zz_139__11  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_ready_6042 ),
    .D(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_data [11]),
    .Q(\VexRiscv/_zz_139_ [11])
  );
  FDE   \VexRiscv/_zz_139__10  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_ready_6042 ),
    .D(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_data [10]),
    .Q(\VexRiscv/_zz_139_ [10])
  );
  FDE   \VexRiscv/_zz_139__9  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_ready_6042 ),
    .D(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_data [9]),
    .Q(\VexRiscv/_zz_139_ [9])
  );
  FDE   \VexRiscv/_zz_139__8  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_ready_6042 ),
    .D(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_data [8]),
    .Q(\VexRiscv/_zz_139_ [8])
  );
  FDE   \VexRiscv/_zz_139__7  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_ready_6042 ),
    .D(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_data [7]),
    .Q(\VexRiscv/_zz_139_ [7])
  );
  FDE   \VexRiscv/_zz_139__6  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_ready_6042 ),
    .D(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_data [6]),
    .Q(\VexRiscv/_zz_139_ [6])
  );
  FDE   \VexRiscv/_zz_139__5  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_ready_6042 ),
    .D(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_data [5]),
    .Q(\VexRiscv/_zz_139_ [5])
  );
  FDE   \VexRiscv/_zz_139__4  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_ready_6042 ),
    .D(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_data [4]),
    .Q(\VexRiscv/_zz_139_ [4])
  );
  FDE   \VexRiscv/_zz_139__3  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_ready_6042 ),
    .D(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_data [3]),
    .Q(\VexRiscv/_zz_139_ [3])
  );
  FDE   \VexRiscv/_zz_139__2  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_ready_6042 ),
    .D(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_data [2]),
    .Q(\VexRiscv/_zz_139_ [2])
  );
  FDE   \VexRiscv/_zz_139__1  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_ready_6042 ),
    .D(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_data [1]),
    .Q(\VexRiscv/_zz_139_ [1])
  );
  FDE   \VexRiscv/_zz_139__0  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_ready_6042 ),
    .D(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_data [0]),
    .Q(\VexRiscv/_zz_139_ [0])
  );
  FDE   \VexRiscv/_zz_137_  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_ready_6042 ),
    .D(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_wr ),
    .Q(\VexRiscv/_zz_137__457 )
  );
  FDE   \VexRiscv/_zz_138__31  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_ready_6042 ),
    .D(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_address [31]),
    .Q(\VexRiscv/_zz_138_ [31])
  );
  FDE   \VexRiscv/_zz_138__30  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_ready_6042 ),
    .D(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_address [30]),
    .Q(\VexRiscv/_zz_138_ [30])
  );
  FDE   \VexRiscv/_zz_138__29  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_ready_6042 ),
    .D(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_address [29]),
    .Q(\VexRiscv/_zz_138_ [29])
  );
  FDE   \VexRiscv/_zz_138__28  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_ready_6042 ),
    .D(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_address [28]),
    .Q(\VexRiscv/_zz_138_ [28])
  );
  FDE   \VexRiscv/_zz_138__27  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_ready_6042 ),
    .D(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_address [27]),
    .Q(\VexRiscv/_zz_138_ [27])
  );
  FDE   \VexRiscv/_zz_138__26  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_ready_6042 ),
    .D(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_address [26]),
    .Q(\VexRiscv/_zz_138_ [26])
  );
  FDE   \VexRiscv/_zz_138__25  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_ready_6042 ),
    .D(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_address [25]),
    .Q(\VexRiscv/_zz_138_ [25])
  );
  FDE   \VexRiscv/_zz_138__24  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_ready_6042 ),
    .D(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_address [24]),
    .Q(\VexRiscv/_zz_138_ [24])
  );
  FDE   \VexRiscv/_zz_138__23  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_ready_6042 ),
    .D(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_address [23]),
    .Q(\VexRiscv/_zz_138_ [23])
  );
  FDE   \VexRiscv/_zz_138__22  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_ready_6042 ),
    .D(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_address [22]),
    .Q(\VexRiscv/_zz_138_ [22])
  );
  FDE   \VexRiscv/_zz_138__21  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_ready_6042 ),
    .D(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_address [21]),
    .Q(\VexRiscv/_zz_138_ [21])
  );
  FDE   \VexRiscv/_zz_138__20  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_ready_6042 ),
    .D(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_address [20]),
    .Q(\VexRiscv/_zz_138_ [20])
  );
  FDE   \VexRiscv/_zz_138__19  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_ready_6042 ),
    .D(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_address [19]),
    .Q(\VexRiscv/_zz_138_ [19])
  );
  FDE   \VexRiscv/_zz_138__18  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_ready_6042 ),
    .D(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_address [18]),
    .Q(\VexRiscv/_zz_138_ [18])
  );
  FDE   \VexRiscv/_zz_138__17  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_ready_6042 ),
    .D(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_address [17]),
    .Q(\VexRiscv/_zz_138_ [17])
  );
  FDE   \VexRiscv/_zz_138__16  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_ready_6042 ),
    .D(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_address [16]),
    .Q(\VexRiscv/_zz_138_ [16])
  );
  FDE   \VexRiscv/_zz_138__15  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_ready_6042 ),
    .D(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_address [15]),
    .Q(\VexRiscv/_zz_138_ [15])
  );
  FDE   \VexRiscv/_zz_138__14  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_ready_6042 ),
    .D(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_address [14]),
    .Q(\VexRiscv/_zz_138_ [14])
  );
  FDE   \VexRiscv/_zz_138__13  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_ready_6042 ),
    .D(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_address [13]),
    .Q(\VexRiscv/_zz_138_ [13])
  );
  FDE   \VexRiscv/_zz_138__12  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_ready_6042 ),
    .D(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_address [12]),
    .Q(\VexRiscv/_zz_138_ [12])
  );
  FDE   \VexRiscv/_zz_138__11  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_ready_6042 ),
    .D(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_address [11]),
    .Q(\VexRiscv/_zz_138_ [11])
  );
  FDE   \VexRiscv/_zz_138__10  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_ready_6042 ),
    .D(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_address [10]),
    .Q(\VexRiscv/_zz_138_ [10])
  );
  FDE   \VexRiscv/_zz_138__9  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_ready_6042 ),
    .D(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_address [9]),
    .Q(\VexRiscv/_zz_138_ [9])
  );
  FDE   \VexRiscv/_zz_138__8  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_ready_6042 ),
    .D(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_address [8]),
    .Q(\VexRiscv/_zz_138_ [8])
  );
  FDE   \VexRiscv/_zz_138__7  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_ready_6042 ),
    .D(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_address [7]),
    .Q(\VexRiscv/_zz_138_ [7])
  );
  FDE   \VexRiscv/_zz_138__6  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_ready_6042 ),
    .D(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_address [6]),
    .Q(\VexRiscv/_zz_138_ [6])
  );
  FDE   \VexRiscv/_zz_138__5  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_ready_6042 ),
    .D(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_address [5]),
    .Q(\VexRiscv/_zz_138_ [5])
  );
  FDE   \VexRiscv/_zz_138__4  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_ready_6042 ),
    .D(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_address [4]),
    .Q(\VexRiscv/_zz_138_ [4])
  );
  FDE   \VexRiscv/_zz_138__3  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_ready_6042 ),
    .D(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_address [3]),
    .Q(\VexRiscv/_zz_138_ [3])
  );
  FDE   \VexRiscv/_zz_138__2  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_ready_6042 ),
    .D(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_address [2]),
    .Q(\VexRiscv/_zz_138_ [2])
  );
  FDR   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack  (
    .C(sys_clk),
    .D(\VexRiscv/GND_15_o_CsrPlugin_exceptionPortCtrl_exceptionValids_memory_MUX_1582_o ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_7413 )
  );
  FDRE   \VexRiscv/memory_to_writeBack_INSTRUCTION_29  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/execute_to_memory_INSTRUCTION[29] ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/memory_to_writeBack_INSTRUCTION[29] )
  );
  FDRE   \VexRiscv/memory_to_writeBack_INSTRUCTION_28  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/execute_to_memory_INSTRUCTION[28] ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/memory_to_writeBack_INSTRUCTION[28] )
  );
  FDRE   \VexRiscv/memory_to_writeBack_INSTRUCTION_14  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/execute_to_memory_INSTRUCTION[14] ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/memory_to_writeBack_INSTRUCTION[14] )
  );
  FDRE   \VexRiscv/memory_to_writeBack_INSTRUCTION_13  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] )
  );
  FDRE   \VexRiscv/memory_to_writeBack_INSTRUCTION_12  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/memory_to_writeBack_INSTRUCTION[12] )
  );
  FDRE   \VexRiscv/memory_to_writeBack_INSTRUCTION_11  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/execute_to_memory_INSTRUCTION[11] ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/memory_to_writeBack_INSTRUCTION[11] )
  );
  FDRE   \VexRiscv/memory_to_writeBack_INSTRUCTION_10  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/execute_to_memory_INSTRUCTION[10] ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/memory_to_writeBack_INSTRUCTION[10] )
  );
  FDRE   \VexRiscv/memory_to_writeBack_INSTRUCTION_9  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/execute_to_memory_INSTRUCTION[9] ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/memory_to_writeBack_INSTRUCTION[9] )
  );
  FDRE   \VexRiscv/memory_to_writeBack_INSTRUCTION_8  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/execute_to_memory_INSTRUCTION[8] ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/memory_to_writeBack_INSTRUCTION[8] )
  );
  FDRE   \VexRiscv/memory_to_writeBack_INSTRUCTION_7  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/execute_to_memory_INSTRUCTION[7] ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/memory_to_writeBack_INSTRUCTION[7] )
  );
  FDE   \VexRiscv/memory_to_writeBack_ENV_CTRL_0  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/execute_to_memory_ENV_CTRL_0_6747 ),
    .Q(\VexRiscv/memory_to_writeBack_ENV_CTRL_0_6746 )
  );
  FDE   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_VALID  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/execute_to_memory_REGFILE_WRITE_VALID_6789 ),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_VALID_6788 )
  );
  FDE   \VexRiscv/memory_to_writeBack_MEMORY_WR  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/execute_to_memory_MEMORY_WR_8019 ),
    .Q(\VexRiscv/memory_to_writeBack_MEMORY_WR_7485 )
  );
  FDE   \VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW_1  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/execute_to_memory_MEMORY_ADDRESS_LOW [1]),
    .Q(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [1])
  );
  FDE   \VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW_0  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/execute_to_memory_MEMORY_ADDRESS_LOW [0]),
    .Q(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [0])
  );
  FDE   \VexRiscv/memory_to_writeBack_MEMORY_ENABLE  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/execute_to_memory_MEMORY_ENABLE_6990 ),
    .Q(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_6989 )
  );
  FDE   \VexRiscv/memory_to_writeBack_IS_MUL  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/execute_to_memory_IS_MUL ),
    .Q(\VexRiscv/memory_to_writeBack_IS_MUL_7123 )
  );
  FDE   \VexRiscv/_zz_133__3  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_270_ ),
    .D(\VexRiscv/dataCache_1_/stageB_mask [3]),
    .Q(\VexRiscv/_zz_133_ [3])
  );
  FDE   \VexRiscv/_zz_133__2  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_270_ ),
    .D(\VexRiscv/dataCache_1_/stageB_mask [2]),
    .Q(\VexRiscv/_zz_133_ [2])
  );
  FDE   \VexRiscv/_zz_133__1  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_270_ ),
    .D(\VexRiscv/dataCache_1_/stageB_mask [1]),
    .Q(\VexRiscv/_zz_133_ [1])
  );
  FDE   \VexRiscv/_zz_133__0  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_270_ ),
    .D(\VexRiscv/dataCache_1_/stageB_mask [0]),
    .Q(\VexRiscv/_zz_133_ [0])
  );
  FDE   \VexRiscv/_zz_132__31  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_270_ ),
    .D(\VexRiscv/dataCache_1_/stageB_request_data [31]),
    .Q(\VexRiscv/_zz_132_ [31])
  );
  FDE   \VexRiscv/_zz_132__30  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_270_ ),
    .D(\VexRiscv/dataCache_1_/stageB_request_data [30]),
    .Q(\VexRiscv/_zz_132_ [30])
  );
  FDE   \VexRiscv/_zz_132__29  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_270_ ),
    .D(\VexRiscv/dataCache_1_/stageB_request_data [29]),
    .Q(\VexRiscv/_zz_132_ [29])
  );
  FDE   \VexRiscv/_zz_132__28  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_270_ ),
    .D(\VexRiscv/dataCache_1_/stageB_request_data [28]),
    .Q(\VexRiscv/_zz_132_ [28])
  );
  FDE   \VexRiscv/_zz_132__27  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_270_ ),
    .D(\VexRiscv/dataCache_1_/stageB_request_data [27]),
    .Q(\VexRiscv/_zz_132_ [27])
  );
  FDE   \VexRiscv/_zz_132__26  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_270_ ),
    .D(\VexRiscv/dataCache_1_/stageB_request_data [26]),
    .Q(\VexRiscv/_zz_132_ [26])
  );
  FDE   \VexRiscv/_zz_132__25  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_270_ ),
    .D(\VexRiscv/dataCache_1_/stageB_request_data [25]),
    .Q(\VexRiscv/_zz_132_ [25])
  );
  FDE   \VexRiscv/_zz_132__24  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_270_ ),
    .D(\VexRiscv/dataCache_1_/stageB_request_data [24]),
    .Q(\VexRiscv/_zz_132_ [24])
  );
  FDE   \VexRiscv/_zz_132__23  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_270_ ),
    .D(\VexRiscv/dataCache_1_/stageB_request_data [23]),
    .Q(\VexRiscv/_zz_132_ [23])
  );
  FDE   \VexRiscv/_zz_132__22  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_270_ ),
    .D(\VexRiscv/dataCache_1_/stageB_request_data [22]),
    .Q(\VexRiscv/_zz_132_ [22])
  );
  FDE   \VexRiscv/_zz_132__21  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_270_ ),
    .D(\VexRiscv/dataCache_1_/stageB_request_data [21]),
    .Q(\VexRiscv/_zz_132_ [21])
  );
  FDE   \VexRiscv/_zz_132__20  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_270_ ),
    .D(\VexRiscv/dataCache_1_/stageB_request_data [20]),
    .Q(\VexRiscv/_zz_132_ [20])
  );
  FDE   \VexRiscv/_zz_132__19  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_270_ ),
    .D(\VexRiscv/dataCache_1_/stageB_request_data [19]),
    .Q(\VexRiscv/_zz_132_ [19])
  );
  FDE   \VexRiscv/_zz_132__18  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_270_ ),
    .D(\VexRiscv/dataCache_1_/stageB_request_data [18]),
    .Q(\VexRiscv/_zz_132_ [18])
  );
  FDE   \VexRiscv/_zz_132__17  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_270_ ),
    .D(\VexRiscv/dataCache_1_/stageB_request_data [17]),
    .Q(\VexRiscv/_zz_132_ [17])
  );
  FDE   \VexRiscv/_zz_132__16  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_270_ ),
    .D(\VexRiscv/dataCache_1_/stageB_request_data [16]),
    .Q(\VexRiscv/_zz_132_ [16])
  );
  FDE   \VexRiscv/_zz_132__15  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_270_ ),
    .D(\VexRiscv/dataCache_1_/stageB_request_data [15]),
    .Q(\VexRiscv/_zz_132_ [15])
  );
  FDE   \VexRiscv/_zz_132__14  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_270_ ),
    .D(\VexRiscv/dataCache_1_/stageB_request_data [14]),
    .Q(\VexRiscv/_zz_132_ [14])
  );
  FDE   \VexRiscv/_zz_132__13  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_270_ ),
    .D(\VexRiscv/dataCache_1_/stageB_request_data [13]),
    .Q(\VexRiscv/_zz_132_ [13])
  );
  FDE   \VexRiscv/_zz_132__12  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_270_ ),
    .D(\VexRiscv/dataCache_1_/stageB_request_data [12]),
    .Q(\VexRiscv/_zz_132_ [12])
  );
  FDE   \VexRiscv/_zz_132__11  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_270_ ),
    .D(\VexRiscv/dataCache_1_/stageB_request_data [11]),
    .Q(\VexRiscv/_zz_132_ [11])
  );
  FDE   \VexRiscv/_zz_132__10  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_270_ ),
    .D(\VexRiscv/dataCache_1_/stageB_request_data [10]),
    .Q(\VexRiscv/_zz_132_ [10])
  );
  FDE   \VexRiscv/_zz_132__9  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_270_ ),
    .D(\VexRiscv/dataCache_1_/stageB_request_data [9]),
    .Q(\VexRiscv/_zz_132_ [9])
  );
  FDE   \VexRiscv/_zz_132__8  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_270_ ),
    .D(\VexRiscv/dataCache_1_/stageB_request_data [8]),
    .Q(\VexRiscv/_zz_132_ [8])
  );
  FDE   \VexRiscv/_zz_132__7  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_270_ ),
    .D(\VexRiscv/dataCache_1_/stageB_request_data [7]),
    .Q(\VexRiscv/_zz_132_ [7])
  );
  FDE   \VexRiscv/_zz_132__6  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_270_ ),
    .D(\VexRiscv/dataCache_1_/stageB_request_data [6]),
    .Q(\VexRiscv/_zz_132_ [6])
  );
  FDE   \VexRiscv/_zz_132__5  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_270_ ),
    .D(\VexRiscv/dataCache_1_/stageB_request_data [5]),
    .Q(\VexRiscv/_zz_132_ [5])
  );
  FDE   \VexRiscv/_zz_132__4  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_270_ ),
    .D(\VexRiscv/dataCache_1_/stageB_request_data [4]),
    .Q(\VexRiscv/_zz_132_ [4])
  );
  FDE   \VexRiscv/_zz_132__3  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_270_ ),
    .D(\VexRiscv/dataCache_1_/stageB_request_data [3]),
    .Q(\VexRiscv/_zz_132_ [3])
  );
  FDE   \VexRiscv/_zz_132__2  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_270_ ),
    .D(\VexRiscv/dataCache_1_/stageB_request_data [2]),
    .Q(\VexRiscv/_zz_132_ [2])
  );
  FDE   \VexRiscv/_zz_132__1  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_270_ ),
    .D(\VexRiscv/dataCache_1_/stageB_request_data [1]),
    .Q(\VexRiscv/_zz_132_ [1])
  );
  FDE   \VexRiscv/_zz_132__0  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_270_ ),
    .D(\VexRiscv/dataCache_1_/stageB_request_data [0]),
    .Q(\VexRiscv/_zz_132_ [0])
  );
  FDE   \VexRiscv/_zz_131__31  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_270_ ),
    .D(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [31]),
    .Q(\VexRiscv/_zz_131_ [31])
  );
  FDE   \VexRiscv/_zz_131__30  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_270_ ),
    .D(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [30]),
    .Q(\VexRiscv/_zz_131_ [30])
  );
  FDE   \VexRiscv/_zz_131__29  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_270_ ),
    .D(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [29]),
    .Q(\VexRiscv/_zz_131_ [29])
  );
  FDE   \VexRiscv/_zz_131__28  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_270_ ),
    .D(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [28]),
    .Q(\VexRiscv/_zz_131_ [28])
  );
  FDE   \VexRiscv/_zz_131__27  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_270_ ),
    .D(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [27]),
    .Q(\VexRiscv/_zz_131_ [27])
  );
  FDE   \VexRiscv/_zz_131__26  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_270_ ),
    .D(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [26]),
    .Q(\VexRiscv/_zz_131_ [26])
  );
  FDE   \VexRiscv/_zz_131__25  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_270_ ),
    .D(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [25]),
    .Q(\VexRiscv/_zz_131_ [25])
  );
  FDE   \VexRiscv/_zz_131__24  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_270_ ),
    .D(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [24]),
    .Q(\VexRiscv/_zz_131_ [24])
  );
  FDE   \VexRiscv/_zz_131__23  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_270_ ),
    .D(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [23]),
    .Q(\VexRiscv/_zz_131_ [23])
  );
  FDE   \VexRiscv/_zz_131__22  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_270_ ),
    .D(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [22]),
    .Q(\VexRiscv/_zz_131_ [22])
  );
  FDE   \VexRiscv/_zz_131__21  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_270_ ),
    .D(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [21]),
    .Q(\VexRiscv/_zz_131_ [21])
  );
  FDE   \VexRiscv/_zz_131__20  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_270_ ),
    .D(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [20]),
    .Q(\VexRiscv/_zz_131_ [20])
  );
  FDE   \VexRiscv/_zz_131__19  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_270_ ),
    .D(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [19]),
    .Q(\VexRiscv/_zz_131_ [19])
  );
  FDE   \VexRiscv/_zz_131__18  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_270_ ),
    .D(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [18]),
    .Q(\VexRiscv/_zz_131_ [18])
  );
  FDE   \VexRiscv/_zz_131__17  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_270_ ),
    .D(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [17]),
    .Q(\VexRiscv/_zz_131_ [17])
  );
  FDE   \VexRiscv/_zz_131__16  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_270_ ),
    .D(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [16]),
    .Q(\VexRiscv/_zz_131_ [16])
  );
  FDE   \VexRiscv/_zz_131__15  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_270_ ),
    .D(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [15]),
    .Q(\VexRiscv/_zz_131_ [15])
  );
  FDE   \VexRiscv/_zz_131__14  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_270_ ),
    .D(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [14]),
    .Q(\VexRiscv/_zz_131_ [14])
  );
  FDE   \VexRiscv/_zz_131__13  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_270_ ),
    .D(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [13]),
    .Q(\VexRiscv/_zz_131_ [13])
  );
  FDE   \VexRiscv/_zz_131__12  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_270_ ),
    .D(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [12]),
    .Q(\VexRiscv/_zz_131_ [12])
  );
  FDE   \VexRiscv/_zz_131__11  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_270_ ),
    .D(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [11]),
    .Q(\VexRiscv/_zz_131_ [11])
  );
  FDE   \VexRiscv/_zz_131__10  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_270_ ),
    .D(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [10]),
    .Q(\VexRiscv/_zz_131_ [10])
  );
  FDE   \VexRiscv/_zz_131__9  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_270_ ),
    .D(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [9]),
    .Q(\VexRiscv/_zz_131_ [9])
  );
  FDE   \VexRiscv/_zz_131__8  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_270_ ),
    .D(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [8]),
    .Q(\VexRiscv/_zz_131_ [8])
  );
  FDE   \VexRiscv/_zz_131__7  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_270_ ),
    .D(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [7]),
    .Q(\VexRiscv/_zz_131_ [7])
  );
  FDE   \VexRiscv/_zz_131__6  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_270_ ),
    .D(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [6]),
    .Q(\VexRiscv/_zz_131_ [6])
  );
  FDE   \VexRiscv/_zz_131__5  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_270_ ),
    .D(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [5]),
    .Q(\VexRiscv/_zz_131_ [5])
  );
  FDE   \VexRiscv/_zz_131__4  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_270_ ),
    .D(\VexRiscv/dataCache_1__io_mem_cmd_payload_address [4]),
    .Q(\VexRiscv/_zz_131_ [4])
  );
  FDE   \VexRiscv/_zz_131__3  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_270_ ),
    .D(\VexRiscv/dataCache_1__io_mem_cmd_payload_address [3]),
    .Q(\VexRiscv/_zz_131_ [3])
  );
  FDE   \VexRiscv/_zz_131__2  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_270_ ),
    .D(\VexRiscv/dataCache_1__io_mem_cmd_payload_address [2]),
    .Q(\VexRiscv/_zz_131_ [2])
  );
  FDE   \VexRiscv/_zz_130_  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_270_ ),
    .D(\VexRiscv/memory_to_writeBack_MEMORY_WR_7485 ),
    .Q(\VexRiscv/_zz_130__7402 )
  );
  FDE   \VexRiscv/execute_to_memory_MEMORY_ADDRESS_LOW_1  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/execute_SrcPlugin_addSub[1] ),
    .Q(\VexRiscv/execute_to_memory_MEMORY_ADDRESS_LOW [1])
  );
  FDE   \VexRiscv/execute_to_memory_MEMORY_ADDRESS_LOW_0  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/execute_SrcPlugin_addSub[0] ),
    .Q(\VexRiscv/execute_to_memory_MEMORY_ADDRESS_LOW [0])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_31  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [31]),
    .Q(\VexRiscv/decode_to_execute_RS2 [31])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_30  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [30]),
    .Q(\VexRiscv/decode_to_execute_RS2 [30])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_29  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [29]),
    .Q(\VexRiscv/decode_to_execute_RS2 [29])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_28  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [28]),
    .Q(\VexRiscv/decode_to_execute_RS2 [28])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_27  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [27]),
    .Q(\VexRiscv/decode_to_execute_RS2 [27])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_26  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [26]),
    .Q(\VexRiscv/decode_to_execute_RS2 [26])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_25  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [25]),
    .Q(\VexRiscv/decode_to_execute_RS2 [25])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_24  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [24]),
    .Q(\VexRiscv/decode_to_execute_RS2 [24])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_23  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [23]),
    .Q(\VexRiscv/decode_to_execute_RS2 [23])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_22  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [22]),
    .Q(\VexRiscv/decode_to_execute_RS2 [22])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_21  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [21]),
    .Q(\VexRiscv/decode_to_execute_RS2 [21])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_20  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [20]),
    .Q(\VexRiscv/decode_to_execute_RS2 [20])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_19  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [19]),
    .Q(\VexRiscv/decode_to_execute_RS2 [19])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_18  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [18]),
    .Q(\VexRiscv/decode_to_execute_RS2 [18])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_17  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [17]),
    .Q(\VexRiscv/decode_to_execute_RS2 [17])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_16  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [16]),
    .Q(\VexRiscv/decode_to_execute_RS2 [16])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_15  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [15]),
    .Q(\VexRiscv/decode_to_execute_RS2 [15])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_14  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [14]),
    .Q(\VexRiscv/decode_to_execute_RS2 [14])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_13  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [13]),
    .Q(\VexRiscv/decode_to_execute_RS2 [13])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_12  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [12]),
    .Q(\VexRiscv/decode_to_execute_RS2 [12])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_11  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [11]),
    .Q(\VexRiscv/decode_to_execute_RS2 [11])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_10  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [10]),
    .Q(\VexRiscv/decode_to_execute_RS2 [10])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_9  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [9]),
    .Q(\VexRiscv/decode_to_execute_RS2 [9])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_8  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [8]),
    .Q(\VexRiscv/decode_to_execute_RS2 [8])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_7  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [7]),
    .Q(\VexRiscv/decode_to_execute_RS2 [7])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_6  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [6]),
    .Q(\VexRiscv/decode_to_execute_RS2 [6])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_5  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [5]),
    .Q(\VexRiscv/decode_to_execute_RS2 [5])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_4  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [4]),
    .Q(\VexRiscv/decode_to_execute_RS2 [4])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_3  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [3]),
    .Q(\VexRiscv/decode_to_execute_RS2 [3])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_2  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [2]),
    .Q(\VexRiscv/decode_to_execute_RS2 [2])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_1  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [1]),
    .Q(\VexRiscv/decode_to_execute_RS2 [1])
  );
  FDE   \VexRiscv/decode_to_execute_RS2_0  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/decode_RS2 [0]),
    .Q(\VexRiscv/decode_to_execute_RS2 [0])
  );
  FDE   \VexRiscv/_zz_175__31  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_172_ ),
    .D(\VexRiscv/_zz_89_ [31]),
    .Q(\VexRiscv/_zz_175_ [31])
  );
  FDE   \VexRiscv/_zz_175__30  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_172_ ),
    .D(\VexRiscv/_zz_89_ [30]),
    .Q(\VexRiscv/_zz_175_ [30])
  );
  FDE   \VexRiscv/_zz_175__29  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_172_ ),
    .D(\VexRiscv/_zz_89_ [29]),
    .Q(\VexRiscv/_zz_175_ [29])
  );
  FDE   \VexRiscv/_zz_175__28  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_172_ ),
    .D(\VexRiscv/_zz_89_ [28]),
    .Q(\VexRiscv/_zz_175_ [28])
  );
  FDE   \VexRiscv/_zz_175__27  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_172_ ),
    .D(\VexRiscv/_zz_89_ [27]),
    .Q(\VexRiscv/_zz_175_ [27])
  );
  FDE   \VexRiscv/_zz_175__26  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_172_ ),
    .D(\VexRiscv/_zz_89_ [26]),
    .Q(\VexRiscv/_zz_175_ [26])
  );
  FDE   \VexRiscv/_zz_175__25  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_172_ ),
    .D(\VexRiscv/_zz_89_ [25]),
    .Q(\VexRiscv/_zz_175_ [25])
  );
  FDE   \VexRiscv/_zz_175__24  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_172_ ),
    .D(\VexRiscv/_zz_89_ [24]),
    .Q(\VexRiscv/_zz_175_ [24])
  );
  FDE   \VexRiscv/_zz_175__23  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_172_ ),
    .D(\VexRiscv/_zz_89_ [23]),
    .Q(\VexRiscv/_zz_175_ [23])
  );
  FDE   \VexRiscv/_zz_175__22  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_172_ ),
    .D(\VexRiscv/_zz_89_ [22]),
    .Q(\VexRiscv/_zz_175_ [22])
  );
  FDE   \VexRiscv/_zz_175__21  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_172_ ),
    .D(\VexRiscv/_zz_89_ [21]),
    .Q(\VexRiscv/_zz_175_ [21])
  );
  FDE   \VexRiscv/_zz_175__20  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_172_ ),
    .D(\VexRiscv/_zz_89_ [20]),
    .Q(\VexRiscv/_zz_175_ [20])
  );
  FDE   \VexRiscv/_zz_175__19  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_172_ ),
    .D(\VexRiscv/_zz_89_ [19]),
    .Q(\VexRiscv/_zz_175_ [19])
  );
  FDE   \VexRiscv/_zz_175__18  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_172_ ),
    .D(\VexRiscv/_zz_89_ [18]),
    .Q(\VexRiscv/_zz_175_ [18])
  );
  FDE   \VexRiscv/_zz_175__17  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_172_ ),
    .D(\VexRiscv/_zz_89_ [17]),
    .Q(\VexRiscv/_zz_175_ [17])
  );
  FDE   \VexRiscv/_zz_175__16  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_172_ ),
    .D(\VexRiscv/_zz_89_ [16]),
    .Q(\VexRiscv/_zz_175_ [16])
  );
  FDE   \VexRiscv/_zz_175__15  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_172_ ),
    .D(\VexRiscv/_zz_89_ [15]),
    .Q(\VexRiscv/_zz_175_ [15])
  );
  FDE   \VexRiscv/_zz_175__14  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_172_ ),
    .D(\VexRiscv/_zz_89_ [14]),
    .Q(\VexRiscv/_zz_175_ [14])
  );
  FDE   \VexRiscv/_zz_175__13  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_172_ ),
    .D(\VexRiscv/_zz_89_ [13]),
    .Q(\VexRiscv/_zz_175_ [13])
  );
  FDE   \VexRiscv/_zz_175__12  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_172_ ),
    .D(\VexRiscv/_zz_89_ [12]),
    .Q(\VexRiscv/_zz_175_ [12])
  );
  FDE   \VexRiscv/_zz_175__11  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_172_ ),
    .D(\VexRiscv/_zz_89_ [11]),
    .Q(\VexRiscv/_zz_175_ [11])
  );
  FDE   \VexRiscv/_zz_175__10  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_172_ ),
    .D(\VexRiscv/_zz_89_ [10]),
    .Q(\VexRiscv/_zz_175_ [10])
  );
  FDE   \VexRiscv/_zz_175__9  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_172_ ),
    .D(\VexRiscv/_zz_89_ [9]),
    .Q(\VexRiscv/_zz_175_ [9])
  );
  FDE   \VexRiscv/_zz_175__8  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_172_ ),
    .D(\VexRiscv/_zz_89_ [8]),
    .Q(\VexRiscv/_zz_175_ [8])
  );
  FDE   \VexRiscv/_zz_175__7  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_172_ ),
    .D(\VexRiscv/_zz_89_ [7]),
    .Q(\VexRiscv/_zz_175_ [7])
  );
  FDE   \VexRiscv/_zz_175__6  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_172_ ),
    .D(\VexRiscv/_zz_89_ [6]),
    .Q(\VexRiscv/_zz_175_ [6])
  );
  FDE   \VexRiscv/_zz_175__5  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_172_ ),
    .D(\VexRiscv/_zz_89_ [5]),
    .Q(\VexRiscv/_zz_175_ [5])
  );
  FDE   \VexRiscv/_zz_175__4  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_172_ ),
    .D(\VexRiscv/_zz_89_ [4]),
    .Q(\VexRiscv/_zz_175_ [4])
  );
  FDE   \VexRiscv/_zz_175__3  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_172_ ),
    .D(\VexRiscv/_zz_89_ [3]),
    .Q(\VexRiscv/_zz_175_ [3])
  );
  FDE   \VexRiscv/_zz_175__2  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_172_ ),
    .D(\VexRiscv/_zz_89_ [2]),
    .Q(\VexRiscv/_zz_175_ [2])
  );
  FDE   \VexRiscv/_zz_175__1  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_172_ ),
    .D(\VexRiscv/_zz_89_ [1]),
    .Q(\VexRiscv/_zz_175_ [1])
  );
  FDE   \VexRiscv/_zz_175__0  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_172_ ),
    .D(\VexRiscv/_zz_89_ [0]),
    .Q(\VexRiscv/_zz_175_ [0])
  );
  FDRE   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_31  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_43_ [31]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [31])
  );
  FDRE   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_30  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_43_ [30]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [30])
  );
  FDRE   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_29  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_43_ [29]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [29])
  );
  FDRE   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_28  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_43_ [28]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [28])
  );
  FDRE   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_27  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_43_ [27]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [27])
  );
  FDRE   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_26  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_43_ [26]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [26])
  );
  FDRE   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_25  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_43_ [25]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [25])
  );
  FDRE   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_24  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_43_ [24]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [24])
  );
  FDRE   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_23  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_43_ [23]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [23])
  );
  FDRE   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_22  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_43_ [22]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [22])
  );
  FDRE   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_21  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_43_ [21]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [21])
  );
  FDRE   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_20  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_43_ [20]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [20])
  );
  FDRE   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_19  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_43_ [19]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [19])
  );
  FDRE   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_18  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_43_ [18]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [18])
  );
  FDRE   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_17  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_43_ [17]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [17])
  );
  FDRE   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_16  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_43_ [16]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [16])
  );
  FDRE   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_15  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_43_ [15]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [15])
  );
  FDRE   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_14  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_43_ [14]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [14])
  );
  FDRE   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_13  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_43_ [13]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [13])
  );
  FDRE   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_12  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_43_ [12]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [12])
  );
  FDRE   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_11  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_43_ [11]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [11])
  );
  FDRE   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_10  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_43_ [10]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [10])
  );
  FDRE   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_9  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_43_ [9]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [9])
  );
  FDRE   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_8  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_43_ [8]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [8])
  );
  FDRE   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_7  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_43_ [7]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [7])
  );
  FDRE   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_6  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_43_ [6]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [6])
  );
  FDRE   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_5  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_43_ [5]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [5])
  );
  FDRE   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_4  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_43_ [4]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [4])
  );
  FDRE   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_3  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_43_ [3]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [3])
  );
  FDRE   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_2  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_43_ [2]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [2])
  );
  FDRE   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_1  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_43_ [1]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [1])
  );
  FDRE   \VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA_0  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_43_ [0]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [0])
  );
  FDE   \VexRiscv/memory_DivPlugin_div_result_31  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5461_inv ),
    .D(\VexRiscv/_zz_356_ [31]),
    .Q(\VexRiscv/memory_DivPlugin_div_result [31])
  );
  FDE   \VexRiscv/memory_DivPlugin_div_result_30  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5461_inv ),
    .D(\VexRiscv/_zz_356_ [30]),
    .Q(\VexRiscv/memory_DivPlugin_div_result [30])
  );
  FDE   \VexRiscv/memory_DivPlugin_div_result_29  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5461_inv ),
    .D(\VexRiscv/_zz_356_ [29]),
    .Q(\VexRiscv/memory_DivPlugin_div_result [29])
  );
  FDE   \VexRiscv/memory_DivPlugin_div_result_28  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5461_inv ),
    .D(\VexRiscv/_zz_356_ [28]),
    .Q(\VexRiscv/memory_DivPlugin_div_result [28])
  );
  FDE   \VexRiscv/memory_DivPlugin_div_result_27  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5461_inv ),
    .D(\VexRiscv/_zz_356_ [27]),
    .Q(\VexRiscv/memory_DivPlugin_div_result [27])
  );
  FDE   \VexRiscv/memory_DivPlugin_div_result_26  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5461_inv ),
    .D(\VexRiscv/_zz_356_ [26]),
    .Q(\VexRiscv/memory_DivPlugin_div_result [26])
  );
  FDE   \VexRiscv/memory_DivPlugin_div_result_25  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5461_inv ),
    .D(\VexRiscv/_zz_356_ [25]),
    .Q(\VexRiscv/memory_DivPlugin_div_result [25])
  );
  FDE   \VexRiscv/memory_DivPlugin_div_result_24  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5461_inv ),
    .D(\VexRiscv/_zz_356_ [24]),
    .Q(\VexRiscv/memory_DivPlugin_div_result [24])
  );
  FDE   \VexRiscv/memory_DivPlugin_div_result_23  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5461_inv ),
    .D(\VexRiscv/_zz_356_ [23]),
    .Q(\VexRiscv/memory_DivPlugin_div_result [23])
  );
  FDE   \VexRiscv/memory_DivPlugin_div_result_22  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5461_inv ),
    .D(\VexRiscv/_zz_356_ [22]),
    .Q(\VexRiscv/memory_DivPlugin_div_result [22])
  );
  FDE   \VexRiscv/memory_DivPlugin_div_result_21  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5461_inv ),
    .D(\VexRiscv/_zz_356_ [21]),
    .Q(\VexRiscv/memory_DivPlugin_div_result [21])
  );
  FDE   \VexRiscv/memory_DivPlugin_div_result_20  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5461_inv ),
    .D(\VexRiscv/_zz_356_ [20]),
    .Q(\VexRiscv/memory_DivPlugin_div_result [20])
  );
  FDE   \VexRiscv/memory_DivPlugin_div_result_19  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5461_inv ),
    .D(\VexRiscv/_zz_356_ [19]),
    .Q(\VexRiscv/memory_DivPlugin_div_result [19])
  );
  FDE   \VexRiscv/memory_DivPlugin_div_result_18  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5461_inv ),
    .D(\VexRiscv/_zz_356_ [18]),
    .Q(\VexRiscv/memory_DivPlugin_div_result [18])
  );
  FDE   \VexRiscv/memory_DivPlugin_div_result_17  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5461_inv ),
    .D(\VexRiscv/_zz_356_ [17]),
    .Q(\VexRiscv/memory_DivPlugin_div_result [17])
  );
  FDE   \VexRiscv/memory_DivPlugin_div_result_16  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5461_inv ),
    .D(\VexRiscv/_zz_356_ [16]),
    .Q(\VexRiscv/memory_DivPlugin_div_result [16])
  );
  FDE   \VexRiscv/memory_DivPlugin_div_result_15  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5461_inv ),
    .D(\VexRiscv/_zz_356_ [15]),
    .Q(\VexRiscv/memory_DivPlugin_div_result [15])
  );
  FDE   \VexRiscv/memory_DivPlugin_div_result_14  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5461_inv ),
    .D(\VexRiscv/_zz_356_ [14]),
    .Q(\VexRiscv/memory_DivPlugin_div_result [14])
  );
  FDE   \VexRiscv/memory_DivPlugin_div_result_13  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5461_inv ),
    .D(\VexRiscv/_zz_356_ [13]),
    .Q(\VexRiscv/memory_DivPlugin_div_result [13])
  );
  FDE   \VexRiscv/memory_DivPlugin_div_result_12  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5461_inv ),
    .D(\VexRiscv/_zz_356_ [12]),
    .Q(\VexRiscv/memory_DivPlugin_div_result [12])
  );
  FDE   \VexRiscv/memory_DivPlugin_div_result_11  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5461_inv ),
    .D(\VexRiscv/_zz_356_ [11]),
    .Q(\VexRiscv/memory_DivPlugin_div_result [11])
  );
  FDE   \VexRiscv/memory_DivPlugin_div_result_10  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5461_inv ),
    .D(\VexRiscv/_zz_356_ [10]),
    .Q(\VexRiscv/memory_DivPlugin_div_result [10])
  );
  FDE   \VexRiscv/memory_DivPlugin_div_result_9  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5461_inv ),
    .D(\VexRiscv/_zz_356_ [9]),
    .Q(\VexRiscv/memory_DivPlugin_div_result [9])
  );
  FDE   \VexRiscv/memory_DivPlugin_div_result_8  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5461_inv ),
    .D(\VexRiscv/_zz_356_ [8]),
    .Q(\VexRiscv/memory_DivPlugin_div_result [8])
  );
  FDE   \VexRiscv/memory_DivPlugin_div_result_7  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5461_inv ),
    .D(\VexRiscv/_zz_356_ [7]),
    .Q(\VexRiscv/memory_DivPlugin_div_result [7])
  );
  FDE   \VexRiscv/memory_DivPlugin_div_result_6  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5461_inv ),
    .D(\VexRiscv/_zz_356_ [6]),
    .Q(\VexRiscv/memory_DivPlugin_div_result [6])
  );
  FDE   \VexRiscv/memory_DivPlugin_div_result_5  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5461_inv ),
    .D(\VexRiscv/_zz_356_ [5]),
    .Q(\VexRiscv/memory_DivPlugin_div_result [5])
  );
  FDE   \VexRiscv/memory_DivPlugin_div_result_4  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5461_inv ),
    .D(\VexRiscv/_zz_356_ [4]),
    .Q(\VexRiscv/memory_DivPlugin_div_result [4])
  );
  FDE   \VexRiscv/memory_DivPlugin_div_result_3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5461_inv ),
    .D(\VexRiscv/_zz_356_ [3]),
    .Q(\VexRiscv/memory_DivPlugin_div_result [3])
  );
  FDE   \VexRiscv/memory_DivPlugin_div_result_2  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5461_inv ),
    .D(\VexRiscv/_zz_356_ [2]),
    .Q(\VexRiscv/memory_DivPlugin_div_result [2])
  );
  FDE   \VexRiscv/memory_DivPlugin_div_result_1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5461_inv ),
    .D(\VexRiscv/_zz_356_ [1]),
    .Q(\VexRiscv/memory_DivPlugin_div_result [1])
  );
  FDE   \VexRiscv/memory_DivPlugin_div_result_0  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5461_inv ),
    .D(\VexRiscv/_zz_356_ [0]),
    .Q(\VexRiscv/memory_DivPlugin_div_result [0])
  );
  FDRE   \VexRiscv/memory_DivPlugin_accumulator_31  (
    .C(sys_clk),
    .CE(\VexRiscv/memory_arbitration_haltItself ),
    .D(\VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<31> ),
    .R(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .Q(\VexRiscv/memory_DivPlugin_accumulator [31])
  );
  FDRE   \VexRiscv/memory_DivPlugin_accumulator_30  (
    .C(sys_clk),
    .CE(\VexRiscv/memory_arbitration_haltItself ),
    .D(\VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<30> ),
    .R(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .Q(\VexRiscv/memory_DivPlugin_accumulator [30])
  );
  FDRE   \VexRiscv/memory_DivPlugin_accumulator_29  (
    .C(sys_clk),
    .CE(\VexRiscv/memory_arbitration_haltItself ),
    .D(\VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<29> ),
    .R(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .Q(\VexRiscv/memory_DivPlugin_accumulator [29])
  );
  FDRE   \VexRiscv/memory_DivPlugin_accumulator_28  (
    .C(sys_clk),
    .CE(\VexRiscv/memory_arbitration_haltItself ),
    .D(\VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<28> ),
    .R(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .Q(\VexRiscv/memory_DivPlugin_accumulator [28])
  );
  FDRE   \VexRiscv/memory_DivPlugin_accumulator_27  (
    .C(sys_clk),
    .CE(\VexRiscv/memory_arbitration_haltItself ),
    .D(\VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<27> ),
    .R(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .Q(\VexRiscv/memory_DivPlugin_accumulator [27])
  );
  FDRE   \VexRiscv/memory_DivPlugin_accumulator_26  (
    .C(sys_clk),
    .CE(\VexRiscv/memory_arbitration_haltItself ),
    .D(\VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<26> ),
    .R(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .Q(\VexRiscv/memory_DivPlugin_accumulator [26])
  );
  FDRE   \VexRiscv/memory_DivPlugin_accumulator_25  (
    .C(sys_clk),
    .CE(\VexRiscv/memory_arbitration_haltItself ),
    .D(\VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<25> ),
    .R(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .Q(\VexRiscv/memory_DivPlugin_accumulator [25])
  );
  FDRE   \VexRiscv/memory_DivPlugin_accumulator_24  (
    .C(sys_clk),
    .CE(\VexRiscv/memory_arbitration_haltItself ),
    .D(\VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<24> ),
    .R(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .Q(\VexRiscv/memory_DivPlugin_accumulator [24])
  );
  FDRE   \VexRiscv/memory_DivPlugin_accumulator_23  (
    .C(sys_clk),
    .CE(\VexRiscv/memory_arbitration_haltItself ),
    .D(\VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<23> ),
    .R(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .Q(\VexRiscv/memory_DivPlugin_accumulator [23])
  );
  FDRE   \VexRiscv/memory_DivPlugin_accumulator_22  (
    .C(sys_clk),
    .CE(\VexRiscv/memory_arbitration_haltItself ),
    .D(\VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<22> ),
    .R(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .Q(\VexRiscv/memory_DivPlugin_accumulator [22])
  );
  FDRE   \VexRiscv/memory_DivPlugin_accumulator_21  (
    .C(sys_clk),
    .CE(\VexRiscv/memory_arbitration_haltItself ),
    .D(\VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<21> ),
    .R(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .Q(\VexRiscv/memory_DivPlugin_accumulator [21])
  );
  FDRE   \VexRiscv/memory_DivPlugin_accumulator_20  (
    .C(sys_clk),
    .CE(\VexRiscv/memory_arbitration_haltItself ),
    .D(\VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<20> ),
    .R(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .Q(\VexRiscv/memory_DivPlugin_accumulator [20])
  );
  FDRE   \VexRiscv/memory_DivPlugin_accumulator_19  (
    .C(sys_clk),
    .CE(\VexRiscv/memory_arbitration_haltItself ),
    .D(\VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<19> ),
    .R(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .Q(\VexRiscv/memory_DivPlugin_accumulator [19])
  );
  FDRE   \VexRiscv/memory_DivPlugin_accumulator_18  (
    .C(sys_clk),
    .CE(\VexRiscv/memory_arbitration_haltItself ),
    .D(\VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<18> ),
    .R(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .Q(\VexRiscv/memory_DivPlugin_accumulator [18])
  );
  FDRE   \VexRiscv/memory_DivPlugin_accumulator_17  (
    .C(sys_clk),
    .CE(\VexRiscv/memory_arbitration_haltItself ),
    .D(\VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<17> ),
    .R(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .Q(\VexRiscv/memory_DivPlugin_accumulator [17])
  );
  FDRE   \VexRiscv/memory_DivPlugin_accumulator_16  (
    .C(sys_clk),
    .CE(\VexRiscv/memory_arbitration_haltItself ),
    .D(\VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<16> ),
    .R(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .Q(\VexRiscv/memory_DivPlugin_accumulator [16])
  );
  FDRE   \VexRiscv/memory_DivPlugin_accumulator_15  (
    .C(sys_clk),
    .CE(\VexRiscv/memory_arbitration_haltItself ),
    .D(\VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<15> ),
    .R(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .Q(\VexRiscv/memory_DivPlugin_accumulator [15])
  );
  FDRE   \VexRiscv/memory_DivPlugin_accumulator_14  (
    .C(sys_clk),
    .CE(\VexRiscv/memory_arbitration_haltItself ),
    .D(\VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<14> ),
    .R(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .Q(\VexRiscv/memory_DivPlugin_accumulator [14])
  );
  FDRE   \VexRiscv/memory_DivPlugin_accumulator_13  (
    .C(sys_clk),
    .CE(\VexRiscv/memory_arbitration_haltItself ),
    .D(\VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<13> ),
    .R(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .Q(\VexRiscv/memory_DivPlugin_accumulator [13])
  );
  FDRE   \VexRiscv/memory_DivPlugin_accumulator_12  (
    .C(sys_clk),
    .CE(\VexRiscv/memory_arbitration_haltItself ),
    .D(\VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<12> ),
    .R(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .Q(\VexRiscv/memory_DivPlugin_accumulator [12])
  );
  FDRE   \VexRiscv/memory_DivPlugin_accumulator_11  (
    .C(sys_clk),
    .CE(\VexRiscv/memory_arbitration_haltItself ),
    .D(\VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<11> ),
    .R(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .Q(\VexRiscv/memory_DivPlugin_accumulator [11])
  );
  FDRE   \VexRiscv/memory_DivPlugin_accumulator_10  (
    .C(sys_clk),
    .CE(\VexRiscv/memory_arbitration_haltItself ),
    .D(\VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<10> ),
    .R(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .Q(\VexRiscv/memory_DivPlugin_accumulator [10])
  );
  FDRE   \VexRiscv/memory_DivPlugin_accumulator_9  (
    .C(sys_clk),
    .CE(\VexRiscv/memory_arbitration_haltItself ),
    .D(\VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<9> ),
    .R(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .Q(\VexRiscv/memory_DivPlugin_accumulator [9])
  );
  FDRE   \VexRiscv/memory_DivPlugin_accumulator_8  (
    .C(sys_clk),
    .CE(\VexRiscv/memory_arbitration_haltItself ),
    .D(\VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<8> ),
    .R(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .Q(\VexRiscv/memory_DivPlugin_accumulator [8])
  );
  FDRE   \VexRiscv/memory_DivPlugin_accumulator_7  (
    .C(sys_clk),
    .CE(\VexRiscv/memory_arbitration_haltItself ),
    .D(\VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<7> ),
    .R(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .Q(\VexRiscv/memory_DivPlugin_accumulator [7])
  );
  FDRE   \VexRiscv/memory_DivPlugin_accumulator_6  (
    .C(sys_clk),
    .CE(\VexRiscv/memory_arbitration_haltItself ),
    .D(\VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<6> ),
    .R(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .Q(\VexRiscv/memory_DivPlugin_accumulator [6])
  );
  FDRE   \VexRiscv/memory_DivPlugin_accumulator_5  (
    .C(sys_clk),
    .CE(\VexRiscv/memory_arbitration_haltItself ),
    .D(\VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<5> ),
    .R(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .Q(\VexRiscv/memory_DivPlugin_accumulator [5])
  );
  FDRE   \VexRiscv/memory_DivPlugin_accumulator_4  (
    .C(sys_clk),
    .CE(\VexRiscv/memory_arbitration_haltItself ),
    .D(\VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<4> ),
    .R(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .Q(\VexRiscv/memory_DivPlugin_accumulator [4])
  );
  FDRE   \VexRiscv/memory_DivPlugin_accumulator_3  (
    .C(sys_clk),
    .CE(\VexRiscv/memory_arbitration_haltItself ),
    .D(\VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<3> ),
    .R(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .Q(\VexRiscv/memory_DivPlugin_accumulator [3])
  );
  FDRE   \VexRiscv/memory_DivPlugin_accumulator_2  (
    .C(sys_clk),
    .CE(\VexRiscv/memory_arbitration_haltItself ),
    .D(\VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<2> ),
    .R(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .Q(\VexRiscv/memory_DivPlugin_accumulator [2])
  );
  FDRE   \VexRiscv/memory_DivPlugin_accumulator_1  (
    .C(sys_clk),
    .CE(\VexRiscv/memory_arbitration_haltItself ),
    .D(\VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<1> ),
    .R(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .Q(\VexRiscv/memory_DivPlugin_accumulator [1])
  );
  FDRE   \VexRiscv/memory_DivPlugin_accumulator_0  (
    .C(sys_clk),
    .CE(\VexRiscv/memory_arbitration_haltItself ),
    .D(\VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<0> ),
    .R(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .Q(\VexRiscv/memory_DivPlugin_accumulator [0])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_31  (
    .C(sys_clk),
    .CE(\VexRiscv/writeBack_arbitration_isStuck_CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack_AND_1380_o ),
    .D(\VexRiscv/execute_to_memory_PC [31]),
    .Q(\VexRiscv/memory_to_writeBack_PC [31])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_30  (
    .C(sys_clk),
    .CE(\VexRiscv/writeBack_arbitration_isStuck_CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack_AND_1380_o ),
    .D(\VexRiscv/execute_to_memory_PC [30]),
    .Q(\VexRiscv/memory_to_writeBack_PC [30])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_29  (
    .C(sys_clk),
    .CE(\VexRiscv/writeBack_arbitration_isStuck_CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack_AND_1380_o ),
    .D(\VexRiscv/execute_to_memory_PC [29]),
    .Q(\VexRiscv/memory_to_writeBack_PC [29])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_28  (
    .C(sys_clk),
    .CE(\VexRiscv/writeBack_arbitration_isStuck_CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack_AND_1380_o ),
    .D(\VexRiscv/execute_to_memory_PC [28]),
    .Q(\VexRiscv/memory_to_writeBack_PC [28])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_27  (
    .C(sys_clk),
    .CE(\VexRiscv/writeBack_arbitration_isStuck_CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack_AND_1380_o ),
    .D(\VexRiscv/execute_to_memory_PC [27]),
    .Q(\VexRiscv/memory_to_writeBack_PC [27])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_26  (
    .C(sys_clk),
    .CE(\VexRiscv/writeBack_arbitration_isStuck_CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack_AND_1380_o ),
    .D(\VexRiscv/execute_to_memory_PC [26]),
    .Q(\VexRiscv/memory_to_writeBack_PC [26])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_25  (
    .C(sys_clk),
    .CE(\VexRiscv/writeBack_arbitration_isStuck_CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack_AND_1380_o ),
    .D(\VexRiscv/execute_to_memory_PC [25]),
    .Q(\VexRiscv/memory_to_writeBack_PC [25])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_24  (
    .C(sys_clk),
    .CE(\VexRiscv/writeBack_arbitration_isStuck_CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack_AND_1380_o ),
    .D(\VexRiscv/execute_to_memory_PC [24]),
    .Q(\VexRiscv/memory_to_writeBack_PC [24])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_23  (
    .C(sys_clk),
    .CE(\VexRiscv/writeBack_arbitration_isStuck_CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack_AND_1380_o ),
    .D(\VexRiscv/execute_to_memory_PC [23]),
    .Q(\VexRiscv/memory_to_writeBack_PC [23])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_22  (
    .C(sys_clk),
    .CE(\VexRiscv/writeBack_arbitration_isStuck_CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack_AND_1380_o ),
    .D(\VexRiscv/execute_to_memory_PC [22]),
    .Q(\VexRiscv/memory_to_writeBack_PC [22])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_21  (
    .C(sys_clk),
    .CE(\VexRiscv/writeBack_arbitration_isStuck_CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack_AND_1380_o ),
    .D(\VexRiscv/execute_to_memory_PC [21]),
    .Q(\VexRiscv/memory_to_writeBack_PC [21])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_20  (
    .C(sys_clk),
    .CE(\VexRiscv/writeBack_arbitration_isStuck_CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack_AND_1380_o ),
    .D(\VexRiscv/execute_to_memory_PC [20]),
    .Q(\VexRiscv/memory_to_writeBack_PC [20])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_19  (
    .C(sys_clk),
    .CE(\VexRiscv/writeBack_arbitration_isStuck_CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack_AND_1380_o ),
    .D(\VexRiscv/execute_to_memory_PC [19]),
    .Q(\VexRiscv/memory_to_writeBack_PC [19])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_18  (
    .C(sys_clk),
    .CE(\VexRiscv/writeBack_arbitration_isStuck_CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack_AND_1380_o ),
    .D(\VexRiscv/execute_to_memory_PC [18]),
    .Q(\VexRiscv/memory_to_writeBack_PC [18])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_17  (
    .C(sys_clk),
    .CE(\VexRiscv/writeBack_arbitration_isStuck_CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack_AND_1380_o ),
    .D(\VexRiscv/execute_to_memory_PC [17]),
    .Q(\VexRiscv/memory_to_writeBack_PC [17])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_16  (
    .C(sys_clk),
    .CE(\VexRiscv/writeBack_arbitration_isStuck_CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack_AND_1380_o ),
    .D(\VexRiscv/execute_to_memory_PC [16]),
    .Q(\VexRiscv/memory_to_writeBack_PC [16])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_15  (
    .C(sys_clk),
    .CE(\VexRiscv/writeBack_arbitration_isStuck_CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack_AND_1380_o ),
    .D(\VexRiscv/execute_to_memory_PC [15]),
    .Q(\VexRiscv/memory_to_writeBack_PC [15])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_14  (
    .C(sys_clk),
    .CE(\VexRiscv/writeBack_arbitration_isStuck_CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack_AND_1380_o ),
    .D(\VexRiscv/execute_to_memory_PC [14]),
    .Q(\VexRiscv/memory_to_writeBack_PC [14])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_13  (
    .C(sys_clk),
    .CE(\VexRiscv/writeBack_arbitration_isStuck_CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack_AND_1380_o ),
    .D(\VexRiscv/execute_to_memory_PC [13]),
    .Q(\VexRiscv/memory_to_writeBack_PC [13])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_12  (
    .C(sys_clk),
    .CE(\VexRiscv/writeBack_arbitration_isStuck_CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack_AND_1380_o ),
    .D(\VexRiscv/execute_to_memory_PC [12]),
    .Q(\VexRiscv/memory_to_writeBack_PC [12])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_11  (
    .C(sys_clk),
    .CE(\VexRiscv/writeBack_arbitration_isStuck_CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack_AND_1380_o ),
    .D(\VexRiscv/execute_to_memory_PC [11]),
    .Q(\VexRiscv/memory_to_writeBack_PC [11])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_10  (
    .C(sys_clk),
    .CE(\VexRiscv/writeBack_arbitration_isStuck_CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack_AND_1380_o ),
    .D(\VexRiscv/execute_to_memory_PC [10]),
    .Q(\VexRiscv/memory_to_writeBack_PC [10])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_9  (
    .C(sys_clk),
    .CE(\VexRiscv/writeBack_arbitration_isStuck_CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack_AND_1380_o ),
    .D(\VexRiscv/execute_to_memory_PC [9]),
    .Q(\VexRiscv/memory_to_writeBack_PC [9])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_8  (
    .C(sys_clk),
    .CE(\VexRiscv/writeBack_arbitration_isStuck_CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack_AND_1380_o ),
    .D(\VexRiscv/execute_to_memory_PC [8]),
    .Q(\VexRiscv/memory_to_writeBack_PC [8])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_7  (
    .C(sys_clk),
    .CE(\VexRiscv/writeBack_arbitration_isStuck_CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack_AND_1380_o ),
    .D(\VexRiscv/execute_to_memory_PC [7]),
    .Q(\VexRiscv/memory_to_writeBack_PC [7])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_6  (
    .C(sys_clk),
    .CE(\VexRiscv/writeBack_arbitration_isStuck_CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack_AND_1380_o ),
    .D(\VexRiscv/execute_to_memory_PC [6]),
    .Q(\VexRiscv/memory_to_writeBack_PC [6])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_5  (
    .C(sys_clk),
    .CE(\VexRiscv/writeBack_arbitration_isStuck_CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack_AND_1380_o ),
    .D(\VexRiscv/execute_to_memory_PC [5]),
    .Q(\VexRiscv/memory_to_writeBack_PC [5])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_4  (
    .C(sys_clk),
    .CE(\VexRiscv/writeBack_arbitration_isStuck_CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack_AND_1380_o ),
    .D(\VexRiscv/execute_to_memory_PC [4]),
    .Q(\VexRiscv/memory_to_writeBack_PC [4])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_3  (
    .C(sys_clk),
    .CE(\VexRiscv/writeBack_arbitration_isStuck_CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack_AND_1380_o ),
    .D(\VexRiscv/execute_to_memory_PC [3]),
    .Q(\VexRiscv/memory_to_writeBack_PC [3])
  );
  FDE   \VexRiscv/memory_to_writeBack_PC_2  (
    .C(sys_clk),
    .CE(\VexRiscv/writeBack_arbitration_isStuck_CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack_AND_1380_o ),
    .D(\VexRiscv/execute_to_memory_PC [2]),
    .Q(\VexRiscv/memory_to_writeBack_PC [2])
  );
  FDE   \VexRiscv/execute_to_memory_PC_31  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_PC [31]),
    .Q(\VexRiscv/execute_to_memory_PC [31])
  );
  FDE   \VexRiscv/execute_to_memory_PC_30  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_PC [30]),
    .Q(\VexRiscv/execute_to_memory_PC [30])
  );
  FDE   \VexRiscv/execute_to_memory_PC_29  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_PC [29]),
    .Q(\VexRiscv/execute_to_memory_PC [29])
  );
  FDE   \VexRiscv/execute_to_memory_PC_28  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_PC [28]),
    .Q(\VexRiscv/execute_to_memory_PC [28])
  );
  FDE   \VexRiscv/execute_to_memory_PC_27  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_PC [27]),
    .Q(\VexRiscv/execute_to_memory_PC [27])
  );
  FDE   \VexRiscv/execute_to_memory_PC_26  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_PC [26]),
    .Q(\VexRiscv/execute_to_memory_PC [26])
  );
  FDE   \VexRiscv/execute_to_memory_PC_25  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_PC [25]),
    .Q(\VexRiscv/execute_to_memory_PC [25])
  );
  FDE   \VexRiscv/execute_to_memory_PC_24  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_PC [24]),
    .Q(\VexRiscv/execute_to_memory_PC [24])
  );
  FDE   \VexRiscv/execute_to_memory_PC_23  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_PC [23]),
    .Q(\VexRiscv/execute_to_memory_PC [23])
  );
  FDE   \VexRiscv/execute_to_memory_PC_22  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_PC [22]),
    .Q(\VexRiscv/execute_to_memory_PC [22])
  );
  FDE   \VexRiscv/execute_to_memory_PC_21  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_PC [21]),
    .Q(\VexRiscv/execute_to_memory_PC [21])
  );
  FDE   \VexRiscv/execute_to_memory_PC_20  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_PC [20]),
    .Q(\VexRiscv/execute_to_memory_PC [20])
  );
  FDE   \VexRiscv/execute_to_memory_PC_19  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_PC [19]),
    .Q(\VexRiscv/execute_to_memory_PC [19])
  );
  FDE   \VexRiscv/execute_to_memory_PC_18  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_PC [18]),
    .Q(\VexRiscv/execute_to_memory_PC [18])
  );
  FDE   \VexRiscv/execute_to_memory_PC_17  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_PC [17]),
    .Q(\VexRiscv/execute_to_memory_PC [17])
  );
  FDE   \VexRiscv/execute_to_memory_PC_16  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_PC [16]),
    .Q(\VexRiscv/execute_to_memory_PC [16])
  );
  FDE   \VexRiscv/execute_to_memory_PC_15  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_PC [15]),
    .Q(\VexRiscv/execute_to_memory_PC [15])
  );
  FDE   \VexRiscv/execute_to_memory_PC_14  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_PC [14]),
    .Q(\VexRiscv/execute_to_memory_PC [14])
  );
  FDE   \VexRiscv/execute_to_memory_PC_13  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_PC [13]),
    .Q(\VexRiscv/execute_to_memory_PC [13])
  );
  FDE   \VexRiscv/execute_to_memory_PC_12  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_PC [12]),
    .Q(\VexRiscv/execute_to_memory_PC [12])
  );
  FDE   \VexRiscv/execute_to_memory_PC_11  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_PC [11]),
    .Q(\VexRiscv/execute_to_memory_PC [11])
  );
  FDE   \VexRiscv/execute_to_memory_PC_10  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_PC [10]),
    .Q(\VexRiscv/execute_to_memory_PC [10])
  );
  FDE   \VexRiscv/execute_to_memory_PC_9  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_PC [9]),
    .Q(\VexRiscv/execute_to_memory_PC [9])
  );
  FDE   \VexRiscv/execute_to_memory_PC_8  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_PC [8]),
    .Q(\VexRiscv/execute_to_memory_PC [8])
  );
  FDE   \VexRiscv/execute_to_memory_PC_7  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_PC [7]),
    .Q(\VexRiscv/execute_to_memory_PC [7])
  );
  FDE   \VexRiscv/execute_to_memory_PC_6  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_PC [6]),
    .Q(\VexRiscv/execute_to_memory_PC [6])
  );
  FDE   \VexRiscv/execute_to_memory_PC_5  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_PC [5]),
    .Q(\VexRiscv/execute_to_memory_PC [5])
  );
  FDE   \VexRiscv/execute_to_memory_PC_4  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_PC [4]),
    .Q(\VexRiscv/execute_to_memory_PC [4])
  );
  FDE   \VexRiscv/execute_to_memory_PC_3  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_PC [3]),
    .Q(\VexRiscv/execute_to_memory_PC [3])
  );
  FDE   \VexRiscv/execute_to_memory_PC_2  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_PC [2]),
    .Q(\VexRiscv/execute_to_memory_PC [2])
  );
  FDR   \VexRiscv/memory_DivPlugin_div_counter_value_5  (
    .C(sys_clk),
    .D(\VexRiscv/memory_DivPlugin_div_counter_valueNext [5]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/memory_DivPlugin_div_counter_value [5])
  );
  FDR   \VexRiscv/memory_DivPlugin_div_counter_value_4  (
    .C(sys_clk),
    .D(\VexRiscv/memory_DivPlugin_div_counter_valueNext [4]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/memory_DivPlugin_div_counter_value [4])
  );
  FDR   \VexRiscv/memory_DivPlugin_div_counter_value_3  (
    .C(sys_clk),
    .D(\VexRiscv/memory_DivPlugin_div_counter_valueNext [3]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/memory_DivPlugin_div_counter_value [3])
  );
  FDR   \VexRiscv/memory_DivPlugin_div_counter_value_2  (
    .C(sys_clk),
    .D(\VexRiscv/memory_DivPlugin_div_counter_valueNext [2]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/memory_DivPlugin_div_counter_value [2])
  );
  FDR   \VexRiscv/memory_DivPlugin_div_counter_value_1  (
    .C(sys_clk),
    .D(\VexRiscv/memory_DivPlugin_div_counter_valueNext [1]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/memory_DivPlugin_div_counter_value [1])
  );
  FDR   \VexRiscv/memory_DivPlugin_div_counter_value_0  (
    .C(sys_clk),
    .D(\VexRiscv/memory_DivPlugin_div_counter_valueNext [0]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/memory_DivPlugin_div_counter_value [0])
  );
  FD   \VexRiscv/memory_DivPlugin_rs1_31  (
    .C(sys_clk),
    .D(\VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<31> ),
    .Q(\VexRiscv/memory_DivPlugin_rs1_31_6542 )
  );
  FD   \VexRiscv/_zz_351__31  (
    .C(sys_clk),
    .D(\VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<30> ),
    .Q(\VexRiscv/_zz_351__31_6541 )
  );
  FD   \VexRiscv/_zz_351__30  (
    .C(sys_clk),
    .D(\VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<29> ),
    .Q(\VexRiscv/_zz_351__30_6540 )
  );
  FD   \VexRiscv/_zz_351__29  (
    .C(sys_clk),
    .D(\VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<28> ),
    .Q(\VexRiscv/_zz_351__29_6539 )
  );
  FD   \VexRiscv/_zz_351__28  (
    .C(sys_clk),
    .D(\VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<27> ),
    .Q(\VexRiscv/_zz_351__28_6538 )
  );
  FD   \VexRiscv/_zz_351__27  (
    .C(sys_clk),
    .D(\VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<26> ),
    .Q(\VexRiscv/_zz_351__27_6537 )
  );
  FD   \VexRiscv/_zz_351__26  (
    .C(sys_clk),
    .D(\VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<25> ),
    .Q(\VexRiscv/_zz_351__26_6536 )
  );
  FD   \VexRiscv/_zz_351__25  (
    .C(sys_clk),
    .D(\VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<24> ),
    .Q(\VexRiscv/_zz_351__25_6535 )
  );
  FD   \VexRiscv/_zz_351__24  (
    .C(sys_clk),
    .D(\VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<23> ),
    .Q(\VexRiscv/_zz_351__24_6534 )
  );
  FD   \VexRiscv/_zz_351__23  (
    .C(sys_clk),
    .D(\VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<22> ),
    .Q(\VexRiscv/_zz_351__23_6533 )
  );
  FD   \VexRiscv/_zz_351__22  (
    .C(sys_clk),
    .D(\VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<21> ),
    .Q(\VexRiscv/_zz_351__22_6532 )
  );
  FD   \VexRiscv/_zz_351__21  (
    .C(sys_clk),
    .D(\VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<20> ),
    .Q(\VexRiscv/_zz_351__21_6531 )
  );
  FD   \VexRiscv/_zz_351__20  (
    .C(sys_clk),
    .D(\VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<19> ),
    .Q(\VexRiscv/_zz_351__20_6530 )
  );
  FD   \VexRiscv/_zz_351__19  (
    .C(sys_clk),
    .D(\VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<18> ),
    .Q(\VexRiscv/_zz_351__19_6529 )
  );
  FD   \VexRiscv/_zz_351__18  (
    .C(sys_clk),
    .D(\VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<17> ),
    .Q(\VexRiscv/_zz_351__18_6528 )
  );
  FD   \VexRiscv/_zz_351__17  (
    .C(sys_clk),
    .D(\VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<16> ),
    .Q(\VexRiscv/_zz_351__17_6527 )
  );
  FD   \VexRiscv/_zz_351__16  (
    .C(sys_clk),
    .D(\VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<15> ),
    .Q(\VexRiscv/_zz_351__16_6526 )
  );
  FD   \VexRiscv/_zz_351__15  (
    .C(sys_clk),
    .D(\VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<14> ),
    .Q(\VexRiscv/_zz_351__15_6525 )
  );
  FD   \VexRiscv/_zz_351__14  (
    .C(sys_clk),
    .D(\VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<13> ),
    .Q(\VexRiscv/_zz_351__14_6524 )
  );
  FD   \VexRiscv/_zz_351__13  (
    .C(sys_clk),
    .D(\VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<12> ),
    .Q(\VexRiscv/_zz_351__13_6523 )
  );
  FD   \VexRiscv/_zz_351__12  (
    .C(sys_clk),
    .D(\VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<11> ),
    .Q(\VexRiscv/_zz_351__12_6522 )
  );
  FD   \VexRiscv/_zz_351__11  (
    .C(sys_clk),
    .D(\VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<10> ),
    .Q(\VexRiscv/_zz_351__11_6521 )
  );
  FD   \VexRiscv/_zz_351__10  (
    .C(sys_clk),
    .D(\VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<9> ),
    .Q(\VexRiscv/_zz_351__10_6520 )
  );
  FD   \VexRiscv/_zz_351__9  (
    .C(sys_clk),
    .D(\VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<8> ),
    .Q(\VexRiscv/_zz_351__9_6519 )
  );
  FD   \VexRiscv/_zz_351__8  (
    .C(sys_clk),
    .D(\VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<7> ),
    .Q(\VexRiscv/_zz_351__8_6518 )
  );
  FD   \VexRiscv/_zz_351__7  (
    .C(sys_clk),
    .D(\VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<6> ),
    .Q(\VexRiscv/_zz_351__7_6517 )
  );
  FD   \VexRiscv/_zz_351__6  (
    .C(sys_clk),
    .D(\VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<5> ),
    .Q(\VexRiscv/_zz_351__6_6516 )
  );
  FD   \VexRiscv/_zz_351__5  (
    .C(sys_clk),
    .D(\VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<4> ),
    .Q(\VexRiscv/_zz_351__5_6515 )
  );
  FD   \VexRiscv/_zz_351__4  (
    .C(sys_clk),
    .D(\VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<3> ),
    .Q(\VexRiscv/_zz_351__4_6514 )
  );
  FD   \VexRiscv/_zz_351__3  (
    .C(sys_clk),
    .D(\VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<2> ),
    .Q(\VexRiscv/_zz_351__3_6513 )
  );
  FD   \VexRiscv/_zz_351__2  (
    .C(sys_clk),
    .D(\VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<1> ),
    .Q(\VexRiscv/_zz_351__2_6512 )
  );
  FD   \VexRiscv/_zz_351__1  (
    .C(sys_clk),
    .D(\VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<0> ),
    .Q(\VexRiscv/_zz_351__1_6511 )
  );
  FDE   \VexRiscv/memory_to_writeBack_MUL_LOW_51  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_27_ [51]),
    .Q(\VexRiscv/memory_to_writeBack_MUL_LOW [51])
  );
  FDE   \VexRiscv/memory_to_writeBack_MUL_LOW_50  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_27_ [50]),
    .Q(\VexRiscv/memory_to_writeBack_MUL_LOW [50])
  );
  FDE   \VexRiscv/memory_to_writeBack_MUL_LOW_49  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_27_ [49]),
    .Q(\VexRiscv/memory_to_writeBack_MUL_LOW [49])
  );
  FDE   \VexRiscv/memory_to_writeBack_MUL_LOW_48  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_27_ [48]),
    .Q(\VexRiscv/memory_to_writeBack_MUL_LOW [48])
  );
  FDE   \VexRiscv/memory_to_writeBack_MUL_LOW_47  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_27_ [47]),
    .Q(\VexRiscv/memory_to_writeBack_MUL_LOW [47])
  );
  FDE   \VexRiscv/memory_to_writeBack_MUL_LOW_46  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_27_ [46]),
    .Q(\VexRiscv/memory_to_writeBack_MUL_LOW [46])
  );
  FDE   \VexRiscv/memory_to_writeBack_MUL_LOW_45  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_27_ [45]),
    .Q(\VexRiscv/memory_to_writeBack_MUL_LOW [45])
  );
  FDE   \VexRiscv/memory_to_writeBack_MUL_LOW_44  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_27_ [44]),
    .Q(\VexRiscv/memory_to_writeBack_MUL_LOW [44])
  );
  FDE   \VexRiscv/memory_to_writeBack_MUL_LOW_43  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_27_ [43]),
    .Q(\VexRiscv/memory_to_writeBack_MUL_LOW [43])
  );
  FDE   \VexRiscv/memory_to_writeBack_MUL_LOW_42  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_27_ [42]),
    .Q(\VexRiscv/memory_to_writeBack_MUL_LOW [42])
  );
  FDE   \VexRiscv/memory_to_writeBack_MUL_LOW_41  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_27_ [41]),
    .Q(\VexRiscv/memory_to_writeBack_MUL_LOW [41])
  );
  FDE   \VexRiscv/memory_to_writeBack_MUL_LOW_40  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_27_ [40]),
    .Q(\VexRiscv/memory_to_writeBack_MUL_LOW [40])
  );
  FDE   \VexRiscv/memory_to_writeBack_MUL_LOW_39  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_27_ [39]),
    .Q(\VexRiscv/memory_to_writeBack_MUL_LOW [39])
  );
  FDE   \VexRiscv/memory_to_writeBack_MUL_LOW_38  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_27_ [38]),
    .Q(\VexRiscv/memory_to_writeBack_MUL_LOW [38])
  );
  FDE   \VexRiscv/memory_to_writeBack_MUL_LOW_37  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_27_ [37]),
    .Q(\VexRiscv/memory_to_writeBack_MUL_LOW [37])
  );
  FDE   \VexRiscv/memory_to_writeBack_MUL_LOW_36  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_27_ [36]),
    .Q(\VexRiscv/memory_to_writeBack_MUL_LOW [36])
  );
  FDE   \VexRiscv/memory_to_writeBack_MUL_LOW_35  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_27_ [35]),
    .Q(\VexRiscv/memory_to_writeBack_MUL_LOW [35])
  );
  FDE   \VexRiscv/memory_to_writeBack_MUL_LOW_34  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_27_ [34]),
    .Q(\VexRiscv/memory_to_writeBack_MUL_LOW [34])
  );
  FDE   \VexRiscv/memory_to_writeBack_MUL_LOW_33  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_27_ [33]),
    .Q(\VexRiscv/memory_to_writeBack_MUL_LOW [33])
  );
  FDE   \VexRiscv/memory_to_writeBack_MUL_LOW_32  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_27_ [32]),
    .Q(\VexRiscv/memory_to_writeBack_MUL_LOW [32])
  );
  FDE   \VexRiscv/memory_to_writeBack_MUL_LOW_31  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_27_ [31]),
    .Q(\VexRiscv/memory_to_writeBack_MUL_LOW [31])
  );
  FDE   \VexRiscv/memory_to_writeBack_MUL_LOW_30  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_27_ [30]),
    .Q(\VexRiscv/memory_to_writeBack_MUL_LOW [30])
  );
  FDE   \VexRiscv/memory_to_writeBack_MUL_LOW_29  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_27_ [29]),
    .Q(\VexRiscv/memory_to_writeBack_MUL_LOW [29])
  );
  FDE   \VexRiscv/memory_to_writeBack_MUL_LOW_28  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_27_ [28]),
    .Q(\VexRiscv/memory_to_writeBack_MUL_LOW [28])
  );
  FDE   \VexRiscv/memory_to_writeBack_MUL_LOW_27  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_27_ [27]),
    .Q(\VexRiscv/memory_to_writeBack_MUL_LOW [27])
  );
  FDE   \VexRiscv/memory_to_writeBack_MUL_LOW_26  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_27_ [26]),
    .Q(\VexRiscv/memory_to_writeBack_MUL_LOW [26])
  );
  FDE   \VexRiscv/memory_to_writeBack_MUL_LOW_25  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_27_ [25]),
    .Q(\VexRiscv/memory_to_writeBack_MUL_LOW [25])
  );
  FDE   \VexRiscv/memory_to_writeBack_MUL_LOW_24  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_27_ [24]),
    .Q(\VexRiscv/memory_to_writeBack_MUL_LOW [24])
  );
  FDE   \VexRiscv/memory_to_writeBack_MUL_LOW_23  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_27_ [23]),
    .Q(\VexRiscv/memory_to_writeBack_MUL_LOW [23])
  );
  FDE   \VexRiscv/memory_to_writeBack_MUL_LOW_22  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_27_ [22]),
    .Q(\VexRiscv/memory_to_writeBack_MUL_LOW [22])
  );
  FDE   \VexRiscv/memory_to_writeBack_MUL_LOW_21  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_27_ [21]),
    .Q(\VexRiscv/memory_to_writeBack_MUL_LOW [21])
  );
  FDE   \VexRiscv/memory_to_writeBack_MUL_LOW_20  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_27_ [20]),
    .Q(\VexRiscv/memory_to_writeBack_MUL_LOW [20])
  );
  FDE   \VexRiscv/memory_to_writeBack_MUL_LOW_19  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_27_ [19]),
    .Q(\VexRiscv/memory_to_writeBack_MUL_LOW [19])
  );
  FDE   \VexRiscv/memory_to_writeBack_MUL_LOW_18  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_27_ [18]),
    .Q(\VexRiscv/memory_to_writeBack_MUL_LOW [18])
  );
  FDE   \VexRiscv/memory_to_writeBack_MUL_LOW_17  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_27_ [17]),
    .Q(\VexRiscv/memory_to_writeBack_MUL_LOW [17])
  );
  FDE   \VexRiscv/memory_to_writeBack_MUL_LOW_16  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_27_ [16]),
    .Q(\VexRiscv/memory_to_writeBack_MUL_LOW [16])
  );
  FDE   \VexRiscv/memory_to_writeBack_MUL_LOW_15  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_27_ [15]),
    .Q(\VexRiscv/memory_to_writeBack_MUL_LOW [15])
  );
  FDE   \VexRiscv/memory_to_writeBack_MUL_LOW_14  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_27_ [14]),
    .Q(\VexRiscv/memory_to_writeBack_MUL_LOW [14])
  );
  FDE   \VexRiscv/memory_to_writeBack_MUL_LOW_13  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_27_ [13]),
    .Q(\VexRiscv/memory_to_writeBack_MUL_LOW [13])
  );
  FDE   \VexRiscv/memory_to_writeBack_MUL_LOW_12  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_27_ [12]),
    .Q(\VexRiscv/memory_to_writeBack_MUL_LOW [12])
  );
  FDE   \VexRiscv/memory_to_writeBack_MUL_LOW_11  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_27_ [11]),
    .Q(\VexRiscv/memory_to_writeBack_MUL_LOW [11])
  );
  FDE   \VexRiscv/memory_to_writeBack_MUL_LOW_10  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_27_ [10]),
    .Q(\VexRiscv/memory_to_writeBack_MUL_LOW [10])
  );
  FDE   \VexRiscv/memory_to_writeBack_MUL_LOW_9  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_27_ [9]),
    .Q(\VexRiscv/memory_to_writeBack_MUL_LOW [9])
  );
  FDE   \VexRiscv/memory_to_writeBack_MUL_LOW_8  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_27_ [8]),
    .Q(\VexRiscv/memory_to_writeBack_MUL_LOW [8])
  );
  FDE   \VexRiscv/memory_to_writeBack_MUL_LOW_7  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_27_ [7]),
    .Q(\VexRiscv/memory_to_writeBack_MUL_LOW [7])
  );
  FDE   \VexRiscv/memory_to_writeBack_MUL_LOW_6  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_27_ [6]),
    .Q(\VexRiscv/memory_to_writeBack_MUL_LOW [6])
  );
  FDE   \VexRiscv/memory_to_writeBack_MUL_LOW_5  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_27_ [5]),
    .Q(\VexRiscv/memory_to_writeBack_MUL_LOW [5])
  );
  FDE   \VexRiscv/memory_to_writeBack_MUL_LOW_4  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_27_ [4]),
    .Q(\VexRiscv/memory_to_writeBack_MUL_LOW [4])
  );
  FDE   \VexRiscv/memory_to_writeBack_MUL_LOW_3  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_27_ [3]),
    .Q(\VexRiscv/memory_to_writeBack_MUL_LOW [3])
  );
  FDE   \VexRiscv/memory_to_writeBack_MUL_LOW_2  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_27_ [2]),
    .Q(\VexRiscv/memory_to_writeBack_MUL_LOW [2])
  );
  FDE   \VexRiscv/memory_to_writeBack_MUL_LOW_1  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_27_ [1]),
    .Q(\VexRiscv/memory_to_writeBack_MUL_LOW [1])
  );
  FDE   \VexRiscv/memory_to_writeBack_MUL_LOW_0  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/_zz_27_ [0]),
    .Q(\VexRiscv/memory_to_writeBack_MUL_LOW [0])
  );
  FDE   \VexRiscv/decode_to_execute_PC_31  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_117_ [31]),
    .Q(\VexRiscv/decode_to_execute_PC [31])
  );
  FDE   \VexRiscv/decode_to_execute_PC_30  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_117_ [30]),
    .Q(\VexRiscv/decode_to_execute_PC [30])
  );
  FDE   \VexRiscv/decode_to_execute_PC_29  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_117_ [29]),
    .Q(\VexRiscv/decode_to_execute_PC [29])
  );
  FDE   \VexRiscv/decode_to_execute_PC_28  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_117_ [28]),
    .Q(\VexRiscv/decode_to_execute_PC [28])
  );
  FDE   \VexRiscv/decode_to_execute_PC_27  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_117_ [27]),
    .Q(\VexRiscv/decode_to_execute_PC [27])
  );
  FDE   \VexRiscv/decode_to_execute_PC_26  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_117_ [26]),
    .Q(\VexRiscv/decode_to_execute_PC [26])
  );
  FDE   \VexRiscv/decode_to_execute_PC_25  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_117_ [25]),
    .Q(\VexRiscv/decode_to_execute_PC [25])
  );
  FDE   \VexRiscv/decode_to_execute_PC_24  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_117_ [24]),
    .Q(\VexRiscv/decode_to_execute_PC [24])
  );
  FDE   \VexRiscv/decode_to_execute_PC_23  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_117_ [23]),
    .Q(\VexRiscv/decode_to_execute_PC [23])
  );
  FDE   \VexRiscv/decode_to_execute_PC_22  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_117_ [22]),
    .Q(\VexRiscv/decode_to_execute_PC [22])
  );
  FDE   \VexRiscv/decode_to_execute_PC_21  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_117_ [21]),
    .Q(\VexRiscv/decode_to_execute_PC [21])
  );
  FDE   \VexRiscv/decode_to_execute_PC_20  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_117_ [20]),
    .Q(\VexRiscv/decode_to_execute_PC [20])
  );
  FDE   \VexRiscv/decode_to_execute_PC_19  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_117_ [19]),
    .Q(\VexRiscv/decode_to_execute_PC [19])
  );
  FDE   \VexRiscv/decode_to_execute_PC_18  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_117_ [18]),
    .Q(\VexRiscv/decode_to_execute_PC [18])
  );
  FDE   \VexRiscv/decode_to_execute_PC_17  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_117_ [17]),
    .Q(\VexRiscv/decode_to_execute_PC [17])
  );
  FDE   \VexRiscv/decode_to_execute_PC_16  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_117_ [16]),
    .Q(\VexRiscv/decode_to_execute_PC [16])
  );
  FDE   \VexRiscv/decode_to_execute_PC_15  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_117_ [15]),
    .Q(\VexRiscv/decode_to_execute_PC [15])
  );
  FDE   \VexRiscv/decode_to_execute_PC_14  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_117_ [14]),
    .Q(\VexRiscv/decode_to_execute_PC [14])
  );
  FDE   \VexRiscv/decode_to_execute_PC_13  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_117_ [13]),
    .Q(\VexRiscv/decode_to_execute_PC [13])
  );
  FDE   \VexRiscv/decode_to_execute_PC_12  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_117_ [12]),
    .Q(\VexRiscv/decode_to_execute_PC [12])
  );
  FDE   \VexRiscv/decode_to_execute_PC_11  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_117_ [11]),
    .Q(\VexRiscv/decode_to_execute_PC [11])
  );
  FDE   \VexRiscv/decode_to_execute_PC_10  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_117_ [10]),
    .Q(\VexRiscv/decode_to_execute_PC [10])
  );
  FDE   \VexRiscv/decode_to_execute_PC_9  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_117_ [9]),
    .Q(\VexRiscv/decode_to_execute_PC [9])
  );
  FDE   \VexRiscv/decode_to_execute_PC_8  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_117_ [8]),
    .Q(\VexRiscv/decode_to_execute_PC [8])
  );
  FDE   \VexRiscv/decode_to_execute_PC_7  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_117_ [7]),
    .Q(\VexRiscv/decode_to_execute_PC [7])
  );
  FDE   \VexRiscv/decode_to_execute_PC_6  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_117_ [6]),
    .Q(\VexRiscv/decode_to_execute_PC [6])
  );
  FDE   \VexRiscv/decode_to_execute_PC_5  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_117_ [5]),
    .Q(\VexRiscv/decode_to_execute_PC [5])
  );
  FDE   \VexRiscv/decode_to_execute_PC_4  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_117_ [4]),
    .Q(\VexRiscv/decode_to_execute_PC [4])
  );
  FDE   \VexRiscv/decode_to_execute_PC_3  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_117_ [3]),
    .Q(\VexRiscv/decode_to_execute_PC [3])
  );
  FDE   \VexRiscv/decode_to_execute_PC_2  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_117_ [2]),
    .Q(\VexRiscv/decode_to_execute_PC [2])
  );
  FDR   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory  (
    .C(sys_clk),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValids_memory_CsrPlugin_exceptionPortCtrl_exceptionValids_execute_MUX_1581_o ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_7414 )
  );
  FDR   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode  (
    .C(sys_clk),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValids_decode_GND_15_o_MUX_1579_o ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_7416 )
  );
  FDE   \VexRiscv/execute_to_memory_SHIFT_RIGHT_31  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/Sh97 ),
    .Q(\VexRiscv/execute_to_memory_SHIFT_RIGHT [31])
  );
  FDE   \VexRiscv/execute_to_memory_SHIFT_RIGHT_30  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/Sh96 ),
    .Q(\VexRiscv/execute_to_memory_SHIFT_RIGHT [30])
  );
  FDE   \VexRiscv/execute_to_memory_SHIFT_RIGHT_29  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/Sh95 ),
    .Q(\VexRiscv/execute_to_memory_SHIFT_RIGHT [29])
  );
  FDE   \VexRiscv/execute_to_memory_SHIFT_RIGHT_28  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/Sh94 ),
    .Q(\VexRiscv/execute_to_memory_SHIFT_RIGHT [28])
  );
  FDE   \VexRiscv/execute_to_memory_SHIFT_RIGHT_27  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/Sh93 ),
    .Q(\VexRiscv/execute_to_memory_SHIFT_RIGHT [27])
  );
  FDE   \VexRiscv/execute_to_memory_SHIFT_RIGHT_26  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/Sh92 ),
    .Q(\VexRiscv/execute_to_memory_SHIFT_RIGHT [26])
  );
  FDE   \VexRiscv/execute_to_memory_SHIFT_RIGHT_25  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/Sh91 ),
    .Q(\VexRiscv/execute_to_memory_SHIFT_RIGHT [25])
  );
  FDE   \VexRiscv/execute_to_memory_SHIFT_RIGHT_24  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/Sh90 ),
    .Q(\VexRiscv/execute_to_memory_SHIFT_RIGHT [24])
  );
  FDE   \VexRiscv/execute_to_memory_SHIFT_RIGHT_23  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/Sh89 ),
    .Q(\VexRiscv/execute_to_memory_SHIFT_RIGHT [23])
  );
  FDE   \VexRiscv/execute_to_memory_SHIFT_RIGHT_22  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/Sh88 ),
    .Q(\VexRiscv/execute_to_memory_SHIFT_RIGHT [22])
  );
  FDE   \VexRiscv/execute_to_memory_SHIFT_RIGHT_21  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/Sh87 ),
    .Q(\VexRiscv/execute_to_memory_SHIFT_RIGHT [21])
  );
  FDE   \VexRiscv/execute_to_memory_SHIFT_RIGHT_20  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/Sh86 ),
    .Q(\VexRiscv/execute_to_memory_SHIFT_RIGHT [20])
  );
  FDE   \VexRiscv/execute_to_memory_SHIFT_RIGHT_19  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/Sh85 ),
    .Q(\VexRiscv/execute_to_memory_SHIFT_RIGHT [19])
  );
  FDE   \VexRiscv/execute_to_memory_SHIFT_RIGHT_18  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/Sh84 ),
    .Q(\VexRiscv/execute_to_memory_SHIFT_RIGHT [18])
  );
  FDE   \VexRiscv/execute_to_memory_SHIFT_RIGHT_17  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/Sh83 ),
    .Q(\VexRiscv/execute_to_memory_SHIFT_RIGHT [17])
  );
  FDE   \VexRiscv/execute_to_memory_SHIFT_RIGHT_16  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/Sh82 ),
    .Q(\VexRiscv/execute_to_memory_SHIFT_RIGHT [16])
  );
  FDE   \VexRiscv/execute_to_memory_SHIFT_RIGHT_15  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/Sh81_5266 ),
    .Q(\VexRiscv/execute_to_memory_SHIFT_RIGHT [15])
  );
  FDE   \VexRiscv/execute_to_memory_SHIFT_RIGHT_14  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/Sh80_5267 ),
    .Q(\VexRiscv/execute_to_memory_SHIFT_RIGHT [14])
  );
  FDE   \VexRiscv/execute_to_memory_SHIFT_RIGHT_13  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/Sh79_5268 ),
    .Q(\VexRiscv/execute_to_memory_SHIFT_RIGHT [13])
  );
  FDE   \VexRiscv/execute_to_memory_SHIFT_RIGHT_12  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/Sh78_5269 ),
    .Q(\VexRiscv/execute_to_memory_SHIFT_RIGHT [12])
  );
  FDE   \VexRiscv/execute_to_memory_SHIFT_RIGHT_11  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/Sh77 ),
    .Q(\VexRiscv/execute_to_memory_SHIFT_RIGHT [11])
  );
  FDE   \VexRiscv/execute_to_memory_SHIFT_RIGHT_10  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/Sh76 ),
    .Q(\VexRiscv/execute_to_memory_SHIFT_RIGHT [10])
  );
  FDE   \VexRiscv/execute_to_memory_SHIFT_RIGHT_9  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/Sh75 ),
    .Q(\VexRiscv/execute_to_memory_SHIFT_RIGHT [9])
  );
  FDE   \VexRiscv/execute_to_memory_SHIFT_RIGHT_8  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/Sh74 ),
    .Q(\VexRiscv/execute_to_memory_SHIFT_RIGHT [8])
  );
  FDE   \VexRiscv/execute_to_memory_SHIFT_RIGHT_7  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/Sh73 ),
    .Q(\VexRiscv/execute_to_memory_SHIFT_RIGHT [7])
  );
  FDE   \VexRiscv/execute_to_memory_SHIFT_RIGHT_6  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/Sh72 ),
    .Q(\VexRiscv/execute_to_memory_SHIFT_RIGHT [6])
  );
  FDE   \VexRiscv/execute_to_memory_SHIFT_RIGHT_5  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/Sh71 ),
    .Q(\VexRiscv/execute_to_memory_SHIFT_RIGHT [5])
  );
  FDE   \VexRiscv/execute_to_memory_SHIFT_RIGHT_4  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/Sh70 ),
    .Q(\VexRiscv/execute_to_memory_SHIFT_RIGHT [4])
  );
  FDE   \VexRiscv/execute_to_memory_SHIFT_RIGHT_3  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/Sh69_5278 ),
    .Q(\VexRiscv/execute_to_memory_SHIFT_RIGHT [3])
  );
  FDE   \VexRiscv/execute_to_memory_SHIFT_RIGHT_2  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/Sh68_5279 ),
    .Q(\VexRiscv/execute_to_memory_SHIFT_RIGHT [2])
  );
  FDE   \VexRiscv/execute_to_memory_SHIFT_RIGHT_1  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/Sh67_5280 ),
    .Q(\VexRiscv/execute_to_memory_SHIFT_RIGHT [1])
  );
  FDE   \VexRiscv/execute_to_memory_SHIFT_RIGHT_0  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/Sh66 ),
    .Q(\VexRiscv/execute_to_memory_SHIFT_RIGHT [0])
  );
  FDE   \VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_decodePrediction_cmd_hadBranch ),
    .Q(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_6792 )
  );
  FDE   \VexRiscv/memory_DivPlugin_rs2_31  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<31> ),
    .Q(\VexRiscv/memory_DivPlugin_rs2 [31])
  );
  FDE   \VexRiscv/memory_DivPlugin_rs2_30  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<30> ),
    .Q(\VexRiscv/memory_DivPlugin_rs2 [30])
  );
  FDE   \VexRiscv/memory_DivPlugin_rs2_29  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<29> ),
    .Q(\VexRiscv/memory_DivPlugin_rs2 [29])
  );
  FDE   \VexRiscv/memory_DivPlugin_rs2_28  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<28> ),
    .Q(\VexRiscv/memory_DivPlugin_rs2 [28])
  );
  FDE   \VexRiscv/memory_DivPlugin_rs2_27  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<27> ),
    .Q(\VexRiscv/memory_DivPlugin_rs2 [27])
  );
  FDE   \VexRiscv/memory_DivPlugin_rs2_26  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<26> ),
    .Q(\VexRiscv/memory_DivPlugin_rs2 [26])
  );
  FDE   \VexRiscv/memory_DivPlugin_rs2_25  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<25> ),
    .Q(\VexRiscv/memory_DivPlugin_rs2 [25])
  );
  FDE   \VexRiscv/memory_DivPlugin_rs2_24  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<24> ),
    .Q(\VexRiscv/memory_DivPlugin_rs2 [24])
  );
  FDE   \VexRiscv/memory_DivPlugin_rs2_23  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<23> ),
    .Q(\VexRiscv/memory_DivPlugin_rs2 [23])
  );
  FDE   \VexRiscv/memory_DivPlugin_rs2_22  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<22> ),
    .Q(\VexRiscv/memory_DivPlugin_rs2 [22])
  );
  FDE   \VexRiscv/memory_DivPlugin_rs2_21  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<21> ),
    .Q(\VexRiscv/memory_DivPlugin_rs2 [21])
  );
  FDE   \VexRiscv/memory_DivPlugin_rs2_20  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<20> ),
    .Q(\VexRiscv/memory_DivPlugin_rs2 [20])
  );
  FDE   \VexRiscv/memory_DivPlugin_rs2_19  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<19> ),
    .Q(\VexRiscv/memory_DivPlugin_rs2 [19])
  );
  FDE   \VexRiscv/memory_DivPlugin_rs2_18  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<18> ),
    .Q(\VexRiscv/memory_DivPlugin_rs2 [18])
  );
  FDE   \VexRiscv/memory_DivPlugin_rs2_17  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<17> ),
    .Q(\VexRiscv/memory_DivPlugin_rs2 [17])
  );
  FDE   \VexRiscv/memory_DivPlugin_rs2_16  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<16> ),
    .Q(\VexRiscv/memory_DivPlugin_rs2 [16])
  );
  FDE   \VexRiscv/memory_DivPlugin_rs2_15  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<15> ),
    .Q(\VexRiscv/memory_DivPlugin_rs2 [15])
  );
  FDE   \VexRiscv/memory_DivPlugin_rs2_14  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<14> ),
    .Q(\VexRiscv/memory_DivPlugin_rs2 [14])
  );
  FDE   \VexRiscv/memory_DivPlugin_rs2_13  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<13> ),
    .Q(\VexRiscv/memory_DivPlugin_rs2 [13])
  );
  FDE   \VexRiscv/memory_DivPlugin_rs2_12  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<12> ),
    .Q(\VexRiscv/memory_DivPlugin_rs2 [12])
  );
  FDE   \VexRiscv/memory_DivPlugin_rs2_11  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<11> ),
    .Q(\VexRiscv/memory_DivPlugin_rs2 [11])
  );
  FDE   \VexRiscv/memory_DivPlugin_rs2_10  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<10> ),
    .Q(\VexRiscv/memory_DivPlugin_rs2 [10])
  );
  FDE   \VexRiscv/memory_DivPlugin_rs2_9  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<9> ),
    .Q(\VexRiscv/memory_DivPlugin_rs2 [9])
  );
  FDE   \VexRiscv/memory_DivPlugin_rs2_8  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<8> ),
    .Q(\VexRiscv/memory_DivPlugin_rs2 [8])
  );
  FDE   \VexRiscv/memory_DivPlugin_rs2_7  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<7> ),
    .Q(\VexRiscv/memory_DivPlugin_rs2 [7])
  );
  FDE   \VexRiscv/memory_DivPlugin_rs2_6  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<6> ),
    .Q(\VexRiscv/memory_DivPlugin_rs2 [6])
  );
  FDE   \VexRiscv/memory_DivPlugin_rs2_5  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<5> ),
    .Q(\VexRiscv/memory_DivPlugin_rs2 [5])
  );
  FDE   \VexRiscv/memory_DivPlugin_rs2_4  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<4> ),
    .Q(\VexRiscv/memory_DivPlugin_rs2 [4])
  );
  FDE   \VexRiscv/memory_DivPlugin_rs2_3  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<3> ),
    .Q(\VexRiscv/memory_DivPlugin_rs2 [3])
  );
  FDE   \VexRiscv/memory_DivPlugin_rs2_2  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<2> ),
    .Q(\VexRiscv/memory_DivPlugin_rs2 [2])
  );
  FDE   \VexRiscv/memory_DivPlugin_rs2_1  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<1> ),
    .Q(\VexRiscv/memory_DivPlugin_rs2 [1])
  );
  FDE   \VexRiscv/memory_DivPlugin_rs2_0  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/execute_RS2[31]__zz_362_[31]_add_846_OUT<0> ),
    .Q(\VexRiscv/memory_DivPlugin_rs2 [0])
  );
  FDE   \VexRiscv/_zz_117__31  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [31]),
    .Q(\VexRiscv/_zz_117_ [31])
  );
  FDE   \VexRiscv/_zz_117__30  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [30]),
    .Q(\VexRiscv/_zz_117_ [30])
  );
  FDE   \VexRiscv/_zz_117__29  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [29]),
    .Q(\VexRiscv/_zz_117_ [29])
  );
  FDE   \VexRiscv/_zz_117__28  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [28]),
    .Q(\VexRiscv/_zz_117_ [28])
  );
  FDE   \VexRiscv/_zz_117__27  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [27]),
    .Q(\VexRiscv/_zz_117_ [27])
  );
  FDE   \VexRiscv/_zz_117__26  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [26]),
    .Q(\VexRiscv/_zz_117_ [26])
  );
  FDE   \VexRiscv/_zz_117__25  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [25]),
    .Q(\VexRiscv/_zz_117_ [25])
  );
  FDE   \VexRiscv/_zz_117__24  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [24]),
    .Q(\VexRiscv/_zz_117_ [24])
  );
  FDE   \VexRiscv/_zz_117__23  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [23]),
    .Q(\VexRiscv/_zz_117_ [23])
  );
  FDE   \VexRiscv/_zz_117__22  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [22]),
    .Q(\VexRiscv/_zz_117_ [22])
  );
  FDE   \VexRiscv/_zz_117__21  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [21]),
    .Q(\VexRiscv/_zz_117_ [21])
  );
  FDE   \VexRiscv/_zz_117__20  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [20]),
    .Q(\VexRiscv/_zz_117_ [20])
  );
  FDE   \VexRiscv/_zz_117__19  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [19]),
    .Q(\VexRiscv/_zz_117_ [19])
  );
  FDE   \VexRiscv/_zz_117__18  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [18]),
    .Q(\VexRiscv/_zz_117_ [18])
  );
  FDE   \VexRiscv/_zz_117__17  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [17]),
    .Q(\VexRiscv/_zz_117_ [17])
  );
  FDE   \VexRiscv/_zz_117__16  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [16]),
    .Q(\VexRiscv/_zz_117_ [16])
  );
  FDE   \VexRiscv/_zz_117__15  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [15]),
    .Q(\VexRiscv/_zz_117_ [15])
  );
  FDE   \VexRiscv/_zz_117__14  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [14]),
    .Q(\VexRiscv/_zz_117_ [14])
  );
  FDE   \VexRiscv/_zz_117__13  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [13]),
    .Q(\VexRiscv/_zz_117_ [13])
  );
  FDE   \VexRiscv/_zz_117__12  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [12]),
    .Q(\VexRiscv/_zz_117_ [12])
  );
  FDE   \VexRiscv/_zz_117__11  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [11]),
    .Q(\VexRiscv/_zz_117_ [11])
  );
  FDE   \VexRiscv/_zz_117__10  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [10]),
    .Q(\VexRiscv/_zz_117_ [10])
  );
  FDE   \VexRiscv/_zz_117__9  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [9]),
    .Q(\VexRiscv/_zz_117_ [9])
  );
  FDE   \VexRiscv/_zz_117__8  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [8]),
    .Q(\VexRiscv/_zz_117_ [8])
  );
  FDE   \VexRiscv/_zz_117__7  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [7]),
    .Q(\VexRiscv/_zz_117_ [7])
  );
  FDE   \VexRiscv/_zz_117__6  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [6]),
    .Q(\VexRiscv/_zz_117_ [6])
  );
  FDE   \VexRiscv/_zz_117__5  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [5]),
    .Q(\VexRiscv/_zz_117_ [5])
  );
  FDE   \VexRiscv/_zz_117__4  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [4]),
    .Q(\VexRiscv/_zz_117_ [4])
  );
  FDE   \VexRiscv/_zz_117__3  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [3]),
    .Q(\VexRiscv/_zz_117_ [3])
  );
  FDE   \VexRiscv/_zz_117__2  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [2]),
    .Q(\VexRiscv/_zz_117_ [2])
  );
  FDR   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute  (
    .C(sys_clk),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValids_execute_CsrPlugin_exceptionPortCtrl_exceptionValids_decode_MUX_1580_o ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_7415 )
  );
  FDE   \VexRiscv/execute_to_memory_INSTRUCTION_29  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_INSTRUCTION [29]),
    .Q(\VexRiscv/execute_to_memory_INSTRUCTION[29] )
  );
  FDE   \VexRiscv/execute_to_memory_INSTRUCTION_28  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_INSTRUCTION [28]),
    .Q(\VexRiscv/execute_to_memory_INSTRUCTION[28] )
  );
  FDE   \VexRiscv/execute_to_memory_INSTRUCTION_14  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_INSTRUCTION [14]),
    .Q(\VexRiscv/execute_to_memory_INSTRUCTION[14] )
  );
  FDE   \VexRiscv/execute_to_memory_INSTRUCTION_13  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .Q(\VexRiscv/execute_to_memory_INSTRUCTION[13] )
  );
  FDE   \VexRiscv/execute_to_memory_INSTRUCTION_12  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .Q(\VexRiscv/execute_to_memory_INSTRUCTION[12] )
  );
  FDE   \VexRiscv/execute_to_memory_INSTRUCTION_11  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_INSTRUCTION [11]),
    .Q(\VexRiscv/execute_to_memory_INSTRUCTION[11] )
  );
  FDE   \VexRiscv/execute_to_memory_INSTRUCTION_10  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_INSTRUCTION [10]),
    .Q(\VexRiscv/execute_to_memory_INSTRUCTION[10] )
  );
  FDE   \VexRiscv/execute_to_memory_INSTRUCTION_9  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_INSTRUCTION [9]),
    .Q(\VexRiscv/execute_to_memory_INSTRUCTION[9] )
  );
  FDE   \VexRiscv/execute_to_memory_INSTRUCTION_8  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_INSTRUCTION [8]),
    .Q(\VexRiscv/execute_to_memory_INSTRUCTION[8] )
  );
  FDE   \VexRiscv/execute_to_memory_INSTRUCTION_7  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_INSTRUCTION [7]),
    .Q(\VexRiscv/execute_to_memory_INSTRUCTION[7] )
  );
  FDE   \VexRiscv/execute_to_memory_ENV_CTRL_0  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_ENV_CTRL_0_6748 ),
    .Q(\VexRiscv/execute_to_memory_ENV_CTRL_0_6747 )
  );
  FDE   \VexRiscv/execute_to_memory_IS_DIV  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_IS_DIV_6784 ),
    .Q(\VexRiscv/execute_to_memory_IS_DIV_6783 )
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_VALID  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_6551 ),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_VALID_6789 )
  );
  FDE   \VexRiscv/execute_to_memory_MEMORY_WR  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_MEMORY_WR_6791 ),
    .Q(\VexRiscv/execute_to_memory_MEMORY_WR_8019 )
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_31  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/_zz_42_ [31]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [31])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_30  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/_zz_42_ [30]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [30])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_29  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/_zz_42_ [29]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [29])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_28  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/_zz_42_ [28]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [28])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_27  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/_zz_42_ [27]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [27])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_26  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/_zz_42_ [26]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [26])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_25  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/_zz_42_ [25]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [25])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_24  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/_zz_42_ [24]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [24])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_23  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/_zz_42_ [23]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [23])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_22  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/_zz_42_ [22]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [22])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_21  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/_zz_42_ [21]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [21])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_20  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/_zz_42_ [20]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [20])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_19  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/_zz_42_ [19]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [19])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_18  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/_zz_42_ [18]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [18])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_17  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/_zz_42_ [17]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [17])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_16  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/_zz_42_ [16]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [16])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_15  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/_zz_42_ [15]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [15])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_14  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/_zz_42_ [14]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [14])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_13  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/_zz_42_ [13]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [13])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_12  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/_zz_42_ [12]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [12])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_11  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/_zz_42_ [11]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [11])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_10  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/_zz_42_ [10]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [10])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_9  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/_zz_42_ [9]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [9])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_8  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/_zz_42_ [8]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [8])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_7  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/_zz_42_ [7]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [7])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_6  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/_zz_42_ [6]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [6])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_5  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/_zz_42_ [5]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [5])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_4  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/_zz_42_ [4]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [4])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_3  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/_zz_42_ [3]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [3])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_2  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/_zz_42_ [2]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [2])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_1  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/_zz_42_ [1]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [1])
  );
  FDE   \VexRiscv/execute_to_memory_REGFILE_WRITE_DATA_0  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/_zz_42_ [0]),
    .Q(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [0])
  );
  FDE   \VexRiscv/execute_to_memory_MEMORY_ENABLE  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_MEMORY_ENABLE_6991 ),
    .Q(\VexRiscv/execute_to_memory_MEMORY_ENABLE_6990 )
  );
  FDE   \VexRiscv/execute_to_memory_BYPASSABLE_MEMORY_STAGE  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_BYPASSABLE_MEMORY_STAGE ),
    .Q(\VexRiscv/execute_to_memory_BYPASSABLE_MEMORY_STAGE_7083 )
  );
  FDE   \VexRiscv/execute_to_memory_SHIFT_CTRL_1  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_SHIFT_CTRL [1]),
    .Q(\VexRiscv/execute_to_memory_SHIFT_CTRL [1])
  );
  FDE   \VexRiscv/execute_to_memory_SHIFT_CTRL_0  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_SHIFT_CTRL [0]),
    .Q(\VexRiscv/execute_to_memory_SHIFT_CTRL [0])
  );
  FDE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_31  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5404_inv ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<31> ),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [31])
  );
  FDE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_30  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5404_inv ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<30> ),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [30])
  );
  FDE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_29  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5404_inv ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<29> ),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [29])
  );
  FDE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_28  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5404_inv ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<28> ),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [28])
  );
  FDE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_27  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5404_inv ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<27> ),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [27])
  );
  FDE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_26  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5404_inv ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<26> ),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [26])
  );
  FDE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_25  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5404_inv ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<25> ),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [25])
  );
  FDE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_24  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5404_inv ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<24> ),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [24])
  );
  FDE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_23  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5404_inv ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<23> ),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [23])
  );
  FDE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_22  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5404_inv ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<22> ),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [22])
  );
  FDE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_21  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5404_inv ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<21> ),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [21])
  );
  FDE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_20  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5404_inv ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<20> ),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [20])
  );
  FDE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_19  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5404_inv ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<19> ),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [19])
  );
  FDE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_18  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5404_inv ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<18> ),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [18])
  );
  FDE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_17  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5404_inv ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<17> ),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [17])
  );
  FDE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_16  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5404_inv ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<16> ),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [16])
  );
  FDE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_15  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5404_inv ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<15> ),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [15])
  );
  FDE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_14  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5404_inv ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<14> ),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [14])
  );
  FDE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_13  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5404_inv ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<13> ),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [13])
  );
  FDE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_12  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5404_inv ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<12> ),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [12])
  );
  FDE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_11  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5404_inv ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<11> ),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [11])
  );
  FDE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_10  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5404_inv ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<10> ),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [10])
  );
  FDE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_9  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5404_inv ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<9> ),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [9])
  );
  FDE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_8  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5404_inv ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<8> ),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [8])
  );
  FDE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_7  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5404_inv ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<7> ),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [7])
  );
  FDE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_6  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5404_inv ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<6> ),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [6])
  );
  FDE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_5  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5404_inv ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<5> ),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [5])
  );
  FDE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_4  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5404_inv ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<4> ),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [4])
  );
  FDE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5404_inv ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<3> ),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [3])
  );
  FDE   \VexRiscv/IBusCachedPlugin_fetchPc_pcReg_2  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5404_inv ),
    .D(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<2> ),
    .Q(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [2])
  );
  FDR   \VexRiscv/_zz_108_  (
    .C(sys_clk),
    .D(basesoc_sdram_tccdcon_ready),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/_zz_108__7452 )
  );
  FDE   \VexRiscv/decode_to_execute_SRC1_CTRL_1  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_496_ ),
    .Q(\VexRiscv/decode_to_execute_SRC1_CTRL [1])
  );
  FDE   \VexRiscv/decode_to_execute_SRC1_CTRL_0  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_497_ ),
    .Q(\VexRiscv/decode_to_execute_SRC1_CTRL [0])
  );
  FDE   \VexRiscv/decode_to_execute_MEMORY_MANAGMENT  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_148_[13] ),
    .Q(\VexRiscv/decode_to_execute_MEMORY_MANAGMENT_6675 )
  );
  FDE   \VexRiscv/decode_to_execute_SRC_USE_SUB_LESS  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_148_[28] ),
    .Q(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_6676 )
  );
  FDE   \VexRiscv/decode_to_execute_CSR_WRITE_OPCODE  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_35_ ),
    .Q(\VexRiscv/decode_to_execute_CSR_WRITE_OPCODE_6679 )
  );
  FDE   \VexRiscv/execute_to_memory_BRANCH_DO  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/_zz_38__5641 ),
    .Q(\VexRiscv/execute_to_memory_BRANCH_DO_6681 )
  );
  FDE   \VexRiscv/decode_to_execute_SRC2_FORCE_ZERO  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_55_ ),
    .Q(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_6680 )
  );
  FDE   \VexRiscv/decode_to_execute_INSTRUCTION_31  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [31]),
    .Q(\VexRiscv/decode_to_execute_INSTRUCTION [31])
  );
  FDE   \VexRiscv/decode_to_execute_INSTRUCTION_30  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [30]),
    .Q(\VexRiscv/decode_to_execute_INSTRUCTION [30])
  );
  FDE   \VexRiscv/decode_to_execute_INSTRUCTION_29  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [29]),
    .Q(\VexRiscv/decode_to_execute_INSTRUCTION [29])
  );
  FDE   \VexRiscv/decode_to_execute_INSTRUCTION_28  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [28]),
    .Q(\VexRiscv/decode_to_execute_INSTRUCTION [28])
  );
  FDE   \VexRiscv/decode_to_execute_INSTRUCTION_27  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [27]),
    .Q(\VexRiscv/decode_to_execute_INSTRUCTION [27])
  );
  FDE   \VexRiscv/decode_to_execute_INSTRUCTION_26  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [26]),
    .Q(\VexRiscv/decode_to_execute_INSTRUCTION [26])
  );
  FDE   \VexRiscv/decode_to_execute_INSTRUCTION_25  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [25]),
    .Q(\VexRiscv/decode_to_execute_INSTRUCTION [25])
  );
  FDE   \VexRiscv/decode_to_execute_INSTRUCTION_24  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [24]),
    .Q(\VexRiscv/decode_to_execute_INSTRUCTION [24])
  );
  FDE   \VexRiscv/decode_to_execute_INSTRUCTION_23  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [23]),
    .Q(\VexRiscv/decode_to_execute_INSTRUCTION [23])
  );
  FDE   \VexRiscv/decode_to_execute_INSTRUCTION_22  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [22]),
    .Q(\VexRiscv/decode_to_execute_INSTRUCTION [22])
  );
  FDE   \VexRiscv/decode_to_execute_INSTRUCTION_21  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [21]),
    .Q(\VexRiscv/decode_to_execute_INSTRUCTION [21])
  );
  FDE   \VexRiscv/decode_to_execute_INSTRUCTION_20  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [20]),
    .Q(\VexRiscv/decode_to_execute_INSTRUCTION [20])
  );
  FDE   \VexRiscv/decode_to_execute_INSTRUCTION_19  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [19]),
    .Q(\VexRiscv/decode_to_execute_INSTRUCTION [19])
  );
  FDE   \VexRiscv/decode_to_execute_INSTRUCTION_18  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [18]),
    .Q(\VexRiscv/decode_to_execute_INSTRUCTION [18])
  );
  FDE   \VexRiscv/decode_to_execute_INSTRUCTION_17  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [17]),
    .Q(\VexRiscv/decode_to_execute_INSTRUCTION [17])
  );
  FDE   \VexRiscv/decode_to_execute_INSTRUCTION_16  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [16]),
    .Q(\VexRiscv/decode_to_execute_INSTRUCTION [16])
  );
  FDE   \VexRiscv/decode_to_execute_INSTRUCTION_15  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [15]),
    .Q(\VexRiscv/decode_to_execute_INSTRUCTION [15])
  );
  FDE   \VexRiscv/decode_to_execute_INSTRUCTION_14  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [14]),
    .Q(\VexRiscv/decode_to_execute_INSTRUCTION [14])
  );
  FDE   \VexRiscv/decode_to_execute_INSTRUCTION_13  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [13]),
    .Q(\VexRiscv/decode_to_execute_INSTRUCTION [13])
  );
  FDE   \VexRiscv/decode_to_execute_INSTRUCTION_12  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [12]),
    .Q(\VexRiscv/decode_to_execute_INSTRUCTION [12])
  );
  FDE   \VexRiscv/decode_to_execute_INSTRUCTION_11  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [11]),
    .Q(\VexRiscv/decode_to_execute_INSTRUCTION [11])
  );
  FDE   \VexRiscv/decode_to_execute_INSTRUCTION_10  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [10]),
    .Q(\VexRiscv/decode_to_execute_INSTRUCTION [10])
  );
  FDE   \VexRiscv/decode_to_execute_INSTRUCTION_9  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [9]),
    .Q(\VexRiscv/decode_to_execute_INSTRUCTION [9])
  );
  FDE   \VexRiscv/decode_to_execute_INSTRUCTION_8  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [8]),
    .Q(\VexRiscv/decode_to_execute_INSTRUCTION [8])
  );
  FDE   \VexRiscv/decode_to_execute_INSTRUCTION_7  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [7]),
    .Q(\VexRiscv/decode_to_execute_INSTRUCTION [7])
  );
  FDE   \VexRiscv/decode_to_execute_BRANCH_CTRL_1  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_387_ ),
    .Q(\VexRiscv/decode_to_execute_BRANCH_CTRL [1])
  );
  FDE   \VexRiscv/decode_to_execute_BRANCH_CTRL_0  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_403_ ),
    .Q(\VexRiscv/decode_to_execute_BRANCH_CTRL [0])
  );
  FDE   \VexRiscv/decode_to_execute_ENV_CTRL_0  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_494_ ),
    .Q(\VexRiscv/decode_to_execute_ENV_CTRL_0_6748 )
  );
  FDE   \VexRiscv/decode_to_execute_IS_DIV  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_504_ ),
    .Q(\VexRiscv/decode_to_execute_IS_DIV_6784 )
  );
  FDE   \VexRiscv/decode_to_execute_SRC2_CTRL_1  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_437_ ),
    .Q(\VexRiscv/decode_to_execute_SRC2_CTRL [1])
  );
  FDE   \VexRiscv/decode_to_execute_SRC2_CTRL_0  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_438_ ),
    .Q(\VexRiscv/decode_to_execute_SRC2_CTRL [0])
  );
  FDE   \VexRiscv/decode_to_execute_SRC_LESS_UNSIGNED  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_148_[23] ),
    .Q(\VexRiscv/decode_to_execute_SRC_LESS_UNSIGNED_6790 )
  );
  FDE   \VexRiscv/decode_to_execute_MEMORY_WR  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [5]),
    .Q(\VexRiscv/decode_to_execute_MEMORY_WR_6791 )
  );
  FDE   \VexRiscv/decode_to_execute_IS_RS2_SIGNED  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_148_[16] ),
    .Q(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_6787 )
  );
  FDE   \VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_148_[14] ),
    .Q(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_6883 )
  );
  FDE   \VexRiscv/decode_to_execute_ALU_CTRL_1  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_518_ ),
    .Q(\VexRiscv/decode_to_execute_ALU_CTRL [1])
  );
  FDE   \VexRiscv/decode_to_execute_ALU_CTRL_0  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_520_ ),
    .Q(\VexRiscv/decode_to_execute_ALU_CTRL [0])
  );
  FDE   \VexRiscv/decode_to_execute_MEMORY_ENABLE  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_148_[29] ),
    .Q(\VexRiscv/decode_to_execute_MEMORY_ENABLE_6991 )
  );
  FDE   \VexRiscv/decode_to_execute_IS_CSR  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_416_ ),
    .Q(\VexRiscv/decode_to_execute_IS_CSR_6992 )
  );
  FDE   \VexRiscv/decode_to_execute_SHIFT_CTRL_1  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_417_ ),
    .Q(\VexRiscv/decode_to_execute_SHIFT_CTRL [1])
  );
  FDE   \VexRiscv/decode_to_execute_SHIFT_CTRL_0  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/_zz_418_ [19]),
    .Q(\VexRiscv/decode_to_execute_SHIFT_CTRL [0])
  );
  FDE   \VexRiscv/memory_DivPlugin_div_needRevert  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/zz_208__execute_RS2[31]_AND_1379_o ),
    .Q(\VexRiscv/memory_DivPlugin_div_needRevert_7125 )
  );
  FDE   \VexRiscv/CsrPlugin_mcause_interrupt  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_256__6364 ),
    .D(\VexRiscv/CsrPlugin_mcause_interrupt_CsrPlugin_hadException_MUX_1645_o ),
    .Q(\VexRiscv/CsrPlugin_mcause_interrupt_7257 )
  );
  FDE   \VexRiscv/_zz_174__4  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_172_ ),
    .D(\VexRiscv/memory_to_writeBack_INSTRUCTION[11] ),
    .Q(\VexRiscv/_zz_174_ [4])
  );
  FDE   \VexRiscv/_zz_174__3  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_172_ ),
    .D(\VexRiscv/memory_to_writeBack_INSTRUCTION[10] ),
    .Q(\VexRiscv/_zz_174_ [3])
  );
  FDE   \VexRiscv/_zz_174__2  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_172_ ),
    .D(\VexRiscv/memory_to_writeBack_INSTRUCTION[9] ),
    .Q(\VexRiscv/_zz_174_ [2])
  );
  FDE   \VexRiscv/_zz_174__1  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_172_ ),
    .D(\VexRiscv/memory_to_writeBack_INSTRUCTION[8] ),
    .Q(\VexRiscv/_zz_174_ [1])
  );
  FDE   \VexRiscv/_zz_174__0  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_172_ ),
    .D(\VexRiscv/memory_to_writeBack_INSTRUCTION[7] ),
    .Q(\VexRiscv/_zz_174_ [0])
  );
  FDR   \VexRiscv/_zz_220_  (
    .C(sys_clk),
    .D(\VexRiscv/zz_215__dBusWishbone_ACK_AND_1375_o ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/_zz_220__7409 )
  );
  FDR   \VexRiscv/_zz_173_  (
    .C(sys_clk),
    .D(\VexRiscv/_zz_172_ ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/_zz_173__7417 )
  );
  FD   \VexRiscv/_zz_160_  (
    .C(sys_clk),
    .D(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/_zz_160__7451 )
  );
  FD   \VexRiscv/iBusWishbone_DAT_MISO_regNext_31  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[31]),
    .Q(\VexRiscv/iBusWishbone_DAT_MISO_regNext [31])
  );
  FD   \VexRiscv/iBusWishbone_DAT_MISO_regNext_30  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[30]),
    .Q(\VexRiscv/iBusWishbone_DAT_MISO_regNext [30])
  );
  FD   \VexRiscv/iBusWishbone_DAT_MISO_regNext_29  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[29]),
    .Q(\VexRiscv/iBusWishbone_DAT_MISO_regNext [29])
  );
  FD   \VexRiscv/iBusWishbone_DAT_MISO_regNext_28  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[28]),
    .Q(\VexRiscv/iBusWishbone_DAT_MISO_regNext [28])
  );
  FD   \VexRiscv/iBusWishbone_DAT_MISO_regNext_27  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[27]),
    .Q(\VexRiscv/iBusWishbone_DAT_MISO_regNext [27])
  );
  FD   \VexRiscv/iBusWishbone_DAT_MISO_regNext_26  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[26]),
    .Q(\VexRiscv/iBusWishbone_DAT_MISO_regNext [26])
  );
  FD   \VexRiscv/iBusWishbone_DAT_MISO_regNext_25  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[25]),
    .Q(\VexRiscv/iBusWishbone_DAT_MISO_regNext [25])
  );
  FD   \VexRiscv/iBusWishbone_DAT_MISO_regNext_24  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[24]),
    .Q(\VexRiscv/iBusWishbone_DAT_MISO_regNext [24])
  );
  FD   \VexRiscv/iBusWishbone_DAT_MISO_regNext_23  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[23]),
    .Q(\VexRiscv/iBusWishbone_DAT_MISO_regNext [23])
  );
  FD   \VexRiscv/iBusWishbone_DAT_MISO_regNext_22  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[22]),
    .Q(\VexRiscv/iBusWishbone_DAT_MISO_regNext [22])
  );
  FD   \VexRiscv/iBusWishbone_DAT_MISO_regNext_21  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[21]),
    .Q(\VexRiscv/iBusWishbone_DAT_MISO_regNext [21])
  );
  FD   \VexRiscv/iBusWishbone_DAT_MISO_regNext_20  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[20]),
    .Q(\VexRiscv/iBusWishbone_DAT_MISO_regNext [20])
  );
  FD   \VexRiscv/iBusWishbone_DAT_MISO_regNext_19  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[19]),
    .Q(\VexRiscv/iBusWishbone_DAT_MISO_regNext [19])
  );
  FD   \VexRiscv/iBusWishbone_DAT_MISO_regNext_18  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[18]),
    .Q(\VexRiscv/iBusWishbone_DAT_MISO_regNext [18])
  );
  FD   \VexRiscv/iBusWishbone_DAT_MISO_regNext_17  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[17]),
    .Q(\VexRiscv/iBusWishbone_DAT_MISO_regNext [17])
  );
  FD   \VexRiscv/iBusWishbone_DAT_MISO_regNext_16  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[16]),
    .Q(\VexRiscv/iBusWishbone_DAT_MISO_regNext [16])
  );
  FD   \VexRiscv/iBusWishbone_DAT_MISO_regNext_15  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[15]),
    .Q(\VexRiscv/iBusWishbone_DAT_MISO_regNext [15])
  );
  FD   \VexRiscv/iBusWishbone_DAT_MISO_regNext_14  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[14]),
    .Q(\VexRiscv/iBusWishbone_DAT_MISO_regNext [14])
  );
  FD   \VexRiscv/iBusWishbone_DAT_MISO_regNext_13  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[13]),
    .Q(\VexRiscv/iBusWishbone_DAT_MISO_regNext [13])
  );
  FD   \VexRiscv/iBusWishbone_DAT_MISO_regNext_12  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[12]),
    .Q(\VexRiscv/iBusWishbone_DAT_MISO_regNext [12])
  );
  FD   \VexRiscv/iBusWishbone_DAT_MISO_regNext_11  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[11]),
    .Q(\VexRiscv/iBusWishbone_DAT_MISO_regNext [11])
  );
  FD   \VexRiscv/iBusWishbone_DAT_MISO_regNext_10  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[10]),
    .Q(\VexRiscv/iBusWishbone_DAT_MISO_regNext [10])
  );
  FD   \VexRiscv/iBusWishbone_DAT_MISO_regNext_9  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[9]),
    .Q(\VexRiscv/iBusWishbone_DAT_MISO_regNext [9])
  );
  FD   \VexRiscv/iBusWishbone_DAT_MISO_regNext_8  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[8]),
    .Q(\VexRiscv/iBusWishbone_DAT_MISO_regNext [8])
  );
  FD   \VexRiscv/iBusWishbone_DAT_MISO_regNext_7  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[7]),
    .Q(\VexRiscv/iBusWishbone_DAT_MISO_regNext [7])
  );
  FD   \VexRiscv/iBusWishbone_DAT_MISO_regNext_6  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[6]),
    .Q(\VexRiscv/iBusWishbone_DAT_MISO_regNext [6])
  );
  FD   \VexRiscv/iBusWishbone_DAT_MISO_regNext_5  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[5]),
    .Q(\VexRiscv/iBusWishbone_DAT_MISO_regNext [5])
  );
  FD   \VexRiscv/iBusWishbone_DAT_MISO_regNext_4  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[4]),
    .Q(\VexRiscv/iBusWishbone_DAT_MISO_regNext [4])
  );
  FD   \VexRiscv/iBusWishbone_DAT_MISO_regNext_3  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[3]),
    .Q(\VexRiscv/iBusWishbone_DAT_MISO_regNext [3])
  );
  FD   \VexRiscv/iBusWishbone_DAT_MISO_regNext_2  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[2]),
    .Q(\VexRiscv/iBusWishbone_DAT_MISO_regNext [2])
  );
  FD   \VexRiscv/iBusWishbone_DAT_MISO_regNext_1  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[1]),
    .Q(\VexRiscv/iBusWishbone_DAT_MISO_regNext [1])
  );
  FD   \VexRiscv/iBusWishbone_DAT_MISO_regNext_0  (
    .C(sys_clk),
    .D(basesoc_shared_dat_r[0]),
    .Q(\VexRiscv/iBusWishbone_DAT_MISO_regNext [0])
  );
  FD   \VexRiscv/externalInterruptArray_regNext_1  (
    .C(sys_clk),
    .D(basesoc_timer0_irq),
    .Q(\VexRiscv/externalInterruptArray_regNext [1])
  );
  FD   \VexRiscv/externalInterruptArray_regNext_0  (
    .C(sys_clk),
    .D(basesoc_uart_irq),
    .Q(\VexRiscv/externalInterruptArray_regNext [0])
  );
  XORCY   \VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_xor<7>  (
    .CI(N5351),
    .LI(\VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_xor<7>_rt_9127 ),
    .O(N5361)
  );
  XORCY   \VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_xor<6>  (
    .CI(\VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_cy [5]),
    .LI(\VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_cy<6>_rt_9119 ),
    .O(N5341)
  );
  MUXCY   \VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_cy<6>  (
    .CI(\VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_cy [5]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_cy<6>_rt_9119 ),
    .O(N5351)
  );
  XORCY   \VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_xor<5>  (
    .CI(\VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_cy [4]),
    .LI(\VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_cy<5>_rt_9120 ),
    .O(N5331)
  );
  MUXCY   \VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_cy<5>  (
    .CI(\VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_cy [4]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_cy<5>_rt_9120 ),
    .O(\VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_cy [5])
  );
  XORCY   \VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_xor<4>  (
    .CI(\VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_cy [3]),
    .LI(\VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_cy<4>_rt_9121 ),
    .O(N5321)
  );
  MUXCY   \VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_cy<4>  (
    .CI(\VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_cy [3]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_cy<4>_rt_9121 ),
    .O(\VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_cy [4])
  );
  XORCY   \VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_xor<3>  (
    .CI(\VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_cy [2]),
    .LI(\VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_cy<3>_rt_9122 ),
    .O(N5311)
  );
  MUXCY   \VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_cy<3>  (
    .CI(\VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_cy [2]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_cy<3>_rt_9122 ),
    .O(\VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_cy [3])
  );
  XORCY   \VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_xor<2>  (
    .CI(\VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_cy [1]),
    .LI(\VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_cy<2>_rt_9123 ),
    .O(N5301)
  );
  MUXCY   \VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_cy<2>  (
    .CI(\VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_cy [1]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_cy<2>_rt_9123 ),
    .O(\VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_cy [2])
  );
  XORCY   \VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_xor<1>  (
    .CI(\VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_cy [0]),
    .LI(\VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_cy<1>_rt_9124 ),
    .O(N5291)
  );
  MUXCY   \VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_cy<1>  (
    .CI(\VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_cy [0]),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_cy<1>_rt_9124 ),
    .O(\VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_cy [1])
  );
  XORCY   \VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_xor<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .LI(\VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_lut [0]),
    .O(N5281)
  );
  MUXCY   \VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_cy<0>  (
    .CI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_lut [0]),
    .O(\VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_cy [0])
  );
  MUXCY 
  \VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[19]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_cy<6>  (
    .CI
(\VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[19]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_cy<5>_7763 )
,
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S
(\VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[19]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<6>_7762 )
,
    .O(\VexRiscv/IBusCachedPlugin_cache/fetchStage_read_waysValues_0_tag_address[19]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[19]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<6>  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [20]),
    .I1(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [30]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [21]),
    .I3(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [31]),
    .O
(\VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[19]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<6>_7762 )

  );
  MUXCY 
  \VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[19]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_cy<5>  (
    .CI
(\VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[19]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_cy<4>_7765 )
,
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S
(\VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[19]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<5>_7764 )
,
    .O
(\VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[19]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_cy<5>_7763 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[19]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<5>  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [17]),
    .I1(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [27]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [18]),
    .I3(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [28]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [19]),
    .I5(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [29]),
    .O
(\VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[19]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<5>_7764 )

  );
  MUXCY 
  \VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[19]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_cy<4>  (
    .CI
(\VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[19]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_cy<3>_7767 )
,
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S
(\VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[19]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<4>_7766 )
,
    .O
(\VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[19]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_cy<4>_7765 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[19]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<4>  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [14]),
    .I1(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [24]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [15]),
    .I3(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [25]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [16]),
    .I5(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [26]),
    .O
(\VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[19]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<4>_7766 )

  );
  MUXCY 
  \VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[19]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_cy<3>  (
    .CI
(\VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[19]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_cy<2>_7769 )
,
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S
(\VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[19]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<3>_7768 )
,
    .O
(\VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[19]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_cy<3>_7767 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[19]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<3>  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [11]),
    .I1(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [21]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [12]),
    .I3(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [22]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [13]),
    .I5(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [23]),
    .O
(\VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[19]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<3>_7768 )

  );
  MUXCY 
  \VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[19]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_cy<2>  (
    .CI
(\VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[19]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_cy<1>_7771 )
,
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S
(\VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[19]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<2>_7770 )
,
    .O
(\VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[19]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_cy<2>_7769 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[19]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<2>  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [8]),
    .I1(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [18]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [9]),
    .I3(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [19]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [10]),
    .I5(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [20]),
    .O
(\VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[19]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<2>_7770 )

  );
  MUXCY 
  \VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[19]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_cy<1>  (
    .CI
(\VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[19]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_cy<0>_7773 )
,
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S
(\VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[19]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<1>_7772 )
,
    .O
(\VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[19]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_cy<1>_7771 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[19]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<1>  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [5]),
    .I1(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [15]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [6]),
    .I3(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [16]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [7]),
    .I5(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [17]),
    .O
(\VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[19]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<1>_7772 )

  );
  MUXCY 
  \VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[19]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_cy<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S
(\VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[19]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<0>_7774 )
,
    .O
(\VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[19]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_cy<0>_7773 )

  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[19]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<0>  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [2]),
    .I1(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [12]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [3]),
    .I3(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [13]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [4]),
    .I5(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [14]),
    .O
(\VexRiscv/IBusCachedPlugin_cache/Mcompar_fetchStage_read_waysValues_0_tag_address[19]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o_lut<0>_7774 )

  );
  FDRE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_7  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_12_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/Result<7>_FRB_7778 ),
    .R(\VexRiscv/IBusCachedPlugin_cache/_zz_13_ ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [7])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_6  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_12_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/Result<6>_FRB_7779 ),
    .R(\VexRiscv/IBusCachedPlugin_cache/_zz_13_ ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [6])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_5  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_12_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/Result<5>_FRB_7780 ),
    .R(\VexRiscv/IBusCachedPlugin_cache/_zz_13_ ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [5])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_4  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_12_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/Result<4>_FRB_7781 ),
    .R(\VexRiscv/IBusCachedPlugin_cache/_zz_13_ ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [4])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_3  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_12_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/Result<3>_FRB_7782 ),
    .R(\VexRiscv/IBusCachedPlugin_cache/_zz_13_ ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [3])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_2  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_12_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/Result<2>_FRB_7783 ),
    .R(\VexRiscv/IBusCachedPlugin_cache/_zz_13_ ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [2])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_1  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_12_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/Result<1>_FRB_7784 ),
    .R(\VexRiscv/IBusCachedPlugin_cache/_zz_13_ ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [1])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter_0  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_12_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/Result<0>_FRB_7785 ),
    .R(\VexRiscv/IBusCachedPlugin_cache/_zz_13_ ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [0])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex_2  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_213_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/Result<2>1 ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex [2])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex_1  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_213_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/Result<1>1 ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex [1])
  );
  FDRE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex_0  (
    .C(sys_clk),
    .CE(\VexRiscv/_zz_213_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/Result<0>1 ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex [0])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_error  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [1]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_error_7616 )
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_31  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[31] ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [31])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_30  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[30] ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [30])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_29  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[29] ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [29])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_28  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[28] ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [28])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_27  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[27] ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [27])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_26  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[26] ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [26])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_25  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[25] ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [25])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_24  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [24]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [24])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_23  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [23]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [23])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_22  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [22]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [22])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_21  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [21]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [21])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_20  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [20]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [20])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_19  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [19]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [19])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_18  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [18]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [18])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_17  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [17]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [17])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_16  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [16]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [16])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_15  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [15]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [15])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_14  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[14] ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [14])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_13  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[13] ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [13])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_12  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[12] ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [12])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_11  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[11] ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [11])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_10  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[10] ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [10])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_9  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[9] ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [9])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_8  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[8] ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [8])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_7  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[7] ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [7])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_6  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[6] ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_5  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[5] ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [5])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_4  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[4] ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_3  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[3] ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [3])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_2  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[2] ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [2])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_1  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[1] ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [1])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_0  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[0] ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [0])
  );
  FD   \VexRiscv/IBusCachedPlugin_cache/_zz_3_  (
    .C(sys_clk),
    .D(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [7]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/_zz_3__7852 )
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(\VexRiscv/IBusCachedPlugin_cache/fetchStage_hit_valid ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_7855 )
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_address_31  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .D(\VexRiscv/_zz_117_ [31]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [31])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_address_30  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .D(\VexRiscv/_zz_117_ [30]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [30])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_address_29  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .D(\VexRiscv/_zz_117_ [29]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [29])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_address_28  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .D(\VexRiscv/_zz_117_ [28]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [28])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_address_27  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .D(\VexRiscv/_zz_117_ [27]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [27])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_address_26  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .D(\VexRiscv/_zz_117_ [26]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [26])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_address_25  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .D(\VexRiscv/_zz_117_ [25]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [25])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_address_24  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .D(\VexRiscv/_zz_117_ [24]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [24])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_address_23  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .D(\VexRiscv/_zz_117_ [23]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [23])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_address_22  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .D(\VexRiscv/_zz_117_ [22]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [22])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_address_21  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .D(\VexRiscv/_zz_117_ [21]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [21])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_address_20  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .D(\VexRiscv/_zz_117_ [20]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [20])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_address_19  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .D(\VexRiscv/_zz_117_ [19]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [19])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_address_18  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .D(\VexRiscv/_zz_117_ [18]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [18])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_address_17  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .D(\VexRiscv/_zz_117_ [17]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [17])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_address_16  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .D(\VexRiscv/_zz_117_ [16]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [16])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_address_15  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .D(\VexRiscv/_zz_117_ [15]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [15])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_address_14  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .D(\VexRiscv/_zz_117_ [14]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [14])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_address_13  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .D(\VexRiscv/_zz_117_ [13]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [13])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_address_12  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .D(\VexRiscv/_zz_117_ [12]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [12])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_address_11  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .D(\VexRiscv/_zz_117_ [11]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [11])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_address_10  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .D(\VexRiscv/_zz_117_ [10]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [10])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_address_9  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .D(\VexRiscv/_zz_117_ [9]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [9])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_address_8  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .D(\VexRiscv/_zz_117_ [8]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [8])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_address_7  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .D(\VexRiscv/_zz_117_ [7]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [7])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_address_6  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .D(\VexRiscv/_zz_117_ [6]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [6])
  );
  FDE   \VexRiscv/IBusCachedPlugin_cache/lineLoader_address_5  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .D(\VexRiscv/_zz_117_ [5]),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [5])
  );
  MUXCY   \VexRiscv/dataCache_1_/Mcompar_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_ways_0_tagsReadRsp_address[19]_equal_58_o_cy<6>  (
    .CI(\VexRiscv/dataCache_1_/Mcompar_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_ways_0_tagsReadRsp_address[19]_equal_58_o_cy<5>_7864 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/dataCache_1_/Mcompar_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_ways_0_tagsReadRsp_address[19]_equal_58_o_lut<6>_7863 ),
    .O(\VexRiscv/dataCache_1_/io_cpu_memory_mmuBus_rsp_physicalAddress[31]_ways_0_tagsReadRsp_address[19]_equal_58_o )
  );
  LUT4 #(
    .INIT ( 16'h9009 ))
  \VexRiscv/dataCache_1_/Mcompar_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_ways_0_tagsReadRsp_address[19]_equal_58_o_lut<6>  (
    .I0(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [30]),
    .I1(\VexRiscv/dataCache_1_/_zz_10_ [20]),
    .I2(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [31]),
    .I3(\VexRiscv/dataCache_1_/_zz_10_ [21]),
    .O(\VexRiscv/dataCache_1_/Mcompar_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_ways_0_tagsReadRsp_address[19]_equal_58_o_lut<6>_7863 )
  );
  MUXCY   \VexRiscv/dataCache_1_/Mcompar_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_ways_0_tagsReadRsp_address[19]_equal_58_o_cy<5>  (
    .CI(\VexRiscv/dataCache_1_/Mcompar_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_ways_0_tagsReadRsp_address[19]_equal_58_o_cy<4>_7866 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/dataCache_1_/Mcompar_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_ways_0_tagsReadRsp_address[19]_equal_58_o_lut<5>_7865 ),
    .O(\VexRiscv/dataCache_1_/Mcompar_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_ways_0_tagsReadRsp_address[19]_equal_58_o_cy<5>_7864 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \VexRiscv/dataCache_1_/Mcompar_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_ways_0_tagsReadRsp_address[19]_equal_58_o_lut<5>  (
    .I0(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [27]),
    .I1(\VexRiscv/dataCache_1_/_zz_10_ [17]),
    .I2(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [28]),
    .I3(\VexRiscv/dataCache_1_/_zz_10_ [18]),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [29]),
    .I5(\VexRiscv/dataCache_1_/_zz_10_ [19]),
    .O(\VexRiscv/dataCache_1_/Mcompar_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_ways_0_tagsReadRsp_address[19]_equal_58_o_lut<5>_7865 )
  );
  MUXCY   \VexRiscv/dataCache_1_/Mcompar_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_ways_0_tagsReadRsp_address[19]_equal_58_o_cy<4>  (
    .CI(\VexRiscv/dataCache_1_/Mcompar_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_ways_0_tagsReadRsp_address[19]_equal_58_o_cy<3>_7868 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/dataCache_1_/Mcompar_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_ways_0_tagsReadRsp_address[19]_equal_58_o_lut<4>_7867 ),
    .O(\VexRiscv/dataCache_1_/Mcompar_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_ways_0_tagsReadRsp_address[19]_equal_58_o_cy<4>_7866 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \VexRiscv/dataCache_1_/Mcompar_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_ways_0_tagsReadRsp_address[19]_equal_58_o_lut<4>  (
    .I0(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [24]),
    .I1(\VexRiscv/dataCache_1_/_zz_10_ [14]),
    .I2(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [25]),
    .I3(\VexRiscv/dataCache_1_/_zz_10_ [15]),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [26]),
    .I5(\VexRiscv/dataCache_1_/_zz_10_ [16]),
    .O(\VexRiscv/dataCache_1_/Mcompar_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_ways_0_tagsReadRsp_address[19]_equal_58_o_lut<4>_7867 )
  );
  MUXCY   \VexRiscv/dataCache_1_/Mcompar_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_ways_0_tagsReadRsp_address[19]_equal_58_o_cy<3>  (
    .CI(\VexRiscv/dataCache_1_/Mcompar_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_ways_0_tagsReadRsp_address[19]_equal_58_o_cy<2>_7870 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/dataCache_1_/Mcompar_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_ways_0_tagsReadRsp_address[19]_equal_58_o_lut<3>_7869 ),
    .O(\VexRiscv/dataCache_1_/Mcompar_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_ways_0_tagsReadRsp_address[19]_equal_58_o_cy<3>_7868 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \VexRiscv/dataCache_1_/Mcompar_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_ways_0_tagsReadRsp_address[19]_equal_58_o_lut<3>  (
    .I0(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [21]),
    .I1(\VexRiscv/dataCache_1_/_zz_10_ [11]),
    .I2(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [22]),
    .I3(\VexRiscv/dataCache_1_/_zz_10_ [12]),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [23]),
    .I5(\VexRiscv/dataCache_1_/_zz_10_ [13]),
    .O(\VexRiscv/dataCache_1_/Mcompar_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_ways_0_tagsReadRsp_address[19]_equal_58_o_lut<3>_7869 )
  );
  MUXCY   \VexRiscv/dataCache_1_/Mcompar_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_ways_0_tagsReadRsp_address[19]_equal_58_o_cy<2>  (
    .CI(\VexRiscv/dataCache_1_/Mcompar_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_ways_0_tagsReadRsp_address[19]_equal_58_o_cy<1>_7872 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/dataCache_1_/Mcompar_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_ways_0_tagsReadRsp_address[19]_equal_58_o_lut<2>_7871 ),
    .O(\VexRiscv/dataCache_1_/Mcompar_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_ways_0_tagsReadRsp_address[19]_equal_58_o_cy<2>_7870 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \VexRiscv/dataCache_1_/Mcompar_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_ways_0_tagsReadRsp_address[19]_equal_58_o_lut<2>  (
    .I0(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [18]),
    .I1(\VexRiscv/dataCache_1_/_zz_10_ [8]),
    .I2(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [19]),
    .I3(\VexRiscv/dataCache_1_/_zz_10_ [9]),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [20]),
    .I5(\VexRiscv/dataCache_1_/_zz_10_ [10]),
    .O(\VexRiscv/dataCache_1_/Mcompar_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_ways_0_tagsReadRsp_address[19]_equal_58_o_lut<2>_7871 )
  );
  MUXCY   \VexRiscv/dataCache_1_/Mcompar_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_ways_0_tagsReadRsp_address[19]_equal_58_o_cy<1>  (
    .CI(\VexRiscv/dataCache_1_/Mcompar_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_ways_0_tagsReadRsp_address[19]_equal_58_o_cy<0>_7874 ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/dataCache_1_/Mcompar_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_ways_0_tagsReadRsp_address[19]_equal_58_o_lut<1>_7873 ),
    .O(\VexRiscv/dataCache_1_/Mcompar_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_ways_0_tagsReadRsp_address[19]_equal_58_o_cy<1>_7872 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \VexRiscv/dataCache_1_/Mcompar_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_ways_0_tagsReadRsp_address[19]_equal_58_o_lut<1>  (
    .I0(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [15]),
    .I1(\VexRiscv/dataCache_1_/_zz_10_ [5]),
    .I2(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [16]),
    .I3(\VexRiscv/dataCache_1_/_zz_10_ [6]),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [17]),
    .I5(\VexRiscv/dataCache_1_/_zz_10_ [7]),
    .O(\VexRiscv/dataCache_1_/Mcompar_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_ways_0_tagsReadRsp_address[19]_equal_58_o_lut<1>_7873 )
  );
  MUXCY   \VexRiscv/dataCache_1_/Mcompar_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_ways_0_tagsReadRsp_address[19]_equal_58_o_cy<0>  (
    .CI(basesoc_sdram_tccdcon_ready),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\VexRiscv/dataCache_1_/Mcompar_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_ways_0_tagsReadRsp_address[19]_equal_58_o_lut<0>_7875 ),
    .O(\VexRiscv/dataCache_1_/Mcompar_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_ways_0_tagsReadRsp_address[19]_equal_58_o_cy<0>_7874 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \VexRiscv/dataCache_1_/Mcompar_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_ways_0_tagsReadRsp_address[19]_equal_58_o_lut<0>  (
    .I0(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [12]),
    .I1(\VexRiscv/dataCache_1_/_zz_10_ [2]),
    .I2(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [13]),
    .I3(\VexRiscv/dataCache_1_/_zz_10_ [3]),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [14]),
    .I5(\VexRiscv/dataCache_1_/_zz_10_ [4]),
    .O(\VexRiscv/dataCache_1_/Mcompar_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_ways_0_tagsReadRsp_address[19]_equal_58_o_lut<0>_7875 )
  );
  FDR   \VexRiscv/dataCache_1_/loader_counter_value_2  (
    .C(sys_clk),
    .D(\VexRiscv/dataCache_1_/Result [2]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/dataCache_1_/loader_counter_value [2])
  );
  FDR   \VexRiscv/dataCache_1_/loader_counter_value_1  (
    .C(sys_clk),
    .D(\VexRiscv/dataCache_1_/Result [1]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/dataCache_1_/loader_counter_value [1])
  );
  FDR   \VexRiscv/dataCache_1_/loader_counter_value_0  (
    .C(sys_clk),
    .D(\VexRiscv/dataCache_1_/Maccum_loader_counter_value_lut [0]),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/dataCache_1_/loader_counter_value [0])
  );
  FDE   \VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced2_0  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/dataCache_1_/_zz_27_,_zz_26_,_zz_25_,_zz_24_ [31]),
    .Q(\VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced2_0_8009 )
  );
  FDE   \VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced2_1  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/dataCache_1_/_zz_27_,_zz_26_,_zz_25_,_zz_24_ [30]),
    .Q(\VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced2_1_8008 )
  );
  FDE   \VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced2_2  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/dataCache_1_/_zz_27_,_zz_26_,_zz_25_,_zz_24_ [29]),
    .Q(\VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced2_2_8007 )
  );
  FDE   \VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced2_3  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/dataCache_1_/_zz_27_,_zz_26_,_zz_25_,_zz_24_ [28]),
    .Q(\VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced2_3_8006 )
  );
  FDE   \VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced2_4  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/dataCache_1_/_zz_27_,_zz_26_,_zz_25_,_zz_24_ [27]),
    .Q(\VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced2_4_8005 )
  );
  FDE   \VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced2_5  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/dataCache_1_/_zz_27_,_zz_26_,_zz_25_,_zz_24_ [26]),
    .Q(\VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced2_5_8004 )
  );
  FDE   \VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced2_6  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/dataCache_1_/_zz_27_,_zz_26_,_zz_25_,_zz_24_ [25]),
    .Q(\VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced2_6_8003 )
  );
  FDE   \VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced2_7  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/dataCache_1_/_zz_27_,_zz_26_,_zz_25_,_zz_24_ [24]),
    .Q(\VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced2_7_8002 )
  );
  FDE   \VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced_0  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/dataCache_1_/_zz_27_,_zz_26_,_zz_25_,_zz_24_ [7]),
    .Q(\VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced_0_7985 )
  );
  FDE   \VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced_1  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/dataCache_1_/_zz_27_,_zz_26_,_zz_25_,_zz_24_ [6]),
    .Q(\VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced_1_7984 )
  );
  FDE   \VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced_2  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/dataCache_1_/_zz_27_,_zz_26_,_zz_25_,_zz_24_ [5]),
    .Q(\VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced_2_7983 )
  );
  FDE   \VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced_3  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/dataCache_1_/_zz_27_,_zz_26_,_zz_25_,_zz_24_ [4]),
    .Q(\VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced_3_7982 )
  );
  FDE   \VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced_4  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/dataCache_1_/_zz_27_,_zz_26_,_zz_25_,_zz_24_ [3]),
    .Q(\VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced_4_7981 )
  );
  FDE   \VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced_5  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/dataCache_1_/_zz_27_,_zz_26_,_zz_25_,_zz_24_ [2]),
    .Q(\VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced_5_7980 )
  );
  FDE   \VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced_6  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/dataCache_1_/_zz_27_,_zz_26_,_zz_25_,_zz_24_ [1]),
    .Q(\VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced_6_7979 )
  );
  FDE   \VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced_7  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/dataCache_1_/_zz_27_,_zz_26_,_zz_25_,_zz_24_ [0]),
    .Q(\VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced_7_7978 )
  );
  FDE   \VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced1_0  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/dataCache_1_/_zz_27_,_zz_26_,_zz_25_,_zz_24_ [15]),
    .Q(\VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced1_0_7993 )
  );
  FDE   \VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced1_1  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/dataCache_1_/_zz_27_,_zz_26_,_zz_25_,_zz_24_ [14]),
    .Q(\VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced1_1_7992 )
  );
  FDE   \VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced1_2  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/dataCache_1_/_zz_27_,_zz_26_,_zz_25_,_zz_24_ [13]),
    .Q(\VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced1_2_7991 )
  );
  FDE   \VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced1_3  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/dataCache_1_/_zz_27_,_zz_26_,_zz_25_,_zz_24_ [12]),
    .Q(\VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced1_3_7990 )
  );
  FDE   \VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced1_4  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/dataCache_1_/_zz_27_,_zz_26_,_zz_25_,_zz_24_ [11]),
    .Q(\VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced1_4_7989 )
  );
  FDE   \VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced1_5  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/dataCache_1_/_zz_27_,_zz_26_,_zz_25_,_zz_24_ [10]),
    .Q(\VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced1_5_7988 )
  );
  FDE   \VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced1_6  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/dataCache_1_/_zz_27_,_zz_26_,_zz_25_,_zz_24_ [9]),
    .Q(\VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced1_6_7987 )
  );
  FDE   \VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced1_7  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/dataCache_1_/_zz_27_,_zz_26_,_zz_25_,_zz_24_ [8]),
    .Q(\VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced1_7_7986 )
  );
  FDE   \VexRiscv/dataCache_1_/stageB_dataReadRsp_0_23  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/dataCache_1_/_zz_27_,_zz_26_,_zz_25_,_zz_24_ [23]),
    .Q(\VexRiscv/dataCache_1_/stageB_dataReadRsp_0 [23])
  );
  FDE   \VexRiscv/dataCache_1_/stageB_dataReadRsp_0_22  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/dataCache_1_/_zz_27_,_zz_26_,_zz_25_,_zz_24_ [22]),
    .Q(\VexRiscv/dataCache_1_/stageB_dataReadRsp_0 [22])
  );
  FDE   \VexRiscv/dataCache_1_/stageB_dataReadRsp_0_21  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/dataCache_1_/_zz_27_,_zz_26_,_zz_25_,_zz_24_ [21]),
    .Q(\VexRiscv/dataCache_1_/stageB_dataReadRsp_0 [21])
  );
  FDE   \VexRiscv/dataCache_1_/stageB_dataReadRsp_0_20  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/dataCache_1_/_zz_27_,_zz_26_,_zz_25_,_zz_24_ [20]),
    .Q(\VexRiscv/dataCache_1_/stageB_dataReadRsp_0 [20])
  );
  FDE   \VexRiscv/dataCache_1_/stageB_dataReadRsp_0_19  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/dataCache_1_/_zz_27_,_zz_26_,_zz_25_,_zz_24_ [19]),
    .Q(\VexRiscv/dataCache_1_/stageB_dataReadRsp_0 [19])
  );
  FDE   \VexRiscv/dataCache_1_/stageB_dataReadRsp_0_18  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/dataCache_1_/_zz_27_,_zz_26_,_zz_25_,_zz_24_ [18]),
    .Q(\VexRiscv/dataCache_1_/stageB_dataReadRsp_0 [18])
  );
  FDE   \VexRiscv/dataCache_1_/stageB_dataReadRsp_0_17  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/dataCache_1_/_zz_27_,_zz_26_,_zz_25_,_zz_24_ [17]),
    .Q(\VexRiscv/dataCache_1_/stageB_dataReadRsp_0 [17])
  );
  FDE   \VexRiscv/dataCache_1_/stageB_dataReadRsp_0_16  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/dataCache_1_/_zz_27_,_zz_26_,_zz_25_,_zz_24_ [16]),
    .Q(\VexRiscv/dataCache_1_/stageB_dataReadRsp_0 [16])
  );
  FDE   \VexRiscv/dataCache_1_/stageB_tagsReadRsp_0_error  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/dataCache_1_/_zz_10_ [1]),
    .Q(\VexRiscv/dataCache_1_/stageB_tagsReadRsp_0_error_8010 )
  );
  FDR   \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress_31  (
    .C(sys_clk),
    .D(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_mux_100_OUT<31> ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [31])
  );
  FDR   \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress_30  (
    .C(sys_clk),
    .D(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_mux_100_OUT<30> ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [30])
  );
  FDR   \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress_29  (
    .C(sys_clk),
    .D(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_mux_100_OUT<29> ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [29])
  );
  FDR   \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress_28  (
    .C(sys_clk),
    .D(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_mux_100_OUT<28> ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [28])
  );
  FDR   \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress_27  (
    .C(sys_clk),
    .D(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_mux_100_OUT<27> ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [27])
  );
  FDR   \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress_26  (
    .C(sys_clk),
    .D(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_mux_100_OUT<26> ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [26])
  );
  FDR   \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress_25  (
    .C(sys_clk),
    .D(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_mux_100_OUT<25> ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [25])
  );
  FDR   \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress_24  (
    .C(sys_clk),
    .D(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_mux_100_OUT<24> ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [24])
  );
  FDR   \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress_23  (
    .C(sys_clk),
    .D(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_mux_100_OUT<23> ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [23])
  );
  FDR   \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress_22  (
    .C(sys_clk),
    .D(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_mux_100_OUT<22> ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [22])
  );
  FDR   \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress_21  (
    .C(sys_clk),
    .D(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_mux_100_OUT<21> ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [21])
  );
  FDR   \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress_20  (
    .C(sys_clk),
    .D(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_mux_100_OUT<20> ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [20])
  );
  FDR   \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress_19  (
    .C(sys_clk),
    .D(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_mux_100_OUT<19> ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [19])
  );
  FDR   \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress_18  (
    .C(sys_clk),
    .D(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_mux_100_OUT<18> ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [18])
  );
  FDR   \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress_17  (
    .C(sys_clk),
    .D(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_mux_100_OUT<17> ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [17])
  );
  FDR   \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress_16  (
    .C(sys_clk),
    .D(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_mux_100_OUT<16> ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [16])
  );
  FDR   \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress_15  (
    .C(sys_clk),
    .D(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_mux_100_OUT<15> ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [15])
  );
  FDR   \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress_14  (
    .C(sys_clk),
    .D(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_mux_100_OUT<14> ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [14])
  );
  FDR   \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress_13  (
    .C(sys_clk),
    .D(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_mux_100_OUT<13> ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [13])
  );
  FDR   \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress_12  (
    .C(sys_clk),
    .D(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_mux_100_OUT<12> ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [12])
  );
  FDR   \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress_11  (
    .C(sys_clk),
    .D(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_GND_17_o_MUX_1406_o ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [11])
  );
  FDR   \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress_10  (
    .C(sys_clk),
    .D(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_GND_17_o_MUX_1407_o ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [10])
  );
  FDR   \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress_9  (
    .C(sys_clk),
    .D(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_GND_17_o_MUX_1408_o ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [9])
  );
  FDR   \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress_8  (
    .C(sys_clk),
    .D(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_GND_17_o_MUX_1409_o ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [8])
  );
  FDR   \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress_7  (
    .C(sys_clk),
    .D(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_GND_17_o_MUX_1410_o ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [7])
  );
  FDR   \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress_6  (
    .C(sys_clk),
    .D(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_GND_17_o_MUX_1411_o ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [6])
  );
  FDR   \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress_5  (
    .C(sys_clk),
    .D(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_GND_17_o_MUX_1412_o ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [5])
  );
  FDR   \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress_4  (
    .C(sys_clk),
    .D(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_mux_100_OUT<4> ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [4])
  );
  FDR   \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress_3  (
    .C(sys_clk),
    .D(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_mux_100_OUT<3> ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [3])
  );
  FDR   \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress_2  (
    .C(sys_clk),
    .D(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_mux_100_OUT<2> ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [2])
  );
  FDR   \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress_1  (
    .C(sys_clk),
    .D(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_mux_100_OUT<1> ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [1])
  );
  FDR   \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress_0  (
    .C(sys_clk),
    .D(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_mux_100_OUT<0> ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [0])
  );
  FDE   \VexRiscv/dataCache_1_/stageB_mask_3  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/dataCache_1_/stageA_mask [3]),
    .Q(\VexRiscv/dataCache_1_/stageB_mask [3])
  );
  FDE   \VexRiscv/dataCache_1_/stageB_mask_2  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/dataCache_1_/stageA_mask [2]),
    .Q(\VexRiscv/dataCache_1_/stageB_mask [2])
  );
  FDE   \VexRiscv/dataCache_1_/stageB_mask_1  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/dataCache_1_/stageA_mask [1]),
    .Q(\VexRiscv/dataCache_1_/stageB_mask [1])
  );
  FDE   \VexRiscv/dataCache_1_/stageB_mask_0  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/dataCache_1_/stageA_mask [0]),
    .Q(\VexRiscv/dataCache_1_/stageB_mask [0])
  );
  FDE   \VexRiscv/dataCache_1_/stageB_request_size_1  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .Q(\VexRiscv/dataCache_1_/stageB_request_size [1])
  );
  FDE   \VexRiscv/dataCache_1_/stageB_request_size_0  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .Q(\VexRiscv/dataCache_1_/stageB_request_size [0])
  );
  FDE   \VexRiscv/dataCache_1_/stageB_request_data_31  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/dataCache_1_/stageA_request_data [31]),
    .Q(\VexRiscv/dataCache_1_/stageB_request_data [31])
  );
  FDE   \VexRiscv/dataCache_1_/stageB_request_data_30  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/dataCache_1_/stageA_request_data [30]),
    .Q(\VexRiscv/dataCache_1_/stageB_request_data [30])
  );
  FDE   \VexRiscv/dataCache_1_/stageB_request_data_29  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/dataCache_1_/stageA_request_data [29]),
    .Q(\VexRiscv/dataCache_1_/stageB_request_data [29])
  );
  FDE   \VexRiscv/dataCache_1_/stageB_request_data_28  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/dataCache_1_/stageA_request_data [28]),
    .Q(\VexRiscv/dataCache_1_/stageB_request_data [28])
  );
  FDE   \VexRiscv/dataCache_1_/stageB_request_data_27  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/dataCache_1_/stageA_request_data [27]),
    .Q(\VexRiscv/dataCache_1_/stageB_request_data [27])
  );
  FDE   \VexRiscv/dataCache_1_/stageB_request_data_26  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/dataCache_1_/stageA_request_data [26]),
    .Q(\VexRiscv/dataCache_1_/stageB_request_data [26])
  );
  FDE   \VexRiscv/dataCache_1_/stageB_request_data_25  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/dataCache_1_/stageA_request_data [25]),
    .Q(\VexRiscv/dataCache_1_/stageB_request_data [25])
  );
  FDE   \VexRiscv/dataCache_1_/stageB_request_data_24  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/dataCache_1_/stageA_request_data [24]),
    .Q(\VexRiscv/dataCache_1_/stageB_request_data [24])
  );
  FDE   \VexRiscv/dataCache_1_/stageB_request_data_23  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/dataCache_1_/stageA_request_data [23]),
    .Q(\VexRiscv/dataCache_1_/stageB_request_data [23])
  );
  FDE   \VexRiscv/dataCache_1_/stageB_request_data_22  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/dataCache_1_/stageA_request_data [22]),
    .Q(\VexRiscv/dataCache_1_/stageB_request_data [22])
  );
  FDE   \VexRiscv/dataCache_1_/stageB_request_data_21  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/dataCache_1_/stageA_request_data [21]),
    .Q(\VexRiscv/dataCache_1_/stageB_request_data [21])
  );
  FDE   \VexRiscv/dataCache_1_/stageB_request_data_20  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/dataCache_1_/stageA_request_data [20]),
    .Q(\VexRiscv/dataCache_1_/stageB_request_data [20])
  );
  FDE   \VexRiscv/dataCache_1_/stageB_request_data_19  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/dataCache_1_/stageA_request_data [19]),
    .Q(\VexRiscv/dataCache_1_/stageB_request_data [19])
  );
  FDE   \VexRiscv/dataCache_1_/stageB_request_data_18  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/dataCache_1_/stageA_request_data [18]),
    .Q(\VexRiscv/dataCache_1_/stageB_request_data [18])
  );
  FDE   \VexRiscv/dataCache_1_/stageB_request_data_17  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/dataCache_1_/stageA_request_data [17]),
    .Q(\VexRiscv/dataCache_1_/stageB_request_data [17])
  );
  FDE   \VexRiscv/dataCache_1_/stageB_request_data_16  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/dataCache_1_/stageA_request_data [16]),
    .Q(\VexRiscv/dataCache_1_/stageB_request_data [16])
  );
  FDE   \VexRiscv/dataCache_1_/stageB_request_data_15  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/dataCache_1_/stageA_request_data [15]),
    .Q(\VexRiscv/dataCache_1_/stageB_request_data [15])
  );
  FDE   \VexRiscv/dataCache_1_/stageB_request_data_14  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/dataCache_1_/stageA_request_data [14]),
    .Q(\VexRiscv/dataCache_1_/stageB_request_data [14])
  );
  FDE   \VexRiscv/dataCache_1_/stageB_request_data_13  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/dataCache_1_/stageA_request_data [13]),
    .Q(\VexRiscv/dataCache_1_/stageB_request_data [13])
  );
  FDE   \VexRiscv/dataCache_1_/stageB_request_data_12  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/dataCache_1_/stageA_request_data [12]),
    .Q(\VexRiscv/dataCache_1_/stageB_request_data [12])
  );
  FDE   \VexRiscv/dataCache_1_/stageB_request_data_11  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/dataCache_1_/stageA_request_data [11]),
    .Q(\VexRiscv/dataCache_1_/stageB_request_data [11])
  );
  FDE   \VexRiscv/dataCache_1_/stageB_request_data_10  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/dataCache_1_/stageA_request_data [10]),
    .Q(\VexRiscv/dataCache_1_/stageB_request_data [10])
  );
  FDE   \VexRiscv/dataCache_1_/stageB_request_data_9  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/dataCache_1_/stageA_request_data [9]),
    .Q(\VexRiscv/dataCache_1_/stageB_request_data [9])
  );
  FDE   \VexRiscv/dataCache_1_/stageB_request_data_8  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/dataCache_1_/stageA_request_data [8]),
    .Q(\VexRiscv/dataCache_1_/stageB_request_data [8])
  );
  FDE   \VexRiscv/dataCache_1_/stageB_request_data_7  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/dataCache_1_/stageA_request_data [7]),
    .Q(\VexRiscv/dataCache_1_/stageB_request_data [7])
  );
  FDE   \VexRiscv/dataCache_1_/stageB_request_data_6  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/dataCache_1_/stageA_request_data [6]),
    .Q(\VexRiscv/dataCache_1_/stageB_request_data [6])
  );
  FDE   \VexRiscv/dataCache_1_/stageB_request_data_5  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/dataCache_1_/stageA_request_data [5]),
    .Q(\VexRiscv/dataCache_1_/stageB_request_data [5])
  );
  FDE   \VexRiscv/dataCache_1_/stageB_request_data_4  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/dataCache_1_/stageA_request_data [4]),
    .Q(\VexRiscv/dataCache_1_/stageB_request_data [4])
  );
  FDE   \VexRiscv/dataCache_1_/stageB_request_data_3  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/dataCache_1_/stageA_request_data [3]),
    .Q(\VexRiscv/dataCache_1_/stageB_request_data [3])
  );
  FDE   \VexRiscv/dataCache_1_/stageB_request_data_2  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/dataCache_1_/stageA_request_data [2]),
    .Q(\VexRiscv/dataCache_1_/stageB_request_data [2])
  );
  FDE   \VexRiscv/dataCache_1_/stageB_request_data_1  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/dataCache_1_/stageA_request_data [1]),
    .Q(\VexRiscv/dataCache_1_/stageB_request_data [1])
  );
  FDE   \VexRiscv/dataCache_1_/stageB_request_data_0  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/memory_DivPlugin_rs2 [0]),
    .Q(\VexRiscv/dataCache_1_/stageB_request_data [0])
  );
  FDE   \VexRiscv/dataCache_1_/stageA_mask_3  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/dataCache_1_/Sh3 ),
    .Q(\VexRiscv/dataCache_1_/stageA_mask [3])
  );
  FDE   \VexRiscv/dataCache_1_/stageA_mask_2  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/dataCache_1_/Sh2 ),
    .Q(\VexRiscv/dataCache_1_/stageA_mask [2])
  );
  FDE   \VexRiscv/dataCache_1_/stageA_mask_1  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/dataCache_1_/Sh1_7880 ),
    .Q(\VexRiscv/dataCache_1_/stageA_mask [1])
  );
  FDE   \VexRiscv/dataCache_1_/stageA_mask_0  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/dataCache_1_/Sh ),
    .Q(\VexRiscv/dataCache_1_/stageA_mask [0])
  );
  FDE   \VexRiscv/dataCache_1_/stageB_colisions_0  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/dataCache_1_/stageA_colisions ),
    .Q(\VexRiscv/dataCache_1_/stageB_colisions_0_7976 )
  );
  FDE   \VexRiscv/dataCache_1_/stageB_waysHits_0  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/dataCache_1_/stageA_wayHits_0 ),
    .Q(\VexRiscv/dataCache_1_/stageB_waysHits_0_7977 )
  );
  FDE   \VexRiscv/dataCache_1_/stage0_colisions_regNextWhen_0  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/dataCache_1_/stage0_colisions ),
    .Q(\VexRiscv/dataCache_1_/stage0_colisions_regNextWhen_0_8014 )
  );
  FDE   \VexRiscv/dataCache_1_/stageA_request_data_7  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_RS2 [7]),
    .Q(\VexRiscv/dataCache_1_/stageA_request_data [7])
  );
  FDE   \VexRiscv/dataCache_1_/stageA_request_data_6  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_RS2 [6]),
    .Q(\VexRiscv/dataCache_1_/stageA_request_data [6])
  );
  FDE   \VexRiscv/dataCache_1_/stageA_request_data_5  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_RS2 [5]),
    .Q(\VexRiscv/dataCache_1_/stageA_request_data [5])
  );
  FDE   \VexRiscv/dataCache_1_/stageA_request_data_4  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_RS2 [4]),
    .Q(\VexRiscv/dataCache_1_/stageA_request_data [4])
  );
  FDE   \VexRiscv/dataCache_1_/stageA_request_data_3  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_RS2 [3]),
    .Q(\VexRiscv/dataCache_1_/stageA_request_data [3])
  );
  FDE   \VexRiscv/dataCache_1_/stageA_request_data_2  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_RS2 [2]),
    .Q(\VexRiscv/dataCache_1_/stageA_request_data [2])
  );
  FDE   \VexRiscv/dataCache_1_/stageA_request_data_1  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_RS2 [1]),
    .Q(\VexRiscv/dataCache_1_/stageA_request_data [1])
  );
  LUT2 #(
    .INIT ( 4'hD ))
  xilinxasyncresetsynchronizerimpl21 (
    .I0(crg_dcm_base50_locked),
    .I1(sys_rst),
    .O(xilinxasyncresetsynchronizerimpl2)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  basesoc_timer0_irq1 (
    .I0(basesoc_timer0_zero_pending_1647),
    .I1(basesoc_timer0_eventmanager_storage_full_1601),
    .O(basesoc_timer0_irq)
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  ddrphy_dqs_t_d01 (
    .I0(ddrphy_r_dfi_wrdata_en[1]),
    .I1(ddrphy_postamble_354),
    .O(ddrphy_dqs_t_d0)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  basesoc_uart_irq1 (
    .I0(basesoc_uart_tx_pending_1643),
    .I1(basesoc_uart_eventmanager_storage_full[0]),
    .I2(basesoc_uart_rx_pending_1644),
    .I3(basesoc_uart_eventmanager_storage_full[1]),
    .O(basesoc_uart_irq)
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_counter_xor<1>11  (
    .I0(basesoc_counter[1]),
    .I1(basesoc_counter[0]),
    .O(Mcount_basesoc_counter1)
  );
  LUT4 #(
    .INIT ( 16'hFF80 ))
  _n5567_inv1 (
    .I0(basesoc_sdram_bandwidth_cmd_is_read_880),
    .I1(basesoc_sdram_bandwidth_cmd_valid_878),
    .I2(basesoc_sdram_bandwidth_cmd_ready_879),
    .I3(basesoc_sdram_bandwidth_counter_23_1714),
    .O(_n5567_inv)
  );
  LUT4 #(
    .INIT ( 16'hFF80 ))
  _n5573_inv1 (
    .I0(basesoc_sdram_bandwidth_cmd_is_write_881),
    .I1(basesoc_sdram_bandwidth_cmd_valid_878),
    .I2(basesoc_sdram_bandwidth_cmd_ready_879),
    .I3(basesoc_sdram_bandwidth_counter_23_1714),
    .O(_n5573_inv)
  );
  LUT3 #(
    .INIT ( 8'h46 ))
  \cache_state_FSM_FFd2-In1  (
    .I0(cache_state_FSM_FFd3_3738),
    .I1(cache_state_FSM_FFd2_3739),
    .I2(\basesoc_tag_do_tag[20]_GND_1_o_equal_389_o ),
    .O(\cache_state_FSM_FFd2-In )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<14>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2150),
    .I1(_n4067[4]),
    .O(\basesoc_port_cmd_payload_addr[14] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<15>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2150),
    .I1(_n4067[5]),
    .O(\basesoc_port_cmd_payload_addr[15] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<16>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2150),
    .I1(_n4067[6]),
    .O(\basesoc_port_cmd_payload_addr[16] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<17>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2150),
    .I1(_n4067[7]),
    .O(\basesoc_port_cmd_payload_addr[17] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<18>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2150),
    .I1(_n4067[8]),
    .O(\basesoc_port_cmd_payload_addr[18] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<19>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2150),
    .I1(_n4067[9]),
    .O(\basesoc_port_cmd_payload_addr[19] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<20>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2150),
    .I1(_n4067[10]),
    .O(\basesoc_port_cmd_payload_addr[20] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<21>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2150),
    .I1(_n4067[11]),
    .O(\basesoc_port_cmd_payload_addr[21] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<10>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2150),
    .I1(_n4067[0]),
    .O(\basesoc_port_cmd_payload_addr[10] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<11>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2150),
    .I1(_n4067[1]),
    .O(\basesoc_port_cmd_payload_addr[11] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<12>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2150),
    .I1(_n4067[2]),
    .O(\basesoc_port_cmd_payload_addr[12] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<13>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2150),
    .I1(_n4067[3]),
    .O(\basesoc_port_cmd_payload_addr[13] )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<22>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2150),
    .I1(_n4067[12]),
    .O(\basesoc_port_cmd_payload_addr[22] )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32221 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [31]),
    .I2(\VexRiscv/_zz_138_ [31]),
    .O(rhs_array_muxed32[29])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  Mmux_rhs_array_muxed32181 (
    .I0(\VexRiscv/_zz_138_ [27]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [27]),
    .I2(basesoc_grant_1671),
    .O(rhs_array_muxed32[25])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  Mmux_rhs_array_muxed32171 (
    .I0(\VexRiscv/_zz_138_ [26]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [26]),
    .I2(basesoc_grant_1671),
    .O(rhs_array_muxed32[24])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  Mmux_rhs_array_muxed32161 (
    .I0(\VexRiscv/_zz_138_ [25]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [25]),
    .I2(basesoc_grant_1671),
    .O(rhs_array_muxed32[23])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  Mmux_rhs_array_muxed32151 (
    .I0(\VexRiscv/_zz_138_ [24]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [24]),
    .I2(basesoc_grant_1671),
    .O(rhs_array_muxed32[22])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed0131 (
    .I0(ddrphy_phase_sel_356),
    .I1(ddrphy_record0_address[9]),
    .I2(ddrphy_record1_address[9]),
    .O(array_muxed0[9])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed0121 (
    .I0(ddrphy_phase_sel_356),
    .I1(ddrphy_record0_address[8]),
    .I2(ddrphy_record1_address[8]),
    .O(array_muxed0[8])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed0111 (
    .I0(ddrphy_phase_sel_356),
    .I1(ddrphy_record0_address[7]),
    .I2(ddrphy_record1_address[7]),
    .O(array_muxed0[7])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed0101 (
    .I0(ddrphy_phase_sel_356),
    .I1(ddrphy_record0_address[6]),
    .I2(ddrphy_record1_address[6]),
    .O(array_muxed0[6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed091 (
    .I0(ddrphy_phase_sel_356),
    .I1(ddrphy_record0_address[5]),
    .I2(ddrphy_record1_address[5]),
    .O(array_muxed0[5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed081 (
    .I0(ddrphy_phase_sel_356),
    .I1(ddrphy_record0_address[4]),
    .I2(ddrphy_record1_address[4]),
    .O(array_muxed0[4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed071 (
    .I0(ddrphy_phase_sel_356),
    .I1(ddrphy_record0_address[3]),
    .I2(ddrphy_record1_address[3]),
    .O(array_muxed0[3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed061 (
    .I0(ddrphy_phase_sel_356),
    .I1(ddrphy_record0_address[2]),
    .I2(ddrphy_record1_address[2]),
    .O(array_muxed0[2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed051 (
    .I0(ddrphy_phase_sel_356),
    .I1(ddrphy_record0_address[1]),
    .I2(ddrphy_record1_address[1]),
    .O(array_muxed0[1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed041 (
    .I0(ddrphy_phase_sel_356),
    .I1(ddrphy_record0_address[12]),
    .I2(ddrphy_record1_address[12]),
    .O(array_muxed0[12])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed031 (
    .I0(ddrphy_phase_sel_356),
    .I1(ddrphy_record0_address[11]),
    .I2(ddrphy_record1_address[11]),
    .O(array_muxed0[11])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed021 (
    .I0(ddrphy_phase_sel_356),
    .I1(ddrphy_record0_address[10]),
    .I2(ddrphy_record1_address[10]),
    .O(array_muxed0[10])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed011 (
    .I0(ddrphy_phase_sel_356),
    .I1(ddrphy_record0_address[0]),
    .I2(ddrphy_record1_address[0]),
    .O(array_muxed0[0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed1211 (
    .I0(ddrphy_phase_sel_356),
    .I1(ddrphy_record0_bank[1]),
    .I2(ddrphy_record1_bank[1]),
    .O(array_muxed1[1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed1112 (
    .I0(ddrphy_phase_sel_356),
    .I1(ddrphy_record0_bank[0]),
    .I2(ddrphy_record1_bank[0]),
    .O(array_muxed1[0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed411 (
    .I0(ddrphy_phase_sel_356),
    .I1(ddrphy_record0_cas_n_358),
    .I2(ddrphy_record1_cas_n_361),
    .O(array_muxed4)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed311 (
    .I0(ddrphy_phase_sel_356),
    .I1(ddrphy_record0_ras_n_359),
    .I2(ddrphy_record1_ras_n_362),
    .O(array_muxed3)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_array_muxed511 (
    .I0(ddrphy_phase_sel_356),
    .I1(ddrphy_record0_we_n_360),
    .I2(ddrphy_record1_we_n_363),
    .O(array_muxed5)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_spiflash_clk11 (
    .I0(spiflash_bitbang_en_storage_full_1599),
    .I1(spiflash_clk1_1152),
    .I2(spiflash_bitbang_storage_full[1]),
    .O(spiflash_clk_OBUF_2157)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_spiflash_cs_n11 (
    .I0(spiflash_bitbang_en_storage_full_1599),
    .I1(spiflash_cs_n1_1653),
    .I2(spiflash_bitbang_storage_full[2]),
    .O(spiflash_cs_n_OBUF_2162)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_spiflash_mosi11 (
    .I0(spiflash_bitbang_en_storage_full_1599),
    .I1(spiflash_sr[31]),
    .I2(spiflash_bitbang_storage_full[0]),
    .O(spiflash_mosi_OBUF_2163)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata_valid11 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_rddata_sr[0]),
    .O(basesoc_sdram_inti_p0_rddata_valid)
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux2611 (
    .I0(basesoc_sdram_dfi_p0_bank[0]),
    .I1(basesoc_sdram_phaseinjector0_baddress_storage_full[0]),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_bank[0])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux2711 (
    .I0(basesoc_sdram_dfi_p0_bank[1]),
    .I1(basesoc_sdram_phaseinjector0_baddress_storage_full[1]),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_bank[1])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux3011 (
    .I0(basesoc_sdram_dfi_p0_address[11]),
    .I1(basesoc_sdram_phaseinjector0_address_storage_full_11_1576),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_address[11])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux2811 (
    .I0(basesoc_sdram_dfi_p0_address[0]),
    .I1(basesoc_sdram_phaseinjector0_address_storage_full[0]),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_address[0])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux2911 (
    .I0(basesoc_sdram_dfi_p0_address[10]),
    .I1(basesoc_sdram_phaseinjector0_address_storage_full_10_1577),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_address[10])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux3311 (
    .I0(basesoc_sdram_dfi_p0_address[2]),
    .I1(basesoc_sdram_phaseinjector0_address_storage_full[2]),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_address[2])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux3111 (
    .I0(basesoc_sdram_dfi_p0_address[12]),
    .I1(basesoc_sdram_phaseinjector0_address_storage_full_12_1575),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_address[12])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux3211 (
    .I0(basesoc_sdram_dfi_p0_address[1]),
    .I1(basesoc_sdram_phaseinjector0_address_storage_full[1]),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_address[1])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux3611 (
    .I0(basesoc_sdram_dfi_p0_address[5]),
    .I1(basesoc_sdram_phaseinjector0_address_storage_full[5]),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_address[5])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux3411 (
    .I0(basesoc_sdram_dfi_p0_address[3]),
    .I1(basesoc_sdram_phaseinjector0_address_storage_full[3]),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_address[3])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux3511 (
    .I0(basesoc_sdram_dfi_p0_address[4]),
    .I1(basesoc_sdram_phaseinjector0_address_storage_full[4]),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_address[4])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux3711 (
    .I0(basesoc_sdram_dfi_p0_address[6]),
    .I1(basesoc_sdram_phaseinjector0_address_storage_full[6]),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_address[6])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux3811 (
    .I0(basesoc_sdram_dfi_p0_address[7]),
    .I1(basesoc_sdram_phaseinjector0_address_storage_full[7]),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_address[7])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux3911 (
    .I0(basesoc_sdram_dfi_p0_address[8]),
    .I1(basesoc_sdram_phaseinjector0_address_storage_full_8_1579),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_address[8])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux4011 (
    .I0(basesoc_sdram_dfi_p0_address[9]),
    .I1(basesoc_sdram_phaseinjector0_address_storage_full_9_1578),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_address[9])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux4311 (
    .I0(basesoc_sdram_dfi_p1_address[0]),
    .I1(basesoc_sdram_phaseinjector1_address_storage_full[0]),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_address[0])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux4111 (
    .I0(basesoc_sdram_dfi_p1_bank[0]),
    .I1(basesoc_sdram_phaseinjector1_baddress_storage_full[0]),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_bank[0])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux4211 (
    .I0(basesoc_sdram_dfi_p1_bank[1]),
    .I1(basesoc_sdram_phaseinjector1_baddress_storage_full[1]),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_bank[1])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux4611 (
    .I0(basesoc_sdram_dfi_p1_address[12]),
    .I1(basesoc_sdram_phaseinjector1_address_storage_full_12_1588),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_address[12])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux4411 (
    .I0(basesoc_sdram_dfi_p1_address[10]),
    .I1(basesoc_sdram_phaseinjector1_address_storage_full_10_1590),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_address[10])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux4511 (
    .I0(basesoc_sdram_dfi_p1_address[11]),
    .I1(basesoc_sdram_phaseinjector1_address_storage_full_11_1589),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_address[11])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux4911 (
    .I0(basesoc_sdram_dfi_p1_address[3]),
    .I1(basesoc_sdram_phaseinjector1_address_storage_full[3]),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_address[3])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux4711 (
    .I0(basesoc_sdram_dfi_p1_address[1]),
    .I1(basesoc_sdram_phaseinjector1_address_storage_full[1]),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_address[1])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux4811 (
    .I0(basesoc_sdram_dfi_p1_address[2]),
    .I1(basesoc_sdram_phaseinjector1_address_storage_full[2]),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_address[2])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux5011 (
    .I0(basesoc_sdram_dfi_p1_address[4]),
    .I1(basesoc_sdram_phaseinjector1_address_storage_full[4]),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_address[4])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux5111 (
    .I0(basesoc_sdram_dfi_p1_address[5]),
    .I1(basesoc_sdram_phaseinjector1_address_storage_full[5]),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_address[5])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux5211 (
    .I0(basesoc_sdram_dfi_p1_address[6]),
    .I1(basesoc_sdram_phaseinjector1_address_storage_full[6]),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_address[6])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux5311 (
    .I0(basesoc_sdram_dfi_p1_address[7]),
    .I1(basesoc_sdram_phaseinjector1_address_storage_full[7]),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_address[7])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux5411 (
    .I0(basesoc_sdram_dfi_p1_address[8]),
    .I1(basesoc_sdram_phaseinjector1_address_storage_full_8_1592),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_address[8])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  mux5511 (
    .I0(basesoc_sdram_dfi_p1_address[9]),
    .I1(basesoc_sdram_phaseinjector1_address_storage_full_9_1591),
    .I2(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_address[9])
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_uart_tx_fifo_produce_xor<1>11  (
    .I0(basesoc_uart_tx_fifo_produce[1]),
    .I1(basesoc_uart_tx_fifo_produce[0]),
    .O(\Result<1>3 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_uart_rx_fifo_produce_xor<1>11  (
    .I0(basesoc_uart_rx_fifo_produce[1]),
    .I1(basesoc_uart_rx_fifo_produce[0]),
    .O(\Result<1>2 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_uart_rx_fifo_consume_xor<1>11  (
    .I0(basesoc_uart_rx_fifo_consume[1]),
    .I1(basesoc_uart_rx_fifo_consume[0]),
    .O(\Result<1>6 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_uart_tx_fifo_consume_xor<1>11  (
    .I0(basesoc_uart_tx_fifo_consume[1]),
    .I1(basesoc_uart_tx_fifo_consume[0]),
    .O(\Result<1>4 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_dna_cnt_xor<1>11  (
    .I0(dna_cnt[1]),
    .I1(dna_cnt[0]),
    .O(\Result<1>8 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>11 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>12 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>17 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_xor<1>11  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .O(\Result<1>20 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT321  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3847[9]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<9> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT311  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3847[8]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<8> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT301  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3847[7]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<7> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT291  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3847[6]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<6> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT281  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3847[5]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<5> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT271  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3847[4]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<4> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT261  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3847[3]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<3> )
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT251  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3847[31]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<31> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT241  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3847[30]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<30> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT231  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3847[2]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<2> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT221  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3847[29]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<29> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT211  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3847[28]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<28> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT201  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3847[27]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<27> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT191  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3847[26]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<26> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT181  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3847[25]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<25> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT171  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3847[24]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<24> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT161  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3847[23]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<23> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT151  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3847[22]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<22> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT141  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3847[21]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<21> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT131  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3847[20]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<20> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT121  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3847[1]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<1> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT111  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3847[19]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<19> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT101  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3847[18]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<18> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT91  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3847[17]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<17> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT81  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3847[16]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<16> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT71  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3847[15]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<15> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT61  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3847[14]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<14> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT51  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3847[13]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<13> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT41  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3847[12]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<12> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT31  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3847[11]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<11> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT21  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3847[10]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<10> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT11  (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(n3847[0]),
    .O(\PWR_1_o_basesoc_uart_phy_phase_accumulator_rx[31]_mux_1080_OUT<0> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_GND_1_o_BUS_0010_MUX_368_o11 (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(Madd_n3847_cy[31]),
    .O(GND_1_o_BUS_0010_MUX_368_o)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT321  (
    .I0(basesoc_uart_phy_tx_busy_1641),
    .I1(n3842[9]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<9> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT311  (
    .I0(basesoc_uart_phy_tx_busy_1641),
    .I1(n3842[8]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<8> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT301  (
    .I0(basesoc_uart_phy_tx_busy_1641),
    .I1(n3842[7]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<7> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT291  (
    .I0(basesoc_uart_phy_tx_busy_1641),
    .I1(n3842[6]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<6> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT281  (
    .I0(basesoc_uart_phy_tx_busy_1641),
    .I1(n3842[5]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<5> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT271  (
    .I0(basesoc_uart_phy_tx_busy_1641),
    .I1(n3842[4]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<4> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT261  (
    .I0(basesoc_uart_phy_tx_busy_1641),
    .I1(n3842[3]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<3> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT251  (
    .I0(basesoc_uart_phy_tx_busy_1641),
    .I1(n3842[31]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<31> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT241  (
    .I0(basesoc_uart_phy_tx_busy_1641),
    .I1(n3842[30]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<30> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT231  (
    .I0(basesoc_uart_phy_tx_busy_1641),
    .I1(n3842[2]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<2> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT221  (
    .I0(basesoc_uart_phy_tx_busy_1641),
    .I1(n3842[29]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<29> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT211  (
    .I0(basesoc_uart_phy_tx_busy_1641),
    .I1(n3842[28]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<28> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT201  (
    .I0(basesoc_uart_phy_tx_busy_1641),
    .I1(n3842[27]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<27> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT191  (
    .I0(basesoc_uart_phy_tx_busy_1641),
    .I1(n3842[26]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<26> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT181  (
    .I0(basesoc_uart_phy_tx_busy_1641),
    .I1(n3842[25]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<25> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT171  (
    .I0(basesoc_uart_phy_tx_busy_1641),
    .I1(n3842[24]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<24> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT161  (
    .I0(basesoc_uart_phy_tx_busy_1641),
    .I1(n3842[23]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<23> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT151  (
    .I0(basesoc_uart_phy_tx_busy_1641),
    .I1(n3842[22]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<22> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT141  (
    .I0(basesoc_uart_phy_tx_busy_1641),
    .I1(n3842[21]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<21> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT131  (
    .I0(basesoc_uart_phy_tx_busy_1641),
    .I1(n3842[20]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<20> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT121  (
    .I0(basesoc_uart_phy_tx_busy_1641),
    .I1(n3842[1]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<1> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT111  (
    .I0(basesoc_uart_phy_tx_busy_1641),
    .I1(n3842[19]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<19> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT101  (
    .I0(basesoc_uart_phy_tx_busy_1641),
    .I1(n3842[18]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<18> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT91  (
    .I0(basesoc_uart_phy_tx_busy_1641),
    .I1(n3842[17]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<17> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT81  (
    .I0(basesoc_uart_phy_tx_busy_1641),
    .I1(n3842[16]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<16> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT71  (
    .I0(basesoc_uart_phy_tx_busy_1641),
    .I1(n3842[15]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<15> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT61  (
    .I0(basesoc_uart_phy_tx_busy_1641),
    .I1(n3842[14]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<14> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT51  (
    .I0(basesoc_uart_phy_tx_busy_1641),
    .I1(n3842[13]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<13> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT41  (
    .I0(basesoc_uart_phy_tx_busy_1641),
    .I1(n3842[12]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<12> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT31  (
    .I0(basesoc_uart_phy_tx_busy_1641),
    .I1(n3842[11]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<11> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT21  (
    .I0(basesoc_uart_phy_tx_busy_1641),
    .I1(n3842[10]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<10> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT11  (
    .I0(basesoc_uart_phy_tx_busy_1641),
    .I1(n3842[0]),
    .O(\GND_1_o_basesoc_uart_phy_phase_accumulator_tx[31]_mux_1063_OUT<0> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_GND_1_o_BUS_0008_MUX_357_o11 (
    .I0(basesoc_uart_phy_tx_busy_1641),
    .I1(Madd_n3842_cy[31]),
    .O(GND_1_o_BUS_0008_MUX_357_o)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata321 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[9]),
    .O(basesoc_sdram_inti_p0_rddata[9])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata311 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[8]),
    .O(basesoc_sdram_inti_p0_rddata[8])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata301 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[7]),
    .O(basesoc_sdram_inti_p0_rddata[7])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata291 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[6]),
    .O(basesoc_sdram_inti_p0_rddata[6])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata281 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[5]),
    .O(basesoc_sdram_inti_p0_rddata[5])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata271 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[4]),
    .O(basesoc_sdram_inti_p0_rddata[4])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata261 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[3]),
    .O(basesoc_sdram_inti_p0_rddata[3])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata251 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[31]),
    .O(basesoc_sdram_inti_p0_rddata[31])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata241 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[30]),
    .O(basesoc_sdram_inti_p0_rddata[30])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata231 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[2]),
    .O(basesoc_sdram_inti_p0_rddata[2])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata221 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[29]),
    .O(basesoc_sdram_inti_p0_rddata[29])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata211 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[28]),
    .O(basesoc_sdram_inti_p0_rddata[28])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata201 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[27]),
    .O(basesoc_sdram_inti_p0_rddata[27])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata191 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[26]),
    .O(basesoc_sdram_inti_p0_rddata[26])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata181 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[25]),
    .O(basesoc_sdram_inti_p0_rddata[25])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata171 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[24]),
    .O(basesoc_sdram_inti_p0_rddata[24])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata161 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[23]),
    .O(basesoc_sdram_inti_p0_rddata[23])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata151 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[22]),
    .O(basesoc_sdram_inti_p0_rddata[22])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata141 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[21]),
    .O(basesoc_sdram_inti_p0_rddata[21])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata131 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[20]),
    .O(basesoc_sdram_inti_p0_rddata[20])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata121 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[1]),
    .O(basesoc_sdram_inti_p0_rddata[1])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata111 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[19]),
    .O(basesoc_sdram_inti_p0_rddata[19])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata101 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[18]),
    .O(basesoc_sdram_inti_p0_rddata[18])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata91 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[17]),
    .O(basesoc_sdram_inti_p0_rddata[17])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata81 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[16]),
    .O(basesoc_sdram_inti_p0_rddata[16])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata71 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[15]),
    .O(basesoc_sdram_inti_p0_rddata[15])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata61 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[14]),
    .O(basesoc_sdram_inti_p0_rddata[14])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata51 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[13]),
    .O(basesoc_sdram_inti_p0_rddata[13])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata41 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[12]),
    .O(basesoc_sdram_inti_p0_rddata[12])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata31 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[11]),
    .O(basesoc_sdram_inti_p0_rddata[11])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata21 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[10]),
    .O(basesoc_sdram_inti_p0_rddata[10])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p0_rddata11 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record0_rddata[0]),
    .O(basesoc_sdram_inti_p0_rddata[0])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata321 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[9]),
    .O(basesoc_sdram_inti_p1_rddata[9])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata311 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[8]),
    .O(basesoc_sdram_inti_p1_rddata[8])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata301 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[7]),
    .O(basesoc_sdram_inti_p1_rddata[7])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata291 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[6]),
    .O(basesoc_sdram_inti_p1_rddata[6])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata281 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[5]),
    .O(basesoc_sdram_inti_p1_rddata[5])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata271 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[4]),
    .O(basesoc_sdram_inti_p1_rddata[4])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata261 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[3]),
    .O(basesoc_sdram_inti_p1_rddata[3])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata251 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[31]),
    .O(basesoc_sdram_inti_p1_rddata[31])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata241 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[30]),
    .O(basesoc_sdram_inti_p1_rddata[30])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata231 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[2]),
    .O(basesoc_sdram_inti_p1_rddata[2])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata221 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[29]),
    .O(basesoc_sdram_inti_p1_rddata[29])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata211 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[28]),
    .O(basesoc_sdram_inti_p1_rddata[28])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata201 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[27]),
    .O(basesoc_sdram_inti_p1_rddata[27])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata191 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[26]),
    .O(basesoc_sdram_inti_p1_rddata[26])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata181 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[25]),
    .O(basesoc_sdram_inti_p1_rddata[25])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata171 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[24]),
    .O(basesoc_sdram_inti_p1_rddata[24])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata161 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[23]),
    .O(basesoc_sdram_inti_p1_rddata[23])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata151 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[22]),
    .O(basesoc_sdram_inti_p1_rddata[22])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata141 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[21]),
    .O(basesoc_sdram_inti_p1_rddata[21])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata131 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[20]),
    .O(basesoc_sdram_inti_p1_rddata[20])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata121 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[1]),
    .O(basesoc_sdram_inti_p1_rddata[1])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata111 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[19]),
    .O(basesoc_sdram_inti_p1_rddata[19])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata101 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[18]),
    .O(basesoc_sdram_inti_p1_rddata[18])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata91 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[17]),
    .O(basesoc_sdram_inti_p1_rddata[17])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata81 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[16]),
    .O(basesoc_sdram_inti_p1_rddata[16])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata71 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[15]),
    .O(basesoc_sdram_inti_p1_rddata[15])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata61 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[14]),
    .O(basesoc_sdram_inti_p1_rddata[14])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata51 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[13]),
    .O(basesoc_sdram_inti_p1_rddata[13])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata41 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[12]),
    .O(basesoc_sdram_inti_p1_rddata[12])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata31 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[11]),
    .O(basesoc_sdram_inti_p1_rddata[11])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata21 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[10]),
    .O(basesoc_sdram_inti_p1_rddata[10])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_sdram_inti_p1_rddata11 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(ddrphy_record1_rddata[0]),
    .O(basesoc_sdram_inti_p1_rddata[0])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_basesoc_uart_phy_rx_bitcount_xor<0>11  (
    .I0(basesoc_uart_phy_rx_bitcount[0]),
    .I1(basesoc_uart_phy_rx_busy_192),
    .O(Mcount_basesoc_uart_phy_rx_bitcount)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  _n53881 (
    .I0(bankmachine0_state_FSM_FFd3_971),
    .I1(bankmachine0_state_FSM_FFd2_970),
    .O(_n5388)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  _n53901 (
    .I0(bankmachine1_state_FSM_FFd3_974),
    .I1(bankmachine1_state_FSM_FFd2_973),
    .O(_n5390)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  _n53921 (
    .I0(bankmachine2_state_FSM_FFd3_977),
    .I1(bankmachine2_state_FSM_FFd2_976),
    .O(_n5392)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  _n53941 (
    .I0(bankmachine3_state_FSM_FFd3_980),
    .I1(bankmachine3_state_FSM_FFd2_979),
    .O(_n5394)
  );
  LUT6 #(
    .INIT ( 64'h8888888880888880 ))
  _n5452_inv1 (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(basesoc_uart_phy_uart_clk_rxen_715),
    .I2(basesoc_uart_phy_rx_bitcount[1]),
    .I3(basesoc_uart_phy_rx_bitcount[0]),
    .I4(basesoc_uart_phy_rx_bitcount[3]),
    .I5(basesoc_uart_phy_rx_bitcount[2]),
    .O(_n5452_inv)
  );
  LUT4 #(
    .INIT ( 16'h6AA2 ))
  \Mmux_basesoc_sdram_generator_counter[3]_GND_1_o_mux_1161_OUT41  (
    .I0(basesoc_sdram_generator_counter[3]),
    .I1(basesoc_sdram_generator_counter[1]),
    .I2(basesoc_sdram_generator_counter[0]),
    .I3(basesoc_sdram_generator_counter[2]),
    .O(\basesoc_sdram_generator_counter[3]_GND_1_o_mux_1161_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  Mmux_array_muxed611 (
    .I0(multiplexer_state_FSM_FFd2),
    .I1(multiplexer_state_FSM_FFd1_985),
    .I2(multiplexer_state_FSM_FFd3_2767),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd2_984),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2),
    .O(array_muxed6[0])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  Mmux_array_muxed621 (
    .I0(multiplexer_state_FSM_FFd2),
    .I1(multiplexer_state_FSM_FFd1_985),
    .I2(multiplexer_state_FSM_FFd3_2767),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd1_983),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd1_981),
    .O(array_muxed6[1])
  );
  LUT4 #(
    .INIT ( 16'h6266 ))
  \Mmux_basesoc_sdram_generator_counter[3]_GND_1_o_mux_1161_OUT21  (
    .I0(basesoc_sdram_generator_counter[0]),
    .I1(basesoc_sdram_generator_counter[1]),
    .I2(basesoc_sdram_generator_counter[2]),
    .I3(basesoc_sdram_generator_counter[3]),
    .O(\basesoc_sdram_generator_counter[3]_GND_1_o_mux_1161_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'h2A ))
  \basesoc_sdram_master_p0_wrdata_mask<0>1  (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(litedramwishbone2native_state_FSM_FFd1),
    .I2(new_master_wdata_ready_877),
    .O(basesoc_sdram_master_p0_wrdata_mask[0])
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[1]),
    .O(\Result<2>11 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[1]),
    .O(\Result<2>12 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[1]),
    .O(\Result<2>17 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_xor<2>11  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[1]),
    .O(\Result<2>20 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Mmux_basesoc_sdram_generator_counter[3]_GND_1_o_mux_1161_OUT31  (
    .I0(basesoc_sdram_generator_counter[2]),
    .I1(basesoc_sdram_generator_counter[0]),
    .I2(basesoc_sdram_generator_counter[1]),
    .O(\basesoc_sdram_generator_counter[3]_GND_1_o_mux_1161_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \basesoc_csrbankarray_csrbank1_sel<13>11  (
    .I0(\basesoc_interface_adr[13] ),
    .I1(\basesoc_interface_adr[11] ),
    .I2(\basesoc_interface_adr[9] ),
    .O(\basesoc_csrbankarray_csrbank1_sel<13>1_4420 )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8711 (
    .I0(basesoc_timer0_en_storage_full_1600),
    .I1(basesoc_timer0_reload_storage_full_9_1849),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<9>_FRB_2061 ),
    .I4(basesoc_timer0_load_storage_full_9_1817),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<9> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8611 (
    .I0(basesoc_timer0_en_storage_full_1600),
    .I1(basesoc_timer0_reload_storage_full_8_1850),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<8>_FRB_2062 ),
    .I4(basesoc_timer0_load_storage_full_8_1818),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<8> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8511 (
    .I0(basesoc_timer0_en_storage_full_1600),
    .I1(basesoc_timer0_reload_storage_full[7]),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<7>_FRB_2063 ),
    .I4(basesoc_timer0_load_storage_full[7]),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8411 (
    .I0(basesoc_timer0_en_storage_full_1600),
    .I1(basesoc_timer0_reload_storage_full[6]),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<6>_FRB_2064 ),
    .I4(basesoc_timer0_load_storage_full[6]),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<6> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8311 (
    .I0(basesoc_timer0_en_storage_full_1600),
    .I1(basesoc_timer0_reload_storage_full[5]),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<5>_FRB_2065 ),
    .I4(basesoc_timer0_load_storage_full[5]),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8111 (
    .I0(basesoc_timer0_en_storage_full_1600),
    .I1(basesoc_timer0_reload_storage_full[3]),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<3>_FRB_2067 ),
    .I4(basesoc_timer0_load_storage_full[3]),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8011 (
    .I0(basesoc_timer0_en_storage_full_1600),
    .I1(basesoc_timer0_reload_storage_full_31_1827),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<31>_FRB_2039 ),
    .I4(basesoc_timer0_load_storage_full_31_1795),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<31> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux8211 (
    .I0(basesoc_timer0_en_storage_full_1600),
    .I1(basesoc_timer0_reload_storage_full[4]),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<4>_FRB_2066 ),
    .I4(basesoc_timer0_load_storage_full[4]),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7811 (
    .I0(basesoc_timer0_en_storage_full_1600),
    .I1(basesoc_timer0_reload_storage_full[2]),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<2>_FRB_2068 ),
    .I4(basesoc_timer0_load_storage_full[2]),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7711 (
    .I0(basesoc_timer0_en_storage_full_1600),
    .I1(basesoc_timer0_reload_storage_full_29_1829),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<29>_FRB_2041 ),
    .I4(basesoc_timer0_load_storage_full_29_1797),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<29> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7911 (
    .I0(basesoc_timer0_en_storage_full_1600),
    .I1(basesoc_timer0_reload_storage_full_30_1828),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<30>_FRB_2040 ),
    .I4(basesoc_timer0_load_storage_full_30_1796),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<30> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7511 (
    .I0(basesoc_timer0_en_storage_full_1600),
    .I1(basesoc_timer0_reload_storage_full_27_1831),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<27>_FRB_2043 ),
    .I4(basesoc_timer0_load_storage_full_27_1799),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<27> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7411 (
    .I0(basesoc_timer0_en_storage_full_1600),
    .I1(basesoc_timer0_reload_storage_full_26_1832),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<26>_FRB_2044 ),
    .I4(basesoc_timer0_load_storage_full_26_1800),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<26> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7611 (
    .I0(basesoc_timer0_en_storage_full_1600),
    .I1(basesoc_timer0_reload_storage_full_28_1830),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<28>_FRB_2042 ),
    .I4(basesoc_timer0_load_storage_full_28_1798),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<28> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7311 (
    .I0(basesoc_timer0_en_storage_full_1600),
    .I1(basesoc_timer0_reload_storage_full_25_1833),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<25>_FRB_2045 ),
    .I4(basesoc_timer0_load_storage_full_25_1801),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<25> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7211 (
    .I0(basesoc_timer0_en_storage_full_1600),
    .I1(basesoc_timer0_reload_storage_full_24_1834),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<24>_FRB_2046 ),
    .I4(basesoc_timer0_load_storage_full_24_1802),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<24> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7111 (
    .I0(basesoc_timer0_en_storage_full_1600),
    .I1(basesoc_timer0_reload_storage_full_23_1835),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<23>_FRB_2047 ),
    .I4(basesoc_timer0_load_storage_full_23_1803),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<23> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux7011 (
    .I0(basesoc_timer0_en_storage_full_1600),
    .I1(basesoc_timer0_reload_storage_full_22_1836),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<22>_FRB_2048 ),
    .I4(basesoc_timer0_load_storage_full_22_1804),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<22> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux6811 (
    .I0(basesoc_timer0_en_storage_full_1600),
    .I1(basesoc_timer0_reload_storage_full_20_1838),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<20>_FRB_2050 ),
    .I4(basesoc_timer0_load_storage_full_20_1806),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<20> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux6711 (
    .I0(basesoc_timer0_en_storage_full_1600),
    .I1(basesoc_timer0_reload_storage_full[1]),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<1>_FRB_2069 ),
    .I4(basesoc_timer0_load_storage_full[1]),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux6911 (
    .I0(basesoc_timer0_en_storage_full_1600),
    .I1(basesoc_timer0_reload_storage_full_21_1837),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<21>_FRB_2049 ),
    .I4(basesoc_timer0_load_storage_full_21_1805),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<21> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux6511 (
    .I0(basesoc_timer0_en_storage_full_1600),
    .I1(basesoc_timer0_reload_storage_full_18_1840),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<18>_FRB_2052 ),
    .I4(basesoc_timer0_load_storage_full_18_1808),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<18> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux6411 (
    .I0(basesoc_timer0_en_storage_full_1600),
    .I1(basesoc_timer0_reload_storage_full_17_1841),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<17>_FRB_2053 ),
    .I4(basesoc_timer0_load_storage_full_17_1809),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<17> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux6611 (
    .I0(basesoc_timer0_en_storage_full_1600),
    .I1(basesoc_timer0_reload_storage_full_19_1839),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<19>_FRB_2051 ),
    .I4(basesoc_timer0_load_storage_full_19_1807),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<19> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux6211 (
    .I0(basesoc_timer0_en_storage_full_1600),
    .I1(basesoc_timer0_reload_storage_full_15_1843),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<15>_FRB_2055 ),
    .I4(basesoc_timer0_load_storage_full_15_1811),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<15> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux6111 (
    .I0(basesoc_timer0_en_storage_full_1600),
    .I1(basesoc_timer0_reload_storage_full_14_1844),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<14>_FRB_2056 ),
    .I4(basesoc_timer0_load_storage_full_14_1812),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<14> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux6311 (
    .I0(basesoc_timer0_en_storage_full_1600),
    .I1(basesoc_timer0_reload_storage_full_16_1842),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<16>_FRB_2054 ),
    .I4(basesoc_timer0_load_storage_full_16_1810),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<16> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux6011 (
    .I0(basesoc_timer0_en_storage_full_1600),
    .I1(basesoc_timer0_reload_storage_full_13_1845),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<13>_FRB_2057 ),
    .I4(basesoc_timer0_load_storage_full_13_1813),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<13> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux5911 (
    .I0(basesoc_timer0_en_storage_full_1600),
    .I1(basesoc_timer0_reload_storage_full_12_1846),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<12>_FRB_2058 ),
    .I4(basesoc_timer0_load_storage_full_12_1814),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<12> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux5811 (
    .I0(basesoc_timer0_en_storage_full_1600),
    .I1(basesoc_timer0_reload_storage_full_11_1847),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<11>_FRB_2059 ),
    .I4(basesoc_timer0_load_storage_full_11_1815),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<11> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux5711 (
    .I0(basesoc_timer0_en_storage_full_1600),
    .I1(basesoc_timer0_reload_storage_full_10_1848),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<10>_FRB_2060 ),
    .I4(basesoc_timer0_load_storage_full_10_1816),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<10> )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  mux5611 (
    .I0(basesoc_timer0_en_storage_full_1600),
    .I1(basesoc_timer0_reload_storage_full[0]),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<0>_FRB_2070 ),
    .I4(basesoc_timer0_load_storage_full[0]),
    .O(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT1211  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT121 )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT1621  (
    .I0(_n6843),
    .I1(_n6813),
    .I2(_n6810),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT162 )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  _n680411 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT75_8450 )
  );
  LUT4 #(
    .INIT ( 16'h1000 ))
  _n685211 (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[2] ),
    .O(_n68521_4416)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  _n681911 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(\basesoc_interface_adr[0] ),
    .O(_n68191_4401)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT1101  (
    .I0(\_n6891<5>1_FRB_4454 ),
    .I1(\_n6879<5>1_FRB_4453 ),
    .I2(\_n6876<5>1_FRB_4455 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT110 )
  );
  LUT4 #(
    .INIT ( 16'h0010 ))
  _n679811 (
    .I0(basesoc_interface_adr_3_1_9603),
    .I1(basesoc_interface_adr_2_1_9600),
    .I2(basesoc_interface_adr_1_1_9598),
    .I3(basesoc_interface_adr_0_1_9602),
    .O(_n67981)
  );
  LUT5 #(
    .INIT ( 32'hFFFF88A8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT6121  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(_n67952),
    .I2(_n67981),
    .I3(\basesoc_interface_adr[4] ),
    .I4(\_n6888<5>1_FRB_4413 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT612 )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT3021  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT2111 ),
    .I1(_n6852),
    .I2(_n6849),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT302 )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  _n68371 (
    .I0(\basesoc_interface_adr[4] ),
    .I1(_n683711_FRB_4399),
    .O(_n6837)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT1721  (
    .I0(_n6864),
    .I1(_n6870),
    .I2(_n6867),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT172 )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT1521  (
    .I0(_n6822),
    .I1(_n6819),
    .I2(_n6816),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT152 )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT3121  (
    .I0(_n6795),
    .I1(_n6801),
    .I2(_n6807),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT312 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  basesoc_csrbankarray_csrbank3_sel_basesoc_csrbankarray_interface3_bank_bus_we_AND_384_o1 (
    .I0(\basesoc_csrbankarray_csrbank3_sel<13>1_FRB_4452 ),
    .I1(basesoc_interface_we_966),
    .O(basesoc_csrbankarray_csrbank3_sel_basesoc_csrbankarray_interface3_bank_bus_we_AND_384_o)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAA8AAAA ))
  basesoc_uart_rx_fifo_wrport_we1 (
    .I0(basesoc_uart_phy_source_valid_682),
    .I1(basesoc_uart_rx_fifo_level0[3]),
    .I2(basesoc_uart_rx_fifo_level0[1]),
    .I3(basesoc_uart_rx_fifo_level0[2]),
    .I4(basesoc_uart_rx_fifo_level0[4]),
    .I5(basesoc_uart_rx_fifo_level0[0]),
    .O(basesoc_uart_rx_fifo_wrport_we)
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \n0074<4>1  (
    .I0(basesoc_uart_rx_fifo_level0[4]),
    .I1(basesoc_uart_rx_fifo_level0[3]),
    .I2(basesoc_uart_rx_fifo_level0[2]),
    .I3(basesoc_uart_rx_fifo_level0[1]),
    .I4(basesoc_uart_rx_fifo_level0[0]),
    .O(n0074)
  );
  LUT5 #(
    .INIT ( 32'h01000000 ))
  \basesoc_csrbankarray_csrbank6_sel<13>1  (
    .I0(\basesoc_interface_adr[13] ),
    .I1(\basesoc_interface_adr[12] ),
    .I2(\basesoc_interface_adr[11] ),
    .I3(\basesoc_interface_adr[10] ),
    .I4(\basesoc_interface_adr[9] ),
    .O(basesoc_csrbankarray_csrbank6_sel)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_sdram_bankmachine2_row_open81 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[8]),
    .I1(bankmachine2_state_FSM_FFd3_977),
    .I2(bankmachine2_state_FSM_FFd2_976),
    .O(basesoc_sdram_bankmachine2_row_open_mmx_out5)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_sdram_bankmachine0_row_open61 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[8]),
    .I1(bankmachine0_state_FSM_FFd3_971),
    .I2(bankmachine0_state_FSM_FFd2_970),
    .O(basesoc_sdram_bankmachine0_row_open_mmx_out3)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_sdram_bankmachine3_row_open91 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[8]),
    .I1(bankmachine3_state_FSM_FFd3_980),
    .I2(bankmachine3_state_FSM_FFd2_979),
    .O(basesoc_sdram_bankmachine3_row_open_mmx_out6)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_sdram_bankmachine1_row_open71 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[8]),
    .I1(bankmachine1_state_FSM_FFd3_974),
    .I2(bankmachine1_state_FSM_FFd2_973),
    .O(basesoc_sdram_bankmachine1_row_open_mmx_out4)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_req_grant<1>101  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_984),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_983),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out4),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out6),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out5),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out3),
    .O(\basesoc_sdram_choose_req_grant<1>_mmx_out7 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux2621 (
    .I0(multiplexer_state_FSM_FFd2),
    .I1(multiplexer_state_FSM_FFd1_985),
    .I2(multiplexer_state_FSM_FFd3_2767),
    .I3(\basesoc_sdram_choose_req_grant<1>_mmx_out7 ),
    .I4(\basesoc_sdram_choose_cmd_grant<1>_mmx_out2 ),
    .O(array_muxed7[0])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_cmd_grant<1>51  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_981),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out4),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out6),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out5),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out3),
    .O(\basesoc_sdram_choose_cmd_grant<1>_mmx_out2 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_sdram_bankmachine2_row_open21 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[9]),
    .I1(bankmachine2_state_FSM_FFd3_977),
    .I2(bankmachine2_state_FSM_FFd2_976),
    .O(basesoc_sdram_bankmachine2_row_open_mmx_out10)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_sdram_bankmachine0_row_open21 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[9]),
    .I1(bankmachine0_state_FSM_FFd3_971),
    .I2(bankmachine0_state_FSM_FFd2_970),
    .O(basesoc_sdram_bankmachine0_row_open_mmx_out10)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_sdram_bankmachine3_row_open21 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[9]),
    .I1(bankmachine3_state_FSM_FFd3_980),
    .I2(bankmachine3_state_FSM_FFd2_979),
    .O(basesoc_sdram_bankmachine3_row_open_mmx_out10)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_sdram_bankmachine1_row_open21 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[9]),
    .I1(bankmachine1_state_FSM_FFd3_974),
    .I2(bankmachine1_state_FSM_FFd2_973),
    .O(basesoc_sdram_bankmachine1_row_open_mmx_out10)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_req_grant<1>21  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_984),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_983),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out10),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out10),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out10),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out10),
    .O(\basesoc_sdram_choose_req_grant<1>_mmx_out10 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux10311 (
    .I0(multiplexer_state_FSM_FFd2),
    .I1(multiplexer_state_FSM_FFd1_985),
    .I2(multiplexer_state_FSM_FFd3_2767),
    .I3(\basesoc_sdram_choose_req_grant<1>_mmx_out10 ),
    .I4(\basesoc_sdram_choose_cmd_grant<1>_mmx_out10 ),
    .O(array_muxed7[1])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_cmd_grant<1>21  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_981),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out10),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out10),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out10),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out10),
    .O(\basesoc_sdram_choose_cmd_grant<1>_mmx_out10 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_sdram_bankmachine2_row_open121 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]),
    .I1(bankmachine2_state_FSM_FFd3_977),
    .I2(bankmachine2_state_FSM_FFd2_976),
    .O(basesoc_sdram_bankmachine2_row_open_mmx_out9)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_sdram_bankmachine0_row_open121 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]),
    .I1(bankmachine0_state_FSM_FFd3_971),
    .I2(bankmachine0_state_FSM_FFd2_970),
    .O(basesoc_sdram_bankmachine0_row_open_mmx_out9)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_sdram_bankmachine3_row_open121 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]),
    .I1(bankmachine3_state_FSM_FFd3_980),
    .I2(bankmachine3_state_FSM_FFd2_979),
    .O(basesoc_sdram_bankmachine3_row_open_mmx_out9)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_sdram_bankmachine1_row_open121 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]),
    .I1(bankmachine1_state_FSM_FFd3_974),
    .I2(bankmachine1_state_FSM_FFd2_973),
    .O(basesoc_sdram_bankmachine1_row_open_mmx_out9)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_req_grant<1>121  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_984),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_983),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out9),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out9),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out9),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out9),
    .O(\basesoc_sdram_choose_req_grant<1>_mmx_out9 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux10211 (
    .I0(multiplexer_state_FSM_FFd2),
    .I1(multiplexer_state_FSM_FFd1_985),
    .I2(multiplexer_state_FSM_FFd3_2767),
    .I3(\basesoc_sdram_choose_req_grant<1>_mmx_out9 ),
    .I4(\basesoc_sdram_choose_cmd_grant<1>_mmx_out9 ),
    .O(array_muxed7[12])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_cmd_grant<1>121  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_981),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out9),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out9),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out9),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out9),
    .O(\basesoc_sdram_choose_cmd_grant<1>_mmx_out9 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_sdram_bankmachine2_row_open111 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[19]),
    .I1(bankmachine2_state_FSM_FFd3_977),
    .I2(bankmachine2_state_FSM_FFd2_976),
    .O(basesoc_sdram_bankmachine2_row_open_mmx_out8)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_sdram_bankmachine0_row_open111 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[19]),
    .I1(bankmachine0_state_FSM_FFd3_971),
    .I2(bankmachine0_state_FSM_FFd2_970),
    .O(basesoc_sdram_bankmachine0_row_open_mmx_out8)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_sdram_bankmachine3_row_open111 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[19]),
    .I1(bankmachine3_state_FSM_FFd3_980),
    .I2(bankmachine3_state_FSM_FFd2_979),
    .O(basesoc_sdram_bankmachine3_row_open_mmx_out8)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_sdram_bankmachine1_row_open111 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[19]),
    .I1(bankmachine1_state_FSM_FFd3_974),
    .I2(bankmachine1_state_FSM_FFd2_973),
    .O(basesoc_sdram_bankmachine1_row_open_mmx_out8)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_req_grant<1>111  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_984),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_983),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out8),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out8),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out8),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out8),
    .O(\basesoc_sdram_choose_req_grant<1>_mmx_out8 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux10112 (
    .I0(multiplexer_state_FSM_FFd2),
    .I1(multiplexer_state_FSM_FFd1_985),
    .I2(multiplexer_state_FSM_FFd3_2767),
    .I3(\basesoc_sdram_choose_req_grant<1>_mmx_out8 ),
    .I4(\basesoc_sdram_choose_cmd_grant<1>_mmx_out8 ),
    .O(array_muxed7[11])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_cmd_grant<1>111  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_981),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out8),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out8),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out8),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out8),
    .O(\basesoc_sdram_choose_cmd_grant<1>_mmx_out8 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33161 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [23]),
    .O(rhs_array_muxed33[23])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33171 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [24]),
    .O(rhs_array_muxed33[24])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33181 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [25]),
    .O(rhs_array_muxed33[25])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33191 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [26]),
    .O(rhs_array_muxed33[26])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33201 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [27]),
    .O(rhs_array_muxed33[27])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33211 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [28]),
    .O(rhs_array_muxed33[28])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed3316 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [0]),
    .O(rhs_array_muxed33[0])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33121 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [1]),
    .O(rhs_array_muxed33[1])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33231 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [2]),
    .O(rhs_array_muxed33[2])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33221 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [29]),
    .O(rhs_array_muxed33[29])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33261 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [3]),
    .O(rhs_array_muxed33[3])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33271 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [4]),
    .O(rhs_array_muxed33[4])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33281 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [5]),
    .O(rhs_array_muxed33[5])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33291 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [6]),
    .O(rhs_array_muxed33[6])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33301 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [7]),
    .O(rhs_array_muxed33[7])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33311 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [8]),
    .O(rhs_array_muxed33[8])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33321 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [9]),
    .O(rhs_array_muxed33[9])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed3321 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [10]),
    .O(rhs_array_muxed33[10])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed3331 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [11]),
    .O(rhs_array_muxed33[11])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed3341 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [12]),
    .O(rhs_array_muxed33[12])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33241 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [30]),
    .O(rhs_array_muxed33[30])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed3351 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [13]),
    .O(rhs_array_muxed33[13])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed3361 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [14]),
    .O(rhs_array_muxed33[14])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed3371 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [15]),
    .O(rhs_array_muxed33[15])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed3381 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [16]),
    .O(rhs_array_muxed33[16])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed3391 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [17]),
    .O(rhs_array_muxed33[17])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33101 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [18]),
    .O(rhs_array_muxed33[18])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33111 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [19]),
    .O(rhs_array_muxed33[19])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33131 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [20]),
    .O(rhs_array_muxed33[20])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33141 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [21]),
    .O(rhs_array_muxed33[21])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33151 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [22]),
    .O(rhs_array_muxed33[22])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_rhs_array_muxed33251 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [31]),
    .O(rhs_array_muxed33[31])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  Mmux_rhs_array_muxed32191 (
    .I0(\VexRiscv/_zz_138_ [28]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [28]),
    .I2(basesoc_grant_1671),
    .O(rhs_array_muxed32[26])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  Mmux_rhs_array_muxed32201 (
    .I0(\VexRiscv/_zz_138_ [29]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [29]),
    .I2(basesoc_grant_1671),
    .O(rhs_array_muxed32[27])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  Mmux_rhs_array_muxed32211 (
    .I0(\VexRiscv/_zz_138_ [30]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [30]),
    .I2(basesoc_grant_1671),
    .O(rhs_array_muxed32[28])
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \spiflash_counter[8]_GND_1_o_equal_1131_o<8>11  (
    .I0(spiflash_counter[1]),
    .I1(spiflash_counter[3]),
    .I2(spiflash_counter[4]),
    .I3(spiflash_counter[6]),
    .I4(spiflash_counter[7]),
    .O(\spiflash_counter[8]_GND_1_o_equal_1131_o<8>1_4562 )
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  Mmux_rhs_array_muxed3241 (
    .I0(\VexRiscv/_zz_138_ [14]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [14]),
    .I2(basesoc_grant_1671),
    .O(rhs_array_muxed32[12])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  Mmux_rhs_array_muxed3251 (
    .I0(\VexRiscv/_zz_138_ [15]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [15]),
    .I2(basesoc_grant_1671),
    .O(rhs_array_muxed32[13])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  Mmux_rhs_array_muxed32121 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_214_ [1]),
    .I2(\VexRiscv/_zz_141_ [2]),
    .I3(\VexRiscv/_zz_138_ [3]),
    .I4(\VexRiscv/_zz_212_ [1]),
    .O(rhs_array_muxed32[1])
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  Mmux_rhs_array_muxed32231 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_214_ [2]),
    .I2(\VexRiscv/_zz_141_ [2]),
    .I3(\VexRiscv/_zz_138_ [4]),
    .I4(\VexRiscv/_zz_212_ [2]),
    .O(rhs_array_muxed32[2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32241 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [5]),
    .I2(\VexRiscv/_zz_138_ [5]),
    .O(rhs_array_muxed32[3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32251 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [6]),
    .I2(\VexRiscv/_zz_138_ [6]),
    .O(rhs_array_muxed32[4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32261 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [7]),
    .I2(\VexRiscv/_zz_138_ [7]),
    .O(rhs_array_muxed32[5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32271 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [8]),
    .I2(\VexRiscv/_zz_138_ [8]),
    .O(rhs_array_muxed32[6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32281 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [9]),
    .I2(\VexRiscv/_zz_138_ [9]),
    .O(rhs_array_muxed32[7])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32291 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [10]),
    .I2(\VexRiscv/_zz_138_ [10]),
    .O(rhs_array_muxed32[8])
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \n0320<3>11  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .O(\n0320<3>1 )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \n0405<3>11  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .O(\n0405<3>1 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFEF ))
  basesoc_sdram_interface_bank1_lock_basesoc_sdram_interface_bank3_lock_OR_263_o1 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1277),
    .I2(\n0405<3>1 ),
    .I3(basesoc_sdram_bankmachine3_req_lock),
    .I4(basesoc_sdram_bankmachine2_req_lock),
    .O(basesoc_sdram_interface_bank1_lock_basesoc_sdram_interface_bank3_lock_OR_263_o)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \n0573<3>11  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .O(\n0573<3>1 )
  );
  LUT6 #(
    .INIT ( 64'hFF2222F0000022F0 ))
  \bankmachine3_state_FSM_FFd1-In1  (
    .I0(basesoc_sdram_bankmachine3_twtpcon_ready_1662),
    .I1(bankmachine3_state_FSM_FFd1_978),
    .I2(basesoc_sdram_cmd_valid1_FRB_4507),
    .I3(bankmachine3_state_FSM_FFd2_979),
    .I4(bankmachine3_state_FSM_FFd3_980),
    .I5(basesoc_sdram_bankmachine3_cmd_ready),
    .O(\bankmachine3_state_FSM_FFd1-In )
  );
  LUT6 #(
    .INIT ( 64'hFF2222F0000022F0 ))
  \bankmachine2_state_FSM_FFd1-In1  (
    .I0(basesoc_sdram_bankmachine2_twtpcon_ready_1660),
    .I1(bankmachine2_state_FSM_FFd1_975),
    .I2(basesoc_sdram_cmd_valid1_FRB_4507),
    .I3(bankmachine2_state_FSM_FFd2_976),
    .I4(bankmachine2_state_FSM_FFd3_977),
    .I5(basesoc_sdram_bankmachine2_cmd_ready),
    .O(\bankmachine2_state_FSM_FFd1-In )
  );
  LUT6 #(
    .INIT ( 64'hFF2222F0000022F0 ))
  \bankmachine1_state_FSM_FFd1-In1  (
    .I0(basesoc_sdram_bankmachine1_twtpcon_ready_1658),
    .I1(bankmachine1_state_FSM_FFd1_972),
    .I2(basesoc_sdram_cmd_valid1_FRB_4507),
    .I3(bankmachine1_state_FSM_FFd2_973),
    .I4(bankmachine1_state_FSM_FFd3_974),
    .I5(basesoc_sdram_bankmachine1_cmd_ready),
    .O(\bankmachine1_state_FSM_FFd1-In )
  );
  LUT6 #(
    .INIT ( 64'hFF2222F0000022F0 ))
  \bankmachine0_state_FSM_FFd1-In1  (
    .I0(basesoc_sdram_bankmachine0_twtpcon_ready_1656),
    .I1(bankmachine0_state_FSM_FFd1_969),
    .I2(basesoc_sdram_cmd_valid1_FRB_4507),
    .I3(bankmachine0_state_FSM_FFd2_970),
    .I4(bankmachine0_state_FSM_FFd3_971),
    .I5(basesoc_sdram_bankmachine0_cmd_ready),
    .O(\bankmachine0_state_FSM_FFd1-In )
  );
  LUT3 #(
    .INIT ( 8'h81 ))
  \_n4332<2>1  (
    .I0(bankmachine3_state_FSM_FFd3_1_9636),
    .I1(bankmachine3_state_FSM_FFd2_1_9634),
    .I2(bankmachine3_state_FSM_FFd1_978),
    .O(_n4332)
  );
  LUT3 #(
    .INIT ( 8'h81 ))
  \_n4210<2>1  (
    .I0(bankmachine1_state_FSM_FFd3_1_9638),
    .I1(bankmachine1_state_FSM_FFd2_1_9637),
    .I2(bankmachine1_state_FSM_FFd1_972),
    .O(_n4210)
  );
  LUT3 #(
    .INIT ( 8'h81 ))
  \_n4222<2>1  (
    .I0(bankmachine2_state_FSM_FFd3_1_9635),
    .I1(bankmachine2_state_FSM_FFd2_1_9633),
    .I2(bankmachine2_state_FSM_FFd1_975),
    .O(_n4222)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_rhs_array_muxed1011 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_984),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_983),
    .I2(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I3(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I4(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .O(rhs_array_muxed10)
  );
  LUT4 #(
    .INIT ( 16'hF1FF ))
  \bankmachine0_state<2>1  (
    .I0(basesoc_sdram_bankmachine0_twtpcon_ready_1656),
    .I1(bankmachine0_state_FSM_FFd2_970),
    .I2(bankmachine0_state_FSM_FFd1_969),
    .I3(bankmachine0_state_FSM_FFd3_971),
    .O(\bankmachine0_state<2>_mmx_out )
  );
  LUT4 #(
    .INIT ( 16'hF1FF ))
  \bankmachine2_state<2>1  (
    .I0(basesoc_sdram_bankmachine2_twtpcon_ready_1660),
    .I1(bankmachine2_state_FSM_FFd2_976),
    .I2(bankmachine2_state_FSM_FFd1_975),
    .I3(bankmachine2_state_FSM_FFd3_977),
    .O(\bankmachine2_state<2>_mmx_out )
  );
  LUT4 #(
    .INIT ( 16'hF1FF ))
  \bankmachine1_state<2>1  (
    .I0(basesoc_sdram_bankmachine1_twtpcon_ready_1658),
    .I1(bankmachine1_state_FSM_FFd2_973),
    .I2(bankmachine1_state_FSM_FFd1_972),
    .I3(bankmachine1_state_FSM_FFd3_974),
    .O(\bankmachine1_state<2>_mmx_out )
  );
  LUT4 #(
    .INIT ( 16'hF1FF ))
  \bankmachine3_state<2>1  (
    .I0(basesoc_sdram_bankmachine3_twtpcon_ready_1662),
    .I1(bankmachine3_state_FSM_FFd2_979),
    .I2(bankmachine3_state_FSM_FFd1_978),
    .I3(bankmachine3_state_FSM_FFd3_980),
    .O(\bankmachine3_state<2>_mmx_out )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  basesoc_sdram_choose_cmd_cmd_ready1 (
    .I0(multiplexer_state_FSM_FFd1_985),
    .I1(multiplexer_state_FSM_FFd2),
    .O(Mmux_array_muxed1111)
  );
  LUT3 #(
    .INIT ( 8'h81 ))
  \_n4286<2>1  (
    .I0(bankmachine0_state_FSM_FFd2_1_9631),
    .I1(bankmachine0_state_FSM_FFd3_1_9649),
    .I2(bankmachine0_state_FSM_FFd1_969),
    .O(_n4286)
  );
  LUT3 #(
    .INIT ( 8'hD5 ))
  basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce1 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1234),
    .I1(roundrobin0_grant_roundrobin3_grant_OR_332_o1_4581),
    .I2(basesoc_sdram_bankmachine0_cmd_ready),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce)
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux10121 (
    .I0(multiplexer_state_FSM_FFd2),
    .I1(multiplexer_state_FSM_FFd1_985),
    .I2(multiplexer_state_FSM_FFd3_2767),
    .I3(\basesoc_sdram_choose_req_grant<1>_mmx_out5 ),
    .I4(\basesoc_sdram_choose_cmd_grant<1>_mmx_out6 ),
    .O(array_muxed7[9])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_req_grant<1>81  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_984),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_983),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out6),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out5),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out6),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out6),
    .O(\basesoc_sdram_choose_req_grant<1>_mmx_out5 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_cmd_grant<1>91  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_981),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out6),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out5),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out6),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out6),
    .O(\basesoc_sdram_choose_cmd_grant<1>_mmx_out6 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux101111 (
    .I0(multiplexer_state_FSM_FFd2),
    .I1(multiplexer_state_FSM_FFd1_985),
    .I2(multiplexer_state_FSM_FFd3_2767),
    .I3(\basesoc_sdram_choose_req_grant<1>_mmx_out4 ),
    .I4(\basesoc_sdram_choose_cmd_grant<1>_mmx_out5 ),
    .O(array_muxed7[8])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_req_grant<1>71  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_984),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_983),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out5),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out4),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out4),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out5),
    .O(\basesoc_sdram_choose_req_grant<1>_mmx_out4 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_cmd_grant<1>81  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_981),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out5),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out4),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out4),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out5),
    .O(\basesoc_sdram_choose_cmd_grant<1>_mmx_out5 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux10911 (
    .I0(multiplexer_state_FSM_FFd2),
    .I1(multiplexer_state_FSM_FFd1_985),
    .I2(multiplexer_state_FSM_FFd3_2767),
    .I3(\basesoc_sdram_choose_req_grant<1>_mmx_out3 ),
    .I4(\basesoc_sdram_choose_cmd_grant<1>_mmx_out4 ),
    .O(array_muxed7[7])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_req_grant<1>61  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_984),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_983),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out3),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out3),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out3),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out4),
    .O(\basesoc_sdram_choose_req_grant<1>_mmx_out3 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_cmd_grant<1>71  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_981),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out3),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out3),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out3),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out4),
    .O(\basesoc_sdram_choose_cmd_grant<1>_mmx_out4 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux10811 (
    .I0(multiplexer_state_FSM_FFd2),
    .I1(multiplexer_state_FSM_FFd1_985),
    .I2(multiplexer_state_FSM_FFd3_2767),
    .I3(\basesoc_sdram_choose_req_grant<1>_mmx_out2 ),
    .I4(\basesoc_sdram_choose_cmd_grant<1>_mmx_out3 ),
    .O(array_muxed7[6])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_req_grant<1>51  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_984),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_983),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out2),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out2),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out2),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out2),
    .O(\basesoc_sdram_choose_req_grant<1>_mmx_out2 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_cmd_grant<1>61  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_981),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out2),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out2),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out2),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out2),
    .O(\basesoc_sdram_choose_cmd_grant<1>_mmx_out3 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux10511 (
    .I0(multiplexer_state_FSM_FFd2),
    .I1(multiplexer_state_FSM_FFd1_985),
    .I2(multiplexer_state_FSM_FFd3_2767),
    .I3(\basesoc_sdram_choose_req_grant<1>_mmx_out12 ),
    .I4(\basesoc_sdram_choose_cmd_grant<1>_mmx_out12 ),
    .O(array_muxed7[3])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_req_grant<1>41  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_984),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_983),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out12),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out12),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out12),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out12),
    .O(\basesoc_sdram_choose_req_grant<1>_mmx_out12 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_cmd_grant<1>41  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_981),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out12),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out12),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out12),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out12),
    .O(\basesoc_sdram_choose_cmd_grant<1>_mmx_out12 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux10411 (
    .I0(multiplexer_state_FSM_FFd2),
    .I1(multiplexer_state_FSM_FFd1_985),
    .I2(multiplexer_state_FSM_FFd3_2767),
    .I3(\basesoc_sdram_choose_req_grant<1>_mmx_out11 ),
    .I4(\basesoc_sdram_choose_cmd_grant<1>_mmx_out11 ),
    .O(array_muxed7[2])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_req_grant<1>31  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_984),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_983),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out11),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out11),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out11),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out11),
    .O(\basesoc_sdram_choose_req_grant<1>_mmx_out11 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_cmd_grant<1>31  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_981),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out11),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out11),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out11),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out11),
    .O(\basesoc_sdram_choose_cmd_grant<1>_mmx_out11 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux10711 (
    .I0(multiplexer_state_FSM_FFd2),
    .I1(multiplexer_state_FSM_FFd1_985),
    .I2(multiplexer_state_FSM_FFd3_2767),
    .I3(\basesoc_sdram_choose_req_grant<1>_mmx_out1 ),
    .I4(\basesoc_sdram_choose_cmd_grant<1>_mmx_out1 ),
    .O(array_muxed7[5])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_req_grant<1>11  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_984),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_983),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out1),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out1),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out1),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out1),
    .O(\basesoc_sdram_choose_req_grant<1>_mmx_out1 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_cmd_grant<1>11  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_981),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out1),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out1),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out1),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out1),
    .O(\basesoc_sdram_choose_cmd_grant<1>_mmx_out1 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux10611 (
    .I0(multiplexer_state_FSM_FFd2),
    .I1(multiplexer_state_FSM_FFd1_985),
    .I2(multiplexer_state_FSM_FFd3_2767),
    .I3(\basesoc_sdram_choose_req_grant<1>_mmx_out ),
    .I4(\basesoc_sdram_choose_cmd_grant<1>_mmx_out ),
    .O(array_muxed7[4])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_req_grant<1>1  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_984),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_983),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out),
    .O(\basesoc_sdram_choose_req_grant<1>_mmx_out )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_cmd_grant<1>1  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_981),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out),
    .O(\basesoc_sdram_choose_cmd_grant<1>_mmx_out )
  );
  LUT5 #(
    .INIT ( 32'h44F0FF00 ))
  _n5554_inv1 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I1(\n0573<3>1 ),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce1_9610),
    .O(_n5554_inv)
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  Mmux_rhs_array_muxed3231 (
    .I0(\VexRiscv/_zz_138_ [13]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [13]),
    .I2(basesoc_grant_1671),
    .O(rhs_array_muxed32[11])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  Mmux_rhs_array_muxed3221 (
    .I0(\VexRiscv/_zz_138_ [12]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [12]),
    .I2(basesoc_grant_1671),
    .O(rhs_array_muxed32[10])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  Mmux_rhs_array_muxed32301 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [11]),
    .I2(\VexRiscv/_zz_138_ [11]),
    .O(rhs_array_muxed32[9])
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  Mmux_rhs_array_muxed3281 (
    .I0(\VexRiscv/_zz_138_ [18]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [18]),
    .I2(basesoc_grant_1671),
    .O(rhs_array_muxed32[16])
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_519_o191  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1132_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[8]_AND_607_o ),
    .I2(\spiflash_i[1]_PWR_1_o_equal_1126_o ),
    .I3(spiflash_sr[25]),
    .I4(spiflash_sr[26]),
    .I5(rhs_array_muxed32[16]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[16]_MUX_502_o )
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  Mmux_rhs_array_muxed32141 (
    .I0(\VexRiscv/_zz_138_ [23]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [23]),
    .I2(basesoc_grant_1671),
    .O(rhs_array_muxed32[21])
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_519_o1151  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1132_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[8]_AND_607_o ),
    .I2(\spiflash_i[1]_PWR_1_o_equal_1126_o ),
    .I3(spiflash_sr[30]),
    .I4(spiflash_sr[31]),
    .I5(rhs_array_muxed32[21]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[21]_MUX_497_o )
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  Mmux_rhs_array_muxed32131 (
    .I0(\VexRiscv/_zz_138_ [22]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [22]),
    .I2(basesoc_grant_1671),
    .O(rhs_array_muxed32[20])
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_519_o1141  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1132_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[8]_AND_607_o ),
    .I2(\spiflash_i[1]_PWR_1_o_equal_1126_o ),
    .I3(spiflash_sr[29]),
    .I4(spiflash_sr[30]),
    .I5(rhs_array_muxed32[20]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[20]_MUX_498_o )
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  Mmux_rhs_array_muxed32111 (
    .I0(\VexRiscv/_zz_138_ [21]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [21]),
    .I2(basesoc_grant_1671),
    .O(rhs_array_muxed32[19])
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_519_o1121  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1132_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[8]_AND_607_o ),
    .I2(\spiflash_i[1]_PWR_1_o_equal_1126_o ),
    .I3(spiflash_sr[28]),
    .I4(spiflash_sr[29]),
    .I5(rhs_array_muxed32[19]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[19]_MUX_499_o )
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  Mmux_rhs_array_muxed32101 (
    .I0(\VexRiscv/_zz_138_ [20]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [20]),
    .I2(basesoc_grant_1671),
    .O(rhs_array_muxed32[18])
  );
  LUT6 #(
    .INIT ( 64'hBBABBAAA11011000 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_519_o1111  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1132_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[8]_AND_607_o ),
    .I2(\spiflash_i[1]_PWR_1_o_equal_1126_o ),
    .I3(spiflash_sr[27]),
    .I4(spiflash_sr[28]),
    .I5(rhs_array_muxed32[18]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[18]_MUX_500_o )
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  Mmux_rhs_array_muxed3261 (
    .I0(\VexRiscv/_zz_138_ [16]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [16]),
    .I2(basesoc_grant_1671),
    .O(rhs_array_muxed32[14])
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_519_o171  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1132_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[8]_AND_607_o ),
    .I2(\spiflash_i[1]_PWR_1_o_equal_1126_o ),
    .I3(spiflash_sr[23]),
    .I4(spiflash_sr[24]),
    .I5(rhs_array_muxed32[14]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[14]_MUX_504_o )
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  Mmux_rhs_array_muxed3271 (
    .I0(\VexRiscv/_zz_138_ [17]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [17]),
    .I2(basesoc_grant_1671),
    .O(rhs_array_muxed32[15])
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_519_o181  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1132_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[8]_AND_607_o ),
    .I2(\spiflash_i[1]_PWR_1_o_equal_1126_o ),
    .I3(spiflash_sr[24]),
    .I4(spiflash_sr[25]),
    .I5(rhs_array_muxed32[15]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[15]_MUX_503_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \spiflash_i[1]_PWR_1_o_equal_1126_o<1>1  (
    .I0(spiflash_clk1_1152),
    .I1(basesoc_sdram_bandwidth_period_756),
    .O(\spiflash_i[1]_PWR_1_o_equal_1126_o )
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  Mmux_rhs_array_muxed3291 (
    .I0(\VexRiscv/_zz_138_ [19]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [19]),
    .I2(basesoc_grant_1671),
    .O(rhs_array_muxed32[17])
  );
  LUT6 #(
    .INIT ( 64'hFFEFFEEE55455444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_519_o1101  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1132_o ),
    .I1(\spiflash_bus_cyc_spiflash_counter[8]_AND_607_o ),
    .I2(\spiflash_i[1]_PWR_1_o_equal_1126_o ),
    .I3(spiflash_sr[26]),
    .I4(spiflash_sr[27]),
    .I5(rhs_array_muxed32[17]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[17]_MUX_501_o )
  );
  LUT4 #(
    .INIT ( 16'h0110 ))
  \Mmux_spiflash_counter[8]_GND_1_o_mux_1142_OUT21  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1131_o ),
    .I1(\spiflash_counter[8]_PWR_1_o_equal_1137_o ),
    .I2(spiflash_counter[0]),
    .I3(spiflash_counter[1]),
    .O(\spiflash_counter[8]_GND_1_o_mux_1142_OUT<1> )
  );
  LUT4 #(
    .INIT ( 16'h0110 ))
  \Mmux_spiflash_counter[8]_GND_1_o_mux_1142_OUT71  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1131_o ),
    .I1(\spiflash_counter[8]_PWR_1_o_equal_1137_o ),
    .I2(\Madd_spiflash_counter[8]_GND_1_o_add_1138_OUT_cy<5> ),
    .I3(spiflash_counter[6]),
    .O(\spiflash_counter[8]_GND_1_o_mux_1142_OUT<6> )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  mux120111 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(new_master_wdata_ready_877),
    .I2(litedramwishbone2native_state_FSM_FFd1),
    .O(mux12011_4566)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  basesoc_vexriscv_ibus_ack1 (
    .I0(basesoc_grant_1671),
    .I1(basesoc_shared_ack),
    .O(basesoc_vexriscv_ibus_ack)
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  Mmux_rhs_array_muxed3211 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_214_ [0]),
    .I2(\VexRiscv/_zz_141_ [2]),
    .I3(\VexRiscv/_zz_138_ [2]),
    .I4(\VexRiscv/_zz_212_ [0]),
    .O(rhs_array_muxed32[0])
  );
  LUT4 #(
    .INIT ( 16'h8F88 ))
  \cache_state_FSM_FFd1-In1  (
    .I0(cache_state_FSM_FFd2_3739),
    .I1(cache_state_FSM_FFd3_3738),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_987),
    .O(\cache_state_FSM_FFd1-In )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  litedramwishbone2native_state_basesoc_ack1 (
    .I0(litedramwishbone2native_state_FSM_FFd1),
    .I1(new_master_wdata_ready_877),
    .I2(litedramwishbone2native_state_FSM_FFd2_2148),
    .I3(new_master_rdata_valid5_883),
    .O(basesoc_ack)
  );
  LUT6 #(
    .INIT ( 64'h1505140411011000 ))
  mux11011 (
    .I0(multiplexer_state_FSM_FFd1_985),
    .I1(multiplexer_state_FSM_FFd3_2767),
    .I2(multiplexer_state_FSM_FFd2),
    .I3(basesoc_sdram_cmd_payload_a[10]),
    .I4(\basesoc_sdram_choose_req_grant<1>_mmx_out6 ),
    .I5(\basesoc_sdram_choose_cmd_grant<1>_mmx_out7 ),
    .O(array_muxed7[10])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_req_grant<1>91  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_984),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_983),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out7),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out7),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out7),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out7),
    .O(\basesoc_sdram_choose_req_grant<1>_mmx_out6 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_rhs_array_muxed911 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_984),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd1_983),
    .I2(basesoc_sdram_bankmachine1_cmd_payload_is_read),
    .I3(basesoc_sdram_bankmachine3_cmd_payload_is_read),
    .I4(basesoc_sdram_bankmachine2_cmd_payload_is_read),
    .I5(basesoc_sdram_bankmachine0_cmd_payload_is_read),
    .O(rhs_array_muxed9)
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \_n4358<2>1  (
    .I0(bankmachine2_state_FSM_FFd2_976),
    .I1(bankmachine2_state_FSM_FFd3_977),
    .I2(bankmachine2_state_FSM_FFd1_975),
    .O(_n4358)
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \_n4318<2>1  (
    .I0(bankmachine1_state_FSM_FFd2_973),
    .I1(bankmachine1_state_FSM_FFd3_974),
    .I2(bankmachine1_state_FSM_FFd1_972),
    .O(_n4318)
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \_n4522<2>1  (
    .I0(bankmachine3_state_FSM_FFd2_979),
    .I1(bankmachine3_state_FSM_FFd3_980),
    .I2(bankmachine3_state_FSM_FFd1_978),
    .O(_n4522)
  );
  LUT5 #(
    .INIT ( 32'hD2D0DAD8 ))
  \multiplexer_state_FSM_FFd3-In1  (
    .I0(multiplexer_state_FSM_FFd3_2767),
    .I1(multiplexer_state_FSM_FFd2),
    .I2(multiplexer_state_FSM_FFd1_985),
    .I3(\multiplexer_state_FSM_FFd1-In1_4593 ),
    .I4(basesoc_sdram_twtrcon_ready_1670),
    .O(\multiplexer_state_FSM_FFd3-In )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \basesoc_sdram_max_time1<3>1  (
    .I0(basesoc_sdram_time1[3]),
    .I1(basesoc_sdram_time1[2]),
    .I2(basesoc_sdram_time1[1]),
    .I3(basesoc_sdram_time1[0]),
    .O(basesoc_sdram_max_time1)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \basesoc_sdram_choose_cmd_grant<1>101  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_981),
    .I2(basesoc_sdram_bankmachine1_row_open_mmx_out7),
    .I3(basesoc_sdram_bankmachine3_row_open_mmx_out7),
    .I4(basesoc_sdram_bankmachine2_row_open_mmx_out7),
    .I5(basesoc_sdram_bankmachine0_row_open_mmx_out7),
    .O(\basesoc_sdram_choose_cmd_grant<1>_mmx_out7 )
  );
  LUT6 #(
    .INIT ( 64'h0000000200020002 ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we111 (
    .I0(litedramwishbone2native_state_FSM_FFd3_2150),
    .I1(basesoc_sdram_interface_bank1_lock_basesoc_sdram_interface_bank3_lock_OR_263_o),
    .I2(rhs_array_muxed32[10]),
    .I3(rhs_array_muxed32[9]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .I5(\n0320<3>1 ),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we)
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  basesoc_uart_phy_sink_valid_basesoc_uart_phy_sink_ready_AND_590_o1 (
    .I0(basesoc_uart_phy_sink_ready_648),
    .I1(basesoc_uart_phy_tx_busy_1641),
    .I2(basesoc_uart_tx_fifo_readable_1645),
    .O(basesoc_uart_phy_sink_valid_basesoc_uart_phy_sink_ready_AND_590_o)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  basesoc_uart_phy_uart_clk_txen_basesoc_uart_phy_tx_busy_AND_591_o1 (
    .I0(basesoc_uart_phy_uart_clk_txen_681),
    .I1(basesoc_uart_phy_tx_busy_1641),
    .O(basesoc_uart_phy_uart_clk_txen_basesoc_uart_phy_tx_busy_AND_591_o)
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  \basesoc_sdram_generator_counter[3]_PWR_1_o_equal_1156_o1  (
    .I0(basesoc_sdram_generator_counter[3]),
    .I1(basesoc_sdram_generator_counter[0]),
    .I2(basesoc_sdram_generator_counter[1]),
    .I3(basesoc_sdram_generator_counter[2]),
    .O(\basesoc_sdram_generator_counter[3]_PWR_1_o_equal_1156_o )
  );
  LUT4 #(
    .INIT ( 16'h4555 ))
  \basesoc_sdram_generator_counter[3]_GND_1_o_mux_1161_OUT<0>1  (
    .I0(basesoc_sdram_generator_counter[0]),
    .I1(basesoc_sdram_generator_counter[2]),
    .I2(basesoc_sdram_generator_counter[1]),
    .I3(basesoc_sdram_generator_counter[3]),
    .O(\basesoc_sdram_generator_counter[3]_GND_1_o_mux_1161_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'h7777777FFFFFFFFF ))
  \dna_cnt[6]_PWR_1_o_LessThan_1105_o11  (
    .I0(dna_cnt[4]),
    .I1(dna_cnt[5]),
    .I2(dna_cnt[3]),
    .I3(dna_cnt[1]),
    .I4(dna_cnt[2]),
    .I5(dna_cnt[6]),
    .O(\dna_cnt[6]_PWR_1_o_LessThan_1105_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \dna_cnt[6]_GND_1_o_LessThan_1621_o21  (
    .I0(dna_cnt[4]),
    .I1(dna_cnt[5]),
    .I2(dna_cnt[6]),
    .I3(dna_cnt[1]),
    .I4(dna_cnt[2]),
    .I5(dna_cnt[3]),
    .O(\dna_cnt[6]_GND_1_o_LessThan_1621_o )
  );
  LUT5 #(
    .INIT ( 32'h28888888 ))
  Mcount_basesoc_uart_phy_rx_bitcount31 (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(basesoc_uart_phy_rx_bitcount[3]),
    .I2(basesoc_uart_phy_rx_bitcount[2]),
    .I3(basesoc_uart_phy_rx_bitcount[0]),
    .I4(basesoc_uart_phy_rx_bitcount[1]),
    .O(Mcount_basesoc_uart_phy_rx_bitcount3)
  );
  LUT4 #(
    .INIT ( 16'h2888 ))
  Mcount_basesoc_uart_phy_rx_bitcount21 (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(basesoc_uart_phy_rx_bitcount[2]),
    .I2(basesoc_uart_phy_rx_bitcount[0]),
    .I3(basesoc_uart_phy_rx_bitcount[1]),
    .O(Mcount_basesoc_uart_phy_rx_bitcount2)
  );
  LUT3 #(
    .INIT ( 8'h28 ))
  Mcount_basesoc_uart_phy_rx_bitcount11 (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(basesoc_uart_phy_rx_bitcount[0]),
    .I2(basesoc_uart_phy_rx_bitcount[1]),
    .O(Mcount_basesoc_uart_phy_rx_bitcount1)
  );
  LUT4 #(
    .INIT ( 16'h6CCC ))
  \Result<3>31  (
    .I0(basesoc_uart_tx_fifo_produce[2]),
    .I1(basesoc_uart_tx_fifo_produce[3]),
    .I2(basesoc_uart_tx_fifo_produce[0]),
    .I3(basesoc_uart_tx_fifo_produce[1]),
    .O(\Result<3>3 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Result<2>31  (
    .I0(basesoc_uart_tx_fifo_produce[2]),
    .I1(basesoc_uart_tx_fifo_produce[0]),
    .I2(basesoc_uart_tx_fifo_produce[1]),
    .O(\Result<2>3 )
  );
  LUT4 #(
    .INIT ( 16'h6CCC ))
  \Result<3>21  (
    .I0(basesoc_uart_rx_fifo_produce[2]),
    .I1(basesoc_uart_rx_fifo_produce[3]),
    .I2(basesoc_uart_rx_fifo_produce[0]),
    .I3(basesoc_uart_rx_fifo_produce[1]),
    .O(\Result<3>2 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Result<2>21  (
    .I0(basesoc_uart_rx_fifo_produce[2]),
    .I1(basesoc_uart_rx_fifo_produce[0]),
    .I2(basesoc_uart_rx_fifo_produce[1]),
    .O(\Result<2>2 )
  );
  LUT4 #(
    .INIT ( 16'h6CCC ))
  \Result<3>61  (
    .I0(basesoc_uart_rx_fifo_consume[2]),
    .I1(basesoc_uart_rx_fifo_consume[3]),
    .I2(basesoc_uart_rx_fifo_consume[0]),
    .I3(basesoc_uart_rx_fifo_consume[1]),
    .O(\Result<3>6 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Result<2>61  (
    .I0(basesoc_uart_rx_fifo_consume[2]),
    .I1(basesoc_uart_rx_fifo_consume[0]),
    .I2(basesoc_uart_rx_fifo_consume[1]),
    .O(\Result<2>6 )
  );
  LUT4 #(
    .INIT ( 16'h6CCC ))
  \Result<3>41  (
    .I0(basesoc_uart_tx_fifo_consume[2]),
    .I1(basesoc_uart_tx_fifo_consume[3]),
    .I2(basesoc_uart_tx_fifo_consume[0]),
    .I3(basesoc_uart_tx_fifo_consume[1]),
    .O(\Result<3>4 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Result<2>41  (
    .I0(basesoc_uart_tx_fifo_consume[2]),
    .I1(basesoc_uart_tx_fifo_consume[0]),
    .I2(basesoc_uart_tx_fifo_consume[1]),
    .O(\Result<2>4 )
  );
  LUT6 #(
    .INIT ( 64'h6AAAAAAAAAAAAAAA ))
  \Result<5>21  (
    .I0(dna_cnt[5]),
    .I1(dna_cnt[2]),
    .I2(dna_cnt[3]),
    .I3(dna_cnt[4]),
    .I4(dna_cnt[0]),
    .I5(dna_cnt[1]),
    .O(\Result<5>2 )
  );
  LUT5 #(
    .INIT ( 32'h78F0F0F0 ))
  \Result<4>41  (
    .I0(dna_cnt[2]),
    .I1(dna_cnt[3]),
    .I2(dna_cnt[4]),
    .I3(dna_cnt[0]),
    .I4(dna_cnt[1]),
    .O(\Result<4>4 )
  );
  LUT4 #(
    .INIT ( 16'h6CCC ))
  \Result<3>81  (
    .I0(dna_cnt[2]),
    .I1(dna_cnt[3]),
    .I2(dna_cnt[0]),
    .I3(dna_cnt[1]),
    .O(\Result<3>8 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \Result<2>81  (
    .I0(dna_cnt[2]),
    .I1(dna_cnt[0]),
    .I2(dna_cnt[1]),
    .O(\Result<2>8 )
  );
  LUT4 #(
    .INIT ( 16'hCCC9 ))
  \Result<3>141  (
    .I0(basesoc_sdram_time0[2]),
    .I1(basesoc_sdram_time0[3]),
    .I2(basesoc_sdram_time0[0]),
    .I3(basesoc_sdram_time0[1]),
    .O(\Result<3>14 )
  );
  LUT3 #(
    .INIT ( 8'hA9 ))
  \Result<2>221  (
    .I0(basesoc_sdram_time0[2]),
    .I1(basesoc_sdram_time0[0]),
    .I2(basesoc_sdram_time0[1]),
    .O(\Result<2>22 )
  );
  LUT5 #(
    .INIT ( 32'hAAAAAAA9 ))
  \Result<4>51  (
    .I0(basesoc_sdram_time0[4]),
    .I1(basesoc_sdram_time0[2]),
    .I2(basesoc_sdram_time0[3]),
    .I3(basesoc_sdram_time0[0]),
    .I4(basesoc_sdram_time0[1]),
    .O(\Result<4>5 )
  );
  LUT4 #(
    .INIT ( 16'hCCC9 ))
  \Result<3>151  (
    .I0(basesoc_sdram_time1[2]),
    .I1(basesoc_sdram_time1[3]),
    .I2(basesoc_sdram_time1[0]),
    .I3(basesoc_sdram_time1[1]),
    .O(\Result<3>15 )
  );
  LUT3 #(
    .INIT ( 8'hA9 ))
  \Result<2>231  (
    .I0(basesoc_sdram_time1[2]),
    .I1(basesoc_sdram_time1[0]),
    .I2(basesoc_sdram_time1[1]),
    .O(\Result<2>23 )
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  GND_1_o_GND_1_o_MUX_367_o2 (
    .I0(basesoc_uart_phy_rx_bitcount[0]),
    .I1(basesoc_uart_phy_rx_bitcount[3]),
    .I2(xilinxmultiregimpl0_regs1_29),
    .I3(GND_1_o_GND_1_o_MUX_367_o1),
    .O(GND_1_o_GND_1_o_MUX_367_o)
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  GND_1_o_GND_1_o_MUX_367_o11 (
    .I0(basesoc_uart_phy_uart_clk_rxen_715),
    .I1(basesoc_uart_phy_rx_bitcount[2]),
    .I2(basesoc_uart_phy_rx_busy_192),
    .I3(basesoc_uart_phy_rx_bitcount[1]),
    .O(GND_1_o_GND_1_o_MUX_367_o1)
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  \basesoc_sdram_generator_counter[3]_GND_1_o_equal_1155_o1  (
    .I0(basesoc_sdram_generator_counter[0]),
    .I1(basesoc_sdram_generator_counter[2]),
    .I2(basesoc_sdram_generator_counter[1]),
    .I3(basesoc_sdram_generator_counter[3]),
    .O(\basesoc_sdram_generator_counter[3]_GND_1_o_equal_1155_o )
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  \basesoc_sdram_generator_counter[3]_GND_1_o_equal_1154_o1  (
    .I0(basesoc_sdram_generator_counter[1]),
    .I1(basesoc_sdram_generator_counter[2]),
    .I2(basesoc_sdram_generator_counter[3]),
    .I3(basesoc_sdram_generator_counter[0]),
    .O(\basesoc_sdram_generator_counter[3]_GND_1_o_equal_1154_o )
  );
  LUT4 #(
    .INIT ( 16'hBA10 ))
  _n5431_inv21 (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(xilinxmultiregimpl0_regs1_29),
    .I2(basesoc_uart_phy_rx_r_135),
    .I3(basesoc_uart_phy_uart_clk_rxen_715),
    .O(_n5431_inv)
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  Mmux_array_muxed1311 (
    .I0(multiplexer_state_FSM_FFd2),
    .I1(multiplexer_state_FSM_FFd1_985),
    .I2(multiplexer_state_FSM_FFd3_2767),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd2),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_984),
    .O(array_muxed13[0])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux13122 (
    .I0(multiplexer_state_FSM_FFd2),
    .I1(multiplexer_state_FSM_FFd1_985),
    .I2(multiplexer_state_FSM_FFd3_2767),
    .I3(\basesoc_sdram_choose_cmd_grant<1>_mmx_out2 ),
    .I4(\basesoc_sdram_choose_req_grant<1>_mmx_out7 ),
    .O(array_muxed14[0])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux13141 (
    .I0(multiplexer_state_FSM_FFd2),
    .I1(multiplexer_state_FSM_FFd1_985),
    .I2(multiplexer_state_FSM_FFd3_2767),
    .I3(\basesoc_sdram_choose_cmd_grant<1>_mmx_out10 ),
    .I4(\basesoc_sdram_choose_req_grant<1>_mmx_out10 ),
    .O(array_muxed14[1])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux13131 (
    .I0(multiplexer_state_FSM_FFd2),
    .I1(multiplexer_state_FSM_FFd1_985),
    .I2(multiplexer_state_FSM_FFd3_2767),
    .I3(\basesoc_sdram_choose_cmd_grant<1>_mmx_out9 ),
    .I4(\basesoc_sdram_choose_req_grant<1>_mmx_out9 ),
    .O(array_muxed14[12])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux131211 (
    .I0(multiplexer_state_FSM_FFd2),
    .I1(multiplexer_state_FSM_FFd1_985),
    .I2(multiplexer_state_FSM_FFd3_2767),
    .I3(\basesoc_sdram_choose_cmd_grant<1>_mmx_out8 ),
    .I4(\basesoc_sdram_choose_req_grant<1>_mmx_out8 ),
    .O(array_muxed14[11])
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  Mmux_array_muxed1321 (
    .I0(multiplexer_state_FSM_FFd2),
    .I1(multiplexer_state_FSM_FFd1_985),
    .I2(multiplexer_state_FSM_FFd3_2767),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd1_981),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd1_983),
    .O(array_muxed13[1])
  );
  LUT6 #(
    .INIT ( 64'hFFFDFFFFFE03FFFF ))
  \basesoc_sdram_choose_req_grant_FSM_FFd1-In311  (
    .I0(multiplexer_state_FSM_FFd3_2767),
    .I1(multiplexer_state_FSM_FFd1_985),
    .I2(\multiplexer_state_FSM_FFd2-In61 ),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_is_read),
    .I4(basesoc_sdram_bankmachine1_cmd_valid),
    .I5(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd1-In31 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine0_row_open91 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[7]),
    .I1(bankmachine0_state_FSM_FFd3_971),
    .I2(bankmachine0_state_FSM_FFd2_970),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[17]),
    .O(basesoc_sdram_bankmachine0_row_open_mmx_out6)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine3_row_open81 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[7]),
    .I1(bankmachine3_state_FSM_FFd3_980),
    .I2(bankmachine3_state_FSM_FFd2_979),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[17]),
    .O(basesoc_sdram_bankmachine3_row_open_mmx_out5)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine1_row_open91 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[7]),
    .I1(bankmachine1_state_FSM_FFd3_974),
    .I2(bankmachine1_state_FSM_FFd2_973),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[17]),
    .O(basesoc_sdram_bankmachine1_row_open_mmx_out6)
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux131121 (
    .I0(multiplexer_state_FSM_FFd2),
    .I1(multiplexer_state_FSM_FFd1_985),
    .I2(multiplexer_state_FSM_FFd3_2767),
    .I3(\basesoc_sdram_choose_cmd_grant<1>_mmx_out6 ),
    .I4(\basesoc_sdram_choose_req_grant<1>_mmx_out5 ),
    .O(array_muxed14[9])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine2_row_open91 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[7]),
    .I1(bankmachine2_state_FSM_FFd3_977),
    .I2(bankmachine2_state_FSM_FFd2_976),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[17]),
    .O(basesoc_sdram_bankmachine2_row_open_mmx_out6)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine0_row_open81 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[6]),
    .I1(bankmachine0_state_FSM_FFd3_971),
    .I2(bankmachine0_state_FSM_FFd2_970),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[16]),
    .O(basesoc_sdram_bankmachine0_row_open_mmx_out5)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine3_row_open71 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[6]),
    .I1(bankmachine3_state_FSM_FFd3_980),
    .I2(bankmachine3_state_FSM_FFd2_979),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[16]),
    .O(basesoc_sdram_bankmachine3_row_open_mmx_out4)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine1_row_open81 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[6]),
    .I1(bankmachine1_state_FSM_FFd3_974),
    .I2(bankmachine1_state_FSM_FFd2_973),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[16]),
    .O(basesoc_sdram_bankmachine1_row_open_mmx_out5)
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux1311111 (
    .I0(multiplexer_state_FSM_FFd2),
    .I1(multiplexer_state_FSM_FFd1_985),
    .I2(multiplexer_state_FSM_FFd3_2767),
    .I3(\basesoc_sdram_choose_cmd_grant<1>_mmx_out5 ),
    .I4(\basesoc_sdram_choose_req_grant<1>_mmx_out4 ),
    .O(array_muxed14[8])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine2_row_open71 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[6]),
    .I1(bankmachine2_state_FSM_FFd3_977),
    .I2(bankmachine2_state_FSM_FFd2_976),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[16]),
    .O(basesoc_sdram_bankmachine2_row_open_mmx_out4)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine0_row_open71 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[5]),
    .I1(bankmachine0_state_FSM_FFd3_971),
    .I2(bankmachine0_state_FSM_FFd2_970),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[15]),
    .O(basesoc_sdram_bankmachine0_row_open_mmx_out4)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine3_row_open61 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[5]),
    .I1(bankmachine3_state_FSM_FFd3_980),
    .I2(bankmachine3_state_FSM_FFd2_979),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[15]),
    .O(basesoc_sdram_bankmachine3_row_open_mmx_out3)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine1_row_open61 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[5]),
    .I1(bankmachine1_state_FSM_FFd3_974),
    .I2(bankmachine1_state_FSM_FFd2_973),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[15]),
    .O(basesoc_sdram_bankmachine1_row_open_mmx_out3)
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux131101 (
    .I0(multiplexer_state_FSM_FFd2),
    .I1(multiplexer_state_FSM_FFd1_985),
    .I2(multiplexer_state_FSM_FFd3_2767),
    .I3(\basesoc_sdram_choose_cmd_grant<1>_mmx_out4 ),
    .I4(\basesoc_sdram_choose_req_grant<1>_mmx_out3 ),
    .O(array_muxed14[7])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine2_row_open61 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[5]),
    .I1(bankmachine2_state_FSM_FFd3_977),
    .I2(bankmachine2_state_FSM_FFd2_976),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[15]),
    .O(basesoc_sdram_bankmachine2_row_open_mmx_out3)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine0_row_open51 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[4]),
    .I1(bankmachine0_state_FSM_FFd3_971),
    .I2(bankmachine0_state_FSM_FFd2_970),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[14]),
    .O(basesoc_sdram_bankmachine0_row_open_mmx_out2)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine3_row_open51 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[4]),
    .I1(bankmachine3_state_FSM_FFd3_980),
    .I2(bankmachine3_state_FSM_FFd2_979),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[14]),
    .O(basesoc_sdram_bankmachine3_row_open_mmx_out2)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine1_row_open51 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[4]),
    .I1(bankmachine1_state_FSM_FFd3_974),
    .I2(bankmachine1_state_FSM_FFd2_973),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[14]),
    .O(basesoc_sdram_bankmachine1_row_open_mmx_out2)
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux13191 (
    .I0(multiplexer_state_FSM_FFd2),
    .I1(multiplexer_state_FSM_FFd1_985),
    .I2(multiplexer_state_FSM_FFd3_2767),
    .I3(\basesoc_sdram_choose_cmd_grant<1>_mmx_out3 ),
    .I4(\basesoc_sdram_choose_req_grant<1>_mmx_out2 ),
    .O(array_muxed14[6])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine2_row_open51 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[4]),
    .I1(bankmachine2_state_FSM_FFd3_977),
    .I2(bankmachine2_state_FSM_FFd2_976),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[14]),
    .O(basesoc_sdram_bankmachine2_row_open_mmx_out2)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine0_row_open41 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[1]),
    .I1(bankmachine0_state_FSM_FFd3_971),
    .I2(bankmachine0_state_FSM_FFd2_970),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[11]),
    .O(basesoc_sdram_bankmachine0_row_open_mmx_out12)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine3_row_open41 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[1]),
    .I1(bankmachine3_state_FSM_FFd3_980),
    .I2(bankmachine3_state_FSM_FFd2_979),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[11]),
    .O(basesoc_sdram_bankmachine3_row_open_mmx_out12)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine1_row_open41 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[1]),
    .I1(bankmachine1_state_FSM_FFd3_974),
    .I2(bankmachine1_state_FSM_FFd2_973),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[11]),
    .O(basesoc_sdram_bankmachine1_row_open_mmx_out12)
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux13161 (
    .I0(multiplexer_state_FSM_FFd2),
    .I1(multiplexer_state_FSM_FFd1_985),
    .I2(multiplexer_state_FSM_FFd3_2767),
    .I3(\basesoc_sdram_choose_cmd_grant<1>_mmx_out12 ),
    .I4(\basesoc_sdram_choose_req_grant<1>_mmx_out12 ),
    .O(array_muxed14[3])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine2_row_open41 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[1]),
    .I1(bankmachine2_state_FSM_FFd3_977),
    .I2(bankmachine2_state_FSM_FFd2_976),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[11]),
    .O(basesoc_sdram_bankmachine2_row_open_mmx_out12)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine2_row_open11 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[3]),
    .I1(bankmachine2_state_FSM_FFd3_977),
    .I2(bankmachine2_state_FSM_FFd2_976),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[13]),
    .O(basesoc_sdram_bankmachine2_row_open_mmx_out1)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine2_row_open1 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[2]),
    .I1(bankmachine2_state_FSM_FFd3_977),
    .I2(bankmachine2_state_FSM_FFd2_976),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[12]),
    .O(basesoc_sdram_bankmachine2_row_open_mmx_out)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine2_row_open31 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[0]),
    .I1(bankmachine2_state_FSM_FFd3_977),
    .I2(bankmachine2_state_FSM_FFd2_976),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[10]),
    .O(basesoc_sdram_bankmachine2_row_open_mmx_out11)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine3_row_open31 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[0]),
    .I1(bankmachine3_state_FSM_FFd3_980),
    .I2(bankmachine3_state_FSM_FFd2_979),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[10]),
    .O(basesoc_sdram_bankmachine3_row_open_mmx_out11)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine1_row_open31 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[0]),
    .I1(bankmachine1_state_FSM_FFd3_974),
    .I2(bankmachine1_state_FSM_FFd2_973),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[10]),
    .O(basesoc_sdram_bankmachine1_row_open_mmx_out11)
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux13151 (
    .I0(multiplexer_state_FSM_FFd2),
    .I1(multiplexer_state_FSM_FFd1_985),
    .I2(multiplexer_state_FSM_FFd3_2767),
    .I3(\basesoc_sdram_choose_cmd_grant<1>_mmx_out11 ),
    .I4(\basesoc_sdram_choose_req_grant<1>_mmx_out11 ),
    .O(array_muxed14[2])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine0_row_open31 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[0]),
    .I1(bankmachine0_state_FSM_FFd3_971),
    .I2(bankmachine0_state_FSM_FFd2_970),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[10]),
    .O(basesoc_sdram_bankmachine0_row_open_mmx_out11)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine0_row_open2 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[2]),
    .I1(bankmachine0_state_FSM_FFd3_971),
    .I2(bankmachine0_state_FSM_FFd2_970),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[12]),
    .O(basesoc_sdram_bankmachine0_row_open_mmx_out)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine0_row_open11 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[3]),
    .I1(bankmachine0_state_FSM_FFd3_971),
    .I2(bankmachine0_state_FSM_FFd2_970),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[13]),
    .O(basesoc_sdram_bankmachine0_row_open_mmx_out1)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine3_row_open11 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[3]),
    .I1(bankmachine3_state_FSM_FFd3_980),
    .I2(bankmachine3_state_FSM_FFd2_979),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[13]),
    .O(basesoc_sdram_bankmachine3_row_open_mmx_out1)
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux13181 (
    .I0(multiplexer_state_FSM_FFd2),
    .I1(multiplexer_state_FSM_FFd1_985),
    .I2(multiplexer_state_FSM_FFd3_2767),
    .I3(\basesoc_sdram_choose_cmd_grant<1>_mmx_out1 ),
    .I4(\basesoc_sdram_choose_req_grant<1>_mmx_out1 ),
    .O(array_muxed14[5])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine1_row_open11 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[3]),
    .I1(bankmachine1_state_FSM_FFd3_974),
    .I2(bankmachine1_state_FSM_FFd2_973),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[13]),
    .O(basesoc_sdram_bankmachine1_row_open_mmx_out1)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine1_row_open1 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[2]),
    .I1(bankmachine1_state_FSM_FFd3_974),
    .I2(bankmachine1_state_FSM_FFd2_973),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[12]),
    .O(basesoc_sdram_bankmachine1_row_open_mmx_out)
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux13171 (
    .I0(multiplexer_state_FSM_FFd2),
    .I1(multiplexer_state_FSM_FFd1_985),
    .I2(multiplexer_state_FSM_FFd3_2767),
    .I3(\basesoc_sdram_choose_cmd_grant<1>_mmx_out ),
    .I4(\basesoc_sdram_choose_req_grant<1>_mmx_out ),
    .O(array_muxed14[4])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine3_row_open1 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[2]),
    .I1(bankmachine3_state_FSM_FFd3_980),
    .I2(bankmachine3_state_FSM_FFd2_979),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[12]),
    .O(basesoc_sdram_bankmachine3_row_open_mmx_out)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine3_row_open101 (
    .I0(basesoc_sdram_bankmachine3_auto_precharge),
    .I1(bankmachine3_state_FSM_FFd3_980),
    .I2(bankmachine3_state_FSM_FFd2_979),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[18]),
    .O(basesoc_sdram_bankmachine3_row_open_mmx_out7)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine1_row_open101 (
    .I0(basesoc_sdram_bankmachine1_auto_precharge),
    .I1(bankmachine1_state_FSM_FFd3_974),
    .I2(bankmachine1_state_FSM_FFd2_973),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[18]),
    .O(basesoc_sdram_bankmachine1_row_open_mmx_out7)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine2_row_open101 (
    .I0(basesoc_sdram_bankmachine2_auto_precharge),
    .I1(bankmachine2_state_FSM_FFd3_977),
    .I2(bankmachine2_state_FSM_FFd2_976),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[18]),
    .O(basesoc_sdram_bankmachine2_row_open_mmx_out7)
  );
  LUT6 #(
    .INIT ( 64'h0002000001FC0000 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd2-In411  (
    .I0(multiplexer_state_FSM_FFd3_2767),
    .I1(multiplexer_state_FSM_FFd1_985),
    .I2(\multiplexer_state_FSM_FFd2-In61 ),
    .I3(basesoc_sdram_bankmachine3_cmd_payload_is_read),
    .I4(basesoc_sdram_bankmachine3_cmd_valid),
    .I5(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd2-In41_4603 )
  );
  LUT6 #(
    .INIT ( 64'hFFFDFFFFFE03FFFF ))
  \basesoc_sdram_choose_req_grant_FSM_FFd2-In31  (
    .I0(multiplexer_state_FSM_FFd3_2767),
    .I1(multiplexer_state_FSM_FFd1_985),
    .I2(\multiplexer_state_FSM_FFd2-In61 ),
    .I3(basesoc_sdram_bankmachine2_cmd_payload_is_read),
    .I4(basesoc_sdram_bankmachine2_cmd_valid),
    .I5(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd2-In3 )
  );
  LUT5 #(
    .INIT ( 32'h11100100 ))
  mux131111 (
    .I0(multiplexer_state_FSM_FFd2),
    .I1(multiplexer_state_FSM_FFd1_985),
    .I2(multiplexer_state_FSM_FFd3_2767),
    .I3(\basesoc_sdram_choose_cmd_grant<1>_mmx_out7 ),
    .I4(\basesoc_sdram_choose_req_grant<1>_mmx_out6 ),
    .O(array_muxed14[10])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_sdram_bankmachine0_row_open101 (
    .I0(basesoc_sdram_bankmachine0_auto_precharge),
    .I1(bankmachine0_state_FSM_FFd3_971),
    .I2(bankmachine0_state_FSM_FFd2_970),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[18]),
    .O(basesoc_sdram_bankmachine0_row_open_mmx_out7)
  );
  LUT5 #(
    .INIT ( 32'h07000000 ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we111 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I1(\n0573<3>1 ),
    .I2(basesoc_sdram_bankmachine2_req_lock),
    .I3(rhs_array_muxed32[9]),
    .I4(basesoc_port_cmd_ready4_4572),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we)
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  \basesoc_uart_tx_trigger<4>1  (
    .I0(basesoc_uart_tx_fifo_level0[4]),
    .I1(basesoc_uart_tx_fifo_level0[3]),
    .I2(basesoc_uart_tx_fifo_level0[1]),
    .I3(basesoc_uart_tx_fifo_level0[2]),
    .I4(basesoc_uart_tx_fifo_level0[0]),
    .O(basesoc_uart_tx_trigger)
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \n0053<4>1  (
    .I0(basesoc_uart_tx_fifo_level0[4]),
    .I1(basesoc_uart_tx_fifo_level0[3]),
    .I2(basesoc_uart_tx_fifo_level0[1]),
    .I3(basesoc_uart_tx_fifo_level0[2]),
    .I4(basesoc_uart_tx_fifo_level0[0]),
    .O(n0053)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  basesoc_sdram_max_time0_inv1 (
    .I0(basesoc_sdram_time0[3]),
    .I1(basesoc_sdram_time0[2]),
    .I2(basesoc_sdram_time0[1]),
    .I3(basesoc_sdram_time0[0]),
    .I4(basesoc_sdram_time0[4]),
    .O(basesoc_sdram_max_time0_inv)
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux12011 (
    .I0(mux12011_4566),
    .I1(inst_LPM_FF_1_3733),
    .I2(N591),
    .I3(N527),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full[0]),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[0])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux12111 (
    .I0(mux12011_4566),
    .I1(inst_LPM_FF_1_3733),
    .I2(N601),
    .I3(N537),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_10_1744),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[10])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux13011 (
    .I0(mux12011_4566),
    .I1(inst_LPM_FF_1_3733),
    .I2(N610),
    .I3(N546),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_19_1735),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[19])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux13111 (
    .I0(mux12011_4566),
    .I1(inst_LPM_FF_1_3733),
    .I2(N592),
    .I3(N528),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full[1]),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[1])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux13211 (
    .I0(mux12011_4566),
    .I1(inst_LPM_FF_1_3733),
    .I2(N611),
    .I3(N547),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_20_1734),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[20])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux13311 (
    .I0(mux12011_4566),
    .I1(inst_LPM_FF_1_3733),
    .I2(N612),
    .I3(N548),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_21_1733),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[21])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux13411 (
    .I0(mux12011_4566),
    .I1(inst_LPM_FF_1_3733),
    .I2(N613),
    .I3(N549),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_22_1732),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[22])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux13511 (
    .I0(mux12011_4566),
    .I1(inst_LPM_FF_1_3733),
    .I2(N614),
    .I3(N550),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_23_1731),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[23])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux13611 (
    .I0(mux12011_4566),
    .I1(inst_LPM_FF_1_3733),
    .I2(N615),
    .I3(N551),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_24_1730),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[24])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux13711 (
    .I0(mux12011_4566),
    .I1(inst_LPM_FF_1_3733),
    .I2(N616),
    .I3(N552),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_25_1729),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[25])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux13811 (
    .I0(mux12011_4566),
    .I1(inst_LPM_FF_1_3733),
    .I2(N617),
    .I3(N553),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_26_1728),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[26])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux13911 (
    .I0(mux12011_4566),
    .I1(inst_LPM_FF_1_3733),
    .I2(N618),
    .I3(N554),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_27_1727),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[27])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux12211 (
    .I0(mux12011_4566),
    .I1(inst_LPM_FF_1_3733),
    .I2(N602),
    .I3(N538),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_11_1743),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[11])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux14011 (
    .I0(mux12011_4566),
    .I1(inst_LPM_FF_1_3733),
    .I2(N619),
    .I3(N555),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_28_1726),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[28])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux14111 (
    .I0(mux12011_4566),
    .I1(inst_LPM_FF_1_3733),
    .I2(N620),
    .I3(N556),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_29_1725),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[29])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux14211 (
    .I0(mux12011_4566),
    .I1(inst_LPM_FF_1_3733),
    .I2(N593),
    .I3(N529),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full[2]),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[2])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux14311 (
    .I0(mux12011_4566),
    .I1(inst_LPM_FF_1_3733),
    .I2(N621),
    .I3(N557),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_30_1724),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[30])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux14411 (
    .I0(mux12011_4566),
    .I1(inst_LPM_FF_1_3733),
    .I2(N622),
    .I3(N558),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_31_1723),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[31])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux15211 (
    .I0(mux12011_4566),
    .I1(inst_LPM_FF_1_3733),
    .I2(N719),
    .I3(N655),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[0]),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[0])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux16311 (
    .I0(mux12011_4566),
    .I1(inst_LPM_FF_1_3733),
    .I2(N720),
    .I3(N656),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[1]),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[1])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux17411 (
    .I0(mux12011_4566),
    .I1(inst_LPM_FF_1_3733),
    .I2(N721),
    .I3(N657),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[2]),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[2])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux17711 (
    .I0(mux12011_4566),
    .I1(inst_LPM_FF_1_3733),
    .I2(N722),
    .I3(N658),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[3]),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[3])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux17811 (
    .I0(mux12011_4566),
    .I1(inst_LPM_FF_1_3733),
    .I2(N723),
    .I3(N659),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[4]),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[4])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux12311 (
    .I0(mux12011_4566),
    .I1(inst_LPM_FF_1_3733),
    .I2(N603),
    .I3(N539),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_12_1742),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[12])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux17911 (
    .I0(mux12011_4566),
    .I1(inst_LPM_FF_1_3733),
    .I2(N724),
    .I3(N660),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[5]),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[5])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux18011 (
    .I0(mux12011_4566),
    .I1(inst_LPM_FF_1_3733),
    .I2(N725),
    .I3(N661),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[6]),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[6])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux18111 (
    .I0(mux12011_4566),
    .I1(inst_LPM_FF_1_3733),
    .I2(N726),
    .I3(N662),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[7]),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[7])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux14511 (
    .I0(mux12011_4566),
    .I1(inst_LPM_FF_1_3733),
    .I2(N594),
    .I3(N530),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full[3]),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[3])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux18211 (
    .I0(mux12011_4566),
    .I1(inst_LPM_FF_1_3733),
    .I2(N727),
    .I3(N663),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_8_1786),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[8])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux18311 (
    .I0(mux12011_4566),
    .I1(inst_LPM_FF_1_3733),
    .I2(N728),
    .I3(N664),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_9_1785),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[9])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux15311 (
    .I0(mux12011_4566),
    .I1(inst_LPM_FF_1_3733),
    .I2(N729),
    .I3(N665),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_10_1784),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[10])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux15411 (
    .I0(mux12011_4566),
    .I1(inst_LPM_FF_1_3733),
    .I2(N730),
    .I3(N666),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_11_1783),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[11])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux15511 (
    .I0(mux12011_4566),
    .I1(inst_LPM_FF_1_3733),
    .I2(N731),
    .I3(N667),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_12_1782),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[12])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux15611 (
    .I0(mux12011_4566),
    .I1(inst_LPM_FF_1_3733),
    .I2(N732),
    .I3(N668),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_13_1781),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[13])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux12411 (
    .I0(mux12011_4566),
    .I1(inst_LPM_FF_1_3733),
    .I2(N604),
    .I3(N540),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_13_1741),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[13])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux15711 (
    .I0(mux12011_4566),
    .I1(inst_LPM_FF_1_3733),
    .I2(N733),
    .I3(N669),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_14_1780),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[14])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux15811 (
    .I0(mux12011_4566),
    .I1(inst_LPM_FF_1_3733),
    .I2(N734),
    .I3(N670),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_15_1779),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[15])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux15911 (
    .I0(mux12011_4566),
    .I1(inst_LPM_FF_1_3733),
    .I2(N735),
    .I3(N671),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_16_1778),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[16])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux16011 (
    .I0(mux12011_4566),
    .I1(inst_LPM_FF_1_3733),
    .I2(N736),
    .I3(N672),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_17_1777),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[17])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux14611 (
    .I0(mux12011_4566),
    .I1(inst_LPM_FF_1_3733),
    .I2(N595),
    .I3(N531),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full[4]),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[4])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux16111 (
    .I0(mux12011_4566),
    .I1(inst_LPM_FF_1_3733),
    .I2(N737),
    .I3(N673),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_18_1776),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[18])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux16211 (
    .I0(mux12011_4566),
    .I1(inst_LPM_FF_1_3733),
    .I2(N738),
    .I3(N674),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_19_1775),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[19])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux16411 (
    .I0(mux12011_4566),
    .I1(inst_LPM_FF_1_3733),
    .I2(N739),
    .I3(N675),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_20_1774),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[20])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux16511 (
    .I0(mux12011_4566),
    .I1(inst_LPM_FF_1_3733),
    .I2(N740),
    .I3(N676),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_21_1773),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[21])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux16611 (
    .I0(mux12011_4566),
    .I1(inst_LPM_FF_1_3733),
    .I2(N741),
    .I3(N677),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_22_1772),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[22])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux12511 (
    .I0(mux12011_4566),
    .I1(inst_LPM_FF_1_3733),
    .I2(N605),
    .I3(N541),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_14_1740),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[14])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux16711 (
    .I0(mux12011_4566),
    .I1(inst_LPM_FF_1_3733),
    .I2(N742),
    .I3(N678),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_23_1771),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[23])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux16811 (
    .I0(mux12011_4566),
    .I1(inst_LPM_FF_1_3733),
    .I2(N743),
    .I3(N679),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_24_1770),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[24])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux16911 (
    .I0(mux12011_4566),
    .I1(inst_LPM_FF_1_3733),
    .I2(N744),
    .I3(N680),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_25_1769),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[25])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux17011 (
    .I0(mux12011_4566),
    .I1(inst_LPM_FF_1_3733),
    .I2(N745),
    .I3(N681),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_26_1768),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[26])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux17111 (
    .I0(mux12011_4566),
    .I1(inst_LPM_FF_1_3733),
    .I2(N746),
    .I3(N682),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_27_1767),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[27])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux14711 (
    .I0(mux12011_4566),
    .I1(inst_LPM_FF_1_3733),
    .I2(N596),
    .I3(N532),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full[5]),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[5])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux17211 (
    .I0(mux12011_4566),
    .I1(inst_LPM_FF_1_3733),
    .I2(N747),
    .I3(N683),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_28_1766),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[28])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux17311 (
    .I0(mux12011_4566),
    .I1(inst_LPM_FF_1_3733),
    .I2(N748),
    .I3(N684),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_29_1765),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[29])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux17511 (
    .I0(mux12011_4566),
    .I1(inst_LPM_FF_1_3733),
    .I2(N749),
    .I3(N685),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_30_1764),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[30])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux17611 (
    .I0(mux12011_4566),
    .I1(inst_LPM_FF_1_3733),
    .I2(N750),
    .I3(N686),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_31_1763),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p1_wrdata[31])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux12611 (
    .I0(mux12011_4566),
    .I1(inst_LPM_FF_1_3733),
    .I2(N606),
    .I3(N542),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_15_1739),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[15])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux14811 (
    .I0(mux12011_4566),
    .I1(inst_LPM_FF_1_3733),
    .I2(N597),
    .I3(N533),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full[6]),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[6])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux14911 (
    .I0(mux12011_4566),
    .I1(inst_LPM_FF_1_3733),
    .I2(N598),
    .I3(N534),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full[7]),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[7])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux15011 (
    .I0(mux12011_4566),
    .I1(inst_LPM_FF_1_3733),
    .I2(N599),
    .I3(N535),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_8_1746),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[8])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux15111 (
    .I0(mux12011_4566),
    .I1(inst_LPM_FF_1_3733),
    .I2(N600),
    .I3(N536),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_9_1745),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[9])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux12711 (
    .I0(mux12011_4566),
    .I1(inst_LPM_FF_1_3733),
    .I2(N607),
    .I3(N543),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_16_1738),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[16])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux12811 (
    .I0(mux12011_4566),
    .I1(inst_LPM_FF_1_3733),
    .I2(N608),
    .I3(N544),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_17_1737),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[17])
  );
  LUT6 #(
    .INIT ( 64'hA280A280FFFFA280 ))
  mux12911 (
    .I0(mux12011_4566),
    .I1(inst_LPM_FF_1_3733),
    .I2(N609),
    .I3(N545),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_18_1736),
    .I5(basesoc_sdram_storage_full[0]),
    .O(basesoc_sdram_master_p0_wrdata[18])
  );
  LUT6 #(
    .INIT ( 64'h0040000000000000 ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_is_read11 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1364),
    .I1(basesoc_sdram_bankmachine3_row_opened_1661),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1363),
    .I3(basesoc_sdram_cmd_valid1_FRB_4507),
    .I4(_n4332),
    .I5(basesoc_sdram_bankmachine3_row_hit),
    .O(basesoc_sdram_bankmachine3_cmd_payload_is_read)
  );
  LUT6 #(
    .INIT ( 64'h5D55555555555555 ))
  basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce1 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1363),
    .I1(basesoc_sdram_bankmachine3_row_opened_1661),
    .I2(basesoc_sdram_cmd_valid1_FRB_4507),
    .I3(basesoc_sdram_bankmachine3_row_hit),
    .I4(_n4332),
    .I5(basesoc_sdram_bankmachine3_cmd_ready),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce)
  );
  LUT6 #(
    .INIT ( 64'h0040000000000000 ))
  roundrobin0_grant_roundrobin3_grant_OR_335_o11 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_1278),
    .I1(basesoc_sdram_bankmachine1_row_opened_1657),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1277),
    .I3(basesoc_sdram_cmd_valid1_FRB_4507),
    .I4(_n4210),
    .I5(basesoc_sdram_bankmachine1_row_hit),
    .O(basesoc_sdram_bankmachine1_cmd_payload_is_read)
  );
  LUT6 #(
    .INIT ( 64'h0040000000000000 ))
  roundrobin0_grant_roundrobin3_grant_OR_335_o21 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_1321),
    .I1(basesoc_sdram_bankmachine2_row_opened_1659),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1320),
    .I3(basesoc_sdram_cmd_valid1_FRB_4507),
    .I4(_n4222),
    .I5(basesoc_sdram_bankmachine2_row_hit),
    .O(basesoc_sdram_bankmachine2_cmd_payload_is_read)
  );
  LUT6 #(
    .INIT ( 64'h0110101010101010 ))
  \Mmux_spiflash_counter[8]_GND_1_o_mux_1142_OUT41  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1131_o ),
    .I1(\spiflash_counter[8]_PWR_1_o_equal_1137_o ),
    .I2(spiflash_counter[3]),
    .I3(spiflash_counter[0]),
    .I4(spiflash_counter[1]),
    .I5(spiflash_counter[2]),
    .O(\spiflash_counter[8]_GND_1_o_mux_1142_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \Madd_spiflash_counter[8]_GND_1_o_add_1138_OUT_cy<5>11  (
    .I0(spiflash_counter[5]),
    .I1(spiflash_counter[4]),
    .I2(spiflash_counter[3]),
    .I3(spiflash_counter[2]),
    .I4(spiflash_counter[1]),
    .I5(spiflash_counter[0]),
    .O(\Madd_spiflash_counter[8]_GND_1_o_add_1138_OUT_cy<5> )
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  \spiflash_counter[8]_PWR_1_o_equal_1134_o<8>1  (
    .I0(spiflash_counter[5]),
    .I1(spiflash_counter[8]),
    .I2(spiflash_counter[0]),
    .I3(spiflash_counter[2]),
    .I4(\spiflash_counter[8]_GND_1_o_equal_1131_o<8>1_4562 ),
    .O(\spiflash_counter[8]_PWR_1_o_equal_1134_o )
  );
  LUT5 #(
    .INIT ( 32'h01000000 ))
  \spiflash_counter[8]_GND_1_o_equal_1132_o<8>1  (
    .I0(spiflash_counter[8]),
    .I1(spiflash_counter[0]),
    .I2(spiflash_counter[2]),
    .I3(spiflash_counter[5]),
    .I4(\spiflash_counter[8]_GND_1_o_equal_1131_o<8>1_4562 ),
    .O(\spiflash_counter[8]_GND_1_o_equal_1132_o )
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  \spiflash_counter[8]_GND_1_o_equal_1131_o<8>1  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1131_o<8>1_4562 ),
    .I1(spiflash_counter[5]),
    .I2(spiflash_counter[8]),
    .I3(spiflash_counter[0]),
    .I4(spiflash_counter[2]),
    .O(\spiflash_counter[8]_GND_1_o_equal_1131_o )
  );
  LUT6 #(
    .INIT ( 64'h0202020000020000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1307_OUT111  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(leds_storage_full[5]),
    .I5(xilinxmultiregimpl1_regs1[5]),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1307_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'h0202020000020000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1307_OUT121  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(leds_storage_full[6]),
    .I5(xilinxmultiregimpl1_regs1[6]),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1307_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'h0202020000020000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1307_OUT131  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(leds_storage_full[7]),
    .I5(xilinxmultiregimpl1_regs1[7]),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1307_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_csrbankarray_csrbank4_bitbang_en0_re1 (
    .I0(basesoc_interface_we_966),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[10] ),
    .I4(\basesoc_interface_adr[12] ),
    .I5(\basesoc_csrbankarray_csrbank1_sel<13>1_4420 ),
    .O(basesoc_csrbankarray_csrbank4_bitbang_en0_re)
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  \spiflash_counter[8]_PWR_1_o_equal_1135_o<8>1  (
    .I0(spiflash_counter[2]),
    .I1(spiflash_counter[0]),
    .I2(spiflash_counter[5]),
    .I3(spiflash_counter[8]),
    .I4(\spiflash_counter[8]_GND_1_o_equal_1131_o<8>1_4562 ),
    .O(\spiflash_counter[8]_PWR_1_o_equal_1135_o )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \spiflash_counter[8]_PWR_1_o_equal_1137_o<8>1  (
    .I0(spiflash_counter[2]),
    .I1(spiflash_counter[0]),
    .I2(spiflash_counter[5]),
    .I3(spiflash_counter[8]),
    .I4(\spiflash_counter[8]_GND_1_o_equal_1131_o<8>1_4562 ),
    .O(\spiflash_counter[8]_PWR_1_o_equal_1137_o )
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  basesoc_csrbankarray_csrbank6_ev_enable0_re1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_csrbankarray_csrbank6_sel),
    .I4(basesoc_interface_we_966),
    .O(basesoc_csrbankarray_csrbank6_ev_enable0_re)
  );
  LUT5 #(
    .INIT ( 32'h01101010 ))
  \Mmux_spiflash_counter[8]_GND_1_o_mux_1142_OUT81  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1131_o ),
    .I1(\spiflash_counter[8]_PWR_1_o_equal_1137_o ),
    .I2(spiflash_counter[7]),
    .I3(\Madd_spiflash_counter[8]_GND_1_o_add_1138_OUT_cy<5> ),
    .I4(spiflash_counter[6]),
    .O(\spiflash_counter[8]_GND_1_o_mux_1142_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'h0110101010101010 ))
  \Mmux_spiflash_counter[8]_GND_1_o_mux_1142_OUT91  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1131_o ),
    .I1(\spiflash_counter[8]_PWR_1_o_equal_1137_o ),
    .I2(spiflash_counter[8]),
    .I3(\Madd_spiflash_counter[8]_GND_1_o_add_1138_OUT_cy<5> ),
    .I4(spiflash_counter[6]),
    .I5(spiflash_counter[7]),
    .O(\spiflash_counter[8]_GND_1_o_mux_1142_OUT<8> )
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  \basesoc_csrbankarray_csrbank0_sel<13>1  (
    .I0(\basesoc_interface_adr[12] ),
    .I1(\basesoc_interface_adr[11] ),
    .I2(\basesoc_interface_adr[13] ),
    .I3(\basesoc_interface_adr[10] ),
    .I4(\basesoc_interface_adr[9] ),
    .O(basesoc_csrbankarray_csrbank0_sel)
  );
  LUT5 #(
    .INIT ( 32'h01000000 ))
  \basesoc_csrbankarray_csrbank2_sel<13>1  (
    .I0(\basesoc_interface_adr[9] ),
    .I1(\basesoc_interface_adr[13] ),
    .I2(\basesoc_interface_adr[10] ),
    .I3(\basesoc_interface_adr[11] ),
    .I4(\basesoc_interface_adr[12] ),
    .O(basesoc_csrbankarray_csrbank2_sel)
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  \basesoc_csrbankarray_sel<13>1  (
    .I0(\basesoc_interface_adr[11] ),
    .I1(\basesoc_interface_adr[12] ),
    .I2(\basesoc_interface_adr[9] ),
    .I3(\basesoc_interface_adr[13] ),
    .I4(\basesoc_interface_adr[10] ),
    .O(basesoc_csrbankarray_sel)
  );
  LUT5 #(
    .INIT ( 32'h01000000 ))
  \basesoc_csrbankarray_csrbank5_sel<13>1  (
    .I0(\basesoc_interface_adr[12] ),
    .I1(\basesoc_interface_adr[13] ),
    .I2(\basesoc_interface_adr[10] ),
    .I3(\basesoc_interface_adr[11] ),
    .I4(\basesoc_interface_adr[9] ),
    .O(basesoc_csrbankarray_csrbank5_sel)
  );
  LUT5 #(
    .INIT ( 32'h14444444 ))
  \Mcount_basesoc_uart_phy_tx_bitcount_xor<3>11  (
    .I0(basesoc_uart_phy_sink_valid_basesoc_uart_phy_sink_ready_AND_590_o),
    .I1(basesoc_uart_phy_tx_bitcount[3]),
    .I2(basesoc_uart_phy_tx_bitcount[0]),
    .I3(basesoc_uart_phy_tx_bitcount[1]),
    .I4(basesoc_uart_phy_tx_bitcount[2]),
    .O(Mcount_basesoc_uart_phy_tx_bitcount3)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_csrbankarray_csrbank4_bitbang0_re1 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_interface_we_966),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[10] ),
    .I4(\basesoc_interface_adr[12] ),
    .I5(\basesoc_csrbankarray_csrbank1_sel<13>1_4420 ),
    .O(basesoc_csrbankarray_csrbank4_bitbang0_re)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1322_OUT41  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(spiflash_bitbang_storage_full[3]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[10] ),
    .I4(\basesoc_interface_adr[12] ),
    .I5(\basesoc_csrbankarray_csrbank1_sel<13>1_4420 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1322_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1322_OUT31  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(spiflash_bitbang_storage_full[2]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[10] ),
    .I4(\basesoc_interface_adr[12] ),
    .I5(\basesoc_csrbankarray_csrbank1_sel<13>1_4420 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1322_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1322_OUT21  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(spiflash_bitbang_storage_full[1]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[10] ),
    .I4(\basesoc_interface_adr[12] ),
    .I5(\basesoc_csrbankarray_csrbank1_sel<13>1_4420 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1322_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hA8AAA8AAFDFFA8AA ))
  \refresher_state_FSM_FFd2-In1  (
    .I0(refresher_state_FSM_FFd2_967),
    .I1(multiplexer_state_FSM_FFd3_2767),
    .I2(multiplexer_state_FSM_FFd1_985),
    .I3(multiplexer_state_FSM_FFd2),
    .I4(basesoc_sdram_timer_done),
    .I5(refresher_state_FSM_FFd1_968),
    .O(\refresher_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h444444F444444444 ))
  \refresher_state_FSM_FFd1-In1  (
    .I0(basesoc_sdram_generator_done_846),
    .I1(refresher_state_FSM_FFd1_968),
    .I2(multiplexer_state_FSM_FFd2),
    .I3(multiplexer_state_FSM_FFd3_2767),
    .I4(multiplexer_state_FSM_FFd1_985),
    .I5(refresher_state_FSM_FFd2_967),
    .O(\refresher_state_FSM_FFd1-In )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \_n6876<5>1  (
    .I0(rhs_array_muxed32[4]),
    .I1(rhs_array_muxed32[3]),
    .I2(rhs_array_muxed32[5]),
    .I3(rhs_array_muxed32[1]),
    .I4(rhs_array_muxed32[0]),
    .I5(rhs_array_muxed32[2]),
    .O(N4181)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000400 ))
  \_n6828<5>1  (
    .I0(basesoc_interface_adr_5_1_9617),
    .I1(basesoc_interface_adr_3_2_9616),
    .I2(basesoc_interface_adr_4_1_9615),
    .I3(basesoc_interface_adr_2_2_9614),
    .I4(basesoc_interface_adr_1_2_9613),
    .I5(basesoc_interface_adr_0_2_9612),
    .O(_n6828)
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  basesoc_csrbankarray_csrbank0_buttons_ev_enable0_re1 (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(basesoc_interface_we_966),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[2] ),
    .O(basesoc_csrbankarray_csrbank0_buttons_ev_enable0_re)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_uart_rx_clear1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_interface_we_966),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_interface_dat_w[1]),
    .I4(basesoc_csrbankarray_csrbank6_sel),
    .I5(\basesoc_interface_adr[2] ),
    .O(basesoc_uart_rx_clear)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_uart_tx_clear1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_interface_we_966),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_interface_dat_w[0]),
    .I4(basesoc_csrbankarray_csrbank6_sel),
    .I5(\basesoc_interface_adr[2] ),
    .O(basesoc_uart_tx_clear)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  eventsourceprocess0_clear1 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_interface_dat_w[0]),
    .I4(basesoc_csrbankarray_csrbank0_sel),
    .I5(basesoc_interface_we_966),
    .O(eventsourceprocess0_clear)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  eventsourceprocess4_clear1 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_interface_dat_w[4]),
    .I4(basesoc_csrbankarray_csrbank0_sel),
    .I5(basesoc_interface_we_966),
    .O(eventsourceprocess4_clear)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  eventsourceprocess3_clear1 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_interface_dat_w[3]),
    .I4(basesoc_csrbankarray_csrbank0_sel),
    .I5(basesoc_interface_we_966),
    .O(eventsourceprocess3_clear)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  eventsourceprocess2_clear1 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_interface_dat_w[2]),
    .I4(basesoc_csrbankarray_csrbank0_sel),
    .I5(basesoc_interface_we_966),
    .O(eventsourceprocess2_clear)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  eventsourceprocess1_clear1 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_interface_dat_w[1]),
    .I4(basesoc_csrbankarray_csrbank0_sel),
    .I5(basesoc_interface_we_966),
    .O(eventsourceprocess1_clear)
  );
  LUT5 #(
    .INIT ( 32'hF2F0F0F0 ))
  sys_rst_basesoc_vexriscv_reset_OR_481_o1 (
    .I0(basesoc_interface_we_966),
    .I1(\basesoc_interface_adr[3] ),
    .I2(sys_rst),
    .I3(basesoc_csrbankarray_csrbank1_sel),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT121 ),
    .O(sys_rst_basesoc_vexriscv_reset_OR_481_o)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  basesoc_csrbankarray_csrbank1_scratch0_re1 (
    .I0(basesoc_csrbankarray_csrbank1_sel),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[0] ),
    .I5(basesoc_interface_we_966),
    .O(basesoc_csrbankarray_csrbank1_scratch0_re)
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  litedramwishbone2native_state_basesoc_port_cmd_payload_we1 (
    .I0(litedramwishbone2native_state_FSM_FFd3_2150),
    .I1(cache_state_FSM_FFd3_3738),
    .I2(cache_state_FSM_FFd2_3739),
    .O(basesoc_port_cmd_payload_we)
  );
  LUT6 #(
    .INIT ( 64'h80888088FFFF8088 ))
  \litedramwishbone2native_state_FSM_FFd2-In1  (
    .I0(basesoc_port_cmd_ready),
    .I1(litedramwishbone2native_state_FSM_FFd3_2150),
    .I2(cache_state_FSM_FFd3_3738),
    .I3(cache_state_FSM_FFd2_3739),
    .I4(litedramwishbone2native_state_FSM_FFd2_2148),
    .I5(new_master_rdata_valid5_883),
    .O(\litedramwishbone2native_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h4444F44444444444 ))
  \litedramwishbone2native_state_FSM_FFd1-In1  (
    .I0(litedramwishbone2native_state_FSM_FFd1_BRB0_9445),
    .I1(litedramwishbone2native_state_FSM_FFd1_BRB1_9446),
    .I2(litedramwishbone2native_state_FSM_FFd1_BRB2_9447),
    .I3(litedramwishbone2native_state_FSM_FFd1_BRB3_9448),
    .I4(litedramwishbone2native_state_FSM_FFd1_BRB4_9449),
    .I5(litedramwishbone2native_state_FSM_FFd1_BRB5_9450),
    .O(litedramwishbone2native_state_FSM_FFd1)
  );
  LUT5 #(
    .INIT ( 32'hFFFF2022 ))
  \litedramwishbone2native_state_FSM_FFd4-In1  (
    .I0(litedramwishbone2native_state_FSM_FFd4_3743),
    .I1(cache_state_FSM_FFd1_987),
    .I2(cache_state_FSM_FFd3_3738),
    .I3(cache_state_FSM_FFd2_3739),
    .I4(basesoc_ack),
    .O(\litedramwishbone2native_state_FSM_FFd4-In )
  );
  LUT6 #(
    .INIT ( 64'h88A888A8FFFF88A8 ))
  \litedramwishbone2native_state_FSM_FFd3-In1  (
    .I0(litedramwishbone2native_state_FSM_FFd4_3743),
    .I1(cache_state_FSM_FFd1_987),
    .I2(cache_state_FSM_FFd2_3739),
    .I3(cache_state_FSM_FFd3_3738),
    .I4(litedramwishbone2native_state_FSM_FFd3_2150),
    .I5(basesoc_port_cmd_ready),
    .O(\litedramwishbone2native_state_FSM_FFd3-In )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable1 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  basesoc_sdram_bankmachine2_req_lock1 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1320),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .O(basesoc_sdram_bankmachine2_req_lock)
  );
  LUT6 #(
    .INIT ( 64'h0001FFFEFFFF0000 ))
  _n5538_inv1 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .O(_n5538_inv)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  \_n6882<5>1  (
    .I0(rhs_array_muxed32[0]),
    .I1(rhs_array_muxed32[2]),
    .I2(rhs_array_muxed32[5]),
    .I3(rhs_array_muxed32[1]),
    .I4(rhs_array_muxed32[3]),
    .I5(rhs_array_muxed32[4]),
    .O(N4191)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  _n68341 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[5] ),
    .I5(\basesoc_interface_adr[2] ),
    .O(_n6834)
  );
  LUT6 #(
    .INIT ( 64'h0000000000040000 ))
  \_n6822<5>1  (
    .I0(basesoc_interface_adr_5_1_9617),
    .I1(basesoc_interface_adr_3_2_9616),
    .I2(basesoc_interface_adr_4_1_9615),
    .I3(basesoc_interface_adr_2_2_9614),
    .I4(basesoc_interface_adr_1_2_9613),
    .I5(basesoc_interface_adr_0_2_9612),
    .O(_n6822)
  );
  LUT6 #(
    .INIT ( 64'h0000000000400000 ))
  \_n6870<5>1  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\basesoc_interface_adr[0] ),
    .O(_n6870)
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  _n679521 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[3] ),
    .O(_n67952)
  );
  LUT5 #(
    .INIT ( 32'h01000000 ))
  _n684311 (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[4] ),
    .I4(\basesoc_interface_adr[0] ),
    .O(_n68431)
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  _n68011 (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[3] ),
    .I5(\basesoc_interface_adr[0] ),
    .O(_n6801)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  basesoc_csrbankarray_csrbank5_load0_re1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[3] ),
    .I5(basesoc_csrbankarray_csrbank5_sel_basesoc_csrbankarray_interface5_bank_bus_we_AND_474_o),
    .O(basesoc_csrbankarray_csrbank5_load0_re)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  basesoc_csrbankarray_csrbank1_scratch3_re1 (
    .I0(basesoc_csrbankarray_csrbank1_sel),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[3] ),
    .I5(basesoc_interface_we_966),
    .O(basesoc_csrbankarray_csrbank1_scratch3_re)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_csrbankarray_csrbank1_scratch1_re1 (
    .I0(\basesoc_interface_adr[2] ),
    .I1(basesoc_interface_we_966),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(basesoc_csrbankarray_csrbank1_sel),
    .O(basesoc_csrbankarray_csrbank1_scratch1_re)
  );
  LUT4 #(
    .INIT ( 16'hD555 ))
  _n5511_inv1 (
    .I0(basesoc_sdram_bankmachine0_twtpcon_ready_1656),
    .I1(basesoc_sdram_bankmachine0_cmd_valid),
    .I2(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I3(basesoc_sdram_bankmachine0_cmd_ready),
    .O(_n5511_inv)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine0_twtpcon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine0_twtpcon_count_0_BRB0_9323),
    .I1(basesoc_sdram_bankmachine0_twtpcon_count_0_BRB1_9324),
    .I2(basesoc_sdram_bankmachine0_twtpcon_count_0_BRB2_9325),
    .I3(basesoc_sdram_bankmachine0_twtpcon_count_0_BRB3_9326),
    .O(basesoc_sdram_bankmachine0_twtpcon_count[0])
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_basesoc_sdram_bankmachine0_twtpcon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine0_twtpcon_count_1_BRB0_9344),
    .I1(basesoc_sdram_bankmachine0_twtpcon_count_1_BRB1_9345),
    .I2(basesoc_sdram_bankmachine0_twtpcon_count_0_BRB1_9324),
    .I3(basesoc_sdram_bankmachine0_twtpcon_count_0_BRB2_9325),
    .I4(basesoc_sdram_bankmachine0_twtpcon_count_0_BRB3_9326),
    .O(basesoc_sdram_bankmachine0_twtpcon_count[1])
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_basesoc_sdram_bankmachine0_twtpcon_count_xor<2>11  (
    .I0(basesoc_sdram_bankmachine0_twtpcon_count_2_BRB0_9363),
    .I1(basesoc_sdram_bankmachine0_twtpcon_count_0_BRB0_9323),
    .I2(basesoc_sdram_bankmachine0_twtpcon_count_2_BRB2_9364),
    .I3(basesoc_sdram_bankmachine0_twtpcon_count_2_BRB3_9365),
    .I4(basesoc_sdram_bankmachine0_twtpcon_count_0_BRB1_9324),
    .I5(basesoc_sdram_bankmachine0_twtpcon_count_0_BRB2_9325),
    .O(basesoc_sdram_bankmachine0_twtpcon_count[2])
  );
  LUT4 #(
    .INIT ( 16'hD555 ))
  _n5527_inv1 (
    .I0(basesoc_sdram_bankmachine1_twtpcon_ready_1658),
    .I1(basesoc_sdram_bankmachine1_cmd_valid),
    .I2(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I3(basesoc_sdram_bankmachine1_cmd_ready),
    .O(_n5527_inv)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine1_twtpcon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine1_twtpcon_count_0_BRB0_9327),
    .I1(basesoc_sdram_bankmachine1_twtpcon_count_0_BRB1_9328),
    .I2(basesoc_sdram_bankmachine1_twtpcon_count_0_BRB2_9329),
    .I3(basesoc_sdram_bankmachine1_twtpcon_count_0_BRB3_9330),
    .O(basesoc_sdram_bankmachine1_twtpcon_count[0])
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_basesoc_sdram_bankmachine1_twtpcon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine1_twtpcon_count_1_BRB0_9346),
    .I1(basesoc_sdram_bankmachine1_twtpcon_count_1_BRB1_9347),
    .I2(basesoc_sdram_bankmachine1_twtpcon_count_0_BRB1_9328),
    .I3(basesoc_sdram_bankmachine1_twtpcon_count_0_BRB2_9329),
    .I4(basesoc_sdram_bankmachine1_twtpcon_count_0_BRB3_9330),
    .O(basesoc_sdram_bankmachine1_twtpcon_count[1])
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_basesoc_sdram_bankmachine1_twtpcon_count_xor<2>11  (
    .I0(basesoc_sdram_bankmachine1_twtpcon_count_2_BRB0_9366),
    .I1(basesoc_sdram_bankmachine1_twtpcon_count_0_BRB0_9327),
    .I2(basesoc_sdram_bankmachine1_twtpcon_count_2_BRB2_9367),
    .I3(basesoc_sdram_bankmachine1_twtpcon_count_2_BRB3_9368),
    .I4(basesoc_sdram_bankmachine1_twtpcon_count_0_BRB1_9328),
    .I5(basesoc_sdram_bankmachine1_twtpcon_count_0_BRB2_9329),
    .O(basesoc_sdram_bankmachine1_twtpcon_count[2])
  );
  LUT4 #(
    .INIT ( 16'hD555 ))
  _n5543_inv1 (
    .I0(basesoc_sdram_bankmachine2_twtpcon_ready_1660),
    .I1(basesoc_sdram_bankmachine2_cmd_valid),
    .I2(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I3(basesoc_sdram_bankmachine2_cmd_ready),
    .O(_n5543_inv)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine2_twtpcon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine2_twtpcon_count_0_BRB0_9331),
    .I1(basesoc_sdram_bankmachine2_twtpcon_count_0_BRB1_9332),
    .I2(basesoc_sdram_bankmachine2_twtpcon_count_0_BRB2_9333),
    .I3(basesoc_sdram_bankmachine2_twtpcon_count_0_BRB3_9334),
    .O(basesoc_sdram_bankmachine2_twtpcon_count[0])
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_basesoc_sdram_bankmachine2_twtpcon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine2_twtpcon_count_1_BRB0_9348),
    .I1(basesoc_sdram_bankmachine2_twtpcon_count_1_BRB1_9349),
    .I2(basesoc_sdram_bankmachine2_twtpcon_count_0_BRB1_9332),
    .I3(basesoc_sdram_bankmachine2_twtpcon_count_0_BRB2_9333),
    .I4(basesoc_sdram_bankmachine2_twtpcon_count_0_BRB3_9334),
    .O(basesoc_sdram_bankmachine2_twtpcon_count[1])
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_basesoc_sdram_bankmachine2_twtpcon_count_xor<2>11  (
    .I0(basesoc_sdram_bankmachine2_twtpcon_count_2_BRB0_9369),
    .I1(basesoc_sdram_bankmachine2_twtpcon_count_0_BRB0_9331),
    .I2(basesoc_sdram_bankmachine2_twtpcon_count_2_BRB2_9370),
    .I3(basesoc_sdram_bankmachine2_twtpcon_count_2_BRB3_9371),
    .I4(basesoc_sdram_bankmachine2_twtpcon_count_0_BRB1_9332),
    .I5(basesoc_sdram_bankmachine2_twtpcon_count_0_BRB2_9333),
    .O(basesoc_sdram_bankmachine2_twtpcon_count[2])
  );
  LUT4 #(
    .INIT ( 16'hD555 ))
  _n5559_inv1 (
    .I0(basesoc_sdram_bankmachine3_twtpcon_ready_1662),
    .I1(basesoc_sdram_bankmachine3_cmd_valid),
    .I2(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I3(basesoc_sdram_bankmachine3_cmd_ready),
    .O(_n5559_inv)
  );
  LUT4 #(
    .INIT ( 16'h1555 ))
  \Mcount_basesoc_sdram_bankmachine3_twtpcon_count_xor<0>11  (
    .I0(basesoc_sdram_bankmachine3_twtpcon_count_0_BRB0_9335),
    .I1(basesoc_sdram_bankmachine3_twtpcon_count_0_BRB1_9336),
    .I2(basesoc_sdram_bankmachine3_twtpcon_count_0_BRB2_9337),
    .I3(basesoc_sdram_bankmachine3_twtpcon_count_0_BRB3_9338),
    .O(basesoc_sdram_bankmachine3_twtpcon_count[0])
  );
  LUT5 #(
    .INIT ( 32'h09999999 ))
  \Mcount_basesoc_sdram_bankmachine3_twtpcon_count_xor<1>11  (
    .I0(basesoc_sdram_bankmachine3_twtpcon_count_1_BRB0_9350),
    .I1(basesoc_sdram_bankmachine3_twtpcon_count_1_BRB1_9351),
    .I2(basesoc_sdram_bankmachine3_twtpcon_count_0_BRB1_9336),
    .I3(basesoc_sdram_bankmachine3_twtpcon_count_0_BRB2_9337),
    .I4(basesoc_sdram_bankmachine3_twtpcon_count_0_BRB3_9338),
    .O(basesoc_sdram_bankmachine3_twtpcon_count[1])
  );
  LUT6 #(
    .INIT ( 64'hFFA9A9A9A9A9A9A9 ))
  \Mcount_basesoc_sdram_bankmachine3_twtpcon_count_xor<2>11  (
    .I0(basesoc_sdram_bankmachine3_twtpcon_count_2_BRB0_9372),
    .I1(basesoc_sdram_bankmachine3_twtpcon_count_0_BRB0_9335),
    .I2(basesoc_sdram_bankmachine3_twtpcon_count_2_BRB2_9373),
    .I3(basesoc_sdram_bankmachine3_twtpcon_count_2_BRB3_9374),
    .I4(basesoc_sdram_bankmachine3_twtpcon_count_0_BRB1_9336),
    .I5(basesoc_sdram_bankmachine3_twtpcon_count_0_BRB2_9337),
    .O(basesoc_sdram_bankmachine3_twtpcon_count[2])
  );
  LUT6 #(
    .INIT ( 64'h46666666AAAAAAAA ))
  \Mmux_spiflash_counter[8]_GND_1_o_mux_1142_OUT31  (
    .I0(spiflash_counter[2]),
    .I1(spiflash_counter[1]),
    .I2(spiflash_counter[5]),
    .I3(spiflash_counter[8]),
    .I4(\spiflash_counter[8]_GND_1_o_equal_1131_o<8>1_4562 ),
    .I5(spiflash_counter[0]),
    .O(\spiflash_counter[8]_GND_1_o_mux_1142_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \VexRiscv/Mcount__zz_214__xor<2>11  (
    .I0(\VexRiscv/_zz_214_ [2]),
    .I1(\VexRiscv/_zz_214_ [0]),
    .I2(\VexRiscv/_zz_214_ [1]),
    .O(\VexRiscv/Mcount__zz_214_2 )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Mcount__zz_214__xor<1>11  (
    .I0(\VexRiscv/_zz_214_ [0]),
    .I1(\VexRiscv/_zz_214_ [1]),
    .O(\VexRiscv/Mcount__zz_214_1 )
  );
  LUT4 #(
    .INIT ( 16'h5554 ))
  \VexRiscv/Mcount__zz_214__xor<0>11  (
    .I0(\VexRiscv/_zz_214_ [0]),
    .I1(\VexRiscv/_zz_141_ [2]),
    .I2(\VexRiscv/_zz_214_ [2]),
    .I3(\VexRiscv/_zz_214_ [1]),
    .O(\VexRiscv/Mcount__zz_214_ )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Sh601  (
    .I0(\VexRiscv/_zz_167_ [3]),
    .I1(\VexRiscv/_zz_167_ [2]),
    .I2(\VexRiscv/Sh31 ),
    .I3(\VexRiscv/Sh27 ),
    .I4(\VexRiscv/Sh32 ),
    .O(\VexRiscv/Sh60 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Sh591  (
    .I0(\VexRiscv/_zz_167_ [3]),
    .I1(\VexRiscv/_zz_167_ [2]),
    .I2(\VexRiscv/Sh30_4732 ),
    .I3(\VexRiscv/Sh26 ),
    .I4(\VexRiscv/Sh32 ),
    .O(\VexRiscv/Sh59 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Sh581  (
    .I0(\VexRiscv/_zz_167_ [3]),
    .I1(\VexRiscv/_zz_167_ [2]),
    .I2(\VexRiscv/Sh29 ),
    .I3(\VexRiscv/Sh25 ),
    .I4(\VexRiscv/Sh32 ),
    .O(\VexRiscv/Sh58 )
  );
  LUT5 #(
    .INIT ( 32'hF3E2D1C0 ))
  \VexRiscv/Sh571  (
    .I0(\VexRiscv/_zz_167_ [2]),
    .I1(\VexRiscv/_zz_167_ [3]),
    .I2(\VexRiscv/Sh32 ),
    .I3(\VexRiscv/Sh24 ),
    .I4(\VexRiscv/Sh28 ),
    .O(\VexRiscv/Sh57 )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Sh561  (
    .I0(\VexRiscv/_zz_167_ [2]),
    .I1(\VexRiscv/Sh32 ),
    .I2(\VexRiscv/_zz_167_ [3]),
    .I3(\VexRiscv/Sh27 ),
    .I4(\VexRiscv/Sh521 ),
    .O(\VexRiscv/Sh56 )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Sh551  (
    .I0(\VexRiscv/_zz_167_ [2]),
    .I1(\VexRiscv/Sh32 ),
    .I2(\VexRiscv/_zz_167_ [3]),
    .I3(\VexRiscv/Sh26 ),
    .I4(\VexRiscv/Sh511 ),
    .O(\VexRiscv/Sh55 )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Sh541  (
    .I0(\VexRiscv/_zz_167_ [2]),
    .I1(\VexRiscv/Sh32 ),
    .I2(\VexRiscv/_zz_167_ [3]),
    .I3(\VexRiscv/Sh25 ),
    .I4(\VexRiscv/Sh501 ),
    .O(\VexRiscv/Sh54 )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Sh531  (
    .I0(\VexRiscv/_zz_167_ [2]),
    .I1(\VexRiscv/Sh32 ),
    .I2(\VexRiscv/_zz_167_ [3]),
    .I3(\VexRiscv/Sh24 ),
    .I4(\VexRiscv/Sh491 ),
    .O(\VexRiscv/Sh53 )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \VexRiscv/_n5604_inv1  (
    .I0(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [22]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [26]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o<11>1_4628 ),
    .O(\VexRiscv/_n5604_inv )
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  \VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_758_o<11>1  (
    .I0(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o<11>1_4628 ),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [22]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [26]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .O(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_758_o )
  );
  LUT6 #(
    .INIT ( 64'h5F005F1300000000 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc1111  (
    .I0(\VexRiscv/zz_258_[1]_PWR_23_o_equal_749_o ),
    .I1(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .I2(\VexRiscv/_zz_257_ ),
    .I3(\VexRiscv/Msub__zz_278__cy [1]),
    .I4(\VexRiscv/BranchPlugin_jumpInterface_valid ),
    .I5(\VexRiscv/_zz_105_1_9601 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 )
  );
  LUT4 #(
    .INIT ( 16'h7FFF ))
  \VexRiscv/_zz_263_1811  (
    .I0(\VexRiscv/_zz_179_ ),
    .I1(\VexRiscv/memory_arbitration_isValid_6598 ),
    .I2(\VexRiscv/execute_to_memory_REGFILE_WRITE_VALID_6789 ),
    .I3(\VexRiscv/execute_to_memory_BYPASSABLE_MEMORY_STAGE_7083 ),
    .O(\VexRiscv/_zz_263_181 )
  );
  LUT4 #(
    .INIT ( 16'h7FFF ))
  \VexRiscv/_zz_263_1101  (
    .I0(\VexRiscv/_zz_178_ ),
    .I1(\VexRiscv/memory_arbitration_isValid_6598 ),
    .I2(\VexRiscv/execute_to_memory_REGFILE_WRITE_VALID_6789 ),
    .I3(\VexRiscv/execute_to_memory_BYPASSABLE_MEMORY_STAGE_7083 ),
    .O(\VexRiscv/_zz_263_110 )
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \VexRiscv/Sh971  (
    .I0(\VexRiscv/Sh32 ),
    .I1(\VexRiscv/_zz_167_ [2]),
    .I2(\VexRiscv/_zz_167_ [3]),
    .I3(\VexRiscv/_zz_167_ [4]),
    .I4(\VexRiscv/Sh31 ),
    .O(\VexRiscv/Sh97 )
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \VexRiscv/Sh961  (
    .I0(\VexRiscv/Sh32 ),
    .I1(\VexRiscv/_zz_167_ [2]),
    .I2(\VexRiscv/_zz_167_ [3]),
    .I3(\VexRiscv/_zz_167_ [4]),
    .I4(\VexRiscv/Sh30_4732 ),
    .O(\VexRiscv/Sh96 )
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \VexRiscv/Sh951  (
    .I0(\VexRiscv/Sh32 ),
    .I1(\VexRiscv/_zz_167_ [2]),
    .I2(\VexRiscv/_zz_167_ [3]),
    .I3(\VexRiscv/_zz_167_ [4]),
    .I4(\VexRiscv/Sh29 ),
    .O(\VexRiscv/Sh95 )
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \VexRiscv/Sh941  (
    .I0(\VexRiscv/Sh32 ),
    .I1(\VexRiscv/_zz_167_ [2]),
    .I2(\VexRiscv/_zz_167_ [3]),
    .I3(\VexRiscv/_zz_167_ [4]),
    .I4(\VexRiscv/Sh28 ),
    .O(\VexRiscv/Sh94 )
  );
  LUT6 #(
    .INIT ( 64'hFFEAEAEA00EAEAEA ))
  \VexRiscv/Mmux_CsrPlugin_mstatus_MIE_CsrPlugin_mstatus_MIE_MUX_1606_o111  (
    .I0(\VexRiscv/CsrPlugin_mstatus_MIE_6636 ),
    .I1(\VexRiscv/zz_258_[1]_PWR_23_o_equal_749_o ),
    .I2(\VexRiscv/_zz_257_ ),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_758_o ),
    .I4(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .I5(\VexRiscv/execute_CsrPlugin_writeData [7]),
    .O(\VexRiscv/CsrPlugin_mstatus_MPIE_CsrPlugin_mstatus_MPIE_MUX_1605_o )
  );
  LUT6 #(
    .INIT ( 64'hFF80808000808080 ))
  \VexRiscv/Mmux_CsrPlugin_mstatus_MIE_CsrPlugin_mstatus_MIE_MUX_1606_o11  (
    .I0(\VexRiscv/_zz_257_ ),
    .I1(\VexRiscv/CsrPlugin_mstatus_MPIE_6635 ),
    .I2(\VexRiscv/zz_258_[1]_PWR_23_o_equal_749_o ),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_758_o ),
    .I4(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .I5(\VexRiscv/execute_CsrPlugin_writeData [3]),
    .O(\VexRiscv/CsrPlugin_mstatus_MIE_CsrPlugin_mstatus_MIE_MUX_1606_o )
  );
  LUT6 #(
    .INIT ( 64'h4444444401040100 ))
  \VexRiscv/Mmux_IBusCachedPlugin_decodePrediction_cmd_hadBranch11  (
    .I0(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [1]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [2]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [31]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [3]),
    .O(\VexRiscv/IBusCachedPlugin_decodePrediction_cmd_hadBranch )
  );
  LUT4 #(
    .INIT ( 16'h8988 ))
  \VexRiscv/decode_BRANCH_CTRL[1]_PWR_23_o_equal_443_o<1>1  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [3]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [2]),
    .O(\VexRiscv/decode_BRANCH_CTRL[1]_PWR_23_o_equal_443_o )
  );
  LUT4 #(
    .INIT ( 16'hBA10 ))
  \VexRiscv/_zz_387_1  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [3]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [2]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .O(\VexRiscv/_zz_387_ )
  );
  LUT6 #(
    .INIT ( 64'hF5F5DD88A0A0DD88 ))
  \VexRiscv/Sh2811  (
    .I0(\VexRiscv/execute_SHIFT_CTRL[1]_GND_15_o_equal_581_o ),
    .I1(\VexRiscv/_zz_162_ [2]),
    .I2(\VexRiscv/_zz_162_ [0]),
    .I3(\VexRiscv/_zz_162_ [29]),
    .I4(\VexRiscv/_zz_167_ [1]),
    .I5(\VexRiscv/_zz_162_ [31]),
    .O(\VexRiscv/Sh281_4721 )
  );
  LUT3 #(
    .INIT ( 8'hDF ))
  \VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT1101  (
    .I0(\VexRiscv/memory_arbitration_isValid_6598 ),
    .I1(\VexRiscv/memory_DivPlugin_div_done_7406 ),
    .I2(\VexRiscv/execute_to_memory_IS_DIV_6783 ),
    .O(\VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT110 )
  );
  LUT3 #(
    .INIT ( 8'h40 ))
  \VexRiscv/memory_arbitration_haltItself1  (
    .I0(\VexRiscv/memory_DivPlugin_div_done_7406 ),
    .I1(\VexRiscv/execute_to_memory_IS_DIV_6783 ),
    .I2(\VexRiscv/memory_arbitration_isValid_6598 ),
    .O(\VexRiscv/memory_arbitration_haltItself )
  );
  LUT4 #(
    .INIT ( 16'h0080 ))
  \VexRiscv/_n5461_inv1  (
    .I0(\VexRiscv/execute_to_memory_IS_DIV_6783 ),
    .I1(\VexRiscv/memory_DivPlugin_div_counter_value[5]_PWR_23_o_equal_836_o ),
    .I2(\VexRiscv/memory_arbitration_isValid_6598 ),
    .I3(\VexRiscv/memory_DivPlugin_div_done_7406 ),
    .O(\VexRiscv/_n5461_inv )
  );
  LUT4 #(
    .INIT ( 16'h1000 ))
  \VexRiscv/decode_arbitration_isValid1  (
    .I0(\VexRiscv/IBusCachedPlugin_injector_decodeRemoved_6546 ),
    .I1(\VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_error_7616 ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_7855 ),
    .I3(\VexRiscv/_zz_116__6642 ),
    .O(\VexRiscv/decode_arbitration_isValid )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \VexRiscv/_zz_250_1  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_error_7616 ),
    .I1(\VexRiscv/_zz_116__6642 ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_7855 ),
    .O(\VexRiscv/_zz_250_ )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \VexRiscv/Mmux_IBusCachedPlugin_rsp_redoFetch11  (
    .I0(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_1_6641 ),
    .I1(\VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_7855 ),
    .I2(\VexRiscv/_zz_116__6642 ),
    .O(\VexRiscv/IBusCachedPlugin_rsp_redoFetch )
  );
  LUT6 #(
    .INIT ( 64'h0000000100000000 ))
  \VexRiscv/memory_DivPlugin_div_counter_value[5]_PWR_23_o_equal_836_o<5>1  (
    .I0(\VexRiscv/memory_DivPlugin_div_counter_value [0]),
    .I1(\VexRiscv/memory_DivPlugin_div_counter_value [1]),
    .I2(\VexRiscv/memory_DivPlugin_div_counter_value [2]),
    .I3(\VexRiscv/memory_DivPlugin_div_counter_value [3]),
    .I4(\VexRiscv/memory_DivPlugin_div_counter_value [4]),
    .I5(\VexRiscv/memory_DivPlugin_div_counter_value [5]),
    .O(\VexRiscv/memory_DivPlugin_div_counter_value[5]_PWR_23_o_equal_836_o )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \VexRiscv/Sh2101  (
    .I0(\VexRiscv/_zz_167_ [1]),
    .I1(\VexRiscv/execute_SHIFT_CTRL[1]_GND_15_o_equal_581_o ),
    .I2(\VexRiscv/_zz_162_ [5]),
    .I3(\VexRiscv/_zz_162_ [26]),
    .I4(\VexRiscv/_zz_162_ [28]),
    .I5(\VexRiscv/_zz_162_ [3]),
    .O(\VexRiscv/Sh210 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \VexRiscv/Sh1101  (
    .I0(\VexRiscv/_zz_167_ [1]),
    .I1(\VexRiscv/execute_SHIFT_CTRL[1]_GND_15_o_equal_581_o ),
    .I2(\VexRiscv/_zz_162_ [3]),
    .I3(\VexRiscv/_zz_162_ [28]),
    .I4(\VexRiscv/_zz_162_ [30]),
    .I5(\VexRiscv/_zz_162_ [1]),
    .O(\VexRiscv/Sh110 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \VexRiscv/Sh1111  (
    .I0(\VexRiscv/_zz_167_ [1]),
    .I1(\VexRiscv/execute_SHIFT_CTRL[1]_GND_15_o_equal_581_o ),
    .I2(\VexRiscv/_zz_162_ [4]),
    .I3(\VexRiscv/_zz_162_ [27]),
    .I4(\VexRiscv/_zz_162_ [29]),
    .I5(\VexRiscv/_zz_162_ [2]),
    .O(\VexRiscv/Sh111 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \VexRiscv/Sh4101  (
    .I0(\VexRiscv/_zz_167_ [1]),
    .I1(\VexRiscv/execute_SHIFT_CTRL[1]_GND_15_o_equal_581_o ),
    .I2(\VexRiscv/_zz_162_ [7]),
    .I3(\VexRiscv/_zz_162_ [24]),
    .I4(\VexRiscv/_zz_162_ [26]),
    .I5(\VexRiscv/_zz_162_ [5]),
    .O(\VexRiscv/Sh410 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \VexRiscv/Sh651  (
    .I0(\VexRiscv/_zz_167_ [1]),
    .I1(\VexRiscv/execute_SHIFT_CTRL[1]_GND_15_o_equal_581_o ),
    .I2(\VexRiscv/_zz_162_ [9]),
    .I3(\VexRiscv/_zz_162_ [22]),
    .I4(\VexRiscv/_zz_162_ [24]),
    .I5(\VexRiscv/_zz_162_ [7]),
    .O(\VexRiscv/Sh65 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \VexRiscv/Sh321  (
    .I0(\VexRiscv/_zz_167_ [1]),
    .I1(\VexRiscv/execute_SHIFT_CTRL[1]_GND_15_o_equal_581_o ),
    .I2(\VexRiscv/_zz_162_ [6]),
    .I3(\VexRiscv/_zz_162_ [25]),
    .I4(\VexRiscv/_zz_162_ [27]),
    .I5(\VexRiscv/_zz_162_ [4]),
    .O(\VexRiscv/Sh321_4708 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \VexRiscv/Sh5101  (
    .I0(\VexRiscv/_zz_167_ [1]),
    .I1(\VexRiscv/execute_SHIFT_CTRL[1]_GND_15_o_equal_581_o ),
    .I2(\VexRiscv/_zz_162_ [8]),
    .I3(\VexRiscv/_zz_162_ [23]),
    .I4(\VexRiscv/_zz_162_ [25]),
    .I5(\VexRiscv/_zz_162_ [6]),
    .O(\VexRiscv/Sh510 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \VexRiscv/Sh3811  (
    .I0(\VexRiscv/_zz_167_ [0]),
    .I1(\VexRiscv/_zz_167_ [3]),
    .I2(\VexRiscv/Sh102 ),
    .I3(\VexRiscv/Sh171 ),
    .I4(\VexRiscv/Sh161 ),
    .I5(\VexRiscv/Sh810 ),
    .O(\VexRiscv/Sh381 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \VexRiscv/Sh3711  (
    .I0(\VexRiscv/_zz_167_ [0]),
    .I1(\VexRiscv/_zz_167_ [3]),
    .I2(\VexRiscv/Sh810 ),
    .I3(\VexRiscv/Sh161 ),
    .I4(\VexRiscv/Sh151 ),
    .I5(\VexRiscv/Sh710 ),
    .O(\VexRiscv/Sh371 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \VexRiscv/Sh4411  (
    .I0(\VexRiscv/_zz_167_ [0]),
    .I1(\VexRiscv/_zz_167_ [3]),
    .I2(\VexRiscv/Sh151 ),
    .I3(\VexRiscv/Sh231 ),
    .I4(\VexRiscv/Sh221 ),
    .I5(\VexRiscv/Sh141 ),
    .O(\VexRiscv/Sh441 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \VexRiscv/Sh3611  (
    .I0(\VexRiscv/_zz_167_ [0]),
    .I1(\VexRiscv/_zz_167_ [3]),
    .I2(\VexRiscv/Sh710 ),
    .I3(\VexRiscv/Sh151 ),
    .I4(\VexRiscv/Sh141 ),
    .I5(\VexRiscv/Sh65 ),
    .O(\VexRiscv/Sh361 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \VexRiscv/Sh4311  (
    .I0(\VexRiscv/_zz_167_ [0]),
    .I1(\VexRiscv/_zz_167_ [3]),
    .I2(\VexRiscv/Sh141 ),
    .I3(\VexRiscv/Sh221 ),
    .I4(\VexRiscv/Sh211 ),
    .I5(\VexRiscv/Sh131 ),
    .O(\VexRiscv/Sh431 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \VexRiscv/Sh3511  (
    .I0(\VexRiscv/_zz_167_ [0]),
    .I1(\VexRiscv/_zz_167_ [3]),
    .I2(\VexRiscv/Sh65 ),
    .I3(\VexRiscv/Sh141 ),
    .I4(\VexRiscv/Sh131 ),
    .I5(\VexRiscv/Sh510 ),
    .O(\VexRiscv/Sh351 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \VexRiscv/Sh4211  (
    .I0(\VexRiscv/_zz_167_ [0]),
    .I1(\VexRiscv/_zz_167_ [3]),
    .I2(\VexRiscv/Sh131 ),
    .I3(\VexRiscv/Sh211 ),
    .I4(\VexRiscv/Sh201 ),
    .I5(\VexRiscv/Sh121 ),
    .O(\VexRiscv/Sh421 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \VexRiscv/Sh3411  (
    .I0(\VexRiscv/_zz_167_ [0]),
    .I1(\VexRiscv/_zz_167_ [3]),
    .I2(\VexRiscv/Sh510 ),
    .I3(\VexRiscv/Sh131 ),
    .I4(\VexRiscv/Sh121 ),
    .I5(\VexRiscv/Sh410 ),
    .O(\VexRiscv/Sh341 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \VexRiscv/Sh4111  (
    .I0(\VexRiscv/_zz_167_ [0]),
    .I1(\VexRiscv/_zz_167_ [3]),
    .I2(\VexRiscv/Sh121 ),
    .I3(\VexRiscv/Sh201 ),
    .I4(\VexRiscv/Sh191 ),
    .I5(\VexRiscv/Sh112 ),
    .O(\VexRiscv/Sh411 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \VexRiscv/Sh3311  (
    .I0(\VexRiscv/_zz_167_ [0]),
    .I1(\VexRiscv/_zz_167_ [3]),
    .I2(\VexRiscv/Sh410 ),
    .I3(\VexRiscv/Sh121 ),
    .I4(\VexRiscv/Sh112 ),
    .I5(\VexRiscv/Sh321_4708 ),
    .O(\VexRiscv/Sh331 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \VexRiscv/Sh4011  (
    .I0(\VexRiscv/_zz_167_ [0]),
    .I1(\VexRiscv/_zz_167_ [3]),
    .I2(\VexRiscv/Sh112 ),
    .I3(\VexRiscv/Sh191 ),
    .I4(\VexRiscv/Sh181 ),
    .I5(\VexRiscv/Sh101 ),
    .O(\VexRiscv/Sh401 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \VexRiscv/Sh3911  (
    .I0(\VexRiscv/_zz_167_ [0]),
    .I1(\VexRiscv/_zz_167_ [3]),
    .I2(\VexRiscv/Sh101 ),
    .I3(\VexRiscv/Sh181 ),
    .I4(\VexRiscv/Sh171 ),
    .I5(\VexRiscv/Sh102 ),
    .O(\VexRiscv/Sh391 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \VexRiscv/Sh1211  (
    .I0(\VexRiscv/_zz_167_ [1]),
    .I1(\VexRiscv/execute_SHIFT_CTRL[1]_GND_15_o_equal_581_o ),
    .I2(\VexRiscv/_zz_162_ [15]),
    .I3(\VexRiscv/_zz_162_ [16]),
    .I4(\VexRiscv/_zz_162_ [18]),
    .I5(\VexRiscv/_zz_162_ [13]),
    .O(\VexRiscv/Sh121 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \VexRiscv/Sh1411  (
    .I0(\VexRiscv/_zz_167_ [1]),
    .I1(\VexRiscv/execute_SHIFT_CTRL[1]_GND_15_o_equal_581_o ),
    .I2(\VexRiscv/_zz_162_ [17]),
    .I3(\VexRiscv/_zz_162_ [14]),
    .I4(\VexRiscv/_zz_162_ [16]),
    .I5(\VexRiscv/_zz_162_ [15]),
    .O(\VexRiscv/Sh141 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \VexRiscv/Sh1121  (
    .I0(\VexRiscv/_zz_167_ [1]),
    .I1(\VexRiscv/execute_SHIFT_CTRL[1]_GND_15_o_equal_581_o ),
    .I2(\VexRiscv/_zz_162_ [14]),
    .I3(\VexRiscv/_zz_162_ [17]),
    .I4(\VexRiscv/_zz_162_ [19]),
    .I5(\VexRiscv/_zz_162_ [12]),
    .O(\VexRiscv/Sh112 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \VexRiscv/Sh1311  (
    .I0(\VexRiscv/_zz_167_ [1]),
    .I1(\VexRiscv/execute_SHIFT_CTRL[1]_GND_15_o_equal_581_o ),
    .I2(\VexRiscv/_zz_162_ [16]),
    .I3(\VexRiscv/_zz_162_ [15]),
    .I4(\VexRiscv/_zz_162_ [17]),
    .I5(\VexRiscv/_zz_162_ [14]),
    .O(\VexRiscv/Sh131 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \VexRiscv/Sh1011  (
    .I0(\VexRiscv/_zz_167_ [1]),
    .I1(\VexRiscv/execute_SHIFT_CTRL[1]_GND_15_o_equal_581_o ),
    .I2(\VexRiscv/_zz_162_ [13]),
    .I3(\VexRiscv/_zz_162_ [18]),
    .I4(\VexRiscv/_zz_162_ [20]),
    .I5(\VexRiscv/_zz_162_ [11]),
    .O(\VexRiscv/Sh101 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \VexRiscv/Sh1021  (
    .I0(\VexRiscv/_zz_167_ [1]),
    .I1(\VexRiscv/execute_SHIFT_CTRL[1]_GND_15_o_equal_581_o ),
    .I2(\VexRiscv/_zz_162_ [12]),
    .I3(\VexRiscv/_zz_162_ [19]),
    .I4(\VexRiscv/_zz_162_ [21]),
    .I5(\VexRiscv/_zz_162_ [10]),
    .O(\VexRiscv/Sh102 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \VexRiscv/Sh8101  (
    .I0(\VexRiscv/_zz_167_ [1]),
    .I1(\VexRiscv/execute_SHIFT_CTRL[1]_GND_15_o_equal_581_o ),
    .I2(\VexRiscv/_zz_162_ [11]),
    .I3(\VexRiscv/_zz_162_ [20]),
    .I4(\VexRiscv/_zz_162_ [22]),
    .I5(\VexRiscv/_zz_162_ [9]),
    .O(\VexRiscv/Sh810 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \VexRiscv/Sh7101  (
    .I0(\VexRiscv/_zz_167_ [1]),
    .I1(\VexRiscv/execute_SHIFT_CTRL[1]_GND_15_o_equal_581_o ),
    .I2(\VexRiscv/_zz_162_ [10]),
    .I3(\VexRiscv/_zz_162_ [21]),
    .I4(\VexRiscv/_zz_162_ [23]),
    .I5(\VexRiscv/_zz_162_ [8]),
    .O(\VexRiscv/Sh710 )
  );
  LUT4 #(
    .INIT ( 16'h4000 ))
  \VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_23_o_equal_657_o<11>2  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [30]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [28]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [29]),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_23_o_equal_657_o<11>1_4692 ),
    .O(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_23_o_equal_657_o )
  );
  LUT5 #(
    .INIT ( 32'hF5B1E4A0 ))
  \VexRiscv/Sh851  (
    .I0(\VexRiscv/_zz_167_ [4]),
    .I1(\VexRiscv/_zz_167_ [2]),
    .I2(\VexRiscv/Sh32 ),
    .I3(\VexRiscv/Sh521 ),
    .I4(\VexRiscv/Sh481 ),
    .O(\VexRiscv/Sh85 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Sh841  (
    .I0(\VexRiscv/_zz_167_ [4]),
    .I1(\VexRiscv/_zz_167_ [2]),
    .I2(\VexRiscv/Sh511 ),
    .I3(\VexRiscv/Sh471 ),
    .I4(\VexRiscv/Sh32 ),
    .O(\VexRiscv/Sh84 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Sh831  (
    .I0(\VexRiscv/_zz_167_ [4]),
    .I1(\VexRiscv/_zz_167_ [2]),
    .I2(\VexRiscv/Sh501 ),
    .I3(\VexRiscv/Sh461 ),
    .I4(\VexRiscv/Sh32 ),
    .O(\VexRiscv/Sh83 )
  );
  LUT5 #(
    .INIT ( 32'hF5E4B1A0 ))
  \VexRiscv/Sh821  (
    .I0(\VexRiscv/_zz_167_ [4]),
    .I1(\VexRiscv/_zz_167_ [2]),
    .I2(\VexRiscv/Sh32 ),
    .I3(\VexRiscv/Sh451 ),
    .I4(\VexRiscv/Sh491 ),
    .O(\VexRiscv/Sh82 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Sh5211  (
    .I0(\VexRiscv/_zz_167_ [3]),
    .I1(\VexRiscv/_zz_167_ [0]),
    .I2(\VexRiscv/Sh231 ),
    .I3(\VexRiscv/Sh221 ),
    .I4(\VexRiscv/Sh31 ),
    .O(\VexRiscv/Sh521 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Sh5111  (
    .I0(\VexRiscv/_zz_167_ [3]),
    .I1(\VexRiscv/_zz_167_ [0]),
    .I2(\VexRiscv/Sh221 ),
    .I3(\VexRiscv/Sh211 ),
    .I4(\VexRiscv/Sh30_4732 ),
    .O(\VexRiscv/Sh511 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Sh5011  (
    .I0(\VexRiscv/_zz_167_ [3]),
    .I1(\VexRiscv/_zz_167_ [0]),
    .I2(\VexRiscv/Sh211 ),
    .I3(\VexRiscv/Sh201 ),
    .I4(\VexRiscv/Sh29 ),
    .O(\VexRiscv/Sh501 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Sh4911  (
    .I0(\VexRiscv/_zz_167_ [3]),
    .I1(\VexRiscv/_zz_167_ [0]),
    .I2(\VexRiscv/Sh201 ),
    .I3(\VexRiscv/Sh191 ),
    .I4(\VexRiscv/Sh28 ),
    .O(\VexRiscv/Sh491 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Sh4811  (
    .I0(\VexRiscv/_zz_167_ [3]),
    .I1(\VexRiscv/_zz_167_ [0]),
    .I2(\VexRiscv/Sh191 ),
    .I3(\VexRiscv/Sh181 ),
    .I4(\VexRiscv/Sh27 ),
    .O(\VexRiscv/Sh481 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Sh4711  (
    .I0(\VexRiscv/_zz_167_ [3]),
    .I1(\VexRiscv/_zz_167_ [0]),
    .I2(\VexRiscv/Sh181 ),
    .I3(\VexRiscv/Sh171 ),
    .I4(\VexRiscv/Sh26 ),
    .O(\VexRiscv/Sh471 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Sh4611  (
    .I0(\VexRiscv/_zz_167_ [3]),
    .I1(\VexRiscv/_zz_167_ [0]),
    .I2(\VexRiscv/Sh171 ),
    .I3(\VexRiscv/Sh161 ),
    .I4(\VexRiscv/Sh25 ),
    .O(\VexRiscv/Sh461 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Sh4511  (
    .I0(\VexRiscv/_zz_167_ [3]),
    .I1(\VexRiscv/_zz_167_ [0]),
    .I2(\VexRiscv/Sh161 ),
    .I3(\VexRiscv/Sh151 ),
    .I4(\VexRiscv/Sh24 ),
    .O(\VexRiscv/Sh451 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \VexRiscv/Sh1611  (
    .I0(\VexRiscv/_zz_167_ [1]),
    .I1(\VexRiscv/execute_SHIFT_CTRL[1]_GND_15_o_equal_581_o ),
    .I2(\VexRiscv/_zz_162_ [19]),
    .I3(\VexRiscv/_zz_162_ [12]),
    .I4(\VexRiscv/_zz_162_ [14]),
    .I5(\VexRiscv/_zz_162_ [17]),
    .O(\VexRiscv/Sh161 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \VexRiscv/Sh1511  (
    .I0(\VexRiscv/_zz_167_ [1]),
    .I1(\VexRiscv/execute_SHIFT_CTRL[1]_GND_15_o_equal_581_o ),
    .I2(\VexRiscv/_zz_162_ [18]),
    .I3(\VexRiscv/_zz_162_ [13]),
    .I4(\VexRiscv/_zz_162_ [15]),
    .I5(\VexRiscv/_zz_162_ [16]),
    .O(\VexRiscv/Sh151 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \VexRiscv/Sh2611  (
    .I0(\VexRiscv/_zz_167_ [1]),
    .I1(\VexRiscv/execute_SHIFT_CTRL[1]_GND_15_o_equal_581_o ),
    .I2(\VexRiscv/_zz_162_ [29]),
    .I3(\VexRiscv/_zz_162_ [2]),
    .I4(\VexRiscv/_zz_162_ [4]),
    .I5(\VexRiscv/_zz_162_ [27]),
    .O(\VexRiscv/Sh261_4755 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \VexRiscv/Sh2511  (
    .I0(\VexRiscv/_zz_167_ [1]),
    .I1(\VexRiscv/execute_SHIFT_CTRL[1]_GND_15_o_equal_581_o ),
    .I2(\VexRiscv/_zz_162_ [28]),
    .I3(\VexRiscv/_zz_162_ [3]),
    .I4(\VexRiscv/_zz_162_ [5]),
    .I5(\VexRiscv/_zz_162_ [26]),
    .O(\VexRiscv/Sh251_4723 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \VexRiscv/Sh2411  (
    .I0(\VexRiscv/_zz_167_ [1]),
    .I1(\VexRiscv/execute_SHIFT_CTRL[1]_GND_15_o_equal_581_o ),
    .I2(\VexRiscv/_zz_162_ [27]),
    .I3(\VexRiscv/_zz_162_ [4]),
    .I4(\VexRiscv/_zz_162_ [6]),
    .I5(\VexRiscv/_zz_162_ [25]),
    .O(\VexRiscv/Sh241_4724 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \VexRiscv/Sh2311  (
    .I0(\VexRiscv/_zz_167_ [1]),
    .I1(\VexRiscv/execute_SHIFT_CTRL[1]_GND_15_o_equal_581_o ),
    .I2(\VexRiscv/_zz_162_ [26]),
    .I3(\VexRiscv/_zz_162_ [5]),
    .I4(\VexRiscv/_zz_162_ [7]),
    .I5(\VexRiscv/_zz_162_ [24]),
    .O(\VexRiscv/Sh231 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \VexRiscv/Sh2211  (
    .I0(\VexRiscv/_zz_167_ [1]),
    .I1(\VexRiscv/execute_SHIFT_CTRL[1]_GND_15_o_equal_581_o ),
    .I2(\VexRiscv/_zz_162_ [25]),
    .I3(\VexRiscv/_zz_162_ [6]),
    .I4(\VexRiscv/_zz_162_ [8]),
    .I5(\VexRiscv/_zz_162_ [23]),
    .O(\VexRiscv/Sh221 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \VexRiscv/Sh2111  (
    .I0(\VexRiscv/_zz_167_ [1]),
    .I1(\VexRiscv/execute_SHIFT_CTRL[1]_GND_15_o_equal_581_o ),
    .I2(\VexRiscv/_zz_162_ [24]),
    .I3(\VexRiscv/_zz_162_ [7]),
    .I4(\VexRiscv/_zz_162_ [9]),
    .I5(\VexRiscv/_zz_162_ [22]),
    .O(\VexRiscv/Sh211 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \VexRiscv/Sh2011  (
    .I0(\VexRiscv/_zz_167_ [1]),
    .I1(\VexRiscv/execute_SHIFT_CTRL[1]_GND_15_o_equal_581_o ),
    .I2(\VexRiscv/_zz_162_ [23]),
    .I3(\VexRiscv/_zz_162_ [8]),
    .I4(\VexRiscv/_zz_162_ [10]),
    .I5(\VexRiscv/_zz_162_ [21]),
    .O(\VexRiscv/Sh201 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \VexRiscv/Sh1911  (
    .I0(\VexRiscv/_zz_167_ [1]),
    .I1(\VexRiscv/execute_SHIFT_CTRL[1]_GND_15_o_equal_581_o ),
    .I2(\VexRiscv/_zz_162_ [22]),
    .I3(\VexRiscv/_zz_162_ [9]),
    .I4(\VexRiscv/_zz_162_ [11]),
    .I5(\VexRiscv/_zz_162_ [20]),
    .O(\VexRiscv/Sh191 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \VexRiscv/Sh1811  (
    .I0(\VexRiscv/_zz_167_ [1]),
    .I1(\VexRiscv/execute_SHIFT_CTRL[1]_GND_15_o_equal_581_o ),
    .I2(\VexRiscv/_zz_162_ [21]),
    .I3(\VexRiscv/_zz_162_ [10]),
    .I4(\VexRiscv/_zz_162_ [12]),
    .I5(\VexRiscv/_zz_162_ [19]),
    .O(\VexRiscv/Sh181 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \VexRiscv/Sh1711  (
    .I0(\VexRiscv/_zz_167_ [1]),
    .I1(\VexRiscv/execute_SHIFT_CTRL[1]_GND_15_o_equal_581_o ),
    .I2(\VexRiscv/_zz_162_ [20]),
    .I3(\VexRiscv/_zz_162_ [11]),
    .I4(\VexRiscv/_zz_162_ [13]),
    .I5(\VexRiscv/_zz_162_ [18]),
    .O(\VexRiscv/Sh171 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000100 ))
  \VexRiscv/execute_arbitration_removeIt_INV_529_o1  (
    .I0(\VexRiscv/_zz_256__6364 ),
    .I1(\VexRiscv/_zz_257_ ),
    .I2(\VexRiscv/BranchPlugin_branchExceptionPort_valid ),
    .I3(\VexRiscv/_n53781 ),
    .I4(\VexRiscv/DBusCachedPlugin_exceptionBus_valid ),
    .I5(\VexRiscv/BranchPlugin_jumpInterface_valid ),
    .O(\VexRiscv/execute_arbitration_removeIt_INV_529_o )
  );
  LUT6 #(
    .INIT ( 64'h30F030F030F0BAFA ))
  \VexRiscv/_zz_105_1  (
    .I0(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .I1(\VexRiscv/_zz_260_ ),
    .I2(\VexRiscv/CsrPlugin_jumpInterface_valid ),
    .I3(\VexRiscv/dataCache_1__io_cpu_redo ),
    .I4(\VexRiscv/Msub__zz_278__cy [1]),
    .I5(\VexRiscv/BranchPlugin_jumpInterface_valid ),
    .O(\VexRiscv/_zz_105_ )
  );
  LUT5 #(
    .INIT ( 32'hCCF0F0AA ))
  \VexRiscv/Mmux__zz_167_321  (
    .I0(\VexRiscv/decode_to_execute_RS2 [9]),
    .I1(\VexRiscv/decode_to_execute_PC [9]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [29]),
    .I3(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I4(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .O(\VexRiscv/_zz_167_ [9])
  );
  LUT5 #(
    .INIT ( 32'hCCF0F0AA ))
  \VexRiscv/Mmux__zz_167_311  (
    .I0(\VexRiscv/decode_to_execute_RS2 [8]),
    .I1(\VexRiscv/decode_to_execute_PC [8]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [28]),
    .I3(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I4(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .O(\VexRiscv/_zz_167_ [8])
  );
  LUT5 #(
    .INIT ( 32'hCCF0F0AA ))
  \VexRiscv/Mmux__zz_167_301  (
    .I0(\VexRiscv/decode_to_execute_RS2 [7]),
    .I1(\VexRiscv/decode_to_execute_PC [7]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [27]),
    .I3(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I4(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .O(\VexRiscv/_zz_167_ [7])
  );
  LUT5 #(
    .INIT ( 32'hCCF0F0AA ))
  \VexRiscv/Mmux__zz_167_291  (
    .I0(\VexRiscv/decode_to_execute_RS2 [6]),
    .I1(\VexRiscv/decode_to_execute_PC [6]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [26]),
    .I3(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I4(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .O(\VexRiscv/_zz_167_ [6])
  );
  LUT5 #(
    .INIT ( 32'hCCF0F0AA ))
  \VexRiscv/Mmux__zz_167_281  (
    .I0(\VexRiscv/decode_to_execute_RS2 [5]),
    .I1(\VexRiscv/decode_to_execute_PC [5]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [25]),
    .I3(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I4(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .O(\VexRiscv/_zz_167_ [5])
  );
  LUT5 #(
    .INIT ( 32'hCCF0F0AA ))
  \VexRiscv/Mmux__zz_167_28  (
    .I0(\VexRiscv/decode_to_execute_RS2 [10]),
    .I1(\VexRiscv/decode_to_execute_PC [10]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [30]),
    .I3(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I4(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .O(\VexRiscv/_zz_167_ [10])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/_zz_143_<10>21  (
    .I0(\VexRiscv/dataCache_1_/stageA_request_data_10_BRB0_9471 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .I2(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I3(\VexRiscv/dataCache_1_/stageA_request_data [2]),
    .O(\VexRiscv/dataCache_1_/stageA_request_data [10])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/_zz_143_<11>11  (
    .I0(\VexRiscv/dataCache_1_/stageA_request_data_11_BRB0_9470 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .I2(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I3(\VexRiscv/dataCache_1_/stageA_request_data [3]),
    .O(\VexRiscv/dataCache_1_/stageA_request_data [11])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/_zz_143_<12>11  (
    .I0(\VexRiscv/dataCache_1_/stageA_request_data_12_BRB0_9469 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .I2(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I3(\VexRiscv/dataCache_1_/stageA_request_data [4]),
    .O(\VexRiscv/dataCache_1_/stageA_request_data [12])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/_zz_143_<13>11  (
    .I0(\VexRiscv/dataCache_1_/stageA_request_data_13_BRB0_9468 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .I2(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I3(\VexRiscv/dataCache_1_/stageA_request_data [5]),
    .O(\VexRiscv/dataCache_1_/stageA_request_data [13])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/_zz_143_<14>11  (
    .I0(\VexRiscv/dataCache_1_/stageA_request_data_14_BRB0_9467 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .I2(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I3(\VexRiscv/dataCache_1_/stageA_request_data [6]),
    .O(\VexRiscv/dataCache_1_/stageA_request_data [14])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/_zz_143_<15>11  (
    .I0(\VexRiscv/dataCache_1_/stageA_request_data_15_BRB0_9466 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .I2(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I3(\VexRiscv/dataCache_1_/stageA_request_data [7]),
    .O(\VexRiscv/dataCache_1_/stageA_request_data [15])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/_zz_143_<8>11  (
    .I0(\VexRiscv/dataCache_1_/stageA_request_data_8_BRB0_9473 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .I2(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I3(\VexRiscv/dataCache_1_/stageA_request_data_16_BRB1_9464 ),
    .O(\VexRiscv/dataCache_1_/stageA_request_data [8])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/_zz_143_<9>11  (
    .I0(\VexRiscv/dataCache_1_/stageA_request_data_9_BRB0_9472 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .I2(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I3(\VexRiscv/dataCache_1_/stageA_request_data [1]),
    .O(\VexRiscv/dataCache_1_/stageA_request_data [9])
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \VexRiscv/_zz_480_1  (
    .I0(\VexRiscv/execute_to_memory_MEMORY_WR_8019 ),
    .I1(\VexRiscv/execute_to_memory_IS_MUL_BRB1_9486 ),
    .I2(\VexRiscv/execute_to_memory_INSTRUCTION[14] ),
    .I3(\VexRiscv/execute_to_memory_IS_MUL_BRB3_9487 ),
    .I4(\VexRiscv/execute_to_memory_IS_MUL_BRB4_9488 ),
    .I5(\VexRiscv/execute_to_memory_IS_MUL_BRB5_9489 ),
    .O(\VexRiscv/execute_to_memory_IS_MUL )
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  \VexRiscv/_zz_504_1  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [25]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [5]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [2]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [14]),
    .O(\VexRiscv/_zz_504_ )
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<10>1  (
    .I0(\VexRiscv/memory_DivPlugin_div_needRevert_7125 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/memory_DivPlugin_accumulator [10]),
    .I3(\VexRiscv/_zz_351__11_6521 ),
    .O(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<10> )
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<11>1  (
    .I0(\VexRiscv/memory_DivPlugin_div_needRevert_7125 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/memory_DivPlugin_accumulator [11]),
    .I3(\VexRiscv/_zz_351__12_6522 ),
    .O(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<11> )
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<12>1  (
    .I0(\VexRiscv/memory_DivPlugin_div_needRevert_7125 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/memory_DivPlugin_accumulator [12]),
    .I3(\VexRiscv/_zz_351__13_6523 ),
    .O(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<12> )
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<13>1  (
    .I0(\VexRiscv/memory_DivPlugin_div_needRevert_7125 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/memory_DivPlugin_accumulator [13]),
    .I3(\VexRiscv/_zz_351__14_6524 ),
    .O(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<13> )
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<14>1  (
    .I0(\VexRiscv/memory_DivPlugin_div_needRevert_7125 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/memory_DivPlugin_accumulator [14]),
    .I3(\VexRiscv/_zz_351__15_6525 ),
    .O(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<14> )
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<15>1  (
    .I0(\VexRiscv/memory_DivPlugin_div_needRevert_7125 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/memory_DivPlugin_accumulator [15]),
    .I3(\VexRiscv/_zz_351__16_6526 ),
    .O(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<15> )
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<16>1  (
    .I0(\VexRiscv/memory_DivPlugin_div_needRevert_7125 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/memory_DivPlugin_accumulator [16]),
    .I3(\VexRiscv/_zz_351__17_6527 ),
    .O(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<16> )
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<17>1  (
    .I0(\VexRiscv/memory_DivPlugin_div_needRevert_7125 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/memory_DivPlugin_accumulator [17]),
    .I3(\VexRiscv/_zz_351__18_6528 ),
    .O(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<17> )
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<18>1  (
    .I0(\VexRiscv/memory_DivPlugin_div_needRevert_7125 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/memory_DivPlugin_accumulator [18]),
    .I3(\VexRiscv/_zz_351__19_6529 ),
    .O(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<18> )
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<19>1  (
    .I0(\VexRiscv/memory_DivPlugin_div_needRevert_7125 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/memory_DivPlugin_accumulator [19]),
    .I3(\VexRiscv/_zz_351__20_6530 ),
    .O(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<19> )
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<1>1  (
    .I0(\VexRiscv/memory_DivPlugin_div_needRevert_7125 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/memory_DivPlugin_accumulator [1]),
    .I3(\VexRiscv/_zz_351__2_6512 ),
    .O(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<1> )
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<20>1  (
    .I0(\VexRiscv/memory_DivPlugin_div_needRevert_7125 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/memory_DivPlugin_accumulator [20]),
    .I3(\VexRiscv/_zz_351__21_6531 ),
    .O(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<20> )
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<21>1  (
    .I0(\VexRiscv/memory_DivPlugin_div_needRevert_7125 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/memory_DivPlugin_accumulator [21]),
    .I3(\VexRiscv/_zz_351__22_6532 ),
    .O(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<21> )
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<22>1  (
    .I0(\VexRiscv/memory_DivPlugin_div_needRevert_7125 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/memory_DivPlugin_accumulator [22]),
    .I3(\VexRiscv/_zz_351__23_6533 ),
    .O(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<22> )
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<23>1  (
    .I0(\VexRiscv/memory_DivPlugin_div_needRevert_7125 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/memory_DivPlugin_accumulator [23]),
    .I3(\VexRiscv/_zz_351__24_6534 ),
    .O(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<23> )
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<24>1  (
    .I0(\VexRiscv/memory_DivPlugin_div_needRevert_7125 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/memory_DivPlugin_accumulator [24]),
    .I3(\VexRiscv/_zz_351__25_6535 ),
    .O(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<24> )
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<25>1  (
    .I0(\VexRiscv/memory_DivPlugin_div_needRevert_7125 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/memory_DivPlugin_accumulator [25]),
    .I3(\VexRiscv/_zz_351__26_6536 ),
    .O(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<25> )
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<26>1  (
    .I0(\VexRiscv/memory_DivPlugin_div_needRevert_7125 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/memory_DivPlugin_accumulator [26]),
    .I3(\VexRiscv/_zz_351__27_6537 ),
    .O(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<26> )
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<27>1  (
    .I0(\VexRiscv/memory_DivPlugin_div_needRevert_7125 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/memory_DivPlugin_accumulator [27]),
    .I3(\VexRiscv/_zz_351__28_6538 ),
    .O(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<27> )
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<28>1  (
    .I0(\VexRiscv/memory_DivPlugin_div_needRevert_7125 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/memory_DivPlugin_accumulator [28]),
    .I3(\VexRiscv/_zz_351__29_6539 ),
    .O(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<28> )
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<29>1  (
    .I0(\VexRiscv/memory_DivPlugin_div_needRevert_7125 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/memory_DivPlugin_accumulator [29]),
    .I3(\VexRiscv/_zz_351__30_6540 ),
    .O(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<29> )
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<2>1  (
    .I0(\VexRiscv/memory_DivPlugin_div_needRevert_7125 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/memory_DivPlugin_accumulator [2]),
    .I3(\VexRiscv/_zz_351__3_6513 ),
    .O(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<2> )
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<30>1  (
    .I0(\VexRiscv/memory_DivPlugin_div_needRevert_7125 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/memory_DivPlugin_accumulator [30]),
    .I3(\VexRiscv/_zz_351__31_6541 ),
    .O(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<30> )
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<31>1  (
    .I0(\VexRiscv/memory_DivPlugin_div_needRevert_7125 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/memory_DivPlugin_accumulator [31]),
    .I3(\VexRiscv/memory_DivPlugin_rs1_31_6542 ),
    .O(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<31> )
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<3>1  (
    .I0(\VexRiscv/memory_DivPlugin_div_needRevert_7125 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/memory_DivPlugin_accumulator [3]),
    .I3(\VexRiscv/_zz_351__4_6514 ),
    .O(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<3> )
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<4>1  (
    .I0(\VexRiscv/memory_DivPlugin_div_needRevert_7125 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/memory_DivPlugin_accumulator [4]),
    .I3(\VexRiscv/_zz_351__5_6515 ),
    .O(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<4> )
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<5>1  (
    .I0(\VexRiscv/memory_DivPlugin_div_needRevert_7125 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/memory_DivPlugin_accumulator [5]),
    .I3(\VexRiscv/_zz_351__6_6516 ),
    .O(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<5> )
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<6>1  (
    .I0(\VexRiscv/memory_DivPlugin_div_needRevert_7125 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/memory_DivPlugin_accumulator [6]),
    .I3(\VexRiscv/_zz_351__7_6517 ),
    .O(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<6> )
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<7>1  (
    .I0(\VexRiscv/memory_DivPlugin_div_needRevert_7125 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/memory_DivPlugin_accumulator [7]),
    .I3(\VexRiscv/_zz_351__8_6518 ),
    .O(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<7> )
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<8>1  (
    .I0(\VexRiscv/memory_DivPlugin_div_needRevert_7125 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/memory_DivPlugin_accumulator [8]),
    .I3(\VexRiscv/_zz_351__9_6519 ),
    .O(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<8> )
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<9>1  (
    .I0(\VexRiscv/memory_DivPlugin_div_needRevert_7125 ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I2(\VexRiscv/memory_DivPlugin_accumulator [9]),
    .I3(\VexRiscv/_zz_351__10_6520 ),
    .O(\VexRiscv/zz_206_[31]__zz_206_[31]_mux_69_OUT<9> )
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \VexRiscv/_zz_438_11  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [5]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [2]),
    .O(\VexRiscv/_zz_438_ )
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  \VexRiscv/_zz_494_1  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [12]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [13]),
    .O(\VexRiscv/_zz_494_ )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \VexRiscv/_zz_496_11  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [2]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [14]),
    .O(\VexRiscv/_zz_496_ )
  );
  LUT4 #(
    .INIT ( 16'hE444 ))
  \VexRiscv/_zz_497_11  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [2]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [14]),
    .O(\VexRiscv/_zz_497_ )
  );
  LUT5 #(
    .INIT ( 32'hAA808080 ))
  \VexRiscv/_n5437_inv11  (
    .I0(\VexRiscv/CsrPlugin_mstatus_MIE_6636 ),
    .I1(\VexRiscv/CsrPlugin_mie_MEIE_6634 ),
    .I2(\VexRiscv/CsrPlugin_mip_MEIP_7450 ),
    .I3(\VexRiscv/CsrPlugin_mie_MSIE_6632 ),
    .I4(\VexRiscv/CsrPlugin_mip_MSIP_7408 ),
    .O(\VexRiscv/CsrPlugin_interrupt_valid_glue_set )
  );
  LUT6 #(
    .INIT ( 64'h0020000000000000 ))
  \VexRiscv/_n5515_inv1  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [22]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [26]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I4(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o<11>1_4628 ),
    .I5(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .O(\VexRiscv/_n5515_inv )
  );
  LUT6 #(
    .INIT ( 64'hFEFCEECCFAF0AA00 ))
  \VexRiscv/_n8818<9>1  (
    .I0(\VexRiscv/CsrPlugin_mtval [9]),
    .I1(\VexRiscv/_zz_210_ [9]),
    .I2(\VexRiscv/CsrPlugin_mepc [9]),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_663_o ),
    .I4(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o ),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_23_o_equal_657_o ),
    .O(\VexRiscv/_n8818 [9])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \VexRiscv/_zz_261_1  (
    .I0(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_VALID_6788 ),
    .I1(\VexRiscv/writeBack_arbitration_isValid_6597 ),
    .O(\VexRiscv/_zz_261_ )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \VexRiscv/zz_275_[1]_GND_15_o_equal_505_o<1>1  (
    .I0(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I1(\VexRiscv/memory_to_writeBack_INSTRUCTION[12] ),
    .O(\VexRiscv/Mmux__zz_89_2 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \VexRiscv/writeBack_arbitration_isValid_writeBack_IS_MUL_AND_712_o1  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_6597 ),
    .I1(\VexRiscv/memory_to_writeBack_IS_MUL_7123 ),
    .O(\VexRiscv/writeBack_arbitration_isValid_writeBack_IS_MUL_AND_712_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \VexRiscv/_zz_260_1  (
    .I0(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_3_9648 ),
    .I1(\VexRiscv/writeBack_arbitration_isValid_2_9647 ),
    .O(\VexRiscv/_zz_260_ )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \VexRiscv/BranchPlugin_branchExceptionPort_valid<1>1  (
    .I0(\VexRiscv/execute_to_memory_BRANCH_CALC [1]),
    .I1(\VexRiscv/execute_to_memory_BRANCH_DO_6681 ),
    .I2(\VexRiscv/memory_arbitration_isValid_6598 ),
    .O(\VexRiscv/BranchPlugin_branchExceptionPort_valid )
  );
  LUT6 #(
    .INIT ( 64'h0000010000001100 ))
  \VexRiscv/_n53782  (
    .I0(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .I1(\VexRiscv/CsrPlugin_jumpInterface_valid ),
    .I2(\VexRiscv/IBusCachedPlugin_decodePrediction_cmd_hadBranch ),
    .I3(\VexRiscv/_n53781 ),
    .I4(\VexRiscv/BranchPlugin_jumpInterface_valid ),
    .I5(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_valid1 ),
    .O(\VexRiscv/_n5378 )
  );
  LUT4 #(
    .INIT ( 16'h0200 ))
  \VexRiscv/_zz_259_1  (
    .I0(\VexRiscv/_zz_108__7452 ),
    .I1(\VexRiscv/IBusCachedPlugin_fetcherHalt ),
    .I2(\VexRiscv/IBusCachedPlugin_cache_io_cpu_prefetch_haltIt ),
    .I3(\VexRiscv/IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready1_9596 ),
    .O(\VexRiscv/_zz_259_ )
  );
  LUT5 #(
    .INIT ( 32'hFEFCFFFF ))
  \VexRiscv/_n5404_inv1  (
    .I0(\VexRiscv/_zz_114__6548 ),
    .I1(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .I2(\VexRiscv/_zz_259_ ),
    .I3(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .I4(\VexRiscv/_n53782_9593 ),
    .O(\VexRiscv/_n5404_inv )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetcherHalt11  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_7413 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_7416 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_7415 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_7414 ),
    .I4(\VexRiscv/_zz_256__6364 ),
    .I5(\VexRiscv/_zz_257_ ),
    .O(\VexRiscv/IBusCachedPlugin_fetcherHalt )
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  \VexRiscv/_zz_221_1  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [12]),
    .I1(\VexRiscv/decode_arbitration_isValid ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [14]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [3]),
    .O(\VexRiscv/_zz_221_ )
  );
  LUT5 #(
    .INIT ( 32'h01000000 ))
  \VexRiscv/_zz_102_<4>1  (
    .I0(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .I1(\VexRiscv/BranchPlugin_jumpInterface_valid ),
    .I2(\VexRiscv/Msub__zz_278__cy [1]),
    .I3(\VexRiscv/IBusCachedPlugin_decodePrediction_cmd_hadBranch ),
    .I4(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_valid1 ),
    .O(\VexRiscv/_zz_102_ [4])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \VexRiscv/_zz_257_1  (
    .I0(\VexRiscv/memory_to_writeBack_ENV_CTRL_0_6746 ),
    .I1(\VexRiscv/writeBack_arbitration_isValid_6597 ),
    .O(\VexRiscv/_zz_257_ )
  );
  LUT6 #(
    .INIT ( 64'hA000AC00A000AF00 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionValids_execute_CsrPlugin_exceptionPortCtrl_exceptionValids_decode_MUX_1580_o11  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_7415 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_7416 ),
    .I2(\VexRiscv/execute_arbitration_isStuck_4674 ),
    .I3(\VexRiscv/execute_arbitration_removeIt_INV_529_o ),
    .I4(\VexRiscv/decode_arbitration_isStuck ),
    .I5(\VexRiscv/_n5427 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValids_execute_CsrPlugin_exceptionPortCtrl_exceptionValids_decode_MUX_1580_o )
  );
  LUT3 #(
    .INIT ( 8'h08 ))
  \VexRiscv/BranchPlugin_jumpInterface_valid1  (
    .I0(\VexRiscv/execute_to_memory_BRANCH_DO_6681 ),
    .I1(\VexRiscv/memory_arbitration_isValid_6598 ),
    .I2(\VexRiscv/dataCache_1_/Mmux_io_cpu_writeBack_haltIt1_9594 ),
    .O(\VexRiscv/BranchPlugin_jumpInterface_valid )
  );
  LUT5 #(
    .INIT ( 32'h01010100 ))
  \VexRiscv/Mmux_GND_15_o_CsrPlugin_exceptionPortCtrl_exceptionValids_memory_MUX_1582_o11  (
    .I0(\VexRiscv/dataCache_1__io_cpu_writeBack_haltIt ),
    .I1(\VexRiscv/memory_arbitration_haltItself ),
    .I2(\VexRiscv/memory_arbitration_isFlushed ),
    .I3(\VexRiscv/BranchPlugin_branchExceptionPort_valid ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_7414 ),
    .O(\VexRiscv/GND_15_o_CsrPlugin_exceptionPortCtrl_exceptionValids_memory_MUX_1582_o )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \VexRiscv/zz_258_[1]_PWR_23_o_equal_749_o<1>1  (
    .I0(\VexRiscv/memory_to_writeBack_INSTRUCTION[29] ),
    .I1(\VexRiscv/memory_to_writeBack_INSTRUCTION[28] ),
    .O(\VexRiscv/zz_258_[1]_PWR_23_o_equal_749_o )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \VexRiscv/_zz_162_<11>1  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [11]),
    .O(\VexRiscv/_zz_162_ [11])
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Sh711  (
    .I0(\VexRiscv/_zz_167_ [4]),
    .I1(\VexRiscv/_zz_167_ [2]),
    .I2(\VexRiscv/Sh381 ),
    .I3(\VexRiscv/Sh341 ),
    .I4(\VexRiscv/Sh54 ),
    .O(\VexRiscv/Sh71 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAFF00F0F0CCCC ))
  \VexRiscv/Mmux__zz_167_271  (
    .I0(\VexRiscv/decode_to_execute_PC [4]),
    .I1(\VexRiscv/decode_to_execute_RS2 [4]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [11]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [24]),
    .I4(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I5(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .O(\VexRiscv/_zz_167_ [4])
  );
  LUT6 #(
    .INIT ( 64'hAAAAFF00F0F0CCCC ))
  \VexRiscv/Mmux__zz_167_231  (
    .I0(\VexRiscv/decode_to_execute_PC [2]),
    .I1(\VexRiscv/decode_to_execute_RS2 [2]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [9]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [22]),
    .I4(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I5(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .O(\VexRiscv/_zz_167_ [2])
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Sh701  (
    .I0(\VexRiscv/_zz_167_ [4]),
    .I1(\VexRiscv/_zz_167_ [2]),
    .I2(\VexRiscv/Sh371 ),
    .I3(\VexRiscv/Sh331 ),
    .I4(\VexRiscv/Sh53 ),
    .O(\VexRiscv/Sh70 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAFF00F0F0CCCC ))
  \VexRiscv/Mmux__zz_167_261  (
    .I0(\VexRiscv/decode_to_execute_PC [3]),
    .I1(\VexRiscv/decode_to_execute_RS2 [3]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [10]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [23]),
    .I4(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I5(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .O(\VexRiscv/_zz_167_ [3])
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Sh741  (
    .I0(\VexRiscv/_zz_167_ [4]),
    .I1(\VexRiscv/_zz_167_ [2]),
    .I2(\VexRiscv/Sh411 ),
    .I3(\VexRiscv/Sh371 ),
    .I4(\VexRiscv/Sh57 ),
    .O(\VexRiscv/Sh74 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Sh751  (
    .I0(\VexRiscv/_zz_167_ [4]),
    .I1(\VexRiscv/_zz_167_ [2]),
    .I2(\VexRiscv/Sh421 ),
    .I3(\VexRiscv/Sh381 ),
    .I4(\VexRiscv/Sh58 ),
    .O(\VexRiscv/Sh75 )
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Sh291  (
    .I0(\VexRiscv/_zz_167_ [0]),
    .I1(\VexRiscv/Sh32 ),
    .I2(\VexRiscv/_zz_167_ [1]),
    .I3(\VexRiscv/execute_FullBarrelShifterPlugin_reversed [30]),
    .I4(\VexRiscv/Sh281_4721 ),
    .O(\VexRiscv/Sh29 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Sh251  (
    .I0(\VexRiscv/_zz_167_ [0]),
    .I1(\VexRiscv/Sh241_4724 ),
    .I2(\VexRiscv/Sh251_4723 ),
    .O(\VexRiscv/Sh25 )
  );
  LUT5 #(
    .INIT ( 32'h0AFC0A0C ))
  \VexRiscv/Mmux__zz_167_110  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [7]),
    .I1(\VexRiscv/decode_to_execute_RS2 [0]),
    .I2(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .O(\VexRiscv/_zz_167_ [0])
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Sh721  (
    .I0(\VexRiscv/_zz_167_ [4]),
    .I1(\VexRiscv/_zz_167_ [2]),
    .I2(\VexRiscv/Sh391 ),
    .I3(\VexRiscv/Sh351 ),
    .I4(\VexRiscv/Sh55 ),
    .O(\VexRiscv/Sh72 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Sh761  (
    .I0(\VexRiscv/_zz_167_ [4]),
    .I1(\VexRiscv/_zz_167_ [2]),
    .I2(\VexRiscv/Sh431 ),
    .I3(\VexRiscv/Sh391 ),
    .I4(\VexRiscv/Sh59 ),
    .O(\VexRiscv/Sh76 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Sh731  (
    .I0(\VexRiscv/_zz_167_ [4]),
    .I1(\VexRiscv/_zz_167_ [2]),
    .I2(\VexRiscv/Sh401 ),
    .I3(\VexRiscv/Sh361 ),
    .I4(\VexRiscv/Sh56 ),
    .O(\VexRiscv/Sh73 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Sh771  (
    .I0(\VexRiscv/_zz_167_ [4]),
    .I1(\VexRiscv/_zz_167_ [2]),
    .I2(\VexRiscv/Sh441 ),
    .I3(\VexRiscv/Sh401 ),
    .I4(\VexRiscv/Sh60 ),
    .O(\VexRiscv/Sh77 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Sh271  (
    .I0(\VexRiscv/_zz_167_ [0]),
    .I1(\VexRiscv/Sh261_4755 ),
    .I2(\VexRiscv/Sh271_4754 ),
    .O(\VexRiscv/Sh27 )
  );
  LUT3 #(
    .INIT ( 8'hD8 ))
  \VexRiscv/Sh281  (
    .I0(\VexRiscv/_zz_167_ [0]),
    .I1(\VexRiscv/Sh281_4721 ),
    .I2(\VexRiscv/Sh271_4754 ),
    .O(\VexRiscv/Sh28 )
  );
  LUT5 #(
    .INIT ( 32'h0CFA0C0A ))
  \VexRiscv/Mmux__zz_167_121  (
    .I0(\VexRiscv/decode_to_execute_RS2 [1]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [8]),
    .I2(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .O(\VexRiscv/_zz_167_ [1])
  );
  LUT4 #(
    .INIT ( 16'hA00C ))
  \VexRiscv/Mmux__zz_162_121  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [16]),
    .I1(\VexRiscv/decode_to_execute_RS1 [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .O(\VexRiscv/_zz_162_ [1])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \VexRiscv/execute_SHIFT_CTRL[1]_GND_15_o_equal_581_o<1>1  (
    .I0(\VexRiscv/decode_to_execute_SHIFT_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SHIFT_CTRL [0]),
    .O(\VexRiscv/execute_SHIFT_CTRL[1]_GND_15_o_equal_581_o )
  );
  LUT4 #(
    .INIT ( 16'h00CA ))
  \VexRiscv/Mmux__zz_162_141  (
    .I0(\VexRiscv/decode_to_execute_RS1 [21]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .O(\VexRiscv/_zz_162_ [21])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \VexRiscv/_n3062<1>1  (
    .I0(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [0]),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [1]),
    .O(\VexRiscv/_n3062 )
  );
  LUT6 #(
    .INIT ( 64'hFEFCEECCFAF0AA00 ))
  \VexRiscv/_n8818<8>1  (
    .I0(\VexRiscv/CsrPlugin_mtval [8]),
    .I1(\VexRiscv/_zz_210_ [8]),
    .I2(\VexRiscv/CsrPlugin_mepc [8]),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_663_o ),
    .I4(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o ),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_23_o_equal_657_o ),
    .O(\VexRiscv/_n8818 [8])
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \VexRiscv/_zz_162_<8>1  (
    .I0(\VexRiscv/decode_to_execute_RS1 [8]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .O(\VexRiscv/_zz_162_ [8])
  );
  LUT4 #(
    .INIT ( 16'h00CA ))
  \VexRiscv/Mmux__zz_162_221  (
    .I0(\VexRiscv/decode_to_execute_RS1 [29]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [29]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .O(\VexRiscv/_zz_162_ [29])
  );
  LUT6 #(
    .INIT ( 64'hFEFCEECCFAF0AA00 ))
  \VexRiscv/_n8814<14>1  (
    .I0(\VexRiscv/CsrPlugin_mtval [14]),
    .I1(\VexRiscv/_zz_210_ [14]),
    .I2(\VexRiscv/CsrPlugin_mepc [14]),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_663_o ),
    .I4(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o ),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_23_o_equal_657_o ),
    .O(\VexRiscv/_n8814[14] )
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \VexRiscv/Mmux__zz_162_61  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [14]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [14]),
    .O(\VexRiscv/_zz_162_ [14])
  );
  LUT4 #(
    .INIT ( 16'h00CA ))
  \VexRiscv/Mmux__zz_162_101  (
    .I0(\VexRiscv/decode_to_execute_RS1 [18]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [18]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .O(\VexRiscv/_zz_162_ [18])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \VexRiscv/Mmux__zz_162_71  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [15]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [15]),
    .O(\VexRiscv/_zz_162_ [15])
  );
  LUT6 #(
    .INIT ( 64'hFEFCEECCFAF0AA00 ))
  \VexRiscv/_n8814<15>1  (
    .I0(\VexRiscv/CsrPlugin_mtval [15]),
    .I1(\VexRiscv/_zz_210_ [15]),
    .I2(\VexRiscv/CsrPlugin_mepc [15]),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_663_o ),
    .I4(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o ),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_23_o_equal_657_o ),
    .O(\VexRiscv/_n8814[15] )
  );
  LUT4 #(
    .INIT ( 16'h00CA ))
  \VexRiscv/Mmux__zz_162_251  (
    .I0(\VexRiscv/decode_to_execute_RS1 [31]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .O(\VexRiscv/_zz_162_ [31])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \VexRiscv/_zz_244_1  (
    .I0(\VexRiscv/decode_to_execute_IS_CSR_6992 ),
    .I1(\VexRiscv/execute_arbitration_isValid_6599 ),
    .O(\VexRiscv/_zz_244_ )
  );
  LUT6 #(
    .INIT ( 64'hFEFCEECCFAF0AA00 ))
  \VexRiscv/_n8814<23>1  (
    .I0(\VexRiscv/CsrPlugin_mtval [23]),
    .I1(\VexRiscv/_zz_210_ [23]),
    .I2(\VexRiscv/CsrPlugin_mepc [23]),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_663_o ),
    .I4(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o ),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_23_o_equal_657_o ),
    .O(\VexRiscv/_n8814[23] )
  );
  LUT4 #(
    .INIT ( 16'h00CA ))
  \VexRiscv/Mmux__zz_162_161  (
    .I0(\VexRiscv/decode_to_execute_RS1 [23]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [23]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .O(\VexRiscv/_zz_162_ [23])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Sh241  (
    .I0(\VexRiscv/_zz_167_ [0]),
    .I1(\VexRiscv/Sh231 ),
    .I2(\VexRiscv/Sh241_4724 ),
    .O(\VexRiscv/Sh24 )
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \VexRiscv/_zz_162_<6>1  (
    .I0(\VexRiscv/decode_to_execute_RS1 [6]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .O(\VexRiscv/_zz_162_ [6])
  );
  LUT6 #(
    .INIT ( 64'hFEFCEECCFAF0AA00 ))
  \VexRiscv/_n8820<6>1  (
    .I0(\VexRiscv/CsrPlugin_mtval [6]),
    .I1(\VexRiscv/_zz_210_ [6]),
    .I2(\VexRiscv/CsrPlugin_mepc [6]),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_663_o ),
    .I4(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o ),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_23_o_equal_657_o ),
    .O(\VexRiscv/_n8820 [6])
  );
  LUT6 #(
    .INIT ( 64'hFEFCEECCFAF0AA00 ))
  \VexRiscv/_n8820<5>1  (
    .I0(\VexRiscv/CsrPlugin_mtval [5]),
    .I1(\VexRiscv/_zz_210_ [5]),
    .I2(\VexRiscv/CsrPlugin_mepc [5]),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_663_o ),
    .I4(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o ),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_23_o_equal_657_o ),
    .O(\VexRiscv/_n8820 [5])
  );
  LUT6 #(
    .INIT ( 64'hFEFCEECCFAF0AA00 ))
  \VexRiscv/_n8814<24>1  (
    .I0(\VexRiscv/CsrPlugin_mtval [24]),
    .I1(\VexRiscv/_zz_210_ [24]),
    .I2(\VexRiscv/CsrPlugin_mepc [24]),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_663_o ),
    .I4(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o ),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_23_o_equal_657_o ),
    .O(\VexRiscv/_n8814[24] )
  );
  LUT4 #(
    .INIT ( 16'h00CA ))
  \VexRiscv/Mmux__zz_162_171  (
    .I0(\VexRiscv/decode_to_execute_RS1 [24]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [24]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .O(\VexRiscv/_zz_162_ [24])
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \VexRiscv/_zz_162_<7>1  (
    .I0(\VexRiscv/decode_to_execute_RS1 [7]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .O(\VexRiscv/_zz_162_ [7])
  );
  LUT4 #(
    .INIT ( 16'h00CA ))
  \VexRiscv/Mmux__zz_162_181  (
    .I0(\VexRiscv/decode_to_execute_RS1 [25]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [25]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .O(\VexRiscv/_zz_162_ [25])
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  \VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_23_o_equal_664_o<11>1  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [28]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [29]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [30]),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_23_o_equal_657_o<11>1_4692 ),
    .O(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_23_o_equal_664_o )
  );
  LUT4 #(
    .INIT ( 16'hCF0A ))
  \VexRiscv/Mmux__zz_162_231  (
    .I0(\VexRiscv/decode_to_execute_RS1 [2]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [17]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .O(\VexRiscv/_zz_162_ [2])
  );
  LUT6 #(
    .INIT ( 64'hFEFCEECCFAF0AA00 ))
  \VexRiscv/_n8814<26>1  (
    .I0(\VexRiscv/CsrPlugin_mtval [26]),
    .I1(\VexRiscv/_zz_210_ [26]),
    .I2(\VexRiscv/CsrPlugin_mepc [26]),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_663_o ),
    .I4(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o ),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_23_o_equal_657_o ),
    .O(\VexRiscv/_n8814[26] )
  );
  LUT4 #(
    .INIT ( 16'h00CA ))
  \VexRiscv/Mmux__zz_162_191  (
    .I0(\VexRiscv/decode_to_execute_RS1 [26]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [26]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .O(\VexRiscv/_zz_162_ [26])
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \VexRiscv/_zz_162_<5>1  (
    .I0(\VexRiscv/decode_to_execute_RS1 [5]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .O(\VexRiscv/_zz_162_ [5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Sh261  (
    .I0(\VexRiscv/_zz_167_ [0]),
    .I1(\VexRiscv/Sh251_4723 ),
    .I2(\VexRiscv/Sh261_4755 ),
    .O(\VexRiscv/Sh26 )
  );
  LUT4 #(
    .INIT ( 16'h00CA ))
  \VexRiscv/Mmux__zz_162_201  (
    .I0(\VexRiscv/decode_to_execute_RS1 [27]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [27]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .O(\VexRiscv/_zz_162_ [27])
  );
  LUT6 #(
    .INIT ( 64'hFEFCEECCFAF0AA00 ))
  \VexRiscv/_n8814<27>1  (
    .I0(\VexRiscv/CsrPlugin_mtval [27]),
    .I1(\VexRiscv/_zz_210_ [27]),
    .I2(\VexRiscv/CsrPlugin_mepc [27]),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_663_o ),
    .I4(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o ),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_23_o_equal_657_o ),
    .O(\VexRiscv/_n8814[27] )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \VexRiscv/execute_MulPlugin_bHigh<16>1  (
    .I0(\VexRiscv/_zz_167_ [31]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .O(\VexRiscv/execute_MulPlugin_bHigh [16])
  );
  LUT6 #(
    .INIT ( 64'hFEFCEECCFAF0AA00 ))
  \VexRiscv/_n8814<30>1  (
    .I0(\VexRiscv/CsrPlugin_mtval [30]),
    .I1(\VexRiscv/_zz_210_ [30]),
    .I2(\VexRiscv/CsrPlugin_mepc [30]),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_663_o ),
    .I4(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o ),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_23_o_equal_657_o ),
    .O(\VexRiscv/_n8814[30] )
  );
  LUT4 #(
    .INIT ( 16'h00CA ))
  \VexRiscv/Mmux__zz_162_241  (
    .I0(\VexRiscv/decode_to_execute_RS1 [30]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [30]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .O(\VexRiscv/_zz_162_ [30])
  );
  LUT6 #(
    .INIT ( 64'hFEFCEECCFAF0AA00 ))
  \VexRiscv/_n8814<28>1  (
    .I0(\VexRiscv/CsrPlugin_mtval [28]),
    .I1(\VexRiscv/_zz_210_ [28]),
    .I2(\VexRiscv/CsrPlugin_mepc [28]),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_663_o ),
    .I4(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o ),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_23_o_equal_657_o ),
    .O(\VexRiscv/_n8814[28] )
  );
  LUT4 #(
    .INIT ( 16'h00CA ))
  \VexRiscv/Mmux__zz_162_211  (
    .I0(\VexRiscv/decode_to_execute_RS1 [28]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [28]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .O(\VexRiscv/_zz_162_ [28])
  );
  LUT4 #(
    .INIT ( 16'hC00A ))
  \VexRiscv/Mmux__zz_162_261  (
    .I0(\VexRiscv/decode_to_execute_RS1 [3]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [18]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .O(\VexRiscv/_zz_162_ [3])
  );
  LUT6 #(
    .INIT ( 64'hFEFCEECCFAF0AA00 ))
  \VexRiscv/_n8814<17>1  (
    .I0(\VexRiscv/CsrPlugin_mtval [17]),
    .I1(\VexRiscv/_zz_210_ [17]),
    .I2(\VexRiscv/CsrPlugin_mepc [17]),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_663_o ),
    .I4(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o ),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_23_o_equal_657_o ),
    .O(\VexRiscv/_n8814[17] )
  );
  LUT4 #(
    .INIT ( 16'h00CA ))
  \VexRiscv/Mmux__zz_162_91  (
    .I0(\VexRiscv/decode_to_execute_RS1 [17]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [17]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .O(\VexRiscv/_zz_162_ [17])
  );
  LUT6 #(
    .INIT ( 64'hFEFCEECCFAF0AA00 ))
  \VexRiscv/_n8814<16>1  (
    .I0(\VexRiscv/CsrPlugin_mtval [16]),
    .I1(\VexRiscv/_zz_210_ [16]),
    .I2(\VexRiscv/CsrPlugin_mepc [16]),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_663_o ),
    .I4(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o ),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_23_o_equal_657_o ),
    .O(\VexRiscv/_n8814[16] )
  );
  LUT4 #(
    .INIT ( 16'h00CA ))
  \VexRiscv/Mmux__zz_162_81  (
    .I0(\VexRiscv/decode_to_execute_RS1 [16]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [16]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .O(\VexRiscv/_zz_162_ [16])
  );
  LUT4 #(
    .INIT ( 16'hC00A ))
  \VexRiscv/Mmux__zz_162_271  (
    .I0(\VexRiscv/decode_to_execute_RS1 [4]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [19]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .O(\VexRiscv/_zz_162_ [4])
  );
  LUT6 #(
    .INIT ( 64'hFEFCEECCFAF0AA00 ))
  \VexRiscv/_n8820<4>1  (
    .I0(\VexRiscv/CsrPlugin_mtval [4]),
    .I1(\VexRiscv/_zz_210_ [4]),
    .I2(\VexRiscv/CsrPlugin_mepc [4]),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_663_o ),
    .I4(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o ),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_23_o_equal_657_o ),
    .O(\VexRiscv/_n8820 [4])
  );
  LUT4 #(
    .INIT ( 16'hA00C ))
  \VexRiscv/Mmux__zz_162_12  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [15]),
    .I1(\VexRiscv/decode_to_execute_RS1 [0]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .O(\VexRiscv/_zz_162_ [0])
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o<11>21  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [26]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [22]),
    .I2(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o<11>1_4628 ),
    .O(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o<11>2 )
  );
  LUT6 #(
    .INIT ( 64'hFEFCEECCFAF0AA00 ))
  \VexRiscv/_n8814<29>1  (
    .I0(\VexRiscv/CsrPlugin_mtval [29]),
    .I1(\VexRiscv/_zz_210_ [29]),
    .I2(\VexRiscv/CsrPlugin_mepc [29]),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_663_o ),
    .I4(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o ),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_23_o_equal_657_o ),
    .O(\VexRiscv/_n8814[29] )
  );
  LUT6 #(
    .INIT ( 64'hFEFCEECCFAF0AA00 ))
  \VexRiscv/_n8814<22>1  (
    .I0(\VexRiscv/CsrPlugin_mtval [22]),
    .I1(\VexRiscv/_zz_210_ [22]),
    .I2(\VexRiscv/CsrPlugin_mepc [22]),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_663_o ),
    .I4(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o ),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_23_o_equal_657_o ),
    .O(\VexRiscv/_n8814[22] )
  );
  LUT4 #(
    .INIT ( 16'h00CA ))
  \VexRiscv/Mmux__zz_162_151  (
    .I0(\VexRiscv/decode_to_execute_RS1 [22]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [22]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .O(\VexRiscv/_zz_162_ [22])
  );
  LUT6 #(
    .INIT ( 64'hFEFCEECCFAF0AA00 ))
  \VexRiscv/_n8814<21>1  (
    .I0(\VexRiscv/CsrPlugin_mtval [21]),
    .I1(\VexRiscv/_zz_210_ [21]),
    .I2(\VexRiscv/CsrPlugin_mepc [21]),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_663_o ),
    .I4(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o ),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_23_o_equal_657_o ),
    .O(\VexRiscv/_n8814[21] )
  );
  LUT6 #(
    .INIT ( 64'hFEFCEECCFAF0AA00 ))
  \VexRiscv/_n8814<20>1  (
    .I0(\VexRiscv/CsrPlugin_mtval [20]),
    .I1(\VexRiscv/_zz_210_ [20]),
    .I2(\VexRiscv/CsrPlugin_mepc [20]),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_663_o ),
    .I4(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o ),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_23_o_equal_657_o ),
    .O(\VexRiscv/_n8814[20] )
  );
  LUT4 #(
    .INIT ( 16'h00CA ))
  \VexRiscv/Mmux__zz_162_131  (
    .I0(\VexRiscv/decode_to_execute_RS1 [20]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .O(\VexRiscv/_zz_162_ [20])
  );
  LUT6 #(
    .INIT ( 64'hFEFCEECCFAF0AA00 ))
  \VexRiscv/_n8814<19>1  (
    .I0(\VexRiscv/CsrPlugin_mtval [19]),
    .I1(\VexRiscv/_zz_210_ [19]),
    .I2(\VexRiscv/CsrPlugin_mepc [19]),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_663_o ),
    .I4(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o ),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_23_o_equal_657_o ),
    .O(\VexRiscv/_n8814[19] )
  );
  LUT4 #(
    .INIT ( 16'h00CA ))
  \VexRiscv/Mmux__zz_162_111  (
    .I0(\VexRiscv/decode_to_execute_RS1 [19]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [19]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .O(\VexRiscv/_zz_162_ [19])
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \VexRiscv/Mmux__zz_162_41  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [12]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .O(\VexRiscv/_zz_162_ [12])
  );
  LUT6 #(
    .INIT ( 64'hFEFCEECCFAF0AA00 ))
  \VexRiscv/_n8814<18>1  (
    .I0(\VexRiscv/CsrPlugin_mtval [18]),
    .I1(\VexRiscv/_zz_210_ [18]),
    .I2(\VexRiscv/CsrPlugin_mepc [18]),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_663_o ),
    .I4(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o ),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_23_o_equal_657_o ),
    .O(\VexRiscv/_n8814[18] )
  );
  LUT6 #(
    .INIT ( 64'hFEFCEECCFAF0AA00 ))
  \VexRiscv/_n8814<13>1  (
    .I0(\VexRiscv/CsrPlugin_mtval [13]),
    .I1(\VexRiscv/_zz_210_ [13]),
    .I2(\VexRiscv/CsrPlugin_mepc [13]),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_663_o ),
    .I4(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o ),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_23_o_equal_657_o ),
    .O(\VexRiscv/_n8814[13] )
  );
  LUT4 #(
    .INIT ( 16'h5410 ))
  \VexRiscv/Mmux__zz_162_51  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [13]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .O(\VexRiscv/_zz_162_ [13])
  );
  LUT6 #(
    .INIT ( 64'hFEFCEECCFAF0AA00 ))
  \VexRiscv/_n8818<10>1  (
    .I0(\VexRiscv/CsrPlugin_mtval [10]),
    .I1(\VexRiscv/_zz_210_ [10]),
    .I2(\VexRiscv/CsrPlugin_mepc [10]),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_663_o ),
    .I4(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o ),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_23_o_equal_657_o ),
    .O(\VexRiscv/_n8818 [10])
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \VexRiscv/_zz_162_<10>1  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [10]),
    .O(\VexRiscv/_zz_162_ [10])
  );
  LUT3 #(
    .INIT ( 8'h02 ))
  \VexRiscv/_zz_162_<9>1  (
    .I0(\VexRiscv/decode_to_execute_RS1 [9]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .O(\VexRiscv/_zz_162_ [9])
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \VexRiscv/_zz_403_<31>1  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [3]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .O(\VexRiscv/_zz_403_ )
  );
  LUT5 #(
    .INIT ( 32'hABAA0100 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT110  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB0_9357 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB1_9358 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB2_9359 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB3_9360 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB4_9361 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [0])
  );
  LUT6 #(
    .INIT ( 64'hEAEAFBEA40405140 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT121  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB0_9357 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB1_9358 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB2_9439 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB3_9440 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB2_9359 ),
    .I5(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB5_9441 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [1])
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \VexRiscv/_n5427<1>1131  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[11] ),
    .I1(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[10] ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[9] ),
    .I3(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[8] ),
    .I4(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[7] ),
    .O(N5391)
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \VexRiscv/_n5427<1>1331  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[26] ),
    .I1(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[27] ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[31] ),
    .O(N5401)
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \VexRiscv/_n5427<1>1121  (
    .I0(\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [19]),
    .I1(\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [18]),
    .I2(\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [17]),
    .I3(\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [15]),
    .I4(\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [16]),
    .O(N5411)
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \VexRiscv/_n5427<1>11411  (
    .I0(\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [20]),
    .I1(\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [24]),
    .I2(\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [23]),
    .I3(\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [22]),
    .O(N4201)
  );
  LUT4 #(
    .INIT ( 16'h8880 ))
  \VexRiscv/_n5427<1>1321  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [12]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [13]),
    .O(\VexRiscv/_zz_416_ )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \VexRiscv/Mmux_lastStageRegFileWrite_valid11  (
    .I0(\VexRiscv/_zz_160__7451 ),
    .I1(\VexRiscv/_zz_172_ ),
    .O(\VexRiscv/lastStageRegFileWrite_valid )
  );
  LUT6 #(
    .INIT ( 64'hFFFFE444E444E444 ))
  \VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT331  (
    .I0(\VexRiscv/memory_arbitration_isStuck ),
    .I1(\VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<9> ),
    .I2(\VexRiscv/_zz_351__10_6520 ),
    .I3(\VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT110 ),
    .I4(\VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT111_4784 ),
    .I5(\VexRiscv/_zz_351__9_6519 ),
    .O(\VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<9> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFE444E444E444 ))
  \VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT321  (
    .I0(\VexRiscv/memory_arbitration_isStuck ),
    .I1(\VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<8> ),
    .I2(\VexRiscv/_zz_351__9_6519 ),
    .I3(\VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT110 ),
    .I4(\VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT111_4784 ),
    .I5(\VexRiscv/_zz_351__8_6518 ),
    .O(\VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<8> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFE444E444E444 ))
  \VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT311  (
    .I0(\VexRiscv/memory_arbitration_isStuck ),
    .I1(\VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<7> ),
    .I2(\VexRiscv/_zz_351__8_6518 ),
    .I3(\VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT110 ),
    .I4(\VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT111_4784 ),
    .I5(\VexRiscv/_zz_351__7_6517 ),
    .O(\VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFE444E444E444 ))
  \VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT301  (
    .I0(\VexRiscv/memory_arbitration_isStuck ),
    .I1(\VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<6> ),
    .I2(\VexRiscv/_zz_351__7_6517 ),
    .I3(\VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT110 ),
    .I4(\VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT111_4784 ),
    .I5(\VexRiscv/_zz_351__6_6516 ),
    .O(\VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFE444E444E444 ))
  \VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT291  (
    .I0(\VexRiscv/memory_arbitration_isStuck ),
    .I1(\VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<5> ),
    .I2(\VexRiscv/_zz_351__6_6516 ),
    .I3(\VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT110 ),
    .I4(\VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT111_4784 ),
    .I5(\VexRiscv/_zz_351__5_6515 ),
    .O(\VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFE444E444E444 ))
  \VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT281  (
    .I0(\VexRiscv/memory_arbitration_isStuck ),
    .I1(\VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<4> ),
    .I2(\VexRiscv/_zz_351__5_6515 ),
    .I3(\VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT110 ),
    .I4(\VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT111_4784 ),
    .I5(\VexRiscv/_zz_351__4_6514 ),
    .O(\VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFE444E444E444 ))
  \VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT271  (
    .I0(\VexRiscv/memory_arbitration_isStuck ),
    .I1(\VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<3> ),
    .I2(\VexRiscv/_zz_351__4_6514 ),
    .I3(\VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT110 ),
    .I4(\VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT111_4784 ),
    .I5(\VexRiscv/_zz_351__3_6513 ),
    .O(\VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFE444E444E444 ))
  \VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT251  (
    .I0(\VexRiscv/memory_arbitration_isStuck ),
    .I1(\VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<31> ),
    .I2(\VexRiscv/memory_DivPlugin_rs1_31_6542 ),
    .I3(\VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT110 ),
    .I4(\VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT111_4784 ),
    .I5(\VexRiscv/_zz_351__31_6541 ),
    .O(\VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<31> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFE444E444E444 ))
  \VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT241  (
    .I0(\VexRiscv/memory_arbitration_isStuck ),
    .I1(\VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<30> ),
    .I2(\VexRiscv/_zz_351__31_6541 ),
    .I3(\VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT110 ),
    .I4(\VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT111_4784 ),
    .I5(\VexRiscv/_zz_351__30_6540 ),
    .O(\VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<30> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFE444E444E444 ))
  \VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT231  (
    .I0(\VexRiscv/memory_arbitration_isStuck ),
    .I1(\VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<2> ),
    .I2(\VexRiscv/_zz_351__3_6513 ),
    .I3(\VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT110 ),
    .I4(\VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT111_4784 ),
    .I5(\VexRiscv/_zz_351__2_6512 ),
    .O(\VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFE444E444E444 ))
  \VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT221  (
    .I0(\VexRiscv/memory_arbitration_isStuck ),
    .I1(\VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<29> ),
    .I2(\VexRiscv/_zz_351__30_6540 ),
    .I3(\VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT110 ),
    .I4(\VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT111_4784 ),
    .I5(\VexRiscv/_zz_351__29_6539 ),
    .O(\VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<29> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFE444E444E444 ))
  \VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT211  (
    .I0(\VexRiscv/memory_arbitration_isStuck ),
    .I1(\VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<28> ),
    .I2(\VexRiscv/_zz_351__29_6539 ),
    .I3(\VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT110 ),
    .I4(\VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT111_4784 ),
    .I5(\VexRiscv/_zz_351__28_6538 ),
    .O(\VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<28> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFE444E444E444 ))
  \VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT201  (
    .I0(\VexRiscv/memory_arbitration_isStuck ),
    .I1(\VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<27> ),
    .I2(\VexRiscv/_zz_351__28_6538 ),
    .I3(\VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT110 ),
    .I4(\VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT111_4784 ),
    .I5(\VexRiscv/_zz_351__27_6537 ),
    .O(\VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<27> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFE444E444E444 ))
  \VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT191  (
    .I0(\VexRiscv/memory_arbitration_isStuck ),
    .I1(\VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<26> ),
    .I2(\VexRiscv/_zz_351__27_6537 ),
    .I3(\VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT110 ),
    .I4(\VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT111_4784 ),
    .I5(\VexRiscv/_zz_351__26_6536 ),
    .O(\VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<26> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFE444E444E444 ))
  \VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT181  (
    .I0(\VexRiscv/memory_arbitration_isStuck ),
    .I1(\VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<25> ),
    .I2(\VexRiscv/_zz_351__26_6536 ),
    .I3(\VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT110 ),
    .I4(\VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT111_4784 ),
    .I5(\VexRiscv/_zz_351__25_6535 ),
    .O(\VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<25> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFE444E444E444 ))
  \VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT171  (
    .I0(\VexRiscv/memory_arbitration_isStuck ),
    .I1(\VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<24> ),
    .I2(\VexRiscv/_zz_351__25_6535 ),
    .I3(\VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT110 ),
    .I4(\VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT111_4784 ),
    .I5(\VexRiscv/_zz_351__24_6534 ),
    .O(\VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<24> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFE444E444E444 ))
  \VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT161  (
    .I0(\VexRiscv/memory_arbitration_isStuck ),
    .I1(\VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<23> ),
    .I2(\VexRiscv/_zz_351__24_6534 ),
    .I3(\VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT110 ),
    .I4(\VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT111_4784 ),
    .I5(\VexRiscv/_zz_351__23_6533 ),
    .O(\VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<23> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFE444E444E444 ))
  \VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT151  (
    .I0(\VexRiscv/memory_arbitration_isStuck ),
    .I1(\VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<22> ),
    .I2(\VexRiscv/_zz_351__23_6533 ),
    .I3(\VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT110 ),
    .I4(\VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT111_4784 ),
    .I5(\VexRiscv/_zz_351__22_6532 ),
    .O(\VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<22> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFE444E444E444 ))
  \VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT141  (
    .I0(\VexRiscv/memory_arbitration_isStuck ),
    .I1(\VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<21> ),
    .I2(\VexRiscv/_zz_351__22_6532 ),
    .I3(\VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT110 ),
    .I4(\VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT111_4784 ),
    .I5(\VexRiscv/_zz_351__21_6531 ),
    .O(\VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<21> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFE444E444E444 ))
  \VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT131  (
    .I0(\VexRiscv/memory_arbitration_isStuck ),
    .I1(\VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<20> ),
    .I2(\VexRiscv/_zz_351__21_6531 ),
    .I3(\VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT110 ),
    .I4(\VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT111_4784 ),
    .I5(\VexRiscv/_zz_351__20_6530 ),
    .O(\VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<20> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFE444E444E444 ))
  \VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT121  (
    .I0(\VexRiscv/memory_arbitration_isStuck ),
    .I1(\VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<1> ),
    .I2(\VexRiscv/_zz_351__2_6512 ),
    .I3(\VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT110 ),
    .I4(\VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT111_4784 ),
    .I5(\VexRiscv/_zz_351__1_6511 ),
    .O(\VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFE444E444E444 ))
  \VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT111  (
    .I0(\VexRiscv/memory_arbitration_isStuck ),
    .I1(\VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<19> ),
    .I2(\VexRiscv/_zz_351__20_6530 ),
    .I3(\VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT110 ),
    .I4(\VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT111_4784 ),
    .I5(\VexRiscv/_zz_351__19_6529 ),
    .O(\VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<19> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFE444E444E444 ))
  \VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT101  (
    .I0(\VexRiscv/memory_arbitration_isStuck ),
    .I1(\VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<18> ),
    .I2(\VexRiscv/_zz_351__19_6529 ),
    .I3(\VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT110 ),
    .I4(\VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT111_4784 ),
    .I5(\VexRiscv/_zz_351__18_6528 ),
    .O(\VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<18> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFE444E444E444 ))
  \VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT91  (
    .I0(\VexRiscv/memory_arbitration_isStuck ),
    .I1(\VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<17> ),
    .I2(\VexRiscv/_zz_351__18_6528 ),
    .I3(\VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT110 ),
    .I4(\VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT111_4784 ),
    .I5(\VexRiscv/_zz_351__17_6527 ),
    .O(\VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<17> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFE444E444E444 ))
  \VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT81  (
    .I0(\VexRiscv/memory_arbitration_isStuck ),
    .I1(\VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<16> ),
    .I2(\VexRiscv/_zz_351__17_6527 ),
    .I3(\VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT110 ),
    .I4(\VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT111_4784 ),
    .I5(\VexRiscv/_zz_351__16_6526 ),
    .O(\VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<16> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFE444E444E444 ))
  \VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT71  (
    .I0(\VexRiscv/memory_arbitration_isStuck ),
    .I1(\VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<15> ),
    .I2(\VexRiscv/_zz_351__16_6526 ),
    .I3(\VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT110 ),
    .I4(\VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT111_4784 ),
    .I5(\VexRiscv/_zz_351__15_6525 ),
    .O(\VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<15> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFE444E444E444 ))
  \VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT61  (
    .I0(\VexRiscv/memory_arbitration_isStuck ),
    .I1(\VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<14> ),
    .I2(\VexRiscv/_zz_351__15_6525 ),
    .I3(\VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT110 ),
    .I4(\VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT111_4784 ),
    .I5(\VexRiscv/_zz_351__14_6524 ),
    .O(\VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<14> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFE444E444E444 ))
  \VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT51  (
    .I0(\VexRiscv/memory_arbitration_isStuck ),
    .I1(\VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<13> ),
    .I2(\VexRiscv/_zz_351__14_6524 ),
    .I3(\VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT110 ),
    .I4(\VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT111_4784 ),
    .I5(\VexRiscv/_zz_351__13_6523 ),
    .O(\VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<13> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFE444E444E444 ))
  \VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT41  (
    .I0(\VexRiscv/memory_arbitration_isStuck ),
    .I1(\VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<12> ),
    .I2(\VexRiscv/_zz_351__13_6523 ),
    .I3(\VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT110 ),
    .I4(\VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT111_4784 ),
    .I5(\VexRiscv/_zz_351__12_6522 ),
    .O(\VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<12> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFE444E444E444 ))
  \VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT31  (
    .I0(\VexRiscv/memory_arbitration_isStuck ),
    .I1(\VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<11> ),
    .I2(\VexRiscv/_zz_351__12_6522 ),
    .I3(\VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT110 ),
    .I4(\VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT111_4784 ),
    .I5(\VexRiscv/_zz_351__11_6521 ),
    .O(\VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<11> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFE444E444E444 ))
  \VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT21  (
    .I0(\VexRiscv/memory_arbitration_isStuck ),
    .I1(\VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<10> ),
    .I2(\VexRiscv/_zz_351__11_6521 ),
    .I3(\VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT110 ),
    .I4(\VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT111_4784 ),
    .I5(\VexRiscv/_zz_351__10_6520 ),
    .O(\VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<10> )
  );
  LUT6 #(
    .INIT ( 64'hE444FFFFE444E444 ))
  \VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT11  (
    .I0(\VexRiscv/memory_arbitration_isStuck ),
    .I1(\VexRiscv/zz_209_[32]__zz_360_[32]_add_843_OUT<0> ),
    .I2(\VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT110 ),
    .I3(\VexRiscv/_zz_351__1_6511 ),
    .I4(\VexRiscv/_zz_205_ [32]),
    .I5(\VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT111_4784 ),
    .O(\VexRiscv/memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFDFFF8A ))
  \VexRiscv/_zz_148_<5>1  (
    .I0(\VexRiscv/decode_to_execute_MEMORY_WR_6791 ),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [14]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [25]),
    .I3(\VexRiscv/decode_to_execute_BYPASSABLE_MEMORY_STAGE_BRB3_9482 ),
    .I4(\VexRiscv/decode_to_execute_BYPASSABLE_MEMORY_STAGE_BRB4_9483 ),
    .I5(\VexRiscv/decode_to_execute_BYPASSABLE_MEMORY_STAGE_BRB5_9484 ),
    .O(\VexRiscv/decode_to_execute_BYPASSABLE_MEMORY_STAGE )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \VexRiscv/Mcount__zz_212__xor<2>11  (
    .I0(\VexRiscv/_zz_212_ [2]),
    .I1(\VexRiscv/_zz_212_ [0]),
    .I2(\VexRiscv/_zz_212_ [1]),
    .O(\VexRiscv/Result [2])
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/_zz_143_<24>1  (
    .I0(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .I2(\VexRiscv/dataCache_1_/stageA_request_data_8_BRB0_9473 ),
    .I3(\VexRiscv/dataCache_1_/stageA_request_data_16_BRB1_9464 ),
    .I4(\VexRiscv/dataCache_1_/stageA_request_data_24_BRB4_9481 ),
    .O(\VexRiscv/dataCache_1_/stageA_request_data [24])
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/_zz_143_<25>1  (
    .I0(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .I2(\VexRiscv/dataCache_1_/stageA_request_data_9_BRB0_9472 ),
    .I3(\VexRiscv/dataCache_1_/stageA_request_data [1]),
    .I4(\VexRiscv/dataCache_1_/stageA_request_data_25_BRB4_9480 ),
    .O(\VexRiscv/dataCache_1_/stageA_request_data [25])
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/_zz_143_<26>1  (
    .I0(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .I2(\VexRiscv/dataCache_1_/stageA_request_data_10_BRB0_9471 ),
    .I3(\VexRiscv/dataCache_1_/stageA_request_data [2]),
    .I4(\VexRiscv/dataCache_1_/stageA_request_data_26_BRB4_9479 ),
    .O(\VexRiscv/dataCache_1_/stageA_request_data [26])
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/_zz_143_<27>1  (
    .I0(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .I2(\VexRiscv/dataCache_1_/stageA_request_data_11_BRB0_9470 ),
    .I3(\VexRiscv/dataCache_1_/stageA_request_data [3]),
    .I4(\VexRiscv/dataCache_1_/stageA_request_data_27_BRB4_9478 ),
    .O(\VexRiscv/dataCache_1_/stageA_request_data [27])
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/_zz_143_<28>1  (
    .I0(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .I2(\VexRiscv/dataCache_1_/stageA_request_data_12_BRB0_9469 ),
    .I3(\VexRiscv/dataCache_1_/stageA_request_data [4]),
    .I4(\VexRiscv/dataCache_1_/stageA_request_data_28_BRB4_9477 ),
    .O(\VexRiscv/dataCache_1_/stageA_request_data [28])
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/_zz_143_<29>1  (
    .I0(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .I2(\VexRiscv/dataCache_1_/stageA_request_data_13_BRB0_9468 ),
    .I3(\VexRiscv/dataCache_1_/stageA_request_data [5]),
    .I4(\VexRiscv/dataCache_1_/stageA_request_data_29_BRB4_9476 ),
    .O(\VexRiscv/dataCache_1_/stageA_request_data [29])
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/_zz_143_<30>1  (
    .I0(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .I2(\VexRiscv/dataCache_1_/stageA_request_data_14_BRB0_9467 ),
    .I3(\VexRiscv/dataCache_1_/stageA_request_data [6]),
    .I4(\VexRiscv/dataCache_1_/stageA_request_data_30_BRB4_9475 ),
    .O(\VexRiscv/dataCache_1_/stageA_request_data [30])
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/_zz_143_<31>1  (
    .I0(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[12] ),
    .I2(\VexRiscv/dataCache_1_/stageA_request_data_15_BRB0_9466 ),
    .I3(\VexRiscv/dataCache_1_/stageA_request_data [7]),
    .I4(\VexRiscv/dataCache_1_/stageA_request_data_31_BRB4_9474 ),
    .O(\VexRiscv/dataCache_1_/stageA_request_data [31])
  );
  LUT6 #(
    .INIT ( 64'h5555555544404040 ))
  \VexRiscv/_zz_148_<28>1  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [2]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [13]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [30]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [5]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .O(\VexRiscv/_zz_148_[28] )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \VexRiscv/Mmux_n2800251  (
    .I0(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_6787 ),
    .I1(\VexRiscv/decode_to_execute_RS2 [31]),
    .O(\VexRiscv/n2800 [31])
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \VexRiscv/_zz_55_1  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [2]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [5]),
    .O(\VexRiscv/_zz_55_ )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/_zz_143_<16>1  (
    .I0(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I1(\VexRiscv/dataCache_1_/stageA_request_data_16_BRB1_9464 ),
    .I2(\VexRiscv/dataCache_1_/stageA_request_data_16_BRB2_9465 ),
    .O(\VexRiscv/dataCache_1_/stageA_request_data [16])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/_zz_143_<17>1  (
    .I0(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I1(\VexRiscv/dataCache_1_/stageA_request_data [1]),
    .I2(\VexRiscv/dataCache_1_/stageA_request_data_17_BRB2_9463 ),
    .O(\VexRiscv/dataCache_1_/stageA_request_data [17])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/_zz_143_<18>1  (
    .I0(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I1(\VexRiscv/dataCache_1_/stageA_request_data [2]),
    .I2(\VexRiscv/dataCache_1_/stageA_request_data_18_BRB2_9462 ),
    .O(\VexRiscv/dataCache_1_/stageA_request_data [18])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/_zz_143_<19>1  (
    .I0(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I1(\VexRiscv/dataCache_1_/stageA_request_data [3]),
    .I2(\VexRiscv/dataCache_1_/stageA_request_data_19_BRB2_9461 ),
    .O(\VexRiscv/dataCache_1_/stageA_request_data [19])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/_zz_143_<20>1  (
    .I0(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I1(\VexRiscv/dataCache_1_/stageA_request_data [4]),
    .I2(\VexRiscv/dataCache_1_/stageA_request_data_20_BRB2_9460 ),
    .O(\VexRiscv/dataCache_1_/stageA_request_data [20])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/_zz_143_<21>1  (
    .I0(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I1(\VexRiscv/dataCache_1_/stageA_request_data [5]),
    .I2(\VexRiscv/dataCache_1_/stageA_request_data_21_BRB2_9459 ),
    .O(\VexRiscv/dataCache_1_/stageA_request_data [21])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/_zz_143_<22>1  (
    .I0(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I1(\VexRiscv/dataCache_1_/stageA_request_data [6]),
    .I2(\VexRiscv/dataCache_1_/stageA_request_data_22_BRB2_9458 ),
    .O(\VexRiscv/dataCache_1_/stageA_request_data [22])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/_zz_143_<23>1  (
    .I0(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I1(\VexRiscv/dataCache_1_/stageA_request_data [7]),
    .I2(\VexRiscv/dataCache_1_/stageA_request_data_23_BRB2_9457 ),
    .O(\VexRiscv/dataCache_1_/stageA_request_data [23])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_dataCache_1__io_mem_cmd_s2mPipe_payload_wr11  (
    .I0(\VexRiscv/_zz_129__6637 ),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_WR_7485 ),
    .I2(\VexRiscv/_zz_130__7402 ),
    .O(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_wr )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_dataCache_1__io_mem_cmd_s2mPipe_payload_mask11  (
    .I0(\VexRiscv/_zz_129__6637 ),
    .I1(\VexRiscv/dataCache_1_/stageB_mask [0]),
    .I2(\VexRiscv/_zz_133_ [0]),
    .O(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_mask [0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_dataCache_1__io_mem_cmd_s2mPipe_payload_mask21  (
    .I0(\VexRiscv/_zz_129__6637 ),
    .I1(\VexRiscv/dataCache_1_/stageB_mask [1]),
    .I2(\VexRiscv/_zz_133_ [1]),
    .O(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_mask [1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_dataCache_1__io_mem_cmd_s2mPipe_payload_mask31  (
    .I0(\VexRiscv/_zz_129__6637 ),
    .I1(\VexRiscv/dataCache_1_/stageB_mask [2]),
    .I2(\VexRiscv/_zz_133_ [2]),
    .O(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_mask [2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_dataCache_1__io_mem_cmd_s2mPipe_payload_mask41  (
    .I0(\VexRiscv/_zz_129__6637 ),
    .I1(\VexRiscv/dataCache_1_/stageB_mask [3]),
    .I2(\VexRiscv/_zz_133_ [3]),
    .O(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_mask [3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_dataCache_1__io_mem_cmd_s2mPipe_payload_data110  (
    .I0(\VexRiscv/_zz_129__6637 ),
    .I1(\VexRiscv/dataCache_1_/stageB_request_data [0]),
    .I2(\VexRiscv/_zz_132_ [0]),
    .O(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_data [0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_dataCache_1__io_mem_cmd_s2mPipe_payload_data210  (
    .I0(\VexRiscv/_zz_129__6637 ),
    .I1(\VexRiscv/dataCache_1_/stageB_request_data [10]),
    .I2(\VexRiscv/_zz_132_ [10]),
    .O(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_data [10])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_dataCache_1__io_mem_cmd_s2mPipe_payload_data33  (
    .I0(\VexRiscv/_zz_129__6637 ),
    .I1(\VexRiscv/dataCache_1_/stageB_request_data [11]),
    .I2(\VexRiscv/_zz_132_ [11]),
    .O(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_data [11])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_dataCache_1__io_mem_cmd_s2mPipe_payload_data41  (
    .I0(\VexRiscv/_zz_129__6637 ),
    .I1(\VexRiscv/dataCache_1_/stageB_request_data [12]),
    .I2(\VexRiscv/_zz_132_ [12]),
    .O(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_data [12])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_dataCache_1__io_mem_cmd_s2mPipe_payload_data51  (
    .I0(\VexRiscv/_zz_129__6637 ),
    .I1(\VexRiscv/dataCache_1_/stageB_request_data [13]),
    .I2(\VexRiscv/_zz_132_ [13]),
    .O(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_data [13])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_dataCache_1__io_mem_cmd_s2mPipe_payload_data61  (
    .I0(\VexRiscv/_zz_129__6637 ),
    .I1(\VexRiscv/dataCache_1_/stageB_request_data [14]),
    .I2(\VexRiscv/_zz_132_ [14]),
    .O(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_data [14])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_dataCache_1__io_mem_cmd_s2mPipe_payload_data71  (
    .I0(\VexRiscv/_zz_129__6637 ),
    .I1(\VexRiscv/dataCache_1_/stageB_request_data [15]),
    .I2(\VexRiscv/_zz_132_ [15]),
    .O(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_data [15])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_dataCache_1__io_mem_cmd_s2mPipe_payload_data81  (
    .I0(\VexRiscv/_zz_129__6637 ),
    .I1(\VexRiscv/dataCache_1_/stageB_request_data [16]),
    .I2(\VexRiscv/_zz_132_ [16]),
    .O(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_data [16])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_dataCache_1__io_mem_cmd_s2mPipe_payload_data91  (
    .I0(\VexRiscv/_zz_129__6637 ),
    .I1(\VexRiscv/dataCache_1_/stageB_request_data [17]),
    .I2(\VexRiscv/_zz_132_ [17]),
    .O(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_data [17])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_dataCache_1__io_mem_cmd_s2mPipe_payload_data101  (
    .I0(\VexRiscv/_zz_129__6637 ),
    .I1(\VexRiscv/dataCache_1_/stageB_request_data [18]),
    .I2(\VexRiscv/_zz_132_ [18]),
    .O(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_data [18])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_dataCache_1__io_mem_cmd_s2mPipe_payload_data111  (
    .I0(\VexRiscv/_zz_129__6637 ),
    .I1(\VexRiscv/dataCache_1_/stageB_request_data [19]),
    .I2(\VexRiscv/_zz_132_ [19]),
    .O(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_data [19])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_dataCache_1__io_mem_cmd_s2mPipe_payload_data121  (
    .I0(\VexRiscv/_zz_129__6637 ),
    .I1(\VexRiscv/dataCache_1_/stageB_request_data [1]),
    .I2(\VexRiscv/_zz_132_ [1]),
    .O(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_data [1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_dataCache_1__io_mem_cmd_s2mPipe_payload_data131  (
    .I0(\VexRiscv/_zz_129__6637 ),
    .I1(\VexRiscv/dataCache_1_/stageB_request_data [20]),
    .I2(\VexRiscv/_zz_132_ [20]),
    .O(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_data [20])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_dataCache_1__io_mem_cmd_s2mPipe_payload_data141  (
    .I0(\VexRiscv/_zz_129__6637 ),
    .I1(\VexRiscv/dataCache_1_/stageB_request_data [21]),
    .I2(\VexRiscv/_zz_132_ [21]),
    .O(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_data [21])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_dataCache_1__io_mem_cmd_s2mPipe_payload_data151  (
    .I0(\VexRiscv/_zz_129__6637 ),
    .I1(\VexRiscv/dataCache_1_/stageB_request_data [22]),
    .I2(\VexRiscv/_zz_132_ [22]),
    .O(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_data [22])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_dataCache_1__io_mem_cmd_s2mPipe_payload_data161  (
    .I0(\VexRiscv/_zz_129__6637 ),
    .I1(\VexRiscv/dataCache_1_/stageB_request_data [23]),
    .I2(\VexRiscv/_zz_132_ [23]),
    .O(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_data [23])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_dataCache_1__io_mem_cmd_s2mPipe_payload_data171  (
    .I0(\VexRiscv/_zz_129__6637 ),
    .I1(\VexRiscv/dataCache_1_/stageB_request_data [24]),
    .I2(\VexRiscv/_zz_132_ [24]),
    .O(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_data [24])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_dataCache_1__io_mem_cmd_s2mPipe_payload_data181  (
    .I0(\VexRiscv/_zz_129__6637 ),
    .I1(\VexRiscv/dataCache_1_/stageB_request_data [25]),
    .I2(\VexRiscv/_zz_132_ [25]),
    .O(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_data [25])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_dataCache_1__io_mem_cmd_s2mPipe_payload_data191  (
    .I0(\VexRiscv/_zz_129__6637 ),
    .I1(\VexRiscv/dataCache_1_/stageB_request_data [26]),
    .I2(\VexRiscv/_zz_132_ [26]),
    .O(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_data [26])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_dataCache_1__io_mem_cmd_s2mPipe_payload_data201  (
    .I0(\VexRiscv/_zz_129__6637 ),
    .I1(\VexRiscv/dataCache_1_/stageB_request_data [27]),
    .I2(\VexRiscv/_zz_132_ [27]),
    .O(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_data [27])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_dataCache_1__io_mem_cmd_s2mPipe_payload_data211  (
    .I0(\VexRiscv/_zz_129__6637 ),
    .I1(\VexRiscv/dataCache_1_/stageB_request_data [28]),
    .I2(\VexRiscv/_zz_132_ [28]),
    .O(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_data [28])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_dataCache_1__io_mem_cmd_s2mPipe_payload_data221  (
    .I0(\VexRiscv/_zz_129__6637 ),
    .I1(\VexRiscv/dataCache_1_/stageB_request_data [29]),
    .I2(\VexRiscv/_zz_132_ [29]),
    .O(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_data [29])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_dataCache_1__io_mem_cmd_s2mPipe_payload_data231  (
    .I0(\VexRiscv/_zz_129__6637 ),
    .I1(\VexRiscv/dataCache_1_/stageB_request_data [2]),
    .I2(\VexRiscv/_zz_132_ [2]),
    .O(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_data [2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_dataCache_1__io_mem_cmd_s2mPipe_payload_data241  (
    .I0(\VexRiscv/_zz_129__6637 ),
    .I1(\VexRiscv/dataCache_1_/stageB_request_data [30]),
    .I2(\VexRiscv/_zz_132_ [30]),
    .O(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_data [30])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_dataCache_1__io_mem_cmd_s2mPipe_payload_data251  (
    .I0(\VexRiscv/_zz_129__6637 ),
    .I1(\VexRiscv/dataCache_1_/stageB_request_data [31]),
    .I2(\VexRiscv/_zz_132_ [31]),
    .O(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_data [31])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_dataCache_1__io_mem_cmd_s2mPipe_payload_data261  (
    .I0(\VexRiscv/_zz_129__6637 ),
    .I1(\VexRiscv/dataCache_1_/stageB_request_data [3]),
    .I2(\VexRiscv/_zz_132_ [3]),
    .O(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_data [3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_dataCache_1__io_mem_cmd_s2mPipe_payload_data271  (
    .I0(\VexRiscv/_zz_129__6637 ),
    .I1(\VexRiscv/dataCache_1_/stageB_request_data [4]),
    .I2(\VexRiscv/_zz_132_ [4]),
    .O(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_data [4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_dataCache_1__io_mem_cmd_s2mPipe_payload_data281  (
    .I0(\VexRiscv/_zz_129__6637 ),
    .I1(\VexRiscv/dataCache_1_/stageB_request_data [5]),
    .I2(\VexRiscv/_zz_132_ [5]),
    .O(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_data [5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_dataCache_1__io_mem_cmd_s2mPipe_payload_data291  (
    .I0(\VexRiscv/_zz_129__6637 ),
    .I1(\VexRiscv/dataCache_1_/stageB_request_data [6]),
    .I2(\VexRiscv/_zz_132_ [6]),
    .O(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_data [6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_dataCache_1__io_mem_cmd_s2mPipe_payload_data301  (
    .I0(\VexRiscv/_zz_129__6637 ),
    .I1(\VexRiscv/dataCache_1_/stageB_request_data [7]),
    .I2(\VexRiscv/_zz_132_ [7]),
    .O(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_data [7])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_dataCache_1__io_mem_cmd_s2mPipe_payload_data311  (
    .I0(\VexRiscv/_zz_129__6637 ),
    .I1(\VexRiscv/dataCache_1_/stageB_request_data [8]),
    .I2(\VexRiscv/_zz_132_ [8]),
    .O(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_data [8])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_dataCache_1__io_mem_cmd_s2mPipe_payload_data321  (
    .I0(\VexRiscv/_zz_129__6637 ),
    .I1(\VexRiscv/dataCache_1_/stageB_request_data [9]),
    .I2(\VexRiscv/_zz_132_ [9]),
    .O(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_data [9])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_dataCache_1__io_mem_cmd_s2mPipe_payload_address110  (
    .I0(\VexRiscv/_zz_129__6637 ),
    .I1(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [10]),
    .I2(\VexRiscv/_zz_131_ [10]),
    .O(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_address [10])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_dataCache_1__io_mem_cmd_s2mPipe_payload_address210  (
    .I0(\VexRiscv/_zz_129__6637 ),
    .I1(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [11]),
    .I2(\VexRiscv/_zz_131_ [11]),
    .O(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_address [11])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_dataCache_1__io_mem_cmd_s2mPipe_payload_address31  (
    .I0(\VexRiscv/_zz_129__6637 ),
    .I1(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [12]),
    .I2(\VexRiscv/_zz_131_ [12]),
    .O(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_address [12])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_dataCache_1__io_mem_cmd_s2mPipe_payload_address41  (
    .I0(\VexRiscv/_zz_129__6637 ),
    .I1(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [13]),
    .I2(\VexRiscv/_zz_131_ [13]),
    .O(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_address [13])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_dataCache_1__io_mem_cmd_s2mPipe_payload_address51  (
    .I0(\VexRiscv/_zz_129__6637 ),
    .I1(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [14]),
    .I2(\VexRiscv/_zz_131_ [14]),
    .O(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_address [14])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_dataCache_1__io_mem_cmd_s2mPipe_payload_address61  (
    .I0(\VexRiscv/_zz_129__6637 ),
    .I1(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [15]),
    .I2(\VexRiscv/_zz_131_ [15]),
    .O(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_address [15])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_dataCache_1__io_mem_cmd_s2mPipe_payload_address71  (
    .I0(\VexRiscv/_zz_129__6637 ),
    .I1(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [16]),
    .I2(\VexRiscv/_zz_131_ [16]),
    .O(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_address [16])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_dataCache_1__io_mem_cmd_s2mPipe_payload_address81  (
    .I0(\VexRiscv/_zz_129__6637 ),
    .I1(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [17]),
    .I2(\VexRiscv/_zz_131_ [17]),
    .O(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_address [17])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_dataCache_1__io_mem_cmd_s2mPipe_payload_address91  (
    .I0(\VexRiscv/_zz_129__6637 ),
    .I1(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [18]),
    .I2(\VexRiscv/_zz_131_ [18]),
    .O(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_address [18])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_dataCache_1__io_mem_cmd_s2mPipe_payload_address101  (
    .I0(\VexRiscv/_zz_129__6637 ),
    .I1(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [19]),
    .I2(\VexRiscv/_zz_131_ [19]),
    .O(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_address [19])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_dataCache_1__io_mem_cmd_s2mPipe_payload_address111  (
    .I0(\VexRiscv/_zz_129__6637 ),
    .I1(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [20]),
    .I2(\VexRiscv/_zz_131_ [20]),
    .O(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_address [20])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_dataCache_1__io_mem_cmd_s2mPipe_payload_address121  (
    .I0(\VexRiscv/_zz_129__6637 ),
    .I1(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [21]),
    .I2(\VexRiscv/_zz_131_ [21]),
    .O(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_address [21])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_dataCache_1__io_mem_cmd_s2mPipe_payload_address131  (
    .I0(\VexRiscv/_zz_129__6637 ),
    .I1(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [22]),
    .I2(\VexRiscv/_zz_131_ [22]),
    .O(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_address [22])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_dataCache_1__io_mem_cmd_s2mPipe_payload_address141  (
    .I0(\VexRiscv/_zz_129__6637 ),
    .I1(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [23]),
    .I2(\VexRiscv/_zz_131_ [23]),
    .O(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_address [23])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_dataCache_1__io_mem_cmd_s2mPipe_payload_address151  (
    .I0(\VexRiscv/_zz_129__6637 ),
    .I1(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [24]),
    .I2(\VexRiscv/_zz_131_ [24]),
    .O(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_address [24])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_dataCache_1__io_mem_cmd_s2mPipe_payload_address161  (
    .I0(\VexRiscv/_zz_129__6637 ),
    .I1(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [25]),
    .I2(\VexRiscv/_zz_131_ [25]),
    .O(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_address [25])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_dataCache_1__io_mem_cmd_s2mPipe_payload_address171  (
    .I0(\VexRiscv/_zz_129__6637 ),
    .I1(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [26]),
    .I2(\VexRiscv/_zz_131_ [26]),
    .O(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_address [26])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_dataCache_1__io_mem_cmd_s2mPipe_payload_address181  (
    .I0(\VexRiscv/_zz_129__6637 ),
    .I1(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [27]),
    .I2(\VexRiscv/_zz_131_ [27]),
    .O(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_address [27])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_dataCache_1__io_mem_cmd_s2mPipe_payload_address191  (
    .I0(\VexRiscv/_zz_129__6637 ),
    .I1(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [28]),
    .I2(\VexRiscv/_zz_131_ [28]),
    .O(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_address [28])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_dataCache_1__io_mem_cmd_s2mPipe_payload_address201  (
    .I0(\VexRiscv/_zz_129__6637 ),
    .I1(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [29]),
    .I2(\VexRiscv/_zz_131_ [29]),
    .O(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_address [29])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_dataCache_1__io_mem_cmd_s2mPipe_payload_address221  (
    .I0(\VexRiscv/_zz_129__6637 ),
    .I1(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [30]),
    .I2(\VexRiscv/_zz_131_ [30]),
    .O(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_address [30])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_dataCache_1__io_mem_cmd_s2mPipe_payload_address231  (
    .I0(\VexRiscv/_zz_129__6637 ),
    .I1(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [31]),
    .I2(\VexRiscv/_zz_131_ [31]),
    .O(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_address [31])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_dataCache_1__io_mem_cmd_s2mPipe_payload_address261  (
    .I0(\VexRiscv/_zz_129__6637 ),
    .I1(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [5]),
    .I2(\VexRiscv/_zz_131_ [5]),
    .O(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_address [5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_dataCache_1__io_mem_cmd_s2mPipe_payload_address271  (
    .I0(\VexRiscv/_zz_129__6637 ),
    .I1(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [6]),
    .I2(\VexRiscv/_zz_131_ [6]),
    .O(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_address [6])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_dataCache_1__io_mem_cmd_s2mPipe_payload_address281  (
    .I0(\VexRiscv/_zz_129__6637 ),
    .I1(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [7]),
    .I2(\VexRiscv/_zz_131_ [7]),
    .O(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_address [7])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_dataCache_1__io_mem_cmd_s2mPipe_payload_address291  (
    .I0(\VexRiscv/_zz_129__6637 ),
    .I1(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [8]),
    .I2(\VexRiscv/_zz_131_ [8]),
    .O(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_address [8])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_dataCache_1__io_mem_cmd_s2mPipe_payload_address301  (
    .I0(\VexRiscv/_zz_129__6637 ),
    .I1(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [9]),
    .I2(\VexRiscv/_zz_131_ [9]),
    .O(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_address [9])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_zz_353_[31]__zz_352_[31]_mux_836_OUT<1>11  (
    .I0(\VexRiscv/_zz_205_ [32]),
    .I1(\VexRiscv/_zz_205_ [1]),
    .I2(\VexRiscv/memory_DivPlugin_accumulator [0]),
    .O(\VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_zz_353_[31]__zz_352_[31]_mux_836_OUT<2>11  (
    .I0(\VexRiscv/_zz_205_ [32]),
    .I1(\VexRiscv/_zz_205_ [2]),
    .I2(\VexRiscv/memory_DivPlugin_accumulator [1]),
    .O(\VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_zz_353_[31]__zz_352_[31]_mux_836_OUT<3>11  (
    .I0(\VexRiscv/_zz_205_ [32]),
    .I1(\VexRiscv/_zz_205_ [3]),
    .I2(\VexRiscv/memory_DivPlugin_accumulator [2]),
    .O(\VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<3> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_zz_353_[31]__zz_352_[31]_mux_836_OUT<4>11  (
    .I0(\VexRiscv/_zz_205_ [32]),
    .I1(\VexRiscv/_zz_205_ [4]),
    .I2(\VexRiscv/memory_DivPlugin_accumulator [3]),
    .O(\VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<4> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_zz_353_[31]__zz_352_[31]_mux_836_OUT<5>11  (
    .I0(\VexRiscv/_zz_205_ [32]),
    .I1(\VexRiscv/_zz_205_ [5]),
    .I2(\VexRiscv/memory_DivPlugin_accumulator [4]),
    .O(\VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<5> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_zz_353_[31]__zz_352_[31]_mux_836_OUT<6>11  (
    .I0(\VexRiscv/_zz_205_ [32]),
    .I1(\VexRiscv/_zz_205_ [6]),
    .I2(\VexRiscv/memory_DivPlugin_accumulator [5]),
    .O(\VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<6> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_zz_353_[31]__zz_352_[31]_mux_836_OUT<7>11  (
    .I0(\VexRiscv/_zz_205_ [32]),
    .I1(\VexRiscv/_zz_205_ [7]),
    .I2(\VexRiscv/memory_DivPlugin_accumulator [6]),
    .O(\VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<7> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_zz_353_[31]__zz_352_[31]_mux_836_OUT<8>11  (
    .I0(\VexRiscv/_zz_205_ [32]),
    .I1(\VexRiscv/_zz_205_ [8]),
    .I2(\VexRiscv/memory_DivPlugin_accumulator [7]),
    .O(\VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<8> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_zz_353_[31]__zz_352_[31]_mux_836_OUT<9>11  (
    .I0(\VexRiscv/_zz_205_ [32]),
    .I1(\VexRiscv/_zz_205_ [9]),
    .I2(\VexRiscv/memory_DivPlugin_accumulator [8]),
    .O(\VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<9> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_zz_353_[31]__zz_352_[31]_mux_836_OUT<10>11  (
    .I0(\VexRiscv/_zz_205_ [32]),
    .I1(\VexRiscv/_zz_205_ [10]),
    .I2(\VexRiscv/memory_DivPlugin_accumulator [9]),
    .O(\VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<10> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_zz_353_[31]__zz_352_[31]_mux_836_OUT<11>11  (
    .I0(\VexRiscv/_zz_205_ [32]),
    .I1(\VexRiscv/_zz_205_ [11]),
    .I2(\VexRiscv/memory_DivPlugin_accumulator [10]),
    .O(\VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<11> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_zz_353_[31]__zz_352_[31]_mux_836_OUT<12>11  (
    .I0(\VexRiscv/_zz_205_ [32]),
    .I1(\VexRiscv/_zz_205_ [12]),
    .I2(\VexRiscv/memory_DivPlugin_accumulator [11]),
    .O(\VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<12> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_zz_353_[31]__zz_352_[31]_mux_836_OUT<13>11  (
    .I0(\VexRiscv/_zz_205_ [32]),
    .I1(\VexRiscv/_zz_205_ [13]),
    .I2(\VexRiscv/memory_DivPlugin_accumulator [12]),
    .O(\VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<13> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_zz_353_[31]__zz_352_[31]_mux_836_OUT<14>11  (
    .I0(\VexRiscv/_zz_205_ [32]),
    .I1(\VexRiscv/_zz_205_ [14]),
    .I2(\VexRiscv/memory_DivPlugin_accumulator [13]),
    .O(\VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<14> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_zz_353_[31]__zz_352_[31]_mux_836_OUT<15>11  (
    .I0(\VexRiscv/_zz_205_ [32]),
    .I1(\VexRiscv/_zz_205_ [15]),
    .I2(\VexRiscv/memory_DivPlugin_accumulator [14]),
    .O(\VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<15> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_zz_353_[31]__zz_352_[31]_mux_836_OUT<16>11  (
    .I0(\VexRiscv/_zz_205_ [32]),
    .I1(\VexRiscv/_zz_205_ [16]),
    .I2(\VexRiscv/memory_DivPlugin_accumulator [15]),
    .O(\VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<16> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_zz_353_[31]__zz_352_[31]_mux_836_OUT<17>11  (
    .I0(\VexRiscv/_zz_205_ [32]),
    .I1(\VexRiscv/_zz_205_ [17]),
    .I2(\VexRiscv/memory_DivPlugin_accumulator [16]),
    .O(\VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<17> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_zz_353_[31]__zz_352_[31]_mux_836_OUT<18>11  (
    .I0(\VexRiscv/_zz_205_ [32]),
    .I1(\VexRiscv/_zz_205_ [18]),
    .I2(\VexRiscv/memory_DivPlugin_accumulator [17]),
    .O(\VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<18> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_zz_353_[31]__zz_352_[31]_mux_836_OUT<19>11  (
    .I0(\VexRiscv/_zz_205_ [32]),
    .I1(\VexRiscv/_zz_205_ [19]),
    .I2(\VexRiscv/memory_DivPlugin_accumulator [18]),
    .O(\VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<19> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_zz_353_[31]__zz_352_[31]_mux_836_OUT<20>11  (
    .I0(\VexRiscv/_zz_205_ [32]),
    .I1(\VexRiscv/_zz_205_ [20]),
    .I2(\VexRiscv/memory_DivPlugin_accumulator [19]),
    .O(\VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<20> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_zz_353_[31]__zz_352_[31]_mux_836_OUT<21>11  (
    .I0(\VexRiscv/_zz_205_ [32]),
    .I1(\VexRiscv/_zz_205_ [21]),
    .I2(\VexRiscv/memory_DivPlugin_accumulator [20]),
    .O(\VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<21> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_zz_353_[31]__zz_352_[31]_mux_836_OUT<22>11  (
    .I0(\VexRiscv/_zz_205_ [32]),
    .I1(\VexRiscv/_zz_205_ [22]),
    .I2(\VexRiscv/memory_DivPlugin_accumulator [21]),
    .O(\VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<22> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_zz_353_[31]__zz_352_[31]_mux_836_OUT<23>11  (
    .I0(\VexRiscv/_zz_205_ [32]),
    .I1(\VexRiscv/_zz_205_ [23]),
    .I2(\VexRiscv/memory_DivPlugin_accumulator [22]),
    .O(\VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<23> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_zz_353_[31]__zz_352_[31]_mux_836_OUT<24>11  (
    .I0(\VexRiscv/_zz_205_ [32]),
    .I1(\VexRiscv/_zz_205_ [24]),
    .I2(\VexRiscv/memory_DivPlugin_accumulator [23]),
    .O(\VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<24> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_zz_353_[31]__zz_352_[31]_mux_836_OUT<25>11  (
    .I0(\VexRiscv/_zz_205_ [32]),
    .I1(\VexRiscv/_zz_205_ [25]),
    .I2(\VexRiscv/memory_DivPlugin_accumulator [24]),
    .O(\VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<25> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_zz_353_[31]__zz_352_[31]_mux_836_OUT<26>11  (
    .I0(\VexRiscv/_zz_205_ [32]),
    .I1(\VexRiscv/_zz_205_ [26]),
    .I2(\VexRiscv/memory_DivPlugin_accumulator [25]),
    .O(\VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<26> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_zz_353_[31]__zz_352_[31]_mux_836_OUT<27>11  (
    .I0(\VexRiscv/_zz_205_ [32]),
    .I1(\VexRiscv/_zz_205_ [27]),
    .I2(\VexRiscv/memory_DivPlugin_accumulator [26]),
    .O(\VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<27> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_zz_353_[31]__zz_352_[31]_mux_836_OUT<28>11  (
    .I0(\VexRiscv/_zz_205_ [32]),
    .I1(\VexRiscv/_zz_205_ [28]),
    .I2(\VexRiscv/memory_DivPlugin_accumulator [27]),
    .O(\VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<28> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_zz_353_[31]__zz_352_[31]_mux_836_OUT<29>11  (
    .I0(\VexRiscv/_zz_205_ [32]),
    .I1(\VexRiscv/_zz_205_ [29]),
    .I2(\VexRiscv/memory_DivPlugin_accumulator [28]),
    .O(\VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<29> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_zz_353_[31]__zz_352_[31]_mux_836_OUT<30>11  (
    .I0(\VexRiscv/_zz_205_ [32]),
    .I1(\VexRiscv/_zz_205_ [30]),
    .I2(\VexRiscv/memory_DivPlugin_accumulator [29]),
    .O(\VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<30> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_zz_353_[31]__zz_352_[31]_mux_836_OUT<31>11  (
    .I0(\VexRiscv/_zz_205_ [32]),
    .I1(\VexRiscv/_zz_205_ [31]),
    .I2(\VexRiscv/memory_DivPlugin_accumulator [30]),
    .O(\VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<31> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux_zz_353_[31]__zz_352_[31]_mux_836_OUT<0>11  (
    .I0(\VexRiscv/_zz_205_ [32]),
    .I1(\VexRiscv/_zz_205_ [0]),
    .I2(\VexRiscv/memory_DivPlugin_rs1_31_6542 ),
    .O(\VexRiscv/zz_353_[31]__zz_352_[31]_mux_836_OUT<0> )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/Mcount__zz_212__xor<1>11  (
    .I0(\VexRiscv/_zz_212_ [1]),
    .I1(\VexRiscv/_zz_212_ [0]),
    .O(\VexRiscv/Result [1])
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \VexRiscv/Mmux_CsrPlugin_trapCause11  (
    .I0(\VexRiscv/CsrPlugin_hadException_7412 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code [0]),
    .O(\VexRiscv/CsrPlugin_trapCause [0])
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \VexRiscv/Mmux_CsrPlugin_trapCause21  (
    .I0(\VexRiscv/CsrPlugin_hadException_7412 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code [1]),
    .O(\VexRiscv/CsrPlugin_trapCause [1])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \VexRiscv/Mmux_CsrPlugin_trapCause31  (
    .I0(\VexRiscv/CsrPlugin_hadException_7412 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code [2]),
    .O(\VexRiscv/CsrPlugin_trapCause [2])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \VexRiscv/Mmux_CsrPlugin_trapCause41  (
    .I0(\VexRiscv/CsrPlugin_hadException_7412 ),
    .I1(\VexRiscv/CsrPlugin_interrupt_code [3]),
    .O(\VexRiscv/CsrPlugin_trapCause [3])
  );
  LUT4 #(
    .INIT ( 16'hAAAE ))
  \VexRiscv/_zz_437_1  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [2]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [5]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .O(\VexRiscv/_zz_437_ )
  );
  LUT4 #(
    .INIT ( 16'h44F4 ))
  \VexRiscv/_zz_148_<23>1  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [14]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [12]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [13]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .O(\VexRiscv/_zz_148_[23] )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \VexRiscv/_zz_148_<13><31>1  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [14]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [3]),
    .O(\VexRiscv/_zz_148_[13] )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \VexRiscv/_zz_148_<29><31>1  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [3]),
    .O(\VexRiscv/_zz_148_[29] )
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  \VexRiscv/_zz_520_<31>1  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [13]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [14]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [2]),
    .O(\VexRiscv/_zz_520_ )
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \VexRiscv/_zz_518_<31>1  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [2]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [14]),
    .O(\VexRiscv/_zz_518_ )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \VexRiscv/_zz_483_<31>1  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [12]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [13]),
    .O(\VexRiscv/_zz_483_ )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_valid1  (
    .I0(\VexRiscv/dataCache_1__io_mem_cmd_valid ),
    .I1(\VexRiscv/_zz_129__6637 ),
    .O(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_valid )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_wordIndex_xor<2>11  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex [2]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex [0]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex [1]),
    .O(\VexRiscv/IBusCachedPlugin_cache/Result<2>1 )
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \VexRiscv/IBusCachedPlugin_cache/_n021311  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/lineLoader_valid_7854 ),
    .I1(\VexRiscv/_zz_114__6548 ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushPending_7857 ),
    .O(\VexRiscv/IBusCachedPlugin_cache/_zz_13_ )
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  \VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_wordIndex_xor<1>11  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex [1]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex [0]),
    .O(\VexRiscv/IBusCachedPlugin_cache/Result<1>1 )
  );
  LUT5 #(
    .INIT ( 32'hFFEFFFFF ))
  \VexRiscv/IBusCachedPlugin_cache/Mmux_io_cpu_prefetch_haltIt11  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushPending_7857 ),
    .I1(\VexRiscv/_zz_221_ ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/_zz_3__7852 ),
    .I3(\VexRiscv/IBusCachedPlugin_cache/lineLoader_valid_7854 ),
    .I4(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [7]),
    .O(\VexRiscv/IBusCachedPlugin_cache_io_cpu_prefetch_haltIt )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/IBusCachedPlugin_cache/Mmux_lineLoader_write_tag_0_payload_address11  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [7]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [0]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [5]),
    .O(\VexRiscv/IBusCachedPlugin_cache/lineLoader_write_tag_0_payload_address [0])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/IBusCachedPlugin_cache/Mmux_lineLoader_write_tag_0_payload_address21  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [7]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [1]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [6]),
    .O(\VexRiscv/IBusCachedPlugin_cache/lineLoader_write_tag_0_payload_address [1])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/IBusCachedPlugin_cache/Mmux_lineLoader_write_tag_0_payload_address31  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [7]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [2]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [7]),
    .O(\VexRiscv/IBusCachedPlugin_cache/lineLoader_write_tag_0_payload_address [2])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/IBusCachedPlugin_cache/Mmux_lineLoader_write_tag_0_payload_address41  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [7]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [3]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [8]),
    .O(\VexRiscv/IBusCachedPlugin_cache/lineLoader_write_tag_0_payload_address [3])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/IBusCachedPlugin_cache/Mmux_lineLoader_write_tag_0_payload_address51  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [7]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [4]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [9]),
    .O(\VexRiscv/IBusCachedPlugin_cache/lineLoader_write_tag_0_payload_address [4])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/IBusCachedPlugin_cache/Mmux_lineLoader_write_tag_0_payload_address61  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [7]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [5]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [10]),
    .O(\VexRiscv/IBusCachedPlugin_cache/lineLoader_write_tag_0_payload_address [5])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/IBusCachedPlugin_cache/Mmux_lineLoader_write_tag_0_payload_address71  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [7]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [6]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [11]),
    .O(\VexRiscv/IBusCachedPlugin_cache/lineLoader_write_tag_0_payload_address [6])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \VexRiscv/IBusCachedPlugin_cache/fetchStage_hit_valid1  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [0]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/fetchStage_read_waysValues_0_tag_address[19]_io_cpu_fetch_mmuBus_rsp_physicalAddress[31]_equal_26_o ),
    .O(\VexRiscv/IBusCachedPlugin_cache/fetchStage_hit_valid )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \VexRiscv/IBusCachedPlugin_cache/io_mem_cmd_valid1  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/lineLoader_cmdSent_7799 ),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_valid_7854 ),
    .O(\VexRiscv/IBusCachedPlugin_cache_io_mem_cmd_valid )
  );
  LUT6 #(
    .INIT ( 64'h5155414401004144 ))
  \VexRiscv/dataCache_1_/Mmux_stageB_mmuRsp_physicalAddress[31]_GND_17_o_MUX_1412_o11  (
    .I0(\VexRiscv/dataCache_1__io_cpu_flush_ready ),
    .I1(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [5]),
    .I2(\VexRiscv/dataCache_1_/n0237 ),
    .I3(\VexRiscv/dataCache_1_/stageB_flusher_valid_7967 ),
    .I4(\VexRiscv/dataCache_1_/_zz_17_ ),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [5]),
    .O(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_GND_17_o_MUX_1412_o )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \VexRiscv/dataCache_1_/Madd_stageB_mmuRsp_physicalAddress[11]_GND_17_o_add_102_OUT_cy<4>11  (
    .I0(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [9]),
    .I1(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [8]),
    .I2(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [7]),
    .I3(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [6]),
    .I4(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [5]),
    .O(\VexRiscv/dataCache_1_/Madd_stageB_mmuRsp_physicalAddress[11]_GND_17_o_add_102_OUT_cy<4> )
  );
  LUT6 #(
    .INIT ( 64'hFFFF0008FFFF0000 ))
  \VexRiscv/dataCache_1_/Mmux_io_cpu_redo11  (
    .I0(\VexRiscv/dataCache_1_/stageB_colisions_0_7976 ),
    .I1(\VexRiscv/dataCache_1_/stageB_waysHits_0_7977 ),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_WR_7485 ),
    .I3(\VexRiscv/dataCache_1_/stageB_mmuRsp_isIoAccess_3_9630 ),
    .I4(\VexRiscv/dataCache_1_/loader_valid_1_9628 ),
    .I5(\VexRiscv/_zz_260_1_9599 ),
    .O(\VexRiscv/dataCache_1__io_cpu_redo )
  );
  LUT6 #(
    .INIT ( 64'hAABAAAAAAAAAAAAA ))
  \VexRiscv/dataCache_1_/_zz_1_1  (
    .I0(\VexRiscv/dataCache_1_/_zz_15_ ),
    .I1(\VexRiscv/dataCache_1_/_zz_13_ ),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_WR_7485 ),
    .I3(\VexRiscv/dataCache_1_/stageB_mmuRsp_isIoAccess_8013 ),
    .I4(\VexRiscv/_zz_260_ ),
    .I5(\VexRiscv/dataCache_1_/stageB_waysHits_0_7977 ),
    .O(\VexRiscv/dataCache_1_/_zz_1_ )
  );
  LUT6 #(
    .INIT ( 64'h0444044404000404 ))
  \VexRiscv/dataCache_1_/Mmux_io_mem_cmd_valid11  (
    .I0(\VexRiscv/dataCache_1_/_zz_13_ ),
    .I1(\VexRiscv/_zz_260_ ),
    .I2(\VexRiscv/dataCache_1_/stageB_memCmdSent_7975 ),
    .I3(\VexRiscv/dataCache_1_/stageB_mmuRsp_isIoAccess_8013 ),
    .I4(\VexRiscv/dataCache_1_/stageB_waysHits_0_7977 ),
    .I5(\VexRiscv/memory_to_writeBack_MEMORY_WR_7485 ),
    .O(\VexRiscv/dataCache_1__io_mem_cmd_valid )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \VexRiscv/dataCache_1_/Mmux_GND_17_o_stageB_mmuRsp_physicalAddress[2]_MUX_1373_o111  (
    .I0(\VexRiscv/dataCache_1_/stageB_mmuRsp_isIoAccess_1_9595 ),
    .I1(\VexRiscv/dataCache_1_/stageB_waysHits_0_7977 ),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_WR_7485 ),
    .O(\VexRiscv/dataCache_1_/Mmux_GND_17_o_stageB_mmuRsp_physicalAddress[2]_MUX_1373_o11 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/dataCache_1_/mux2611  (
    .I0(\VexRiscv/dataCache_1_/_zz_17_ ),
    .I1(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [4]),
    .I2(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [4]),
    .O(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_mux_100_OUT<4> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/dataCache_1_/mux2511  (
    .I0(\VexRiscv/dataCache_1_/_zz_17_ ),
    .I1(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [3]),
    .I2(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [3]),
    .O(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_mux_100_OUT<3> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/dataCache_1_/mux2411  (
    .I0(\VexRiscv/dataCache_1_/_zz_17_ ),
    .I1(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [31]),
    .I2(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [31]),
    .O(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_mux_100_OUT<31> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/dataCache_1_/mux2311  (
    .I0(\VexRiscv/dataCache_1_/_zz_17_ ),
    .I1(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [30]),
    .I2(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [30]),
    .O(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_mux_100_OUT<30> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/dataCache_1_/mux2211  (
    .I0(\VexRiscv/dataCache_1_/_zz_17_ ),
    .I1(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [2]),
    .I2(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [2]),
    .O(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_mux_100_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/dataCache_1_/mux2111  (
    .I0(\VexRiscv/dataCache_1_/_zz_17_ ),
    .I1(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [29]),
    .I2(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [29]),
    .O(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_mux_100_OUT<29> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/dataCache_1_/mux2011  (
    .I0(\VexRiscv/dataCache_1_/_zz_17_ ),
    .I1(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [28]),
    .I2(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [28]),
    .O(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_mux_100_OUT<28> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/dataCache_1_/mux1911  (
    .I0(\VexRiscv/dataCache_1_/_zz_17_ ),
    .I1(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [27]),
    .I2(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [27]),
    .O(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_mux_100_OUT<27> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/dataCache_1_/mux1811  (
    .I0(\VexRiscv/dataCache_1_/_zz_17_ ),
    .I1(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [26]),
    .I2(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [26]),
    .O(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_mux_100_OUT<26> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/dataCache_1_/mux1611  (
    .I0(\VexRiscv/dataCache_1_/_zz_17_ ),
    .I1(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [24]),
    .I2(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [24]),
    .O(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_mux_100_OUT<24> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/dataCache_1_/mux1511  (
    .I0(\VexRiscv/dataCache_1_/_zz_17_ ),
    .I1(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [23]),
    .I2(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [23]),
    .O(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_mux_100_OUT<23> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/dataCache_1_/mux1711  (
    .I0(\VexRiscv/dataCache_1_/_zz_17_ ),
    .I1(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [25]),
    .I2(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [25]),
    .O(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_mux_100_OUT<25> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/dataCache_1_/mux1411  (
    .I0(\VexRiscv/dataCache_1_/_zz_17_ ),
    .I1(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [22]),
    .I2(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [22]),
    .O(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_mux_100_OUT<22> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/dataCache_1_/mux1311  (
    .I0(\VexRiscv/dataCache_1_/_zz_17_ ),
    .I1(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [21]),
    .I2(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [21]),
    .O(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_mux_100_OUT<21> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/dataCache_1_/mux1211  (
    .I0(\VexRiscv/dataCache_1_/_zz_17_ ),
    .I1(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [20]),
    .I2(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [20]),
    .O(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_mux_100_OUT<20> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/dataCache_1_/mux1111  (
    .I0(\VexRiscv/dataCache_1_/_zz_17_ ),
    .I1(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [1]),
    .I2(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [1]),
    .O(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_mux_100_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/dataCache_1_/mux1011  (
    .I0(\VexRiscv/dataCache_1_/_zz_17_ ),
    .I1(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [19]),
    .I2(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [19]),
    .O(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_mux_100_OUT<19> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/dataCache_1_/mux911  (
    .I0(\VexRiscv/dataCache_1_/_zz_17_ ),
    .I1(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [18]),
    .I2(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [18]),
    .O(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_mux_100_OUT<18> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/dataCache_1_/mux811  (
    .I0(\VexRiscv/dataCache_1_/_zz_17_ ),
    .I1(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [17]),
    .I2(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [17]),
    .O(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_mux_100_OUT<17> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/dataCache_1_/mux711  (
    .I0(\VexRiscv/dataCache_1_/_zz_17_ ),
    .I1(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [16]),
    .I2(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [16]),
    .O(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_mux_100_OUT<16> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/dataCache_1_/mux6111  (
    .I0(\VexRiscv/dataCache_1_/_zz_17_ ),
    .I1(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [15]),
    .I2(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [15]),
    .O(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_mux_100_OUT<15> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/dataCache_1_/mux5111  (
    .I0(\VexRiscv/dataCache_1_/_zz_17_ ),
    .I1(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [14]),
    .I2(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [14]),
    .O(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_mux_100_OUT<14> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/dataCache_1_/mux4111  (
    .I0(\VexRiscv/dataCache_1_/_zz_17_ ),
    .I1(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [13]),
    .I2(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [13]),
    .O(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_mux_100_OUT<13> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/dataCache_1_/mux3111  (
    .I0(\VexRiscv/dataCache_1_/_zz_17_ ),
    .I1(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [12]),
    .I2(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [12]),
    .O(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_mux_100_OUT<12> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/dataCache_1_/mux1101  (
    .I0(\VexRiscv/dataCache_1_/_zz_17_ ),
    .I1(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [0]),
    .I2(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [0]),
    .O(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_io_cpu_memory_mmuBus_rsp_physicalAddress[31]_mux_100_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'h40 ))
  \VexRiscv/dataCache_1_/Mmux_io_cpu_writeBack_accessError11  (
    .I0(\VexRiscv/dataCache_1_/stageB_mmuRsp_isIoAccess_1_9595 ),
    .I1(\VexRiscv/dataCache_1_/stageB_tagsReadRsp_0_error_8010 ),
    .I2(\VexRiscv/dataCache_1_/stageB_waysHits_0_7977 ),
    .O(\VexRiscv/dataCache_1__io_cpu_writeBack_accessError )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/dataCache_1_/Mmux_io_cpu_writeBack_data23  (
    .I0(\VexRiscv/dataCache_1_/stageB_mmuRsp_isIoAccess_8013 ),
    .I1(\VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced1_5_7988 ),
    .I2(\VexRiscv/iBusWishbone_DAT_MISO_regNext [10]),
    .O(\VexRiscv/dataCache_1__io_cpu_writeBack_data [10])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/dataCache_1_/Mmux_io_cpu_writeBack_data33  (
    .I0(\VexRiscv/dataCache_1_/stageB_mmuRsp_isIoAccess_8013 ),
    .I1(\VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced1_4_7989 ),
    .I2(\VexRiscv/iBusWishbone_DAT_MISO_regNext [11]),
    .O(\VexRiscv/dataCache_1__io_cpu_writeBack_data [11])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/dataCache_1_/Mmux_io_cpu_writeBack_data41  (
    .I0(\VexRiscv/dataCache_1_/stageB_mmuRsp_isIoAccess_8013 ),
    .I1(\VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced1_3_7990 ),
    .I2(\VexRiscv/iBusWishbone_DAT_MISO_regNext [12]),
    .O(\VexRiscv/dataCache_1__io_cpu_writeBack_data [12])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/dataCache_1_/Mmux_io_cpu_writeBack_data51  (
    .I0(\VexRiscv/dataCache_1_/stageB_mmuRsp_isIoAccess_8013 ),
    .I1(\VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced1_2_7991 ),
    .I2(\VexRiscv/iBusWishbone_DAT_MISO_regNext [13]),
    .O(\VexRiscv/dataCache_1__io_cpu_writeBack_data [13])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/dataCache_1_/Mmux_io_cpu_writeBack_data61  (
    .I0(\VexRiscv/dataCache_1_/stageB_mmuRsp_isIoAccess_8013 ),
    .I1(\VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced1_1_7992 ),
    .I2(\VexRiscv/iBusWishbone_DAT_MISO_regNext [14]),
    .O(\VexRiscv/dataCache_1__io_cpu_writeBack_data [14])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/dataCache_1_/Mmux_io_cpu_writeBack_data71  (
    .I0(\VexRiscv/dataCache_1_/stageB_mmuRsp_isIoAccess_8013 ),
    .I1(\VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced1_0_7993 ),
    .I2(\VexRiscv/iBusWishbone_DAT_MISO_regNext [15]),
    .O(\VexRiscv/dataCache_1__io_cpu_writeBack_data [15])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/dataCache_1_/Mmux_io_cpu_writeBack_data81  (
    .I0(\VexRiscv/dataCache_1_/stageB_mmuRsp_isIoAccess_8013 ),
    .I1(\VexRiscv/dataCache_1_/stageB_dataReadRsp_0 [16]),
    .I2(\VexRiscv/iBusWishbone_DAT_MISO_regNext [16]),
    .O(\VexRiscv/dataCache_1__io_cpu_writeBack_data [16])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/dataCache_1_/Mmux_io_cpu_writeBack_data91  (
    .I0(\VexRiscv/dataCache_1_/stageB_mmuRsp_isIoAccess_8013 ),
    .I1(\VexRiscv/dataCache_1_/stageB_dataReadRsp_0 [17]),
    .I2(\VexRiscv/iBusWishbone_DAT_MISO_regNext [17]),
    .O(\VexRiscv/dataCache_1__io_cpu_writeBack_data [17])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/dataCache_1_/Mmux_io_cpu_writeBack_data101  (
    .I0(\VexRiscv/dataCache_1_/stageB_mmuRsp_isIoAccess_8013 ),
    .I1(\VexRiscv/dataCache_1_/stageB_dataReadRsp_0 [18]),
    .I2(\VexRiscv/iBusWishbone_DAT_MISO_regNext [18]),
    .O(\VexRiscv/dataCache_1__io_cpu_writeBack_data [18])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/dataCache_1_/Mmux_io_cpu_writeBack_data111  (
    .I0(\VexRiscv/dataCache_1_/stageB_mmuRsp_isIoAccess_8013 ),
    .I1(\VexRiscv/dataCache_1_/stageB_dataReadRsp_0 [19]),
    .I2(\VexRiscv/iBusWishbone_DAT_MISO_regNext [19]),
    .O(\VexRiscv/dataCache_1__io_cpu_writeBack_data [19])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/dataCache_1_/Mmux_io_cpu_writeBack_data131  (
    .I0(\VexRiscv/dataCache_1_/stageB_mmuRsp_isIoAccess_8013 ),
    .I1(\VexRiscv/dataCache_1_/stageB_dataReadRsp_0 [20]),
    .I2(\VexRiscv/iBusWishbone_DAT_MISO_regNext [20]),
    .O(\VexRiscv/dataCache_1__io_cpu_writeBack_data [20])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/dataCache_1_/Mmux_io_cpu_writeBack_data141  (
    .I0(\VexRiscv/dataCache_1_/stageB_mmuRsp_isIoAccess_8013 ),
    .I1(\VexRiscv/dataCache_1_/stageB_dataReadRsp_0 [21]),
    .I2(\VexRiscv/iBusWishbone_DAT_MISO_regNext [21]),
    .O(\VexRiscv/dataCache_1__io_cpu_writeBack_data [21])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/dataCache_1_/Mmux_io_cpu_writeBack_data151  (
    .I0(\VexRiscv/dataCache_1_/stageB_mmuRsp_isIoAccess_8013 ),
    .I1(\VexRiscv/dataCache_1_/stageB_dataReadRsp_0 [22]),
    .I2(\VexRiscv/iBusWishbone_DAT_MISO_regNext [22]),
    .O(\VexRiscv/dataCache_1__io_cpu_writeBack_data [22])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/dataCache_1_/Mmux_io_cpu_writeBack_data161  (
    .I0(\VexRiscv/dataCache_1_/stageB_mmuRsp_isIoAccess_8013 ),
    .I1(\VexRiscv/dataCache_1_/stageB_dataReadRsp_0 [23]),
    .I2(\VexRiscv/iBusWishbone_DAT_MISO_regNext [23]),
    .O(\VexRiscv/dataCache_1__io_cpu_writeBack_data [23])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/dataCache_1_/Mmux_io_cpu_writeBack_data171  (
    .I0(\VexRiscv/dataCache_1_/stageB_mmuRsp_isIoAccess_8013 ),
    .I1(\VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced2_7_8002 ),
    .I2(\VexRiscv/iBusWishbone_DAT_MISO_regNext [24]),
    .O(\VexRiscv/dataCache_1__io_cpu_writeBack_data [24])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/dataCache_1_/Mmux_io_cpu_writeBack_data181  (
    .I0(\VexRiscv/dataCache_1_/stageB_mmuRsp_isIoAccess_8013 ),
    .I1(\VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced2_6_8003 ),
    .I2(\VexRiscv/iBusWishbone_DAT_MISO_regNext [25]),
    .O(\VexRiscv/dataCache_1__io_cpu_writeBack_data [25])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/dataCache_1_/Mmux_io_cpu_writeBack_data191  (
    .I0(\VexRiscv/dataCache_1_/stageB_mmuRsp_isIoAccess_8013 ),
    .I1(\VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced2_5_8004 ),
    .I2(\VexRiscv/iBusWishbone_DAT_MISO_regNext [26]),
    .O(\VexRiscv/dataCache_1__io_cpu_writeBack_data [26])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/dataCache_1_/Mmux_io_cpu_writeBack_data201  (
    .I0(\VexRiscv/dataCache_1_/stageB_mmuRsp_isIoAccess_8013 ),
    .I1(\VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced2_4_8005 ),
    .I2(\VexRiscv/iBusWishbone_DAT_MISO_regNext [27]),
    .O(\VexRiscv/dataCache_1__io_cpu_writeBack_data [27])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/dataCache_1_/Mmux_io_cpu_writeBack_data211  (
    .I0(\VexRiscv/dataCache_1_/stageB_mmuRsp_isIoAccess_8013 ),
    .I1(\VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced2_3_8006 ),
    .I2(\VexRiscv/iBusWishbone_DAT_MISO_regNext [28]),
    .O(\VexRiscv/dataCache_1__io_cpu_writeBack_data [28])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/dataCache_1_/Mmux_io_cpu_writeBack_data221  (
    .I0(\VexRiscv/dataCache_1_/stageB_mmuRsp_isIoAccess_8013 ),
    .I1(\VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced2_2_8007 ),
    .I2(\VexRiscv/iBusWishbone_DAT_MISO_regNext [29]),
    .O(\VexRiscv/dataCache_1__io_cpu_writeBack_data [29])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/dataCache_1_/Mmux_io_cpu_writeBack_data241  (
    .I0(\VexRiscv/dataCache_1_/stageB_mmuRsp_isIoAccess_8013 ),
    .I1(\VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced2_1_8008 ),
    .I2(\VexRiscv/iBusWishbone_DAT_MISO_regNext [30]),
    .O(\VexRiscv/dataCache_1__io_cpu_writeBack_data [30])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/dataCache_1_/Mmux_io_cpu_writeBack_data251  (
    .I0(\VexRiscv/dataCache_1_/stageB_mmuRsp_isIoAccess_8013 ),
    .I1(\VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced2_0_8009 ),
    .I2(\VexRiscv/iBusWishbone_DAT_MISO_regNext [31]),
    .O(\VexRiscv/dataCache_1__io_cpu_writeBack_data [31])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/dataCache_1_/Mmux_io_cpu_writeBack_data311  (
    .I0(\VexRiscv/dataCache_1_/stageB_mmuRsp_isIoAccess_8013 ),
    .I1(\VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced1_7_7986 ),
    .I2(\VexRiscv/iBusWishbone_DAT_MISO_regNext [8]),
    .O(\VexRiscv/dataCache_1__io_cpu_writeBack_data [8])
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/dataCache_1_/Mmux_io_cpu_writeBack_data321  (
    .I0(\VexRiscv/dataCache_1_/stageB_mmuRsp_isIoAccess_8013 ),
    .I1(\VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced1_6_7987 ),
    .I2(\VexRiscv/iBusWishbone_DAT_MISO_regNext [9]),
    .O(\VexRiscv/dataCache_1__io_cpu_writeBack_data [9])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \VexRiscv/dataCache_1_/stageA_wayHits_01  (
    .I0(\VexRiscv/dataCache_1_/io_cpu_memory_mmuBus_rsp_physicalAddress[31]_ways_0_tagsReadRsp_address[19]_equal_58_o ),
    .I1(\VexRiscv/dataCache_1_/_zz_10_ [0]),
    .O(\VexRiscv/dataCache_1_/stageA_wayHits_0 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \VexRiscv/dataCache_1_/_zz_15_1  (
    .I0(\VexRiscv/dataCache_1_/loader_valid_7944 ),
    .I1(\VexRiscv/_zz_220__7409 ),
    .O(\VexRiscv/dataCache_1_/_zz_15_ )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  xilinxasyncresetsynchronizerimpl11 (
    .I0(crg_por[2]),
    .I1(crg_por[3]),
    .I2(crg_por[10]),
    .I3(crg_por[6]),
    .I4(crg_por[8]),
    .I5(crg_por[9]),
    .O(xilinxasyncresetsynchronizerimpl11_8112)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFD ))
  xilinxasyncresetsynchronizerimpl12 (
    .I0(crg_pll_lckd),
    .I1(crg_por[7]),
    .I2(crg_por[0]),
    .I3(crg_por[1]),
    .I4(crg_por[4]),
    .I5(crg_por[5]),
    .O(xilinxasyncresetsynchronizerimpl12_8113)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  xilinxasyncresetsynchronizerimpl13 (
    .I0(xilinxasyncresetsynchronizerimpl11_8112),
    .I1(xilinxasyncresetsynchronizerimpl12_8113),
    .O(xilinxasyncresetsynchronizerimpl1)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \basesoc_csrcon_dat_r<7>_SW0  (
    .I0(basesoc_csrbankarray_interface3_bank_bus_dat_r[7]),
    .I1(basesoc_csrbankarray_interface2_bank_bus_dat_r[7]),
    .O(N0)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \basesoc_csrcon_dat_r<7>  (
    .I0(basesoc_csrbankarray_interface7_bank_bus_dat_r[7]),
    .I1(basesoc_csrbankarray_interface6_bank_bus_dat_r[7]),
    .I2(basesoc_csrbankarray_interface5_bank_bus_dat_r[7]),
    .I3(basesoc_csrbankarray_interface1_bank_bus_dat_r[7]),
    .I4(basesoc_csrbankarray_interface0_bank_bus_dat_r[7]),
    .I5(N0),
    .O(basesoc_csrcon_dat_r[7])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \basesoc_csrcon_dat_r<3>1  (
    .I0(basesoc_csrbankarray_interface0_bank_bus_dat_r[3]),
    .I1(basesoc_csrbankarray_interface1_bank_bus_dat_r[3]),
    .I2(basesoc_csrbankarray_interface6_bank_bus_dat_r[3]),
    .I3(basesoc_csrbankarray_interface7_bank_bus_dat_r[3]),
    .I4(basesoc_csrbankarray_interface4_bank_bus_dat_r[3]),
    .I5(basesoc_csrbankarray_interface5_bank_bus_dat_r[3]),
    .O(\basesoc_csrcon_dat_r<3>1_8115 )
  );
  LUT6 #(
    .INIT ( 64'hEFEEEEEEEEEEEEEE ))
  \basesoc_csrcon_dat_r<3>2  (
    .I0(basesoc_csrbankarray_interface2_bank_bus_dat_r[3]),
    .I1(basesoc_csrbankarray_interface3_bank_bus_dat_r[3]),
    .I2(memadr_1[1]),
    .I3(memadr_1[0]),
    .I4(memadr_1[2]),
    .I5(basesoc_csrbankarray_sel_r_905),
    .O(\basesoc_csrcon_dat_r<3>2_8116 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \basesoc_csrcon_dat_r<3>3  (
    .I0(\basesoc_csrcon_dat_r<3>1_8115 ),
    .I1(\basesoc_csrcon_dat_r<3>2_8116 ),
    .O(basesoc_csrcon_dat_r[3])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  n1245_inv_SW0 (
    .I0(crg_por[4]),
    .I1(crg_por[1]),
    .I2(crg_por[10]),
    .I3(crg_por[0]),
    .I4(crg_por[2]),
    .I5(crg_por[3]),
    .O(N234)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  n1245_inv (
    .I0(crg_por[7]),
    .I1(crg_por[6]),
    .I2(crg_por[9]),
    .I3(crg_por[8]),
    .I4(crg_por[5]),
    .I5(N234),
    .O(n1245_inv_3073)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \basesoc_csrcon_dat_r<6>_SW0  (
    .I0(basesoc_csrbankarray_interface1_bank_bus_dat_r[6]),
    .I1(basesoc_csrbankarray_interface5_bank_bus_dat_r[6]),
    .I2(basesoc_csrbankarray_interface3_bank_bus_dat_r[6]),
    .I3(basesoc_csrbankarray_interface0_bank_bus_dat_r[6]),
    .I4(basesoc_csrbankarray_interface7_bank_bus_dat_r[6]),
    .I5(basesoc_csrbankarray_interface6_bank_bus_dat_r[6]),
    .O(N42)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF2AAA ))
  \basesoc_csrcon_dat_r<6>  (
    .I0(basesoc_csrbankarray_sel_r_905),
    .I1(memadr_1[1]),
    .I2(memadr_1[0]),
    .I3(memadr_1[2]),
    .I4(N42),
    .I5(basesoc_csrbankarray_interface2_bank_bus_dat_r[6]),
    .O(basesoc_csrcon_dat_r[6])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \basesoc_csrcon_dat_r<5>_SW0  (
    .I0(basesoc_csrbankarray_interface1_bank_bus_dat_r[5]),
    .I1(basesoc_csrbankarray_interface5_bank_bus_dat_r[5]),
    .I2(basesoc_csrbankarray_interface3_bank_bus_dat_r[5]),
    .I3(basesoc_csrbankarray_interface0_bank_bus_dat_r[5]),
    .I4(basesoc_csrbankarray_interface7_bank_bus_dat_r[5]),
    .I5(basesoc_csrbankarray_interface6_bank_bus_dat_r[5]),
    .O(N61)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF2A08 ))
  \basesoc_csrcon_dat_r<5>  (
    .I0(basesoc_csrbankarray_sel_r_905),
    .I1(memadr_1[1]),
    .I2(memadr_1[2]),
    .I3(memadr_1[0]),
    .I4(basesoc_csrbankarray_interface2_bank_bus_dat_r[5]),
    .I5(N61),
    .O(basesoc_csrcon_dat_r[5])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \basesoc_csrcon_dat_r<1>1  (
    .I0(basesoc_csrbankarray_interface4_bank_bus_dat_r[1]),
    .I1(basesoc_csrbankarray_interface5_bank_bus_dat_r[1]),
    .I2(basesoc_csrbankarray_interface2_bank_bus_dat_r[1]),
    .I3(basesoc_csrbankarray_interface3_bank_bus_dat_r[1]),
    .I4(basesoc_csrbankarray_interface0_bank_bus_dat_r[1]),
    .I5(basesoc_csrbankarray_interface1_bank_bus_dat_r[1]),
    .O(\basesoc_csrcon_dat_r<1>1_8120 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF22A2 ))
  \basesoc_csrcon_dat_r<1>2  (
    .I0(basesoc_csrbankarray_sel_r_905),
    .I1(memadr_1[0]),
    .I2(memadr_1[2]),
    .I3(memadr_1[1]),
    .I4(basesoc_csrbankarray_interface6_bank_bus_dat_r[1]),
    .I5(basesoc_csrbankarray_interface7_bank_bus_dat_r[1]),
    .O(\basesoc_csrcon_dat_r<1>2_8121 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \basesoc_csrcon_dat_r<1>3  (
    .I0(\basesoc_csrcon_dat_r<1>1_8120 ),
    .I1(\basesoc_csrcon_dat_r<1>2_8121 ),
    .O(basesoc_csrcon_dat_r[1])
  );
  LUT4 #(
    .INIT ( 16'hFDFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT84  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(basesoc_ctrl_bus_errors[23]),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT83_8123 )
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT85  (
    .I0(basesoc_csrbankarray_csrbank1_sel),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT82 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT83_8123 ),
    .I4(basesoc_ctrl_bus_errors[7]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT121 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT<7> )
  );
  LUT4 #(
    .INIT ( 16'hFDFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT74  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(basesoc_ctrl_bus_errors[22]),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT73_8125 )
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT75  (
    .I0(basesoc_csrbankarray_csrbank1_sel),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT72 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT73_8125 ),
    .I4(basesoc_ctrl_bus_errors[6]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT121 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'h22A800A822200020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT61  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_ctrl_storage_full_29_1548),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_ctrl_storage_full_13_1558),
    .I5(basesoc_ctrl_bus_errors[29]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT6 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT62  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_ctrl_storage_full_5_1627),
    .I3(basesoc_ctrl_storage_full_21_1619),
    .I4(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT61_8127 )
  );
  LUT4 #(
    .INIT ( 16'hFDFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT64  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(basesoc_ctrl_bus_errors[21]),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT63_8129 )
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT65  (
    .I0(basesoc_csrbankarray_csrbank1_sel),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT62_8128 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT63_8129 ),
    .I4(basesoc_ctrl_bus_errors[5]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT121 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'h22A800A822200020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT51  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_ctrl_storage_full_28_1617),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_ctrl_storage_full_12_1623),
    .I5(basesoc_ctrl_bus_errors[28]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT5 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT52  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_ctrl_storage_full_4_1628),
    .I3(basesoc_ctrl_storage_full_20_1620),
    .I4(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT51_8131 )
  );
  LUT4 #(
    .INIT ( 16'hFDFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT54  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(basesoc_ctrl_bus_errors[20]),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT53_8133 )
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT55  (
    .I0(basesoc_csrbankarray_csrbank1_sel),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT52_8132 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT53_8133 ),
    .I4(basesoc_ctrl_bus_errors[4]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT121 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'h22A800A822200020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT41  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_ctrl_storage_full_27_1549),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_ctrl_storage_full_11_1559),
    .I5(basesoc_ctrl_bus_errors[27]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT4 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT42  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_ctrl_storage_full_3_1629),
    .I3(basesoc_ctrl_storage_full_19_1554),
    .I4(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT41_8135 )
  );
  LUT4 #(
    .INIT ( 16'hFDFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT44  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(basesoc_ctrl_bus_errors[19]),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT43_8137 )
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT45  (
    .I0(basesoc_csrbankarray_csrbank1_sel),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT42_8136 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT43_8137 ),
    .I4(basesoc_ctrl_bus_errors[3]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT121 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'h22A800A822200020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT31  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_ctrl_storage_full_26_1550),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_ctrl_storage_full_10_1624),
    .I5(basesoc_ctrl_bus_errors[26]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT3 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT32  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_ctrl_storage_full_2_1562),
    .I3(basesoc_ctrl_storage_full_18_1621),
    .I4(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT31_8139 )
  );
  LUT4 #(
    .INIT ( 16'hFDFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT34  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(basesoc_ctrl_bus_errors[18]),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT33_8141 )
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT35  (
    .I0(basesoc_csrbankarray_csrbank1_sel),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT32_8140 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT33_8141 ),
    .I4(basesoc_ctrl_bus_errors[2]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT121 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'h22A800A822200020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT21  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_ctrl_storage_full_25_1618),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_ctrl_storage_full_9_1625),
    .I5(basesoc_ctrl_bus_errors[25]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT2 )
  );
  LUT5 #(
    .INIT ( 32'h55404040 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT22  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_ctrl_storage_full_1_1563),
    .I3(basesoc_ctrl_storage_full_17_1555),
    .I4(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT21_8143 )
  );
  LUT4 #(
    .INIT ( 16'hFDFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT24  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(basesoc_ctrl_bus_errors[17]),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT23_8145 )
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT25  (
    .I0(basesoc_csrbankarray_csrbank1_sel),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT22_8144 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT23_8145 ),
    .I4(basesoc_ctrl_bus_errors[1]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT121 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT<1> )
  );
  LUT4 #(
    .INIT ( 16'hFDFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT14  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(basesoc_ctrl_bus_errors[16]),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT13_8147 )
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT15  (
    .I0(basesoc_csrbankarray_csrbank1_sel),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT12 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT13_8147 ),
    .I4(basesoc_ctrl_bus_errors[0]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT121 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_timer0_zero_trigger_INV_214_o<31>1  (
    .I0(basesoc_timer0_value[13]),
    .I1(basesoc_timer0_value[12]),
    .I2(basesoc_timer0_value[14]),
    .I3(basesoc_timer0_value[15]),
    .I4(basesoc_timer0_value[16]),
    .I5(basesoc_timer0_value[17]),
    .O(basesoc_timer0_zero_trigger_INV_214_o_11[31])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_timer0_zero_trigger_INV_214_o<31>2  (
    .I0(basesoc_timer0_value[19]),
    .I1(basesoc_timer0_value[18]),
    .I2(basesoc_timer0_value[20]),
    .I3(basesoc_timer0_value[21]),
    .I4(basesoc_timer0_value[22]),
    .I5(basesoc_timer0_value[23]),
    .O(\basesoc_timer0_zero_trigger_INV_214_o<31>1_8149 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_timer0_zero_trigger_INV_214_o<31>3  (
    .I0(basesoc_timer0_value[1]),
    .I1(basesoc_timer0_value[0]),
    .I2(basesoc_timer0_value[2]),
    .I3(basesoc_timer0_value[3]),
    .I4(basesoc_timer0_value[4]),
    .I5(basesoc_timer0_value[5]),
    .O(\basesoc_timer0_zero_trigger_INV_214_o<31>2_8150 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_timer0_zero_trigger_INV_214_o<31>4  (
    .I0(basesoc_timer0_value[7]),
    .I1(basesoc_timer0_value[6]),
    .I2(basesoc_timer0_value[8]),
    .I3(basesoc_timer0_value[9]),
    .I4(basesoc_timer0_value[10]),
    .I5(basesoc_timer0_value[11]),
    .O(\basesoc_timer0_zero_trigger_INV_214_o<31>3_8151 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_timer0_zero_trigger_INV_214_o<31>5  (
    .I0(basesoc_timer0_value[25]),
    .I1(basesoc_timer0_value[24]),
    .I2(basesoc_timer0_value[26]),
    .I3(basesoc_timer0_value[27]),
    .I4(basesoc_timer0_value[28]),
    .I5(basesoc_timer0_value[29]),
    .O(\basesoc_timer0_zero_trigger_INV_214_o<31>4_8152 )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \basesoc_timer0_zero_trigger_INV_214_o<31>6  (
    .I0(basesoc_timer0_value[31]),
    .I1(basesoc_timer0_value[30]),
    .O(\basesoc_timer0_zero_trigger_INV_214_o<31>5_8153 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \basesoc_timer0_zero_trigger_INV_214_o<31>7  (
    .I0(basesoc_timer0_zero_trigger_INV_214_o_11[31]),
    .I1(\basesoc_timer0_zero_trigger_INV_214_o<31>1_8149 ),
    .I2(\basesoc_timer0_zero_trigger_INV_214_o<31>2_8150 ),
    .I3(\basesoc_timer0_zero_trigger_INV_214_o<31>3_8151 ),
    .I4(\basesoc_timer0_zero_trigger_INV_214_o<31>4_8152 ),
    .I5(\basesoc_timer0_zero_trigger_INV_214_o<31>5_8153 ),
    .O(basesoc_timer0_zero_trigger_INV_214_o)
  );
  LUT6 #(
    .INIT ( 64'h2222222022222222 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT14  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT12 ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_timer0_load_storage_full_16_1810),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\basesoc_interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT13_8155 )
  );
  LUT5 #(
    .INIT ( 32'hAAA8AAAA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT15  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_timer0_value_status[8]),
    .I4(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT14_8156 )
  );
  LUT6 #(
    .INIT ( 64'hD800AAAAD8000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT16  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(basesoc_timer0_zero_pending_1647),
    .I2(basesoc_timer0_value_status[16]),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(basesoc_timer0_value_status[0]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT15_8157 )
  );
  LUT6 #(
    .INIT ( 64'h1555145405450444 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT17  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_timer0_zero_trigger_INV_214_o),
    .I4(basesoc_timer0_en_storage_full_1600),
    .I5(basesoc_timer0_value_status[24]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT16_8158 )
  );
  LUT5 #(
    .INIT ( 32'h55554440 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT18  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT14_8156 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT16_8158 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT15_8157 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT13_8155 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT17_8159 )
  );
  LUT4 #(
    .INIT ( 16'hAA80 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT19  (
    .I0(basesoc_csrbankarray_csrbank5_sel),
    .I1(basesoc_timer0_eventmanager_storage_full_1601),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT121 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT17_8159 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT<0> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT81  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_timer0_value_status[15]),
    .I2(basesoc_timer0_value_status[7]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT8 )
  );
  LUT6 #(
    .INIT ( 64'h6662262244400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT82  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_timer0_value_status[31]),
    .I4(basesoc_timer0_value_status[23]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT8 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT81_8161 )
  );
  LUT4 #(
    .INIT ( 16'hFEFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT86  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_timer0_load_storage_full_23_1803),
    .I3(\basesoc_interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT85_8163 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT87  (
    .I0(basesoc_csrbankarray_csrbank5_sel),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT85_8163 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT84 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT81_8161 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT<7> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT71  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_timer0_value_status[14]),
    .I2(basesoc_timer0_value_status[6]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT7 )
  );
  LUT6 #(
    .INIT ( 64'h6662262244400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT72  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_timer0_value_status[30]),
    .I4(basesoc_timer0_value_status[22]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT7 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT71_8165 )
  );
  LUT4 #(
    .INIT ( 16'hFEFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT76  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_timer0_load_storage_full_22_1804),
    .I3(\basesoc_interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT75_8167 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT77  (
    .I0(basesoc_csrbankarray_csrbank5_sel),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT75_8167 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT74 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT71_8165 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT<6> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT61  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_timer0_value_status[13]),
    .I2(basesoc_timer0_value_status[5]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT6 )
  );
  LUT6 #(
    .INIT ( 64'h6662262244400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT62  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_timer0_value_status[29]),
    .I4(basesoc_timer0_value_status[21]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT6 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT61_8169 )
  );
  LUT6 #(
    .INIT ( 64'hAA2AA2228A0A8000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT63  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_timer0_reload_storage_full[5]),
    .I4(basesoc_timer0_reload_storage_full_21_1837),
    .I5(basesoc_timer0_load_storage_full[5]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT62_8170 )
  );
  LUT6 #(
    .INIT ( 64'h5450141044400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT64  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_timer0_load_storage_full_13_1813),
    .I4(basesoc_timer0_reload_storage_full_13_1845),
    .I5(basesoc_timer0_reload_storage_full_29_1829),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT63_8171 )
  );
  LUT4 #(
    .INIT ( 16'hFEFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT66  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_timer0_load_storage_full_21_1805),
    .I3(\basesoc_interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT65_8173 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT67  (
    .I0(basesoc_csrbankarray_csrbank5_sel),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT65_8173 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT64_8172 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT61_8169 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT<5> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT51  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_timer0_value_status[12]),
    .I2(basesoc_timer0_value_status[4]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT5 )
  );
  LUT6 #(
    .INIT ( 64'h6662262244400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT52  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_timer0_value_status[28]),
    .I4(basesoc_timer0_value_status[20]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT5 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT51_8175 )
  );
  LUT6 #(
    .INIT ( 64'hAA2AA2228A0A8000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT53  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_timer0_reload_storage_full[4]),
    .I4(basesoc_timer0_reload_storage_full_20_1838),
    .I5(basesoc_timer0_load_storage_full[4]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT52_8176 )
  );
  LUT6 #(
    .INIT ( 64'h5450141044400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT54  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_timer0_load_storage_full_12_1814),
    .I4(basesoc_timer0_reload_storage_full_12_1846),
    .I5(basesoc_timer0_reload_storage_full_28_1830),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT53_8177 )
  );
  LUT4 #(
    .INIT ( 16'hFEFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT56  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_timer0_load_storage_full_20_1806),
    .I3(\basesoc_interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT55_8179 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT57  (
    .I0(basesoc_csrbankarray_csrbank5_sel),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT55_8179 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT54_8178 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT51_8175 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT<4> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT41  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_timer0_value_status[11]),
    .I2(basesoc_timer0_value_status[3]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT4 )
  );
  LUT6 #(
    .INIT ( 64'h6662262244400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT42  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_timer0_value_status[27]),
    .I4(basesoc_timer0_value_status[19]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT4 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT41_8181 )
  );
  LUT6 #(
    .INIT ( 64'hAA2AA2228A0A8000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT43  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_timer0_reload_storage_full[3]),
    .I4(basesoc_timer0_reload_storage_full_19_1839),
    .I5(basesoc_timer0_load_storage_full[3]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT42_8182 )
  );
  LUT6 #(
    .INIT ( 64'h5450141044400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT44  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_timer0_load_storage_full_11_1815),
    .I4(basesoc_timer0_reload_storage_full_11_1847),
    .I5(basesoc_timer0_reload_storage_full_27_1831),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT43_8183 )
  );
  LUT4 #(
    .INIT ( 16'hFEFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT46  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_timer0_load_storage_full_19_1807),
    .I3(\basesoc_interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT45_8185 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT47  (
    .I0(basesoc_csrbankarray_csrbank5_sel),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT45_8185 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT44_8184 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT41_8181 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT<3> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT31  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_timer0_value_status[10]),
    .I2(basesoc_timer0_value_status[2]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT3 )
  );
  LUT6 #(
    .INIT ( 64'h6662262244400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT32  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_timer0_value_status[26]),
    .I4(basesoc_timer0_value_status[18]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT3 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT31_8187 )
  );
  LUT6 #(
    .INIT ( 64'hAA2AA2228A0A8000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT33  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_timer0_reload_storage_full[2]),
    .I4(basesoc_timer0_reload_storage_full_18_1840),
    .I5(basesoc_timer0_load_storage_full[2]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT32_8188 )
  );
  LUT6 #(
    .INIT ( 64'h5450141044400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT34  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_timer0_load_storage_full_10_1816),
    .I4(basesoc_timer0_reload_storage_full_10_1848),
    .I5(basesoc_timer0_reload_storage_full_26_1832),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT33_8189 )
  );
  LUT4 #(
    .INIT ( 16'hFEFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT36  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_timer0_load_storage_full_18_1808),
    .I3(\basesoc_interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT35_8191 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT37  (
    .I0(basesoc_csrbankarray_csrbank5_sel),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT35_8191 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT34_8190 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT31_8187 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT21  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_timer0_value_status[9]),
    .I2(basesoc_timer0_value_status[1]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT2 )
  );
  LUT6 #(
    .INIT ( 64'h6662262244400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT22  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_timer0_value_status[25]),
    .I4(basesoc_timer0_value_status[17]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT2 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT21_8193 )
  );
  LUT6 #(
    .INIT ( 64'hAA2AA2228A0A8000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT23  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_timer0_reload_storage_full[1]),
    .I4(basesoc_timer0_reload_storage_full_17_1841),
    .I5(basesoc_timer0_load_storage_full[1]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT22_8194 )
  );
  LUT6 #(
    .INIT ( 64'h5450141044400400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT24  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_timer0_load_storage_full_9_1817),
    .I4(basesoc_timer0_reload_storage_full_9_1849),
    .I5(basesoc_timer0_reload_storage_full_25_1833),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT23_8195 )
  );
  LUT4 #(
    .INIT ( 16'hFEFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT26  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_timer0_load_storage_full_17_1809),
    .I3(\basesoc_interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT25_8197 )
  );
  LUT6 #(
    .INIT ( 64'h2220202002000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT27  (
    .I0(basesoc_csrbankarray_csrbank5_sel),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT25_8197 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT24_8196 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT21_8193 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \waittimer3_done<19>1  (
    .I0(waittimer3_count[1]),
    .I1(waittimer3_count[0]),
    .I2(waittimer3_count[2]),
    .I3(waittimer3_count[3]),
    .I4(waittimer3_count[4]),
    .I5(waittimer3_count[5]),
    .O(waittimer3_done_12[19])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \waittimer3_done<19>2  (
    .I0(waittimer3_count[7]),
    .I1(waittimer3_count[6]),
    .I2(waittimer3_count[8]),
    .I3(waittimer3_count[9]),
    .I4(waittimer3_count[10]),
    .I5(waittimer3_count[11]),
    .O(\waittimer3_done<19>1_8199 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \waittimer3_done<19>3  (
    .I0(waittimer3_count[13]),
    .I1(waittimer3_count[12]),
    .I2(waittimer3_count[14]),
    .I3(waittimer3_count[15]),
    .I4(waittimer3_count[16]),
    .I5(waittimer3_count[17]),
    .O(\waittimer3_done<19>2_8200 )
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  \waittimer3_done<19>4  (
    .I0(\waittimer3_done<19>2_8200 ),
    .I1(waittimer3_done_12[19]),
    .I2(waittimer3_count[19]),
    .I3(waittimer3_count[18]),
    .I4(\waittimer3_done<19>1_8199 ),
    .O(waittimer3_done)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \waittimer2_done<19>1  (
    .I0(waittimer2_count[1]),
    .I1(waittimer2_count[0]),
    .I2(waittimer2_count[2]),
    .I3(waittimer2_count[3]),
    .I4(waittimer2_count[4]),
    .I5(waittimer2_count[5]),
    .O(waittimer2_done_13[19])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \waittimer2_done<19>2  (
    .I0(waittimer2_count[7]),
    .I1(waittimer2_count[6]),
    .I2(waittimer2_count[8]),
    .I3(waittimer2_count[9]),
    .I4(waittimer2_count[10]),
    .I5(waittimer2_count[11]),
    .O(\waittimer2_done<19>1_8202 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \waittimer2_done<19>3  (
    .I0(waittimer2_count[13]),
    .I1(waittimer2_count[12]),
    .I2(waittimer2_count[14]),
    .I3(waittimer2_count[15]),
    .I4(waittimer2_count[16]),
    .I5(waittimer2_count[17]),
    .O(\waittimer2_done<19>2_8203 )
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  \waittimer2_done<19>4  (
    .I0(\waittimer2_done<19>2_8203 ),
    .I1(waittimer2_done_13[19]),
    .I2(waittimer2_count[19]),
    .I3(waittimer2_count[18]),
    .I4(\waittimer2_done<19>1_8202 ),
    .O(waittimer2_done)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \waittimer1_done<19>1  (
    .I0(waittimer1_count[1]),
    .I1(waittimer1_count[0]),
    .I2(waittimer1_count[2]),
    .I3(waittimer1_count[3]),
    .I4(waittimer1_count[4]),
    .I5(waittimer1_count[5]),
    .O(waittimer1_done_14[19])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \waittimer1_done<19>2  (
    .I0(waittimer1_count[7]),
    .I1(waittimer1_count[6]),
    .I2(waittimer1_count[8]),
    .I3(waittimer1_count[9]),
    .I4(waittimer1_count[10]),
    .I5(waittimer1_count[11]),
    .O(\waittimer1_done<19>1_8205 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \waittimer1_done<19>3  (
    .I0(waittimer1_count[13]),
    .I1(waittimer1_count[12]),
    .I2(waittimer1_count[14]),
    .I3(waittimer1_count[15]),
    .I4(waittimer1_count[16]),
    .I5(waittimer1_count[17]),
    .O(\waittimer1_done<19>2_8206 )
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  \waittimer1_done<19>4  (
    .I0(\waittimer1_done<19>2_8206 ),
    .I1(waittimer1_done_14[19]),
    .I2(waittimer1_count[19]),
    .I3(waittimer1_count[18]),
    .I4(\waittimer1_done<19>1_8205 ),
    .O(waittimer1_done)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \waittimer0_done<19>1  (
    .I0(waittimer0_count[1]),
    .I1(waittimer0_count[0]),
    .I2(waittimer0_count[2]),
    .I3(waittimer0_count[3]),
    .I4(waittimer0_count[4]),
    .I5(waittimer0_count[5]),
    .O(waittimer0_done_15[19])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \waittimer0_done<19>2  (
    .I0(waittimer0_count[7]),
    .I1(waittimer0_count[6]),
    .I2(waittimer0_count[8]),
    .I3(waittimer0_count[9]),
    .I4(waittimer0_count[10]),
    .I5(waittimer0_count[11]),
    .O(\waittimer0_done<19>1_8208 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \waittimer0_done<19>3  (
    .I0(waittimer0_count[13]),
    .I1(waittimer0_count[12]),
    .I2(waittimer0_count[14]),
    .I3(waittimer0_count[15]),
    .I4(waittimer0_count[16]),
    .I5(waittimer0_count[17]),
    .O(\waittimer0_done<19>2_8209 )
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  \waittimer0_done<19>4  (
    .I0(\waittimer0_done<19>2_8209 ),
    .I1(waittimer0_done_15[19]),
    .I2(waittimer0_count[19]),
    .I3(waittimer0_count[18]),
    .I4(\waittimer0_done<19>1_8208 ),
    .O(waittimer0_done)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \waittimer4_done<19>1  (
    .I0(waittimer4_count[1]),
    .I1(waittimer4_count[0]),
    .I2(waittimer4_count[2]),
    .I3(waittimer4_count[3]),
    .I4(waittimer4_count[4]),
    .I5(waittimer4_count[5]),
    .O(waittimer4_done_16[19])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \waittimer4_done<19>2  (
    .I0(waittimer4_count[7]),
    .I1(waittimer4_count[6]),
    .I2(waittimer4_count[8]),
    .I3(waittimer4_count[9]),
    .I4(waittimer4_count[10]),
    .I5(waittimer4_count[11]),
    .O(\waittimer4_done<19>1_8211 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \waittimer4_done<19>3  (
    .I0(waittimer4_count[13]),
    .I1(waittimer4_count[12]),
    .I2(waittimer4_count[14]),
    .I3(waittimer4_count[15]),
    .I4(waittimer4_count[16]),
    .I5(waittimer4_count[17]),
    .O(\waittimer4_done<19>2_8212 )
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  \waittimer4_done<19>4  (
    .I0(\waittimer4_done<19>2_8212 ),
    .I1(waittimer4_done_16[19]),
    .I2(waittimer4_count[19]),
    .I3(waittimer4_count[18]),
    .I4(\waittimer4_done<19>1_8211 ),
    .O(waittimer4_done)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT701  (
    .I0(_n6867),
    .I1(basesoc_sdram_phaseinjector1_status[14]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT70 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT702  (
    .I0(_n6816),
    .I1(basesoc_sdram_phaseinjector0_wrdata_storage_full_14_1740),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT702_8214 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT703  (
    .I0(basesoc_sdram_phaseinjector0_status[6]),
    .I1(_n6831),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT703_8215 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT704  (
    .I0(basesoc_sdram_bandwidth_nreads_status[22]),
    .I1(\_n6876<5>1_FRB_4455 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT704_8216 )
  );
  LUT6 #(
    .INIT ( 64'h00000000AAAAF0CC ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT706  (
    .I0(basesoc_sdram_bandwidth_nreads_status[14]),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT705_FRB_8217 ),
    .I2(basesoc_sdram_bandwidth_nreads_status[6]),
    .I3(\_n6882<5>1_FRB_4428 ),
    .I4(\_n6879<5>1_FRB_4453 ),
    .I5(\_n6876<5>1_FRB_4455 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT706_8218 )
  );
  LUT6 #(
    .INIT ( 64'hAACFAACFAACFAAC0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT707  (
    .I0(basesoc_sdram_bandwidth_nwrites_status[14]),
    .I1(basesoc_sdram_bandwidth_nwrites_status[6]),
    .I2(\_n6891<5>1_FRB_4454 ),
    .I3(\_n6888<5>1_FRB_4413 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT704_8216 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT706_8218 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT707_8219 )
  );
  LUT6 #(
    .INIT ( 64'h0000CCAF0000CCA0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT708  (
    .I0(basesoc_sdram_bandwidth_nwrites_status[22]),
    .I1(basesoc_sdram_phaseinjector0_address_storage_full[6]),
    .I2(\_n6885<5>1_FRB_4430 ),
    .I3(_n68041_FRB_4432),
    .I4(_n6831),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT707_8219 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT708_8220 )
  );
  LUT6 #(
    .INIT ( 64'hACAFACAFACAFACA0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT7014  (
    .I0(basesoc_sdram_phaseinjector1_status[30]),
    .I1(basesoc_sdram_phaseinjector1_status[22]),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT181 ),
    .I3(_n6864),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT70 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT7012 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT7013_8223 )
  );
  LUT6 #(
    .INIT ( 64'hFEFFBABB54551011 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT521  (
    .I0(_n6864),
    .I1(_n6867),
    .I2(basesoc_sdram_phaseinjector1_status[4]),
    .I3(_n6870),
    .I4(basesoc_sdram_phaseinjector1_status[12]),
    .I5(basesoc_sdram_phaseinjector1_status[20]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT52 )
  );
  LUT6 #(
    .INIT ( 64'hFEFFBABB54551011 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT522  (
    .I0(_n6843),
    .I1(_n6810),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_20_1734),
    .I3(_n6813),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_28_1726),
    .I5(basesoc_sdram_phaseinjector1_address_storage_full[4]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT521_8225 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCCF0F0AAFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT523  (
    .I0(basesoc_sdram_phaseinjector0_status[28]),
    .I1(basesoc_sdram_phaseinjector0_wrdata_storage_full_12_1742),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[4]),
    .I3(_n6822),
    .I4(_n6819),
    .I5(_n6816),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT522_8226 )
  );
  LUT6 #(
    .INIT ( 64'hAAAACCF0AAAACCFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT524  (
    .I0(basesoc_sdram_phaseinjector0_status[20]),
    .I1(basesoc_sdram_phaseinjector0_status[12]),
    .I2(basesoc_sdram_phaseinjector0_status[4]),
    .I3(_n6828),
    .I4(_n6825),
    .I5(_n6831),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT523_8227 )
  );
  LUT6 #(
    .INIT ( 64'hFBEAEAEA51404040 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT525  (
    .I0(\_n6876<5>1_FRB_4455 ),
    .I1(\_n6879<5>1_FRB_4453 ),
    .I2(basesoc_sdram_bandwidth_nreads_status[12]),
    .I3(\_n6882<5>1_FRB_4428 ),
    .I4(basesoc_sdram_bandwidth_nreads_status[4]),
    .I5(basesoc_sdram_bandwidth_nreads_status[20]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT524_8228 )
  );
  LUT4 #(
    .INIT ( 16'hFBEA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT526  (
    .I0(\_n6888<5>1_FRB_4413 ),
    .I1(\_n6891<5>1_FRB_4454 ),
    .I2(basesoc_sdram_bandwidth_nwrites_status[4]),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT524_8228 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT525_8229 )
  );
  LUT6 #(
    .INIT ( 64'hD0FF0000FFFFFFFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT529  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT142 ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT527 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT523_8227 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT152 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT522_8226 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT162 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT528_8231 )
  );
  LUT6 #(
    .INIT ( 64'hEF4FE545FFFFFFFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT5211  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector1_wrdata_storage_full[4]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector1_status[28]),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_12_1782),
    .I5(_n68521_4416),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT5210 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCA0AFCCCCA0A0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT5213  (
    .I0(basesoc_sdram_phaseinjector1_address_storage_full_12_1588),
    .I1(basesoc_sdram_phaseinjector1_command_storage_full[4]),
    .I2(_n6840),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT2111 ),
    .I4(_n6834),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT5211_8233 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT5212_8234 )
  );
  LUT6 #(
    .INIT ( 64'hFEFFBABB54551011 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT611  (
    .I0(_n6864),
    .I1(_n6867),
    .I2(basesoc_sdram_phaseinjector1_status[5]),
    .I3(_n6870),
    .I4(basesoc_sdram_phaseinjector1_status[13]),
    .I5(basesoc_sdram_phaseinjector1_status[21]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT61 )
  );
  LUT6 #(
    .INIT ( 64'hFEFFBABB54551011 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT612  (
    .I0(_n6843),
    .I1(_n6810),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_21_1733),
    .I3(_n6813),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_29_1725),
    .I5(basesoc_sdram_phaseinjector1_address_storage_full[5]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT611_8236 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCCF0F0AAFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT613  (
    .I0(basesoc_sdram_phaseinjector0_status[29]),
    .I1(basesoc_sdram_phaseinjector0_wrdata_storage_full_13_1741),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[5]),
    .I3(_n6822),
    .I4(_n6819),
    .I5(_n6816),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT612_8237 )
  );
  LUT6 #(
    .INIT ( 64'hAAAACCF0AAAACCFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT614  (
    .I0(basesoc_sdram_phaseinjector0_status[21]),
    .I1(basesoc_sdram_phaseinjector0_status[13]),
    .I2(basesoc_sdram_phaseinjector0_status[5]),
    .I3(_n6828),
    .I4(_n6825),
    .I5(_n6831),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT613_8238 )
  );
  LUT6 #(
    .INIT ( 64'hFBEAEAEA51404040 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT615  (
    .I0(\_n6876<5>1_FRB_4455 ),
    .I1(\_n6879<5>1_FRB_4453 ),
    .I2(basesoc_sdram_bandwidth_nreads_status[13]),
    .I3(\_n6882<5>1_FRB_4428 ),
    .I4(basesoc_sdram_bandwidth_nreads_status[5]),
    .I5(basesoc_sdram_bandwidth_nreads_status[21]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT614_8239 )
  );
  LUT4 #(
    .INIT ( 16'hFBEA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT616  (
    .I0(\_n6888<5>1_FRB_4413 ),
    .I1(\_n6891<5>1_FRB_4454 ),
    .I2(basesoc_sdram_bandwidth_nwrites_status[5]),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT614_8239 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT615_8240 )
  );
  LUT6 #(
    .INIT ( 64'hAA8AA88822022000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT618  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT616_8241 ),
    .I1(_n68041_FRB_4432),
    .I2(\_n6885<5>1_FRB_4430 ),
    .I3(basesoc_sdram_bandwidth_nwrites_status[21]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT615_8240 ),
    .I5(basesoc_sdram_phaseinjector0_address_storage_full[5]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT617_8242 )
  );
  LUT6 #(
    .INIT ( 64'hD0FF0000FFFFFFFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT619  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT142 ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT617_8242 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT613_8238 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT152 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT612_8237 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT162 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT618_8243 )
  );
  LUT5 #(
    .INIT ( 32'hF5757575 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT6110  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT182 ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT172 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT61 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT611_8236 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT618_8243 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT619_8244 )
  );
  LUT6 #(
    .INIT ( 64'hEF4FE545FFFFFFFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT6111  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(basesoc_sdram_phaseinjector1_wrdata_storage_full[5]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector1_status[29]),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_13_1781),
    .I5(_n68521_4416),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT6110_8245 )
  );
  LUT6 #(
    .INIT ( 64'hAACFAAC0AAC0AAC0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT6112  (
    .I0(basesoc_sdram_phaseinjector1_wrdata_storage_full_29_1765),
    .I1(basesoc_sdram_phaseinjector1_wrdata_storage_full_21_1773),
    .I2(_n6852),
    .I3(_n6849),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT6110_8245 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT619_8244 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT6111_8246 )
  );
  LUT6 #(
    .INIT ( 64'hAA030000AA000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT6113  (
    .I0(basesoc_sdram_phaseinjector1_command_storage_full[5]),
    .I1(_n6840),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT2111 ),
    .I3(_n6834),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT312 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT6111_8246 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT6112_8247 )
  );
  LUT5 #(
    .INIT ( 32'h22202020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT6114  (
    .I0(basesoc_csrbankarray_interface3_bank_bus_dat_r_5_BRB0_9339),
    .I1(basesoc_csrbankarray_interface3_bank_bus_dat_r_5_BRB1_9340),
    .I2(basesoc_csrbankarray_interface3_bank_bus_dat_r_5_BRB2_9341),
    .I3(basesoc_csrbankarray_interface3_bank_bus_dat_r_5_BRB3_9342),
    .I4(basesoc_csrbankarray_interface3_bank_bus_dat_r_5_BRB4_9343),
    .O(basesoc_csrbankarray_interface3_bank_bus_dat_r[5])
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT421  (
    .I0(_n6834),
    .I1(basesoc_sdram_phaseinjector1_command_storage_full[3]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT42 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT4211  (
    .I0(basesoc_sdram_bandwidth_nreads_status[3]),
    .I1(\_n6882<5>1_FRB_4428 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT4210_8256 )
  );
  LUT6 #(
    .INIT ( 64'hFEFCF0F000000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT4212  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT4210_8256 ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT429_8255 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT428_8254 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT110 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT132 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT142 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT4211_8257 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFBB00FFFFB800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT4215  (
    .I0(basesoc_sdram_phaseinjector1_address_storage_full_11_1589),
    .I1(_n6840),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT422_8250 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT311 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT421_8249 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT4213_8259 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT4214_8260 )
  );
  LUT4 #(
    .INIT ( 16'h8C80 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT4216  (
    .I0(basesoc_sdram_storage_full[3]),
    .I1(\basesoc_csrbankarray_csrbank3_sel<13>1_FRB_4452 ),
    .I2(_n6792),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT4214_8260 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT<3> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT321  (
    .I0(_n6834),
    .I1(basesoc_sdram_phaseinjector1_command_storage_full[2]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT32 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT3211  (
    .I0(basesoc_sdram_bandwidth_nreads_status[2]),
    .I1(\_n6882<5>1_FRB_4428 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT3210_8269 )
  );
  LUT6 #(
    .INIT ( 64'hFEFCF0F000000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT3212  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT3210_8269 ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT329_8268 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT328_8267 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT110 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT132 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT142 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT3211_8270 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFBB00FFFFB800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT3215  (
    .I0(basesoc_sdram_phaseinjector1_address_storage_full_10_1590),
    .I1(_n6840),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT322_8263 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT311 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT321_8262 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT3213_8272 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT3214_8273 )
  );
  LUT4 #(
    .INIT ( 16'h8C80 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT3216  (
    .I0(basesoc_sdram_storage_full[2]),
    .I1(\basesoc_csrbankarray_csrbank3_sel<13>1_FRB_4452 ),
    .I2(_n6792),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT3214_8273 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT<2> )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT229  (
    .I0(basesoc_sdram_bandwidth_nreads_status[1]),
    .I1(\_n6882<5>1_FRB_4428 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT228_8280 )
  );
  LUT6 #(
    .INIT ( 64'hFEFCF0F000000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT2210  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT228_8280 ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT227_8279 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT226_8278 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT110 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT132 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT142 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT229_8281 )
  );
  LUT6 #(
    .INIT ( 64'hAACFAACFAACFAAC0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT2213  (
    .I0(basesoc_sdram_phaseinjector1_command_storage_full[1]),
    .I1(basesoc_sdram_phaseinjector1_address_storage_full_9_1591),
    .I2(_n6840),
    .I3(_n6834),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT22 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT2211_8283 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT2212_8284 )
  );
  LUT5 #(
    .INIT ( 32'hAACFAAC0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT2214  (
    .I0(basesoc_sdram_phaseinjector0_address_storage_full_9_1578),
    .I1(basesoc_sdram_phaseinjector0_baddress_storage_full[1]),
    .I2(_n6807),
    .I3(_n6801),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT2212_8284 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT2213_8285 )
  );
  LUT6 #(
    .INIT ( 64'hA0C0A0F0A0C0A000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT2215  (
    .I0(basesoc_sdram_storage_full[1]),
    .I1(basesoc_sdram_phaseinjector0_command_storage_full[1]),
    .I2(\basesoc_csrbankarray_csrbank3_sel<13>1_FRB_4452 ),
    .I3(_n6792),
    .I4(_n6795),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT2213_8285 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT781  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_15_1779),
    .I3(basesoc_sdram_phaseinjector1_status[31]),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full[7]),
    .I5(basesoc_sdram_phaseinjector1_wrdata_storage_full_23_1771),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT78 )
  );
  LUT6 #(
    .INIT ( 64'hFEFFBABB54551011 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT782  (
    .I0(_n6843),
    .I1(_n6810),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full_23_1731),
    .I3(_n6813),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full_31_1723),
    .I5(basesoc_sdram_phaseinjector1_address_storage_full[7]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT781_8287 )
  );
  LUT6 #(
    .INIT ( 64'hFEFFBABB54551011 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT783  (
    .I0(_n6816),
    .I1(_n6819),
    .I2(basesoc_sdram_phaseinjector0_status[31]),
    .I3(_n6822),
    .I4(basesoc_sdram_phaseinjector0_wrdata_storage_full[7]),
    .I5(basesoc_sdram_phaseinjector0_wrdata_storage_full_15_1739),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT782_8288 )
  );
  LUT6 #(
    .INIT ( 64'hFEFFBABB54551011 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT784  (
    .I0(_n6825),
    .I1(_n6828),
    .I2(basesoc_sdram_phaseinjector0_status[7]),
    .I3(_n6831),
    .I4(basesoc_sdram_phaseinjector0_status[15]),
    .I5(basesoc_sdram_phaseinjector0_status[23]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT783_8289 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT785  (
    .I0(\_n6876<5>1_FRB_4455 ),
    .I1(\_n6879<5>1_FRB_4453 ),
    .I2(basesoc_sdram_bandwidth_nreads_status[15]),
    .I3(basesoc_sdram_bandwidth_nreads_status[7]),
    .I4(basesoc_sdram_bandwidth_nreads_status[23]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT784_8290 )
  );
  LUT6 #(
    .INIT ( 64'hEFEFAAEFEFAAAAAA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT786  (
    .I0(\_n6888<5>1_FRB_4413 ),
    .I1(\_n6882<5>1_FRB_4428 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT110 ),
    .I3(\_n6891<5>1_FRB_4454 ),
    .I4(basesoc_sdram_bandwidth_nwrites_status[7]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT784_8290 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT785_8291 )
  );
  LUT6 #(
    .INIT ( 64'h8808AAAAFFFFFFFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT789  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT782_8288 ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT783_8289 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT142 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT787 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT152 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT162 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT788_8293 )
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT119  (
    .I0(basesoc_sdram_bandwidth_nreads_status[0]),
    .I1(\_n6882<5>1_FRB_4428 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT118_8300 )
  );
  LUT6 #(
    .INIT ( 64'hFEFCF0F000000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT1110  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT118_8300 ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT117_8299 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT116_8298 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT110 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT132 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT142 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT119_8301 )
  );
  LUT6 #(
    .INIT ( 64'hAACFAACFAACFAAC0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT1113  (
    .I0(basesoc_sdram_phaseinjector1_command_storage_full[0]),
    .I1(basesoc_sdram_phaseinjector1_address_storage_full_8_1592),
    .I2(_n6840),
    .I3(_n6834),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT11 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT1111_8303 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT1112_8304 )
  );
  LUT5 #(
    .INIT ( 32'hAACFAAC0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT1114  (
    .I0(basesoc_sdram_phaseinjector0_address_storage_full_8_1579),
    .I1(basesoc_sdram_phaseinjector0_baddress_storage_full[0]),
    .I2(_n6807),
    .I3(_n6801),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT1112_8304 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT1113_8305 )
  );
  LUT6 #(
    .INIT ( 64'hC088C0CCC088C000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT1115  (
    .I0(basesoc_sdram_phaseinjector0_command_storage_full[0]),
    .I1(\basesoc_csrbankarray_csrbank3_sel<13>1_FRB_4452 ),
    .I2(basesoc_sdram_storage_full[0]),
    .I3(_n6792),
    .I4(_n6795),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT1113_8305 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'h0E5E0454 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1327_OUT21  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(memdat_3[0]),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_uart_rx_fifo_readable_1646),
    .I4(basesoc_uart_tx_pending_1643),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1327_OUT2 )
  );
  LUT6 #(
    .INIT ( 64'h7F775D552A220800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1327_OUT22  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_uart_eventmanager_storage_full[0]),
    .I4(basesoc_uart_tx_trigger),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1327_OUT2 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1327_OUT21_8307 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  \basesoc_sdram_timer_done<9>_SW0  (
    .I0(basesoc_sdram_timer_count[3]),
    .I1(basesoc_sdram_timer_count[8]),
    .I2(basesoc_sdram_timer_count[4]),
    .I3(basesoc_sdram_timer_count[9]),
    .I4(basesoc_sdram_timer_count[5]),
    .O(N810)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_sdram_timer_done<9>  (
    .I0(basesoc_sdram_timer_count[1]),
    .I1(basesoc_sdram_timer_count[0]),
    .I2(basesoc_sdram_timer_count[2]),
    .I3(basesoc_sdram_timer_count[7]),
    .I4(basesoc_sdram_timer_count[6]),
    .I5(N810),
    .O(basesoc_sdram_timer_done)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_545_o_SW0 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_983),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd2_984),
    .I2(\bankmachine2_state<2>_mmx_out1 ),
    .I3(\bankmachine3_state<2>_mmx_out1 ),
    .I4(\bankmachine1_state<2>_mmx_out1 ),
    .I5(\bankmachine0_state<2>_mmx_out1 ),
    .O(N106)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_we_AND_543_o_SW0 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd1_981),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd2),
    .I2(\bankmachine2_state<2>_mmx_out1 ),
    .I3(\bankmachine3_state<2>_mmx_out1 ),
    .I4(\bankmachine1_state<2>_mmx_out1 ),
    .I5(\bankmachine0_state<2>_mmx_out1 ),
    .O(N121)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_539_o_SW0 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_983),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd2_984),
    .I2(\bankmachine2_state<2>_mmx_out ),
    .I3(\bankmachine3_state<2>_mmx_out ),
    .I4(\bankmachine1_state<2>_mmx_out ),
    .I5(\bankmachine0_state<2>_mmx_out ),
    .O(N1410)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_ras_AND_537_o_SW0 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd1_981),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd2),
    .I2(\bankmachine2_state<2>_mmx_out ),
    .I3(\bankmachine3_state<2>_mmx_out ),
    .I4(\bankmachine1_state<2>_mmx_out ),
    .I5(\bankmachine0_state<2>_mmx_out ),
    .O(N1610)
  );
  LUT5 #(
    .INIT ( 32'h10BA1010 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_533_o1 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_983),
    .I1(basesoc_sdram_cmd_valid_mmx_out2),
    .I2(_n4210),
    .I3(basesoc_sdram_cmd_valid_mmx_out4),
    .I4(_n4332),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_533_o1_8313)
  );
  LUT5 #(
    .INIT ( 32'h10BA1010 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_533_o2 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_983),
    .I1(basesoc_sdram_cmd_valid_mmx_out1),
    .I2(_n4286),
    .I3(basesoc_sdram_cmd_valid_mmx_out3),
    .I4(_n4222),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_533_o2_8314)
  );
  LUT5 #(
    .INIT ( 32'h10BA1010 ))
  basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_cas_AND_531_o1 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd1_981),
    .I1(basesoc_sdram_cmd_valid_mmx_out2),
    .I2(_n4210),
    .I3(basesoc_sdram_cmd_valid_mmx_out4),
    .I4(_n4332),
    .O(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_cas_AND_531_o1_8315)
  );
  LUT5 #(
    .INIT ( 32'h10BA1010 ))
  basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_cas_AND_531_o2 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd1_981),
    .I1(basesoc_sdram_cmd_valid_mmx_out1),
    .I2(_n4286),
    .I3(basesoc_sdram_cmd_valid_mmx_out3),
    .I4(_n4222),
    .O(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_cas_AND_531_o2_8316)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_array_muxed11112 (
    .I0(ddrphy_rddata_sr_3_BRB5_9523),
    .I1(ddrphy_rddata_sr_3_BRB16_9524),
    .I2(ddrphy_rddata_sr_3_BRB17_9525),
    .I3(ddrphy_rddata_sr_3_BRB18_9526),
    .I4(ddrphy_rddata_sr_3_BRB19_9527),
    .I5(ddrphy_rddata_sr_3_BRB20_9528),
    .O(N1035)
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  _n5408_inv1 (
    .I0(basesoc_ctrl_bus_errors[15]),
    .I1(basesoc_ctrl_bus_errors[16]),
    .I2(basesoc_ctrl_bus_errors[14]),
    .I3(basesoc_ctrl_bus_errors[13]),
    .I4(basesoc_ctrl_bus_errors[12]),
    .I5(basesoc_ctrl_bus_errors[11]),
    .O(_n5408_inv1_8318)
  );
  LUT3 #(
    .INIT ( 8'hDF ))
  _n5408_inv2 (
    .I0(basesoc_ctrl_bus_errors[0]),
    .I1(_n5408_inv1_8318),
    .I2(basesoc_ctrl_bus_errors[10]),
    .O(_n5408_inv2_8319)
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  _n5408_inv3 (
    .I0(basesoc_ctrl_bus_errors[26]),
    .I1(basesoc_ctrl_bus_errors[27]),
    .I2(basesoc_ctrl_bus_errors[25]),
    .I3(basesoc_ctrl_bus_errors[24]),
    .I4(basesoc_ctrl_bus_errors[23]),
    .I5(basesoc_ctrl_bus_errors[22]),
    .O(_n5408_inv3_8320)
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  _n5408_inv4 (
    .I0(basesoc_ctrl_bus_errors[20]),
    .I1(basesoc_ctrl_bus_errors[21]),
    .I2(basesoc_ctrl_bus_errors[1]),
    .I3(basesoc_ctrl_bus_errors[19]),
    .I4(basesoc_ctrl_bus_errors[18]),
    .I5(basesoc_ctrl_bus_errors[17]),
    .O(_n5408_inv4_8321)
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  _n5408_inv5 (
    .I0(basesoc_ctrl_bus_errors[8]),
    .I1(basesoc_ctrl_bus_errors[9]),
    .I2(basesoc_ctrl_bus_errors[7]),
    .I3(basesoc_ctrl_bus_errors[6]),
    .I4(basesoc_ctrl_bus_errors[5]),
    .I5(basesoc_ctrl_bus_errors[4]),
    .O(_n5408_inv5_8322)
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  _n5408_inv6 (
    .I0(basesoc_ctrl_bus_errors[31]),
    .I1(basesoc_ctrl_bus_errors[3]),
    .I2(basesoc_ctrl_bus_errors[30]),
    .I3(basesoc_ctrl_bus_errors[2]),
    .I4(basesoc_ctrl_bus_errors[29]),
    .I5(basesoc_ctrl_bus_errors[28]),
    .O(_n5408_inv6_8323)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAAAAA8 ))
  _n5408_inv7 (
    .I0(basesoc_done),
    .I1(_n5408_inv3_8320),
    .I2(_n5408_inv4_8321),
    .I3(_n5408_inv5_8322),
    .I4(_n5408_inv6_8323),
    .I5(_n5408_inv2_8319),
    .O(_n5408_inv)
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  Mmux_basesoc_shared_ack1_SW0 (
    .I0(cache_state_FSM_FFd2_3739),
    .I1(cache_state_FSM_FFd3_3738),
    .O(N201)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFEFFFFFEFE ))
  Mmux_basesoc_shared_ack1 (
    .I0(basesoc_sram_bus_ack_621),
    .I1(spiflash_bus_ack_1654),
    .I2(basesoc_bus_wishbone_ack_1036),
    .I3(N201),
    .I4(basesoc_done),
    .I5(\basesoc_tag_do_tag[20]_GND_1_o_equal_389_o ),
    .O(basesoc_shared_ack)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_done<19>1  (
    .I0(basesoc_count[1]),
    .I1(basesoc_count[0]),
    .I2(basesoc_count[2]),
    .I3(basesoc_count[3]),
    .I4(basesoc_count[4]),
    .I5(basesoc_count[5]),
    .O(basesoc_done_17[19])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_done<19>2  (
    .I0(basesoc_count[7]),
    .I1(basesoc_count[6]),
    .I2(basesoc_count[8]),
    .I3(basesoc_count[9]),
    .I4(basesoc_count[10]),
    .I5(basesoc_count[11]),
    .O(\basesoc_done<19>1_8326 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \basesoc_done<19>3  (
    .I0(basesoc_count[13]),
    .I1(basesoc_count[12]),
    .I2(basesoc_count[14]),
    .I3(basesoc_count[15]),
    .I4(basesoc_count[16]),
    .I5(basesoc_count[17]),
    .O(\basesoc_done<19>2_8327 )
  );
  LUT5 #(
    .INIT ( 32'h10000000 ))
  \basesoc_done<19>4  (
    .I0(basesoc_count[18]),
    .I1(basesoc_count[19]),
    .I2(\basesoc_done<19>1_8326 ),
    .I3(basesoc_done_17[19]),
    .I4(\basesoc_done<19>2_8327 ),
    .O(basesoc_done)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFDDD ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we11_SW0 (
    .I0(litedramwishbone2native_state_FSM_FFd3_2150),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I3(\n0405<3>1 ),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1234),
    .O(N2210)
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we11 (
    .I0(basesoc_sdram_bankmachine3_req_lock),
    .I1(\n0320<3>1 ),
    .I2(basesoc_sdram_bankmachine2_req_lock),
    .I3(rhs_array_muxed32[10]),
    .I4(N2210),
    .I5(rhs_array_muxed32[9]),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  basesoc_sdram_write_available_SW0 (
    .I0(basesoc_sdram_bankmachine2_cmd_valid),
    .I1(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine1_cmd_valid),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .O(N241)
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  basesoc_sdram_write_available (
    .I0(N241),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I2(basesoc_sdram_bankmachine0_cmd_valid),
    .I3(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I4(basesoc_sdram_bankmachine3_cmd_valid),
    .O(basesoc_sdram_write_available_4594)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  _n5472_inv1_SW0 (
    .I0(dna_cnt[3]),
    .I1(dna_cnt[2]),
    .O(N2810)
  );
  LUT6 #(
    .INIT ( 64'h222AAAAAAAAAAAAA ))
  _n5472_inv1 (
    .I0(dna_cnt[0]),
    .I1(dna_cnt[6]),
    .I2(dna_cnt[1]),
    .I3(N2810),
    .I4(dna_cnt[5]),
    .I5(dna_cnt[4]),
    .O(_n5472_inv)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Result<6>2_SW0  (
    .I0(dna_cnt[2]),
    .I1(dna_cnt[4]),
    .O(N301)
  );
  LUT6 #(
    .INIT ( 64'h6AAAAAAAAAAAAAAA ))
  \Result<6>2  (
    .I0(dna_cnt[6]),
    .I1(dna_cnt[1]),
    .I2(dna_cnt[0]),
    .I3(dna_cnt[5]),
    .I4(dna_cnt[3]),
    .I5(N301),
    .O(\Result<6>2_3197 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1330_OUT2_SW0  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_uart_phy_storage_full_25_1865),
    .I2(basesoc_uart_phy_storage_full_9_1612),
    .O(N3410)
  );
  LUT6 #(
    .INIT ( 64'hA2AAA22280888000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1330_OUT2  (
    .I0(basesoc_csrbankarray_csrbank7_sel),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_uart_phy_storage_full[1]),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_uart_phy_storage_full_17_1632),
    .I5(N3410),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1330_OUT<1> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1330_OUT3_SW0  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_uart_phy_storage_full_26_1864),
    .I2(basesoc_uart_phy_storage_full_10_1611),
    .O(N362)
  );
  LUT6 #(
    .INIT ( 64'hA2AAA22280888000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1330_OUT3  (
    .I0(basesoc_csrbankarray_csrbank7_sel),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_uart_phy_storage_full[2]),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_uart_phy_storage_full_18_1631),
    .I5(N362),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1330_OUT<2> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1330_OUT4_SW0  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_uart_phy_storage_full_27_1863),
    .I2(basesoc_uart_phy_storage_full_11_1635),
    .O(N381)
  );
  LUT6 #(
    .INIT ( 64'hA2AAA22280888000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1330_OUT4  (
    .I0(basesoc_csrbankarray_csrbank7_sel),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_uart_phy_storage_full[3]),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_uart_phy_storage_full_19_1630),
    .I5(N381),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1330_OUT<3> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1330_OUT5_SW0  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_uart_phy_storage_full_28_1862),
    .I2(basesoc_uart_phy_storage_full_12_1634),
    .O(N4010)
  );
  LUT6 #(
    .INIT ( 64'hA2AAA22280888000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1330_OUT5  (
    .I0(basesoc_csrbankarray_csrbank7_sel),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_uart_phy_storage_full[4]),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_uart_phy_storage_full_20_1607),
    .I5(N4010),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1330_OUT<4> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1330_OUT6_SW0  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_uart_phy_storage_full_29_1861),
    .I2(basesoc_uart_phy_storage_full_13_1610),
    .O(N426)
  );
  LUT6 #(
    .INIT ( 64'hA2AAA22280888000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1330_OUT6  (
    .I0(basesoc_csrbankarray_csrbank7_sel),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_uart_phy_storage_full[5]),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_uart_phy_storage_full_21_1606),
    .I5(N426),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1330_OUT<5> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1330_OUT7_SW0  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_uart_phy_storage_full_30_1860),
    .I2(basesoc_uart_phy_storage_full_14_1609),
    .O(N44)
  );
  LUT6 #(
    .INIT ( 64'hA2AAA22280888000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1330_OUT7  (
    .I0(basesoc_csrbankarray_csrbank7_sel),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_uart_phy_storage_full[6]),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_uart_phy_storage_full_22_1605),
    .I5(N44),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1330_OUT<6> )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1330_OUT8_SW0  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_uart_phy_storage_full_31_1859),
    .I2(basesoc_uart_phy_storage_full_15_1608),
    .O(N46)
  );
  LUT6 #(
    .INIT ( 64'hA2AAA22280888000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1330_OUT8  (
    .I0(basesoc_csrbankarray_csrbank7_sel),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_uart_phy_storage_full[7]),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_uart_phy_storage_full_23_1604),
    .I5(N46),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1330_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hB931FD75A820EC64 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1307_OUT81  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(xilinxmultiregimpl1_regs1[3]),
    .I3(eventsourceprocess3_pending_1651),
    .I4(waittimer3_done),
    .I5(leds_storage_full[3]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1307_OUT8 )
  );
  LUT6 #(
    .INIT ( 64'h222A222200080000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1307_OUT82  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(eventmanager_storage_full[3]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1307_OUT8 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1307_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'hB931FD75A820EC64 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1307_OUT61  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(xilinxmultiregimpl1_regs1[2]),
    .I3(eventsourceprocess2_pending_1650),
    .I4(waittimer2_done),
    .I5(leds_storage_full[2]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1307_OUT6 )
  );
  LUT6 #(
    .INIT ( 64'h222A222200080000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1307_OUT62  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(eventmanager_storage_full[2]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1307_OUT6 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1307_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hB931FD75A820EC64 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1307_OUT41  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(xilinxmultiregimpl1_regs1[1]),
    .I3(eventsourceprocess1_pending_1649),
    .I4(waittimer1_done),
    .I5(leds_storage_full[1]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1307_OUT4 )
  );
  LUT6 #(
    .INIT ( 64'h222A222200080000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1307_OUT42  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(eventmanager_storage_full[1]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1307_OUT4 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1307_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'hB931FD75A820EC64 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1307_OUT21  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(xilinxmultiregimpl1_regs1[0]),
    .I3(eventsourceprocess0_pending_1648),
    .I4(waittimer0_done),
    .I5(leds_storage_full[0]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1307_OUT2 )
  );
  LUT6 #(
    .INIT ( 64'h222A222200080000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1307_OUT22  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(eventmanager_storage_full[0]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1307_OUT2 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1307_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hB931FD75A820EC64 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1307_OUT101  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(xilinxmultiregimpl1_regs1[4]),
    .I3(eventsourceprocess4_pending_1652),
    .I4(waittimer4_done),
    .I5(leds_storage_full[4]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1307_OUT10 )
  );
  LUT6 #(
    .INIT ( 64'h222A222200080000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1307_OUT102  (
    .I0(basesoc_csrbankarray_csrbank0_sel),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(eventmanager_storage_full[4]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1307_OUT10 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface0_bank_bus_adr[2]_mux_1307_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'hD9C85140 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1327_OUT41  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_uart_rx_pending_1644),
    .I3(memdat_3[1]),
    .I4(basesoc_uart_eventmanager_storage_full[1]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1327_OUT4 )
  );
  LUT6 #(
    .INIT ( 64'h222A222200080000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1327_OUT42  (
    .I0(basesoc_csrbankarray_csrbank6_sel),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_uart_rx_fifo_readable_1646),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[0] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1327_OUT4 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1327_OUT<1> )
  );
  LUT6 #(
    .INIT ( 64'h91B3D5F780A2C4E6 ))
  Mmux_rhs_array_muxed01 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd1_981),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd2),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In41 ),
    .I3(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In3 ),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In31 ),
    .I5(N50),
    .O(rhs_array_muxed0)
  );
  LUT6 #(
    .INIT ( 64'h98BA1032DCFE5476 ))
  Mmux_rhs_array_muxed61 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_983),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd2_984),
    .I2(N52),
    .I3(\basesoc_sdram_choose_req_grant_FSM_FFd2-In3 ),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd2-In41_4603 ),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd1-In31 ),
    .O(rhs_array_muxed6)
  );
  LUT6 #(
    .INIT ( 64'hFFFF080008000800 ))
  roundrobin0_grant_roundrobin3_grant_OR_335_o_SW0 (
    .I0(new_master_rdata_valid3_BRB5_9517),
    .I1(new_master_rdata_valid3_BRB6_9518),
    .I2(new_master_rdata_valid3_BRB7_9519),
    .I3(new_master_rdata_valid3_BRB8_9520),
    .I4(new_master_rdata_valid3_BRB9_9521),
    .I5(new_master_rdata_valid3_BRB10_9522),
    .O(N1011)
  );
  LUT5 #(
    .INIT ( 32'hFFF2F2F2 ))
  roundrobin0_grant_roundrobin3_grant_OR_335_o (
    .I0(new_master_rdata_valid4_BRB0_9501),
    .I1(new_master_rdata_valid4_BRB1_9502),
    .I2(new_master_rdata_valid4_BRB2_9503),
    .I3(new_master_rdata_valid4_BRB3_9504),
    .I4(new_master_rdata_valid4_BRB4_9505),
    .O(new_master_rdata_valid4)
  );
  LUT6 #(
    .INIT ( 64'h0202020257020202 ))
  \cache_state_FSM_FFd3-In2  (
    .I0(cache_state_FSM_FFd3_3738),
    .I1(_n4067[21]),
    .I2(\basesoc_tag_do_tag[20]_GND_1_o_equal_389_o ),
    .I3(\cache_state_FSM_FFd3-In1 ),
    .I4(basesoc_slave_sel[3]),
    .I5(cache_state_FSM_FFd1_987),
    .O(\cache_state_FSM_FFd3-In2_8348 )
  );
  LUT5 #(
    .INIT ( 32'hBB3BAA08 ))
  \cache_state_FSM_FFd3-In3  (
    .I0(basesoc_ack),
    .I1(cache_state_FSM_FFd2_3739),
    .I2(cache_state_FSM_FFd3_3738),
    .I3(cache_state_FSM_FFd1_987),
    .I4(\cache_state_FSM_FFd3-In2_8348 ),
    .O(\cache_state_FSM_FFd3-In )
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  \multiplexer_state_FSM_FFd2-In1  (
    .I0(multiplexer_state_FSM_FFd2),
    .I1(basesoc_sdram_bankmachine0_twtpcon_ready_1656),
    .I2(bankmachine0_state_FSM_FFd2_970),
    .I3(basesoc_sdram_bankmachine1_twtpcon_ready_1658),
    .I4(basesoc_sdram_bankmachine2_twtpcon_ready_1660),
    .I5(basesoc_sdram_bankmachine3_twtpcon_ready_1662),
    .O(\multiplexer_state_FSM_FFd2-In1_8349 )
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  \multiplexer_state_FSM_FFd2-In2  (
    .I0(_n4318),
    .I1(bankmachine0_state_FSM_FFd1_969),
    .I2(bankmachine0_state_FSM_FFd3_971),
    .I3(_n4358),
    .I4(\multiplexer_state_FSM_FFd2-In1_8349 ),
    .I5(_n4522),
    .O(\multiplexer_state_FSM_FFd2-In2_8350 )
  );
  LUT3 #(
    .INIT ( 8'hDF ))
  \multiplexer_state_FSM_FFd2-In3  (
    .I0(refresher_state_FSM_FFd1_968),
    .I1(multiplexer_state_FSM_FFd1_985),
    .I2(basesoc_sdram_generator_done_846),
    .O(\multiplexer_state_FSM_FFd2-In3_8351 )
  );
  LUT5 #(
    .INIT ( 32'hFFFF7FFF ))
  \multiplexer_state_FSM_FFd1-In1_SW0  (
    .I0(basesoc_sdram_bankmachine3_twtpcon_ready_1662),
    .I1(basesoc_sdram_bankmachine0_twtpcon_ready_1656),
    .I2(basesoc_sdram_bankmachine2_twtpcon_ready_1660),
    .I3(basesoc_sdram_bankmachine1_twtpcon_ready_1658),
    .I4(bankmachine0_state_FSM_FFd3_971),
    .O(N56)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF7FFFFFFFFF ))
  \multiplexer_state_FSM_FFd1-In1  (
    .I0(_n4522),
    .I1(_n4358),
    .I2(_n4318),
    .I3(N56),
    .I4(bankmachine0_state_FSM_FFd2_970),
    .I5(bankmachine0_state_FSM_FFd1_969),
    .O(\multiplexer_state_FSM_FFd1-In1_4593 )
  );
  LUT6 #(
    .INIT ( 64'hCF23CF20FF23FF20 ))
  \bankmachine0_state_FSM_FFd3-In  (
    .I0(basesoc_sdram_bankmachine0_twtpcon_ready_1656),
    .I1(bankmachine0_state_FSM_FFd1_969),
    .I2(bankmachine0_state_FSM_FFd2_970),
    .I3(bankmachine0_state_FSM_FFd3_971),
    .I4(N58),
    .I5(basesoc_sdram_bankmachine0_cmd_ready),
    .O(\bankmachine0_state_FSM_FFd3-In_3891 )
  );
  LUT6 #(
    .INIT ( 64'hCF23CF20FF23FF20 ))
  \bankmachine1_state_FSM_FFd3-In  (
    .I0(basesoc_sdram_bankmachine1_twtpcon_ready_1658),
    .I1(bankmachine1_state_FSM_FFd1_972),
    .I2(bankmachine1_state_FSM_FFd2_973),
    .I3(bankmachine1_state_FSM_FFd3_974),
    .I4(N60),
    .I5(basesoc_sdram_bankmachine1_cmd_ready),
    .O(\bankmachine1_state_FSM_FFd3-In_3888 )
  );
  LUT6 #(
    .INIT ( 64'hCF23CF20FF23FF20 ))
  \bankmachine2_state_FSM_FFd3-In  (
    .I0(basesoc_sdram_bankmachine2_twtpcon_ready_1660),
    .I1(bankmachine2_state_FSM_FFd1_975),
    .I2(bankmachine2_state_FSM_FFd2_976),
    .I3(bankmachine2_state_FSM_FFd3_977),
    .I4(N62),
    .I5(basesoc_sdram_bankmachine2_cmd_ready),
    .O(\bankmachine2_state_FSM_FFd3-In_3894 )
  );
  LUT6 #(
    .INIT ( 64'hCF23CF20FF23FF20 ))
  \bankmachine3_state_FSM_FFd3-In  (
    .I0(basesoc_sdram_bankmachine3_twtpcon_ready_1662),
    .I1(bankmachine3_state_FSM_FFd1_978),
    .I2(bankmachine3_state_FSM_FFd2_979),
    .I3(bankmachine3_state_FSM_FFd3_980),
    .I4(N64),
    .I5(basesoc_sdram_bankmachine3_cmd_ready),
    .O(\bankmachine3_state_FSM_FFd3-In_3897 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFE00000000 ))
  \multiplexer_state_FSM_FFd1-In_SW0  (
    .I0(basesoc_sdram_time0[4]),
    .I1(basesoc_sdram_time0[3]),
    .I2(basesoc_sdram_time0[1]),
    .I3(basesoc_sdram_time0[2]),
    .I4(basesoc_sdram_time0[0]),
    .I5(basesoc_sdram_read_available_4595),
    .O(N66)
  );
  LUT6 #(
    .INIT ( 64'h4C4C4C4C4D4C4C4C ))
  \multiplexer_state_FSM_FFd1-In  (
    .I0(multiplexer_state_FSM_FFd3_2767),
    .I1(multiplexer_state_FSM_FFd1_985),
    .I2(multiplexer_state_FSM_FFd2),
    .I3(\multiplexer_state_FSM_FFd1-In1_4593 ),
    .I4(basesoc_sdram_write_available_4594),
    .I5(N66),
    .O(\multiplexer_state_FSM_FFd1-In_2766 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r110 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3733),
    .I2(N527),
    .I3(N591),
    .I4(N719),
    .I5(N655),
    .O(Mmux_basesoc_shared_dat_r1)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r111 (
    .I0(basesoc_bus_wishbone_dat_r[0]),
    .I1(basesoc_slave_sel_r[1]),
    .I2(basesoc_slave_sel_r[2]),
    .I3(spiflash_sr[0]),
    .O(Mmux_basesoc_shared_dat_r11)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r112 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r1),
    .I2(basesoc_done),
    .I3(Mmux_basesoc_shared_dat_r11),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[0]),
    .O(basesoc_shared_dat_r[0])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r121 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3733),
    .I2(N528),
    .I3(N592),
    .I4(N720),
    .I5(N656),
    .O(Mmux_basesoc_shared_dat_r12)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r122 (
    .I0(basesoc_bus_wishbone_dat_r[1]),
    .I1(basesoc_slave_sel_r[1]),
    .I2(basesoc_slave_sel_r[2]),
    .I3(spiflash_sr[1]),
    .O(Mmux_basesoc_shared_dat_r121_8365)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r123 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r12),
    .I2(basesoc_done),
    .I3(Mmux_basesoc_shared_dat_r121_8365),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[1]),
    .O(basesoc_shared_dat_r[1])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r231 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3733),
    .I2(N529),
    .I3(N593),
    .I4(N721),
    .I5(N657),
    .O(Mmux_basesoc_shared_dat_r23_8366)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r232 (
    .I0(basesoc_bus_wishbone_dat_r[2]),
    .I1(basesoc_slave_sel_r[1]),
    .I2(basesoc_slave_sel_r[2]),
    .I3(spiflash_sr[2]),
    .O(Mmux_basesoc_shared_dat_r231_8367)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r233 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r23_8366),
    .I2(basesoc_done),
    .I3(Mmux_basesoc_shared_dat_r231_8367),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[2]),
    .O(basesoc_shared_dat_r[2])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r261 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3733),
    .I2(N530),
    .I3(N594),
    .I4(N722),
    .I5(N658),
    .O(Mmux_basesoc_shared_dat_r26_8368)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r262 (
    .I0(basesoc_bus_wishbone_dat_r[3]),
    .I1(basesoc_slave_sel_r[1]),
    .I2(basesoc_slave_sel_r[2]),
    .I3(spiflash_sr[3]),
    .O(Mmux_basesoc_shared_dat_r261_8369)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r263 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r26_8368),
    .I2(basesoc_done),
    .I3(Mmux_basesoc_shared_dat_r261_8369),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[3]),
    .O(basesoc_shared_dat_r[3])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r23 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3733),
    .I2(N537),
    .I3(N601),
    .I4(N729),
    .I5(N665),
    .O(Mmux_basesoc_shared_dat_r2)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_basesoc_shared_dat_r26 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[10]),
    .O(Mmux_basesoc_shared_dat_r21)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r210 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r2),
    .I2(basesoc_done),
    .I3(Mmux_basesoc_shared_dat_r21),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[10]),
    .O(basesoc_shared_dat_r[10])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r33 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3733),
    .I2(N538),
    .I3(N602),
    .I4(N730),
    .I5(N666),
    .O(Mmux_basesoc_shared_dat_r3)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_basesoc_shared_dat_r34 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[11]),
    .O(Mmux_basesoc_shared_dat_r31)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r35 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r3),
    .I2(basesoc_done),
    .I3(Mmux_basesoc_shared_dat_r31),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[11]),
    .O(basesoc_shared_dat_r[11])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r41 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3733),
    .I2(N539),
    .I3(N603),
    .I4(N731),
    .I5(N667),
    .O(Mmux_basesoc_shared_dat_r4)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_basesoc_shared_dat_r42 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[12]),
    .O(Mmux_basesoc_shared_dat_r41_8375)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r43 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r4),
    .I2(basesoc_done),
    .I3(Mmux_basesoc_shared_dat_r41_8375),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[12]),
    .O(basesoc_shared_dat_r[12])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r51 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3733),
    .I2(N540),
    .I3(N604),
    .I4(N732),
    .I5(N668),
    .O(Mmux_basesoc_shared_dat_r5)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_basesoc_shared_dat_r52 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[13]),
    .O(Mmux_basesoc_shared_dat_r51_8377)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r53 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r5),
    .I2(basesoc_done),
    .I3(Mmux_basesoc_shared_dat_r51_8377),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[13]),
    .O(basesoc_shared_dat_r[13])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r271 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3733),
    .I2(N531),
    .I3(N595),
    .I4(N723),
    .I5(N659),
    .O(Mmux_basesoc_shared_dat_r27)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r272 (
    .I0(basesoc_bus_wishbone_dat_r[4]),
    .I1(basesoc_slave_sel_r[1]),
    .I2(basesoc_slave_sel_r[2]),
    .I3(spiflash_sr[4]),
    .O(Mmux_basesoc_shared_dat_r271_8379)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r273 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r27),
    .I2(basesoc_done),
    .I3(Mmux_basesoc_shared_dat_r271_8379),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[4]),
    .O(basesoc_shared_dat_r[4])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r113 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3733),
    .I2(N546),
    .I3(N610),
    .I4(N738),
    .I5(N674),
    .O(Mmux_basesoc_shared_dat_r111_8380)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_basesoc_shared_dat_r114 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[19]),
    .O(Mmux_basesoc_shared_dat_r112_8381)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r115 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r111_8380),
    .I2(basesoc_done),
    .I3(Mmux_basesoc_shared_dat_r112_8381),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[19]),
    .O(basesoc_shared_dat_r[19])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r131 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3733),
    .I2(N547),
    .I3(N611),
    .I4(N739),
    .I5(N675),
    .O(Mmux_basesoc_shared_dat_r13)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_basesoc_shared_dat_r132 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[20]),
    .O(Mmux_basesoc_shared_dat_r131_8383)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r133 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r13),
    .I2(basesoc_done),
    .I3(Mmux_basesoc_shared_dat_r131_8383),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[20]),
    .O(basesoc_shared_dat_r[20])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r141 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3733),
    .I2(N548),
    .I3(N612),
    .I4(N740),
    .I5(N676),
    .O(Mmux_basesoc_shared_dat_r14)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_basesoc_shared_dat_r142 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[21]),
    .O(Mmux_basesoc_shared_dat_r141_8385)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r143 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r14),
    .I2(basesoc_done),
    .I3(Mmux_basesoc_shared_dat_r141_8385),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[21]),
    .O(basesoc_shared_dat_r[21])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r151 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3733),
    .I2(N549),
    .I3(N613),
    .I4(N741),
    .I5(N677),
    .O(Mmux_basesoc_shared_dat_r15)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_basesoc_shared_dat_r152 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[22]),
    .O(Mmux_basesoc_shared_dat_r151_8387)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r153 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r15),
    .I2(basesoc_done),
    .I3(Mmux_basesoc_shared_dat_r151_8387),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[22]),
    .O(basesoc_shared_dat_r[22])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r61 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3733),
    .I2(N541),
    .I3(N605),
    .I4(N733),
    .I5(N669),
    .O(Mmux_basesoc_shared_dat_r6)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_basesoc_shared_dat_r62 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[14]),
    .O(Mmux_basesoc_shared_dat_r61_8389)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r63 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r6),
    .I2(basesoc_done),
    .I3(Mmux_basesoc_shared_dat_r61_8389),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[14]),
    .O(basesoc_shared_dat_r[14])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r161 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3733),
    .I2(N550),
    .I3(N614),
    .I4(N742),
    .I5(N678),
    .O(Mmux_basesoc_shared_dat_r16)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_basesoc_shared_dat_r162 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[23]),
    .O(Mmux_basesoc_shared_dat_r161_8391)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r163 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r16),
    .I2(basesoc_done),
    .I3(Mmux_basesoc_shared_dat_r161_8391),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[23]),
    .O(basesoc_shared_dat_r[23])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r171 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3733),
    .I2(N551),
    .I3(N615),
    .I4(N743),
    .I5(N679),
    .O(Mmux_basesoc_shared_dat_r17)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_basesoc_shared_dat_r172 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[24]),
    .O(Mmux_basesoc_shared_dat_r171_8393)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r173 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r17),
    .I2(basesoc_done),
    .I3(Mmux_basesoc_shared_dat_r171_8393),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[24]),
    .O(basesoc_shared_dat_r[24])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r181 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3733),
    .I2(N552),
    .I3(N616),
    .I4(N744),
    .I5(N680),
    .O(Mmux_basesoc_shared_dat_r18)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_basesoc_shared_dat_r182 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[25]),
    .O(Mmux_basesoc_shared_dat_r181_8395)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r183 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r18),
    .I2(basesoc_done),
    .I3(Mmux_basesoc_shared_dat_r181_8395),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[25]),
    .O(basesoc_shared_dat_r[25])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r191 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3733),
    .I2(N553),
    .I3(N617),
    .I4(N745),
    .I5(N681),
    .O(Mmux_basesoc_shared_dat_r19)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_basesoc_shared_dat_r192 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[26]),
    .O(Mmux_basesoc_shared_dat_r191_8397)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r193 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r19),
    .I2(basesoc_done),
    .I3(Mmux_basesoc_shared_dat_r191_8397),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[26]),
    .O(basesoc_shared_dat_r[26])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r201 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3733),
    .I2(N554),
    .I3(N618),
    .I4(N746),
    .I5(N682),
    .O(Mmux_basesoc_shared_dat_r20)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_basesoc_shared_dat_r202 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[27]),
    .O(Mmux_basesoc_shared_dat_r201_8399)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r203 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r20),
    .I2(basesoc_done),
    .I3(Mmux_basesoc_shared_dat_r201_8399),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[27]),
    .O(basesoc_shared_dat_r[27])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r281 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3733),
    .I2(N532),
    .I3(N596),
    .I4(N724),
    .I5(N660),
    .O(Mmux_basesoc_shared_dat_r28)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r282 (
    .I0(basesoc_bus_wishbone_dat_r[5]),
    .I1(basesoc_slave_sel_r[1]),
    .I2(basesoc_slave_sel_r[2]),
    .I3(spiflash_sr[5]),
    .O(Mmux_basesoc_shared_dat_r281_8401)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r283 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r28),
    .I2(basesoc_done),
    .I3(Mmux_basesoc_shared_dat_r281_8401),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[5]),
    .O(basesoc_shared_dat_r[5])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r211 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3733),
    .I2(N555),
    .I3(N619),
    .I4(N747),
    .I5(N683),
    .O(Mmux_basesoc_shared_dat_r211_8402)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_basesoc_shared_dat_r212 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[28]),
    .O(Mmux_basesoc_shared_dat_r212_8403)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r213 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r211_8402),
    .I2(basesoc_done),
    .I3(Mmux_basesoc_shared_dat_r212_8403),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[28]),
    .O(basesoc_shared_dat_r[28])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r221 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3733),
    .I2(N556),
    .I3(N620),
    .I4(N748),
    .I5(N684),
    .O(Mmux_basesoc_shared_dat_r22)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_basesoc_shared_dat_r222 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[29]),
    .O(Mmux_basesoc_shared_dat_r221_8405)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r223 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r22),
    .I2(basesoc_done),
    .I3(Mmux_basesoc_shared_dat_r221_8405),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[29]),
    .O(basesoc_shared_dat_r[29])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r241 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3733),
    .I2(N557),
    .I3(N621),
    .I4(N749),
    .I5(N685),
    .O(Mmux_basesoc_shared_dat_r24)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_basesoc_shared_dat_r242 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[30]),
    .O(Mmux_basesoc_shared_dat_r241_8407)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r243 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r24),
    .I2(basesoc_done),
    .I3(Mmux_basesoc_shared_dat_r241_8407),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[30]),
    .O(basesoc_shared_dat_r[30])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r251 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3733),
    .I2(N558),
    .I3(N622),
    .I4(N750),
    .I5(N686),
    .O(Mmux_basesoc_shared_dat_r25)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_basesoc_shared_dat_r252 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[31]),
    .O(Mmux_basesoc_shared_dat_r251_8409)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r253 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r25),
    .I2(basesoc_done),
    .I3(Mmux_basesoc_shared_dat_r251_8409),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[31]),
    .O(basesoc_shared_dat_r[31])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r71 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3733),
    .I2(N542),
    .I3(N606),
    .I4(N734),
    .I5(N670),
    .O(Mmux_basesoc_shared_dat_r7)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_basesoc_shared_dat_r72 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[15]),
    .O(Mmux_basesoc_shared_dat_r71_8411)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r73 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r7),
    .I2(basesoc_done),
    .I3(Mmux_basesoc_shared_dat_r71_8411),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[15]),
    .O(basesoc_shared_dat_r[15])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r291 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3733),
    .I2(N533),
    .I3(N597),
    .I4(N725),
    .I5(N661),
    .O(Mmux_basesoc_shared_dat_r29)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r292 (
    .I0(basesoc_bus_wishbone_dat_r[6]),
    .I1(basesoc_slave_sel_r[1]),
    .I2(basesoc_slave_sel_r[2]),
    .I3(spiflash_sr[6]),
    .O(Mmux_basesoc_shared_dat_r291_8413)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r293 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r29),
    .I2(basesoc_done),
    .I3(Mmux_basesoc_shared_dat_r291_8413),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[6]),
    .O(basesoc_shared_dat_r[6])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r301 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3733),
    .I2(N534),
    .I3(N598),
    .I4(N726),
    .I5(N662),
    .O(Mmux_basesoc_shared_dat_r30)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  Mmux_basesoc_shared_dat_r302 (
    .I0(basesoc_bus_wishbone_dat_r[7]),
    .I1(basesoc_slave_sel_r[1]),
    .I2(basesoc_slave_sel_r[2]),
    .I3(spiflash_sr[7]),
    .O(Mmux_basesoc_shared_dat_r301_8415)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r303 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r30),
    .I2(basesoc_done),
    .I3(Mmux_basesoc_shared_dat_r301_8415),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[7]),
    .O(basesoc_shared_dat_r[7])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r311 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3733),
    .I2(N535),
    .I3(N599),
    .I4(N727),
    .I5(N663),
    .O(Mmux_basesoc_shared_dat_r311_8416)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_basesoc_shared_dat_r312 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[8]),
    .O(Mmux_basesoc_shared_dat_r312_8417)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r313 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r311_8416),
    .I2(basesoc_done),
    .I3(Mmux_basesoc_shared_dat_r312_8417),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[8]),
    .O(basesoc_shared_dat_r[8])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r321 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3733),
    .I2(N536),
    .I3(N600),
    .I4(N728),
    .I5(N664),
    .O(Mmux_basesoc_shared_dat_r32)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_basesoc_shared_dat_r322 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[9]),
    .O(Mmux_basesoc_shared_dat_r321_8419)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r323 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r32),
    .I2(basesoc_done),
    .I3(Mmux_basesoc_shared_dat_r321_8419),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[9]),
    .O(basesoc_shared_dat_r[9])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r81 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3733),
    .I2(N543),
    .I3(N607),
    .I4(N735),
    .I5(N671),
    .O(Mmux_basesoc_shared_dat_r8)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_basesoc_shared_dat_r82 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[16]),
    .O(Mmux_basesoc_shared_dat_r81_8421)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r83 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r8),
    .I2(basesoc_done),
    .I3(Mmux_basesoc_shared_dat_r81_8421),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[16]),
    .O(basesoc_shared_dat_r[16])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r91 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3733),
    .I2(N544),
    .I3(N608),
    .I4(N736),
    .I5(N672),
    .O(Mmux_basesoc_shared_dat_r9)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_basesoc_shared_dat_r92 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[17]),
    .O(Mmux_basesoc_shared_dat_r91_8423)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r93 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r9),
    .I2(basesoc_done),
    .I3(Mmux_basesoc_shared_dat_r91_8423),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[17]),
    .O(basesoc_shared_dat_r[17])
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  Mmux_basesoc_shared_dat_r101 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(inst_LPM_FF_1_3733),
    .I2(N545),
    .I3(N609),
    .I4(N737),
    .I5(N673),
    .O(Mmux_basesoc_shared_dat_r10)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  Mmux_basesoc_shared_dat_r102 (
    .I0(basesoc_slave_sel_r[2]),
    .I1(spiflash_sr[18]),
    .O(Mmux_basesoc_shared_dat_r101_8425)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  Mmux_basesoc_shared_dat_r103 (
    .I0(basesoc_slave_sel_r[3]),
    .I1(Mmux_basesoc_shared_dat_r10),
    .I2(basesoc_done),
    .I3(Mmux_basesoc_shared_dat_r101_8425),
    .I4(basesoc_slave_sel_r[0]),
    .I5(basesoc_sram_bus_dat_r[18]),
    .O(basesoc_shared_dat_r[18])
  );
  LUT6 #(
    .INIT ( 64'h7FFFABBB7FFFEFFF ))
  Mmux_basesoc_sdram_bankmachine3_cmd_valid1 (
    .I0(bankmachine3_state_FSM_FFd1_978),
    .I1(bankmachine3_state_FSM_FFd3_980),
    .I2(basesoc_sdram_bankmachine3_row_hit),
    .I3(N68),
    .I4(bankmachine3_state_FSM_FFd2_979),
    .I5(basesoc_sdram_bankmachine3_twtpcon_ready_1662),
    .O(\bankmachine3_state<2>_mmx_out1 )
  );
  LUT6 #(
    .INIT ( 64'h7FFFABBB7FFFEFFF ))
  Mmux_basesoc_sdram_bankmachine1_cmd_valid1 (
    .I0(bankmachine1_state_FSM_FFd1_972),
    .I1(bankmachine1_state_FSM_FFd3_974),
    .I2(basesoc_sdram_bankmachine1_row_hit),
    .I3(N70),
    .I4(bankmachine1_state_FSM_FFd2_973),
    .I5(basesoc_sdram_bankmachine1_twtpcon_ready_1658),
    .O(\bankmachine1_state<2>_mmx_out1 )
  );
  LUT6 #(
    .INIT ( 64'h7FFFABBB7FFFEFFF ))
  Mmux_basesoc_sdram_bankmachine0_cmd_valid1 (
    .I0(bankmachine0_state_FSM_FFd1_969),
    .I1(bankmachine0_state_FSM_FFd3_971),
    .I2(basesoc_sdram_bankmachine0_row_hit),
    .I3(N72),
    .I4(bankmachine0_state_FSM_FFd2_970),
    .I5(basesoc_sdram_bankmachine0_twtpcon_ready_1656),
    .O(\bankmachine0_state<2>_mmx_out1 )
  );
  LUT6 #(
    .INIT ( 64'h7FFFABBB7FFFEFFF ))
  Mmux_basesoc_sdram_bankmachine2_cmd_valid1 (
    .I0(bankmachine2_state_FSM_FFd1_975),
    .I1(bankmachine2_state_FSM_FFd3_977),
    .I2(basesoc_sdram_bankmachine2_row_hit),
    .I3(N7410),
    .I4(bankmachine2_state_FSM_FFd2_976),
    .I5(basesoc_sdram_bankmachine2_twtpcon_ready_1660),
    .O(\bankmachine2_state<2>_mmx_out1 )
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  roundrobin0_grant_roundrobin3_grant_OR_332_o3 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_1321),
    .I1(basesoc_sdram_bankmachine2_row_opened_1659),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1320),
    .I3(basesoc_sdram_bankmachine2_row_hit),
    .I4(_n4222),
    .I5(basesoc_sdram_bankmachine2_cmd_ready),
    .O(roundrobin0_grant_roundrobin3_grant_OR_332_o4_8432)
  );
  LUT6 #(
    .INIT ( 64'hFBF3FBF3FBF3FAF0 ))
  roundrobin0_grant_roundrobin3_grant_OR_332_o4 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1364),
    .I1(basesoc_sdram_cmd_valid1_FRB_4507),
    .I2(roundrobin0_grant_roundrobin3_grant_OR_332_o2_8430),
    .I3(roundrobin0_grant_roundrobin3_grant_OR_332_o6),
    .I4(roundrobin0_grant_roundrobin3_grant_OR_332_o3_8431),
    .I5(roundrobin0_grant_roundrobin3_grant_OR_332_o4_8432),
    .O(roundrobin0_grant_roundrobin3_grant_OR_332_o)
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mmux_spiflash_counter[8]_GND_1_o_mux_1142_OUT5_SW0  (
    .I0(spiflash_counter[2]),
    .I1(spiflash_counter[0]),
    .O(N761)
  );
  LUT6 #(
    .INIT ( 64'h1010101001101010 ))
  \Mmux_spiflash_counter[8]_GND_1_o_mux_1142_OUT5  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1131_o ),
    .I1(\spiflash_counter[8]_PWR_1_o_equal_1137_o ),
    .I2(spiflash_counter[4]),
    .I3(spiflash_counter[1]),
    .I4(spiflash_counter[3]),
    .I5(N761),
    .O(\spiflash_counter[8]_GND_1_o_mux_1142_OUT<4> )
  );
  LUT3 #(
    .INIT ( 8'h7F ))
  \Mmux_spiflash_counter[8]_GND_1_o_mux_1142_OUT6_SW0  (
    .I0(spiflash_counter[4]),
    .I1(spiflash_counter[2]),
    .I2(spiflash_counter[0]),
    .O(N781)
  );
  LUT6 #(
    .INIT ( 64'h1010101001101010 ))
  \Mmux_spiflash_counter[8]_GND_1_o_mux_1142_OUT6  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1131_o ),
    .I1(\spiflash_counter[8]_PWR_1_o_equal_1137_o ),
    .I2(spiflash_counter[5]),
    .I3(spiflash_counter[1]),
    .I4(spiflash_counter[3]),
    .I5(N781),
    .O(\spiflash_counter[8]_GND_1_o_mux_1142_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'h2AAA2AAAFFFF2AAA ))
  \basesoc_sdram_choose_req_grant_FSM_FFd1-In1  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd1-In31 ),
    .I1(basesoc_sdram_bankmachine0_cmd_valid),
    .I2(basesoc_sdram_bankmachine0_cmd_payload_is_write_basesoc_sdram_choose_req_want_writes_equal_291_o1_4607),
    .I3(basesoc_sdram_bankmachine0_cmd_payload_is_read_basesoc_sdram_choose_req_want_reads_equal_290_o1_4608),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd2-In41_4603 ),
    .I5(basesoc_sdram_choose_req_grant_FSM_FFd2_984),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_8435 )
  );
  LUT6 #(
    .INIT ( 64'hA8AAA8AAFFFFA8AA ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In31 ),
    .I1(basesoc_sdram_bankmachine0_cmd_payload_is_read),
    .I2(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I3(basesoc_sdram_bankmachine0_cmd_valid),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In41 ),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd2),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_8437 )
  );
  LUT2 #(
    .INIT ( 4'hD ))
  basesoc_timer0_zero_clear_SW0 (
    .I0(basesoc_interface_dat_w[0]),
    .I1(\basesoc_interface_adr[4] ),
    .O(N801)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_timer0_zero_clear (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(N801),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(basesoc_csrbankarray_csrbank5_sel_basesoc_csrbankarray_interface5_bank_bus_we_AND_474_o),
    .O(basesoc_timer0_zero_clear_2326)
  );
  LUT6 #(
    .INIT ( 64'hAFAF2AAAAFAF7FFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1322_OUT1_SW0  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(spiflash_bitbang_storage_full[1]),
    .I2(spiflash_bitbang_en_storage_full_1599),
    .I3(spiflash_miso_IBUF_16),
    .I4(\basesoc_interface_adr[1] ),
    .I5(spiflash_bitbang_storage_full[0]),
    .O(N821)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \basesoc_csrcon_dat_r<0>1  (
    .I0(basesoc_csrbankarray_interface4_bank_bus_dat_r[0]),
    .I1(basesoc_csrbankarray_interface5_bank_bus_dat_r[0]),
    .I2(basesoc_csrbankarray_interface2_bank_bus_dat_r[0]),
    .I3(basesoc_csrbankarray_interface3_bank_bus_dat_r[0]),
    .I4(basesoc_csrbankarray_interface0_bank_bus_dat_r[0]),
    .I5(basesoc_csrbankarray_interface1_bank_bus_dat_r[0]),
    .O(\basesoc_csrcon_dat_r<0>1_8441 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF2AA8 ))
  \basesoc_csrcon_dat_r<0>2  (
    .I0(basesoc_csrbankarray_sel_r_905),
    .I1(memadr_1[2]),
    .I2(memadr_1[0]),
    .I3(memadr_1[1]),
    .I4(basesoc_csrbankarray_interface6_bank_bus_dat_r[0]),
    .I5(basesoc_csrbankarray_interface7_bank_bus_dat_r[0]),
    .O(\basesoc_csrcon_dat_r<0>2_8442 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \basesoc_csrcon_dat_r<0>3  (
    .I0(\basesoc_csrcon_dat_r<0>1_8441 ),
    .I1(\basesoc_csrcon_dat_r<0>2_8442 ),
    .O(basesoc_csrcon_dat_r[0])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \basesoc_csrcon_dat_r<4>_SW0  (
    .I0(basesoc_csrbankarray_interface1_bank_bus_dat_r[4]),
    .I1(basesoc_csrbankarray_interface5_bank_bus_dat_r[4]),
    .I2(basesoc_csrbankarray_interface3_bank_bus_dat_r[4]),
    .I3(basesoc_csrbankarray_interface0_bank_bus_dat_r[4]),
    .I4(basesoc_csrbankarray_interface7_bank_bus_dat_r[4]),
    .I5(basesoc_csrbankarray_interface6_bank_bus_dat_r[4]),
    .O(N841)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF0440 ))
  \basesoc_csrcon_dat_r<4>  (
    .I0(memadr_1[0]),
    .I1(basesoc_csrbankarray_sel_r_905),
    .I2(memadr_1[1]),
    .I3(memadr_1[2]),
    .I4(basesoc_csrbankarray_interface2_bank_bus_dat_r[4]),
    .I5(N841),
    .O(basesoc_csrcon_dat_r[4])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \basesoc_csrcon_dat_r<2>1  (
    .I0(basesoc_csrbankarray_interface4_bank_bus_dat_r[2]),
    .I1(basesoc_csrbankarray_interface5_bank_bus_dat_r[2]),
    .I2(basesoc_csrbankarray_interface2_bank_bus_dat_r[2]),
    .I3(basesoc_csrbankarray_interface3_bank_bus_dat_r[2]),
    .I4(basesoc_csrbankarray_interface0_bank_bus_dat_r[2]),
    .I5(basesoc_csrbankarray_interface1_bank_bus_dat_r[2]),
    .O(\basesoc_csrcon_dat_r<2>1_8444 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF0880 ))
  \basesoc_csrcon_dat_r<2>2  (
    .I0(basesoc_csrbankarray_sel_r_905),
    .I1(memadr_1[0]),
    .I2(memadr_1[1]),
    .I3(memadr_1[2]),
    .I4(basesoc_csrbankarray_interface6_bank_bus_dat_r[2]),
    .I5(basesoc_csrbankarray_interface7_bank_bus_dat_r[2]),
    .O(\basesoc_csrcon_dat_r<2>2_8445 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \basesoc_csrcon_dat_r<2>3  (
    .I0(\basesoc_csrcon_dat_r<2>1_8444 ),
    .I1(\basesoc_csrcon_dat_r<2>2_8445 ),
    .O(basesoc_csrcon_dat_r[2])
  );
  LUT5 #(
    .INIT ( 32'h64442000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT71  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[4] ),
    .I4(\basesoc_interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT7 )
  );
  LUT5 #(
    .INIT ( 32'h55550040 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT72  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(dna_status[46]),
    .I2(_n67981),
    .I3(\basesoc_interface_adr[4] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT7 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT71_8447 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT74  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(dna_status[22]),
    .I2(dna_status[6]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT73 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFBEAFFFF5140 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT75  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(dna_status[14]),
    .I3(dna_status[30]),
    .I4(\basesoc_interface_adr[5] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT73 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT74_8449 )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT78  (
    .I0(_n67952),
    .I1(\basesoc_interface_adr[5] ),
    .I2(dna_status[54]),
    .I3(_n6816),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT77_8452 )
  );
  LUT4 #(
    .INIT ( 16'hAAA8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT79  (
    .I0(basesoc_csrbankarray_csrbank2_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT112 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT77_8452 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT76 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT<6> )
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  ddrphy_wrdata_en_SW0 (
    .I0(basesoc_sdram_phaseinjector0_command_storage_full[4]),
    .I1(\basesoc_interface_adr[5] ),
    .I2(_n67981),
    .I3(\basesoc_interface_adr[4] ),
    .O(N881)
  );
  LUT6 #(
    .INIT ( 64'hEEEEECCC22222000 ))
  ddrphy_wrdata_en (
    .I0(basesoc_csrbankarray_csrbank3_sel_basesoc_csrbankarray_interface3_bank_bus_we_AND_384_o),
    .I1(basesoc_sdram_storage_full[0]),
    .I2(_n6837),
    .I3(basesoc_sdram_phaseinjector1_command_storage_full[4]),
    .I4(N881),
    .I5(new_master_wdata_ready_877),
    .O(ddrphy_wrdata_en_2397)
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  _n5495_inv_SW0 (
    .I0(basesoc_sdram_generator_counter[2]),
    .I1(basesoc_sdram_generator_counter[1]),
    .I2(basesoc_sdram_generator_counter[0]),
    .O(N961)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAAAAAEAA ))
  _n5495_inv (
    .I0(basesoc_sdram_generator_counter[3]),
    .I1(refresher_state_FSM_FFd2_967),
    .I2(multiplexer_state_FSM_FFd3_2767),
    .I3(multiplexer_state_FSM_FFd2),
    .I4(multiplexer_state_FSM_FFd1_985),
    .I5(N961),
    .O(_n5495_inv_2762)
  );
  LUT4 #(
    .INIT ( 16'h57F7 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT611_SW0  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[4] ),
    .O(N981)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF88808B83 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT611  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT75_8450 ),
    .I1(\basesoc_interface_adr[5] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(N981),
    .I5(\_n6879<5>1_FRB_4453 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT611_4395 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT32  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(dna_status[50]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT31_8457 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT33  (
    .I0(_n67952),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT31_8457 ),
    .I2(\_n6882<5>1_FRB_4428 ),
    .I3(_n68431),
    .I4(_n6801),
    .I5(dna_status[34]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT32_8458 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT34  (
    .I0(_n6807),
    .I1(dna_status[18]),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT3 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT32_8458 ),
    .I4(_n6810),
    .I5(dna_status[10]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT33_8459 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT81  (
    .I0(_n68041_FRB_4432),
    .I1(dna_status[31]),
    .I2(_n6858),
    .I3(_n6834),
    .I4(_n6801),
    .I5(dna_status[39]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT8 )
  );
  LUT5 #(
    .INIT ( 32'hFFEAEAEA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT82  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT8 ),
    .I1(_n6807),
    .I2(dna_status[23]),
    .I3(_n6810),
    .I4(dna_status[15]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT81_8461 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT83  (
    .I0(_n6795),
    .I1(dna_status[55]),
    .I2(_n6831),
    .I3(_n6837),
    .I4(_n6813),
    .I5(dna_status[7]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT82_8462 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF44445444 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT85  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT83_8463 ),
    .I2(dna_status[47]),
    .I3(_n67981),
    .I4(\basesoc_interface_adr[4] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT82_8462 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT84_8464 )
  );
  LUT3 #(
    .INIT ( 8'hA8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT86  (
    .I0(basesoc_csrbankarray_csrbank2_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT81_8461 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT84_8464 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT<7> )
  );
  LUT4 #(
    .INIT ( 16'hFEFF ))
  basesoc_port_cmd_ready1 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .O(basesoc_port_cmd_ready1_8465)
  );
  LUT6 #(
    .INIT ( 64'h0444377704440444 ))
  basesoc_port_cmd_ready2 (
    .I0(basesoc_sdram_bankmachine2_req_lock),
    .I1(rhs_array_muxed32[9]),
    .I2(\n0573<3>1 ),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I4(basesoc_sdram_bankmachine3_req_lock),
    .I5(basesoc_port_cmd_ready1_8465),
    .O(basesoc_port_cmd_ready2_8466)
  );
  LUT5 #(
    .INIT ( 32'h001F1F1F ))
  basesoc_port_cmd_ready3 (
    .I0(rhs_array_muxed32[10]),
    .I1(rhs_array_muxed32[9]),
    .I2(litedramwishbone2native_state_FSM_FFd3_2150),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .I4(\n0320<3>1 ),
    .O(basesoc_port_cmd_ready3_8467)
  );
  LUT5 #(
    .INIT ( 32'hFFF2F2F2 ))
  basesoc_port_cmd_ready5 (
    .I0(basesoc_port_cmd_ready3_8467),
    .I1(basesoc_sdram_interface_bank1_lock_basesoc_sdram_interface_bank3_lock_OR_263_o),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .I3(basesoc_port_cmd_ready4_4572),
    .I4(basesoc_port_cmd_ready2_8466),
    .O(basesoc_port_cmd_ready)
  );
  LUT2 #(
    .INIT ( 4'hD ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we11_SW0 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .O(N1001)
  );
  LUT6 #(
    .INIT ( 64'h000000FE00000000 ))
  litedramwishbone2native_state_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we11 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I2(N1001),
    .I3(basesoc_sdram_bankmachine3_req_lock),
    .I4(rhs_array_muxed32[9]),
    .I5(basesoc_port_cmd_ready4_4572),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT11  (
    .I0(_n6801),
    .I1(dna_status[32]),
    .I2(_n6819),
    .I3(\_n6825<5>1_4397 ),
    .I4(_n68041_FRB_4432),
    .I5(dna_status[24]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT1 )
  );
  LUT6 #(
    .INIT ( 64'h5555444044404440 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT12  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(_n67981),
    .I2(dna_status[40]),
    .I3(\basesoc_interface_adr[4] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT121 ),
    .I5(\basesoc_interface_adr[3] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT11_8470 )
  );
  LUT5 #(
    .INIT ( 32'h02020200 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT13  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT121 ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[5] ),
    .I4(dna_status[56]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT12_8471 )
  );
  LUT6 #(
    .INIT ( 64'hA8A0282088800800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT14  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT75_8450 ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(dna_status[16]),
    .I4(dna_status[0]),
    .I5(dna_status[8]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT13_8472 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT15  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT611_4395 ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT1 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT181 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT13_8472 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT12_8471 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT11_8470 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT14_8473 )
  );
  LUT5 #(
    .INIT ( 32'hAAAAA888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT16  (
    .I0(basesoc_csrbankarray_csrbank2_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT112 ),
    .I2(_n6795),
    .I3(dna_status[48]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT14_8473 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT<0> )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT52  (
    .I0(_n6849),
    .I1(_n6828),
    .I2(_n68041_FRB_4432),
    .I3(dna_status[28]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT51_8475 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT53  (
    .I0(_n6807),
    .I1(dna_status[20]),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT5 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT51_8475 ),
    .I4(_n6813),
    .I5(dna_status[4]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT52_8476 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT54  (
    .I0(_n67952),
    .I1(dna_status[52]),
    .I2(_n6870),
    .I3(_n68521_4416),
    .I4(_n6801),
    .I5(dna_status[36]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT53_8477 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFAAEA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT55  (
    .I0(_n6864),
    .I1(_n67981),
    .I2(dna_status[44]),
    .I3(\basesoc_interface_adr[4] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT53_8477 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT54_8478 )
  );
  LUT4 #(
    .INIT ( 16'hAAA8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT56  (
    .I0(basesoc_csrbankarray_csrbank2_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT211_4405 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT54_8478 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT52_8476 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'h28282828FF282828 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT63  (
    .I0(_n68521_4416),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(_n67981),
    .I4(dna_status[45]),
    .I5(\basesoc_interface_adr[4] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT62 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT64  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(dna_status[29]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT63_8481 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT65  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(dna_status[21]),
    .I3(dna_status[5]),
    .I4(dna_status[13]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT63_8481 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT64_8482 )
  );
  LUT3 #(
    .INIT ( 8'hA8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT67  (
    .I0(basesoc_csrbankarray_csrbank2_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT6 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT65_8483 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFF8FFF8FFF8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT41  (
    .I0(_n68041_FRB_4432),
    .I1(dna_status[27]),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT212 ),
    .I3(_n6819),
    .I4(_n6795),
    .I5(dna_status[51]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT4 )
  );
  LUT4 #(
    .INIT ( 16'h0080 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT42  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT41_8486 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF44445444 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT43  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT41_8486 ),
    .I2(dna_status[43]),
    .I3(_n67981),
    .I4(\basesoc_interface_adr[4] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT4 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT42_8487 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT46  (
    .I0(_n6810),
    .I1(dna_status[11]),
    .I2(_n6813),
    .I3(dna_status[3]),
    .I4(_n6807),
    .I5(dna_status[19]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT45_8489 )
  );
  LUT4 #(
    .INIT ( 16'hAAA8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT47  (
    .I0(basesoc_csrbankarray_csrbank2_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT44 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT45_8489 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT42_8487 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'h00040000E044E040 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT21  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(dna_status[49]),
    .I5(\basesoc_interface_adr[5] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT2 )
  );
  LUT6 #(
    .INIT ( 64'hEEEC6664AAA82220 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT22  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(dna_status[25]),
    .I4(dna_status[9]),
    .I5(dna_status[41]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT21_8491 )
  );
  LUT5 #(
    .INIT ( 32'h55550004 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT23  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT21_8491 ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT2 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT22_8492 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFEFEFE ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT25  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT212 ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT23_8493 ),
    .I2(_n6837),
    .I3(_n6801),
    .I4(dna_status[33]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT22_8492 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT24_8494 )
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT26  (
    .I0(_n6807),
    .I1(dna_status[17]),
    .I2(_n6813),
    .I3(dna_status[1]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT25_8495 )
  );
  LUT4 #(
    .INIT ( 16'hAAA8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT27  (
    .I0(basesoc_csrbankarray_csrbank2_sel),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT211_4405 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT25_8495 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT24_8494 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT<1> )
  );
  LUT4 #(
    .INIT ( 16'h8001 ))
  \VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_ready_SW0  (
    .I0(\VexRiscv/_zz_141_ [2]),
    .I1(\VexRiscv/_zz_214_ [2]),
    .I2(\VexRiscv/_zz_214_ [1]),
    .I3(\VexRiscv/_zz_214_ [0]),
    .O(N1041)
  );
  LUT6 #(
    .INIT ( 64'hCCF0AA0000000000 ))
  \VexRiscv/_n8821<3>1  (
    .I0(\VexRiscv/CsrPlugin_mcause_exceptionCode [3]),
    .I1(\VexRiscv/CsrPlugin_mtval [3]),
    .I2(\VexRiscv/CsrPlugin_mepc [3]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o<11>2 ),
    .O(\VexRiscv/_n8821_18 [3])
  );
  LUT6 #(
    .INIT ( 64'h4541050144400400 ))
  \VexRiscv/_n8821<3>2  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [22]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [26]),
    .I3(\VexRiscv/CsrPlugin_mie_MSIE_6632 ),
    .I4(\VexRiscv/CsrPlugin_mip_MSIP_7408 ),
    .I5(\VexRiscv/CsrPlugin_mstatus_MIE_6636 ),
    .O(\VexRiscv/_n8821<3>1_8498 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFBAAA3000 ))
  \VexRiscv/_n8821<3>3  (
    .I0(\VexRiscv/_zz_210_ [3]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I2(\VexRiscv/_n8821<3>1_8498 ),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o<11>1_4628 ),
    .I4(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_23_o_equal_657_o ),
    .I5(\VexRiscv/_n8821_18 [3]),
    .O(\VexRiscv/_n8821 )
  );
  LUT6 #(
    .INIT ( 64'h0101010000010000 ))
  \VexRiscv/_n8819<7>1  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [26]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [22]),
    .I4(\VexRiscv/CsrPlugin_mstatus_MPIE_6635 ),
    .I5(\VexRiscv/CsrPlugin_mie_MTIE_6633 ),
    .O(\VexRiscv/_n8819_19 [7])
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \VexRiscv/_n8819<7>2  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I2(\VexRiscv/CsrPlugin_mepc [7]),
    .I3(\VexRiscv/CsrPlugin_mtval [7]),
    .O(\VexRiscv/_n8819<7>1_8500 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEFAAAFCCCF000 ))
  \VexRiscv/_n8819<7>3  (
    .I0(\VexRiscv/_zz_210_ [7]),
    .I1(\VexRiscv/_n8819<7>1_8500 ),
    .I2(\VexRiscv/_n8819_19 [7]),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o<11>1_4628 ),
    .I4(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o<11>2 ),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_23_o_equal_657_o ),
    .O(\VexRiscv/_n8819 )
  );
  LUT5 #(
    .INIT ( 32'hAC000000 ))
  \VexRiscv/_n8817<11>1  (
    .I0(\VexRiscv/CsrPlugin_mtval [11]),
    .I1(\VexRiscv/CsrPlugin_mepc [11]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I4(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o<11>2 ),
    .O(\VexRiscv/_n8817<11>1_8501 )
  );
  LUT6 #(
    .INIT ( 64'h4541050144400400 ))
  \VexRiscv/_n8817<11>2  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [22]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [26]),
    .I3(\VexRiscv/CsrPlugin_mie_MEIE_6634 ),
    .I4(\VexRiscv/CsrPlugin_mip_MEIP_7450 ),
    .I5(\VexRiscv/CsrPlugin_mstatus_MPP [0]),
    .O(\VexRiscv/_n8817<11>2_8502 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFBAAA3000 ))
  \VexRiscv/_n8817<11>3  (
    .I0(\VexRiscv/_zz_210_ [11]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I2(\VexRiscv/_n8817<11>2_8502 ),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o<11>1_4628 ),
    .I4(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_23_o_equal_657_o ),
    .I5(\VexRiscv/_n8817<11>1_8501 ),
    .O(\VexRiscv/_n8817 [11])
  );
  LUT3 #(
    .INIT ( 8'h20 ))
  \VexRiscv/decode_arbitration_isStuck1  (
    .I0(\VexRiscv/memory_arbitration_isValid_1_9629 ),
    .I1(\VexRiscv/execute_to_memory_BYPASSABLE_MEMORY_STAGE_7083 ),
    .I2(\VexRiscv/execute_to_memory_REGFILE_WRITE_VALID_6789 ),
    .O(\VexRiscv/decode_arbitration_isStuck1_8503 )
  );
  LUT6 #(
    .INIT ( 64'hFF404040FF000000 ))
  \VexRiscv/decode_arbitration_isStuck2  (
    .I0(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_6883 ),
    .I1(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_6551 ),
    .I2(\VexRiscv/execute_arbitration_isValid_6599 ),
    .I3(\VexRiscv/decode_arbitration_isStuck1_8503 ),
    .I4(\VexRiscv/_zz_178_ ),
    .I5(\VexRiscv/_zz_180_5_9622 ),
    .O(\VexRiscv/decode_arbitration_isStuck2_8504 )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \VexRiscv/decode_arbitration_isStuck3  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [3]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .O(\VexRiscv/decode_arbitration_isStuck3_8505 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF11105555 ))
  \VexRiscv/decode_arbitration_isStuck4  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [2]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [14]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [12]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [13]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .I5(\VexRiscv/decode_arbitration_isStuck3_8505 ),
    .O(\VexRiscv/decode_arbitration_isStuck4_8506 )
  );
  LUT6 #(
    .INIT ( 64'hFF404040FF000000 ))
  \VexRiscv/decode_arbitration_isStuck6  (
    .I0(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_6883 ),
    .I1(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_6551 ),
    .I2(\VexRiscv/execute_arbitration_isValid_6599 ),
    .I3(\VexRiscv/decode_arbitration_isStuck1_8503 ),
    .I4(\VexRiscv/_zz_179_ ),
    .I5(\VexRiscv/_zz_181_5_9609 ),
    .O(\VexRiscv/decode_arbitration_isStuck6_8507 )
  );
  LUT4 #(
    .INIT ( 16'h0222 ))
  \VexRiscv/decode_arbitration_isStuck7  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [5]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [2]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .O(\VexRiscv/decode_arbitration_isStuck7_8508 )
  );
  LUT6 #(
    .INIT ( 64'hCCC8CC88C8C88888 ))
  \VexRiscv/decode_arbitration_isStuck8  (
    .I0(\VexRiscv/CsrPlugin_interrupt_valid_7407 ),
    .I1(\VexRiscv/decode_arbitration_isValid ),
    .I2(\VexRiscv/decode_arbitration_isStuck7_8508 ),
    .I3(\VexRiscv/decode_arbitration_isStuck4_8506 ),
    .I4(\VexRiscv/decode_arbitration_isStuck6_8507 ),
    .I5(\VexRiscv/decode_arbitration_isStuck2_8504 ),
    .O(\VexRiscv/decode_arbitration_isStuck8_8509 )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  \VexRiscv/decode_arbitration_isStuck10  (
    .I0(\VexRiscv/decode_arbitration_isStuck9_8510 ),
    .I1(\VexRiscv/decode_arbitration_isStuck8_8509 ),
    .I2(\VexRiscv/execute_arbitration_isStuck_4674 ),
    .O(\VexRiscv/decode_arbitration_isStuck )
  );
  LUT6 #(
    .INIT ( 64'hF7D5E6C4B391A280 ))
  \VexRiscv/Sh81  (
    .I0(\VexRiscv/_zz_167_ [4]),
    .I1(\VexRiscv/_zz_167_ [2]),
    .I2(\VexRiscv/Sh32 ),
    .I3(N1061),
    .I4(\VexRiscv/Sh441 ),
    .I5(\VexRiscv/Sh481 ),
    .O(\VexRiscv/Sh81_5266 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \VexRiscv/Sh80  (
    .I0(\VexRiscv/_zz_167_ [2]),
    .I1(\VexRiscv/_zz_167_ [4]),
    .I2(\VexRiscv/Sh471 ),
    .I3(\VexRiscv/Sh32 ),
    .I4(N108),
    .I5(\VexRiscv/Sh431 ),
    .O(\VexRiscv/Sh80_5267 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \VexRiscv/Sh79  (
    .I0(\VexRiscv/_zz_167_ [2]),
    .I1(\VexRiscv/_zz_167_ [4]),
    .I2(\VexRiscv/Sh461 ),
    .I3(\VexRiscv/Sh32 ),
    .I4(N110),
    .I5(\VexRiscv/Sh421 ),
    .O(\VexRiscv/Sh79_5268 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \VexRiscv/Sh78  (
    .I0(\VexRiscv/_zz_167_ [2]),
    .I1(\VexRiscv/_zz_167_ [4]),
    .I2(\VexRiscv/Sh451 ),
    .I3(\VexRiscv/Sh32 ),
    .I4(N112),
    .I5(\VexRiscv/Sh411 ),
    .O(\VexRiscv/Sh78_5269 )
  );
  LUT5 #(
    .INIT ( 32'hD1C0F3E2 ))
  \VexRiscv/Sh30  (
    .I0(\VexRiscv/_zz_167_ [0]),
    .I1(\VexRiscv/_zz_167_ [1]),
    .I2(\VexRiscv/Sh32 ),
    .I3(\VexRiscv/execute_FullBarrelShifterPlugin_reversed [30]),
    .I4(N114),
    .O(\VexRiscv/Sh30_4732 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \VexRiscv/Sh661  (
    .I0(\VexRiscv/_zz_167_ [1]),
    .I1(\VexRiscv/execute_SHIFT_CTRL[1]_GND_15_o_equal_581_o ),
    .I2(\VexRiscv/_zz_162_ [2]),
    .I3(\VexRiscv/_zz_162_ [29]),
    .I4(\VexRiscv/_zz_162_ [31]),
    .I5(\VexRiscv/_zz_162_ [0]),
    .O(\VexRiscv/Sh661_8516 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \VexRiscv/Sh662  (
    .I0(\VexRiscv/_zz_167_ [0]),
    .I1(\VexRiscv/_zz_167_ [3]),
    .I2(\VexRiscv/Sh110 ),
    .I3(\VexRiscv/Sh810 ),
    .I4(\VexRiscv/Sh710 ),
    .I5(\VexRiscv/Sh661_8516 ),
    .O(\VexRiscv/Sh662_8517 )
  );
  LUT6 #(
    .INIT ( 64'hFEBADC9876325410 ))
  \VexRiscv/Sh663  (
    .I0(\VexRiscv/_zz_167_ [4]),
    .I1(\VexRiscv/_zz_167_ [2]),
    .I2(\VexRiscv/Sh662_8517 ),
    .I3(\VexRiscv/Sh331 ),
    .I4(\VexRiscv/Sh451 ),
    .I5(\VexRiscv/Sh491 ),
    .O(\VexRiscv/Sh66 )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \VexRiscv/_n8817<12>1  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I2(\VexRiscv/CsrPlugin_mepc [12]),
    .I3(\VexRiscv/CsrPlugin_mtval [12]),
    .O(\VexRiscv/_n8817<12>1_8518 )
  );
  LUT6 #(
    .INIT ( 64'hFF02FF0002020000 ))
  \VexRiscv/_n8817<12>2  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [30]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [28]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [29]),
    .I3(\VexRiscv/_n8817<12>1_8518 ),
    .I4(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_23_o_equal_657_o<11>1_4692 ),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o<11>2 ),
    .O(\VexRiscv/_n8817<12>2_8519 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFECA0 ))
  \VexRiscv/_n8817<12>3  (
    .I0(\VexRiscv/CsrPlugin_mstatus_MPP [1]),
    .I1(\VexRiscv/_zz_210_ [12]),
    .I2(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_758_o ),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_23_o_equal_657_o ),
    .I4(\VexRiscv/_n8817<12>2_8519 ),
    .O(\VexRiscv/_n8817 [12])
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \VexRiscv/_n8814<25>1  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I2(\VexRiscv/CsrPlugin_mepc [25]),
    .I3(\VexRiscv/CsrPlugin_mtval [25]),
    .O(\VexRiscv/_n8814<25>1_8520 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF002000200020 ))
  \VexRiscv/_n8814<25>2  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [30]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [29]),
    .I2(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_23_o_equal_657_o<11>1_4692 ),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [28]),
    .I4(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o<11>2 ),
    .I5(\VexRiscv/_n8814<25>1_8520 ),
    .O(\VexRiscv/_n8814<25>2_8521 )
  );
  LUT6 #(
    .INIT ( 64'h02A252F207A757F7 ))
  \VexRiscv/Sh67_SW0  (
    .I0(\VexRiscv/_zz_167_ [0]),
    .I1(\VexRiscv/Sh111 ),
    .I2(\VexRiscv/_zz_167_ [3]),
    .I3(\VexRiscv/Sh102 ),
    .I4(\VexRiscv/Sh810 ),
    .I5(\VexRiscv/Sh110 ),
    .O(N118)
  );
  LUT6 #(
    .INIT ( 64'hF858A808FD5DAD0D ))
  \VexRiscv/Sh67  (
    .I0(\VexRiscv/_zz_167_ [2]),
    .I1(\VexRiscv/Sh341 ),
    .I2(\VexRiscv/_zz_167_ [4]),
    .I3(\VexRiscv/Sh501 ),
    .I4(\VexRiscv/Sh461 ),
    .I5(N118),
    .O(\VexRiscv/Sh67_5280 )
  );
  LUT6 #(
    .INIT ( 64'h02A252F207A757F7 ))
  \VexRiscv/Sh69_SW0  (
    .I0(\VexRiscv/_zz_167_ [0]),
    .I1(\VexRiscv/Sh321_4708 ),
    .I2(\VexRiscv/_zz_167_ [3]),
    .I3(\VexRiscv/Sh112 ),
    .I4(\VexRiscv/Sh101 ),
    .I5(\VexRiscv/Sh210 ),
    .O(N120)
  );
  LUT6 #(
    .INIT ( 64'hEA62FB73C840D951 ))
  \VexRiscv/Sh69  (
    .I0(\VexRiscv/_zz_167_ [4]),
    .I1(\VexRiscv/_zz_167_ [2]),
    .I2(\VexRiscv/Sh361 ),
    .I3(\VexRiscv/Sh521 ),
    .I4(N120),
    .I5(\VexRiscv/Sh481 ),
    .O(\VexRiscv/Sh69_5278 )
  );
  LUT6 #(
    .INIT ( 64'h02A252F207A757F7 ))
  \VexRiscv/Sh68_SW0  (
    .I0(\VexRiscv/_zz_167_ [0]),
    .I1(\VexRiscv/Sh210 ),
    .I2(\VexRiscv/_zz_167_ [3]),
    .I3(\VexRiscv/Sh101 ),
    .I4(\VexRiscv/Sh102 ),
    .I5(\VexRiscv/Sh111 ),
    .O(N122)
  );
  LUT6 #(
    .INIT ( 64'hF858A808FD5DAD0D ))
  \VexRiscv/Sh68  (
    .I0(\VexRiscv/_zz_167_ [4]),
    .I1(\VexRiscv/Sh471 ),
    .I2(\VexRiscv/_zz_167_ [2]),
    .I3(\VexRiscv/Sh511 ),
    .I4(\VexRiscv/Sh351 ),
    .I5(N122),
    .O(\VexRiscv/Sh68_5279 )
  );
  LUT3 #(
    .INIT ( 8'hBF ))
  \VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o<11>1_SW0  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [30]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [29]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [28]),
    .O(N124)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  \VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o<11>1  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [27]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [24]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [23]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [25]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I5(N124),
    .O(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o<11>1_4628 )
  );
  LUT4 #(
    .INIT ( 16'hFFDF ))
  \VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_23_o_equal_657_o<11>1_SW0  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [27]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [25]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [26]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .O(N126)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000100 ))
  \VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_23_o_equal_657_o<11>1  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [24]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [23]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [22]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I5(N126),
    .O(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_23_o_equal_657_o<11>1_4692 )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \VexRiscv/_n5427<1>1  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [21]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [12]),
    .O(\VexRiscv/_n5427_20 [1])
  );
  LUT6 #(
    .INIT ( 64'hCCCC0023CCCC0003 ))
  \VexRiscv/_n5427<1>2  (
    .I0(\VexRiscv/_n5427<1>11411_FRB_4672 ),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [5]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [14]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [13]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .I5(\VexRiscv/_n5427_20 [1]),
    .O(\VexRiscv/_n5427<1>1_8528 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000020000 ))
  \VexRiscv/_n5427<1>3  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [5]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [12]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [14]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [13]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .O(\VexRiscv/_n5427<1>2_8529 )
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  \VexRiscv/_n5427<1>6  (
    .I0(N4201),
    .I1(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[25] ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[30] ),
    .I3(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[14] ),
    .I4(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[13] ),
    .O(N5421)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \VexRiscv/_n5427<1>7  (
    .I0(N5411),
    .I1(N5391),
    .I2(N5401),
    .I3(\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [21]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[28] ),
    .I5(N5421),
    .O(N1109)
  );
  LUT5 #(
    .INIT ( 32'hFFFAEEEE ))
  \VexRiscv/_n5427<1>8  (
    .I0(\VexRiscv/_n5427<1>7_FRB_8531 ),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [14]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [12]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [13]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .O(\VexRiscv/_n5427<1>7_8532 )
  );
  LUT4 #(
    .INIT ( 16'h0145 ))
  \VexRiscv/_n5427<1>9  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[4] ),
    .I1(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[5] ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[6] ),
    .I3(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[14] ),
    .O(N1110)
  );
  LUT6 #(
    .INIT ( 64'h020202028A020707 ))
  \VexRiscv/_n5427<1>10  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[14] ),
    .I1(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[5] ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[6] ),
    .I3(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[4] ),
    .I4(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[12] ),
    .I5(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[25] ),
    .O(N1111)
  );
  LUT6 #(
    .INIT ( 64'h00000000AAAAAAEA ))
  \VexRiscv/_n5427<1>11  (
    .I0(\VexRiscv/_n5427<1>9_FRB_8533 ),
    .I1(\VexRiscv/_n5427<1>1331_FRB_4671 ),
    .I2(\VexRiscv/_n5427<1>10_FRB_8534 ),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [29]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [28]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [13]),
    .O(\VexRiscv/_n5427<1>10_8535 )
  );
  LUT2 #(
    .INIT ( 4'h1 ))
  \VexRiscv/_n5427<1>12  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [14]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .O(\VexRiscv/_n5427<1>11_8536 )
  );
  LUT6 #(
    .INIT ( 64'hFFA3FFA1FF03FF01 ))
  \VexRiscv/_n5427<1>13  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [5]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [12]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .I3(\VexRiscv/_n5427<1>10_8535 ),
    .I4(\VexRiscv/_n5427<1>11_8536 ),
    .I5(\VexRiscv/_n5427<1>7_8532 ),
    .O(\VexRiscv/_n5427<1>12_8537 )
  );
  LUT5 #(
    .INIT ( 32'h00008F0F ))
  \VexRiscv/_n5427<1>16  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [0]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [1]),
    .I2(\VexRiscv/decode_arbitration_isValid ),
    .I3(\VexRiscv/_n5427<1>14 ),
    .I4(\VexRiscv/IBusCachedPlugin_decodeExceptionPort_valid ),
    .O(\VexRiscv/_n5427 )
  );
  LUT6 #(
    .INIT ( 64'hF9FDF0F4090D0004 ))
  \VexRiscv/Mmux__zz_42_32  (
    .I0(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I2(\VexRiscv/_zz_244_ ),
    .I3(N128),
    .I4(\VexRiscv/execute_SrcPlugin_addSub[9] ),
    .I5(\VexRiscv/_n8818 [9]),
    .O(\VexRiscv/_zz_42_ [9])
  );
  LUT4 #(
    .INIT ( 16'h6D8A ))
  \VexRiscv/Mmux__zz_42_110  (
    .I0(\VexRiscv/_zz_167_ [0]),
    .I1(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/_zz_162_ [0]),
    .O(\VexRiscv/Mmux__zz_42_1 )
  );
  LUT4 #(
    .INIT ( 16'h9179 ))
  \VexRiscv/Mmux__zz_42_10_SW0  (
    .I0(\VexRiscv/_zz_167_ [18]),
    .I1(\VexRiscv/_zz_162_ [18]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .O(N130)
  );
  LUT6 #(
    .INIT ( 64'hF9FDF0F4090D0004 ))
  \VexRiscv/Mmux__zz_42_10  (
    .I0(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I2(\VexRiscv/_zz_244_ ),
    .I3(N130),
    .I4(\VexRiscv/execute_SrcPlugin_addSub[18] ),
    .I5(\VexRiscv/_n8814[18] ),
    .O(\VexRiscv/_zz_42_ [18])
  );
  LUT6 #(
    .INIT ( 64'hF9FDF0F4090D0004 ))
  \VexRiscv/Mmux__zz_42_2  (
    .I0(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I2(\VexRiscv/_zz_244_ ),
    .I3(N132),
    .I4(\VexRiscv/execute_SrcPlugin_addSub[10] ),
    .I5(\VexRiscv/_n8818 [10]),
    .O(\VexRiscv/_zz_42_ [10])
  );
  LUT4 #(
    .INIT ( 16'h9179 ))
  \VexRiscv/Mmux__zz_42_11_SW0  (
    .I0(\VexRiscv/_zz_167_ [19]),
    .I1(\VexRiscv/_zz_162_ [19]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .O(N134)
  );
  LUT6 #(
    .INIT ( 64'hF9FDF0F4090D0004 ))
  \VexRiscv/Mmux__zz_42_11  (
    .I0(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I2(\VexRiscv/_zz_244_ ),
    .I3(N134),
    .I4(\VexRiscv/execute_SrcPlugin_addSub[19] ),
    .I5(\VexRiscv/_n8814[19] ),
    .O(\VexRiscv/_zz_42_ [19])
  );
  LUT6 #(
    .INIT ( 64'hEAAEEAFE40044054 ))
  \VexRiscv/Mmux__zz_42_3  (
    .I0(\VexRiscv/_zz_244_ ),
    .I1(\VexRiscv/execute_SrcPlugin_addSub[11] ),
    .I2(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I3(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I4(N136),
    .I5(\VexRiscv/_n8817 [11]),
    .O(\VexRiscv/_zz_42_ [11])
  );
  LUT4 #(
    .INIT ( 16'h9179 ))
  \VexRiscv/Mmux__zz_42_12_SW0  (
    .I0(\VexRiscv/_zz_167_ [1]),
    .I1(\VexRiscv/_zz_162_ [1]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .O(N1381)
  );
  LUT6 #(
    .INIT ( 64'hEAAEEAFE40044054 ))
  \VexRiscv/Mmux__zz_42_12  (
    .I0(\VexRiscv/_zz_244_ ),
    .I1(\VexRiscv/execute_SrcPlugin_addSub[1] ),
    .I2(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I3(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I4(N1381),
    .I5(\VexRiscv/_n8822 [1]),
    .O(\VexRiscv/_zz_42_ [1])
  );
  LUT4 #(
    .INIT ( 16'h9179 ))
  \VexRiscv/Mmux__zz_42_4_SW0  (
    .I0(\VexRiscv/_zz_167_ [12]),
    .I1(\VexRiscv/_zz_162_ [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .O(N1401)
  );
  LUT6 #(
    .INIT ( 64'hEAAEEAFE40044054 ))
  \VexRiscv/Mmux__zz_42_4  (
    .I0(\VexRiscv/_zz_244_ ),
    .I1(\VexRiscv/execute_SrcPlugin_addSub[12] ),
    .I2(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I3(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I4(N1401),
    .I5(\VexRiscv/_n8817 [12]),
    .O(\VexRiscv/_zz_42_ [12])
  );
  LUT6 #(
    .INIT ( 64'hA0A0FFCCA0A000CC ))
  \VexRiscv/Mmux__zz_89_42  (
    .I0(\VexRiscv/memory_to_writeBack_MUL_LOW [12]),
    .I1(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [12]),
    .I2(\VexRiscv/Mmux__zz_89_2 ),
    .I3(\VexRiscv/_zz_260_ ),
    .I4(\VexRiscv/writeBack_arbitration_isValid_writeBack_IS_MUL_AND_712_o ),
    .I5(\VexRiscv/_n6056 [10]),
    .O(\VexRiscv/Mmux__zz_89_41 )
  );
  LUT6 #(
    .INIT ( 64'h888A8880DDDFDDD5 ))
  \VexRiscv/Mmux__zz_89_10  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_writeBack_IS_MUL_AND_712_o ),
    .I1(\VexRiscv/writeBack_MulPlugin_result [50]),
    .I2(\VexRiscv/memory_to_writeBack_INSTRUCTION[12] ),
    .I3(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I4(\VexRiscv/memory_to_writeBack_MUL_LOW [18]),
    .I5(N1421),
    .O(\VexRiscv/_zz_89_ [18])
  );
  LUT6 #(
    .INIT ( 64'hF9FDF0F4090D0004 ))
  \VexRiscv/Mmux__zz_42_30  (
    .I0(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I2(\VexRiscv/_zz_244_ ),
    .I3(N1441),
    .I4(\VexRiscv/execute_SrcPlugin_addSub[7] ),
    .I5(\VexRiscv/_n8819 ),
    .O(\VexRiscv/_zz_42_ [7])
  );
  LUT4 #(
    .INIT ( 16'h9179 ))
  \VexRiscv/Mmux__zz_42_13_SW0  (
    .I0(\VexRiscv/_zz_167_ [20]),
    .I1(\VexRiscv/_zz_162_ [20]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .O(N1461)
  );
  LUT6 #(
    .INIT ( 64'hF9FDF0F4090D0004 ))
  \VexRiscv/Mmux__zz_42_13  (
    .I0(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I2(\VexRiscv/_zz_244_ ),
    .I3(N1461),
    .I4(\VexRiscv/execute_SrcPlugin_addSub[20] ),
    .I5(\VexRiscv/_n8814[20] ),
    .O(\VexRiscv/_zz_42_ [20])
  );
  LUT6 #(
    .INIT ( 64'h888A8880DDDFDDD5 ))
  \VexRiscv/Mmux__zz_89_13  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_writeBack_IS_MUL_AND_712_o ),
    .I1(\VexRiscv/writeBack_MulPlugin_result [52]),
    .I2(\VexRiscv/memory_to_writeBack_INSTRUCTION[12] ),
    .I3(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I4(\VexRiscv/memory_to_writeBack_MUL_LOW [20]),
    .I5(N1481),
    .O(\VexRiscv/_zz_89_ [20])
  );
  LUT6 #(
    .INIT ( 64'h5454575454545454 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionValids_memory_CsrPlugin_exceptionPortCtrl_exceptionValids_execute_MUX_1581_o1  (
    .I0(N1501),
    .I1(\VexRiscv/dataCache_1__io_cpu_writeBack_haltIt ),
    .I2(\VexRiscv/memory_arbitration_haltItself ),
    .I3(\VexRiscv/execute_arbitration_removeIt_INV_529_o ),
    .I4(\VexRiscv/execute_arbitration_isStuck_4674 ),
    .I5(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute_7415 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValids_memory_CsrPlugin_exceptionPortCtrl_exceptionValids_execute_MUX_1581_o )
  );
  LUT4 #(
    .INIT ( 16'h9179 ))
  \VexRiscv/Mmux__zz_42_14_SW0  (
    .I0(\VexRiscv/_zz_167_ [21]),
    .I1(\VexRiscv/_zz_162_ [21]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .O(N1521)
  );
  LUT6 #(
    .INIT ( 64'hF9FDF0F4090D0004 ))
  \VexRiscv/Mmux__zz_42_14  (
    .I0(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I2(\VexRiscv/_zz_244_ ),
    .I3(N1521),
    .I4(\VexRiscv/execute_SrcPlugin_addSub[21] ),
    .I5(\VexRiscv/_n8814[21] ),
    .O(\VexRiscv/_zz_42_ [21])
  );
  LUT6 #(
    .INIT ( 64'h888A8880DDDFDDD5 ))
  \VexRiscv/Mmux__zz_89_14  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_writeBack_IS_MUL_AND_712_o ),
    .I1(\VexRiscv/writeBack_MulPlugin_result [53]),
    .I2(\VexRiscv/memory_to_writeBack_INSTRUCTION[12] ),
    .I3(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I4(\VexRiscv/memory_to_writeBack_MUL_LOW [21]),
    .I5(N1541),
    .O(\VexRiscv/_zz_89_ [21])
  );
  LUT4 #(
    .INIT ( 16'h9179 ))
  \VexRiscv/Mmux__zz_42_15_SW0  (
    .I0(\VexRiscv/_zz_167_ [22]),
    .I1(\VexRiscv/_zz_162_ [22]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .O(N1561)
  );
  LUT6 #(
    .INIT ( 64'hF9FDF0F4090D0004 ))
  \VexRiscv/Mmux__zz_42_15  (
    .I0(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I2(\VexRiscv/_zz_244_ ),
    .I3(N1561),
    .I4(\VexRiscv/execute_SrcPlugin_addSub[22] ),
    .I5(\VexRiscv/_n8814[22] ),
    .O(\VexRiscv/_zz_42_ [22])
  );
  LUT6 #(
    .INIT ( 64'h888A8880DDDFDDD5 ))
  \VexRiscv/Mmux__zz_89_15  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_writeBack_IS_MUL_AND_712_o ),
    .I1(\VexRiscv/writeBack_MulPlugin_result [54]),
    .I2(\VexRiscv/memory_to_writeBack_INSTRUCTION[12] ),
    .I3(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I4(\VexRiscv/memory_to_writeBack_MUL_LOW [22]),
    .I5(N1581),
    .O(\VexRiscv/_zz_89_ [22])
  );
  LUT4 #(
    .INIT ( 16'h9179 ))
  \VexRiscv/Mmux__zz_42_5_SW0  (
    .I0(\VexRiscv/_zz_167_ [13]),
    .I1(\VexRiscv/_zz_162_ [13]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .O(N1601)
  );
  LUT6 #(
    .INIT ( 64'hF9FDF0F4090D0004 ))
  \VexRiscv/Mmux__zz_42_5  (
    .I0(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I2(\VexRiscv/_zz_244_ ),
    .I3(N1601),
    .I4(\VexRiscv/execute_SrcPlugin_addSub[13] ),
    .I5(\VexRiscv/_n8814[13] ),
    .O(\VexRiscv/_zz_42_ [13])
  );
  LUT6 #(
    .INIT ( 64'hA0A0FFCCA0A000CC ))
  \VexRiscv/Mmux__zz_89_52  (
    .I0(\VexRiscv/memory_to_writeBack_MUL_LOW [13]),
    .I1(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [13]),
    .I2(\VexRiscv/Mmux__zz_89_2 ),
    .I3(\VexRiscv/_zz_260_ ),
    .I4(\VexRiscv/writeBack_arbitration_isValid_writeBack_IS_MUL_AND_712_o ),
    .I5(\VexRiscv/_n6056 [10]),
    .O(\VexRiscv/Mmux__zz_89_51 )
  );
  LUT6 #(
    .INIT ( 64'hA0A0FFCCA0A000CC ))
  \VexRiscv/Mmux__zz_89_211  (
    .I0(\VexRiscv/memory_to_writeBack_MUL_LOW [10]),
    .I1(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [10]),
    .I2(\VexRiscv/Mmux__zz_89_2 ),
    .I3(\VexRiscv/_zz_260_ ),
    .I4(\VexRiscv/writeBack_arbitration_isValid_writeBack_IS_MUL_AND_712_o ),
    .I5(\VexRiscv/_n6056 [10]),
    .O(\VexRiscv/Mmux__zz_89_21_8560 )
  );
  LUT6 #(
    .INIT ( 64'hA0A0FFCCA0A000CC ))
  \VexRiscv/Mmux__zz_89_72  (
    .I0(\VexRiscv/memory_to_writeBack_MUL_LOW [15]),
    .I1(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [15]),
    .I2(\VexRiscv/Mmux__zz_89_2 ),
    .I3(\VexRiscv/_zz_260_ ),
    .I4(\VexRiscv/writeBack_arbitration_isValid_writeBack_IS_MUL_AND_712_o ),
    .I5(\VexRiscv/_n6056 [10]),
    .O(\VexRiscv/Mmux__zz_89_71 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFE0EEE000 ))
  \VexRiscv/Mmux__zz_89_74  (
    .I0(\VexRiscv/memory_to_writeBack_INSTRUCTION[12] ),
    .I1(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I2(\VexRiscv/writeBack_MulPlugin_result [47]),
    .I3(\VexRiscv/writeBack_arbitration_isValid_writeBack_IS_MUL_AND_712_o ),
    .I4(\VexRiscv/Mmux__zz_89_72_8562 ),
    .I5(\VexRiscv/Mmux__zz_89_71 ),
    .O(\VexRiscv/_zz_89_ [15])
  );
  LUT4 #(
    .INIT ( 16'h9179 ))
  \VexRiscv/Mmux__zz_42_7_SW0  (
    .I0(\VexRiscv/_zz_167_ [15]),
    .I1(\VexRiscv/_zz_162_ [15]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .O(N1621)
  );
  LUT6 #(
    .INIT ( 64'hF9FDF0F4090D0004 ))
  \VexRiscv/Mmux__zz_42_7  (
    .I0(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I2(\VexRiscv/_zz_244_ ),
    .I3(N1621),
    .I4(\VexRiscv/execute_SrcPlugin_addSub[15] ),
    .I5(\VexRiscv/_n8814[15] ),
    .O(\VexRiscv/_zz_42_ [15])
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Mmux__zz_43_7_SW0  (
    .I0(\VexRiscv/execute_to_memory_SHIFT_CTRL [1]),
    .I1(\VexRiscv/execute_to_memory_SHIFT_CTRL [0]),
    .I2(\VexRiscv/execute_to_memory_SHIFT_RIGHT [16]),
    .I3(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [15]),
    .I4(\VexRiscv/execute_to_memory_SHIFT_RIGHT [15]),
    .O(N1641)
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux__zz_43_7  (
    .I0(\VexRiscv/memory_arbitration_isValid_6598 ),
    .I1(\VexRiscv/memory_DivPlugin_div_result [15]),
    .I2(\VexRiscv/execute_to_memory_IS_DIV_6783 ),
    .I3(N1641),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [15]),
    .O(\VexRiscv/_zz_43_ [15])
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Mmux__zz_43_1_SW0  (
    .I0(\VexRiscv/execute_to_memory_SHIFT_CTRL [1]),
    .I1(\VexRiscv/execute_to_memory_SHIFT_CTRL [0]),
    .I2(\VexRiscv/execute_to_memory_SHIFT_RIGHT [31]),
    .I3(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [0]),
    .I4(\VexRiscv/execute_to_memory_SHIFT_RIGHT [0]),
    .O(N1661)
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux__zz_43_1  (
    .I0(\VexRiscv/memory_arbitration_isValid_6598 ),
    .I1(\VexRiscv/memory_DivPlugin_div_result [0]),
    .I2(\VexRiscv/execute_to_memory_IS_DIV_6783 ),
    .I3(N1661),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [0]),
    .O(\VexRiscv/_zz_43_ [0])
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Mmux__zz_43_32_SW0  (
    .I0(\VexRiscv/execute_to_memory_SHIFT_CTRL [1]),
    .I1(\VexRiscv/execute_to_memory_SHIFT_CTRL [0]),
    .I2(\VexRiscv/execute_to_memory_SHIFT_RIGHT [22]),
    .I3(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [9]),
    .I4(\VexRiscv/execute_to_memory_SHIFT_RIGHT [9]),
    .O(N1681)
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux__zz_43_32  (
    .I0(\VexRiscv/memory_arbitration_isValid_6598 ),
    .I1(\VexRiscv/memory_DivPlugin_div_result [9]),
    .I2(\VexRiscv/execute_to_memory_IS_DIV_6783 ),
    .I3(N1681),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [9]),
    .O(\VexRiscv/_zz_43_ [9])
  );
  LUT6 #(
    .INIT ( 64'hFEBA541054105410 ))
  \VexRiscv/Mmux__zz_89_322  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_writeBack_IS_MUL_AND_712_o ),
    .I1(\VexRiscv/_zz_260_ ),
    .I2(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [9]),
    .I3(\VexRiscv/_n6056 [10]),
    .I4(\VexRiscv/memory_to_writeBack_MUL_LOW [9]),
    .I5(\VexRiscv/Mmux__zz_89_2 ),
    .O(\VexRiscv/Mmux__zz_89_321 )
  );
  LUT6 #(
    .INIT ( 64'hEEAEEAAA44044000 ))
  \VexRiscv/Mmux__zz_89_323  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_writeBack_IS_MUL_AND_712_o ),
    .I1(\VexRiscv/_zz_260_ ),
    .I2(\VexRiscv/_n3062 ),
    .I3(\VexRiscv/dataCache_1__io_cpu_writeBack_data [25]),
    .I4(\VexRiscv/dataCache_1__io_cpu_writeBack_data [9]),
    .I5(\VexRiscv/writeBack_MulPlugin_result [41]),
    .O(\VexRiscv/Mmux__zz_89_322_8568 )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \VexRiscv/Mmux__zz_89_324  (
    .I0(\VexRiscv/Mmux__zz_89_322_8568 ),
    .I1(\VexRiscv/memory_to_writeBack_INSTRUCTION[12] ),
    .I2(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I3(\VexRiscv/Mmux__zz_89_321 ),
    .O(\VexRiscv/_zz_89_ [9])
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Mmux__zz_43_31_SW0  (
    .I0(\VexRiscv/execute_to_memory_SHIFT_CTRL [1]),
    .I1(\VexRiscv/execute_to_memory_SHIFT_CTRL [0]),
    .I2(\VexRiscv/execute_to_memory_SHIFT_RIGHT [23]),
    .I3(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [8]),
    .I4(\VexRiscv/execute_to_memory_SHIFT_RIGHT [8]),
    .O(N170)
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux__zz_43_31  (
    .I0(\VexRiscv/memory_arbitration_isValid_6598 ),
    .I1(\VexRiscv/memory_DivPlugin_div_result [8]),
    .I2(\VexRiscv/execute_to_memory_IS_DIV_6783 ),
    .I3(N170),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [8]),
    .O(\VexRiscv/_zz_43_ [8])
  );
  LUT6 #(
    .INIT ( 64'hF9FDF0F4090D0004 ))
  \VexRiscv/Mmux__zz_42_31  (
    .I0(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I2(\VexRiscv/_zz_244_ ),
    .I3(N172),
    .I4(\VexRiscv/execute_SrcPlugin_addSub[8] ),
    .I5(\VexRiscv/_n8818 [8]),
    .O(\VexRiscv/_zz_42_ [8])
  );
  LUT6 #(
    .INIT ( 64'hFEBA541054105410 ))
  \VexRiscv/Mmux__zz_89_312  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_writeBack_IS_MUL_AND_712_o ),
    .I1(\VexRiscv/_zz_260_ ),
    .I2(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [8]),
    .I3(\VexRiscv/_n6056 [10]),
    .I4(\VexRiscv/memory_to_writeBack_MUL_LOW [8]),
    .I5(\VexRiscv/Mmux__zz_89_2 ),
    .O(\VexRiscv/Mmux__zz_89_311 )
  );
  LUT6 #(
    .INIT ( 64'hEEAEEAAA44044000 ))
  \VexRiscv/Mmux__zz_89_313  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_writeBack_IS_MUL_AND_712_o ),
    .I1(\VexRiscv/_zz_260_ ),
    .I2(\VexRiscv/_n3062 ),
    .I3(\VexRiscv/dataCache_1__io_cpu_writeBack_data [24]),
    .I4(\VexRiscv/dataCache_1__io_cpu_writeBack_data [8]),
    .I5(\VexRiscv/writeBack_MulPlugin_result [40]),
    .O(\VexRiscv/Mmux__zz_89_312_8572 )
  );
  LUT4 #(
    .INIT ( 16'hFFA8 ))
  \VexRiscv/Mmux__zz_89_314  (
    .I0(\VexRiscv/Mmux__zz_89_312_8572 ),
    .I1(\VexRiscv/memory_to_writeBack_INSTRUCTION[12] ),
    .I2(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I3(\VexRiscv/Mmux__zz_89_311 ),
    .O(\VexRiscv/_zz_89_ [8])
  );
  LUT4 #(
    .INIT ( 16'h9179 ))
  \VexRiscv/Mmux__zz_42_22_SW0  (
    .I0(\VexRiscv/_zz_167_ [29]),
    .I1(\VexRiscv/_zz_162_ [29]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .O(N174)
  );
  LUT6 #(
    .INIT ( 64'hF9FD090DF0F40004 ))
  \VexRiscv/Mmux__zz_42_22  (
    .I0(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I2(\VexRiscv/_zz_244_ ),
    .I3(N174),
    .I4(\VexRiscv/_n8814[29] ),
    .I5(\VexRiscv/execute_SrcPlugin_addSub[29] ),
    .O(\VexRiscv/_zz_42_ [29])
  );
  LUT6 #(
    .INIT ( 64'h888A8880DDDFDDD5 ))
  \VexRiscv/Mmux__zz_89_22  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_writeBack_IS_MUL_AND_712_o ),
    .I1(\VexRiscv/writeBack_MulPlugin_result [61]),
    .I2(\VexRiscv/memory_to_writeBack_INSTRUCTION[12] ),
    .I3(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I4(\VexRiscv/memory_to_writeBack_MUL_LOW [29]),
    .I5(N176),
    .O(\VexRiscv/_zz_89_ [29])
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Mmux__zz_43_22_SW0  (
    .I0(\VexRiscv/execute_to_memory_SHIFT_CTRL [1]),
    .I1(\VexRiscv/execute_to_memory_SHIFT_CTRL [0]),
    .I2(\VexRiscv/execute_to_memory_SHIFT_RIGHT [2]),
    .I3(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [29]),
    .I4(\VexRiscv/execute_to_memory_SHIFT_RIGHT [29]),
    .O(N178)
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux__zz_43_22  (
    .I0(\VexRiscv/memory_arbitration_isValid_6598 ),
    .I1(\VexRiscv/memory_DivPlugin_div_result [29]),
    .I2(\VexRiscv/execute_to_memory_IS_DIV_6783 ),
    .I3(N178),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [29]),
    .O(\VexRiscv/_zz_43_ [29])
  );
  LUT4 #(
    .INIT ( 16'h9179 ))
  \VexRiscv/Mmux__zz_42_6_SW0  (
    .I0(\VexRiscv/_zz_167_ [14]),
    .I1(\VexRiscv/_zz_162_ [14]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .O(N180)
  );
  LUT6 #(
    .INIT ( 64'hF9FDF0F4090D0004 ))
  \VexRiscv/Mmux__zz_42_6  (
    .I0(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I2(\VexRiscv/_zz_244_ ),
    .I3(N180),
    .I4(\VexRiscv/execute_SrcPlugin_addSub[14] ),
    .I5(\VexRiscv/_n8814[14] ),
    .O(\VexRiscv/_zz_42_ [14])
  );
  LUT6 #(
    .INIT ( 64'hA0A0FFCCA0A000CC ))
  \VexRiscv/Mmux__zz_89_62  (
    .I0(\VexRiscv/memory_to_writeBack_MUL_LOW [14]),
    .I1(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [14]),
    .I2(\VexRiscv/Mmux__zz_89_2 ),
    .I3(\VexRiscv/_zz_260_ ),
    .I4(\VexRiscv/writeBack_arbitration_isValid_writeBack_IS_MUL_AND_712_o ),
    .I5(\VexRiscv/_n6056 [10]),
    .O(\VexRiscv/Mmux__zz_89_61 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Mmux__zz_43_6_SW0  (
    .I0(\VexRiscv/execute_to_memory_SHIFT_CTRL [1]),
    .I1(\VexRiscv/execute_to_memory_SHIFT_CTRL [0]),
    .I2(\VexRiscv/execute_to_memory_SHIFT_RIGHT [17]),
    .I3(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [14]),
    .I4(\VexRiscv/execute_to_memory_SHIFT_RIGHT [14]),
    .O(N182)
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux__zz_43_6  (
    .I0(\VexRiscv/memory_arbitration_isValid_6598 ),
    .I1(\VexRiscv/memory_DivPlugin_div_result [14]),
    .I2(\VexRiscv/execute_to_memory_IS_DIV_6783 ),
    .I3(N182),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [14]),
    .O(\VexRiscv/_zz_43_ [14])
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \VexRiscv/_n8814<31>_SW0  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I2(\VexRiscv/CsrPlugin_mepc [31]),
    .I3(\VexRiscv/CsrPlugin_mtval [31]),
    .I4(\VexRiscv/CsrPlugin_mcause_interrupt_7257 ),
    .O(N184)
  );
  LUT6 #(
    .INIT ( 64'hF9FD090DF0F40004 ))
  \VexRiscv/Mmux__zz_42_25  (
    .I0(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I2(\VexRiscv/_zz_244_ ),
    .I3(N186),
    .I4(\VexRiscv/_n8814[31] ),
    .I5(\VexRiscv/execute_SrcPlugin_addSub[31] ),
    .O(\VexRiscv/_zz_42_ [31])
  );
  LUT6 #(
    .INIT ( 64'h888A8880DDDFDDD5 ))
  \VexRiscv/Mmux__zz_89_25  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_writeBack_IS_MUL_AND_712_o ),
    .I1(\VexRiscv/writeBack_MulPlugin_result [63]),
    .I2(\VexRiscv/memory_to_writeBack_INSTRUCTION[12] ),
    .I3(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I4(\VexRiscv/memory_to_writeBack_MUL_LOW [31]),
    .I5(N188),
    .O(\VexRiscv/_zz_89_ [31])
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Mmux__zz_43_25_SW0  (
    .I0(\VexRiscv/execute_to_memory_SHIFT_CTRL [1]),
    .I1(\VexRiscv/execute_to_memory_SHIFT_CTRL [0]),
    .I2(\VexRiscv/execute_to_memory_SHIFT_RIGHT [0]),
    .I3(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [31]),
    .I4(\VexRiscv/execute_to_memory_SHIFT_RIGHT [31]),
    .O(N190)
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux__zz_43_25  (
    .I0(\VexRiscv/memory_arbitration_isValid_6598 ),
    .I1(\VexRiscv/memory_DivPlugin_div_result [31]),
    .I2(\VexRiscv/execute_to_memory_IS_DIV_6783 ),
    .I3(N190),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [31]),
    .O(\VexRiscv/_zz_43_ [31])
  );
  LUT4 #(
    .INIT ( 16'h9179 ))
  \VexRiscv/Mmux__zz_42_16_SW0  (
    .I0(\VexRiscv/_zz_167_ [23]),
    .I1(\VexRiscv/_zz_162_ [23]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .O(N192)
  );
  LUT6 #(
    .INIT ( 64'hF9FDF0F4090D0004 ))
  \VexRiscv/Mmux__zz_42_16  (
    .I0(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I2(\VexRiscv/_zz_244_ ),
    .I3(N192),
    .I4(\VexRiscv/execute_SrcPlugin_addSub[23] ),
    .I5(\VexRiscv/_n8814[23] ),
    .O(\VexRiscv/_zz_42_ [23])
  );
  LUT6 #(
    .INIT ( 64'h888A8880DDDFDDD5 ))
  \VexRiscv/Mmux__zz_89_16  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_writeBack_IS_MUL_AND_712_o ),
    .I1(\VexRiscv/writeBack_MulPlugin_result [55]),
    .I2(\VexRiscv/memory_to_writeBack_INSTRUCTION[12] ),
    .I3(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I4(\VexRiscv/memory_to_writeBack_MUL_LOW [23]),
    .I5(N194),
    .O(\VexRiscv/_zz_89_ [23])
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Mmux__zz_43_16_SW0  (
    .I0(\VexRiscv/execute_to_memory_SHIFT_CTRL [1]),
    .I1(\VexRiscv/execute_to_memory_SHIFT_CTRL [0]),
    .I2(\VexRiscv/execute_to_memory_SHIFT_RIGHT [8]),
    .I3(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [23]),
    .I4(\VexRiscv/execute_to_memory_SHIFT_RIGHT [23]),
    .O(N196)
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux__zz_43_16  (
    .I0(\VexRiscv/memory_arbitration_isValid_6598 ),
    .I1(\VexRiscv/memory_DivPlugin_div_result [23]),
    .I2(\VexRiscv/execute_to_memory_IS_DIV_6783 ),
    .I3(N196),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [23]),
    .O(\VexRiscv/_zz_43_ [23])
  );
  LUT6 #(
    .INIT ( 64'hF9FDF0F4090D0004 ))
  \VexRiscv/Mmux__zz_42_29  (
    .I0(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I2(\VexRiscv/_zz_244_ ),
    .I3(N198),
    .I4(\VexRiscv/execute_SrcPlugin_addSub[6] ),
    .I5(\VexRiscv/_n8820 [6]),
    .O(\VexRiscv/_zz_42_ [6])
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Mmux__zz_43_29_SW0  (
    .I0(\VexRiscv/execute_to_memory_SHIFT_CTRL [1]),
    .I1(\VexRiscv/execute_to_memory_SHIFT_CTRL [0]),
    .I2(\VexRiscv/execute_to_memory_SHIFT_RIGHT [25]),
    .I3(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [6]),
    .I4(\VexRiscv/execute_to_memory_SHIFT_RIGHT [6]),
    .O(N200)
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux__zz_43_29  (
    .I0(\VexRiscv/memory_arbitration_isValid_6598 ),
    .I1(\VexRiscv/memory_DivPlugin_div_result [6]),
    .I2(\VexRiscv/execute_to_memory_IS_DIV_6783 ),
    .I3(N200),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [6]),
    .O(\VexRiscv/_zz_43_ [6])
  );
  LUT6 #(
    .INIT ( 64'hF9FDF0F4090D0004 ))
  \VexRiscv/Mmux__zz_42_28  (
    .I0(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I2(\VexRiscv/_zz_244_ ),
    .I3(N2021),
    .I4(\VexRiscv/execute_SrcPlugin_addSub[5] ),
    .I5(\VexRiscv/_n8820 [5]),
    .O(\VexRiscv/_zz_42_ [5])
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Mmux__zz_43_28_SW0  (
    .I0(\VexRiscv/execute_to_memory_SHIFT_CTRL [1]),
    .I1(\VexRiscv/execute_to_memory_SHIFT_CTRL [0]),
    .I2(\VexRiscv/execute_to_memory_SHIFT_RIGHT [26]),
    .I3(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [5]),
    .I4(\VexRiscv/execute_to_memory_SHIFT_RIGHT [5]),
    .O(N2041)
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux__zz_43_28  (
    .I0(\VexRiscv/memory_arbitration_isValid_6598 ),
    .I1(\VexRiscv/memory_DivPlugin_div_result [5]),
    .I2(\VexRiscv/execute_to_memory_IS_DIV_6783 ),
    .I3(N2041),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [5]),
    .O(\VexRiscv/_zz_43_ [5])
  );
  LUT4 #(
    .INIT ( 16'h9179 ))
  \VexRiscv/Mmux__zz_42_17_SW0  (
    .I0(\VexRiscv/_zz_167_ [24]),
    .I1(\VexRiscv/_zz_162_ [24]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .O(N2061)
  );
  LUT6 #(
    .INIT ( 64'hF9FDF0F4090D0004 ))
  \VexRiscv/Mmux__zz_42_17  (
    .I0(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I2(\VexRiscv/_zz_244_ ),
    .I3(N2061),
    .I4(\VexRiscv/execute_SrcPlugin_addSub[24] ),
    .I5(\VexRiscv/_n8814[24] ),
    .O(\VexRiscv/_zz_42_ [24])
  );
  LUT6 #(
    .INIT ( 64'h888A8880DDDFDDD5 ))
  \VexRiscv/Mmux__zz_89_17  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_writeBack_IS_MUL_AND_712_o ),
    .I1(\VexRiscv/writeBack_MulPlugin_result [56]),
    .I2(\VexRiscv/memory_to_writeBack_INSTRUCTION[12] ),
    .I3(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I4(\VexRiscv/memory_to_writeBack_MUL_LOW [24]),
    .I5(N2081),
    .O(\VexRiscv/_zz_89_ [24])
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Mmux__zz_43_17_SW0  (
    .I0(\VexRiscv/execute_to_memory_SHIFT_CTRL [1]),
    .I1(\VexRiscv/execute_to_memory_SHIFT_CTRL [0]),
    .I2(\VexRiscv/execute_to_memory_SHIFT_RIGHT [7]),
    .I3(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [24]),
    .I4(\VexRiscv/execute_to_memory_SHIFT_RIGHT [24]),
    .O(N2101)
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux__zz_43_17  (
    .I0(\VexRiscv/memory_arbitration_isValid_6598 ),
    .I1(\VexRiscv/memory_DivPlugin_div_result [24]),
    .I2(\VexRiscv/execute_to_memory_IS_DIV_6783 ),
    .I3(N2101),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [24]),
    .O(\VexRiscv/_zz_43_ [24])
  );
  LUT4 #(
    .INIT ( 16'h9179 ))
  \VexRiscv/Mmux__zz_42_18_SW0  (
    .I0(\VexRiscv/_zz_167_ [25]),
    .I1(\VexRiscv/_zz_162_ [25]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .O(N2121)
  );
  LUT6 #(
    .INIT ( 64'h888A8880DDDFDDD5 ))
  \VexRiscv/Mmux__zz_89_18  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_writeBack_IS_MUL_AND_712_o ),
    .I1(\VexRiscv/writeBack_MulPlugin_result [57]),
    .I2(\VexRiscv/memory_to_writeBack_INSTRUCTION[12] ),
    .I3(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I4(\VexRiscv/memory_to_writeBack_MUL_LOW [25]),
    .I5(N2141),
    .O(\VexRiscv/_zz_89_ [25])
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Mmux__zz_43_18_SW0  (
    .I0(\VexRiscv/execute_to_memory_SHIFT_CTRL [1]),
    .I1(\VexRiscv/execute_to_memory_SHIFT_CTRL [0]),
    .I2(\VexRiscv/execute_to_memory_SHIFT_RIGHT [6]),
    .I3(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [25]),
    .I4(\VexRiscv/execute_to_memory_SHIFT_RIGHT [25]),
    .O(N2161)
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux__zz_43_18  (
    .I0(\VexRiscv/memory_arbitration_isValid_6598 ),
    .I1(\VexRiscv/memory_DivPlugin_div_result [25]),
    .I2(\VexRiscv/execute_to_memory_IS_DIV_6783 ),
    .I3(N2161),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [25]),
    .O(\VexRiscv/_zz_43_ [25])
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \VexRiscv/_n8822<1>_SW0  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I2(\VexRiscv/CsrPlugin_mepc [1]),
    .I3(\VexRiscv/CsrPlugin_mtval [1]),
    .I4(\VexRiscv/CsrPlugin_mcause_exceptionCode [1]),
    .O(N2181)
  );
  LUT6 #(
    .INIT ( 64'hFCFCCCCCF8F08800 ))
  \VexRiscv/_n8822<1>  (
    .I0(\VexRiscv/externalInterruptArray_regNext [1]),
    .I1(\VexRiscv/_zz_210_ [1]),
    .I2(N2181),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_23_o_equal_664_o ),
    .I4(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o<11>2 ),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_23_o_equal_657_o ),
    .O(\VexRiscv/_n8822 [1])
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \VexRiscv/_n8822<2>_SW0  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I2(\VexRiscv/CsrPlugin_mepc [2]),
    .I3(\VexRiscv/CsrPlugin_mtval [2]),
    .I4(\VexRiscv/CsrPlugin_mcause_exceptionCode [2]),
    .O(N2201)
  );
  LUT4 #(
    .INIT ( 16'h9179 ))
  \VexRiscv/Mmux__zz_42_23_SW0  (
    .I0(\VexRiscv/_zz_167_ [2]),
    .I1(\VexRiscv/_zz_162_ [2]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .O(N2221)
  );
  LUT6 #(
    .INIT ( 64'hEAAEEAFE40044054 ))
  \VexRiscv/Mmux__zz_42_23  (
    .I0(\VexRiscv/_zz_244_ ),
    .I1(\VexRiscv/execute_SrcPlugin_addSub[2] ),
    .I2(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I3(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I4(N2221),
    .I5(\VexRiscv/_n8822 [2]),
    .O(\VexRiscv/_zz_42_ [2])
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Mmux__zz_43_23_SW0  (
    .I0(\VexRiscv/execute_to_memory_SHIFT_CTRL [1]),
    .I1(\VexRiscv/execute_to_memory_SHIFT_CTRL [0]),
    .I2(\VexRiscv/execute_to_memory_SHIFT_RIGHT [29]),
    .I3(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [2]),
    .I4(\VexRiscv/execute_to_memory_SHIFT_RIGHT [2]),
    .O(N2241)
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux__zz_43_23  (
    .I0(\VexRiscv/memory_arbitration_isValid_6598 ),
    .I1(\VexRiscv/memory_DivPlugin_div_result [2]),
    .I2(\VexRiscv/execute_to_memory_IS_DIV_6783 ),
    .I3(N2241),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [2]),
    .O(\VexRiscv/_zz_43_ [2])
  );
  LUT4 #(
    .INIT ( 16'h9179 ))
  \VexRiscv/Mmux__zz_42_19_SW0  (
    .I0(\VexRiscv/_zz_167_ [26]),
    .I1(\VexRiscv/_zz_162_ [26]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .O(N2261)
  );
  LUT6 #(
    .INIT ( 64'hF9FDF0F4090D0004 ))
  \VexRiscv/Mmux__zz_42_19  (
    .I0(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I2(\VexRiscv/_zz_244_ ),
    .I3(N2261),
    .I4(\VexRiscv/execute_SrcPlugin_addSub[26] ),
    .I5(\VexRiscv/_n8814[26] ),
    .O(\VexRiscv/_zz_42_ [26])
  );
  LUT6 #(
    .INIT ( 64'h888A8880DDDFDDD5 ))
  \VexRiscv/Mmux__zz_89_19  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_writeBack_IS_MUL_AND_712_o ),
    .I1(\VexRiscv/writeBack_MulPlugin_result [58]),
    .I2(\VexRiscv/memory_to_writeBack_INSTRUCTION[12] ),
    .I3(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I4(\VexRiscv/memory_to_writeBack_MUL_LOW [26]),
    .I5(N2281),
    .O(\VexRiscv/_zz_89_ [26])
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Mmux__zz_43_19_SW0  (
    .I0(\VexRiscv/execute_to_memory_SHIFT_CTRL [1]),
    .I1(\VexRiscv/execute_to_memory_SHIFT_CTRL [0]),
    .I2(\VexRiscv/execute_to_memory_SHIFT_RIGHT [5]),
    .I3(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [26]),
    .I4(\VexRiscv/execute_to_memory_SHIFT_RIGHT [26]),
    .O(N2301)
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux__zz_43_19  (
    .I0(\VexRiscv/memory_arbitration_isValid_6598 ),
    .I1(\VexRiscv/memory_DivPlugin_div_result [26]),
    .I2(\VexRiscv/execute_to_memory_IS_DIV_6783 ),
    .I3(N2301),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [26]),
    .O(\VexRiscv/_zz_43_ [26])
  );
  LUT4 #(
    .INIT ( 16'h9179 ))
  \VexRiscv/Mmux__zz_42_20_SW0  (
    .I0(\VexRiscv/_zz_167_ [27]),
    .I1(\VexRiscv/_zz_162_ [27]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .O(N2321)
  );
  LUT6 #(
    .INIT ( 64'hF9FDF0F4090D0004 ))
  \VexRiscv/Mmux__zz_42_20  (
    .I0(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I2(\VexRiscv/_zz_244_ ),
    .I3(N2321),
    .I4(\VexRiscv/execute_SrcPlugin_addSub[27] ),
    .I5(\VexRiscv/_n8814[27] ),
    .O(\VexRiscv/_zz_42_ [27])
  );
  LUT6 #(
    .INIT ( 64'h888A8880DDDFDDD5 ))
  \VexRiscv/Mmux__zz_89_20  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_writeBack_IS_MUL_AND_712_o ),
    .I1(\VexRiscv/writeBack_MulPlugin_result [59]),
    .I2(\VexRiscv/memory_to_writeBack_INSTRUCTION[12] ),
    .I3(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I4(\VexRiscv/memory_to_writeBack_MUL_LOW [27]),
    .I5(N2341),
    .O(\VexRiscv/_zz_89_ [27])
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Mmux__zz_43_20_SW0  (
    .I0(\VexRiscv/execute_to_memory_SHIFT_CTRL [1]),
    .I1(\VexRiscv/execute_to_memory_SHIFT_CTRL [0]),
    .I2(\VexRiscv/execute_to_memory_SHIFT_RIGHT [4]),
    .I3(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [27]),
    .I4(\VexRiscv/execute_to_memory_SHIFT_RIGHT [27]),
    .O(N236)
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux__zz_43_20  (
    .I0(\VexRiscv/memory_arbitration_isValid_6598 ),
    .I1(\VexRiscv/memory_DivPlugin_div_result [27]),
    .I2(\VexRiscv/execute_to_memory_IS_DIV_6783 ),
    .I3(N236),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [27]),
    .O(\VexRiscv/_zz_43_ [27])
  );
  LUT4 #(
    .INIT ( 16'h9179 ))
  \VexRiscv/Mmux__zz_42_24_SW0  (
    .I0(\VexRiscv/_zz_167_ [30]),
    .I1(\VexRiscv/_zz_162_ [30]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .O(N238)
  );
  LUT6 #(
    .INIT ( 64'hF9FD090DF0F40004 ))
  \VexRiscv/Mmux__zz_42_24  (
    .I0(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I2(\VexRiscv/_zz_244_ ),
    .I3(N238),
    .I4(\VexRiscv/_n8814[30] ),
    .I5(\VexRiscv/execute_SrcPlugin_addSub[30] ),
    .O(\VexRiscv/_zz_42_ [30])
  );
  LUT6 #(
    .INIT ( 64'h888A8880DDDFDDD5 ))
  \VexRiscv/Mmux__zz_89_24  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_writeBack_IS_MUL_AND_712_o ),
    .I1(\VexRiscv/writeBack_MulPlugin_result [62]),
    .I2(\VexRiscv/memory_to_writeBack_INSTRUCTION[12] ),
    .I3(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I4(\VexRiscv/memory_to_writeBack_MUL_LOW [30]),
    .I5(N240),
    .O(\VexRiscv/_zz_89_ [30])
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Mmux__zz_43_24_SW0  (
    .I0(\VexRiscv/execute_to_memory_SHIFT_CTRL [1]),
    .I1(\VexRiscv/execute_to_memory_SHIFT_CTRL [0]),
    .I2(\VexRiscv/execute_to_memory_SHIFT_RIGHT [1]),
    .I3(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [30]),
    .I4(\VexRiscv/execute_to_memory_SHIFT_RIGHT [30]),
    .O(N242)
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux__zz_43_24  (
    .I0(\VexRiscv/memory_arbitration_isValid_6598 ),
    .I1(\VexRiscv/memory_DivPlugin_div_result [30]),
    .I2(\VexRiscv/execute_to_memory_IS_DIV_6783 ),
    .I3(N242),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [30]),
    .O(\VexRiscv/_zz_43_ [30])
  );
  LUT4 #(
    .INIT ( 16'h9179 ))
  \VexRiscv/Mmux__zz_42_21_SW0  (
    .I0(\VexRiscv/_zz_167_ [28]),
    .I1(\VexRiscv/_zz_162_ [28]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .O(N244)
  );
  LUT6 #(
    .INIT ( 64'hF9FD090DF0F40004 ))
  \VexRiscv/Mmux__zz_42_21  (
    .I0(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I2(\VexRiscv/_zz_244_ ),
    .I3(N244),
    .I4(\VexRiscv/_n8814[28] ),
    .I5(\VexRiscv/execute_SrcPlugin_addSub[28] ),
    .O(\VexRiscv/_zz_42_ [28])
  );
  LUT6 #(
    .INIT ( 64'h888A8880DDDFDDD5 ))
  \VexRiscv/Mmux__zz_89_21  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_writeBack_IS_MUL_AND_712_o ),
    .I1(\VexRiscv/writeBack_MulPlugin_result [60]),
    .I2(\VexRiscv/memory_to_writeBack_INSTRUCTION[12] ),
    .I3(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I4(\VexRiscv/memory_to_writeBack_MUL_LOW [28]),
    .I5(N246),
    .O(\VexRiscv/_zz_89_ [28])
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Mmux__zz_43_21_SW0  (
    .I0(\VexRiscv/execute_to_memory_SHIFT_CTRL [1]),
    .I1(\VexRiscv/execute_to_memory_SHIFT_CTRL [0]),
    .I2(\VexRiscv/execute_to_memory_SHIFT_RIGHT [3]),
    .I3(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [28]),
    .I4(\VexRiscv/execute_to_memory_SHIFT_RIGHT [28]),
    .O(N248)
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux__zz_43_21  (
    .I0(\VexRiscv/memory_arbitration_isValid_6598 ),
    .I1(\VexRiscv/memory_DivPlugin_div_result [28]),
    .I2(\VexRiscv/execute_to_memory_IS_DIV_6783 ),
    .I3(N248),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [28]),
    .O(\VexRiscv/_zz_43_ [28])
  );
  LUT4 #(
    .INIT ( 16'h9179 ))
  \VexRiscv/Mmux__zz_42_26_SW0  (
    .I0(\VexRiscv/_zz_167_ [3]),
    .I1(\VexRiscv/_zz_162_ [3]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .O(N250)
  );
  LUT6 #(
    .INIT ( 64'hEAAEEAFE40044054 ))
  \VexRiscv/Mmux__zz_42_26  (
    .I0(\VexRiscv/_zz_244_ ),
    .I1(\VexRiscv/execute_SrcPlugin_addSub[3] ),
    .I2(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I3(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I4(N250),
    .I5(\VexRiscv/_n8821 ),
    .O(\VexRiscv/_zz_42_ [3])
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Mmux__zz_43_26_SW0  (
    .I0(\VexRiscv/execute_to_memory_SHIFT_CTRL [1]),
    .I1(\VexRiscv/execute_to_memory_SHIFT_CTRL [0]),
    .I2(\VexRiscv/execute_to_memory_SHIFT_RIGHT [28]),
    .I3(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [3]),
    .I4(\VexRiscv/execute_to_memory_SHIFT_RIGHT [3]),
    .O(N252)
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux__zz_43_26  (
    .I0(\VexRiscv/memory_arbitration_isValid_6598 ),
    .I1(\VexRiscv/memory_DivPlugin_div_result [3]),
    .I2(\VexRiscv/execute_to_memory_IS_DIV_6783 ),
    .I3(N252),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [3]),
    .O(\VexRiscv/_zz_43_ [3])
  );
  LUT4 #(
    .INIT ( 16'h9179 ))
  \VexRiscv/Mmux__zz_42_9_SW0  (
    .I0(\VexRiscv/_zz_167_ [17]),
    .I1(\VexRiscv/_zz_162_ [17]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .O(N254)
  );
  LUT6 #(
    .INIT ( 64'hF9FDF0F4090D0004 ))
  \VexRiscv/Mmux__zz_42_9  (
    .I0(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I2(\VexRiscv/_zz_244_ ),
    .I3(N254),
    .I4(\VexRiscv/execute_SrcPlugin_addSub[17] ),
    .I5(\VexRiscv/_n8814[17] ),
    .O(\VexRiscv/_zz_42_ [17])
  );
  LUT6 #(
    .INIT ( 64'h888A8880DDDFDDD5 ))
  \VexRiscv/Mmux__zz_89_9  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_writeBack_IS_MUL_AND_712_o ),
    .I1(\VexRiscv/writeBack_MulPlugin_result [49]),
    .I2(\VexRiscv/memory_to_writeBack_INSTRUCTION[12] ),
    .I3(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I4(\VexRiscv/memory_to_writeBack_MUL_LOW [17]),
    .I5(N256),
    .O(\VexRiscv/_zz_89_ [17])
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Mmux__zz_43_9_SW0  (
    .I0(\VexRiscv/execute_to_memory_SHIFT_CTRL [1]),
    .I1(\VexRiscv/execute_to_memory_SHIFT_CTRL [0]),
    .I2(\VexRiscv/execute_to_memory_SHIFT_RIGHT [14]),
    .I3(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [17]),
    .I4(\VexRiscv/execute_to_memory_SHIFT_RIGHT [17]),
    .O(N258)
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux__zz_43_9  (
    .I0(\VexRiscv/memory_arbitration_isValid_6598 ),
    .I1(\VexRiscv/memory_DivPlugin_div_result [17]),
    .I2(\VexRiscv/execute_to_memory_IS_DIV_6783 ),
    .I3(N258),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [17]),
    .O(\VexRiscv/_zz_43_ [17])
  );
  LUT4 #(
    .INIT ( 16'h9179 ))
  \VexRiscv/Mmux__zz_42_8_SW0  (
    .I0(\VexRiscv/_zz_167_ [16]),
    .I1(\VexRiscv/_zz_162_ [16]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .O(N260)
  );
  LUT6 #(
    .INIT ( 64'hF9FDF0F4090D0004 ))
  \VexRiscv/Mmux__zz_42_8  (
    .I0(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I2(\VexRiscv/_zz_244_ ),
    .I3(N260),
    .I4(\VexRiscv/execute_SrcPlugin_addSub[16] ),
    .I5(\VexRiscv/_n8814[16] ),
    .O(\VexRiscv/_zz_42_ [16])
  );
  LUT6 #(
    .INIT ( 64'h888A8880DDDFDDD5 ))
  \VexRiscv/Mmux__zz_89_8  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_writeBack_IS_MUL_AND_712_o ),
    .I1(\VexRiscv/writeBack_MulPlugin_result [48]),
    .I2(\VexRiscv/memory_to_writeBack_INSTRUCTION[12] ),
    .I3(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I4(\VexRiscv/memory_to_writeBack_MUL_LOW [16]),
    .I5(N262),
    .O(\VexRiscv/_zz_89_ [16])
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Mmux__zz_43_8_SW0  (
    .I0(\VexRiscv/execute_to_memory_SHIFT_CTRL [1]),
    .I1(\VexRiscv/execute_to_memory_SHIFT_CTRL [0]),
    .I2(\VexRiscv/execute_to_memory_SHIFT_RIGHT [15]),
    .I3(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [16]),
    .I4(\VexRiscv/execute_to_memory_SHIFT_RIGHT [16]),
    .O(N264)
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux__zz_43_8  (
    .I0(\VexRiscv/memory_arbitration_isValid_6598 ),
    .I1(\VexRiscv/memory_DivPlugin_div_result [16]),
    .I2(\VexRiscv/execute_to_memory_IS_DIV_6783 ),
    .I3(N264),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [16]),
    .O(\VexRiscv/_zz_43_ [16])
  );
  LUT4 #(
    .INIT ( 16'h9179 ))
  \VexRiscv/Mmux__zz_42_27_SW0  (
    .I0(\VexRiscv/_zz_167_ [4]),
    .I1(\VexRiscv/_zz_162_ [4]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .O(N2661)
  );
  LUT6 #(
    .INIT ( 64'hEAAEEAFE40044054 ))
  \VexRiscv/Mmux__zz_42_27  (
    .I0(\VexRiscv/_zz_244_ ),
    .I1(\VexRiscv/execute_SrcPlugin_addSub[4] ),
    .I2(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I3(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I4(N2661),
    .I5(\VexRiscv/_n8820 [4]),
    .O(\VexRiscv/_zz_42_ [4])
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Mmux__zz_43_27_SW0  (
    .I0(\VexRiscv/execute_to_memory_SHIFT_CTRL [1]),
    .I1(\VexRiscv/execute_to_memory_SHIFT_CTRL [0]),
    .I2(\VexRiscv/execute_to_memory_SHIFT_RIGHT [27]),
    .I3(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [4]),
    .I4(\VexRiscv/execute_to_memory_SHIFT_RIGHT [4]),
    .O(N2681)
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux__zz_43_27  (
    .I0(\VexRiscv/memory_arbitration_isValid_6598 ),
    .I1(\VexRiscv/memory_DivPlugin_div_result [4]),
    .I2(\VexRiscv/execute_to_memory_IS_DIV_6783 ),
    .I3(N2681),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [4]),
    .O(\VexRiscv/_zz_43_ [4])
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \VexRiscv/_n8822<0>_SW0  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I2(\VexRiscv/CsrPlugin_mepc [0]),
    .I3(\VexRiscv/CsrPlugin_mtval [0]),
    .I4(\VexRiscv/CsrPlugin_mcause_exceptionCode [0]),
    .O(N2701)
  );
  LUT6 #(
    .INIT ( 64'hFCFCCCCCF8F08800 ))
  \VexRiscv/_n8822<0>  (
    .I0(\VexRiscv/externalInterruptArray_regNext [0]),
    .I1(\VexRiscv/_zz_210_ [0]),
    .I2(N2701),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_23_o_equal_664_o ),
    .I4(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o<11>2 ),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_23_o_equal_657_o ),
    .O(\VexRiscv/_n8822 [0])
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Mmux__zz_43_30_SW0  (
    .I0(\VexRiscv/execute_to_memory_SHIFT_CTRL [1]),
    .I1(\VexRiscv/execute_to_memory_SHIFT_CTRL [0]),
    .I2(\VexRiscv/execute_to_memory_SHIFT_RIGHT [24]),
    .I3(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [7]),
    .I4(\VexRiscv/execute_to_memory_SHIFT_RIGHT [7]),
    .O(N2721)
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux__zz_43_30  (
    .I0(\VexRiscv/memory_arbitration_isValid_6598 ),
    .I1(\VexRiscv/memory_DivPlugin_div_result [7]),
    .I2(\VexRiscv/execute_to_memory_IS_DIV_6783 ),
    .I3(N2721),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [7]),
    .O(\VexRiscv/_zz_43_ [7])
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Mmux__zz_43_12_SW0  (
    .I0(\VexRiscv/execute_to_memory_SHIFT_CTRL [1]),
    .I1(\VexRiscv/execute_to_memory_SHIFT_CTRL [0]),
    .I2(\VexRiscv/execute_to_memory_SHIFT_RIGHT [30]),
    .I3(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [1]),
    .I4(\VexRiscv/execute_to_memory_SHIFT_RIGHT [1]),
    .O(N2741)
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux__zz_43_12  (
    .I0(\VexRiscv/memory_arbitration_isValid_6598 ),
    .I1(\VexRiscv/memory_DivPlugin_div_result [1]),
    .I2(\VexRiscv/execute_to_memory_IS_DIV_6783 ),
    .I3(N2741),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [1]),
    .O(\VexRiscv/_zz_43_ [1])
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Mmux__zz_43_15_SW0  (
    .I0(\VexRiscv/execute_to_memory_SHIFT_CTRL [1]),
    .I1(\VexRiscv/execute_to_memory_SHIFT_CTRL [0]),
    .I2(\VexRiscv/execute_to_memory_SHIFT_RIGHT [9]),
    .I3(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [22]),
    .I4(\VexRiscv/execute_to_memory_SHIFT_RIGHT [22]),
    .O(N2761)
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux__zz_43_15  (
    .I0(\VexRiscv/memory_arbitration_isValid_6598 ),
    .I1(\VexRiscv/memory_DivPlugin_div_result [22]),
    .I2(\VexRiscv/execute_to_memory_IS_DIV_6783 ),
    .I3(N2761),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [22]),
    .O(\VexRiscv/_zz_43_ [22])
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Mmux__zz_43_14_SW0  (
    .I0(\VexRiscv/execute_to_memory_SHIFT_CTRL [1]),
    .I1(\VexRiscv/execute_to_memory_SHIFT_CTRL [0]),
    .I2(\VexRiscv/execute_to_memory_SHIFT_RIGHT [10]),
    .I3(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [21]),
    .I4(\VexRiscv/execute_to_memory_SHIFT_RIGHT [21]),
    .O(N2781)
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux__zz_43_14  (
    .I0(\VexRiscv/memory_arbitration_isValid_6598 ),
    .I1(\VexRiscv/memory_DivPlugin_div_result [21]),
    .I2(\VexRiscv/execute_to_memory_IS_DIV_6783 ),
    .I3(N2781),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [21]),
    .O(\VexRiscv/_zz_43_ [21])
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Mmux__zz_43_2_SW0  (
    .I0(\VexRiscv/execute_to_memory_SHIFT_CTRL [1]),
    .I1(\VexRiscv/execute_to_memory_SHIFT_CTRL [0]),
    .I2(\VexRiscv/execute_to_memory_SHIFT_RIGHT [21]),
    .I3(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [10]),
    .I4(\VexRiscv/execute_to_memory_SHIFT_RIGHT [10]),
    .O(N2801)
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux__zz_43_2  (
    .I0(\VexRiscv/memory_arbitration_isValid_6598 ),
    .I1(\VexRiscv/memory_DivPlugin_div_result [10]),
    .I2(\VexRiscv/execute_to_memory_IS_DIV_6783 ),
    .I3(N2801),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [10]),
    .O(\VexRiscv/_zz_43_ [10])
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Mmux__zz_43_13_SW0  (
    .I0(\VexRiscv/execute_to_memory_SHIFT_CTRL [1]),
    .I1(\VexRiscv/execute_to_memory_SHIFT_CTRL [0]),
    .I2(\VexRiscv/execute_to_memory_SHIFT_RIGHT [11]),
    .I3(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [20]),
    .I4(\VexRiscv/execute_to_memory_SHIFT_RIGHT [20]),
    .O(N2821)
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux__zz_43_13  (
    .I0(\VexRiscv/memory_arbitration_isValid_6598 ),
    .I1(\VexRiscv/memory_DivPlugin_div_result [20]),
    .I2(\VexRiscv/execute_to_memory_IS_DIV_6783 ),
    .I3(N2821),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [20]),
    .O(\VexRiscv/_zz_43_ [20])
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Mmux__zz_43_3_SW0  (
    .I0(\VexRiscv/execute_to_memory_SHIFT_CTRL [1]),
    .I1(\VexRiscv/execute_to_memory_SHIFT_CTRL [0]),
    .I2(\VexRiscv/execute_to_memory_SHIFT_RIGHT [20]),
    .I3(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [11]),
    .I4(\VexRiscv/execute_to_memory_SHIFT_RIGHT [11]),
    .O(N2841)
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux__zz_43_3  (
    .I0(\VexRiscv/memory_arbitration_isValid_6598 ),
    .I1(\VexRiscv/memory_DivPlugin_div_result [11]),
    .I2(\VexRiscv/execute_to_memory_IS_DIV_6783 ),
    .I3(N2841),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [11]),
    .O(\VexRiscv/_zz_43_ [11])
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Mmux__zz_43_11_SW0  (
    .I0(\VexRiscv/execute_to_memory_SHIFT_CTRL [1]),
    .I1(\VexRiscv/execute_to_memory_SHIFT_CTRL [0]),
    .I2(\VexRiscv/execute_to_memory_SHIFT_RIGHT [12]),
    .I3(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [19]),
    .I4(\VexRiscv/execute_to_memory_SHIFT_RIGHT [19]),
    .O(N2861)
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux__zz_43_11  (
    .I0(\VexRiscv/memory_arbitration_isValid_6598 ),
    .I1(\VexRiscv/memory_DivPlugin_div_result [19]),
    .I2(\VexRiscv/execute_to_memory_IS_DIV_6783 ),
    .I3(N2861),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [19]),
    .O(\VexRiscv/_zz_43_ [19])
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Mmux__zz_43_4_SW0  (
    .I0(\VexRiscv/execute_to_memory_SHIFT_CTRL [1]),
    .I1(\VexRiscv/execute_to_memory_SHIFT_CTRL [0]),
    .I2(\VexRiscv/execute_to_memory_SHIFT_RIGHT [19]),
    .I3(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [12]),
    .I4(\VexRiscv/execute_to_memory_SHIFT_RIGHT [12]),
    .O(N2881)
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux__zz_43_4  (
    .I0(\VexRiscv/memory_arbitration_isValid_6598 ),
    .I1(\VexRiscv/memory_DivPlugin_div_result [12]),
    .I2(\VexRiscv/execute_to_memory_IS_DIV_6783 ),
    .I3(N2881),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [12]),
    .O(\VexRiscv/_zz_43_ [12])
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Mmux__zz_43_10_SW0  (
    .I0(\VexRiscv/execute_to_memory_SHIFT_CTRL [1]),
    .I1(\VexRiscv/execute_to_memory_SHIFT_CTRL [0]),
    .I2(\VexRiscv/execute_to_memory_SHIFT_RIGHT [13]),
    .I3(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [18]),
    .I4(\VexRiscv/execute_to_memory_SHIFT_RIGHT [18]),
    .O(N2901)
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux__zz_43_10  (
    .I0(\VexRiscv/memory_arbitration_isValid_6598 ),
    .I1(\VexRiscv/memory_DivPlugin_div_result [18]),
    .I2(\VexRiscv/execute_to_memory_IS_DIV_6783 ),
    .I3(N2901),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [18]),
    .O(\VexRiscv/_zz_43_ [18])
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Mmux__zz_43_5_SW0  (
    .I0(\VexRiscv/execute_to_memory_SHIFT_CTRL [1]),
    .I1(\VexRiscv/execute_to_memory_SHIFT_CTRL [0]),
    .I2(\VexRiscv/execute_to_memory_SHIFT_RIGHT [18]),
    .I3(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [13]),
    .I4(\VexRiscv/execute_to_memory_SHIFT_RIGHT [13]),
    .O(N2921)
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \VexRiscv/Mmux__zz_43_5  (
    .I0(\VexRiscv/memory_arbitration_isValid_6598 ),
    .I1(\VexRiscv/memory_DivPlugin_div_result [13]),
    .I2(\VexRiscv/execute_to_memory_IS_DIV_6783 ),
    .I3(N2921),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [13]),
    .O(\VexRiscv/_zz_43_ [13])
  );
  LUT6 #(
    .INIT ( 64'hA0A0FFCCA0A000CC ))
  \VexRiscv/Mmux__zz_89_32  (
    .I0(\VexRiscv/memory_to_writeBack_MUL_LOW [11]),
    .I1(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [11]),
    .I2(\VexRiscv/Mmux__zz_89_2 ),
    .I3(\VexRiscv/_zz_260_ ),
    .I4(\VexRiscv/writeBack_arbitration_isValid_writeBack_IS_MUL_AND_712_o ),
    .I5(\VexRiscv/_n6056 [10]),
    .O(\VexRiscv/Mmux__zz_89_33 )
  );
  LUT6 #(
    .INIT ( 64'h888A8880DDDFDDD5 ))
  \VexRiscv/Mmux__zz_89_11  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_writeBack_IS_MUL_AND_712_o ),
    .I1(\VexRiscv/writeBack_MulPlugin_result [51]),
    .I2(\VexRiscv/memory_to_writeBack_INSTRUCTION[12] ),
    .I3(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I4(\VexRiscv/memory_to_writeBack_MUL_LOW [19]),
    .I5(N2941),
    .O(\VexRiscv/_zz_89_ [19])
  );
  LUT4 #(
    .INIT ( 16'hFDFF ))
  \VexRiscv/_zz_418_<19>1_SW0  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [2]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [13]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [12]),
    .O(N2961)
  );
  LUT6 #(
    .INIT ( 64'h1111000115150505 ))
  \VexRiscv/_zz_418_<19>1  (
    .I0(N2961),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [14]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [25]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [30]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [5]),
    .O(\VexRiscv/_zz_418_ [19])
  );
  LUT6 #(
    .INIT ( 64'h2202220E2202EE0E ))
  \VexRiscv/_zz_148_<14>21  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [5]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [12]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [13]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [25]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .O(\VexRiscv/_zz_148_<14>2 )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \VexRiscv/_zz_148_<14>22  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [2]),
    .I1(\VexRiscv/_zz_148_<14>2 ),
    .O(\VexRiscv/_zz_148_[14] )
  );
  LUT3 #(
    .INIT ( 8'hFD ))
  \VexRiscv/_zz_417_2_SW0  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [12]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [13]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [2]),
    .O(N298)
  );
  LUT6 #(
    .INIT ( 64'h0200020002002220 ))
  \VexRiscv/_zz_417_2  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [14]),
    .I1(N298),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [5]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [25]),
    .O(\VexRiscv/_zz_417_ )
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \VexRiscv/_zz_148_<24>1_SW0  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [12]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [13]),
    .O(N300)
  );
  LUT6 #(
    .INIT ( 64'hEEFFEEA2EEFFEEFF ))
  \VexRiscv/_zz_148_<24>1  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .I2(N300),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [3]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [2]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [5]),
    .O(\VexRiscv/_zz_148_[24] )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \VexRiscv/zz_208__execute_RS2[31]_AND_1379_o1  (
    .I0(\VexRiscv/decode_to_execute_RS2 [18]),
    .I1(\VexRiscv/decode_to_execute_RS2 [19]),
    .I2(\VexRiscv/decode_to_execute_RS2 [16]),
    .I3(\VexRiscv/decode_to_execute_RS2 [17]),
    .I4(\VexRiscv/decode_to_execute_RS2 [14]),
    .I5(\VexRiscv/decode_to_execute_RS2 [15]),
    .O(\VexRiscv/zz_208__execute_RS2[31]_AND_1379_o1_8640 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \VexRiscv/zz_208__execute_RS2[31]_AND_1379_o2  (
    .I0(\VexRiscv/decode_to_execute_RS2 [24]),
    .I1(\VexRiscv/decode_to_execute_RS2 [25]),
    .I2(\VexRiscv/decode_to_execute_RS2 [22]),
    .I3(\VexRiscv/decode_to_execute_RS2 [23]),
    .I4(\VexRiscv/decode_to_execute_RS2 [20]),
    .I5(\VexRiscv/decode_to_execute_RS2 [21]),
    .O(\VexRiscv/zz_208__execute_RS2[31]_AND_1379_o2_8641 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \VexRiscv/zz_208__execute_RS2[31]_AND_1379_o3  (
    .I0(\VexRiscv/decode_to_execute_RS2 [4]),
    .I1(\VexRiscv/decode_to_execute_RS2 [5]),
    .I2(\VexRiscv/decode_to_execute_RS2 [2]),
    .I3(\VexRiscv/decode_to_execute_RS2 [3]),
    .I4(\VexRiscv/decode_to_execute_RS2 [0]),
    .I5(\VexRiscv/decode_to_execute_RS2 [1]),
    .O(\VexRiscv/zz_208__execute_RS2[31]_AND_1379_o3_8642 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \VexRiscv/zz_208__execute_RS2[31]_AND_1379_o4  (
    .I0(\VexRiscv/decode_to_execute_RS2 [12]),
    .I1(\VexRiscv/decode_to_execute_RS2 [13]),
    .I2(\VexRiscv/decode_to_execute_RS2 [10]),
    .I3(\VexRiscv/decode_to_execute_RS2 [11]),
    .I4(\VexRiscv/decode_to_execute_RS2 [6]),
    .I5(\VexRiscv/decode_to_execute_RS2 [7]),
    .O(\VexRiscv/zz_208__execute_RS2[31]_AND_1379_o4_8643 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \VexRiscv/zz_208__execute_RS2[31]_AND_1379_o5  (
    .I0(\VexRiscv/decode_to_execute_RS2 [30]),
    .I1(\VexRiscv/decode_to_execute_RS2 [31]),
    .I2(\VexRiscv/decode_to_execute_RS2 [28]),
    .I3(\VexRiscv/decode_to_execute_RS2 [29]),
    .I4(\VexRiscv/decode_to_execute_RS2 [26]),
    .I5(\VexRiscv/decode_to_execute_RS2 [27]),
    .O(\VexRiscv/zz_208__execute_RS2[31]_AND_1379_o5_8644 )
  );
  LUT3 #(
    .INIT ( 8'hFD ))
  \VexRiscv/zz_208__execute_RS2[31]_AND_1379_o6  (
    .I0(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_6787 ),
    .I1(\VexRiscv/decode_to_execute_RS2 [9]),
    .I2(\VexRiscv/decode_to_execute_RS2 [8]),
    .O(\VexRiscv/zz_208__execute_RS2[31]_AND_1379_o6_8645 )
  );
  LUT6 #(
    .INIT ( 64'hF888F00000000000 ))
  \VexRiscv/Mmux_decode_RS11411  (
    .I0(\VexRiscv/_zz_175_ [9]),
    .I1(\VexRiscv/_zz_173__7417 ),
    .I2(\VexRiscv/_zz_242_ [9]),
    .I3(\VexRiscv/_zz_173_181 ),
    .I4(\VexRiscv/zz_174_[4]_decode_INSTRUCTION[24]_equal_347_o ),
    .I5(\VexRiscv/_zz_261_181 ),
    .O(\VexRiscv/Mmux_decode_RS1141_8646 )
  );
  LUT6 #(
    .INIT ( 64'hFFAAFFAAC0AA00AA ))
  \VexRiscv/Mmux_decode_RS11412  (
    .I0(\VexRiscv/_zz_43_ [9]),
    .I1(\VexRiscv/_zz_261_ ),
    .I2(\VexRiscv/_zz_177_ ),
    .I3(\VexRiscv/_zz_263_181 ),
    .I4(\VexRiscv/_zz_89_ [9]),
    .I5(\VexRiscv/Mmux_decode_RS1141_8646 ),
    .O(\VexRiscv/Mmux_decode_RS11411_8647 )
  );
  LUT6 #(
    .INIT ( 64'hF888F00000000000 ))
  \VexRiscv/Mmux_decode_RS11101  (
    .I0(\VexRiscv/_zz_175_ [0]),
    .I1(\VexRiscv/_zz_173__7417 ),
    .I2(\VexRiscv/_zz_242_ [0]),
    .I3(\VexRiscv/_zz_173_181 ),
    .I4(\VexRiscv/zz_174_[4]_decode_INSTRUCTION[24]_equal_347_o ),
    .I5(\VexRiscv/_zz_261_181 ),
    .O(\VexRiscv/Mmux_decode_RS1110 )
  );
  LUT6 #(
    .INIT ( 64'hFFAAFFAAC0AA00AA ))
  \VexRiscv/Mmux_decode_RS11102  (
    .I0(\VexRiscv/_zz_43_ [0]),
    .I1(\VexRiscv/_zz_261_ ),
    .I2(\VexRiscv/_zz_177_ ),
    .I3(\VexRiscv/_zz_263_181 ),
    .I4(\VexRiscv/_zz_89_ [0]),
    .I5(\VexRiscv/Mmux_decode_RS1110 ),
    .O(\VexRiscv/Mmux_decode_RS11102_8649 )
  );
  LUT6 #(
    .INIT ( 64'hF888F00000000000 ))
  \VexRiscv/Mmux_decode_RS11431  (
    .I0(\VexRiscv/_zz_175_ [0]),
    .I1(\VexRiscv/_zz_173__7417 ),
    .I2(\VexRiscv/_zz_241_ [0]),
    .I3(\VexRiscv/_zz_173_110 ),
    .I4(\VexRiscv/zz_174_[4]_decode_INSTRUCTION[19]_equal_359_o ),
    .I5(\VexRiscv/_zz_261_110 ),
    .O(\VexRiscv/Mmux_decode_RS1143_8650 )
  );
  LUT6 #(
    .INIT ( 64'hFFAAFFAAC0AA00AA ))
  \VexRiscv/Mmux_decode_RS11432  (
    .I0(\VexRiscv/_zz_43_ [0]),
    .I1(\VexRiscv/_zz_261_ ),
    .I2(\VexRiscv/_zz_176_ ),
    .I3(\VexRiscv/_zz_263_110 ),
    .I4(\VexRiscv/_zz_89_ [0]),
    .I5(\VexRiscv/Mmux_decode_RS1143_8650 ),
    .O(\VexRiscv/Mmux_decode_RS11431_8651 )
  );
  LUT6 #(
    .INIT ( 64'hF888F00000000000 ))
  \VexRiscv/Mmux_decode_RS1101  (
    .I0(\VexRiscv/_zz_175_ [18]),
    .I1(\VexRiscv/_zz_173__7417 ),
    .I2(\VexRiscv/_zz_241_ [18]),
    .I3(\VexRiscv/_zz_173_110 ),
    .I4(\VexRiscv/zz_174_[4]_decode_INSTRUCTION[19]_equal_359_o ),
    .I5(\VexRiscv/_zz_261_110 ),
    .O(\VexRiscv/Mmux_decode_RS110 )
  );
  LUT6 #(
    .INIT ( 64'hFFAAFFAAC0AA00AA ))
  \VexRiscv/Mmux_decode_RS1102  (
    .I0(\VexRiscv/_zz_43_ [18]),
    .I1(\VexRiscv/_zz_261_ ),
    .I2(\VexRiscv/_zz_176_ ),
    .I3(\VexRiscv/_zz_263_110 ),
    .I4(\VexRiscv/_zz_89_ [18]),
    .I5(\VexRiscv/Mmux_decode_RS110 ),
    .O(\VexRiscv/Mmux_decode_RS1101_8653 )
  );
  LUT6 #(
    .INIT ( 64'hF888F00000000000 ))
  \VexRiscv/Mmux_decode_RS11191  (
    .I0(\VexRiscv/_zz_175_ [18]),
    .I1(\VexRiscv/_zz_173__7417 ),
    .I2(\VexRiscv/_zz_242_ [18]),
    .I3(\VexRiscv/_zz_173_181 ),
    .I4(\VexRiscv/zz_174_[4]_decode_INSTRUCTION[24]_equal_347_o ),
    .I5(\VexRiscv/_zz_261_181 ),
    .O(\VexRiscv/Mmux_decode_RS1119_8654 )
  );
  LUT6 #(
    .INIT ( 64'hFFAAFFAAC0AA00AA ))
  \VexRiscv/Mmux_decode_RS11192  (
    .I0(\VexRiscv/_zz_43_ [18]),
    .I1(\VexRiscv/_zz_261_ ),
    .I2(\VexRiscv/_zz_177_ ),
    .I3(\VexRiscv/_zz_263_181 ),
    .I4(\VexRiscv/_zz_89_ [18]),
    .I5(\VexRiscv/Mmux_decode_RS1119_8654 ),
    .O(\VexRiscv/Mmux_decode_RS11191_8655 )
  );
  LUT6 #(
    .INIT ( 64'hF888F00000000000 ))
  \VexRiscv/Mmux_decode_RS11111  (
    .I0(\VexRiscv/_zz_175_ [10]),
    .I1(\VexRiscv/_zz_173__7417 ),
    .I2(\VexRiscv/_zz_242_ [10]),
    .I3(\VexRiscv/_zz_173_181 ),
    .I4(\VexRiscv/zz_174_[4]_decode_INSTRUCTION[24]_equal_347_o ),
    .I5(\VexRiscv/_zz_261_181 ),
    .O(\VexRiscv/Mmux_decode_RS1111_8656 )
  );
  LUT6 #(
    .INIT ( 64'hFFAAFFAAC0AA00AA ))
  \VexRiscv/Mmux_decode_RS11112  (
    .I0(\VexRiscv/_zz_43_ [10]),
    .I1(\VexRiscv/_zz_261_ ),
    .I2(\VexRiscv/_zz_177_ ),
    .I3(\VexRiscv/_zz_263_181 ),
    .I4(\VexRiscv/_zz_89_ [10]),
    .I5(\VexRiscv/Mmux_decode_RS1111_8656 ),
    .O(\VexRiscv/Mmux_decode_RS11111_8657 )
  );
  LUT6 #(
    .INIT ( 64'hF888F00000000000 ))
  \VexRiscv/Mmux_decode_RS1210  (
    .I0(\VexRiscv/_zz_175_ [10]),
    .I1(\VexRiscv/_zz_173__7417 ),
    .I2(\VexRiscv/_zz_241_ [10]),
    .I3(\VexRiscv/_zz_173_110 ),
    .I4(\VexRiscv/zz_174_[4]_decode_INSTRUCTION[19]_equal_359_o ),
    .I5(\VexRiscv/_zz_261_110 ),
    .O(\VexRiscv/Mmux_decode_RS12 )
  );
  LUT6 #(
    .INIT ( 64'hFFAAFFAAC0AA00AA ))
  \VexRiscv/Mmux_decode_RS1211  (
    .I0(\VexRiscv/_zz_43_ [10]),
    .I1(\VexRiscv/_zz_261_ ),
    .I2(\VexRiscv/_zz_176_ ),
    .I3(\VexRiscv/_zz_263_110 ),
    .I4(\VexRiscv/_zz_89_ [10]),
    .I5(\VexRiscv/Mmux_decode_RS12 ),
    .O(\VexRiscv/Mmux_decode_RS121 )
  );
  LUT6 #(
    .INIT ( 64'hF888F00000000000 ))
  \VexRiscv/Mmux_decode_RS1111  (
    .I0(\VexRiscv/_zz_175_ [19]),
    .I1(\VexRiscv/_zz_173__7417 ),
    .I2(\VexRiscv/_zz_241_ [19]),
    .I3(\VexRiscv/_zz_173_110 ),
    .I4(\VexRiscv/zz_174_[4]_decode_INSTRUCTION[19]_equal_359_o ),
    .I5(\VexRiscv/_zz_261_110 ),
    .O(\VexRiscv/Mmux_decode_RS111 )
  );
  LUT6 #(
    .INIT ( 64'hFFAAFFAAC0AA00AA ))
  \VexRiscv/Mmux_decode_RS1119  (
    .I0(\VexRiscv/_zz_43_ [19]),
    .I1(\VexRiscv/_zz_261_ ),
    .I2(\VexRiscv/_zz_176_ ),
    .I3(\VexRiscv/_zz_263_110 ),
    .I4(\VexRiscv/_zz_89_ [19]),
    .I5(\VexRiscv/Mmux_decode_RS111 ),
    .O(\VexRiscv/Mmux_decode_RS1112 )
  );
  LUT6 #(
    .INIT ( 64'hF888F00000000000 ))
  \VexRiscv/Mmux_decode_RS11201  (
    .I0(\VexRiscv/_zz_175_ [19]),
    .I1(\VexRiscv/_zz_173__7417 ),
    .I2(\VexRiscv/_zz_242_ [19]),
    .I3(\VexRiscv/_zz_173_181 ),
    .I4(\VexRiscv/zz_174_[4]_decode_INSTRUCTION[24]_equal_347_o ),
    .I5(\VexRiscv/_zz_261_181 ),
    .O(\VexRiscv/Mmux_decode_RS1120 )
  );
  LUT6 #(
    .INIT ( 64'hFFAAFFAAC0AA00AA ))
  \VexRiscv/Mmux_decode_RS11202  (
    .I0(\VexRiscv/_zz_43_ [19]),
    .I1(\VexRiscv/_zz_261_ ),
    .I2(\VexRiscv/_zz_177_ ),
    .I3(\VexRiscv/_zz_263_181 ),
    .I4(\VexRiscv/_zz_89_ [19]),
    .I5(\VexRiscv/Mmux_decode_RS1120 ),
    .O(\VexRiscv/Mmux_decode_RS11201_8663 )
  );
  LUT6 #(
    .INIT ( 64'h6FF6FFFFFFFF6FF6 ))
  \VexRiscv/_zz_177_5_SW0  (
    .I0(\VexRiscv/memory_to_writeBack_INSTRUCTION[9] ),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [22]),
    .I2(\VexRiscv/memory_to_writeBack_INSTRUCTION[8] ),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [21]),
    .I4(\VexRiscv/memory_to_writeBack_INSTRUCTION[10] ),
    .I5(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [23]),
    .O(N302)
  );
  LUT5 #(
    .INIT ( 32'h41000041 ))
  \VexRiscv/_zz_177_5  (
    .I0(N302),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [24]),
    .I2(\VexRiscv/memory_to_writeBack_INSTRUCTION[11] ),
    .I3(\VexRiscv/memory_to_writeBack_INSTRUCTION[7] ),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [20]),
    .O(\VexRiscv/_zz_177_ )
  );
  LUT6 #(
    .INIT ( 64'hF888F00000000000 ))
  \VexRiscv/Mmux_decode_RS11121  (
    .I0(\VexRiscv/_zz_175_ [11]),
    .I1(\VexRiscv/_zz_173__7417 ),
    .I2(\VexRiscv/_zz_242_ [11]),
    .I3(\VexRiscv/_zz_173_181 ),
    .I4(\VexRiscv/zz_174_[4]_decode_INSTRUCTION[24]_equal_347_o ),
    .I5(\VexRiscv/_zz_261_181 ),
    .O(\VexRiscv/Mmux_decode_RS11121_8665 )
  );
  LUT6 #(
    .INIT ( 64'hFFAAFFAAC0AA00AA ))
  \VexRiscv/Mmux_decode_RS11122  (
    .I0(\VexRiscv/_zz_43_ [11]),
    .I1(\VexRiscv/_zz_261_ ),
    .I2(\VexRiscv/_zz_177_ ),
    .I3(\VexRiscv/_zz_263_181 ),
    .I4(\VexRiscv/_zz_89_ [11]),
    .I5(\VexRiscv/Mmux_decode_RS11121_8665 ),
    .O(\VexRiscv/Mmux_decode_RS11122_8666 )
  );
  LUT6 #(
    .INIT ( 64'hF888F00000000000 ))
  \VexRiscv/Mmux_decode_RS133  (
    .I0(\VexRiscv/_zz_175_ [11]),
    .I1(\VexRiscv/_zz_173__7417 ),
    .I2(\VexRiscv/_zz_241_ [11]),
    .I3(\VexRiscv/_zz_173_110 ),
    .I4(\VexRiscv/zz_174_[4]_decode_INSTRUCTION[19]_equal_359_o ),
    .I5(\VexRiscv/_zz_261_110 ),
    .O(\VexRiscv/Mmux_decode_RS13 )
  );
  LUT6 #(
    .INIT ( 64'hFFAAFFAAC0AA00AA ))
  \VexRiscv/Mmux_decode_RS134  (
    .I0(\VexRiscv/_zz_43_ [11]),
    .I1(\VexRiscv/_zz_261_ ),
    .I2(\VexRiscv/_zz_176_ ),
    .I3(\VexRiscv/_zz_263_110 ),
    .I4(\VexRiscv/_zz_89_ [11]),
    .I5(\VexRiscv/Mmux_decode_RS13 ),
    .O(\VexRiscv/Mmux_decode_RS131 )
  );
  LUT6 #(
    .INIT ( 64'h6FF6FFFFFFFF6FF6 ))
  \VexRiscv/_zz_176_5_SW0  (
    .I0(\VexRiscv/memory_to_writeBack_INSTRUCTION[8] ),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [16]),
    .I2(\VexRiscv/memory_to_writeBack_INSTRUCTION[7] ),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [15]),
    .I4(\VexRiscv/memory_to_writeBack_INSTRUCTION[9] ),
    .I5(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [17]),
    .O(N304)
  );
  LUT5 #(
    .INIT ( 32'h41000041 ))
  \VexRiscv/_zz_176_5  (
    .I0(N304),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [18]),
    .I2(\VexRiscv/memory_to_writeBack_INSTRUCTION[10] ),
    .I3(\VexRiscv/memory_to_writeBack_INSTRUCTION[11] ),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [19]),
    .O(\VexRiscv/_zz_176_ )
  );
  LUT6 #(
    .INIT ( 64'hF888F00000000000 ))
  \VexRiscv/Mmux_decode_RS11210  (
    .I0(\VexRiscv/_zz_175_ [1]),
    .I1(\VexRiscv/_zz_173__7417 ),
    .I2(\VexRiscv/_zz_241_ [1]),
    .I3(\VexRiscv/_zz_173_110 ),
    .I4(\VexRiscv/zz_174_[4]_decode_INSTRUCTION[19]_equal_359_o ),
    .I5(\VexRiscv/_zz_261_110 ),
    .O(\VexRiscv/Mmux_decode_RS112 )
  );
  LUT6 #(
    .INIT ( 64'hFFAAFFAAC0AA00AA ))
  \VexRiscv/Mmux_decode_RS11211  (
    .I0(\VexRiscv/_zz_43_ [1]),
    .I1(\VexRiscv/_zz_261_ ),
    .I2(\VexRiscv/_zz_176_ ),
    .I3(\VexRiscv/_zz_263_110 ),
    .I4(\VexRiscv/_zz_89_ [1]),
    .I5(\VexRiscv/Mmux_decode_RS112 ),
    .O(\VexRiscv/Mmux_decode_RS1121 )
  );
  LUT6 #(
    .INIT ( 64'hF888F00000000000 ))
  \VexRiscv/Mmux_decode_RS11213  (
    .I0(\VexRiscv/_zz_175_ [1]),
    .I1(\VexRiscv/_zz_173__7417 ),
    .I2(\VexRiscv/_zz_242_ [1]),
    .I3(\VexRiscv/_zz_173_181 ),
    .I4(\VexRiscv/zz_174_[4]_decode_INSTRUCTION[24]_equal_347_o ),
    .I5(\VexRiscv/_zz_261_181 ),
    .O(\VexRiscv/Mmux_decode_RS11211_8672 )
  );
  LUT6 #(
    .INIT ( 64'hFFAAFFAAC0AA00AA ))
  \VexRiscv/Mmux_decode_RS11214  (
    .I0(\VexRiscv/_zz_43_ [1]),
    .I1(\VexRiscv/_zz_261_ ),
    .I2(\VexRiscv/_zz_177_ ),
    .I3(\VexRiscv/_zz_263_181 ),
    .I4(\VexRiscv/_zz_89_ [1]),
    .I5(\VexRiscv/Mmux_decode_RS11211_8672 ),
    .O(\VexRiscv/Mmux_decode_RS11212_8673 )
  );
  LUT6 #(
    .INIT ( 64'hF888F00000000000 ))
  \VexRiscv/Mmux_decode_RS11131  (
    .I0(\VexRiscv/_zz_175_ [12]),
    .I1(\VexRiscv/_zz_173__7417 ),
    .I2(\VexRiscv/_zz_242_ [12]),
    .I3(\VexRiscv/_zz_173_181 ),
    .I4(\VexRiscv/zz_174_[4]_decode_INSTRUCTION[24]_equal_347_o ),
    .I5(\VexRiscv/_zz_261_181 ),
    .O(\VexRiscv/Mmux_decode_RS1113 )
  );
  LUT6 #(
    .INIT ( 64'hFFAAFFAAC0AA00AA ))
  \VexRiscv/Mmux_decode_RS11132  (
    .I0(\VexRiscv/_zz_43_ [12]),
    .I1(\VexRiscv/_zz_261_ ),
    .I2(\VexRiscv/_zz_177_ ),
    .I3(\VexRiscv/_zz_263_181 ),
    .I4(\VexRiscv/_zz_89_ [12]),
    .I5(\VexRiscv/Mmux_decode_RS1113 ),
    .O(\VexRiscv/Mmux_decode_RS11131_8675 )
  );
  LUT6 #(
    .INIT ( 64'hF888F00000000000 ))
  \VexRiscv/Mmux_decode_RS141  (
    .I0(\VexRiscv/_zz_175_ [12]),
    .I1(\VexRiscv/_zz_173__7417 ),
    .I2(\VexRiscv/_zz_241_ [12]),
    .I3(\VexRiscv/_zz_173_110 ),
    .I4(\VexRiscv/zz_174_[4]_decode_INSTRUCTION[19]_equal_359_o ),
    .I5(\VexRiscv/_zz_261_110 ),
    .O(\VexRiscv/Mmux_decode_RS14 )
  );
  LUT6 #(
    .INIT ( 64'hFFAAFFAAC0AA00AA ))
  \VexRiscv/Mmux_decode_RS142  (
    .I0(\VexRiscv/_zz_43_ [12]),
    .I1(\VexRiscv/_zz_261_ ),
    .I2(\VexRiscv/_zz_176_ ),
    .I3(\VexRiscv/_zz_263_110 ),
    .I4(\VexRiscv/_zz_89_ [12]),
    .I5(\VexRiscv/Mmux_decode_RS14 ),
    .O(\VexRiscv/Mmux_decode_RS141_8677 )
  );
  LUT6 #(
    .INIT ( 64'hF888F00000000000 ))
  \VexRiscv/Mmux_decode_RS11391  (
    .I0(\VexRiscv/_zz_175_ [7]),
    .I1(\VexRiscv/_zz_173__7417 ),
    .I2(\VexRiscv/_zz_242_ [7]),
    .I3(\VexRiscv/_zz_173_181 ),
    .I4(\VexRiscv/zz_174_[4]_decode_INSTRUCTION[24]_equal_347_o ),
    .I5(\VexRiscv/_zz_261_181 ),
    .O(\VexRiscv/Mmux_decode_RS1139_8678 )
  );
  LUT6 #(
    .INIT ( 64'hFFAAFFAAC0AA00AA ))
  \VexRiscv/Mmux_decode_RS11392  (
    .I0(\VexRiscv/_zz_43_ [7]),
    .I1(\VexRiscv/_zz_261_ ),
    .I2(\VexRiscv/_zz_177_ ),
    .I3(\VexRiscv/_zz_263_181 ),
    .I4(\VexRiscv/_zz_89_ [7]),
    .I5(\VexRiscv/Mmux_decode_RS1139_8678 ),
    .O(\VexRiscv/Mmux_decode_RS11391_8679 )
  );
  LUT6 #(
    .INIT ( 64'hF888F00000000000 ))
  \VexRiscv/Mmux_decode_RS1301  (
    .I0(\VexRiscv/_zz_175_ [7]),
    .I1(\VexRiscv/_zz_173__7417 ),
    .I2(\VexRiscv/_zz_241_ [7]),
    .I3(\VexRiscv/_zz_173_110 ),
    .I4(\VexRiscv/zz_174_[4]_decode_INSTRUCTION[19]_equal_359_o ),
    .I5(\VexRiscv/_zz_261_110 ),
    .O(\VexRiscv/Mmux_decode_RS130 )
  );
  LUT6 #(
    .INIT ( 64'hFFAAFFAAC0AA00AA ))
  \VexRiscv/Mmux_decode_RS1302  (
    .I0(\VexRiscv/_zz_43_ [7]),
    .I1(\VexRiscv/_zz_261_ ),
    .I2(\VexRiscv/_zz_176_ ),
    .I3(\VexRiscv/_zz_263_110 ),
    .I4(\VexRiscv/_zz_89_ [7]),
    .I5(\VexRiscv/Mmux_decode_RS130 ),
    .O(\VexRiscv/Mmux_decode_RS1301_8681 )
  );
  LUT6 #(
    .INIT ( 64'hF888F00000000000 ))
  \VexRiscv/Mmux_decode_RS1139  (
    .I0(\VexRiscv/_zz_175_ [20]),
    .I1(\VexRiscv/_zz_173__7417 ),
    .I2(\VexRiscv/_zz_241_ [20]),
    .I3(\VexRiscv/_zz_173_110 ),
    .I4(\VexRiscv/zz_174_[4]_decode_INSTRUCTION[19]_equal_359_o ),
    .I5(\VexRiscv/_zz_261_110 ),
    .O(\VexRiscv/Mmux_decode_RS113 )
  );
  LUT6 #(
    .INIT ( 64'hFFAAFFAAC0AA00AA ))
  \VexRiscv/Mmux_decode_RS11310  (
    .I0(\VexRiscv/_zz_43_ [20]),
    .I1(\VexRiscv/_zz_261_ ),
    .I2(\VexRiscv/_zz_176_ ),
    .I3(\VexRiscv/_zz_263_110 ),
    .I4(\VexRiscv/_zz_89_ [20]),
    .I5(\VexRiscv/Mmux_decode_RS113 ),
    .O(\VexRiscv/Mmux_decode_RS1131 )
  );
  LUT6 #(
    .INIT ( 64'hF888F00000000000 ))
  \VexRiscv/Mmux_decode_RS11221  (
    .I0(\VexRiscv/_zz_175_ [20]),
    .I1(\VexRiscv/_zz_173__7417 ),
    .I2(\VexRiscv/_zz_242_ [20]),
    .I3(\VexRiscv/_zz_173_181 ),
    .I4(\VexRiscv/zz_174_[4]_decode_INSTRUCTION[24]_equal_347_o ),
    .I5(\VexRiscv/_zz_261_181 ),
    .O(\VexRiscv/Mmux_decode_RS1122 )
  );
  LUT6 #(
    .INIT ( 64'hFFAAFFAAC0AA00AA ))
  \VexRiscv/Mmux_decode_RS11222  (
    .I0(\VexRiscv/_zz_43_ [20]),
    .I1(\VexRiscv/_zz_261_ ),
    .I2(\VexRiscv/_zz_177_ ),
    .I3(\VexRiscv/_zz_263_181 ),
    .I4(\VexRiscv/_zz_89_ [20]),
    .I5(\VexRiscv/Mmux_decode_RS1122 ),
    .O(\VexRiscv/Mmux_decode_RS11221_8685 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFE0 ))
  \VexRiscv/execute_arbitration_isStuck  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_6597 ),
    .I1(\VexRiscv/memory_arbitration_isValid_6598 ),
    .I2(\VexRiscv/_zz_244_ ),
    .I3(\VexRiscv/memory_arbitration_haltItself ),
    .I4(N308),
    .I5(\VexRiscv/dataCache_1__io_cpu_writeBack_haltIt ),
    .O(\VexRiscv/execute_arbitration_isStuck_4674 )
  );
  LUT5 #(
    .INIT ( 32'hF000CCAA ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT51  (
    .I0(\VexRiscv/memory_to_writeBack_PC [14]),
    .I1(\VexRiscv/execute_to_memory_BRANCH_CALC [14]),
    .I2(\VexRiscv/_zz_117_ [14]),
    .I3(\VexRiscv/_zz_106_ ),
    .I4(\VexRiscv/_zz_105_ ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT5 )
  );
  LUT5 #(
    .INIT ( 32'hFEFCFAF0 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT52  (
    .I0(\VexRiscv/CsrPlugin_mtvec_base [12]),
    .I1(\VexRiscv/CsrPlugin_mepc [14]),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT5 ),
    .I3(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .I4(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT51_8688 )
  );
  LUT6 #(
    .INIT ( 64'h0A0A0A0A0C0C0F00 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT53  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<14> ),
    .I1(\VexRiscv/IBusCachedPlugin_pcs_4 [14]),
    .I2(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .I3(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT51_8688 ),
    .I4(\VexRiscv/_zz_102_ [4]),
    .I5(\VexRiscv/_n5378 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<14> )
  );
  LUT5 #(
    .INIT ( 32'hF000CCAA ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT61  (
    .I0(\VexRiscv/memory_to_writeBack_PC [15]),
    .I1(\VexRiscv/execute_to_memory_BRANCH_CALC [15]),
    .I2(\VexRiscv/_zz_117_ [15]),
    .I3(\VexRiscv/_zz_106_ ),
    .I4(\VexRiscv/_zz_105_ ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT6 )
  );
  LUT5 #(
    .INIT ( 32'hFEFCFAF0 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT62  (
    .I0(\VexRiscv/CsrPlugin_mtvec_base [13]),
    .I1(\VexRiscv/CsrPlugin_mepc [15]),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT6 ),
    .I3(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .I4(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT61_8690 )
  );
  LUT6 #(
    .INIT ( 64'h0A0A0A0A0C0C0F00 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT63  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<15> ),
    .I1(\VexRiscv/IBusCachedPlugin_pcs_4 [15]),
    .I2(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .I3(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT61_8690 ),
    .I4(\VexRiscv/_zz_102_ [4]),
    .I5(\VexRiscv/_n5378 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<15> )
  );
  LUT5 #(
    .INIT ( 32'hF000CCAA ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT71  (
    .I0(\VexRiscv/memory_to_writeBack_PC [16]),
    .I1(\VexRiscv/execute_to_memory_BRANCH_CALC [16]),
    .I2(\VexRiscv/_zz_117_ [16]),
    .I3(\VexRiscv/_zz_106_ ),
    .I4(\VexRiscv/_zz_105_ ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT7 )
  );
  LUT5 #(
    .INIT ( 32'hFEFCFAF0 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT72  (
    .I0(\VexRiscv/CsrPlugin_mtvec_base [14]),
    .I1(\VexRiscv/CsrPlugin_mepc [16]),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT7 ),
    .I3(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .I4(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT71_8692 )
  );
  LUT6 #(
    .INIT ( 64'h0A0A0A0A0C0C0F00 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT73  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<16> ),
    .I1(\VexRiscv/IBusCachedPlugin_pcs_4 [16]),
    .I2(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .I3(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT71_8692 ),
    .I4(\VexRiscv/_zz_102_ [4]),
    .I5(\VexRiscv/_n5378 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<16> )
  );
  LUT5 #(
    .INIT ( 32'hF000CCAA ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT81  (
    .I0(\VexRiscv/memory_to_writeBack_PC [17]),
    .I1(\VexRiscv/execute_to_memory_BRANCH_CALC [17]),
    .I2(\VexRiscv/_zz_117_ [17]),
    .I3(\VexRiscv/_zz_106_ ),
    .I4(\VexRiscv/_zz_105_ ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT8 )
  );
  LUT5 #(
    .INIT ( 32'hFEFCFAF0 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT82  (
    .I0(\VexRiscv/CsrPlugin_mtvec_base [15]),
    .I1(\VexRiscv/CsrPlugin_mepc [17]),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT8 ),
    .I3(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .I4(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT81_8694 )
  );
  LUT6 #(
    .INIT ( 64'h0A0A0A0A0C0C0F00 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT83  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<17> ),
    .I1(\VexRiscv/IBusCachedPlugin_pcs_4 [17]),
    .I2(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .I3(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT81_8694 ),
    .I4(\VexRiscv/_zz_102_ [4]),
    .I5(\VexRiscv/_n5378 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<17> )
  );
  LUT5 #(
    .INIT ( 32'hF000CCAA ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT91  (
    .I0(\VexRiscv/memory_to_writeBack_PC [18]),
    .I1(\VexRiscv/execute_to_memory_BRANCH_CALC [18]),
    .I2(\VexRiscv/_zz_117_ [18]),
    .I3(\VexRiscv/_zz_106_ ),
    .I4(\VexRiscv/_zz_105_ ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT9 )
  );
  LUT5 #(
    .INIT ( 32'hFEFCFAF0 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT92  (
    .I0(\VexRiscv/CsrPlugin_mtvec_base [16]),
    .I1(\VexRiscv/CsrPlugin_mepc [18]),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT9 ),
    .I3(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .I4(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT91_8696 )
  );
  LUT6 #(
    .INIT ( 64'h0A0A0A0A0C0C0F00 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT93  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<18> ),
    .I1(\VexRiscv/IBusCachedPlugin_pcs_4 [18]),
    .I2(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .I3(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT91_8696 ),
    .I4(\VexRiscv/_zz_102_ [4]),
    .I5(\VexRiscv/_n5378 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<18> )
  );
  LUT5 #(
    .INIT ( 32'hF000CCAA ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc21  (
    .I0(\VexRiscv/memory_to_writeBack_PC [10]),
    .I1(\VexRiscv/execute_to_memory_BRANCH_CALC [10]),
    .I2(\VexRiscv/_zz_117_ [10]),
    .I3(\VexRiscv/_zz_106_1_9625 ),
    .I4(\VexRiscv/_zz_105_ ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc2 )
  );
  LUT5 #(
    .INIT ( 32'hFEFCFAF0 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc22  (
    .I0(\VexRiscv/CsrPlugin_mtvec_base [8]),
    .I1(\VexRiscv/CsrPlugin_mepc [10]),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc2 ),
    .I3(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .I4(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc21_8698 )
  );
  LUT5 #(
    .INIT ( 32'hAACFAAC0 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc23  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<10> ),
    .I1(\VexRiscv/IBusCachedPlugin_pcs_4 [10]),
    .I2(\VexRiscv/_zz_102_<4>1_9597 ),
    .I3(\VexRiscv/_n53782_9593 ),
    .I4(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc21_8698 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pc [10])
  );
  LUT5 #(
    .INIT ( 32'hF000CCAA ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT101  (
    .I0(\VexRiscv/memory_to_writeBack_PC [19]),
    .I1(\VexRiscv/execute_to_memory_BRANCH_CALC [19]),
    .I2(\VexRiscv/_zz_117_ [19]),
    .I3(\VexRiscv/_zz_106_ ),
    .I4(\VexRiscv/_zz_105_ ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT10 )
  );
  LUT5 #(
    .INIT ( 32'hFEFCFAF0 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT102  (
    .I0(\VexRiscv/CsrPlugin_mtvec_base [17]),
    .I1(\VexRiscv/CsrPlugin_mepc [19]),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT10 ),
    .I3(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .I4(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT101_8700 )
  );
  LUT6 #(
    .INIT ( 64'hFAFAFAFAFCFCFFF0 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT103  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<19> ),
    .I1(\VexRiscv/IBusCachedPlugin_pcs_4 [19]),
    .I2(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .I3(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT101_8700 ),
    .I4(\VexRiscv/_zz_102_ [4]),
    .I5(\VexRiscv/_n5378 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<19> )
  );
  LUT5 #(
    .INIT ( 32'hF000CCAA ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT111  (
    .I0(\VexRiscv/memory_to_writeBack_PC [20]),
    .I1(\VexRiscv/execute_to_memory_BRANCH_CALC [20]),
    .I2(\VexRiscv/_zz_117_ [20]),
    .I3(\VexRiscv/_zz_106_ ),
    .I4(\VexRiscv/_zz_105_ ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT11 )
  );
  LUT5 #(
    .INIT ( 32'hFEFCFAF0 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT112  (
    .I0(\VexRiscv/CsrPlugin_mtvec_base [18]),
    .I1(\VexRiscv/CsrPlugin_mepc [20]),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT11 ),
    .I3(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .I4(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT111_8702 )
  );
  LUT6 #(
    .INIT ( 64'h0A0A0A0A0C0C0F00 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT113  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<20> ),
    .I1(\VexRiscv/IBusCachedPlugin_pcs_4 [20]),
    .I2(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .I3(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT111_8702 ),
    .I4(\VexRiscv/_zz_102_ [4]),
    .I5(\VexRiscv/_n5378 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<20> )
  );
  LUT5 #(
    .INIT ( 32'hF000CCAA ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT121  (
    .I0(\VexRiscv/memory_to_writeBack_PC [21]),
    .I1(\VexRiscv/execute_to_memory_BRANCH_CALC [21]),
    .I2(\VexRiscv/_zz_117_ [21]),
    .I3(\VexRiscv/_zz_106_ ),
    .I4(\VexRiscv/_zz_105_ ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT12 )
  );
  LUT5 #(
    .INIT ( 32'hFEFCFAF0 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT122  (
    .I0(\VexRiscv/CsrPlugin_mtvec_base [19]),
    .I1(\VexRiscv/CsrPlugin_mepc [21]),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT12 ),
    .I3(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .I4(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT121_8704 )
  );
  LUT6 #(
    .INIT ( 64'h0A0A0A0A0C0C0F00 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT123  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<21> ),
    .I1(\VexRiscv/IBusCachedPlugin_pcs_4 [21]),
    .I2(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .I3(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT121_8704 ),
    .I4(\VexRiscv/_zz_102_ [4]),
    .I5(\VexRiscv/_n5378 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<21> )
  );
  LUT5 #(
    .INIT ( 32'hF000CCAA ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT131  (
    .I0(\VexRiscv/memory_to_writeBack_PC [22]),
    .I1(\VexRiscv/execute_to_memory_BRANCH_CALC [22]),
    .I2(\VexRiscv/_zz_117_ [22]),
    .I3(\VexRiscv/_zz_106_ ),
    .I4(\VexRiscv/_zz_105_ ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT13 )
  );
  LUT5 #(
    .INIT ( 32'hFEFCFAF0 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT132  (
    .I0(\VexRiscv/CsrPlugin_mtvec_base [20]),
    .I1(\VexRiscv/CsrPlugin_mepc [22]),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT13 ),
    .I3(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .I4(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT131_8706 )
  );
  LUT6 #(
    .INIT ( 64'h0A0A0A0A0C0C0F00 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT133  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<22> ),
    .I1(\VexRiscv/IBusCachedPlugin_pcs_4 [22]),
    .I2(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .I3(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT131_8706 ),
    .I4(\VexRiscv/_zz_102_ [4]),
    .I5(\VexRiscv/_n5378 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<22> )
  );
  LUT5 #(
    .INIT ( 32'hF000CCAA ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT141  (
    .I0(\VexRiscv/memory_to_writeBack_PC [23]),
    .I1(\VexRiscv/execute_to_memory_BRANCH_CALC [23]),
    .I2(\VexRiscv/_zz_117_ [23]),
    .I3(\VexRiscv/_zz_106_ ),
    .I4(\VexRiscv/_zz_105_ ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT14 )
  );
  LUT5 #(
    .INIT ( 32'hFEFCFAF0 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT142  (
    .I0(\VexRiscv/CsrPlugin_mtvec_base [21]),
    .I1(\VexRiscv/CsrPlugin_mepc [23]),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT14 ),
    .I3(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .I4(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT141_8708 )
  );
  LUT6 #(
    .INIT ( 64'h0A0A0A0A0C0C0F00 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT143  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<23> ),
    .I1(\VexRiscv/IBusCachedPlugin_pcs_4 [23]),
    .I2(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .I3(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT141_8708 ),
    .I4(\VexRiscv/_zz_102_ [4]),
    .I5(\VexRiscv/_n5378 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<23> )
  );
  LUT5 #(
    .INIT ( 32'hF000CCAA ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT151  (
    .I0(\VexRiscv/memory_to_writeBack_PC [24]),
    .I1(\VexRiscv/execute_to_memory_BRANCH_CALC [24]),
    .I2(\VexRiscv/_zz_117_ [24]),
    .I3(\VexRiscv/_zz_106_ ),
    .I4(\VexRiscv/_zz_105_ ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT15 )
  );
  LUT5 #(
    .INIT ( 32'hFEFCFAF0 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT152  (
    .I0(\VexRiscv/CsrPlugin_mtvec_base [22]),
    .I1(\VexRiscv/CsrPlugin_mepc [24]),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT15 ),
    .I3(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .I4(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT151_8710 )
  );
  LUT6 #(
    .INIT ( 64'h0A0A0A0A0C0C0F00 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT153  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<24> ),
    .I1(\VexRiscv/IBusCachedPlugin_pcs_4 [24]),
    .I2(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .I3(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT151_8710 ),
    .I4(\VexRiscv/_zz_102_ [4]),
    .I5(\VexRiscv/_n5378 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<24> )
  );
  LUT5 #(
    .INIT ( 32'hF000CCAA ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT161  (
    .I0(\VexRiscv/memory_to_writeBack_PC [25]),
    .I1(\VexRiscv/execute_to_memory_BRANCH_CALC [25]),
    .I2(\VexRiscv/_zz_117_ [25]),
    .I3(\VexRiscv/_zz_106_ ),
    .I4(\VexRiscv/_zz_105_ ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT16 )
  );
  LUT5 #(
    .INIT ( 32'hFEFCFAF0 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT162  (
    .I0(\VexRiscv/CsrPlugin_mtvec_base [23]),
    .I1(\VexRiscv/CsrPlugin_mepc [25]),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT16 ),
    .I3(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .I4(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT161_8712 )
  );
  LUT6 #(
    .INIT ( 64'h0A0A0A0A0C0C0F00 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT163  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<25> ),
    .I1(\VexRiscv/IBusCachedPlugin_pcs_4 [25]),
    .I2(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .I3(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT161_8712 ),
    .I4(\VexRiscv/_zz_102_ [4]),
    .I5(\VexRiscv/_n5378 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<25> )
  );
  LUT5 #(
    .INIT ( 32'hF000CCAA ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT171  (
    .I0(\VexRiscv/memory_to_writeBack_PC [26]),
    .I1(\VexRiscv/execute_to_memory_BRANCH_CALC [26]),
    .I2(\VexRiscv/_zz_117_ [26]),
    .I3(\VexRiscv/_zz_106_ ),
    .I4(\VexRiscv/_zz_105_ ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT17 )
  );
  LUT5 #(
    .INIT ( 32'hFEFCFAF0 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT172  (
    .I0(\VexRiscv/CsrPlugin_mtvec_base [24]),
    .I1(\VexRiscv/CsrPlugin_mepc [26]),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT17 ),
    .I3(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .I4(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT171_8714 )
  );
  LUT6 #(
    .INIT ( 64'h0A0A0A0A0C0C0F00 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT173  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<26> ),
    .I1(\VexRiscv/IBusCachedPlugin_pcs_4 [26]),
    .I2(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .I3(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT171_8714 ),
    .I4(\VexRiscv/_zz_102_ [4]),
    .I5(\VexRiscv/_n5378 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<26> )
  );
  LUT5 #(
    .INIT ( 32'hF000CCAA ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT181  (
    .I0(\VexRiscv/memory_to_writeBack_PC [27]),
    .I1(\VexRiscv/execute_to_memory_BRANCH_CALC [27]),
    .I2(\VexRiscv/_zz_117_ [27]),
    .I3(\VexRiscv/_zz_106_ ),
    .I4(\VexRiscv/_zz_105_ ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT18 )
  );
  LUT5 #(
    .INIT ( 32'hFEFCFAF0 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT182  (
    .I0(\VexRiscv/CsrPlugin_mtvec_base [25]),
    .I1(\VexRiscv/CsrPlugin_mepc [27]),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT18 ),
    .I3(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .I4(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT181_8716 )
  );
  LUT6 #(
    .INIT ( 64'h0A0A0A0A0C0C0F00 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT183  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<27> ),
    .I1(\VexRiscv/IBusCachedPlugin_pcs_4 [27]),
    .I2(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .I3(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT181_8716 ),
    .I4(\VexRiscv/_zz_102_ [4]),
    .I5(\VexRiscv/_n5378 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<27> )
  );
  LUT5 #(
    .INIT ( 32'hF000CCAA ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT191  (
    .I0(\VexRiscv/memory_to_writeBack_PC [28]),
    .I1(\VexRiscv/execute_to_memory_BRANCH_CALC [28]),
    .I2(\VexRiscv/_zz_117_ [28]),
    .I3(\VexRiscv/_zz_106_ ),
    .I4(\VexRiscv/_zz_105_ ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT19 )
  );
  LUT5 #(
    .INIT ( 32'hFEFCFAF0 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT192  (
    .I0(\VexRiscv/CsrPlugin_mtvec_base [26]),
    .I1(\VexRiscv/CsrPlugin_mepc [28]),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT19 ),
    .I3(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .I4(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT191_8718 )
  );
  LUT6 #(
    .INIT ( 64'h0A0A0A0A0C0C0F00 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT193  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<28> ),
    .I1(\VexRiscv/IBusCachedPlugin_pcs_4 [28]),
    .I2(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .I3(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT191_8718 ),
    .I4(\VexRiscv/_zz_102_ [4]),
    .I5(\VexRiscv/_n5378 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<28> )
  );
  LUT5 #(
    .INIT ( 32'hF000CCAA ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc41  (
    .I0(\VexRiscv/memory_to_writeBack_PC [11]),
    .I1(\VexRiscv/execute_to_memory_BRANCH_CALC [11]),
    .I2(\VexRiscv/_zz_117_ [11]),
    .I3(\VexRiscv/_zz_106_1_9625 ),
    .I4(\VexRiscv/_zz_105_ ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc4 )
  );
  LUT5 #(
    .INIT ( 32'hFEFCFAF0 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc43  (
    .I0(\VexRiscv/CsrPlugin_mtvec_base [9]),
    .I1(\VexRiscv/CsrPlugin_mepc [11]),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc4 ),
    .I3(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .I4(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc41_8720 )
  );
  LUT5 #(
    .INIT ( 32'hAACFAAC0 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc44  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<11> ),
    .I1(\VexRiscv/IBusCachedPlugin_pcs_4 [11]),
    .I2(\VexRiscv/_zz_102_<4>1_9597 ),
    .I3(\VexRiscv/_n53782_9593 ),
    .I4(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc41_8720 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pc [11])
  );
  LUT5 #(
    .INIT ( 32'hF000CCAA ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT201  (
    .I0(\VexRiscv/memory_to_writeBack_PC [29]),
    .I1(\VexRiscv/execute_to_memory_BRANCH_CALC [29]),
    .I2(\VexRiscv/_zz_117_ [29]),
    .I3(\VexRiscv/_zz_106_ ),
    .I4(\VexRiscv/_zz_105_ ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT20 )
  );
  LUT5 #(
    .INIT ( 32'hFEFCFAF0 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT202  (
    .I0(\VexRiscv/CsrPlugin_mtvec_base [27]),
    .I1(\VexRiscv/CsrPlugin_mepc [29]),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT20 ),
    .I3(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .I4(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT201_8722 )
  );
  LUT6 #(
    .INIT ( 64'hFAFAFAFAFCFCFFF0 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT203  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<29> ),
    .I1(\VexRiscv/IBusCachedPlugin_pcs_4 [29]),
    .I2(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .I3(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT201_8722 ),
    .I4(\VexRiscv/_zz_102_ [4]),
    .I5(\VexRiscv/_n5378 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<29> )
  );
  LUT5 #(
    .INIT ( 32'hF000CCAA ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc421  (
    .I0(\VexRiscv/memory_to_writeBack_PC [2]),
    .I1(\VexRiscv/execute_to_memory_BRANCH_CALC [2]),
    .I2(\VexRiscv/_zz_117_ [2]),
    .I3(\VexRiscv/_zz_106_ ),
    .I4(\VexRiscv/_zz_105_ ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc42 )
  );
  LUT5 #(
    .INIT ( 32'hFEFCFAF0 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc422  (
    .I0(\VexRiscv/CsrPlugin_mtvec_base [0]),
    .I1(\VexRiscv/CsrPlugin_mepc [2]),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc42 ),
    .I3(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .I4(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc421_8724 )
  );
  LUT5 #(
    .INIT ( 32'hAACFAAC0 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc423  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<2> ),
    .I1(\VexRiscv/IBusCachedPlugin_pcs_4 [2]),
    .I2(\VexRiscv/_zz_102_<4>1_9597 ),
    .I3(\VexRiscv/_n53782_9593 ),
    .I4(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc421_8724 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pc [2])
  );
  LUT5 #(
    .INIT ( 32'hF000CCAA ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT221  (
    .I0(\VexRiscv/memory_to_writeBack_PC [30]),
    .I1(\VexRiscv/execute_to_memory_BRANCH_CALC [30]),
    .I2(\VexRiscv/_zz_117_ [30]),
    .I3(\VexRiscv/_zz_106_ ),
    .I4(\VexRiscv/_zz_105_ ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT22 )
  );
  LUT5 #(
    .INIT ( 32'hFEFCFAF0 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT222  (
    .I0(\VexRiscv/CsrPlugin_mtvec_base [28]),
    .I1(\VexRiscv/CsrPlugin_mepc [30]),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT22 ),
    .I3(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .I4(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT221_8726 )
  );
  LUT6 #(
    .INIT ( 64'h0A0A0A0A0C0C0F00 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT223  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<30> ),
    .I1(\VexRiscv/IBusCachedPlugin_pcs_4 [30]),
    .I2(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .I3(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT221_8726 ),
    .I4(\VexRiscv/_zz_102_ [4]),
    .I5(\VexRiscv/_n5378 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<30> )
  );
  LUT5 #(
    .INIT ( 32'hF000CCAA ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT231  (
    .I0(\VexRiscv/memory_to_writeBack_PC [31]),
    .I1(\VexRiscv/execute_to_memory_BRANCH_CALC [31]),
    .I2(\VexRiscv/_zz_117_ [31]),
    .I3(\VexRiscv/_zz_106_ ),
    .I4(\VexRiscv/_zz_105_ ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT23 )
  );
  LUT5 #(
    .INIT ( 32'hFEFCFAF0 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT232  (
    .I0(\VexRiscv/CsrPlugin_mtvec_base [29]),
    .I1(\VexRiscv/CsrPlugin_mepc [31]),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT23 ),
    .I3(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .I4(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT231_8728 )
  );
  LUT6 #(
    .INIT ( 64'h0A0A0A0A0C0C0F00 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT233  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<31> ),
    .I1(\VexRiscv/IBusCachedPlugin_pcs_4 [31]),
    .I2(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .I3(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT231_8728 ),
    .I4(\VexRiscv/_zz_102_ [4]),
    .I5(\VexRiscv/_n5378 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<31> )
  );
  LUT5 #(
    .INIT ( 32'hF000CCAA ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc481  (
    .I0(\VexRiscv/memory_to_writeBack_PC [3]),
    .I1(\VexRiscv/execute_to_memory_BRANCH_CALC [3]),
    .I2(\VexRiscv/_zz_117_ [3]),
    .I3(\VexRiscv/_zz_106_1_9625 ),
    .I4(\VexRiscv/_zz_105_ ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc48 )
  );
  LUT5 #(
    .INIT ( 32'hFEFCFAF0 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc482  (
    .I0(\VexRiscv/CsrPlugin_mtvec_base [1]),
    .I1(\VexRiscv/CsrPlugin_mepc [3]),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc48 ),
    .I3(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .I4(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc481_8730 )
  );
  LUT5 #(
    .INIT ( 32'hAACFAAC0 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc483  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<3> ),
    .I1(\VexRiscv/IBusCachedPlugin_pcs_4 [3]),
    .I2(\VexRiscv/_zz_102_<4>1_9597 ),
    .I3(\VexRiscv/_n53782_9593 ),
    .I4(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc481_8730 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pc [3])
  );
  LUT5 #(
    .INIT ( 32'hF000CCAA ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc501  (
    .I0(\VexRiscv/memory_to_writeBack_PC [4]),
    .I1(\VexRiscv/execute_to_memory_BRANCH_CALC [4]),
    .I2(\VexRiscv/_zz_117_ [4]),
    .I3(\VexRiscv/_zz_106_1_9625 ),
    .I4(\VexRiscv/_zz_105_ ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc50 )
  );
  LUT5 #(
    .INIT ( 32'hFEFCFAF0 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc502  (
    .I0(\VexRiscv/CsrPlugin_mtvec_base [2]),
    .I1(\VexRiscv/CsrPlugin_mepc [4]),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc50 ),
    .I3(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .I4(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc501_8732 )
  );
  LUT5 #(
    .INIT ( 32'hAACFAAC0 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc503  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<4> ),
    .I1(\VexRiscv/IBusCachedPlugin_pcs_4 [4]),
    .I2(\VexRiscv/_zz_102_<4>1_9597 ),
    .I3(\VexRiscv/_n53782_9593 ),
    .I4(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc501_8732 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pc [4])
  );
  LUT5 #(
    .INIT ( 32'hF000CCAA ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc521  (
    .I0(\VexRiscv/memory_to_writeBack_PC [5]),
    .I1(\VexRiscv/execute_to_memory_BRANCH_CALC [5]),
    .I2(\VexRiscv/_zz_117_ [5]),
    .I3(\VexRiscv/_zz_106_1_9625 ),
    .I4(\VexRiscv/_zz_105_ ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc52 )
  );
  LUT5 #(
    .INIT ( 32'hFEFCFAF0 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc522  (
    .I0(\VexRiscv/CsrPlugin_mtvec_base [3]),
    .I1(\VexRiscv/CsrPlugin_mepc [5]),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc52 ),
    .I3(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .I4(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc521_8734 )
  );
  LUT5 #(
    .INIT ( 32'hAACFAAC0 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc523  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<5> ),
    .I1(\VexRiscv/IBusCachedPlugin_pcs_4 [5]),
    .I2(\VexRiscv/_zz_102_<4>1_9597 ),
    .I3(\VexRiscv/_n53782_9593 ),
    .I4(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc521_8734 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pc [5])
  );
  LUT5 #(
    .INIT ( 32'hF000CCAA ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc541  (
    .I0(\VexRiscv/memory_to_writeBack_PC [6]),
    .I1(\VexRiscv/execute_to_memory_BRANCH_CALC [6]),
    .I2(\VexRiscv/_zz_117_ [6]),
    .I3(\VexRiscv/_zz_106_1_9625 ),
    .I4(\VexRiscv/_zz_105_ ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc54 )
  );
  LUT5 #(
    .INIT ( 32'hFEFCFAF0 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc542  (
    .I0(\VexRiscv/CsrPlugin_mtvec_base [4]),
    .I1(\VexRiscv/CsrPlugin_mepc [6]),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc54 ),
    .I3(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .I4(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc541_8736 )
  );
  LUT5 #(
    .INIT ( 32'hAACFAAC0 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc543  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<6> ),
    .I1(\VexRiscv/IBusCachedPlugin_pcs_4 [6]),
    .I2(\VexRiscv/_zz_102_<4>1_9597 ),
    .I3(\VexRiscv/_n53782_9593 ),
    .I4(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc541_8736 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pc [6])
  );
  LUT5 #(
    .INIT ( 32'hF000CCAA ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc561  (
    .I0(\VexRiscv/memory_to_writeBack_PC [7]),
    .I1(\VexRiscv/execute_to_memory_BRANCH_CALC [7]),
    .I2(\VexRiscv/_zz_117_ [7]),
    .I3(\VexRiscv/_zz_106_1_9625 ),
    .I4(\VexRiscv/_zz_105_ ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc56 )
  );
  LUT5 #(
    .INIT ( 32'hFEFCFAF0 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc562  (
    .I0(\VexRiscv/CsrPlugin_mtvec_base [5]),
    .I1(\VexRiscv/CsrPlugin_mepc [7]),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc56 ),
    .I3(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .I4(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc561_8738 )
  );
  LUT5 #(
    .INIT ( 32'hAACFAAC0 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc563  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<7> ),
    .I1(\VexRiscv/IBusCachedPlugin_pcs_4 [7]),
    .I2(\VexRiscv/_zz_102_<4>1_9597 ),
    .I3(\VexRiscv/_n53782_9593 ),
    .I4(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc561_8738 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pc [7])
  );
  LUT5 #(
    .INIT ( 32'hF000CCAA ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc581  (
    .I0(\VexRiscv/memory_to_writeBack_PC [8]),
    .I1(\VexRiscv/execute_to_memory_BRANCH_CALC [8]),
    .I2(\VexRiscv/_zz_117_ [8]),
    .I3(\VexRiscv/_zz_106_1_9625 ),
    .I4(\VexRiscv/_zz_105_ ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc58 )
  );
  LUT5 #(
    .INIT ( 32'hFEFCFAF0 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc582  (
    .I0(\VexRiscv/CsrPlugin_mtvec_base [6]),
    .I1(\VexRiscv/CsrPlugin_mepc [8]),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc58 ),
    .I3(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .I4(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc581_8740 )
  );
  LUT5 #(
    .INIT ( 32'hAACFAAC0 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc583  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<8> ),
    .I1(\VexRiscv/IBusCachedPlugin_pcs_4 [8]),
    .I2(\VexRiscv/_zz_102_<4>1_9597 ),
    .I3(\VexRiscv/_n53782_9593 ),
    .I4(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc581_8740 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pc [8])
  );
  LUT5 #(
    .INIT ( 32'hF000CCAA ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT31  (
    .I0(\VexRiscv/memory_to_writeBack_PC [12]),
    .I1(\VexRiscv/execute_to_memory_BRANCH_CALC [12]),
    .I2(\VexRiscv/_zz_117_ [12]),
    .I3(\VexRiscv/_zz_106_ ),
    .I4(\VexRiscv/_zz_105_ ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT3 )
  );
  LUT5 #(
    .INIT ( 32'hFEFCFAF0 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT32  (
    .I0(\VexRiscv/CsrPlugin_mtvec_base [10]),
    .I1(\VexRiscv/CsrPlugin_mepc [12]),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT3 ),
    .I3(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .I4(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT31_8742 )
  );
  LUT6 #(
    .INIT ( 64'h0A0A0A0A0C0C0F00 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT33  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<12> ),
    .I1(\VexRiscv/IBusCachedPlugin_pcs_4 [12]),
    .I2(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .I3(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT31_8742 ),
    .I4(\VexRiscv/_zz_102_ [4]),
    .I5(\VexRiscv/_n5378 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<12> )
  );
  LUT5 #(
    .INIT ( 32'hF000CCAA ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc601  (
    .I0(\VexRiscv/memory_to_writeBack_PC [9]),
    .I1(\VexRiscv/execute_to_memory_BRANCH_CALC [9]),
    .I2(\VexRiscv/_zz_117_ [9]),
    .I3(\VexRiscv/_zz_106_1_9625 ),
    .I4(\VexRiscv/_zz_105_ ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc60 )
  );
  LUT5 #(
    .INIT ( 32'hFEFCFAF0 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc602  (
    .I0(\VexRiscv/CsrPlugin_mtvec_base [7]),
    .I1(\VexRiscv/CsrPlugin_mepc [9]),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc60 ),
    .I3(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .I4(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc601_8744 )
  );
  LUT5 #(
    .INIT ( 32'hAACFAAC0 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc603  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<9> ),
    .I1(\VexRiscv/IBusCachedPlugin_pcs_4 [9]),
    .I2(\VexRiscv/_zz_102_<4>1_9597 ),
    .I3(\VexRiscv/_n53782_9593 ),
    .I4(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc601_8744 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pc [9])
  );
  LUT5 #(
    .INIT ( 32'hF000CCAA ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT41  (
    .I0(\VexRiscv/memory_to_writeBack_PC [13]),
    .I1(\VexRiscv/execute_to_memory_BRANCH_CALC [13]),
    .I2(\VexRiscv/_zz_117_ [13]),
    .I3(\VexRiscv/_zz_106_ ),
    .I4(\VexRiscv/_zz_105_ ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT4 )
  );
  LUT5 #(
    .INIT ( 32'hFEFCFAF0 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT42  (
    .I0(\VexRiscv/CsrPlugin_mtvec_base [11]),
    .I1(\VexRiscv/CsrPlugin_mepc [13]),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT4 ),
    .I3(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc111 ),
    .I4(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT41_8746 )
  );
  LUT6 #(
    .INIT ( 64'h0A0A0A0A0C0C0F00 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT43  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<13> ),
    .I1(\VexRiscv/IBusCachedPlugin_pcs_4 [13]),
    .I2(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .I3(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT41_8746 ),
    .I4(\VexRiscv/_zz_102_ [4]),
    .I5(\VexRiscv/_n5378 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<13> )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \VexRiscv/_zz_256__SW0  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_rstpot_9177 ),
    .I1(\VexRiscv/memory_arbitration_isValid_rstpot_9178 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValids_execute_CsrPlugin_exceptionPortCtrl_exceptionValids_decode_MUX_1580_o ),
    .I3(\VexRiscv/execute_arbitration_isValid_rstpot_9179 ),
    .O(N1113)
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCCCCCCECCC ))
  \VexRiscv/_zz_256_  (
    .I0(\VexRiscv/_zz_256__SW0_FRB_8747 ),
    .I1(\VexRiscv/CsrPlugin_hadException_1_9618 ),
    .I2(\VexRiscv/CsrPlugin_interrupt_valid_7407 ),
    .I3(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_4_6638 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_7413 ),
    .I5(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_7414 ),
    .O(\VexRiscv/_zz_256__6364 )
  );
  LUT6 #(
    .INIT ( 64'h7FBFF7FBDFEFFDFE ))
  \VexRiscv/_zz_179_5_SW0  (
    .I0(\VexRiscv/execute_to_memory_INSTRUCTION[10] ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[8] ),
    .I2(\VexRiscv/execute_to_memory_INSTRUCTION[9] ),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [23]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [22]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [21]),
    .O(N312)
  );
  LUT5 #(
    .INIT ( 32'h00008421 ))
  \VexRiscv/_zz_179_5  (
    .I0(\VexRiscv/execute_to_memory_INSTRUCTION[7] ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[11] ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [20]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [24]),
    .I4(N312),
    .O(\VexRiscv/_zz_179_ )
  );
  LUT6 #(
    .INIT ( 64'h7FDFBFEFF7FDFBFE ))
  \VexRiscv/_zz_181_5_SW0  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [9]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [10]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [8]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [23]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [22]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [21]),
    .O(N314)
  );
  LUT5 #(
    .INIT ( 32'h00008421 ))
  \VexRiscv/_zz_181_5  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [7]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [11]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [20]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [24]),
    .I4(N314),
    .O(\VexRiscv/_zz_181_ )
  );
  LUT6 #(
    .INIT ( 64'h7FBFDFEFF7FBFDFE ))
  \VexRiscv/_zz_178_5_SW0  (
    .I0(\VexRiscv/execute_to_memory_INSTRUCTION[9] ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[7] ),
    .I2(\VexRiscv/execute_to_memory_INSTRUCTION[8] ),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [17]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [15]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [16]),
    .O(N316)
  );
  LUT5 #(
    .INIT ( 32'h00008421 ))
  \VexRiscv/_zz_178_5  (
    .I0(\VexRiscv/execute_to_memory_INSTRUCTION[11] ),
    .I1(\VexRiscv/execute_to_memory_INSTRUCTION[10] ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [19]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [18]),
    .I4(N316),
    .O(\VexRiscv/_zz_178_ )
  );
  LUT6 #(
    .INIT ( 64'h7FBFDFEFF7FBFDFE ))
  \VexRiscv/_zz_180_5_SW0  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [9]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [7]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [8]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [17]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [15]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [16]),
    .O(N318)
  );
  LUT5 #(
    .INIT ( 32'h00008421 ))
  \VexRiscv/_zz_180_5  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [11]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [10]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [19]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [18]),
    .I4(N318),
    .O(\VexRiscv/_zz_180_ )
  );
  LUT6 #(
    .INIT ( 64'hF888F00000000000 ))
  \VexRiscv/Mmux_decode_RS11231  (
    .I0(\VexRiscv/_zz_175_ [21]),
    .I1(\VexRiscv/_zz_173__7417 ),
    .I2(\VexRiscv/_zz_242_ [21]),
    .I3(\VexRiscv/_zz_173_181 ),
    .I4(\VexRiscv/zz_174_[4]_decode_INSTRUCTION[24]_equal_347_o ),
    .I5(\VexRiscv/_zz_261_181 ),
    .O(\VexRiscv/Mmux_decode_RS1123 )
  );
  LUT6 #(
    .INIT ( 64'hFFAAFFAAC0AA00AA ))
  \VexRiscv/Mmux_decode_RS11232  (
    .I0(\VexRiscv/_zz_43_ [21]),
    .I1(\VexRiscv/_zz_261_ ),
    .I2(\VexRiscv/_zz_177_ ),
    .I3(\VexRiscv/_zz_263_181 ),
    .I4(\VexRiscv/_zz_89_ [21]),
    .I5(\VexRiscv/Mmux_decode_RS1123 ),
    .O(\VexRiscv/Mmux_decode_RS11231_8753 )
  );
  LUT6 #(
    .INIT ( 64'hF888F00000000000 ))
  \VexRiscv/Mmux_decode_RS1141  (
    .I0(\VexRiscv/_zz_175_ [21]),
    .I1(\VexRiscv/_zz_173__7417 ),
    .I2(\VexRiscv/_zz_241_ [21]),
    .I3(\VexRiscv/_zz_173_110 ),
    .I4(\VexRiscv/zz_174_[4]_decode_INSTRUCTION[19]_equal_359_o ),
    .I5(\VexRiscv/_zz_261_110 ),
    .O(\VexRiscv/Mmux_decode_RS114 )
  );
  LUT6 #(
    .INIT ( 64'hFFAAFFAAC0AA00AA ))
  \VexRiscv/Mmux_decode_RS1142  (
    .I0(\VexRiscv/_zz_43_ [21]),
    .I1(\VexRiscv/_zz_261_ ),
    .I2(\VexRiscv/_zz_176_ ),
    .I3(\VexRiscv/_zz_263_110 ),
    .I4(\VexRiscv/_zz_89_ [21]),
    .I5(\VexRiscv/Mmux_decode_RS114 ),
    .O(\VexRiscv/Mmux_decode_RS1144 )
  );
  LUT6 #(
    .INIT ( 64'h6FF6FFFFFFFF6FF6 ))
  \VexRiscv/zz_174_[4]_decode_INSTRUCTION[19]_equal_359_o5_SW0  (
    .I0(\VexRiscv/_zz_174_ [1]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [16]),
    .I2(\VexRiscv/_zz_174_ [0]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [15]),
    .I4(\VexRiscv/_zz_174_ [2]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [17]),
    .O(N320)
  );
  LUT5 #(
    .INIT ( 32'h41000041 ))
  \VexRiscv/zz_174_[4]_decode_INSTRUCTION[19]_equal_359_o5  (
    .I0(N320),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [18]),
    .I2(\VexRiscv/_zz_174_ [3]),
    .I3(\VexRiscv/_zz_174_ [4]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [19]),
    .O(\VexRiscv/zz_174_[4]_decode_INSTRUCTION[19]_equal_359_o )
  );
  LUT6 #(
    .INIT ( 64'hF888F00000000000 ))
  \VexRiscv/Mmux_decode_RS1151  (
    .I0(\VexRiscv/_zz_175_ [22]),
    .I1(\VexRiscv/_zz_173__7417 ),
    .I2(\VexRiscv/_zz_241_ [22]),
    .I3(\VexRiscv/_zz_173_110 ),
    .I4(\VexRiscv/zz_174_[4]_decode_INSTRUCTION[19]_equal_359_o ),
    .I5(\VexRiscv/_zz_261_110 ),
    .O(\VexRiscv/Mmux_decode_RS115 )
  );
  LUT6 #(
    .INIT ( 64'hFFAAFFAAC0AA00AA ))
  \VexRiscv/Mmux_decode_RS1152  (
    .I0(\VexRiscv/_zz_43_ [22]),
    .I1(\VexRiscv/_zz_261_ ),
    .I2(\VexRiscv/_zz_176_ ),
    .I3(\VexRiscv/_zz_263_110 ),
    .I4(\VexRiscv/_zz_89_ [22]),
    .I5(\VexRiscv/Mmux_decode_RS115 ),
    .O(\VexRiscv/Mmux_decode_RS1151_8758 )
  );
  LUT6 #(
    .INIT ( 64'hF888F00000000000 ))
  \VexRiscv/Mmux_decode_RS11241  (
    .I0(\VexRiscv/_zz_175_ [22]),
    .I1(\VexRiscv/_zz_173__7417 ),
    .I2(\VexRiscv/_zz_242_ [22]),
    .I3(\VexRiscv/_zz_173_181 ),
    .I4(\VexRiscv/zz_174_[4]_decode_INSTRUCTION[24]_equal_347_o ),
    .I5(\VexRiscv/_zz_261_181 ),
    .O(\VexRiscv/Mmux_decode_RS1124 )
  );
  LUT6 #(
    .INIT ( 64'hFFAAFFAAC0AA00AA ))
  \VexRiscv/Mmux_decode_RS11242  (
    .I0(\VexRiscv/_zz_43_ [22]),
    .I1(\VexRiscv/_zz_261_ ),
    .I2(\VexRiscv/_zz_177_ ),
    .I3(\VexRiscv/_zz_263_181 ),
    .I4(\VexRiscv/_zz_89_ [22]),
    .I5(\VexRiscv/Mmux_decode_RS1124 ),
    .O(\VexRiscv/Mmux_decode_RS11241_8760 )
  );
  LUT6 #(
    .INIT ( 64'hF888F00000000000 ))
  \VexRiscv/Mmux_decode_RS11141  (
    .I0(\VexRiscv/_zz_175_ [13]),
    .I1(\VexRiscv/_zz_173__7417 ),
    .I2(\VexRiscv/_zz_242_ [13]),
    .I3(\VexRiscv/_zz_173_181 ),
    .I4(\VexRiscv/zz_174_[4]_decode_INSTRUCTION[24]_equal_347_o ),
    .I5(\VexRiscv/_zz_261_181 ),
    .O(\VexRiscv/Mmux_decode_RS1114 )
  );
  LUT6 #(
    .INIT ( 64'hFFAAFFAAC0AA00AA ))
  \VexRiscv/Mmux_decode_RS11142  (
    .I0(\VexRiscv/_zz_43_ [13]),
    .I1(\VexRiscv/_zz_261_ ),
    .I2(\VexRiscv/_zz_177_ ),
    .I3(\VexRiscv/_zz_263_181 ),
    .I4(\VexRiscv/_zz_89_ [13]),
    .I5(\VexRiscv/Mmux_decode_RS1114 ),
    .O(\VexRiscv/Mmux_decode_RS11141_8762 )
  );
  LUT6 #(
    .INIT ( 64'hF888F00000000000 ))
  \VexRiscv/Mmux_decode_RS151  (
    .I0(\VexRiscv/_zz_175_ [13]),
    .I1(\VexRiscv/_zz_173__7417 ),
    .I2(\VexRiscv/_zz_241_ [13]),
    .I3(\VexRiscv/_zz_173_110 ),
    .I4(\VexRiscv/zz_174_[4]_decode_INSTRUCTION[19]_equal_359_o ),
    .I5(\VexRiscv/_zz_261_110 ),
    .O(\VexRiscv/Mmux_decode_RS15 )
  );
  LUT6 #(
    .INIT ( 64'hFFAAFFAAC0AA00AA ))
  \VexRiscv/Mmux_decode_RS152  (
    .I0(\VexRiscv/_zz_43_ [13]),
    .I1(\VexRiscv/_zz_261_ ),
    .I2(\VexRiscv/_zz_176_ ),
    .I3(\VexRiscv/_zz_263_110 ),
    .I4(\VexRiscv/_zz_89_ [13]),
    .I5(\VexRiscv/Mmux_decode_RS15 ),
    .O(\VexRiscv/Mmux_decode_RS151_8764 )
  );
  LUT6 #(
    .INIT ( 64'hF888F00000000000 ))
  \VexRiscv/Mmux_decode_RS11161  (
    .I0(\VexRiscv/_zz_175_ [15]),
    .I1(\VexRiscv/_zz_173__7417 ),
    .I2(\VexRiscv/_zz_242_ [15]),
    .I3(\VexRiscv/_zz_173_181 ),
    .I4(\VexRiscv/zz_174_[4]_decode_INSTRUCTION[24]_equal_347_o ),
    .I5(\VexRiscv/_zz_261_181 ),
    .O(\VexRiscv/Mmux_decode_RS1116 )
  );
  LUT6 #(
    .INIT ( 64'hFFAAFFAAC0AA00AA ))
  \VexRiscv/Mmux_decode_RS11162  (
    .I0(\VexRiscv/_zz_43_ [15]),
    .I1(\VexRiscv/_zz_261_ ),
    .I2(\VexRiscv/_zz_177_ ),
    .I3(\VexRiscv/_zz_263_181 ),
    .I4(\VexRiscv/_zz_89_ [15]),
    .I5(\VexRiscv/Mmux_decode_RS1116 ),
    .O(\VexRiscv/Mmux_decode_RS11161_8766 )
  );
  LUT6 #(
    .INIT ( 64'hF888F00000000000 ))
  \VexRiscv/Mmux_decode_RS171  (
    .I0(\VexRiscv/_zz_175_ [15]),
    .I1(\VexRiscv/_zz_173__7417 ),
    .I2(\VexRiscv/_zz_241_ [15]),
    .I3(\VexRiscv/_zz_173_110 ),
    .I4(\VexRiscv/zz_174_[4]_decode_INSTRUCTION[19]_equal_359_o ),
    .I5(\VexRiscv/_zz_261_110 ),
    .O(\VexRiscv/Mmux_decode_RS17 )
  );
  LUT6 #(
    .INIT ( 64'hFFAAFFAAC0AA00AA ))
  \VexRiscv/Mmux_decode_RS172  (
    .I0(\VexRiscv/_zz_43_ [15]),
    .I1(\VexRiscv/_zz_261_ ),
    .I2(\VexRiscv/_zz_176_ ),
    .I3(\VexRiscv/_zz_263_110 ),
    .I4(\VexRiscv/_zz_89_ [15]),
    .I5(\VexRiscv/Mmux_decode_RS17 ),
    .O(\VexRiscv/Mmux_decode_RS171_8768 )
  );
  LUT6 #(
    .INIT ( 64'hF888F00000000000 ))
  \VexRiscv/Mmux_decode_RS1321  (
    .I0(\VexRiscv/_zz_175_ [9]),
    .I1(\VexRiscv/_zz_173__7417 ),
    .I2(\VexRiscv/_zz_241_ [9]),
    .I3(\VexRiscv/_zz_173_110 ),
    .I4(\VexRiscv/zz_174_[4]_decode_INSTRUCTION[19]_equal_359_o ),
    .I5(\VexRiscv/_zz_261_110 ),
    .O(\VexRiscv/Mmux_decode_RS132 )
  );
  LUT6 #(
    .INIT ( 64'hFFAAFFAAC0AA00AA ))
  \VexRiscv/Mmux_decode_RS1322  (
    .I0(\VexRiscv/_zz_43_ [9]),
    .I1(\VexRiscv/_zz_261_ ),
    .I2(\VexRiscv/_zz_176_ ),
    .I3(\VexRiscv/_zz_263_110 ),
    .I4(\VexRiscv/_zz_89_ [9]),
    .I5(\VexRiscv/Mmux_decode_RS132 ),
    .O(\VexRiscv/Mmux_decode_RS1321_8770 )
  );
  LUT6 #(
    .INIT ( 64'hF888F00000000000 ))
  \VexRiscv/Mmux_decode_RS11401  (
    .I0(\VexRiscv/_zz_175_ [8]),
    .I1(\VexRiscv/_zz_173__7417 ),
    .I2(\VexRiscv/_zz_242_ [8]),
    .I3(\VexRiscv/_zz_173_181 ),
    .I4(\VexRiscv/zz_174_[4]_decode_INSTRUCTION[24]_equal_347_o ),
    .I5(\VexRiscv/_zz_261_181 ),
    .O(\VexRiscv/Mmux_decode_RS1140 )
  );
  LUT6 #(
    .INIT ( 64'hFFAAFFAAC0AA00AA ))
  \VexRiscv/Mmux_decode_RS11402  (
    .I0(\VexRiscv/_zz_43_ [8]),
    .I1(\VexRiscv/_zz_261_ ),
    .I2(\VexRiscv/_zz_177_ ),
    .I3(\VexRiscv/_zz_263_181 ),
    .I4(\VexRiscv/_zz_89_ [8]),
    .I5(\VexRiscv/Mmux_decode_RS1140 ),
    .O(\VexRiscv/Mmux_decode_RS11401_8772 )
  );
  LUT6 #(
    .INIT ( 64'hF888F00000000000 ))
  \VexRiscv/Mmux_decode_RS1311  (
    .I0(\VexRiscv/_zz_175_ [8]),
    .I1(\VexRiscv/_zz_173__7417 ),
    .I2(\VexRiscv/_zz_241_ [8]),
    .I3(\VexRiscv/_zz_173_110 ),
    .I4(\VexRiscv/zz_174_[4]_decode_INSTRUCTION[19]_equal_359_o ),
    .I5(\VexRiscv/_zz_261_110 ),
    .O(\VexRiscv/Mmux_decode_RS1311_8773 )
  );
  LUT6 #(
    .INIT ( 64'hFFAAFFAAC0AA00AA ))
  \VexRiscv/Mmux_decode_RS1312  (
    .I0(\VexRiscv/_zz_43_ [8]),
    .I1(\VexRiscv/_zz_261_ ),
    .I2(\VexRiscv/_zz_176_ ),
    .I3(\VexRiscv/_zz_263_110 ),
    .I4(\VexRiscv/_zz_89_ [8]),
    .I5(\VexRiscv/Mmux_decode_RS1311_8773 ),
    .O(\VexRiscv/Mmux_decode_RS1312_8774 )
  );
  LUT6 #(
    .INIT ( 64'hF888F00000000000 ))
  \VexRiscv/Mmux_decode_RS11312  (
    .I0(\VexRiscv/_zz_175_ [29]),
    .I1(\VexRiscv/_zz_173__7417 ),
    .I2(\VexRiscv/_zz_242_ [29]),
    .I3(\VexRiscv/_zz_173_181 ),
    .I4(\VexRiscv/zz_174_[4]_decode_INSTRUCTION[24]_equal_347_o ),
    .I5(\VexRiscv/_zz_261_181 ),
    .O(\VexRiscv/Mmux_decode_RS11311_8775 )
  );
  LUT6 #(
    .INIT ( 64'hFFAAFFAAC0AA00AA ))
  \VexRiscv/Mmux_decode_RS11313  (
    .I0(\VexRiscv/_zz_43_ [29]),
    .I1(\VexRiscv/_zz_261_ ),
    .I2(\VexRiscv/_zz_177_ ),
    .I3(\VexRiscv/_zz_263_181 ),
    .I4(\VexRiscv/_zz_89_ [29]),
    .I5(\VexRiscv/Mmux_decode_RS11311_8775 ),
    .O(\VexRiscv/Mmux_decode_RS11312_8776 )
  );
  LUT6 #(
    .INIT ( 64'hF888F00000000000 ))
  \VexRiscv/Mmux_decode_RS1221  (
    .I0(\VexRiscv/_zz_175_ [29]),
    .I1(\VexRiscv/_zz_173__7417 ),
    .I2(\VexRiscv/_zz_241_ [29]),
    .I3(\VexRiscv/_zz_173_110 ),
    .I4(\VexRiscv/zz_174_[4]_decode_INSTRUCTION[19]_equal_359_o ),
    .I5(\VexRiscv/_zz_261_110 ),
    .O(\VexRiscv/Mmux_decode_RS122 )
  );
  LUT6 #(
    .INIT ( 64'hFFAAFFAAC0AA00AA ))
  \VexRiscv/Mmux_decode_RS1222  (
    .I0(\VexRiscv/_zz_43_ [29]),
    .I1(\VexRiscv/_zz_261_ ),
    .I2(\VexRiscv/_zz_176_ ),
    .I3(\VexRiscv/_zz_263_110 ),
    .I4(\VexRiscv/_zz_89_ [29]),
    .I5(\VexRiscv/Mmux_decode_RS122 ),
    .O(\VexRiscv/Mmux_decode_RS1221_8778 )
  );
  LUT6 #(
    .INIT ( 64'h6FF6FFFFFFFF6FF6 ))
  \VexRiscv/zz_174_[4]_decode_INSTRUCTION[24]_equal_347_o5_SW0  (
    .I0(\VexRiscv/_zz_174_ [2]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [22]),
    .I2(\VexRiscv/_zz_174_ [1]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [21]),
    .I4(\VexRiscv/_zz_174_ [3]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [23]),
    .O(N322)
  );
  LUT5 #(
    .INIT ( 32'h41000041 ))
  \VexRiscv/zz_174_[4]_decode_INSTRUCTION[24]_equal_347_o5  (
    .I0(N322),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [24]),
    .I2(\VexRiscv/_zz_174_ [4]),
    .I3(\VexRiscv/_zz_174_ [0]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [20]),
    .O(\VexRiscv/zz_174_[4]_decode_INSTRUCTION[24]_equal_347_o )
  );
  LUT6 #(
    .INIT ( 64'hF888F00000000000 ))
  \VexRiscv/Mmux_decode_RS11151  (
    .I0(\VexRiscv/_zz_175_ [14]),
    .I1(\VexRiscv/_zz_173__7417 ),
    .I2(\VexRiscv/_zz_242_ [14]),
    .I3(\VexRiscv/_zz_173_181 ),
    .I4(\VexRiscv/zz_174_[4]_decode_INSTRUCTION[24]_equal_347_o ),
    .I5(\VexRiscv/_zz_261_181 ),
    .O(\VexRiscv/Mmux_decode_RS1115 )
  );
  LUT6 #(
    .INIT ( 64'hFFAAFFAAC0AA00AA ))
  \VexRiscv/Mmux_decode_RS11152  (
    .I0(\VexRiscv/_zz_43_ [14]),
    .I1(\VexRiscv/_zz_261_ ),
    .I2(\VexRiscv/_zz_177_ ),
    .I3(\VexRiscv/_zz_263_181 ),
    .I4(\VexRiscv/_zz_89_ [14]),
    .I5(\VexRiscv/Mmux_decode_RS1115 ),
    .O(\VexRiscv/Mmux_decode_RS11151_8781 )
  );
  LUT6 #(
    .INIT ( 64'hF888F00000000000 ))
  \VexRiscv/Mmux_decode_RS161  (
    .I0(\VexRiscv/_zz_175_ [14]),
    .I1(\VexRiscv/_zz_173__7417 ),
    .I2(\VexRiscv/_zz_241_ [14]),
    .I3(\VexRiscv/_zz_173_110 ),
    .I4(\VexRiscv/zz_174_[4]_decode_INSTRUCTION[19]_equal_359_o ),
    .I5(\VexRiscv/_zz_261_110 ),
    .O(\VexRiscv/Mmux_decode_RS16 )
  );
  LUT6 #(
    .INIT ( 64'hFFAAFFAAC0AA00AA ))
  \VexRiscv/Mmux_decode_RS162  (
    .I0(\VexRiscv/_zz_43_ [14]),
    .I1(\VexRiscv/_zz_261_ ),
    .I2(\VexRiscv/_zz_176_ ),
    .I3(\VexRiscv/_zz_263_110 ),
    .I4(\VexRiscv/_zz_89_ [14]),
    .I5(\VexRiscv/Mmux_decode_RS16 ),
    .O(\VexRiscv/Mmux_decode_RS161_8783 )
  );
  LUT6 #(
    .INIT ( 64'h20AA22A888028A00 ))
  \VexRiscv/_zz_184_1  (
    .I0(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [14]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I4(\VexRiscv/execute_BranchPlugin_eq ),
    .I5(\VexRiscv/execute_SrcPlugin_less ),
    .O(\VexRiscv/_zz_184_1_8784 )
  );
  LUT6 #(
    .INIT ( 64'hF888F00000000000 ))
  \VexRiscv/Mmux_decode_RS11341  (
    .I0(\VexRiscv/_zz_175_ [31]),
    .I1(\VexRiscv/_zz_173__7417 ),
    .I2(\VexRiscv/_zz_242_ [31]),
    .I3(\VexRiscv/_zz_173_181 ),
    .I4(\VexRiscv/zz_174_[4]_decode_INSTRUCTION[24]_equal_347_o ),
    .I5(\VexRiscv/_zz_261_181 ),
    .O(\VexRiscv/Mmux_decode_RS1134 )
  );
  LUT6 #(
    .INIT ( 64'hFFAAFFAAC0AA00AA ))
  \VexRiscv/Mmux_decode_RS11342  (
    .I0(\VexRiscv/_zz_43_ [31]),
    .I1(\VexRiscv/_zz_261_ ),
    .I2(\VexRiscv/_zz_177_ ),
    .I3(\VexRiscv/_zz_263_181 ),
    .I4(\VexRiscv/_zz_89_ [31]),
    .I5(\VexRiscv/Mmux_decode_RS1134 ),
    .O(\VexRiscv/Mmux_decode_RS11341_8786 )
  );
  LUT6 #(
    .INIT ( 64'hF888F00000000000 ))
  \VexRiscv/Mmux_decode_RS1251  (
    .I0(\VexRiscv/_zz_175_ [31]),
    .I1(\VexRiscv/_zz_173__7417 ),
    .I2(\VexRiscv/_zz_241_ [31]),
    .I3(\VexRiscv/_zz_173_110 ),
    .I4(\VexRiscv/zz_174_[4]_decode_INSTRUCTION[19]_equal_359_o ),
    .I5(\VexRiscv/_zz_261_110 ),
    .O(\VexRiscv/Mmux_decode_RS125 )
  );
  LUT6 #(
    .INIT ( 64'hFFAAFFAAC0AA00AA ))
  \VexRiscv/Mmux_decode_RS1252  (
    .I0(\VexRiscv/_zz_43_ [31]),
    .I1(\VexRiscv/_zz_261_ ),
    .I2(\VexRiscv/_zz_176_ ),
    .I3(\VexRiscv/_zz_263_110 ),
    .I4(\VexRiscv/_zz_89_ [31]),
    .I5(\VexRiscv/Mmux_decode_RS125 ),
    .O(\VexRiscv/Mmux_decode_RS1251_8788 )
  );
  LUT6 #(
    .INIT ( 64'hF888F00000000000 ))
  \VexRiscv/Mmux_decode_RS11251  (
    .I0(\VexRiscv/_zz_175_ [23]),
    .I1(\VexRiscv/_zz_173__7417 ),
    .I2(\VexRiscv/_zz_242_ [23]),
    .I3(\VexRiscv/_zz_173_181 ),
    .I4(\VexRiscv/zz_174_[4]_decode_INSTRUCTION[24]_equal_347_o ),
    .I5(\VexRiscv/_zz_261_181 ),
    .O(\VexRiscv/Mmux_decode_RS1125 )
  );
  LUT6 #(
    .INIT ( 64'hFFAAFFAAC0AA00AA ))
  \VexRiscv/Mmux_decode_RS11252  (
    .I0(\VexRiscv/_zz_43_ [23]),
    .I1(\VexRiscv/_zz_261_ ),
    .I2(\VexRiscv/_zz_177_ ),
    .I3(\VexRiscv/_zz_263_181 ),
    .I4(\VexRiscv/_zz_89_ [23]),
    .I5(\VexRiscv/Mmux_decode_RS1125 ),
    .O(\VexRiscv/Mmux_decode_RS11251_8790 )
  );
  LUT6 #(
    .INIT ( 64'hF888F00000000000 ))
  \VexRiscv/Mmux_decode_RS1161  (
    .I0(\VexRiscv/_zz_175_ [23]),
    .I1(\VexRiscv/_zz_173__7417 ),
    .I2(\VexRiscv/_zz_241_ [23]),
    .I3(\VexRiscv/_zz_173_110 ),
    .I4(\VexRiscv/zz_174_[4]_decode_INSTRUCTION[19]_equal_359_o ),
    .I5(\VexRiscv/_zz_261_110 ),
    .O(\VexRiscv/Mmux_decode_RS116 )
  );
  LUT6 #(
    .INIT ( 64'hFFAAFFAAC0AA00AA ))
  \VexRiscv/Mmux_decode_RS1162  (
    .I0(\VexRiscv/_zz_43_ [23]),
    .I1(\VexRiscv/_zz_261_ ),
    .I2(\VexRiscv/_zz_176_ ),
    .I3(\VexRiscv/_zz_263_110 ),
    .I4(\VexRiscv/_zz_89_ [23]),
    .I5(\VexRiscv/Mmux_decode_RS116 ),
    .O(\VexRiscv/Mmux_decode_RS1161_8792 )
  );
  LUT6 #(
    .INIT ( 64'hF888F00000000000 ))
  \VexRiscv/Mmux_decode_RS11381  (
    .I0(\VexRiscv/_zz_175_ [6]),
    .I1(\VexRiscv/_zz_173__7417 ),
    .I2(\VexRiscv/_zz_242_ [6]),
    .I3(\VexRiscv/_zz_173_181 ),
    .I4(\VexRiscv/zz_174_[4]_decode_INSTRUCTION[24]_equal_347_o ),
    .I5(\VexRiscv/_zz_261_181 ),
    .O(\VexRiscv/Mmux_decode_RS1138 )
  );
  LUT6 #(
    .INIT ( 64'hFFAAFFAAC0AA00AA ))
  \VexRiscv/Mmux_decode_RS11382  (
    .I0(\VexRiscv/_zz_43_ [6]),
    .I1(\VexRiscv/_zz_261_ ),
    .I2(\VexRiscv/_zz_177_ ),
    .I3(\VexRiscv/_zz_263_181 ),
    .I4(\VexRiscv/_zz_89_ [6]),
    .I5(\VexRiscv/Mmux_decode_RS1138 ),
    .O(\VexRiscv/Mmux_decode_RS11381_8794 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux__zz_89_291  (
    .I0(\VexRiscv/dataCache_1_/stageB_mmuRsp_isIoAccess_8013 ),
    .I1(\VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced_1_7984 ),
    .I2(\VexRiscv/iBusWishbone_DAT_MISO_regNext [6]),
    .O(\VexRiscv/Mmux__zz_89_29 )
  );
  LUT6 #(
    .INIT ( 64'hF888F00000000000 ))
  \VexRiscv/Mmux_decode_RS1291  (
    .I0(\VexRiscv/_zz_175_ [6]),
    .I1(\VexRiscv/_zz_173__7417 ),
    .I2(\VexRiscv/_zz_241_ [6]),
    .I3(\VexRiscv/_zz_173_110 ),
    .I4(\VexRiscv/zz_174_[4]_decode_INSTRUCTION[19]_equal_359_o ),
    .I5(\VexRiscv/_zz_261_110 ),
    .O(\VexRiscv/Mmux_decode_RS129 )
  );
  LUT6 #(
    .INIT ( 64'hFFAAFFAAC0AA00AA ))
  \VexRiscv/Mmux_decode_RS1292  (
    .I0(\VexRiscv/_zz_43_ [6]),
    .I1(\VexRiscv/_zz_261_ ),
    .I2(\VexRiscv/_zz_176_ ),
    .I3(\VexRiscv/_zz_263_110 ),
    .I4(\VexRiscv/_zz_89_ [6]),
    .I5(\VexRiscv/Mmux_decode_RS129 ),
    .O(\VexRiscv/Mmux_decode_RS1291_8798 )
  );
  LUT6 #(
    .INIT ( 64'hF888F00000000000 ))
  \VexRiscv/Mmux_decode_RS11371  (
    .I0(\VexRiscv/_zz_175_ [5]),
    .I1(\VexRiscv/_zz_173__7417 ),
    .I2(\VexRiscv/_zz_242_ [5]),
    .I3(\VexRiscv/_zz_173_181 ),
    .I4(\VexRiscv/zz_174_[4]_decode_INSTRUCTION[24]_equal_347_o ),
    .I5(\VexRiscv/_zz_261_181 ),
    .O(\VexRiscv/Mmux_decode_RS1137 )
  );
  LUT6 #(
    .INIT ( 64'hFFAAFFAAC0AA00AA ))
  \VexRiscv/Mmux_decode_RS11372  (
    .I0(\VexRiscv/_zz_43_ [5]),
    .I1(\VexRiscv/_zz_261_ ),
    .I2(\VexRiscv/_zz_177_ ),
    .I3(\VexRiscv/_zz_263_181 ),
    .I4(\VexRiscv/_zz_89_ [5]),
    .I5(\VexRiscv/Mmux_decode_RS1137 ),
    .O(\VexRiscv/Mmux_decode_RS11371_8800 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux__zz_89_281  (
    .I0(\VexRiscv/dataCache_1_/stageB_mmuRsp_isIoAccess_8013 ),
    .I1(\VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced_2_7983 ),
    .I2(\VexRiscv/iBusWishbone_DAT_MISO_regNext [5]),
    .O(\VexRiscv/Mmux__zz_89_28 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \VexRiscv/Mmux__zz_89_282  (
    .I0(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [0]),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [1]),
    .I2(\VexRiscv/dataCache_1__io_cpu_writeBack_data [13]),
    .I3(\VexRiscv/dataCache_1__io_cpu_writeBack_data [29]),
    .I4(\VexRiscv/dataCache_1__io_cpu_writeBack_data [21]),
    .I5(\VexRiscv/Mmux__zz_89_28 ),
    .O(\VexRiscv/Mmux__zz_89_281_8802 )
  );
  LUT6 #(
    .INIT ( 64'hF888F00000000000 ))
  \VexRiscv/Mmux_decode_RS1281  (
    .I0(\VexRiscv/_zz_175_ [5]),
    .I1(\VexRiscv/_zz_173__7417 ),
    .I2(\VexRiscv/_zz_241_ [5]),
    .I3(\VexRiscv/_zz_173_110 ),
    .I4(\VexRiscv/zz_174_[4]_decode_INSTRUCTION[19]_equal_359_o ),
    .I5(\VexRiscv/_zz_261_110 ),
    .O(\VexRiscv/Mmux_decode_RS128 )
  );
  LUT6 #(
    .INIT ( 64'hFFAAFFAAC0AA00AA ))
  \VexRiscv/Mmux_decode_RS1282  (
    .I0(\VexRiscv/_zz_43_ [5]),
    .I1(\VexRiscv/_zz_261_ ),
    .I2(\VexRiscv/_zz_176_ ),
    .I3(\VexRiscv/_zz_263_110 ),
    .I4(\VexRiscv/_zz_89_ [5]),
    .I5(\VexRiscv/Mmux_decode_RS128 ),
    .O(\VexRiscv/Mmux_decode_RS1281_8804 )
  );
  LUT6 #(
    .INIT ( 64'hF888F00000000000 ))
  \VexRiscv/Mmux_decode_RS11261  (
    .I0(\VexRiscv/_zz_175_ [24]),
    .I1(\VexRiscv/_zz_173__7417 ),
    .I2(\VexRiscv/_zz_242_ [24]),
    .I3(\VexRiscv/_zz_173_181 ),
    .I4(\VexRiscv/zz_174_[4]_decode_INSTRUCTION[24]_equal_347_o ),
    .I5(\VexRiscv/_zz_261_181 ),
    .O(\VexRiscv/Mmux_decode_RS1126 )
  );
  LUT6 #(
    .INIT ( 64'hFFAAFFAAC0AA00AA ))
  \VexRiscv/Mmux_decode_RS11262  (
    .I0(\VexRiscv/_zz_43_ [24]),
    .I1(\VexRiscv/_zz_261_ ),
    .I2(\VexRiscv/_zz_177_ ),
    .I3(\VexRiscv/_zz_263_181 ),
    .I4(\VexRiscv/_zz_89_ [24]),
    .I5(\VexRiscv/Mmux_decode_RS1126 ),
    .O(\VexRiscv/Mmux_decode_RS11261_8806 )
  );
  LUT6 #(
    .INIT ( 64'hF888F00000000000 ))
  \VexRiscv/Mmux_decode_RS1171  (
    .I0(\VexRiscv/_zz_175_ [24]),
    .I1(\VexRiscv/_zz_173__7417 ),
    .I2(\VexRiscv/_zz_241_ [24]),
    .I3(\VexRiscv/_zz_173_110 ),
    .I4(\VexRiscv/zz_174_[4]_decode_INSTRUCTION[19]_equal_359_o ),
    .I5(\VexRiscv/_zz_261_110 ),
    .O(\VexRiscv/Mmux_decode_RS117 )
  );
  LUT6 #(
    .INIT ( 64'hFFAAFFAAC0AA00AA ))
  \VexRiscv/Mmux_decode_RS1172  (
    .I0(\VexRiscv/_zz_43_ [24]),
    .I1(\VexRiscv/_zz_261_ ),
    .I2(\VexRiscv/_zz_176_ ),
    .I3(\VexRiscv/_zz_263_110 ),
    .I4(\VexRiscv/_zz_89_ [24]),
    .I5(\VexRiscv/Mmux_decode_RS117 ),
    .O(\VexRiscv/Mmux_decode_RS1171_8808 )
  );
  LUT6 #(
    .INIT ( 64'hF888F00000000000 ))
  \VexRiscv/Mmux_decode_RS11271  (
    .I0(\VexRiscv/_zz_175_ [25]),
    .I1(\VexRiscv/_zz_173__7417 ),
    .I2(\VexRiscv/_zz_242_ [25]),
    .I3(\VexRiscv/_zz_173_181 ),
    .I4(\VexRiscv/zz_174_[4]_decode_INSTRUCTION[24]_equal_347_o ),
    .I5(\VexRiscv/_zz_261_181 ),
    .O(\VexRiscv/Mmux_decode_RS1127 )
  );
  LUT6 #(
    .INIT ( 64'hFFAAFFAAC0AA00AA ))
  \VexRiscv/Mmux_decode_RS11272  (
    .I0(\VexRiscv/_zz_43_ [25]),
    .I1(\VexRiscv/_zz_261_ ),
    .I2(\VexRiscv/_zz_177_ ),
    .I3(\VexRiscv/_zz_263_181 ),
    .I4(\VexRiscv/_zz_89_ [25]),
    .I5(\VexRiscv/Mmux_decode_RS1127 ),
    .O(\VexRiscv/Mmux_decode_RS11271_8810 )
  );
  LUT6 #(
    .INIT ( 64'hF888F00000000000 ))
  \VexRiscv/Mmux_decode_RS1181  (
    .I0(\VexRiscv/_zz_175_ [25]),
    .I1(\VexRiscv/_zz_173__7417 ),
    .I2(\VexRiscv/_zz_241_ [25]),
    .I3(\VexRiscv/_zz_173_110 ),
    .I4(\VexRiscv/zz_174_[4]_decode_INSTRUCTION[19]_equal_359_o ),
    .I5(\VexRiscv/_zz_261_110 ),
    .O(\VexRiscv/Mmux_decode_RS118 )
  );
  LUT6 #(
    .INIT ( 64'hFFAAFFAAC0AA00AA ))
  \VexRiscv/Mmux_decode_RS1182  (
    .I0(\VexRiscv/_zz_43_ [25]),
    .I1(\VexRiscv/_zz_261_ ),
    .I2(\VexRiscv/_zz_176_ ),
    .I3(\VexRiscv/_zz_263_110 ),
    .I4(\VexRiscv/_zz_89_ [25]),
    .I5(\VexRiscv/Mmux_decode_RS118 ),
    .O(\VexRiscv/Mmux_decode_RS1181_8812 )
  );
  LUT6 #(
    .INIT ( 64'hF888F00000000000 ))
  \VexRiscv/Mmux_decode_RS11321  (
    .I0(\VexRiscv/_zz_175_ [2]),
    .I1(\VexRiscv/_zz_173__7417 ),
    .I2(\VexRiscv/_zz_242_ [2]),
    .I3(\VexRiscv/_zz_173_181 ),
    .I4(\VexRiscv/zz_174_[4]_decode_INSTRUCTION[24]_equal_347_o ),
    .I5(\VexRiscv/_zz_261_181 ),
    .O(\VexRiscv/Mmux_decode_RS1132 )
  );
  LUT6 #(
    .INIT ( 64'hFFAAFFAAC0AA00AA ))
  \VexRiscv/Mmux_decode_RS11322  (
    .I0(\VexRiscv/_zz_43_ [2]),
    .I1(\VexRiscv/_zz_261_ ),
    .I2(\VexRiscv/_zz_177_ ),
    .I3(\VexRiscv/_zz_263_181 ),
    .I4(\VexRiscv/_zz_89_ [2]),
    .I5(\VexRiscv/Mmux_decode_RS1132 ),
    .O(\VexRiscv/Mmux_decode_RS11321_8814 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux__zz_89_231  (
    .I0(\VexRiscv/dataCache_1_/stageB_mmuRsp_isIoAccess_8013 ),
    .I1(\VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced_5_7980 ),
    .I2(\VexRiscv/iBusWishbone_DAT_MISO_regNext [2]),
    .O(\VexRiscv/Mmux__zz_89_23 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \VexRiscv/Mmux__zz_89_232  (
    .I0(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [0]),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [1]),
    .I2(\VexRiscv/dataCache_1__io_cpu_writeBack_data [10]),
    .I3(\VexRiscv/dataCache_1__io_cpu_writeBack_data [26]),
    .I4(\VexRiscv/dataCache_1__io_cpu_writeBack_data [18]),
    .I5(\VexRiscv/Mmux__zz_89_23 ),
    .O(\VexRiscv/Mmux__zz_89_231_8816 )
  );
  LUT6 #(
    .INIT ( 64'hF888F00000000000 ))
  \VexRiscv/Mmux_decode_RS1231  (
    .I0(\VexRiscv/_zz_175_ [2]),
    .I1(\VexRiscv/_zz_173__7417 ),
    .I2(\VexRiscv/_zz_241_ [2]),
    .I3(\VexRiscv/_zz_173_110 ),
    .I4(\VexRiscv/zz_174_[4]_decode_INSTRUCTION[19]_equal_359_o ),
    .I5(\VexRiscv/_zz_261_110 ),
    .O(\VexRiscv/Mmux_decode_RS123 )
  );
  LUT6 #(
    .INIT ( 64'hFFAAFFAAC0AA00AA ))
  \VexRiscv/Mmux_decode_RS1232  (
    .I0(\VexRiscv/_zz_43_ [2]),
    .I1(\VexRiscv/_zz_261_ ),
    .I2(\VexRiscv/_zz_176_ ),
    .I3(\VexRiscv/_zz_263_110 ),
    .I4(\VexRiscv/_zz_89_ [2]),
    .I5(\VexRiscv/Mmux_decode_RS123 ),
    .O(\VexRiscv/Mmux_decode_RS1231_8818 )
  );
  LUT6 #(
    .INIT ( 64'hF888F00000000000 ))
  \VexRiscv/Mmux_decode_RS11281  (
    .I0(\VexRiscv/_zz_175_ [26]),
    .I1(\VexRiscv/_zz_173__7417 ),
    .I2(\VexRiscv/_zz_242_ [26]),
    .I3(\VexRiscv/_zz_173_181 ),
    .I4(\VexRiscv/zz_174_[4]_decode_INSTRUCTION[24]_equal_347_o ),
    .I5(\VexRiscv/_zz_261_181 ),
    .O(\VexRiscv/Mmux_decode_RS1128 )
  );
  LUT6 #(
    .INIT ( 64'hFFAAFFAAC0AA00AA ))
  \VexRiscv/Mmux_decode_RS11282  (
    .I0(\VexRiscv/_zz_43_ [26]),
    .I1(\VexRiscv/_zz_261_ ),
    .I2(\VexRiscv/_zz_177_ ),
    .I3(\VexRiscv/_zz_263_181 ),
    .I4(\VexRiscv/_zz_89_ [26]),
    .I5(\VexRiscv/Mmux_decode_RS1128 ),
    .O(\VexRiscv/Mmux_decode_RS11281_8820 )
  );
  LUT6 #(
    .INIT ( 64'hF888F00000000000 ))
  \VexRiscv/Mmux_decode_RS1191  (
    .I0(\VexRiscv/_zz_175_ [26]),
    .I1(\VexRiscv/_zz_173__7417 ),
    .I2(\VexRiscv/_zz_241_ [26]),
    .I3(\VexRiscv/_zz_173_110 ),
    .I4(\VexRiscv/zz_174_[4]_decode_INSTRUCTION[19]_equal_359_o ),
    .I5(\VexRiscv/_zz_261_110 ),
    .O(\VexRiscv/Mmux_decode_RS119 )
  );
  LUT6 #(
    .INIT ( 64'hFFAAFFAAC0AA00AA ))
  \VexRiscv/Mmux_decode_RS1192  (
    .I0(\VexRiscv/_zz_43_ [26]),
    .I1(\VexRiscv/_zz_261_ ),
    .I2(\VexRiscv/_zz_176_ ),
    .I3(\VexRiscv/_zz_263_110 ),
    .I4(\VexRiscv/_zz_89_ [26]),
    .I5(\VexRiscv/Mmux_decode_RS119 ),
    .O(\VexRiscv/Mmux_decode_RS1191_8822 )
  );
  LUT6 #(
    .INIT ( 64'hF888F00000000000 ))
  \VexRiscv/Mmux_decode_RS11291  (
    .I0(\VexRiscv/_zz_175_ [27]),
    .I1(\VexRiscv/_zz_173__7417 ),
    .I2(\VexRiscv/_zz_242_ [27]),
    .I3(\VexRiscv/_zz_173_181 ),
    .I4(\VexRiscv/zz_174_[4]_decode_INSTRUCTION[24]_equal_347_o ),
    .I5(\VexRiscv/_zz_261_181 ),
    .O(\VexRiscv/Mmux_decode_RS1129 )
  );
  LUT6 #(
    .INIT ( 64'hFFAAFFAAC0AA00AA ))
  \VexRiscv/Mmux_decode_RS11292  (
    .I0(\VexRiscv/_zz_43_ [27]),
    .I1(\VexRiscv/_zz_261_ ),
    .I2(\VexRiscv/_zz_177_ ),
    .I3(\VexRiscv/_zz_263_181 ),
    .I4(\VexRiscv/_zz_89_ [27]),
    .I5(\VexRiscv/Mmux_decode_RS1129 ),
    .O(\VexRiscv/Mmux_decode_RS11291_8824 )
  );
  LUT6 #(
    .INIT ( 64'hF888F00000000000 ))
  \VexRiscv/Mmux_decode_RS1201  (
    .I0(\VexRiscv/_zz_175_ [27]),
    .I1(\VexRiscv/_zz_173__7417 ),
    .I2(\VexRiscv/_zz_241_ [27]),
    .I3(\VexRiscv/_zz_173_110 ),
    .I4(\VexRiscv/zz_174_[4]_decode_INSTRUCTION[19]_equal_359_o ),
    .I5(\VexRiscv/_zz_261_110 ),
    .O(\VexRiscv/Mmux_decode_RS120 )
  );
  LUT6 #(
    .INIT ( 64'hFFAAFFAAC0AA00AA ))
  \VexRiscv/Mmux_decode_RS1202  (
    .I0(\VexRiscv/_zz_43_ [27]),
    .I1(\VexRiscv/_zz_261_ ),
    .I2(\VexRiscv/_zz_176_ ),
    .I3(\VexRiscv/_zz_263_110 ),
    .I4(\VexRiscv/_zz_89_ [27]),
    .I5(\VexRiscv/Mmux_decode_RS120 ),
    .O(\VexRiscv/Mmux_decode_RS1201_8826 )
  );
  LUT6 #(
    .INIT ( 64'hF888F00000000000 ))
  \VexRiscv/Mmux_decode_RS11331  (
    .I0(\VexRiscv/_zz_175_ [30]),
    .I1(\VexRiscv/_zz_173__7417 ),
    .I2(\VexRiscv/_zz_242_ [30]),
    .I3(\VexRiscv/_zz_173_181 ),
    .I4(\VexRiscv/zz_174_[4]_decode_INSTRUCTION[24]_equal_347_o ),
    .I5(\VexRiscv/_zz_261_181 ),
    .O(\VexRiscv/Mmux_decode_RS1133 )
  );
  LUT6 #(
    .INIT ( 64'hFFAAFFAAC0AA00AA ))
  \VexRiscv/Mmux_decode_RS11332  (
    .I0(\VexRiscv/_zz_43_ [30]),
    .I1(\VexRiscv/_zz_261_ ),
    .I2(\VexRiscv/_zz_177_ ),
    .I3(\VexRiscv/_zz_263_181 ),
    .I4(\VexRiscv/_zz_89_ [30]),
    .I5(\VexRiscv/Mmux_decode_RS1133 ),
    .O(\VexRiscv/Mmux_decode_RS11331_8828 )
  );
  LUT6 #(
    .INIT ( 64'hF888F00000000000 ))
  \VexRiscv/Mmux_decode_RS1241  (
    .I0(\VexRiscv/_zz_175_ [30]),
    .I1(\VexRiscv/_zz_173__7417 ),
    .I2(\VexRiscv/_zz_241_ [30]),
    .I3(\VexRiscv/_zz_173_110 ),
    .I4(\VexRiscv/zz_174_[4]_decode_INSTRUCTION[19]_equal_359_o ),
    .I5(\VexRiscv/_zz_261_110 ),
    .O(\VexRiscv/Mmux_decode_RS124 )
  );
  LUT6 #(
    .INIT ( 64'hFFAAFFAAC0AA00AA ))
  \VexRiscv/Mmux_decode_RS1242  (
    .I0(\VexRiscv/_zz_43_ [30]),
    .I1(\VexRiscv/_zz_261_ ),
    .I2(\VexRiscv/_zz_176_ ),
    .I3(\VexRiscv/_zz_263_110 ),
    .I4(\VexRiscv/_zz_89_ [30]),
    .I5(\VexRiscv/Mmux_decode_RS124 ),
    .O(\VexRiscv/Mmux_decode_RS1241_8830 )
  );
  LUT6 #(
    .INIT ( 64'hF888F00000000000 ))
  \VexRiscv/Mmux_decode_RS11301  (
    .I0(\VexRiscv/_zz_175_ [28]),
    .I1(\VexRiscv/_zz_173__7417 ),
    .I2(\VexRiscv/_zz_242_ [28]),
    .I3(\VexRiscv/_zz_173_181 ),
    .I4(\VexRiscv/zz_174_[4]_decode_INSTRUCTION[24]_equal_347_o ),
    .I5(\VexRiscv/_zz_261_181 ),
    .O(\VexRiscv/Mmux_decode_RS1130 )
  );
  LUT6 #(
    .INIT ( 64'hFFAAFFAAC0AA00AA ))
  \VexRiscv/Mmux_decode_RS11302  (
    .I0(\VexRiscv/_zz_43_ [28]),
    .I1(\VexRiscv/_zz_261_ ),
    .I2(\VexRiscv/_zz_177_ ),
    .I3(\VexRiscv/_zz_263_181 ),
    .I4(\VexRiscv/_zz_89_ [28]),
    .I5(\VexRiscv/Mmux_decode_RS1130 ),
    .O(\VexRiscv/Mmux_decode_RS11301_8832 )
  );
  LUT6 #(
    .INIT ( 64'hF888F00000000000 ))
  \VexRiscv/Mmux_decode_RS1213  (
    .I0(\VexRiscv/_zz_175_ [28]),
    .I1(\VexRiscv/_zz_173__7417 ),
    .I2(\VexRiscv/_zz_241_ [28]),
    .I3(\VexRiscv/_zz_173_110 ),
    .I4(\VexRiscv/zz_174_[4]_decode_INSTRUCTION[19]_equal_359_o ),
    .I5(\VexRiscv/_zz_261_110 ),
    .O(\VexRiscv/Mmux_decode_RS1211_8833 )
  );
  LUT6 #(
    .INIT ( 64'hFFAAFFAAC0AA00AA ))
  \VexRiscv/Mmux_decode_RS1214  (
    .I0(\VexRiscv/_zz_43_ [28]),
    .I1(\VexRiscv/_zz_261_ ),
    .I2(\VexRiscv/_zz_176_ ),
    .I3(\VexRiscv/_zz_263_110 ),
    .I4(\VexRiscv/_zz_89_ [28]),
    .I5(\VexRiscv/Mmux_decode_RS1211_8833 ),
    .O(\VexRiscv/Mmux_decode_RS1212_8834 )
  );
  LUT6 #(
    .INIT ( 64'hF888F00000000000 ))
  \VexRiscv/Mmux_decode_RS11351  (
    .I0(\VexRiscv/_zz_175_ [3]),
    .I1(\VexRiscv/_zz_173__7417 ),
    .I2(\VexRiscv/_zz_242_ [3]),
    .I3(\VexRiscv/_zz_173_181 ),
    .I4(\VexRiscv/zz_174_[4]_decode_INSTRUCTION[24]_equal_347_o ),
    .I5(\VexRiscv/_zz_261_181 ),
    .O(\VexRiscv/Mmux_decode_RS1135 )
  );
  LUT6 #(
    .INIT ( 64'hFFAAFFAAC0AA00AA ))
  \VexRiscv/Mmux_decode_RS11352  (
    .I0(\VexRiscv/_zz_43_ [3]),
    .I1(\VexRiscv/_zz_261_ ),
    .I2(\VexRiscv/_zz_177_ ),
    .I3(\VexRiscv/_zz_263_181 ),
    .I4(\VexRiscv/_zz_89_ [3]),
    .I5(\VexRiscv/Mmux_decode_RS1135 ),
    .O(\VexRiscv/Mmux_decode_RS11351_8836 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux__zz_89_261  (
    .I0(\VexRiscv/dataCache_1_/stageB_mmuRsp_isIoAccess_8013 ),
    .I1(\VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced_4_7981 ),
    .I2(\VexRiscv/iBusWishbone_DAT_MISO_regNext [3]),
    .O(\VexRiscv/Mmux__zz_89_26 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \VexRiscv/Mmux__zz_89_262  (
    .I0(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [0]),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [1]),
    .I2(\VexRiscv/dataCache_1__io_cpu_writeBack_data [11]),
    .I3(\VexRiscv/dataCache_1__io_cpu_writeBack_data [27]),
    .I4(\VexRiscv/dataCache_1__io_cpu_writeBack_data [19]),
    .I5(\VexRiscv/Mmux__zz_89_26 ),
    .O(\VexRiscv/Mmux__zz_89_261_8838 )
  );
  LUT6 #(
    .INIT ( 64'hF888F00000000000 ))
  \VexRiscv/Mmux_decode_RS1261  (
    .I0(\VexRiscv/_zz_175_ [3]),
    .I1(\VexRiscv/_zz_173__7417 ),
    .I2(\VexRiscv/_zz_241_ [3]),
    .I3(\VexRiscv/_zz_173_110 ),
    .I4(\VexRiscv/zz_174_[4]_decode_INSTRUCTION[19]_equal_359_o ),
    .I5(\VexRiscv/_zz_261_110 ),
    .O(\VexRiscv/Mmux_decode_RS126 )
  );
  LUT6 #(
    .INIT ( 64'hFFAAFFAAC0AA00AA ))
  \VexRiscv/Mmux_decode_RS1262  (
    .I0(\VexRiscv/_zz_43_ [3]),
    .I1(\VexRiscv/_zz_261_ ),
    .I2(\VexRiscv/_zz_176_ ),
    .I3(\VexRiscv/_zz_263_110 ),
    .I4(\VexRiscv/_zz_89_ [3]),
    .I5(\VexRiscv/Mmux_decode_RS126 ),
    .O(\VexRiscv/Mmux_decode_RS1261_8840 )
  );
  LUT6 #(
    .INIT ( 64'hF888F00000000000 ))
  \VexRiscv/Mmux_decode_RS11181  (
    .I0(\VexRiscv/_zz_175_ [17]),
    .I1(\VexRiscv/_zz_173__7417 ),
    .I2(\VexRiscv/_zz_242_ [17]),
    .I3(\VexRiscv/_zz_173_181 ),
    .I4(\VexRiscv/zz_174_[4]_decode_INSTRUCTION[24]_equal_347_o ),
    .I5(\VexRiscv/_zz_261_181 ),
    .O(\VexRiscv/Mmux_decode_RS1118 )
  );
  LUT6 #(
    .INIT ( 64'hFFAAFFAAC0AA00AA ))
  \VexRiscv/Mmux_decode_RS11182  (
    .I0(\VexRiscv/_zz_43_ [17]),
    .I1(\VexRiscv/_zz_261_ ),
    .I2(\VexRiscv/_zz_177_ ),
    .I3(\VexRiscv/_zz_263_181 ),
    .I4(\VexRiscv/_zz_89_ [17]),
    .I5(\VexRiscv/Mmux_decode_RS1118 ),
    .O(\VexRiscv/Mmux_decode_RS11181_8842 )
  );
  LUT6 #(
    .INIT ( 64'hF888F00000000000 ))
  \VexRiscv/Mmux_decode_RS191  (
    .I0(\VexRiscv/_zz_175_ [17]),
    .I1(\VexRiscv/_zz_173__7417 ),
    .I2(\VexRiscv/_zz_241_ [17]),
    .I3(\VexRiscv/_zz_173_110 ),
    .I4(\VexRiscv/zz_174_[4]_decode_INSTRUCTION[19]_equal_359_o ),
    .I5(\VexRiscv/_zz_261_110 ),
    .O(\VexRiscv/Mmux_decode_RS19 )
  );
  LUT6 #(
    .INIT ( 64'hFFAAFFAAC0AA00AA ))
  \VexRiscv/Mmux_decode_RS192  (
    .I0(\VexRiscv/_zz_43_ [17]),
    .I1(\VexRiscv/_zz_261_ ),
    .I2(\VexRiscv/_zz_176_ ),
    .I3(\VexRiscv/_zz_263_110 ),
    .I4(\VexRiscv/_zz_89_ [17]),
    .I5(\VexRiscv/Mmux_decode_RS19 ),
    .O(\VexRiscv/Mmux_decode_RS191_8844 )
  );
  LUT6 #(
    .INIT ( 64'hF888F00000000000 ))
  \VexRiscv/Mmux_decode_RS11171  (
    .I0(\VexRiscv/_zz_175_ [16]),
    .I1(\VexRiscv/_zz_173__7417 ),
    .I2(\VexRiscv/_zz_242_ [16]),
    .I3(\VexRiscv/_zz_173_181 ),
    .I4(\VexRiscv/zz_174_[4]_decode_INSTRUCTION[24]_equal_347_o ),
    .I5(\VexRiscv/_zz_261_181 ),
    .O(\VexRiscv/Mmux_decode_RS1117 )
  );
  LUT6 #(
    .INIT ( 64'hFFAAFFAAC0AA00AA ))
  \VexRiscv/Mmux_decode_RS11172  (
    .I0(\VexRiscv/_zz_43_ [16]),
    .I1(\VexRiscv/_zz_261_ ),
    .I2(\VexRiscv/_zz_177_ ),
    .I3(\VexRiscv/_zz_263_181 ),
    .I4(\VexRiscv/_zz_89_ [16]),
    .I5(\VexRiscv/Mmux_decode_RS1117 ),
    .O(\VexRiscv/Mmux_decode_RS11171_8846 )
  );
  LUT6 #(
    .INIT ( 64'hF888F00000000000 ))
  \VexRiscv/Mmux_decode_RS181  (
    .I0(\VexRiscv/_zz_175_ [16]),
    .I1(\VexRiscv/_zz_173__7417 ),
    .I2(\VexRiscv/_zz_241_ [16]),
    .I3(\VexRiscv/_zz_173_110 ),
    .I4(\VexRiscv/zz_174_[4]_decode_INSTRUCTION[19]_equal_359_o ),
    .I5(\VexRiscv/_zz_261_110 ),
    .O(\VexRiscv/Mmux_decode_RS18 )
  );
  LUT6 #(
    .INIT ( 64'hFFAAFFAAC0AA00AA ))
  \VexRiscv/Mmux_decode_RS182  (
    .I0(\VexRiscv/_zz_43_ [16]),
    .I1(\VexRiscv/_zz_261_ ),
    .I2(\VexRiscv/_zz_176_ ),
    .I3(\VexRiscv/_zz_263_110 ),
    .I4(\VexRiscv/_zz_89_ [16]),
    .I5(\VexRiscv/Mmux_decode_RS18 ),
    .O(\VexRiscv/Mmux_decode_RS181_8848 )
  );
  LUT6 #(
    .INIT ( 64'hF888F00000000000 ))
  \VexRiscv/Mmux_decode_RS11361  (
    .I0(\VexRiscv/_zz_175_ [4]),
    .I1(\VexRiscv/_zz_173__7417 ),
    .I2(\VexRiscv/_zz_242_ [4]),
    .I3(\VexRiscv/_zz_173_181 ),
    .I4(\VexRiscv/zz_174_[4]_decode_INSTRUCTION[24]_equal_347_o ),
    .I5(\VexRiscv/_zz_261_181 ),
    .O(\VexRiscv/Mmux_decode_RS1136 )
  );
  LUT6 #(
    .INIT ( 64'hFFAAFFAAC0AA00AA ))
  \VexRiscv/Mmux_decode_RS11362  (
    .I0(\VexRiscv/_zz_43_ [4]),
    .I1(\VexRiscv/_zz_261_ ),
    .I2(\VexRiscv/_zz_177_ ),
    .I3(\VexRiscv/_zz_263_181 ),
    .I4(\VexRiscv/_zz_89_ [4]),
    .I5(\VexRiscv/Mmux_decode_RS1136 ),
    .O(\VexRiscv/Mmux_decode_RS11361_8850 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux__zz_89_271  (
    .I0(\VexRiscv/dataCache_1_/stageB_mmuRsp_isIoAccess_8013 ),
    .I1(\VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced_3_7982 ),
    .I2(\VexRiscv/iBusWishbone_DAT_MISO_regNext [4]),
    .O(\VexRiscv/Mmux__zz_89_27 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \VexRiscv/Mmux__zz_89_272  (
    .I0(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [0]),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [1]),
    .I2(\VexRiscv/dataCache_1__io_cpu_writeBack_data [12]),
    .I3(\VexRiscv/dataCache_1__io_cpu_writeBack_data [28]),
    .I4(\VexRiscv/dataCache_1__io_cpu_writeBack_data [20]),
    .I5(\VexRiscv/Mmux__zz_89_27 ),
    .O(\VexRiscv/Mmux__zz_89_271_8852 )
  );
  LUT6 #(
    .INIT ( 64'hF888F00000000000 ))
  \VexRiscv/Mmux_decode_RS1271  (
    .I0(\VexRiscv/_zz_175_ [4]),
    .I1(\VexRiscv/_zz_173__7417 ),
    .I2(\VexRiscv/_zz_241_ [4]),
    .I3(\VexRiscv/_zz_173_110 ),
    .I4(\VexRiscv/zz_174_[4]_decode_INSTRUCTION[19]_equal_359_o ),
    .I5(\VexRiscv/_zz_261_110 ),
    .O(\VexRiscv/Mmux_decode_RS127 )
  );
  LUT6 #(
    .INIT ( 64'hFFAAFFAAC0AA00AA ))
  \VexRiscv/Mmux_decode_RS1272  (
    .I0(\VexRiscv/_zz_43_ [4]),
    .I1(\VexRiscv/_zz_261_ ),
    .I2(\VexRiscv/_zz_176_ ),
    .I3(\VexRiscv/_zz_263_110 ),
    .I4(\VexRiscv/_zz_89_ [4]),
    .I5(\VexRiscv/Mmux_decode_RS127 ),
    .O(\VexRiscv/Mmux_decode_RS1271_8854 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT321  (
    .I0(\VexRiscv/BranchPlugin_branchExceptionPort_valid ),
    .I1(\VexRiscv/IBusCachedPlugin_decodeExceptionPort_valid ),
    .I2(\VexRiscv/_zz_117_ [9]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [9]),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [9]),
    .O(\VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT32_8855 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT311  (
    .I0(\VexRiscv/BranchPlugin_branchExceptionPort_valid ),
    .I1(\VexRiscv/IBusCachedPlugin_decodeExceptionPort_valid ),
    .I2(\VexRiscv/_zz_117_ [8]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [8]),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [8]),
    .O(\VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT31_8856 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT301  (
    .I0(\VexRiscv/BranchPlugin_branchExceptionPort_valid ),
    .I1(\VexRiscv/IBusCachedPlugin_decodeExceptionPort_valid ),
    .I2(\VexRiscv/_zz_117_ [7]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [7]),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [7]),
    .O(\VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT30 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT291  (
    .I0(\VexRiscv/BranchPlugin_branchExceptionPort_valid ),
    .I1(\VexRiscv/IBusCachedPlugin_decodeExceptionPort_valid ),
    .I2(\VexRiscv/_zz_117_ [6]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [6]),
    .O(\VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT29 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT281  (
    .I0(\VexRiscv/BranchPlugin_branchExceptionPort_valid ),
    .I1(\VexRiscv/IBusCachedPlugin_decodeExceptionPort_valid ),
    .I2(\VexRiscv/_zz_117_ [5]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [5]),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [5]),
    .O(\VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT28 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT271  (
    .I0(\VexRiscv/BranchPlugin_branchExceptionPort_valid ),
    .I1(\VexRiscv/IBusCachedPlugin_decodeExceptionPort_valid ),
    .I2(\VexRiscv/_zz_117_ [4]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [4]),
    .O(\VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT27 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT261  (
    .I0(\VexRiscv/BranchPlugin_branchExceptionPort_valid ),
    .I1(\VexRiscv/IBusCachedPlugin_decodeExceptionPort_valid ),
    .I2(\VexRiscv/_zz_117_ [3]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [3]),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [3]),
    .O(\VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT26 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT251  (
    .I0(\VexRiscv/BranchPlugin_branchExceptionPort_valid ),
    .I1(\VexRiscv/IBusCachedPlugin_decodeExceptionPort_valid ),
    .I2(\VexRiscv/_zz_117_ [31]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [31]),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [31]),
    .O(\VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT25 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT241  (
    .I0(\VexRiscv/BranchPlugin_branchExceptionPort_valid ),
    .I1(\VexRiscv/IBusCachedPlugin_decodeExceptionPort_valid ),
    .I2(\VexRiscv/_zz_117_ [30]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [30]),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [30]),
    .O(\VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT24 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT231  (
    .I0(\VexRiscv/BranchPlugin_branchExceptionPort_valid ),
    .I1(\VexRiscv/IBusCachedPlugin_decodeExceptionPort_valid ),
    .I2(\VexRiscv/_zz_117_ [2]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [2]),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [2]),
    .O(\VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT23 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT221  (
    .I0(\VexRiscv/BranchPlugin_branchExceptionPort_valid ),
    .I1(\VexRiscv/IBusCachedPlugin_decodeExceptionPort_valid ),
    .I2(\VexRiscv/_zz_117_ [29]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [29]),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [29]),
    .O(\VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT22_8865 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT211  (
    .I0(\VexRiscv/BranchPlugin_branchExceptionPort_valid ),
    .I1(\VexRiscv/IBusCachedPlugin_decodeExceptionPort_valid ),
    .I2(\VexRiscv/_zz_117_ [28]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [28]),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [28]),
    .O(\VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT21_8866 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT201  (
    .I0(\VexRiscv/BranchPlugin_branchExceptionPort_valid ),
    .I1(\VexRiscv/IBusCachedPlugin_decodeExceptionPort_valid ),
    .I2(\VexRiscv/_zz_117_ [27]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [27]),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [27]),
    .O(\VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT20 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT191  (
    .I0(\VexRiscv/BranchPlugin_branchExceptionPort_valid ),
    .I1(\VexRiscv/IBusCachedPlugin_decodeExceptionPort_valid ),
    .I2(\VexRiscv/_zz_117_ [26]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [26]),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [26]),
    .O(\VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT19 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT181  (
    .I0(\VexRiscv/BranchPlugin_branchExceptionPort_valid ),
    .I1(\VexRiscv/IBusCachedPlugin_decodeExceptionPort_valid ),
    .I2(\VexRiscv/_zz_117_ [25]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [25]),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [25]),
    .O(\VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT18 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT171  (
    .I0(\VexRiscv/BranchPlugin_branchExceptionPort_valid ),
    .I1(\VexRiscv/IBusCachedPlugin_decodeExceptionPort_valid ),
    .I2(\VexRiscv/_zz_117_ [24]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [24]),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [24]),
    .O(\VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT17 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT161  (
    .I0(\VexRiscv/BranchPlugin_branchExceptionPort_valid ),
    .I1(\VexRiscv/IBusCachedPlugin_decodeExceptionPort_valid ),
    .I2(\VexRiscv/_zz_117_ [23]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [23]),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [23]),
    .O(\VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT16 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT151  (
    .I0(\VexRiscv/BranchPlugin_branchExceptionPort_valid ),
    .I1(\VexRiscv/IBusCachedPlugin_decodeExceptionPort_valid ),
    .I2(\VexRiscv/_zz_117_ [22]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [22]),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [22]),
    .O(\VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT15 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT141  (
    .I0(\VexRiscv/BranchPlugin_branchExceptionPort_valid ),
    .I1(\VexRiscv/IBusCachedPlugin_decodeExceptionPort_valid ),
    .I2(\VexRiscv/_zz_117_ [21]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [21]),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [21]),
    .O(\VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT14 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT131  (
    .I0(\VexRiscv/BranchPlugin_branchExceptionPort_valid ),
    .I1(\VexRiscv/IBusCachedPlugin_decodeExceptionPort_valid ),
    .I2(\VexRiscv/_zz_117_ [20]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [20]),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [20]),
    .O(\VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT13 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT111  (
    .I0(\VexRiscv/BranchPlugin_branchExceptionPort_valid ),
    .I1(\VexRiscv/IBusCachedPlugin_decodeExceptionPort_valid ),
    .I2(\VexRiscv/_zz_117_ [19]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [19]),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [19]),
    .O(\VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT11 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT101  (
    .I0(\VexRiscv/BranchPlugin_branchExceptionPort_valid ),
    .I1(\VexRiscv/IBusCachedPlugin_decodeExceptionPort_valid ),
    .I2(\VexRiscv/_zz_117_ [18]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [18]),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [18]),
    .O(\VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT10 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT91  (
    .I0(\VexRiscv/BranchPlugin_branchExceptionPort_valid ),
    .I1(\VexRiscv/IBusCachedPlugin_decodeExceptionPort_valid ),
    .I2(\VexRiscv/_zz_117_ [17]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [17]),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [17]),
    .O(\VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT9 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT81  (
    .I0(\VexRiscv/BranchPlugin_branchExceptionPort_valid ),
    .I1(\VexRiscv/IBusCachedPlugin_decodeExceptionPort_valid ),
    .I2(\VexRiscv/_zz_117_ [16]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [16]),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [16]),
    .O(\VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT8 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT71  (
    .I0(\VexRiscv/BranchPlugin_branchExceptionPort_valid ),
    .I1(\VexRiscv/IBusCachedPlugin_decodeExceptionPort_valid ),
    .I2(\VexRiscv/_zz_117_ [15]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [15]),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [15]),
    .O(\VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT7 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT61  (
    .I0(\VexRiscv/BranchPlugin_branchExceptionPort_valid ),
    .I1(\VexRiscv/IBusCachedPlugin_decodeExceptionPort_valid ),
    .I2(\VexRiscv/_zz_117_ [14]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [14]),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [14]),
    .O(\VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT6 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT51  (
    .I0(\VexRiscv/BranchPlugin_branchExceptionPort_valid ),
    .I1(\VexRiscv/IBusCachedPlugin_decodeExceptionPort_valid ),
    .I2(\VexRiscv/_zz_117_ [13]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [13]),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [13]),
    .O(\VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT5 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT41  (
    .I0(\VexRiscv/BranchPlugin_branchExceptionPort_valid ),
    .I1(\VexRiscv/IBusCachedPlugin_decodeExceptionPort_valid ),
    .I2(\VexRiscv/_zz_117_ [12]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [12]),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [12]),
    .O(\VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT4 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT31  (
    .I0(\VexRiscv/BranchPlugin_branchExceptionPort_valid ),
    .I1(\VexRiscv/IBusCachedPlugin_decodeExceptionPort_valid ),
    .I2(\VexRiscv/_zz_117_ [11]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [11]),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [11]),
    .O(\VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT3 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT21  (
    .I0(\VexRiscv/BranchPlugin_branchExceptionPort_valid ),
    .I1(\VexRiscv/IBusCachedPlugin_decodeExceptionPort_valid ),
    .I2(\VexRiscv/_zz_117_ [10]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [10]),
    .I4(\VexRiscv/execute_to_memory_BRANCH_CALC [10]),
    .O(\VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT2 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux__zz_89_110  (
    .I0(\VexRiscv/dataCache_1_/stageB_mmuRsp_isIoAccess_8013 ),
    .I1(\VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced_7_7978 ),
    .I2(\VexRiscv/iBusWishbone_DAT_MISO_regNext [0]),
    .O(\VexRiscv/Mmux__zz_89_1 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \VexRiscv/Mmux__zz_89_111  (
    .I0(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [0]),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [1]),
    .I2(\VexRiscv/dataCache_1__io_cpu_writeBack_data [8]),
    .I3(\VexRiscv/dataCache_1__io_cpu_writeBack_data [24]),
    .I4(\VexRiscv/dataCache_1__io_cpu_writeBack_data [16]),
    .I5(\VexRiscv/Mmux__zz_89_1 ),
    .O(\VexRiscv/Mmux__zz_89_11_8886 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Mmux__zz_89_121  (
    .I0(\VexRiscv/dataCache_1_/stageB_mmuRsp_isIoAccess_8013 ),
    .I1(\VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced_6_7979 ),
    .I2(\VexRiscv/iBusWishbone_DAT_MISO_regNext [1]),
    .O(\VexRiscv/Mmux__zz_89_121_8887 )
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \VexRiscv/Mmux__zz_89_122  (
    .I0(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [0]),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [1]),
    .I2(\VexRiscv/dataCache_1__io_cpu_writeBack_data [9]),
    .I3(\VexRiscv/dataCache_1__io_cpu_writeBack_data [25]),
    .I4(\VexRiscv/dataCache_1__io_cpu_writeBack_data [17]),
    .I5(\VexRiscv/Mmux__zz_89_121_8887 ),
    .O(\VexRiscv/Mmux__zz_89_122_8888 )
  );
  LUT5 #(
    .INIT ( 32'h78F0F0F0 ))
  \VexRiscv/dataCache_1_/Mmux_stageB_mmuRsp_physicalAddress[31]_GND_17_o_MUX_1408_o11  (
    .I0(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [7]),
    .I1(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [8]),
    .I2(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [9]),
    .I3(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [6]),
    .I4(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [5]),
    .O(\VexRiscv/dataCache_1_/Mmux_stageB_mmuRsp_physicalAddress[31]_GND_17_o_MUX_1408_o1 )
  );
  LUT6 #(
    .INIT ( 64'hFF4FF444BB0BB000 ))
  \VexRiscv/dataCache_1_/Mmux_stageB_mmuRsp_physicalAddress[31]_GND_17_o_MUX_1408_o12  (
    .I0(\VexRiscv/dataCache_1_/n0237 ),
    .I1(\VexRiscv/dataCache_1_/stageB_flusher_valid_7967 ),
    .I2(\VexRiscv/dataCache_1_/_zz_17_ ),
    .I3(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [9]),
    .I4(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [9]),
    .I5(\VexRiscv/dataCache_1_/Mmux_stageB_mmuRsp_physicalAddress[31]_GND_17_o_MUX_1408_o1 ),
    .O(\VexRiscv/dataCache_1_/Mmux_stageB_mmuRsp_physicalAddress[31]_GND_17_o_MUX_1408_o11_8890 )
  );
  LUT4 #(
    .INIT ( 16'h6CCC ))
  \VexRiscv/dataCache_1_/Mmux_stageB_mmuRsp_physicalAddress[31]_GND_17_o_MUX_1409_o11  (
    .I0(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [6]),
    .I1(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [8]),
    .I2(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [7]),
    .I3(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [5]),
    .O(\VexRiscv/dataCache_1_/Mmux_stageB_mmuRsp_physicalAddress[31]_GND_17_o_MUX_1409_o1 )
  );
  LUT6 #(
    .INIT ( 64'hFF4FF444BB0BB000 ))
  \VexRiscv/dataCache_1_/Mmux_stageB_mmuRsp_physicalAddress[31]_GND_17_o_MUX_1409_o12  (
    .I0(\VexRiscv/dataCache_1_/n0237 ),
    .I1(\VexRiscv/dataCache_1_/stageB_flusher_valid_7967 ),
    .I2(\VexRiscv/dataCache_1_/_zz_17_ ),
    .I3(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [8]),
    .I4(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [8]),
    .I5(\VexRiscv/dataCache_1_/Mmux_stageB_mmuRsp_physicalAddress[31]_GND_17_o_MUX_1409_o1 ),
    .O(\VexRiscv/dataCache_1_/Mmux_stageB_mmuRsp_physicalAddress[31]_GND_17_o_MUX_1409_o11_8892 )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \VexRiscv/dataCache_1_/Mmux_stageB_mmuRsp_physicalAddress[31]_GND_17_o_MUX_1410_o11  (
    .I0(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [7]),
    .I1(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [5]),
    .I2(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [6]),
    .O(\VexRiscv/dataCache_1_/Mmux_stageB_mmuRsp_physicalAddress[31]_GND_17_o_MUX_1410_o1 )
  );
  LUT6 #(
    .INIT ( 64'hFF4FF444BB0BB000 ))
  \VexRiscv/dataCache_1_/Mmux_stageB_mmuRsp_physicalAddress[31]_GND_17_o_MUX_1410_o12  (
    .I0(\VexRiscv/dataCache_1_/n0237 ),
    .I1(\VexRiscv/dataCache_1_/stageB_flusher_valid_7967 ),
    .I2(\VexRiscv/dataCache_1_/_zz_17_ ),
    .I3(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [7]),
    .I4(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [7]),
    .I5(\VexRiscv/dataCache_1_/Mmux_stageB_mmuRsp_physicalAddress[31]_GND_17_o_MUX_1410_o1 ),
    .O(\VexRiscv/dataCache_1_/Mmux_stageB_mmuRsp_physicalAddress[31]_GND_17_o_MUX_1410_o11_8894 )
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \VexRiscv/dataCache_1_/Mmux_stageB_mmuRsp_physicalAddress[31]_GND_17_o_MUX_1411_o1_SW0  (
    .I0(\VexRiscv/dataCache_1_/stageB_flusher_valid_7967 ),
    .I1(\VexRiscv/dataCache_1_/n0237 ),
    .O(N328)
  );
  LUT6 #(
    .INIT ( 64'h5411544404110444 ))
  \VexRiscv/dataCache_1_/Mmux_stageB_mmuRsp_physicalAddress[31]_GND_17_o_MUX_1411_o1  (
    .I0(\VexRiscv/dataCache_1__io_cpu_flush_ready ),
    .I1(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [6]),
    .I2(\VexRiscv/dataCache_1_/_zz_17_ ),
    .I3(N328),
    .I4(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [5]),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [6]),
    .O(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_GND_17_o_MUX_1411_o )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \VexRiscv/dataCache_1_/Mmux_stageB_mmuRsp_physicalAddress[31]_GND_17_o_MUX_1407_o1_SW0  (
    .I0(\VexRiscv/dataCache_1_/n0237 ),
    .I1(\VexRiscv/dataCache_1_/stageB_flusher_valid_7967 ),
    .O(N3301)
  );
  LUT6 #(
    .INIT ( 64'h1154445411044404 ))
  \VexRiscv/dataCache_1_/Mmux_stageB_mmuRsp_physicalAddress[31]_GND_17_o_MUX_1407_o1  (
    .I0(\VexRiscv/dataCache_1__io_cpu_flush_ready ),
    .I1(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [10]),
    .I2(\VexRiscv/dataCache_1_/_zz_17_ ),
    .I3(N3301),
    .I4(\VexRiscv/dataCache_1_/Madd_stageB_mmuRsp_physicalAddress[11]_GND_17_o_add_102_OUT_cy<4> ),
    .I5(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [10]),
    .O(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_GND_17_o_MUX_1407_o )
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \VexRiscv/dataCache_1_/Mmux_stageB_mmuRsp_physicalAddress[31]_GND_17_o_MUX_1406_o11  (
    .I0(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [11]),
    .I1(\VexRiscv/dataCache_1_/Madd_stageB_mmuRsp_physicalAddress[11]_GND_17_o_add_102_OUT_cy<4> ),
    .I2(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [10]),
    .O(\VexRiscv/dataCache_1_/Mmux_stageB_mmuRsp_physicalAddress[31]_GND_17_o_MUX_1406_o1 )
  );
  LUT6 #(
    .INIT ( 64'hFF4FF444BB0BB000 ))
  \VexRiscv/dataCache_1_/Mmux_stageB_mmuRsp_physicalAddress[31]_GND_17_o_MUX_1406_o12  (
    .I0(\VexRiscv/dataCache_1_/n0237 ),
    .I1(\VexRiscv/dataCache_1_/stageB_flusher_valid_7967 ),
    .I2(\VexRiscv/dataCache_1_/_zz_17_ ),
    .I3(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [11]),
    .I4(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [11]),
    .I5(\VexRiscv/dataCache_1_/Mmux_stageB_mmuRsp_physicalAddress[31]_GND_17_o_MUX_1406_o1 ),
    .O(\VexRiscv/dataCache_1_/Mmux_stageB_mmuRsp_physicalAddress[31]_GND_17_o_MUX_1406_o11_8898 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \VexRiscv/dataCache_1_/stageA_colisions1  (
    .I0(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [8]),
    .I1(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [8]),
    .I2(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [7]),
    .I3(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [7]),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [5]),
    .I5(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [5]),
    .O(\VexRiscv/dataCache_1_/stageA_colisions1_8899 )
  );
  LUT6 #(
    .INIT ( 64'h9009000000009009 ))
  \VexRiscv/dataCache_1_/stageA_colisions2  (
    .I0(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [10]),
    .I1(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [10]),
    .I2(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [6]),
    .I3(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [6]),
    .I4(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [9]),
    .I5(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [9]),
    .O(\VexRiscv/dataCache_1_/stageA_colisions2_8900 )
  );
  LUT6 #(
    .INIT ( 64'h9000009000000000 ))
  \VexRiscv/dataCache_1_/stageA_colisions3  (
    .I0(\VexRiscv/dataCache_1_/dataWriteCmd_payload_address [1]),
    .I1(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [3]),
    .I2(\VexRiscv/dataCache_1_/stageA_colisions1_8899 ),
    .I3(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [11]),
    .I4(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [11]),
    .I5(\VexRiscv/dataCache_1_/stageA_colisions2_8900 ),
    .O(\VexRiscv/dataCache_1_/stageA_colisions3_8901 )
  );
  LUT5 #(
    .INIT ( 32'h90090000 ))
  \VexRiscv/dataCache_1_/stageA_colisions4  (
    .I0(\VexRiscv/dataCache_1_/dataWriteCmd_payload_address [0]),
    .I1(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [2]),
    .I2(\VexRiscv/dataCache_1_/dataWriteCmd_payload_address [2]),
    .I3(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [4]),
    .I4(\VexRiscv/dataCache_1_/stageA_colisions3_8901 ),
    .O(\VexRiscv/dataCache_1_/stageA_colisions4_8902 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFF888F888F888 ))
  \VexRiscv/dataCache_1_/stageA_colisions5  (
    .I0(\VexRiscv/dataCache_1_/dataWriteCmd_payload_mask [2]),
    .I1(\VexRiscv/dataCache_1_/stageA_mask [2]),
    .I2(\VexRiscv/dataCache_1_/dataWriteCmd_payload_mask [3]),
    .I3(\VexRiscv/dataCache_1_/stageA_mask [3]),
    .I4(\VexRiscv/dataCache_1_/dataWriteCmd_payload_mask [1]),
    .I5(\VexRiscv/dataCache_1_/stageA_mask [1]),
    .O(\VexRiscv/dataCache_1_/stageA_colisions5_8903 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF88808080 ))
  \VexRiscv/dataCache_1_/stageA_colisions6  (
    .I0(\VexRiscv/dataCache_1_/stageA_colisions4_8902 ),
    .I1(\VexRiscv/dataCache_1_/_zz_1_ ),
    .I2(\VexRiscv/dataCache_1_/stageA_colisions5_8903 ),
    .I3(\VexRiscv/dataCache_1_/dataWriteCmd_payload_mask [0]),
    .I4(\VexRiscv/dataCache_1_/stageA_mask [0]),
    .I5(\VexRiscv/dataCache_1_/stage0_colisions_regNextWhen_0_8014 ),
    .O(\VexRiscv/dataCache_1_/stageA_colisions )
  );
  LUT6 #(
    .INIT ( 64'hFEFAEEAAFCF0CC00 ))
  \VexRiscv/dataCache_1_/stage0_colisions1  (
    .I0(\VexRiscv/dataCache_1_/dataWriteCmd_payload_mask [2]),
    .I1(\VexRiscv/dataCache_1_/dataWriteCmd_payload_mask [0]),
    .I2(\VexRiscv/dataCache_1_/dataWriteCmd_payload_mask [3]),
    .I3(\VexRiscv/dataCache_1_/Sh ),
    .I4(\VexRiscv/dataCache_1_/Sh3 ),
    .I5(\VexRiscv/dataCache_1_/Sh2 ),
    .O(\VexRiscv/dataCache_1_/stage0_colisions1_8904 )
  );
  LUT5 #(
    .INIT ( 32'h90090000 ))
  \VexRiscv/dataCache_1_/stage0_colisions2  (
    .I0(\VexRiscv/dataCache_1_/dataWriteCmd_payload_address [1]),
    .I1(\VexRiscv/execute_SrcPlugin_addSub[3] ),
    .I2(\VexRiscv/dataCache_1_/dataWriteCmd_payload_address [0]),
    .I3(\VexRiscv/execute_SrcPlugin_addSub[2] ),
    .I4(\VexRiscv/dataCache_1_/_zz_1_ ),
    .O(\VexRiscv/dataCache_1_/stage0_colisions2_8905 )
  );
  LUT6 #(
    .INIT ( 64'h8008400420021001 ))
  \VexRiscv/dataCache_1_/stage0_colisions4  (
    .I0(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [6]),
    .I1(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [7]),
    .I2(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [5]),
    .I3(\VexRiscv/execute_SrcPlugin_addSub[5] ),
    .I4(\VexRiscv/execute_SrcPlugin_addSub[6] ),
    .I5(\VexRiscv/execute_SrcPlugin_addSub[7] ),
    .O(\VexRiscv/dataCache_1_/stage0_colisions4_8906 )
  );
  LUT6 #(
    .INIT ( 64'h9000009000000000 ))
  \VexRiscv/dataCache_1_/stage0_colisions6  (
    .I0(\VexRiscv/execute_SrcPlugin_addSub[10] ),
    .I1(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [10]),
    .I2(\VexRiscv/dataCache_1_/stage0_colisions5_8907 ),
    .I3(\VexRiscv/execute_SrcPlugin_addSub[9] ),
    .I4(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [9]),
    .I5(\VexRiscv/dataCache_1_/stage0_colisions4_8906 ),
    .O(\VexRiscv/dataCache_1_/stage0_colisions6_8908 )
  );
  LUT4 #(
    .INIT ( 16'hAA0C ))
  \VexRiscv/dataCache_1_/Mmux_io_cpu_writeBack_haltIt1_SW0  (
    .I0(\VexRiscv/_zz_129__1_9604 ),
    .I1(\VexRiscv/dataCache_1_/stageB_mmuRsp_isIoAccess_2_9606 ),
    .I2(\VexRiscv/_zz_220__1_9605 ),
    .I3(\VexRiscv/memory_to_writeBack_MEMORY_WR_7485 ),
    .O(N3321)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \VexRiscv/dataCache_1_/n0237<6>_SW0  (
    .I0(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [8]),
    .I1(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [11]),
    .O(N3361)
  );
  LUT6 #(
    .INIT ( 64'h8000000000000000 ))
  \VexRiscv/dataCache_1_/n0237<6>  (
    .I0(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [9]),
    .I1(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [6]),
    .I2(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [7]),
    .I3(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [5]),
    .I4(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [10]),
    .I5(N3361),
    .O(\VexRiscv/dataCache_1_/n0237 )
  );
  BUFG   base50_clk_BUFG (
    .O(base50_clk_BUFG_31),
    .I(base50_clk)
  );
  IBUF   serial_rx_IBUF (
    .I(serial_rx),
    .O(serial_rx_IBUF_0)
  );
  IBUF   user_btn5_IBUF (
    .I(user_btn5),
    .O(user_btn5_IBUF_2)
  );
  IBUF   user_sw0_IBUF (
    .I(user_sw0),
    .O(user_sw0_IBUF_3)
  );
  IBUF   user_sw1_IBUF (
    .I(user_sw1),
    .O(user_sw1_IBUF_4)
  );
  IBUF   user_sw2_IBUF (
    .I(user_sw2),
    .O(user_sw2_IBUF_5)
  );
  IBUF   user_sw3_IBUF (
    .I(user_sw3),
    .O(user_sw3_IBUF_6)
  );
  IBUF   user_sw4_IBUF (
    .I(user_sw4),
    .O(user_sw4_IBUF_7)
  );
  IBUF   user_sw5_IBUF (
    .I(user_sw5),
    .O(user_sw5_IBUF_8)
  );
  IBUF   user_sw6_IBUF (
    .I(user_sw6),
    .O(user_sw6_IBUF_9)
  );
  IBUF   user_sw7_IBUF (
    .I(user_sw7),
    .O(user_sw7_IBUF_10)
  );
  IBUF   user_btn0_IBUF (
    .I(user_btn0),
    .O(user_btn0_IBUF_11)
  );
  IBUF   user_btn1_IBUF (
    .I(user_btn1),
    .O(user_btn1_IBUF_12)
  );
  IBUF   user_btn2_IBUF (
    .I(user_btn2),
    .O(user_btn2_IBUF_13)
  );
  IBUF   user_btn3_IBUF (
    .I(user_btn3),
    .O(user_btn3_IBUF_14)
  );
  IBUF   user_btn4_IBUF (
    .I(user_btn4),
    .O(user_btn4_IBUF_15)
  );
  IBUF   spiflash_miso_IBUF (
    .I(spiflash_miso),
    .O(spiflash_miso_IBUF_16)
  );
  OBUF   ddram_a_12_OBUF (
    .I(ddram_a_12_335),
    .O(ddram_a[12])
  );
  OBUF   ddram_a_11_OBUF (
    .I(ddram_a_11_336),
    .O(ddram_a[11])
  );
  OBUF   ddram_a_10_OBUF (
    .I(ddram_a_10_337),
    .O(ddram_a[10])
  );
  OBUF   ddram_a_9_OBUF (
    .I(ddram_a_9_338),
    .O(ddram_a[9])
  );
  OBUF   ddram_a_8_OBUF (
    .I(ddram_a_8_339),
    .O(ddram_a[8])
  );
  OBUF   ddram_a_7_OBUF (
    .I(ddram_a_7_340),
    .O(ddram_a[7])
  );
  OBUF   ddram_a_6_OBUF (
    .I(ddram_a_6_341),
    .O(ddram_a[6])
  );
  OBUF   ddram_a_5_OBUF (
    .I(ddram_a_5_342),
    .O(ddram_a[5])
  );
  OBUF   ddram_a_4_OBUF (
    .I(ddram_a_4_343),
    .O(ddram_a[4])
  );
  OBUF   ddram_a_3_OBUF (
    .I(ddram_a_3_344),
    .O(ddram_a[3])
  );
  OBUF   ddram_a_2_OBUF (
    .I(ddram_a_2_345),
    .O(ddram_a[2])
  );
  OBUF   ddram_a_1_OBUF (
    .I(ddram_a_1_346),
    .O(ddram_a[1])
  );
  OBUF   ddram_a_0_OBUF (
    .I(ddram_a_0_347),
    .O(ddram_a[0])
  );
  OBUF   ddram_ba_1_OBUF (
    .I(ddram_ba_1_348),
    .O(ddram_ba[1])
  );
  OBUF   ddram_ba_0_OBUF (
    .I(ddram_ba_0_349),
    .O(ddram_ba[0])
  );
  OBUF   ddram_dm_1_OBUF (
    .I(ddram_dm_1_OBUF_234),
    .O(ddram_dm[1])
  );
  OBUF   ddram_dm_0_OBUF (
    .I(ddram_dm_0_OBUF_233),
    .O(ddram_dm[0])
  );
  OBUF   serial_tx_OBUF (
    .I(serial_tx_OBUF_1642),
    .O(serial_tx)
  );
  OBUF   ddram_clock_p_OBUF (
    .I(ddram_clock_p_OBUF_364),
    .O(ddram_clock_p)
  );
  OBUF   ddram_clock_n_OBUF (
    .I(ddram_clock_n_OBUF_366),
    .O(ddram_clock_n)
  );
  OBUF   user_led0_OBUF (
    .I(leds_storage_full[0]),
    .O(user_led0)
  );
  OBUF   user_led1_OBUF (
    .I(leds_storage_full[1]),
    .O(user_led1)
  );
  OBUF   user_led2_OBUF (
    .I(leds_storage_full[2]),
    .O(user_led2)
  );
  OBUF   user_led3_OBUF (
    .I(leds_storage_full[3]),
    .O(user_led3)
  );
  OBUF   user_led4_OBUF (
    .I(leds_storage_full[4]),
    .O(user_led4)
  );
  OBUF   user_led5_OBUF (
    .I(leds_storage_full[5]),
    .O(user_led5)
  );
  OBUF   user_led6_OBUF (
    .I(leds_storage_full[6]),
    .O(user_led6)
  );
  OBUF   user_led7_OBUF (
    .I(leds_storage_full[7]),
    .O(user_led7)
  );
  OBUF   spiflash_cs_n_OBUF (
    .I(spiflash_cs_n_OBUF_2162),
    .O(spiflash_cs_n)
  );
  OBUF   spiflash_clk_OBUF (
    .I(spiflash_clk_OBUF_2157),
    .O(spiflash_clk)
  );
  OBUF   spiflash_mosi_OBUF (
    .I(spiflash_mosi_OBUF_2163),
    .O(spiflash_mosi)
  );
  OBUF   ddram_cke_OBUF (
    .I(ddram_cke_OBUF_350),
    .O(ddram_cke)
  );
  OBUF   ddram_ras_n_OBUF (
    .I(ddram_ras_n_OBUF_351),
    .O(ddram_ras_n)
  );
  OBUF   ddram_cas_n_OBUF (
    .I(ddram_cas_n_OBUF_352),
    .O(ddram_cas_n)
  );
  OBUF   ddram_we_n_OBUF (
    .I(ddram_we_n_OBUF_353),
    .O(ddram_we_n)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_rx_busy (
    .C(sys_clk),
    .D(basesoc_uart_phy_rx_busy_glue_set_8963),
    .R(sys_rst),
    .Q(basesoc_uart_phy_rx_busy_192)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_cmd_payload_ras (
    .C(sys_clk),
    .D(basesoc_sdram_cmd_payload_ras_glue_set_8964),
    .R(sys_rst),
    .Q(basesoc_sdram_cmd_payload_ras_955)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_tx_pending (
    .C(sys_clk),
    .D(basesoc_uart_tx_pending_glue_set_8965),
    .R(sys_rst),
    .Q(basesoc_uart_tx_pending_1643)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_phy_tx_busy (
    .C(sys_clk),
    .D(basesoc_uart_phy_tx_busy_glue_set_8966),
    .R(sys_rst),
    .Q(basesoc_uart_phy_tx_busy_1641)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_rx_fifo_readable (
    .C(sys_clk),
    .D(basesoc_uart_rx_fifo_readable_glue_set_8967),
    .R(sys_rst),
    .Q(basesoc_uart_rx_fifo_readable_1646)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_rx_pending (
    .C(sys_clk),
    .D(basesoc_uart_rx_pending_glue_set_8968),
    .R(sys_rst),
    .Q(basesoc_uart_rx_pending_1644)
  );
  FDR #(
    .INIT ( 1'b0 ))
  eventsourceprocess1_pending (
    .C(sys_clk),
    .D(eventsourceprocess1_pending_glue_set_8969),
    .R(sys_rst),
    .Q(eventsourceprocess1_pending_1649)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_zero_pending (
    .C(sys_clk),
    .D(basesoc_timer0_zero_pending_glue_set_8970),
    .R(sys_rst),
    .Q(basesoc_timer0_zero_pending_1647)
  );
  FDR #(
    .INIT ( 1'b0 ))
  eventsourceprocess0_pending (
    .C(sys_clk),
    .D(eventsourceprocess0_pending_glue_set_8971),
    .R(sys_rst),
    .Q(eventsourceprocess0_pending_1648)
  );
  FDR #(
    .INIT ( 1'b0 ))
  eventsourceprocess4_pending (
    .C(sys_clk),
    .D(eventsourceprocess4_pending_glue_set_8972),
    .R(sys_rst),
    .Q(eventsourceprocess4_pending_1652)
  );
  FDR #(
    .INIT ( 1'b0 ))
  eventsourceprocess2_pending (
    .C(sys_clk),
    .D(eventsourceprocess2_pending_glue_set_8973),
    .R(sys_rst),
    .Q(eventsourceprocess2_pending_1650)
  );
  FDR #(
    .INIT ( 1'b0 ))
  eventsourceprocess3_pending (
    .C(sys_clk),
    .D(eventsourceprocess3_pending_glue_set_8974),
    .R(sys_rst),
    .Q(eventsourceprocess3_pending_1651)
  );
  FDS #(
    .INIT ( 1'b1 ))
  spiflash_cs_n1 (
    .C(sys_clk),
    .D(spiflash_cs_n1_glue_rst_8975),
    .S(sys_rst),
    .Q(spiflash_cs_n1_1653)
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_bus_ack (
    .C(sys_clk),
    .D(spiflash_bus_ack_glue_set_8976),
    .R(sys_rst),
    .Q(spiflash_bus_ack_1654)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_row_opened (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_row_opened_glue_set_8977),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_row_opened_1655)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine0_twtpcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_twtpcon_ready_glue_rst_8979),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine0_twtpcon_ready_1656)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_row_opened (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_row_opened_glue_set_8980),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_row_opened_1659)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_row_opened (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_row_opened_glue_set_8981),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_row_opened_1657)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine1_twtpcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_twtpcon_ready_glue_rst_8983),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine1_twtpcon_ready_1658)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine3_twtpcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_twtpcon_ready_glue_rst_8985),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine3_twtpcon_ready_1662)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine2_twtpcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_twtpcon_ready_glue_rst_8987),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine2_twtpcon_ready_1660)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_row_opened (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine3_row_opened_glue_set_8988),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_row_opened_1661)
  );
  FDS #(
    .INIT ( 1'b1 ))
  basesoc_sdram_twtrcon_ready (
    .C(sys_clk),
    .D(basesoc_sdram_twtrcon_ready_glue_rst_8989),
    .S(sys_rst),
    .Q(basesoc_sdram_twtrcon_ready_1670)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_grant (
    .C(sys_clk),
    .D(basesoc_grant_glue_set_8990),
    .R(sys_rst),
    .Q(basesoc_grant_1671)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_uart_tx_fifo_readable (
    .C(sys_clk),
    .D(basesoc_uart_tx_fifo_readable_glue_set_8991),
    .R(sys_rst),
    .Q(basesoc_uart_tx_fifo_readable_1645)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  ddrphy_record0_cke_glue_set (
    .I0(ddrphy_record0_cke_BRB0_9313),
    .I1(ddrphy_record0_cke_BRB1_9314),
    .O(ddrphy_record0_cke)
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_ras_n (
    .C(sdram_half_clk),
    .D(ddrphy_record0_ras_n_glue_set_8992),
    .Q(ddrphy_record0_ras_n_359)
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_cas_n (
    .C(sdram_half_clk),
    .D(ddrphy_record0_cas_n_glue_set_8993),
    .Q(ddrphy_record0_cas_n_358)
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_ras_n (
    .C(sdram_half_clk),
    .D(ddrphy_record1_ras_n_glue_set_8994),
    .Q(ddrphy_record1_ras_n_362)
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_we_n (
    .C(sdram_half_clk),
    .D(ddrphy_record0_we_n_glue_set_8995),
    .Q(ddrphy_record0_we_n_360)
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_cas_n (
    .C(sdram_half_clk),
    .D(ddrphy_record1_cas_n_glue_set_8996),
    .Q(ddrphy_record1_cas_n_361)
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record1_we_n (
    .C(sdram_half_clk),
    .D(ddrphy_record1_we_n_glue_set_8997),
    .Q(ddrphy_record1_we_n_363)
  );
  FDS   serial_tx_6839 (
    .C(sys_clk),
    .D(serial_tx_glue_rst_8999),
    .S(sys_rst),
    .Q(serial_tx_OBUF_1642)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time0_0 (
    .C(sys_clk),
    .D(basesoc_sdram_time0_0_glue_set_9002),
    .R(sys_rst),
    .Q(basesoc_sdram_time0[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time0_1 (
    .C(sys_clk),
    .D(basesoc_sdram_time0_1_glue_set_9003),
    .R(sys_rst),
    .Q(basesoc_sdram_time0[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time0_2 (
    .C(sys_clk),
    .D(basesoc_sdram_time0_2_glue_set_9004),
    .R(sys_rst),
    .Q(basesoc_sdram_time0[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time0_3 (
    .C(sys_clk),
    .D(basesoc_sdram_time0_3_glue_set_9005),
    .R(sys_rst),
    .Q(basesoc_sdram_time0[3])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time0_4 (
    .C(sys_clk),
    .D(basesoc_sdram_time0_4_glue_set_9006),
    .R(sys_rst),
    .Q(basesoc_sdram_time0[4])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time1_0 (
    .C(sys_clk),
    .D(basesoc_sdram_time1_0_glue_set_9007),
    .R(sys_rst),
    .Q(basesoc_sdram_time1[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time1_1 (
    .C(sys_clk),
    .D(basesoc_sdram_time1_1_glue_set_9008),
    .R(sys_rst),
    .Q(basesoc_sdram_time1[1])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time1_2 (
    .C(sys_clk),
    .D(basesoc_sdram_time1_2_glue_set_9009),
    .R(sys_rst),
    .Q(basesoc_sdram_time1[2])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_time1_3 (
    .C(sys_clk),
    .D(basesoc_sdram_time1_3_glue_set_9010),
    .R(sys_rst),
    .Q(basesoc_sdram_time1[3])
  );
  FDRE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code_2  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5834_inv ),
    .D(\VexRiscv/DBusCachedPlugin_exceptionBus_valid ),
    .R(\VexRiscv/_n5373 ),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code [2])
  );
  FDRE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code_1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5834_inv ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]_DBusCachedPlugin_exceptionBus_payload_code[3]_mux_817_OUT<1> ),
    .R(\VexRiscv/_n5373 ),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code [1])
  );
  FDRE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code_0  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5834_inv ),
    .D(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]_DBusCachedPlugin_exceptionBus_payload_code[3]_mux_817_OUT<0> ),
    .R(\VexRiscv/_n5373 ),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code [0])
  );
  FDR   \VexRiscv/CsrPlugin_interrupt_valid  (
    .C(sys_clk),
    .D(\VexRiscv/CsrPlugin_interrupt_valid_glue_set ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/CsrPlugin_interrupt_valid_7407 )
  );
  FDR   \VexRiscv/IBusCachedPlugin_injector_decodeRemoved  (
    .C(sys_clk),
    .D(\VexRiscv/IBusCachedPlugin_injector_decodeRemoved_glue_set_9012 ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/IBusCachedPlugin_injector_decodeRemoved_6546 )
  );
  FDR   \VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_0  (
    .C(sys_clk),
    .D(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_0_glue_set_9013 ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_0_6547 )
  );
  FDR   \VexRiscv/IBusCachedPlugin_cache/lineLoader_cmdSent  (
    .C(sys_clk),
    .D(\VexRiscv/IBusCachedPlugin_cache/lineLoader_cmdSent_glue_set_9014 ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_cmdSent_7799 )
  );
  FDR   \VexRiscv/IBusCachedPlugin_cache/lineLoader_valid  (
    .C(sys_clk),
    .D(\VexRiscv/IBusCachedPlugin_cache/lineLoader_valid_glue_set_9015 ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_valid_7854 )
  );
  FDS   \VexRiscv/IBusCachedPlugin_cache/lineLoader_flushPending  (
    .C(sys_clk),
    .D(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushPending_glue_rst_9016 ),
    .S(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushPending_7857 )
  );
  FDS   \VexRiscv/dataCache_1_/stageB_flusher_valid  (
    .C(sys_clk),
    .D(\VexRiscv/dataCache_1_/stageB_flusher_valid_glue_rst_9017 ),
    .S(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/dataCache_1_/stageB_flusher_valid_7967 )
  );
  FDR   \VexRiscv/dataCache_1_/loader_valid  (
    .C(sys_clk),
    .D(\VexRiscv/dataCache_1_/loader_valid_glue_set_9018 ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/dataCache_1_/loader_valid_7944 )
  );
  FDR   \VexRiscv/dataCache_1_/stageB_memCmdSent  (
    .C(sys_clk),
    .D(\VexRiscv/dataCache_1_/stageB_memCmdSent_glue_set_9019 ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/dataCache_1_/stageB_memCmdSent_7975 )
  );
  LUT4 #(
    .INIT ( 16'hFEEE ))
  _n5414_inv11 (
    .I0(basesoc_counter[1]),
    .I1(basesoc_counter[0]),
    .I2(basesoc_slave_sel[1]),
    .I3(\cache_state_FSM_FFd3-In1 ),
    .O(_n5414_inv)
  );
  LUT2 #(
    .INIT ( 4'hD ))
  basesoc_wait_inv11 (
    .I0(\cache_state_FSM_FFd3-In1 ),
    .I1(basesoc_shared_ack),
    .O(basesoc_wait_inv)
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<0>_rt  (
    .I0(\basesoc_timer0_load_storage[31]_basesoc_timer0_value[31]_mux_1102_OUT<0> ),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_cy<0>_rt_9020 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3897_cy<1>_rt  (
    .I0(spiflash_clk1_1152),
    .O(\Madd_n3897_cy<1>_rt_9021 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3897_cy<2>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_1_1713),
    .O(\Madd_n3897_cy<2>_rt_9022 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3897_cy<3>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_2_1712),
    .O(\Madd_n3897_cy<3>_rt_9023 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3897_cy<4>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_3_1711),
    .O(\Madd_n3897_cy<4>_rt_9024 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3897_cy<5>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_4_1710),
    .O(\Madd_n3897_cy<5>_rt_9025 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3897_cy<6>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_5_1709),
    .O(\Madd_n3897_cy<6>_rt_9026 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3897_cy<7>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_6_1708),
    .O(\Madd_n3897_cy<7>_rt_9027 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3897_cy<8>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_7_1707),
    .O(\Madd_n3897_cy<8>_rt_9028 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3897_cy<9>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_8_1706),
    .O(\Madd_n3897_cy<9>_rt_9029 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3897_cy<10>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_9_1705),
    .O(\Madd_n3897_cy<10>_rt_9030 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3897_cy<11>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_10_1704),
    .O(\Madd_n3897_cy<11>_rt_9031 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3897_cy<12>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_11_1703),
    .O(\Madd_n3897_cy<12>_rt_9032 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3897_cy<13>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_12_1702),
    .O(\Madd_n3897_cy<13>_rt_9033 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3897_cy<14>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_13_1701),
    .O(\Madd_n3897_cy<14>_rt_9034 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3897_cy<15>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_14_1700),
    .O(\Madd_n3897_cy<15>_rt_9035 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3897_cy<16>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_15_1699),
    .O(\Madd_n3897_cy<16>_rt_9036 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3897_cy<17>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_16_1698),
    .O(\Madd_n3897_cy<17>_rt_9037 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3897_cy<18>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_17_1697),
    .O(\Madd_n3897_cy<18>_rt_9038 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3897_cy<19>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_18_1696),
    .O(\Madd_n3897_cy<19>_rt_9039 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3897_cy<20>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_19_1695),
    .O(\Madd_n3897_cy<20>_rt_9040 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3897_cy<21>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_20_1694),
    .O(\Madd_n3897_cy<21>_rt_9041 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3897_cy<22>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_21_1693),
    .O(\Madd_n3897_cy<22>_rt_9042 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Madd_n3897_cy<23>_rt  (
    .I0(basesoc_sdram_bandwidth_counter_22_1692),
    .O(\Madd_n3897_cy<23>_rt_9043 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_crg_por_cy<0>_rt  (
    .I0(crg_por[0]),
    .O(\Mcount_crg_por_cy<0>_rt_9044 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<1>_rt  (
    .I0(basesoc_ctrl_bus_errors[1]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<1>_rt_9045 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<2>_rt  (
    .I0(basesoc_ctrl_bus_errors[2]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<2>_rt_9046 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<3>_rt  (
    .I0(basesoc_ctrl_bus_errors[3]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<3>_rt_9047 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<4>_rt  (
    .I0(basesoc_ctrl_bus_errors[4]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<4>_rt_9048 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<5>_rt  (
    .I0(basesoc_ctrl_bus_errors[5]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<5>_rt_9049 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<6>_rt  (
    .I0(basesoc_ctrl_bus_errors[6]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<6>_rt_9050 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<7>_rt  (
    .I0(basesoc_ctrl_bus_errors[7]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<7>_rt_9051 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<8>_rt  (
    .I0(basesoc_ctrl_bus_errors[8]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<8>_rt_9052 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<9>_rt  (
    .I0(basesoc_ctrl_bus_errors[9]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<9>_rt_9053 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<10>_rt  (
    .I0(basesoc_ctrl_bus_errors[10]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<10>_rt_9054 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<11>_rt  (
    .I0(basesoc_ctrl_bus_errors[11]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<11>_rt_9055 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<12>_rt  (
    .I0(basesoc_ctrl_bus_errors[12]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<12>_rt_9056 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<13>_rt  (
    .I0(basesoc_ctrl_bus_errors[13]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<13>_rt_9057 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<14>_rt  (
    .I0(basesoc_ctrl_bus_errors[14]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<14>_rt_9058 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<15>_rt  (
    .I0(basesoc_ctrl_bus_errors[15]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<15>_rt_9059 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<16>_rt  (
    .I0(basesoc_ctrl_bus_errors[16]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<16>_rt_9060 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<17>_rt  (
    .I0(basesoc_ctrl_bus_errors[17]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<17>_rt_9061 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<18>_rt  (
    .I0(basesoc_ctrl_bus_errors[18]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<18>_rt_9062 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<19>_rt  (
    .I0(basesoc_ctrl_bus_errors[19]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<19>_rt_9063 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<20>_rt  (
    .I0(basesoc_ctrl_bus_errors[20]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<20>_rt_9064 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<21>_rt  (
    .I0(basesoc_ctrl_bus_errors[21]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<21>_rt_9065 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<22>_rt  (
    .I0(basesoc_ctrl_bus_errors[22]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<22>_rt_9066 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<23>_rt  (
    .I0(basesoc_ctrl_bus_errors[23]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<23>_rt_9067 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<24>_rt  (
    .I0(basesoc_ctrl_bus_errors[24]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<24>_rt_9068 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<25>_rt  (
    .I0(basesoc_ctrl_bus_errors[25]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<25>_rt_9069 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<26>_rt  (
    .I0(basesoc_ctrl_bus_errors[26]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<26>_rt_9070 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<27>_rt  (
    .I0(basesoc_ctrl_bus_errors[27]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<27>_rt_9071 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<28>_rt  (
    .I0(basesoc_ctrl_bus_errors[28]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<28>_rt_9072 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<29>_rt  (
    .I0(basesoc_ctrl_bus_errors[29]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<29>_rt_9073 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_cy<30>_rt  (
    .I0(basesoc_ctrl_bus_errors[30]),
    .O(\Mcount_basesoc_ctrl_bus_errors_cy<30>_rt_9074 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<30>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [30]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<30>_rt_9075 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<29>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [29]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<29>_rt_9076 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<28>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [28]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<28>_rt_9077 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<27>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [27]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<27>_rt_9078 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<26>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [26]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<26>_rt_9079 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<25>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [25]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<25>_rt_9080 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<24>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [24]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<24>_rt_9081 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<23>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [23]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<23>_rt_9082 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<22>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [22]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<22>_rt_9083 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<21>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [21]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<21>_rt_9084 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<20>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [20]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<20>_rt_9085 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<19>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [19]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<19>_rt_9086 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<18>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [18]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<18>_rt_9087 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<17>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [17]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<17>_rt_9088 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<16>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [16]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<16>_rt_9089 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<15>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [15]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<15>_rt_9090 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<14>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [14]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<14>_rt_9091 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<13>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [13]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<13>_rt_9092 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<12>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [12]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<12>_rt_9093 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<11>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [11]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<11>_rt_9094 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<10>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [10]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<10>_rt_9095 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<9>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [9]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<9>_rt_9096 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<8>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [8]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<8>_rt_9097 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<7>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [7]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<7>_rt_9098 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<6>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [6]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<6>_rt_9099 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<5>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [5]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<5>_rt_9100 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<4>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [4]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<4>_rt_9101 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<3>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [3]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_cy<3>_rt_9102 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd__zz_27__cy<0>_14_rt  (
    .I0(\VexRiscv/Madd__zz_27__lut<0>15 ),
    .O(\VexRiscv/Madd__zz_27__cy<0>_14_rt_9103 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd__zz_27__cy<0>_13_rt  (
    .I0(\VexRiscv/Madd__zz_27__lut<0>14 ),
    .O(\VexRiscv/Madd__zz_27__cy<0>_13_rt_9104 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd__zz_27__cy<0>_12_rt  (
    .I0(\VexRiscv/Madd__zz_27__lut<0>13 ),
    .O(\VexRiscv/Madd__zz_27__cy<0>_12_rt_9105 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd__zz_27__cy<0>_11_rt  (
    .I0(\VexRiscv/Madd__zz_27__lut<0>12 ),
    .O(\VexRiscv/Madd__zz_27__cy<0>_11_rt_9106 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd__zz_27__cy<0>_10_rt  (
    .I0(\VexRiscv/Madd__zz_27__lut<0>11 ),
    .O(\VexRiscv/Madd__zz_27__cy<0>_10_rt_9107 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd__zz_27__cy<0>_9_rt  (
    .I0(\VexRiscv/Madd__zz_27__lut<0>10 ),
    .O(\VexRiscv/Madd__zz_27__cy<0>_9_rt_9108 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd__zz_27__cy<0>_8_rt  (
    .I0(\VexRiscv/Madd__zz_27__lut<0>9 ),
    .O(\VexRiscv/Madd__zz_27__cy<0>_8_rt_9109 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd__zz_27__cy<0>_7_rt  (
    .I0(\VexRiscv/Madd__zz_27__lut<0>8 ),
    .O(\VexRiscv/Madd__zz_27__cy<0>_7_rt_9110 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd__zz_27__cy<0>_6_rt  (
    .I0(\VexRiscv/Madd__zz_27__lut<0>7 ),
    .O(\VexRiscv/Madd__zz_27__cy<0>_6_rt_9111 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd__zz_27__cy<0>_5_rt  (
    .I0(\VexRiscv/Madd__zz_27__lut<0>6 ),
    .O(\VexRiscv/Madd__zz_27__cy<0>_5_rt_9112 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd__zz_27__cy<0>_4_rt  (
    .I0(\VexRiscv/Madd__zz_27__lut<0>5 ),
    .O(\VexRiscv/Madd__zz_27__cy<0>_4_rt_9113 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd__zz_27__cy<0>_3_rt  (
    .I0(\VexRiscv/Madd__zz_27__lut<0>4 ),
    .O(\VexRiscv/Madd__zz_27__cy<0>_3_rt_9114 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd__zz_27__cy<0>_2_rt  (
    .I0(\VexRiscv/Madd__zz_27__lut<0>3 ),
    .O(\VexRiscv/Madd__zz_27__cy<0>_2_rt_9115 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd__zz_27__cy<0>_1_rt  (
    .I0(\VexRiscv/Madd__zz_27__lut<0>2 ),
    .O(\VexRiscv/Madd__zz_27__cy<0>_1_rt_9116 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd__zz_27__cy<0>_0_rt  (
    .I0(\VexRiscv/Madd__zz_27__lut<0>1 ),
    .O(\VexRiscv/Madd__zz_27__cy<0>_0_rt_9117 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd__zz_27__cy<0>_rt  (
    .I0(\VexRiscv/Madd__zz_27__lut [0]),
    .O(\VexRiscv/Madd__zz_27__cy<0>_rt_9118 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_cy<6>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/Result<6>_FRB_7779 ),
    .O(\VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_cy<6>_rt_9119 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_cy<5>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/Result<5>_FRB_7780 ),
    .O(\VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_cy<5>_rt_9120 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_cy<4>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/Result<4>_FRB_7781 ),
    .O(\VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_cy<4>_rt_9121 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_cy<3>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/Result<3>_FRB_7782 ),
    .O(\VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_cy<3>_rt_9122 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_cy<2>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/Result<2>_FRB_7783 ),
    .O(\VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_cy<2>_rt_9123 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_cy<1>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/Result<1>_FRB_7784 ),
    .O(\VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_cy<1>_rt_9124 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \Mcount_basesoc_ctrl_bus_errors_xor<31>_rt  (
    .I0(basesoc_ctrl_bus_errors[31]),
    .O(\Mcount_basesoc_ctrl_bus_errors_xor<31>_rt_9125 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_xor<31>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg [31]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT_xor<31>_rt_9126 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_xor<7>_rt  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/Result<7>_FRB_7778 ),
    .O(\VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_xor<7>_rt_9127 )
  );
  LUT5 #(
    .INIT ( 32'h3FBF00AA ))
  \VexRiscv/IBusCachedPlugin_injector_decodeRemoved_glue_set  (
    .I0(\VexRiscv/IBusCachedPlugin_injector_decodeRemoved_6546 ),
    .I1(\VexRiscv/_n5427 ),
    .I2(\VexRiscv/execute_arbitration_removeIt_INV_529_o ),
    .I3(\VexRiscv/_zz_225_ ),
    .I4(\VexRiscv/_n5378 ),
    .O(\VexRiscv/IBusCachedPlugin_injector_decodeRemoved_glue_set_9012 )
  );
  LUT4 #(
    .INIT ( 16'h44F4 ))
  \VexRiscv/dataCache_1_/stageB_memCmdSent_glue_set  (
    .I0(\VexRiscv/_zz_129__6637 ),
    .I1(\VexRiscv/dataCache_1__io_cpu_writeBack_haltIt ),
    .I2(\VexRiscv/dataCache_1_/stageB_memCmdSent_7975 ),
    .I3(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .O(\VexRiscv/dataCache_1_/stageB_memCmdSent_glue_set_9019 )
  );
  LUT4 #(
    .INIT ( 16'h44F4 ))
  basesoc_uart_tx_pending_glue_set (
    .I0(basesoc_uart_tx_clear),
    .I1(basesoc_uart_tx_pending_1643),
    .I2(basesoc_uart_tx_old_trigger_716),
    .I3(basesoc_uart_tx_trigger),
    .O(basesoc_uart_tx_pending_glue_set_8965)
  );
  LUT4 #(
    .INIT ( 16'h8F88 ))
  basesoc_uart_rx_pending_glue_set (
    .I0(basesoc_uart_rx_old_trigger_717),
    .I1(basesoc_uart_rx_fifo_readable_1646),
    .I2(basesoc_uart_rx_clear),
    .I3(basesoc_uart_rx_pending_1644),
    .O(basesoc_uart_rx_pending_glue_set_8968)
  );
  LUT3 #(
    .INIT ( 8'h54 ))
  spiflash_bus_ack_glue_set (
    .I0(\spiflash_counter[8]_PWR_1_o_equal_1135_o ),
    .I1(spiflash_bus_ack_1654),
    .I2(\spiflash_counter[8]_PWR_1_o_equal_1134_o ),
    .O(spiflash_bus_ack_glue_set_8976)
  );
  LUT4 #(
    .INIT ( 16'hFFA2 ))
  \VexRiscv/dataCache_1_/stageB_flusher_valid_glue_rst  (
    .I0(\VexRiscv/dataCache_1_/stageB_flusher_valid_7967 ),
    .I1(\VexRiscv/dataCache_1_/n0237 ),
    .I2(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .I3(\VexRiscv/dataCache_1__io_cpu_flush_ready ),
    .O(\VexRiscv/dataCache_1_/stageB_flusher_valid_glue_rst_9017 )
  );
  LUT6 #(
    .INIT ( 64'h5555555500000010 ))
  \VexRiscv/dataCache_1_/loader_valid_glue_set  (
    .I0(\VexRiscv/dataCache_1_/loader_counter_willOverflow ),
    .I1(\VexRiscv/_zz_129__6637 ),
    .I2(\VexRiscv/_zz_260_ ),
    .I3(\VexRiscv/dataCache_1_/Mmux_GND_17_o_stageB_mmuRsp_physicalAddress[2]_MUX_1373_o11 ),
    .I4(\VexRiscv/dataCache_1_/_zz_13_ ),
    .I5(\VexRiscv/dataCache_1_/loader_valid_7944 ),
    .O(\VexRiscv/dataCache_1_/loader_valid_glue_set_9018 )
  );
  LUT4 #(
    .INIT ( 16'h8F88 ))
  basesoc_timer0_zero_pending_glue_set (
    .I0(basesoc_timer0_zero_trigger_INV_214_o),
    .I1(basesoc_timer0_zero_old_trigger_750),
    .I2(basesoc_timer0_zero_clear_2326),
    .I3(basesoc_timer0_zero_pending_1647),
    .O(basesoc_timer0_zero_pending_glue_set_8970)
  );
  LUT4 #(
    .INIT ( 16'hFFA2 ))
  spiflash_cs_n1_glue_rst (
    .I0(spiflash_cs_n1_1653),
    .I1(\spiflash_bus_cyc_spiflash_counter[8]_AND_607_o ),
    .I2(sys_rst),
    .I3(\spiflash_counter[8]_PWR_1_o_equal_1134_o ),
    .O(spiflash_cs_n1_glue_rst_8975)
  );
  LUT4 #(
    .INIT ( 16'h8F88 ))
  eventsourceprocess1_pending_glue_set (
    .I0(waittimer1_done),
    .I1(eventsourceprocess1_old_trigger_752),
    .I2(eventsourceprocess1_clear),
    .I3(eventsourceprocess1_pending_1649),
    .O(eventsourceprocess1_pending_glue_set_8969)
  );
  LUT4 #(
    .INIT ( 16'h8F88 ))
  eventsourceprocess0_pending_glue_set (
    .I0(waittimer0_done),
    .I1(eventsourceprocess0_old_trigger_751),
    .I2(eventsourceprocess0_clear),
    .I3(eventsourceprocess0_pending_1648),
    .O(eventsourceprocess0_pending_glue_set_8971)
  );
  LUT4 #(
    .INIT ( 16'h8F88 ))
  eventsourceprocess4_pending_glue_set (
    .I0(waittimer4_done),
    .I1(eventsourceprocess4_old_trigger_755),
    .I2(eventsourceprocess4_clear),
    .I3(eventsourceprocess4_pending_1652),
    .O(eventsourceprocess4_pending_glue_set_8972)
  );
  LUT4 #(
    .INIT ( 16'h8F88 ))
  eventsourceprocess2_pending_glue_set (
    .I0(waittimer2_done),
    .I1(eventsourceprocess2_old_trigger_753),
    .I2(eventsourceprocess2_clear),
    .I3(eventsourceprocess2_pending_1650),
    .O(eventsourceprocess2_pending_glue_set_8973)
  );
  LUT4 #(
    .INIT ( 16'h8F88 ))
  eventsourceprocess3_pending_glue_set (
    .I0(waittimer3_done),
    .I1(eventsourceprocess3_old_trigger_754),
    .I2(eventsourceprocess3_clear),
    .I3(eventsourceprocess3_pending_1651),
    .O(eventsourceprocess3_pending_glue_set_8974)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/Madd__zz_356__Madd_lut<0>  (
    .I0(\VexRiscv/execute_to_memory_INSTRUCTION[13] ),
    .I1(\VexRiscv/_zz_351__1_6511 ),
    .I2(\VexRiscv/memory_DivPlugin_accumulator [0]),
    .O(\VexRiscv/Madd__zz_356__Madd_lut [0])
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut<2>  (
    .I0(\VexRiscv/_zz_117_ [2]),
    .I1(\VexRiscv/decode_BRANCH_CTRL[1]_PWR_23_o_equal_443_o ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [22]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [9]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [2])
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut<3>  (
    .I0(\VexRiscv/_zz_117_ [3]),
    .I1(\VexRiscv/decode_BRANCH_CTRL[1]_PWR_23_o_equal_443_o ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [23]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [10]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [3])
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut<4>  (
    .I0(\VexRiscv/_zz_117_ [4]),
    .I1(\VexRiscv/decode_BRANCH_CTRL[1]_PWR_23_o_equal_443_o ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [24]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [11]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [4])
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut<11>  (
    .I0(\VexRiscv/_zz_117_ [11]),
    .I1(\VexRiscv/decode_BRANCH_CTRL[1]_PWR_23_o_equal_443_o ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [20]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [7]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [11])
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut<12>  (
    .I0(\VexRiscv/_zz_117_ [12]),
    .I1(\VexRiscv/decode_BRANCH_CTRL[1]_PWR_23_o_equal_443_o ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [12]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [31]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [12])
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut<13>  (
    .I0(\VexRiscv/_zz_117_ [13]),
    .I1(\VexRiscv/decode_BRANCH_CTRL[1]_PWR_23_o_equal_443_o ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [13]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [31]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [13])
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut<14>  (
    .I0(\VexRiscv/_zz_117_ [14]),
    .I1(\VexRiscv/decode_BRANCH_CTRL[1]_PWR_23_o_equal_443_o ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [14]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [31]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [14])
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut<15>  (
    .I0(\VexRiscv/_zz_117_ [15]),
    .I1(\VexRiscv/decode_BRANCH_CTRL[1]_PWR_23_o_equal_443_o ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [15]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [31]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [15])
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut<16>  (
    .I0(\VexRiscv/_zz_117_ [16]),
    .I1(\VexRiscv/decode_BRANCH_CTRL[1]_PWR_23_o_equal_443_o ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [16]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [31]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [16])
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut<17>  (
    .I0(\VexRiscv/_zz_117_ [17]),
    .I1(\VexRiscv/decode_BRANCH_CTRL[1]_PWR_23_o_equal_443_o ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [17]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [31]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [17])
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut<18>  (
    .I0(\VexRiscv/_zz_117_ [18]),
    .I1(\VexRiscv/decode_BRANCH_CTRL[1]_PWR_23_o_equal_443_o ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [18]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [31]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [18])
  );
  LUT4 #(
    .INIT ( 16'h596A ))
  \VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut<19>  (
    .I0(\VexRiscv/_zz_117_ [19]),
    .I1(\VexRiscv/decode_BRANCH_CTRL[1]_PWR_23_o_equal_443_o ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [19]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [31]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [19])
  );
  LUT4 #(
    .INIT ( 16'hAAAE ))
  basesoc_sdram_bankmachine0_twtpcon_ready_glue_ce (
    .I0(basesoc_sdram_bankmachine0_twtpcon_ready_1656),
    .I1(basesoc_sdram_bankmachine0_twtpcon_count[0]),
    .I2(basesoc_sdram_bankmachine0_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine0_twtpcon_count[2]),
    .O(basesoc_sdram_bankmachine0_twtpcon_ready_glue_ce_8978)
  );
  LUT4 #(
    .INIT ( 16'hAAAE ))
  basesoc_sdram_bankmachine1_twtpcon_ready_glue_ce (
    .I0(basesoc_sdram_bankmachine1_twtpcon_ready_1658),
    .I1(basesoc_sdram_bankmachine1_twtpcon_count[0]),
    .I2(basesoc_sdram_bankmachine1_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine1_twtpcon_count[2]),
    .O(basesoc_sdram_bankmachine1_twtpcon_ready_glue_ce_8982)
  );
  LUT4 #(
    .INIT ( 16'hAAAE ))
  basesoc_sdram_bankmachine3_twtpcon_ready_glue_ce (
    .I0(basesoc_sdram_bankmachine3_twtpcon_ready_1662),
    .I1(basesoc_sdram_bankmachine3_twtpcon_count[0]),
    .I2(basesoc_sdram_bankmachine3_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine3_twtpcon_count[2]),
    .O(basesoc_sdram_bankmachine3_twtpcon_ready_glue_ce_8984)
  );
  LUT4 #(
    .INIT ( 16'hAAAE ))
  basesoc_sdram_bankmachine2_twtpcon_ready_glue_ce (
    .I0(basesoc_sdram_bankmachine2_twtpcon_ready_1660),
    .I1(basesoc_sdram_bankmachine2_twtpcon_count[0]),
    .I2(basesoc_sdram_bankmachine2_twtpcon_count[1]),
    .I3(basesoc_sdram_bankmachine2_twtpcon_count[2]),
    .O(basesoc_sdram_bankmachine2_twtpcon_ready_glue_ce_8986)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \VexRiscv/_zz_38__SW1  (
    .I0(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_RS1 [1]),
    .O(N3381)
  );
  LUT6 #(
    .INIT ( 64'h3FBBF3BB3FCCF3CC ))
  \VexRiscv/_zz_38_  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [8]),
    .I1(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_6792 ),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I3(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I4(N3381),
    .I5(\VexRiscv/_zz_184_1_8784 ),
    .O(\VexRiscv/_zz_38__5641 )
  );
  LUT5 #(
    .INIT ( 32'h66666696 ))
  \VexRiscv/Madd__zz_313__Madd_lut<11>  (
    .I0(\VexRiscv/_zz_167_ [11]),
    .I1(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_6676 ),
    .I2(\VexRiscv/decode_to_execute_RS1 [11]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I4(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .O(\VexRiscv/Madd__zz_313__Madd_lut [11])
  );
  LUT5 #(
    .INIT ( 32'h3339CCC6 ))
  \VexRiscv/Madd__zz_313__Madd_lut<5>  (
    .I0(\VexRiscv/decode_to_execute_RS1 [5]),
    .I1(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_6676 ),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I4(\VexRiscv/_zz_167_ [5]),
    .O(\VexRiscv/Madd__zz_313__Madd_lut [5])
  );
  LUT5 #(
    .INIT ( 32'h3339CCC6 ))
  \VexRiscv/Madd__zz_313__Madd_lut<6>  (
    .I0(\VexRiscv/decode_to_execute_RS1 [6]),
    .I1(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_6676 ),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I4(\VexRiscv/_zz_167_ [6]),
    .O(\VexRiscv/Madd__zz_313__Madd_lut [6])
  );
  LUT5 #(
    .INIT ( 32'h3339CCC6 ))
  \VexRiscv/Madd__zz_313__Madd_lut<7>  (
    .I0(\VexRiscv/decode_to_execute_RS1 [7]),
    .I1(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_6676 ),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I4(\VexRiscv/_zz_167_ [7]),
    .O(\VexRiscv/Madd__zz_313__Madd_lut [7])
  );
  LUT5 #(
    .INIT ( 32'h3339CCC6 ))
  \VexRiscv/Madd__zz_313__Madd_lut<8>  (
    .I0(\VexRiscv/decode_to_execute_RS1 [8]),
    .I1(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_6676 ),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I4(\VexRiscv/_zz_167_ [8]),
    .O(\VexRiscv/Madd__zz_313__Madd_lut [8])
  );
  LUT5 #(
    .INIT ( 32'h3339CCC6 ))
  \VexRiscv/Madd__zz_313__Madd_lut<9>  (
    .I0(\VexRiscv/decode_to_execute_RS1 [9]),
    .I1(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_6676 ),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I4(\VexRiscv/_zz_167_ [9]),
    .O(\VexRiscv/Madd__zz_313__Madd_lut [9])
  );
  LUT5 #(
    .INIT ( 32'h3339CCC6 ))
  \VexRiscv/Madd__zz_313__Madd_lut<10>  (
    .I0(\VexRiscv/decode_to_execute_RS1 [10]),
    .I1(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_6676 ),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I4(\VexRiscv/_zz_167_ [10]),
    .O(\VexRiscv/Madd__zz_313__Madd_lut [10])
  );
  LUT3 #(
    .INIT ( 8'h4F ))
  basesoc_uart_rx_fifo_readable_glue_set (
    .I0(basesoc_uart_rx_clear),
    .I1(basesoc_uart_rx_fifo_readable_1646),
    .I2(n0074),
    .O(basesoc_uart_rx_fifo_readable_glue_set_8967)
  );
  LUT4 #(
    .INIT ( 16'h2272 ))
  basesoc_uart_phy_tx_busy_glue_set (
    .I0(basesoc_uart_phy_tx_busy_1641),
    .I1(Mmux_GND_1_o_GND_1_o_MUX_356_o11),
    .I2(basesoc_uart_tx_fifo_readable_1645),
    .I3(basesoc_uart_phy_sink_ready_648),
    .O(basesoc_uart_phy_tx_busy_glue_set_8966)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEFEFFFEFEF ))
  basesoc_sdram_time1_2_glue_set (
    .I0(multiplexer_state_FSM_FFd1_985),
    .I1(multiplexer_state_FSM_FFd2),
    .I2(multiplexer_state_FSM_FFd3_2767),
    .I3(basesoc_sdram_max_time1_inv),
    .I4(basesoc_sdram_time1[2]),
    .I5(\Result<2>23 ),
    .O(basesoc_sdram_time1_2_glue_set_9009)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEFEFFFEFEF ))
  basesoc_sdram_time1_3_glue_set (
    .I0(multiplexer_state_FSM_FFd1_985),
    .I1(multiplexer_state_FSM_FFd2),
    .I2(multiplexer_state_FSM_FFd3_2767),
    .I3(basesoc_sdram_max_time1_inv),
    .I4(basesoc_sdram_time1[3]),
    .I5(\Result<3>15 ),
    .O(basesoc_sdram_time1_3_glue_set_9010)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFEEFEE ))
  basesoc_sdram_time0_2_glue_set (
    .I0(multiplexer_state_FSM_FFd3_2767),
    .I1(multiplexer_state_FSM_FFd2),
    .I2(basesoc_sdram_max_time0_inv),
    .I3(basesoc_sdram_time0[2]),
    .I4(\Result<2>22 ),
    .I5(multiplexer_state_FSM_FFd1_985),
    .O(basesoc_sdram_time0_2_glue_set_9004)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFEEFEE ))
  basesoc_sdram_time0_3_glue_set (
    .I0(multiplexer_state_FSM_FFd3_2767),
    .I1(multiplexer_state_FSM_FFd2),
    .I2(basesoc_sdram_max_time0_inv),
    .I3(basesoc_sdram_time0[3]),
    .I4(\Result<3>14 ),
    .I5(multiplexer_state_FSM_FFd1_985),
    .O(basesoc_sdram_time0_3_glue_set_9005)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFEEFEE ))
  basesoc_sdram_time0_4_glue_set (
    .I0(multiplexer_state_FSM_FFd3_2767),
    .I1(multiplexer_state_FSM_FFd2),
    .I2(basesoc_sdram_max_time0_inv),
    .I3(basesoc_sdram_time0[4]),
    .I4(\Result<4>5 ),
    .I5(multiplexer_state_FSM_FFd1_985),
    .O(basesoc_sdram_time0_4_glue_set_9006)
  );
  LUT5 #(
    .INIT ( 32'h2222F222 ))
  \VexRiscv/IBusCachedPlugin_cache/lineLoader_valid_glue_set  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/lineLoader_valid_7854 ),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_fire ),
    .I2(\VexRiscv/_zz_116__6642 ),
    .I3(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_1_6641 ),
    .I4(\VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_7855 ),
    .O(\VexRiscv/IBusCachedPlugin_cache/lineLoader_valid_glue_set_9015 )
  );
  LUT3 #(
    .INIT ( 8'hCE ))
  \VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_0_glue_set  (
    .I0(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_0_6547 ),
    .I1(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .I2(\VexRiscv/_zz_225_ ),
    .O(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_0_glue_set_9013 )
  );
  LUT3 #(
    .INIT ( 8'h4F ))
  basesoc_uart_tx_fifo_readable_glue_set (
    .I0(basesoc_uart_phy_sink_ready_648),
    .I1(basesoc_uart_tx_fifo_readable_1645),
    .I2(n0053),
    .O(basesoc_uart_tx_fifo_readable_glue_set_8991)
  );
  LUT6 #(
    .INIT ( 64'h5556999A5556559A ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<2>  (
    .I0(\VexRiscv/execute_BranchPlugin_branch_src1 [2]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [9]),
    .I3(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_6792 ),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [22]),
    .I5(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [2])
  );
  LUT6 #(
    .INIT ( 64'h6656AA9AAA56AA9A ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<3>  (
    .I0(\VexRiscv/execute_BranchPlugin_branch_src1 [3]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [10]),
    .I3(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_6792 ),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [23]),
    .I5(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [3])
  );
  LUT6 #(
    .INIT ( 64'h6656AA9AAA56AA9A ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<4>  (
    .I0(\VexRiscv/execute_BranchPlugin_branch_src1 [4]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [11]),
    .I3(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_6792 ),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [24]),
    .I5(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [4])
  );
  LUT6 #(
    .INIT ( 64'h6AAA66566AAA66A6 ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<12>  (
    .I0(\VexRiscv/execute_BranchPlugin_branch_src1 [12]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I3(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I4(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_6792 ),
    .I5(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [12])
  );
  LUT6 #(
    .INIT ( 64'h6AAA66566AAA66A6 ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<13>  (
    .I0(\VexRiscv/execute_BranchPlugin_branch_src1 [13]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I3(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I4(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_6792 ),
    .I5(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [13])
  );
  LUT6 #(
    .INIT ( 64'h6AAA66566AAA66A6 ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<14>  (
    .I0(\VexRiscv/execute_BranchPlugin_branch_src1 [14]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I3(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I4(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_6792 ),
    .I5(\VexRiscv/decode_to_execute_INSTRUCTION [14]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [14])
  );
  LUT6 #(
    .INIT ( 64'h6AAA66566AAA66A6 ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<15>  (
    .I0(\VexRiscv/execute_BranchPlugin_branch_src1 [15]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I3(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I4(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_6792 ),
    .I5(\VexRiscv/decode_to_execute_INSTRUCTION [15]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [15])
  );
  LUT6 #(
    .INIT ( 64'h6AAA66566AAA66A6 ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<16>  (
    .I0(\VexRiscv/execute_BranchPlugin_branch_src1 [16]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I3(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I4(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_6792 ),
    .I5(\VexRiscv/decode_to_execute_INSTRUCTION [16]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [16])
  );
  LUT6 #(
    .INIT ( 64'h6AAA66566AAA66A6 ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<17>  (
    .I0(\VexRiscv/execute_BranchPlugin_branch_src1 [17]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I3(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I4(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_6792 ),
    .I5(\VexRiscv/decode_to_execute_INSTRUCTION [17]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [17])
  );
  LUT6 #(
    .INIT ( 64'h6AAA66566AAA66A6 ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<18>  (
    .I0(\VexRiscv/execute_BranchPlugin_branch_src1 [18]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I3(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I4(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_6792 ),
    .I5(\VexRiscv/decode_to_execute_INSTRUCTION [18]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [18])
  );
  LUT6 #(
    .INIT ( 64'h6AAA66566AAA66A6 ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<19>  (
    .I0(\VexRiscv/execute_BranchPlugin_branch_src1 [19]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I3(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I4(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_6792 ),
    .I5(\VexRiscv/decode_to_execute_INSTRUCTION [19]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [19])
  );
  LUT5 #(
    .INIT ( 32'h66699699 ))
  \Mcount_basesoc_uart_tx_fifo_level0_xor<4>11  (
    .I0(basesoc_uart_tx_fifo_level0[4]),
    .I1(basesoc_uart_tx_fifo_wrport_we),
    .I2(Mcount_basesoc_uart_tx_fifo_level0_lut[3]),
    .I3(basesoc_uart_tx_fifo_level0[3]),
    .I4(Mcount_basesoc_uart_tx_fifo_level0_cy[2]),
    .O(\Result<4>2 )
  );
  LUT6 #(
    .INIT ( 64'hDDDDDDFD888888A8 ))
  serial_tx_glue_ce (
    .I0(basesoc_uart_phy_uart_clk_txen_basesoc_uart_phy_tx_busy_AND_591_o),
    .I1(basesoc_uart_phy_tx_reg[0]),
    .I2(basesoc_uart_phy_tx_bitcount[3]),
    .I3(basesoc_uart_phy_tx_bitcount[1]),
    .I4(basesoc_uart_phy_tx_bitcount[2]),
    .I5(serial_tx_OBUF_1642),
    .O(serial_tx_glue_ce_8998)
  );
  LUT3 #(
    .INIT ( 8'h54 ))
  \VexRiscv/IBusCachedPlugin_cache/lineLoader_flushPending_glue_rst  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/_n0213 ),
    .I1(\VexRiscv/_zz_221_ ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushPending_7857 ),
    .O(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushPending_glue_rst_9016 )
  );
  LUT5 #(
    .INIT ( 32'h4044EAEE ))
  \multiplexer_state_FSM_FFd2-In6_SW0  (
    .I0(multiplexer_state_FSM_FFd2),
    .I1(basesoc_sdram_read_available_4595),
    .I2(basesoc_sdram_max_time1),
    .I3(basesoc_sdram_write_available_4594),
    .I4(basesoc_sdram_twtrcon_ready_1670),
    .O(N3401)
  );
  LUT6 #(
    .INIT ( 64'h5F4FF4E45444F4E4 ))
  \multiplexer_state_FSM_FFd2-In6  (
    .I0(multiplexer_state_FSM_FFd2_BRB0_9451),
    .I1(multiplexer_state_FSM_FFd2_BRB1_9452),
    .I2(multiplexer_state_FSM_FFd2_BRB2_9453),
    .I3(multiplexer_state_FSM_FFd2_BRB3_9454),
    .I4(multiplexer_state_FSM_FFd2_BRB4_9455),
    .I5(multiplexer_state_FSM_FFd2_BRB5_9456),
    .O(multiplexer_state_FSM_FFd2)
  );
  LUT6 #(
    .INIT ( 64'h4454444445554545 ))
  \VexRiscv/dataCache_1_/_zz_17_1  (
    .I0(\VexRiscv/dataCache_1_/loader_valid_7944 ),
    .I1(\VexRiscv/dataCache_1_/_zz_13_ ),
    .I2(\VexRiscv/_zz_260_ ),
    .I3(N3321),
    .I4(\VexRiscv/dataCache_1_/Mmux_GND_17_o_stageB_mmuRsp_physicalAddress[2]_MUX_1373_o11 ),
    .I5(\VexRiscv/dataCache_1_/stageB_flusher_valid_7967 ),
    .O(\VexRiscv/dataCache_1_/_zz_17_ )
  );
  LUT5 #(
    .INIT ( 32'hF971E860 ))
  \VexRiscv/Mmux__zz_167_251  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_PC [31]),
    .I4(\VexRiscv/decode_to_execute_RS2 [31]),
    .O(\VexRiscv/_zz_167_ [31])
  );
  LUT5 #(
    .INIT ( 32'hF971E860 ))
  \VexRiscv/Mmux__zz_167_41  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_PC [12]),
    .I4(\VexRiscv/decode_to_execute_RS2 [12]),
    .O(\VexRiscv/_zz_167_ [12])
  );
  LUT5 #(
    .INIT ( 32'hF971E860 ))
  \VexRiscv/Mmux__zz_167_51  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_PC [13]),
    .I4(\VexRiscv/decode_to_execute_RS2 [13]),
    .O(\VexRiscv/_zz_167_ [13])
  );
  LUT5 #(
    .INIT ( 32'hF971E860 ))
  \VexRiscv/Mmux__zz_167_61  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_PC [14]),
    .I4(\VexRiscv/decode_to_execute_RS2 [14]),
    .O(\VexRiscv/_zz_167_ [14])
  );
  LUT5 #(
    .INIT ( 32'hF971E860 ))
  \VexRiscv/Mmux__zz_167_71  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_PC [15]),
    .I4(\VexRiscv/decode_to_execute_RS2 [15]),
    .O(\VexRiscv/_zz_167_ [15])
  );
  LUT5 #(
    .INIT ( 32'hF971E860 ))
  \VexRiscv/Mmux__zz_167_31  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_PC [11]),
    .I4(\VexRiscv/decode_to_execute_RS2 [11]),
    .O(\VexRiscv/_zz_167_ [11])
  );
  LUT5 #(
    .INIT ( 32'hF971E860 ))
  \VexRiscv/Mmux__zz_167_81  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_PC [16]),
    .I4(\VexRiscv/decode_to_execute_RS2 [16]),
    .O(\VexRiscv/_zz_167_ [16])
  );
  LUT5 #(
    .INIT ( 32'hF971E860 ))
  \VexRiscv/Mmux__zz_167_91  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_PC [17]),
    .I4(\VexRiscv/decode_to_execute_RS2 [17]),
    .O(\VexRiscv/_zz_167_ [17])
  );
  LUT5 #(
    .INIT ( 32'hF971E860 ))
  \VexRiscv/Mmux__zz_167_101  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_PC [18]),
    .I4(\VexRiscv/decode_to_execute_RS2 [18]),
    .O(\VexRiscv/_zz_167_ [18])
  );
  LUT5 #(
    .INIT ( 32'hF971E860 ))
  \VexRiscv/Mmux__zz_167_111  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_PC [19]),
    .I4(\VexRiscv/decode_to_execute_RS2 [19]),
    .O(\VexRiscv/_zz_167_ [19])
  );
  LUT5 #(
    .INIT ( 32'hF971E860 ))
  \VexRiscv/Mmux__zz_167_131  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_PC [20]),
    .I4(\VexRiscv/decode_to_execute_RS2 [20]),
    .O(\VexRiscv/_zz_167_ [20])
  );
  LUT5 #(
    .INIT ( 32'hF971E860 ))
  \VexRiscv/Mmux__zz_167_141  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_PC [21]),
    .I4(\VexRiscv/decode_to_execute_RS2 [21]),
    .O(\VexRiscv/_zz_167_ [21])
  );
  LUT5 #(
    .INIT ( 32'hF971E860 ))
  \VexRiscv/Mmux__zz_167_151  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_PC [22]),
    .I4(\VexRiscv/decode_to_execute_RS2 [22]),
    .O(\VexRiscv/_zz_167_ [22])
  );
  LUT5 #(
    .INIT ( 32'hF971E860 ))
  \VexRiscv/Mmux__zz_167_161  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_PC [23]),
    .I4(\VexRiscv/decode_to_execute_RS2 [23]),
    .O(\VexRiscv/_zz_167_ [23])
  );
  LUT5 #(
    .INIT ( 32'hF971E860 ))
  \VexRiscv/Mmux__zz_167_171  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_PC [24]),
    .I4(\VexRiscv/decode_to_execute_RS2 [24]),
    .O(\VexRiscv/_zz_167_ [24])
  );
  LUT5 #(
    .INIT ( 32'hF971E860 ))
  \VexRiscv/Mmux__zz_167_181  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_PC [25]),
    .I4(\VexRiscv/decode_to_execute_RS2 [25]),
    .O(\VexRiscv/_zz_167_ [25])
  );
  LUT5 #(
    .INIT ( 32'hF971E860 ))
  \VexRiscv/Mmux__zz_167_201  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_PC [27]),
    .I4(\VexRiscv/decode_to_execute_RS2 [27]),
    .O(\VexRiscv/_zz_167_ [27])
  );
  LUT5 #(
    .INIT ( 32'hF971E860 ))
  \VexRiscv/Mmux__zz_167_241  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_PC [30]),
    .I4(\VexRiscv/decode_to_execute_RS2 [30]),
    .O(\VexRiscv/_zz_167_ [30])
  );
  LUT5 #(
    .INIT ( 32'hF971E860 ))
  \VexRiscv/Mmux__zz_167_221  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_PC [29]),
    .I4(\VexRiscv/decode_to_execute_RS2 [29]),
    .O(\VexRiscv/_zz_167_ [29])
  );
  LUT5 #(
    .INIT ( 32'hF971E860 ))
  \VexRiscv/Mmux__zz_167_211  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_PC [28]),
    .I4(\VexRiscv/decode_to_execute_RS2 [28]),
    .O(\VexRiscv/_zz_167_ [28])
  );
  LUT5 #(
    .INIT ( 32'hF971E860 ))
  \VexRiscv/Mmux__zz_167_191  (
    .I0(\VexRiscv/decode_to_execute_SRC2_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SRC2_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_PC [26]),
    .I4(\VexRiscv/decode_to_execute_RS2 [26]),
    .O(\VexRiscv/_zz_167_ [26])
  );
  LUT6 #(
    .INIT ( 64'h6620000000000000 ))
  \VexRiscv/dataCache_1_/io_cpu_writeBack_unalignedAccess1  (
    .I0(\VexRiscv/dataCache_1_/stageB_request_size [1]),
    .I1(\VexRiscv/dataCache_1_/stageB_request_size [0]),
    .I2(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [1]),
    .I3(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [0]),
    .I4(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_1_9624 ),
    .I5(\VexRiscv/writeBack_arbitration_isValid_1_9626 ),
    .O(\VexRiscv/dataCache_1__io_cpu_writeBack_unalignedAccess )
  );
  LUT6 #(
    .INIT ( 64'hFEEEFAAAFCCCF000 ))
  \VexRiscv/decode_arbitration_isStuck9  (
    .I0(\VexRiscv/decode_to_execute_ENV_CTRL_0_6748 ),
    .I1(\VexRiscv/execute_to_memory_ENV_CTRL_0_6747 ),
    .I2(\VexRiscv/memory_to_writeBack_ENV_CTRL_0_6746 ),
    .I3(\VexRiscv/writeBack_arbitration_isValid_6597 ),
    .I4(\VexRiscv/memory_arbitration_isValid_6598 ),
    .I5(\VexRiscv/execute_arbitration_isValid_6599 ),
    .O(\VexRiscv/decode_arbitration_isStuck9_8510 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF7BDEFFFFFFFF ))
  \VexRiscv/_zz_261_1811  (
    .I0(\VexRiscv/memory_to_writeBack_INSTRUCTION[7] ),
    .I1(\VexRiscv/memory_to_writeBack_INSTRUCTION[11] ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [20]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [24]),
    .I4(N302),
    .I5(\VexRiscv/_zz_261_ ),
    .O(\VexRiscv/_zz_261_181 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF7DBEFFFFFFFF ))
  \VexRiscv/_zz_261_1101  (
    .I0(\VexRiscv/memory_to_writeBack_INSTRUCTION[10] ),
    .I1(\VexRiscv/memory_to_writeBack_INSTRUCTION[11] ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [19]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [18]),
    .I4(N304),
    .I5(\VexRiscv/_zz_261_ ),
    .O(\VexRiscv/_zz_261_110 )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  basesoc_csrbankarray_csrbank5_sel_basesoc_csrbankarray_interface5_bank_bus_we_AND_474_o1 (
    .I0(\basesoc_interface_adr[9] ),
    .I1(\basesoc_interface_adr[11] ),
    .I2(\basesoc_interface_adr[12] ),
    .I3(\basesoc_interface_adr[13] ),
    .I4(\basesoc_interface_adr[10] ),
    .I5(basesoc_interface_we_966),
    .O(basesoc_csrbankarray_csrbank5_sel_basesoc_csrbankarray_interface5_bank_bus_we_AND_474_o)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFD ))
  \VexRiscv/_zz_35_1  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [13]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [18]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [17]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [15]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [16]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [19]),
    .O(\VexRiscv/_zz_35_ )
  );
  LUT6 #(
    .INIT ( 64'hAAA2AAA2AAA2FFFF ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3_SW0  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In3 ),
    .I1(basesoc_sdram_bankmachine3_cmd_valid),
    .I2(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I3(basesoc_sdram_bankmachine3_cmd_payload_is_read),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In31 ),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd2),
    .O(N3421)
  );
  LUT6 #(
    .INIT ( 64'h0000000030C02288 ))
  \VexRiscv/execute_MulPlugin_aHigh<16>1  (
    .I0(\VexRiscv/decode_to_execute_RS1 [31]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I4(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I5(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .O(\VexRiscv/execute_MulPlugin_aHigh [16])
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  \_n6879<5>1  (
    .I0(rhs_array_muxed32[5]),
    .I1(rhs_array_muxed32[0]),
    .I2(rhs_array_muxed32[1]),
    .I3(rhs_array_muxed32[4]),
    .I4(rhs_array_muxed32[2]),
    .I5(rhs_array_muxed32[3]),
    .O(N4211)
  );
  LUT6 #(
    .INIT ( 64'h0000000100000000 ))
  \_n6888<5>1  (
    .I0(rhs_array_muxed32[1]),
    .I1(rhs_array_muxed32[0]),
    .I2(rhs_array_muxed32[2]),
    .I3(rhs_array_muxed32[3]),
    .I4(rhs_array_muxed32[4]),
    .I5(rhs_array_muxed32[5]),
    .O(N5431)
  );
  LUT6 #(
    .INIT ( 64'h0000040000000000 ))
  \_n6831<5>1  (
    .I0(basesoc_interface_adr_5_1_9617),
    .I1(basesoc_interface_adr_3_2_9616),
    .I2(basesoc_interface_adr_4_1_9615),
    .I3(basesoc_interface_adr_2_2_9614),
    .I4(basesoc_interface_adr_1_2_9613),
    .I5(basesoc_interface_adr_0_2_9612),
    .O(_n6831)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000004 ))
  _n68161 (
    .I0(basesoc_interface_adr_5_1_9617),
    .I1(basesoc_interface_adr_3_2_9616),
    .I2(basesoc_interface_adr_4_1_9615),
    .I3(basesoc_interface_adr_2_2_9614),
    .I4(basesoc_interface_adr_1_2_9613),
    .I5(basesoc_interface_adr_0_2_9612),
    .O(_n6816)
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  \_n6864<5>1  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[5] ),
    .I5(\basesoc_interface_adr[3] ),
    .O(_n6864)
  );
  LUT6 #(
    .INIT ( 64'h0000004000000000 ))
  \_n6867<5>1  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\basesoc_interface_adr[0] ),
    .O(_n6867)
  );
  LUT6 #(
    .INIT ( 64'h0000000001000000 ))
  _n68101 (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\basesoc_interface_adr[0] ),
    .O(_n6810)
  );
  LUT6 #(
    .INIT ( 64'h0000000000002000 ))
  _n68131 (
    .I0(basesoc_interface_adr_2_3_9644),
    .I1(basesoc_interface_adr_3_3_9646),
    .I2(basesoc_interface_adr_0_3_9642),
    .I3(basesoc_interface_adr_1_3_9643),
    .I4(basesoc_interface_adr_4_2_9645),
    .I5(\basesoc_interface_adr[5] ),
    .O(_n6813)
  );
  LUT6 #(
    .INIT ( 64'hEEEECDCC4444C8CC ))
  \VexRiscv/Mmux__zz_124_11  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [8]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [2]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [3]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [21]),
    .O(\VexRiscv/Madd_IBusCachedPlugin_pcs_4_lut [1])
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  _n68071 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[5] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\basesoc_interface_adr[2] ),
    .O(_n6807)
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  Mmux_basesoc_data_port_dat_w10121 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(cache_state_FSM_FFd1_987),
    .I2(litedramwishbone2native_state_FSM_FFd2_2148),
    .I3(new_master_rdata_valid5_883),
    .O(Mmux_basesoc_data_port_dat_w1012)
  );
  LUT6 #(
    .INIT ( 64'h00EFEF00EF00EF00 ))
  \Mcount_basesoc_uart_phy_tx_bitcount_xor<2>11  (
    .I0(basesoc_uart_phy_sink_ready_648),
    .I1(basesoc_uart_phy_tx_busy_1641),
    .I2(basesoc_uart_tx_fifo_readable_1645),
    .I3(basesoc_uart_phy_tx_bitcount[2]),
    .I4(basesoc_uart_phy_tx_bitcount[0]),
    .I5(basesoc_uart_phy_tx_bitcount[1]),
    .O(Mcount_basesoc_uart_phy_tx_bitcount2)
  );
  LUT4 #(
    .INIT ( 16'h222F ))
  \basesoc_sdram_choose_req_grant_FSM_FFd1-In3_SW0  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd2-In3 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd2-In41_4603 ),
    .I2(\basesoc_sdram_choose_req_grant_FSM_FFd1-In31 ),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd2_984),
    .O(N3441)
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  \Mcount_basesoc_count_lut<4>  (
    .I0(basesoc_count[4]),
    .I1(\cache_state_FSM_FFd3-In1 ),
    .I2(basesoc_shared_ack),
    .O(Mcount_basesoc_count_lut[4])
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  \Mcount_basesoc_count_lut<5>  (
    .I0(basesoc_count[5]),
    .I1(\cache_state_FSM_FFd3-In1 ),
    .I2(basesoc_shared_ack),
    .O(Mcount_basesoc_count_lut[5])
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  \Mcount_basesoc_count_lut<6>  (
    .I0(basesoc_count[6]),
    .I1(\cache_state_FSM_FFd3-In1 ),
    .I2(basesoc_shared_ack),
    .O(Mcount_basesoc_count_lut[6])
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  \Mcount_basesoc_count_lut<7>  (
    .I0(basesoc_count[7]),
    .I1(\cache_state_FSM_FFd3-In1 ),
    .I2(basesoc_shared_ack),
    .O(Mcount_basesoc_count_lut[7])
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  \Mcount_basesoc_count_lut<8>  (
    .I0(basesoc_count[8]),
    .I1(\cache_state_FSM_FFd3-In1 ),
    .I2(basesoc_shared_ack),
    .O(Mcount_basesoc_count_lut[8])
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  \Mcount_basesoc_count_lut<9>  (
    .I0(basesoc_count[9]),
    .I1(\cache_state_FSM_FFd3-In1 ),
    .I2(basesoc_shared_ack),
    .O(Mcount_basesoc_count_lut[9])
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  \Mcount_basesoc_count_lut<10>  (
    .I0(basesoc_count[10]),
    .I1(\cache_state_FSM_FFd3-In1 ),
    .I2(basesoc_shared_ack),
    .O(Mcount_basesoc_count_lut[10])
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  \Mcount_basesoc_count_lut<11>  (
    .I0(basesoc_count[11]),
    .I1(\cache_state_FSM_FFd3-In1 ),
    .I2(basesoc_shared_ack),
    .O(Mcount_basesoc_count_lut[11])
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  \Mcount_basesoc_count_lut<12>  (
    .I0(basesoc_count[12]),
    .I1(\cache_state_FSM_FFd3-In1 ),
    .I2(basesoc_shared_ack),
    .O(Mcount_basesoc_count_lut[12])
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  \Mcount_basesoc_count_lut<13>  (
    .I0(basesoc_count[13]),
    .I1(\cache_state_FSM_FFd3-In1 ),
    .I2(basesoc_shared_ack),
    .O(Mcount_basesoc_count_lut[13])
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  \Mcount_basesoc_count_lut<14>  (
    .I0(basesoc_count[14]),
    .I1(\cache_state_FSM_FFd3-In1 ),
    .I2(basesoc_shared_ack),
    .O(Mcount_basesoc_count_lut[14])
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  \Mcount_basesoc_count_lut<15>  (
    .I0(basesoc_count[15]),
    .I1(\cache_state_FSM_FFd3-In1 ),
    .I2(basesoc_shared_ack),
    .O(Mcount_basesoc_count_lut[15])
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  \Mcount_basesoc_count_lut<16>  (
    .I0(basesoc_count[16]),
    .I1(\cache_state_FSM_FFd3-In1 ),
    .I2(basesoc_shared_ack),
    .O(Mcount_basesoc_count_lut[16])
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  \Mcount_basesoc_count_lut<17>  (
    .I0(basesoc_count[17]),
    .I1(\cache_state_FSM_FFd3-In1 ),
    .I2(basesoc_shared_ack),
    .O(Mcount_basesoc_count_lut[17])
  );
  LUT3 #(
    .INIT ( 8'h04 ))
  \Mcount_basesoc_count_lut<18>  (
    .I0(basesoc_count[18]),
    .I1(\cache_state_FSM_FFd3-In1 ),
    .I2(basesoc_shared_ack),
    .O(Mcount_basesoc_count_lut[18])
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  \Mcount_basesoc_count_lut<19>  (
    .I0(basesoc_count[19]),
    .I1(basesoc_shared_ack),
    .I2(\cache_state_FSM_FFd3-In1 ),
    .O(Mcount_basesoc_count_lut[19])
  );
  LUT4 #(
    .INIT ( 16'h78E1 ))
  \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .O(\Result<2>13 )
  );
  LUT4 #(
    .INIT ( 16'h6AA9 ))
  \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .O(\Result<2>21_3300 )
  );
  LUT4 #(
    .INIT ( 16'h6CC9 ))
  \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .O(\Result<2>16 )
  );
  LUT4 #(
    .INIT ( 16'h78E1 ))
  \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_xor<2>11  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .O(\Result<2>15 )
  );
  LUT4 #(
    .INIT ( 16'h78E1 ))
  \Mcount_basesoc_uart_tx_fifo_level0_xor<2>11  (
    .I0(basesoc_uart_tx_fifo_wrport_we),
    .I1(basesoc_uart_tx_fifo_level0[0]),
    .I2(basesoc_uart_tx_fifo_level0[2]),
    .I3(basesoc_uart_tx_fifo_level0[1]),
    .O(\Result<2>5 )
  );
  LUT6 #(
    .INIT ( 64'hAAF0CC0000000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT222  (
    .I0(basesoc_sdram_phaseinjector1_status[25]),
    .I1(basesoc_sdram_phaseinjector1_wrdata_storage_full[1]),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_9_1785),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[0] ),
    .I5(_n68521_4416),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT221_8275 )
  );
  LUT6 #(
    .INIT ( 64'hAAF0CC0000000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT112  (
    .I0(basesoc_sdram_phaseinjector1_status[24]),
    .I1(basesoc_sdram_phaseinjector1_wrdata_storage_full[0]),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_8_1786),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[0] ),
    .I5(_n68521_4416),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT111_8295 )
  );
  LUT6 #(
    .INIT ( 64'hA8A0282088800800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT424  (
    .I0(_n68521_4416),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector1_wrdata_storage_full_11_1783),
    .I4(basesoc_sdram_phaseinjector1_status[27]),
    .I5(basesoc_sdram_phaseinjector1_wrdata_storage_full[3]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT423_8251 )
  );
  LUT6 #(
    .INIT ( 64'hA8A0282088800800 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT324  (
    .I0(_n68521_4416),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_sdram_phaseinjector1_wrdata_storage_full_10_1784),
    .I4(basesoc_sdram_phaseinjector1_status[26]),
    .I5(basesoc_sdram_phaseinjector1_wrdata_storage_full[2]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT323_8264 )
  );
  LUT6 #(
    .INIT ( 64'h5555555555555554 ))
  \Mcount_basesoc_sdram_timer_count_lut<2>  (
    .I0(basesoc_sdram_timer_count[2]),
    .I1(basesoc_sdram_timer_count[0]),
    .I2(basesoc_sdram_timer_count[1]),
    .I3(basesoc_sdram_timer_count[7]),
    .I4(basesoc_sdram_timer_count[6]),
    .I5(N810),
    .O(Mcount_basesoc_sdram_timer_count_lut[2])
  );
  LUT6 #(
    .INIT ( 64'h01115555ABBBFFFF ))
  ddrphy_drive_dq_n01 (
    .I0(basesoc_sdram_storage_full[0]),
    .I1(N881),
    .I2(_n6837),
    .I3(basesoc_sdram_phaseinjector1_command_storage_full[4]),
    .I4(basesoc_csrbankarray_csrbank3_sel_basesoc_csrbankarray_interface3_bank_bus_we_AND_384_o),
    .I5(new_master_wdata_ready_877),
    .O(ddrphy_drive_dq_n0)
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  basesoc_timer0_zero_trigger1 (
    .I0(basesoc_timer0_zero_trigger_INV_214_o_11[31]),
    .I1(\basesoc_timer0_zero_trigger_INV_214_o<31>1_8149 ),
    .I2(\basesoc_timer0_zero_trigger_INV_214_o<31>2_8150 ),
    .I3(\basesoc_timer0_zero_trigger_INV_214_o<31>3_8151 ),
    .I4(\basesoc_timer0_zero_trigger_INV_214_o<31>4_8152 ),
    .I5(\basesoc_timer0_zero_trigger_INV_214_o<31>5_8153 ),
    .O(basesoc_timer0_zero_trigger)
  );
  LUT6 #(
    .INIT ( 64'hAAAAEAAAAAAA2AAA ))
  \VexRiscv/Mmux__n4737301  (
    .I0(\VexRiscv/memory_to_writeBack_PC [7]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I2(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o<11>2 ),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I5(\VexRiscv/execute_CsrPlugin_writeData [7]),
    .O(\VexRiscv/_n4737 [7])
  );
  LUT6 #(
    .INIT ( 64'hAAAAEAAAAAAA2AAA ))
  \VexRiscv/Mmux__n4737321  (
    .I0(\VexRiscv/memory_to_writeBack_PC [9]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I2(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o<11>2 ),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I5(\VexRiscv/execute_CsrPlugin_writeData [9]),
    .O(\VexRiscv/_n4737 [9])
  );
  LUT6 #(
    .INIT ( 64'hAAAAEAAAAAAA2AAA ))
  \VexRiscv/Mmux__n473741  (
    .I0(\VexRiscv/memory_to_writeBack_PC [12]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I2(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o<11>2 ),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I5(\VexRiscv/execute_CsrPlugin_writeData [12]),
    .O(\VexRiscv/_n4737 [12])
  );
  LUT6 #(
    .INIT ( 64'hAAAAEAAAAAAA2AAA ))
  \VexRiscv/Mmux__n4737311  (
    .I0(\VexRiscv/memory_to_writeBack_PC [8]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I2(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o<11>2 ),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I5(\VexRiscv/execute_CsrPlugin_writeData [8]),
    .O(\VexRiscv/_n4737 [8])
  );
  LUT6 #(
    .INIT ( 64'hAAAAEAAAAAAA2AAA ))
  \VexRiscv/Mmux__n473761  (
    .I0(\VexRiscv/memory_to_writeBack_PC [14]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I2(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o<11>2 ),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I5(\VexRiscv/execute_CsrPlugin_writeData [14]),
    .O(\VexRiscv/_n4737 [14])
  );
  LUT6 #(
    .INIT ( 64'hAAAAEAAAAAAA2AAA ))
  \VexRiscv/Mmux__n473771  (
    .I0(\VexRiscv/memory_to_writeBack_PC [15]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I2(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o<11>2 ),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I5(\VexRiscv/execute_CsrPlugin_writeData [15]),
    .O(\VexRiscv/_n4737 [15])
  );
  LUT6 #(
    .INIT ( 64'hAAAAEAAAAAAA2AAA ))
  \VexRiscv/Mmux__n4737251  (
    .I0(\VexRiscv/memory_to_writeBack_PC [31]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I2(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o<11>2 ),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I5(\VexRiscv/execute_CsrPlugin_writeData [31]),
    .O(\VexRiscv/_n4737 [31])
  );
  LUT6 #(
    .INIT ( 64'hAAAAEAAAAAAA2AAA ))
  \VexRiscv/Mmux__n4737161  (
    .I0(\VexRiscv/memory_to_writeBack_PC [23]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I2(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o<11>2 ),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I5(\VexRiscv/execute_CsrPlugin_writeData [23]),
    .O(\VexRiscv/_n4737 [23])
  );
  LUT6 #(
    .INIT ( 64'hAAAAEAAAAAAA2AAA ))
  \VexRiscv/Mmux__n4737291  (
    .I0(\VexRiscv/memory_to_writeBack_PC [6]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I2(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o<11>2 ),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I5(\VexRiscv/execute_CsrPlugin_writeData [6]),
    .O(\VexRiscv/_n4737 [6])
  );
  LUT6 #(
    .INIT ( 64'hAAAAEAAAAAAA2AAA ))
  \VexRiscv/Mmux__n4737281  (
    .I0(\VexRiscv/memory_to_writeBack_PC [5]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I2(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o<11>2 ),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I5(\VexRiscv/execute_CsrPlugin_writeData [5]),
    .O(\VexRiscv/_n4737 [5])
  );
  LUT6 #(
    .INIT ( 64'hAAAAEAAAAAAA2AAA ))
  \VexRiscv/Mmux__n4737171  (
    .I0(\VexRiscv/memory_to_writeBack_PC [24]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I2(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o<11>2 ),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I5(\VexRiscv/execute_CsrPlugin_writeData [24]),
    .O(\VexRiscv/_n4737 [24])
  );
  LUT6 #(
    .INIT ( 64'hAAAAEAAAAAAA2AAA ))
  \VexRiscv/Mmux__n4737181  (
    .I0(\VexRiscv/memory_to_writeBack_PC [25]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I2(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o<11>2 ),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I5(\VexRiscv/execute_CsrPlugin_writeData [25]),
    .O(\VexRiscv/_n4737 [25])
  );
  LUT6 #(
    .INIT ( 64'hAAAAEAAAAAAA2AAA ))
  \VexRiscv/Mmux__n4737231  (
    .I0(\VexRiscv/memory_to_writeBack_PC [2]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I2(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o<11>2 ),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I5(\VexRiscv/execute_CsrPlugin_writeData [2]),
    .O(\VexRiscv/_n4737 [2])
  );
  LUT6 #(
    .INIT ( 64'hAAAAEAAAAAAA2AAA ))
  \VexRiscv/Mmux__n4737191  (
    .I0(\VexRiscv/memory_to_writeBack_PC [26]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I2(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o<11>2 ),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I5(\VexRiscv/execute_CsrPlugin_writeData [26]),
    .O(\VexRiscv/_n4737 [26])
  );
  LUT6 #(
    .INIT ( 64'hAAAAEAAAAAAA2AAA ))
  \VexRiscv/Mmux__n4737201  (
    .I0(\VexRiscv/memory_to_writeBack_PC [27]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I2(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o<11>2 ),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I5(\VexRiscv/execute_CsrPlugin_writeData [27]),
    .O(\VexRiscv/_n4737 [27])
  );
  LUT6 #(
    .INIT ( 64'hAAAAEAAAAAAA2AAA ))
  \VexRiscv/Mmux__n4737241  (
    .I0(\VexRiscv/memory_to_writeBack_PC [30]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I2(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o<11>2 ),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I5(\VexRiscv/execute_CsrPlugin_writeData [30]),
    .O(\VexRiscv/_n4737 [30])
  );
  LUT6 #(
    .INIT ( 64'hAAAAEAAAAAAA2AAA ))
  \VexRiscv/Mmux__n4737211  (
    .I0(\VexRiscv/memory_to_writeBack_PC [28]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I2(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o<11>2 ),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I5(\VexRiscv/execute_CsrPlugin_writeData [28]),
    .O(\VexRiscv/_n4737 [28])
  );
  LUT6 #(
    .INIT ( 64'hAAAAEAAAAAAA2AAA ))
  \VexRiscv/Mmux__n473791  (
    .I0(\VexRiscv/memory_to_writeBack_PC [17]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I2(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o<11>2 ),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I5(\VexRiscv/execute_CsrPlugin_writeData [17]),
    .O(\VexRiscv/_n4737 [17])
  );
  LUT6 #(
    .INIT ( 64'hAAAAEAAAAAAA2AAA ))
  \VexRiscv/Mmux__n473781  (
    .I0(\VexRiscv/memory_to_writeBack_PC [16]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I2(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o<11>2 ),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I5(\VexRiscv/execute_CsrPlugin_writeData [16]),
    .O(\VexRiscv/_n4737 [16])
  );
  LUT6 #(
    .INIT ( 64'hAAAAEAAAAAAA2AAA ))
  \VexRiscv/Mmux__n4737271  (
    .I0(\VexRiscv/memory_to_writeBack_PC [4]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I2(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o<11>2 ),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I5(\VexRiscv/execute_CsrPlugin_writeData [4]),
    .O(\VexRiscv/_n4737 [4])
  );
  LUT6 #(
    .INIT ( 64'hAAAAEAAAAAAA2AAA ))
  \VexRiscv/Mmux__n4737221  (
    .I0(\VexRiscv/memory_to_writeBack_PC [29]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I2(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o<11>2 ),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I5(\VexRiscv/execute_CsrPlugin_writeData [29]),
    .O(\VexRiscv/_n4737 [29])
  );
  LUT6 #(
    .INIT ( 64'hAAAAEAAAAAAA2AAA ))
  \VexRiscv/Mmux__n4737151  (
    .I0(\VexRiscv/memory_to_writeBack_PC [22]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I2(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o<11>2 ),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I5(\VexRiscv/execute_CsrPlugin_writeData [22]),
    .O(\VexRiscv/_n4737 [22])
  );
  LUT6 #(
    .INIT ( 64'hAAAAEAAAAAAA2AAA ))
  \VexRiscv/Mmux__n4737141  (
    .I0(\VexRiscv/memory_to_writeBack_PC [21]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I2(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o<11>2 ),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I5(\VexRiscv/execute_CsrPlugin_writeData [21]),
    .O(\VexRiscv/_n4737 [21])
  );
  LUT6 #(
    .INIT ( 64'hAAAAEAAAAAAA2AAA ))
  \VexRiscv/Mmux__n4737131  (
    .I0(\VexRiscv/memory_to_writeBack_PC [20]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I2(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o<11>2 ),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I5(\VexRiscv/execute_CsrPlugin_writeData [20]),
    .O(\VexRiscv/_n4737 [20])
  );
  LUT6 #(
    .INIT ( 64'hAAAAEAAAAAAA2AAA ))
  \VexRiscv/Mmux__n4737111  (
    .I0(\VexRiscv/memory_to_writeBack_PC [19]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I2(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o<11>2 ),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I5(\VexRiscv/execute_CsrPlugin_writeData [19]),
    .O(\VexRiscv/_n4737 [19])
  );
  LUT6 #(
    .INIT ( 64'hAAAAEAAAAAAA2AAA ))
  \VexRiscv/Mmux__n4737101  (
    .I0(\VexRiscv/memory_to_writeBack_PC [18]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I2(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o<11>2 ),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I5(\VexRiscv/execute_CsrPlugin_writeData [18]),
    .O(\VexRiscv/_n4737 [18])
  );
  LUT6 #(
    .INIT ( 64'hAAAAEAAAAAAA2AAA ))
  \VexRiscv/Mmux__n473751  (
    .I0(\VexRiscv/memory_to_writeBack_PC [13]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I2(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o<11>2 ),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I5(\VexRiscv/execute_CsrPlugin_writeData [13]),
    .O(\VexRiscv/_n4737 [13])
  );
  LUT6 #(
    .INIT ( 64'hAAAAEAAAAAAA2AAA ))
  \VexRiscv/Mmux__n473721  (
    .I0(\VexRiscv/memory_to_writeBack_PC [10]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I2(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o<11>2 ),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I5(\VexRiscv/execute_CsrPlugin_writeData [10]),
    .O(\VexRiscv/_n4737 [10])
  );
  LUT6 #(
    .INIT ( 64'h0000FFFE00000000 ))
  \VexRiscv/_n5629_inv11  (
    .I0(\VexRiscv/_zz_212_ [2]),
    .I1(\VexRiscv/_zz_212_ [1]),
    .I2(\VexRiscv/_zz_212_ [0]),
    .I3(\VexRiscv/IBusCachedPlugin_cache_io_mem_cmd_valid ),
    .I4(basesoc_grant_1671),
    .I5(basesoc_shared_ack),
    .O(\VexRiscv/_n5629_inv )
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  \_n6891<5>1  (
    .I0(rhs_array_muxed32[1]),
    .I1(rhs_array_muxed32[5]),
    .I2(rhs_array_muxed32[4]),
    .I3(rhs_array_muxed32[2]),
    .I4(rhs_array_muxed32[3]),
    .I5(rhs_array_muxed32[0]),
    .O(N5441)
  );
  LUT6 #(
    .INIT ( 64'h0000001000000000 ))
  _n68432 (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\basesoc_interface_adr[0] ),
    .O(_n6843)
  );
  LUT6 #(
    .INIT ( 64'h0010000000000000 ))
  _n68491 (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\basesoc_interface_adr[0] ),
    .O(_n6849)
  );
  LUT6 #(
    .INIT ( 64'h000E0E000E000E00 ))
  \VexRiscv/Mmux_memory_DivPlugin_div_counter_valueNext61  (
    .I0(\VexRiscv/memory_arbitration_haltItself ),
    .I1(\VexRiscv/dataCache_1__io_cpu_writeBack_haltIt ),
    .I2(\VexRiscv/memory_DivPlugin_div_counter_willOverflow_4625 ),
    .I3(\VexRiscv/memory_DivPlugin_div_counter_value [5]),
    .I4(\VexRiscv/Madd_memory_DivPlugin_div_counter_value[5]__zz_349_[5]_add_695_OUT_cy<3> ),
    .I5(\VexRiscv/memory_DivPlugin_div_counter_value [4]),
    .O(\VexRiscv/memory_DivPlugin_div_counter_valueNext [5])
  );
  LUT4 #(
    .INIT ( 16'h9179 ))
  \VexRiscv/Mmux__zz_42_25_SW0  (
    .I0(\VexRiscv/_zz_162_ [31]),
    .I1(\VexRiscv/_zz_167_ [31]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .O(N186)
  );
  LUT6 #(
    .INIT ( 64'h0000000100000000 ))
  _n67951 (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[3] ),
    .I5(\basesoc_interface_adr[0] ),
    .O(_n6795)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF6FF6FFFF ))
  \VexRiscv/_zz_173_1101  (
    .I0(\VexRiscv/_zz_174_ [4]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [19]),
    .I2(\VexRiscv/_zz_174_ [3]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [18]),
    .I4(\VexRiscv/_zz_173__7417 ),
    .I5(N320),
    .O(\VexRiscv/_zz_173_110 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF6FF6FFFF ))
  \VexRiscv/_zz_173_1811  (
    .I0(\VexRiscv/_zz_174_ [0]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [20]),
    .I2(\VexRiscv/_zz_174_ [4]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [24]),
    .I4(\VexRiscv/_zz_173__7417 ),
    .I5(N322),
    .O(\VexRiscv/_zz_173_181 )
  );
  LUT6 #(
    .INIT ( 64'h4444F44444444444 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT51  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT121 ),
    .I2(dna_status[12]),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[0] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT75_8450 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT5 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF7FFFFFFFFF ))
  _n5875_inv1 (
    .I0(user_btn3_IBUF_14),
    .I1(\waittimer3_done<19>2_8200 ),
    .I2(waittimer3_done_12[19]),
    .I3(waittimer3_count[19]),
    .I4(waittimer3_count[18]),
    .I5(\waittimer3_done<19>1_8199 ),
    .O(_n5875_inv)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF7FFFFFFFFF ))
  _n5872_inv1 (
    .I0(user_btn2_IBUF_13),
    .I1(\waittimer2_done<19>2_8203 ),
    .I2(waittimer2_done_13[19]),
    .I3(waittimer2_count[19]),
    .I4(waittimer2_count[18]),
    .I5(\waittimer2_done<19>1_8202 ),
    .O(_n5872_inv)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF7FFFFFFFFF ))
  _n5869_inv1 (
    .I0(user_btn1_IBUF_12),
    .I1(\waittimer1_done<19>2_8206 ),
    .I2(waittimer1_done_14[19]),
    .I3(waittimer1_count[19]),
    .I4(waittimer1_count[18]),
    .I5(\waittimer1_done<19>1_8205 ),
    .O(_n5869_inv)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF7FFFFFFFFF ))
  _n5866_inv1 (
    .I0(user_btn0_IBUF_11),
    .I1(\waittimer0_done<19>2_8209 ),
    .I2(waittimer0_done_15[19]),
    .I3(waittimer0_count[19]),
    .I4(waittimer0_count[18]),
    .I5(\waittimer0_done<19>1_8208 ),
    .O(_n5866_inv)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF7FFFFFFFFF ))
  _n5878_inv1 (
    .I0(user_btn4_IBUF_15),
    .I1(\waittimer4_done<19>2_8212 ),
    .I2(waittimer4_done_16[19]),
    .I3(waittimer4_count[19]),
    .I4(waittimer4_count[18]),
    .I5(\waittimer4_done<19>1_8211 ),
    .O(_n5878_inv)
  );
  LUT5 #(
    .INIT ( 32'hEFFFFFFF ))
  eventsourceprocess3_trigger1 (
    .I0(waittimer3_count[19]),
    .I1(waittimer3_count[18]),
    .I2(\waittimer3_done<19>2_8200 ),
    .I3(waittimer3_done_12[19]),
    .I4(\waittimer3_done<19>1_8199 ),
    .O(eventsourceprocess3_trigger)
  );
  LUT5 #(
    .INIT ( 32'hEFFFFFFF ))
  eventsourceprocess2_trigger1 (
    .I0(waittimer2_count[19]),
    .I1(waittimer2_count[18]),
    .I2(\waittimer2_done<19>2_8203 ),
    .I3(waittimer2_done_13[19]),
    .I4(\waittimer2_done<19>1_8202 ),
    .O(eventsourceprocess2_trigger)
  );
  LUT5 #(
    .INIT ( 32'hEFFFFFFF ))
  eventsourceprocess1_trigger1 (
    .I0(waittimer1_count[19]),
    .I1(waittimer1_count[18]),
    .I2(\waittimer1_done<19>2_8206 ),
    .I3(waittimer1_done_14[19]),
    .I4(\waittimer1_done<19>1_8205 ),
    .O(eventsourceprocess1_trigger)
  );
  LUT5 #(
    .INIT ( 32'hEFFFFFFF ))
  eventsourceprocess0_trigger1 (
    .I0(waittimer0_count[19]),
    .I1(waittimer0_count[18]),
    .I2(\waittimer0_done<19>2_8209 ),
    .I3(waittimer0_done_15[19]),
    .I4(\waittimer0_done<19>1_8208 ),
    .O(eventsourceprocess0_trigger)
  );
  LUT5 #(
    .INIT ( 32'hEFFFFFFF ))
  eventsourceprocess4_trigger1 (
    .I0(waittimer4_count[19]),
    .I1(waittimer4_count[18]),
    .I2(\waittimer4_done<19>2_8212 ),
    .I3(waittimer4_done_16[19]),
    .I4(\waittimer4_done<19>1_8211 ),
    .O(eventsourceprocess4_trigger)
  );
  LUT6 #(
    .INIT ( 64'hA2AAA22280888000 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<0>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2150),
    .I1(basesoc_grant_1671),
    .I2(\VexRiscv/_zz_214_ [1]),
    .I3(\VexRiscv/_zz_141_ [2]),
    .I4(\VexRiscv/_zz_138_ [3]),
    .I5(\VexRiscv/_zz_212_ [1]),
    .O(\basesoc_port_cmd_payload_addr[0] )
  );
  LUT6 #(
    .INIT ( 64'hA2AAA22280888000 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<1>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2150),
    .I1(basesoc_grant_1671),
    .I2(\VexRiscv/_zz_214_ [2]),
    .I3(\VexRiscv/_zz_141_ [2]),
    .I4(\VexRiscv/_zz_138_ [4]),
    .I5(\VexRiscv/_zz_212_ [2]),
    .O(\basesoc_port_cmd_payload_addr[1] )
  );
  LUT6 #(
    .INIT ( 64'h0A0A0A0A0C0C0F00 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT110  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<10> ),
    .I1(\VexRiscv/IBusCachedPlugin_pcs_4 [10]),
    .I2(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .I3(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc21_8698 ),
    .I4(\VexRiscv/_zz_102_ [4]),
    .I5(\VexRiscv/_n5378 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<10> )
  );
  LUT6 #(
    .INIT ( 64'h0A0A0A0A0C0C0F00 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT210  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<11> ),
    .I1(\VexRiscv/IBusCachedPlugin_pcs_4 [11]),
    .I2(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .I3(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc41_8720 ),
    .I4(\VexRiscv/_zz_102_ [4]),
    .I5(\VexRiscv/_n5378 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<11> )
  );
  LUT6 #(
    .INIT ( 64'h0A0A0A0A0C0C0F00 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT211  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<2> ),
    .I1(\VexRiscv/IBusCachedPlugin_pcs_4 [2]),
    .I2(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .I3(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc421_8724 ),
    .I4(\VexRiscv/_zz_102_ [4]),
    .I5(\VexRiscv/_n5378 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'h0A0A0A0A0C0C0F00 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT241  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<3> ),
    .I1(\VexRiscv/IBusCachedPlugin_pcs_4 [3]),
    .I2(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .I3(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc481_8730 ),
    .I4(\VexRiscv/_zz_102_ [4]),
    .I5(\VexRiscv/_n5378 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<3> )
  );
  LUT6 #(
    .INIT ( 64'h0A0A0A0A0C0C0F00 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT251  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<4> ),
    .I1(\VexRiscv/IBusCachedPlugin_pcs_4 [4]),
    .I2(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .I3(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc501_8732 ),
    .I4(\VexRiscv/_zz_102_ [4]),
    .I5(\VexRiscv/_n5378 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'h0A0A0A0A0C0C0F00 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT261  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<5> ),
    .I1(\VexRiscv/IBusCachedPlugin_pcs_4 [5]),
    .I2(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .I3(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc521_8734 ),
    .I4(\VexRiscv/_zz_102_ [4]),
    .I5(\VexRiscv/_n5378 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<5> )
  );
  LUT6 #(
    .INIT ( 64'h0A0A0A0A0C0C0F00 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT271  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<6> ),
    .I1(\VexRiscv/IBusCachedPlugin_pcs_4 [6]),
    .I2(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .I3(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc541_8736 ),
    .I4(\VexRiscv/_zz_102_ [4]),
    .I5(\VexRiscv/_n5378 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'h0A0A0A0A0C0C0F00 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT281  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<7> ),
    .I1(\VexRiscv/IBusCachedPlugin_pcs_4 [7]),
    .I2(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .I3(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc561_8738 ),
    .I4(\VexRiscv/_zz_102_ [4]),
    .I5(\VexRiscv/_n5378 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'h0A0A0A0A0C0C0F00 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT291  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<8> ),
    .I1(\VexRiscv/IBusCachedPlugin_pcs_4 [8]),
    .I2(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .I3(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc581_8740 ),
    .I4(\VexRiscv/_zz_102_ [4]),
    .I5(\VexRiscv/_n5378 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<8> )
  );
  LUT6 #(
    .INIT ( 64'h0A0A0A0A0C0C0F00 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT301  (
    .I0(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]__zz_280_[31]_add_422_OUT<9> ),
    .I1(\VexRiscv/IBusCachedPlugin_pcs_4 [9]),
    .I2(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .I3(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc601_8744 ),
    .I4(\VexRiscv/_zz_102_ [4]),
    .I5(\VexRiscv/_n5378 ),
    .O(\VexRiscv/IBusCachedPlugin_fetchPc_pcReg[31]_externalResetVector[31]_mux_780_OUT<9> )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFFE ))
  basesoc_sdram_bankmachine3_req_lock1 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1363),
    .O(basesoc_sdram_bankmachine3_req_lock)
  );
  LUT5 #(
    .INIT ( 32'hFFEFFFFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT211_SW0  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[1] ),
    .O(N1021)
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \Mmux_basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1060_OUT11  (
    .I0(basesoc_uart_phy_tx_reg[1]),
    .I1(basesoc_uart_phy_tx_busy_1641),
    .I2(basesoc_uart_tx_fifo_readable_1645),
    .I3(basesoc_uart_phy_sink_ready_648),
    .I4(memdat_1[0]),
    .O(\basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1060_OUT<0> )
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \Mmux_basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1060_OUT21  (
    .I0(basesoc_uart_phy_tx_reg[2]),
    .I1(basesoc_uart_phy_tx_busy_1641),
    .I2(basesoc_uart_tx_fifo_readable_1645),
    .I3(basesoc_uart_phy_sink_ready_648),
    .I4(memdat_1[1]),
    .O(\basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1060_OUT<1> )
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \Mmux_basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1060_OUT31  (
    .I0(basesoc_uart_phy_tx_reg[3]),
    .I1(basesoc_uart_phy_tx_busy_1641),
    .I2(basesoc_uart_tx_fifo_readable_1645),
    .I3(basesoc_uart_phy_sink_ready_648),
    .I4(memdat_1[2]),
    .O(\basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1060_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \Mmux_basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1060_OUT41  (
    .I0(basesoc_uart_phy_tx_reg[4]),
    .I1(basesoc_uart_phy_tx_busy_1641),
    .I2(basesoc_uart_tx_fifo_readable_1645),
    .I3(basesoc_uart_phy_sink_ready_648),
    .I4(memdat_1[3]),
    .O(\basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1060_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \Mmux_basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1060_OUT51  (
    .I0(basesoc_uart_phy_tx_reg[5]),
    .I1(basesoc_uart_phy_tx_busy_1641),
    .I2(basesoc_uart_tx_fifo_readable_1645),
    .I3(basesoc_uart_phy_sink_ready_648),
    .I4(memdat_1[4]),
    .O(\basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1060_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \Mmux_basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1060_OUT61  (
    .I0(basesoc_uart_phy_tx_reg[6]),
    .I1(basesoc_uart_phy_tx_busy_1641),
    .I2(basesoc_uart_tx_fifo_readable_1645),
    .I3(basesoc_uart_phy_sink_ready_648),
    .I4(memdat_1[5]),
    .O(\basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1060_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'hAABAAA8A ))
  \Mmux_basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1060_OUT71  (
    .I0(basesoc_uart_phy_tx_reg[7]),
    .I1(basesoc_uart_phy_tx_busy_1641),
    .I2(basesoc_uart_tx_fifo_readable_1645),
    .I3(basesoc_uart_phy_sink_ready_648),
    .I4(memdat_1[6]),
    .O(\basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1060_OUT<6> )
  );
  LUT5 #(
    .INIT ( 32'h00EFEF00 ))
  \Mcount_basesoc_uart_phy_tx_bitcount_xor<1>11  (
    .I0(basesoc_uart_phy_sink_ready_648),
    .I1(basesoc_uart_phy_tx_busy_1641),
    .I2(basesoc_uart_tx_fifo_readable_1645),
    .I3(basesoc_uart_phy_tx_bitcount[0]),
    .I4(basesoc_uart_phy_tx_bitcount[1]),
    .O(Mcount_basesoc_uart_phy_tx_bitcount1)
  );
  LUT6 #(
    .INIT ( 64'hA888200020002000 ))
  Mmux_array_muxed11113 (
    .I0(ddrphy_rddata_sr_2_BRB4_9511),
    .I1(ddrphy_rddata_sr_2_BRB11_9512),
    .I2(ddrphy_rddata_sr_2_BRB12_9513),
    .I3(ddrphy_rddata_sr_2_BRB13_9514),
    .I4(ddrphy_rddata_sr_2_BRB14_9515),
    .I5(ddrphy_rddata_sr_2_BRB15_9516),
    .O(N996)
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \basesoc_sram_we<0>1  (
    .I0(\VexRiscv/_zz_137__457 ),
    .I1(basesoc_grant_1671),
    .I2(\VexRiscv/_zz_140_ [0]),
    .I3(basesoc_slave_sel[0]),
    .I4(\cache_state_FSM_FFd3-In1 ),
    .O(basesoc_sram_we[0])
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \basesoc_sram_we<1>1  (
    .I0(\VexRiscv/_zz_137__457 ),
    .I1(basesoc_grant_1671),
    .I2(\VexRiscv/_zz_140_ [1]),
    .I3(basesoc_slave_sel[0]),
    .I4(\cache_state_FSM_FFd3-In1 ),
    .O(basesoc_sram_we[1])
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \basesoc_sram_we<2>1  (
    .I0(\VexRiscv/_zz_137__457 ),
    .I1(basesoc_grant_1671),
    .I2(\VexRiscv/_zz_140_ [2]),
    .I3(basesoc_slave_sel[0]),
    .I4(\cache_state_FSM_FFd3-In1 ),
    .O(basesoc_sram_we[2])
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \basesoc_sram_we<3>1  (
    .I0(\VexRiscv/_zz_137__457 ),
    .I1(basesoc_grant_1671),
    .I2(\VexRiscv/_zz_140_ [3]),
    .I3(basesoc_slave_sel[0]),
    .I4(\cache_state_FSM_FFd3-In1 ),
    .O(basesoc_sram_we[3])
  );
  LUT5 #(
    .INIT ( 32'hFB333333 ))
  \VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_ready  (
    .I0(\VexRiscv/_zz_137__457 ),
    .I1(\VexRiscv/_zz_136_ ),
    .I2(N1041),
    .I3(basesoc_grant_1671),
    .I4(Mmux_basesoc_shared_ack1_9641),
    .O(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_ready_6042 )
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  Mmux_GND_1_o_GND_1_o_MUX_356_o111 (
    .I0(basesoc_uart_phy_tx_bitcount[1]),
    .I1(basesoc_uart_phy_tx_busy_1641),
    .I2(basesoc_uart_phy_tx_bitcount[2]),
    .I3(basesoc_uart_phy_tx_bitcount[3]),
    .I4(basesoc_uart_phy_uart_clk_txen_681),
    .I5(basesoc_uart_phy_tx_bitcount[0]),
    .O(Mmux_GND_1_o_GND_1_o_MUX_356_o11)
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \VexRiscv/dataCache_1_/loader_counter_willOverflow1  (
    .I0(\VexRiscv/dataCache_1_/loader_valid_7944 ),
    .I1(\VexRiscv/_zz_220__7409 ),
    .I2(\VexRiscv/dataCache_1_/loader_counter_value [2]),
    .I3(\VexRiscv/dataCache_1_/loader_counter_value [1]),
    .I4(\VexRiscv/dataCache_1_/loader_counter_value [0]),
    .O(\VexRiscv/dataCache_1_/loader_counter_willOverflow )
  );
  LUT6 #(
    .INIT ( 64'h000000000000004F ))
  \VexRiscv/IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready1  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_error_7616 ),
    .I1(\VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_7855 ),
    .I2(\VexRiscv/_zz_116__6642 ),
    .I3(\VexRiscv/decode_arbitration_isStuck9_8510 ),
    .I4(\VexRiscv/execute_arbitration_isStuck1 ),
    .I5(\VexRiscv/decode_arbitration_isStuck8_8509 ),
    .O(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ )
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \VexRiscv/Mmux__zz_94_101  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [24]),
    .I1(\VexRiscv/execute_arbitration_isStuck_4674 ),
    .I2(\VexRiscv/decode_arbitration_isStuck9_8510 ),
    .I3(\VexRiscv/decode_arbitration_isStuck8_8509 ),
    .I4(\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [24]),
    .O(\VexRiscv/_zz_94_ [24])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \VexRiscv/Mmux__zz_94_91  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [23]),
    .I1(\VexRiscv/execute_arbitration_isStuck_4674 ),
    .I2(\VexRiscv/decode_arbitration_isStuck9_8510 ),
    .I3(\VexRiscv/decode_arbitration_isStuck8_8509 ),
    .I4(\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [23]),
    .O(\VexRiscv/_zz_94_ [23])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \VexRiscv/Mmux__zz_94_81  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [22]),
    .I1(\VexRiscv/execute_arbitration_isStuck_4674 ),
    .I2(\VexRiscv/decode_arbitration_isStuck9_8510 ),
    .I3(\VexRiscv/decode_arbitration_isStuck8_8509 ),
    .I4(\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [22]),
    .O(\VexRiscv/_zz_94_ [22])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \VexRiscv/Mmux__zz_94_71  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [21]),
    .I1(\VexRiscv/execute_arbitration_isStuck_4674 ),
    .I2(\VexRiscv/decode_arbitration_isStuck9_8510 ),
    .I3(\VexRiscv/decode_arbitration_isStuck8_8509 ),
    .I4(\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [21]),
    .O(\VexRiscv/_zz_94_ [21])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \VexRiscv/Mmux__zz_94_61  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [20]),
    .I1(\VexRiscv/execute_arbitration_isStuck_4674 ),
    .I2(\VexRiscv/decode_arbitration_isStuck9_8510 ),
    .I3(\VexRiscv/decode_arbitration_isStuck8_8509 ),
    .I4(\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [20]),
    .O(\VexRiscv/_zz_94_ [20])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \VexRiscv/Mmux__zz_94_51  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [19]),
    .I1(\VexRiscv/execute_arbitration_isStuck_4674 ),
    .I2(\VexRiscv/decode_arbitration_isStuck9_8510 ),
    .I3(\VexRiscv/decode_arbitration_isStuck8_8509 ),
    .I4(\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [19]),
    .O(\VexRiscv/_zz_94_ [19])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \VexRiscv/Mmux__zz_94_41  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [18]),
    .I1(\VexRiscv/execute_arbitration_isStuck_4674 ),
    .I2(\VexRiscv/decode_arbitration_isStuck9_8510 ),
    .I3(\VexRiscv/decode_arbitration_isStuck8_8509 ),
    .I4(\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [18]),
    .O(\VexRiscv/_zz_94_ [18])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \VexRiscv/Mmux__zz_94_31  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [17]),
    .I1(\VexRiscv/execute_arbitration_isStuck_4674 ),
    .I2(\VexRiscv/decode_arbitration_isStuck9_8510 ),
    .I3(\VexRiscv/decode_arbitration_isStuck8_8509 ),
    .I4(\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [17]),
    .O(\VexRiscv/_zz_94_ [17])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \VexRiscv/Mmux__zz_94_21  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [16]),
    .I1(\VexRiscv/execute_arbitration_isStuck_4674 ),
    .I2(\VexRiscv/decode_arbitration_isStuck9_8510 ),
    .I3(\VexRiscv/decode_arbitration_isStuck8_8509 ),
    .I4(\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [16]),
    .O(\VexRiscv/_zz_94_ [16])
  );
  LUT5 #(
    .INIT ( 32'hAAABAAA8 ))
  \VexRiscv/Mmux__zz_94_11  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [15]),
    .I1(\VexRiscv/execute_arbitration_isStuck_4674 ),
    .I2(\VexRiscv/decode_arbitration_isStuck9_8510 ),
    .I3(\VexRiscv/decode_arbitration_isStuck8_8509 ),
    .I4(\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [15]),
    .O(\VexRiscv/_zz_94_ [15])
  );
  LUT6 #(
    .INIT ( 64'hEFEEFFFE01001110 ))
  \VexRiscv/Sh80_SW0  (
    .I0(\VexRiscv/_zz_167_ [3]),
    .I1(\VexRiscv/_zz_167_ [1]),
    .I2(\VexRiscv/_zz_167_ [0]),
    .I3(\VexRiscv/execute_FullBarrelShifterPlugin_reversed [30]),
    .I4(N114),
    .I5(\VexRiscv/Sh32 ),
    .O(N108)
  );
  LUT6 #(
    .INIT ( 64'hFFFF002000200020 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT66_SW0  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT64_8482 ),
    .I3(\basesoc_interface_adr[4] ),
    .I4(dna_status[37]),
    .I5(_n6801),
    .O(N3461)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFEEE ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT66  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT612 ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT62 ),
    .I2(_n67952),
    .I3(dna_status[53]),
    .I4(N3461),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT65_8483 )
  );
  LUT6 #(
    .INIT ( 64'h4C5C4F5FECFCEFFF ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<11>_SW0  (
    .I0(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_6792 ),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [7]),
    .I5(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .O(N3481)
  );
  LUT4 #(
    .INIT ( 16'hBA10 ))
  _n5426_inv1 (
    .I0(basesoc_uart_phy_tx_busy_1641),
    .I1(basesoc_uart_phy_sink_ready_648),
    .I2(basesoc_uart_tx_fifo_readable_1645),
    .I3(basesoc_uart_phy_uart_clk_txen_681),
    .O(_n5426_inv)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable1 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable)
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable1 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable)
  );
  LUT5 #(
    .INIT ( 32'h54441000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT423  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT2111 ),
    .I1(_n6849),
    .I2(_n6852),
    .I3(basesoc_sdram_phaseinjector1_wrdata_storage_full_19_1775),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_27_1767),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT422_8250 )
  );
  LUT5 #(
    .INIT ( 32'h54441000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT323  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT2111 ),
    .I1(_n6849),
    .I2(_n6852),
    .I3(basesoc_sdram_phaseinjector1_wrdata_storage_full_18_1776),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_26_1768),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT322_8263 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src1231  (
    .I0(\VexRiscv/decode_to_execute_PC [2]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [2]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [2])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src1261  (
    .I0(\VexRiscv/decode_to_execute_PC [3]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [3]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [3])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src1271  (
    .I0(\VexRiscv/decode_to_execute_PC [4]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [4]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [4])
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable1 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/dataCache_1_/Mmux_dataWriteCmd_payload_address21  (
    .I0(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [3]),
    .I1(\VexRiscv/dataCache_1_/loader_valid_7944 ),
    .I2(\VexRiscv/_zz_220__7409 ),
    .I3(\VexRiscv/dataCache_1_/loader_counter_value [1]),
    .O(\VexRiscv/dataCache_1_/dataWriteCmd_payload_address [1])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src141  (
    .I0(\VexRiscv/decode_to_execute_PC [12]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [12]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [12])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src151  (
    .I0(\VexRiscv/decode_to_execute_PC [13]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [13]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [13])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src161  (
    .I0(\VexRiscv/decode_to_execute_PC [14]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [14]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [14])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src171  (
    .I0(\VexRiscv/decode_to_execute_PC [15]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [15]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [15])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src181  (
    .I0(\VexRiscv/decode_to_execute_PC [16]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [16]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [16])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src191  (
    .I0(\VexRiscv/decode_to_execute_PC [17]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [17]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [17])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src1101  (
    .I0(\VexRiscv/decode_to_execute_PC [18]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [18]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [18])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/dataCache_1_/Mmux_dataWriteCmd_payload_address11  (
    .I0(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [2]),
    .I1(\VexRiscv/dataCache_1_/loader_valid_7944 ),
    .I2(\VexRiscv/_zz_220__7409 ),
    .I3(\VexRiscv/dataCache_1_/loader_counter_value [0]),
    .O(\VexRiscv/dataCache_1_/dataWriteCmd_payload_address [0])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src1111  (
    .I0(\VexRiscv/decode_to_execute_PC [19]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [19]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [19])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/dataCache_1_/Mmux_dataWriteCmd_payload_address31  (
    .I0(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [4]),
    .I1(\VexRiscv/dataCache_1_/loader_valid_7944 ),
    .I2(\VexRiscv/_zz_220__7409 ),
    .I3(\VexRiscv/dataCache_1_/loader_counter_value [2]),
    .O(\VexRiscv/dataCache_1_/dataWriteCmd_payload_address [2])
  );
  LUT6 #(
    .INIT ( 64'h0010001000000010 ))
  \bankmachine0_state_FSM_FFd2-In1  (
    .I0(bankmachine0_state_FSM_FFd2_970),
    .I1(bankmachine0_state_FSM_FFd3_971),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1234),
    .I3(refresher_state_FSM_FFd2_967),
    .I4(refresher_state_FSM_FFd1_968),
    .I5(basesoc_sdram_generator_done_846),
    .O(\bankmachine0_state_FSM_FFd2-In1_8353 )
  );
  LUT6 #(
    .INIT ( 64'h0010001000000010 ))
  \bankmachine1_state_FSM_FFd2-In1  (
    .I0(bankmachine1_state_FSM_FFd2_973),
    .I1(bankmachine1_state_FSM_FFd3_974),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1277),
    .I3(refresher_state_FSM_FFd2_967),
    .I4(refresher_state_FSM_FFd1_968),
    .I5(basesoc_sdram_generator_done_846),
    .O(\bankmachine1_state_FSM_FFd2-In1_8355 )
  );
  LUT6 #(
    .INIT ( 64'h0010001000000010 ))
  \bankmachine2_state_FSM_FFd2-In1  (
    .I0(bankmachine2_state_FSM_FFd2_976),
    .I1(bankmachine2_state_FSM_FFd3_977),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1320),
    .I3(refresher_state_FSM_FFd2_967),
    .I4(refresher_state_FSM_FFd1_968),
    .I5(basesoc_sdram_generator_done_846),
    .O(\bankmachine2_state_FSM_FFd2-In1_8357 )
  );
  LUT6 #(
    .INIT ( 64'h0010001000000010 ))
  \bankmachine3_state_FSM_FFd2-In1  (
    .I0(bankmachine3_state_FSM_FFd2_979),
    .I1(bankmachine3_state_FSM_FFd3_980),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1363),
    .I3(refresher_state_FSM_FFd2_967),
    .I4(refresher_state_FSM_FFd1_968),
    .I5(basesoc_sdram_generator_done_846),
    .O(\bankmachine3_state_FSM_FFd2-In1_8359 )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/dataCache_1_/mux6311  (
    .I0(\VexRiscv/dataCache_1_/stageB_request_data [9]),
    .I1(\VexRiscv/dataCache_1_/loader_valid_7944 ),
    .I2(\VexRiscv/_zz_220__7409 ),
    .I3(\VexRiscv/iBusWishbone_DAT_MISO_regNext [9]),
    .O(\VexRiscv/dataCache_1_/dataWriteCmd_payload_data [9])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/dataCache_1_/mux6211  (
    .I0(\VexRiscv/dataCache_1_/stageB_request_data [8]),
    .I1(\VexRiscv/dataCache_1_/loader_valid_7944 ),
    .I2(\VexRiscv/_zz_220__7409 ),
    .I3(\VexRiscv/iBusWishbone_DAT_MISO_regNext [8]),
    .O(\VexRiscv/dataCache_1_/dataWriteCmd_payload_data [8])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/dataCache_1_/mux61111  (
    .I0(\VexRiscv/dataCache_1_/stageB_request_data [7]),
    .I1(\VexRiscv/dataCache_1_/loader_valid_7944 ),
    .I2(\VexRiscv/_zz_220__7409 ),
    .I3(\VexRiscv/iBusWishbone_DAT_MISO_regNext [7]),
    .O(\VexRiscv/dataCache_1_/dataWriteCmd_payload_data [7])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/dataCache_1_/mux6011  (
    .I0(\VexRiscv/dataCache_1_/stageB_request_data [6]),
    .I1(\VexRiscv/dataCache_1_/loader_valid_7944 ),
    .I2(\VexRiscv/_zz_220__7409 ),
    .I3(\VexRiscv/iBusWishbone_DAT_MISO_regNext [6]),
    .O(\VexRiscv/dataCache_1_/dataWriteCmd_payload_data [6])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/dataCache_1_/mux5911  (
    .I0(\VexRiscv/dataCache_1_/stageB_request_data [5]),
    .I1(\VexRiscv/dataCache_1_/loader_valid_7944 ),
    .I2(\VexRiscv/_zz_220__7409 ),
    .I3(\VexRiscv/iBusWishbone_DAT_MISO_regNext [5]),
    .O(\VexRiscv/dataCache_1_/dataWriteCmd_payload_data [5])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/dataCache_1_/mux5811  (
    .I0(\VexRiscv/dataCache_1_/stageB_request_data [4]),
    .I1(\VexRiscv/dataCache_1_/loader_valid_7944 ),
    .I2(\VexRiscv/_zz_220__7409 ),
    .I3(\VexRiscv/iBusWishbone_DAT_MISO_regNext [4]),
    .O(\VexRiscv/dataCache_1_/dataWriteCmd_payload_data [4])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/dataCache_1_/mux5711  (
    .I0(\VexRiscv/dataCache_1_/stageB_request_data [3]),
    .I1(\VexRiscv/dataCache_1_/loader_valid_7944 ),
    .I2(\VexRiscv/_zz_220__7409 ),
    .I3(\VexRiscv/iBusWishbone_DAT_MISO_regNext [3]),
    .O(\VexRiscv/dataCache_1_/dataWriteCmd_payload_data [3])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/dataCache_1_/mux5611  (
    .I0(\VexRiscv/dataCache_1_/stageB_request_data [31]),
    .I1(\VexRiscv/dataCache_1_/loader_valid_7944 ),
    .I2(\VexRiscv/_zz_220__7409 ),
    .I3(\VexRiscv/iBusWishbone_DAT_MISO_regNext [31]),
    .O(\VexRiscv/dataCache_1_/dataWriteCmd_payload_data [31])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/dataCache_1_/mux5511  (
    .I0(\VexRiscv/dataCache_1_/stageB_request_data [30]),
    .I1(\VexRiscv/dataCache_1_/loader_valid_7944 ),
    .I2(\VexRiscv/_zz_220__7409 ),
    .I3(\VexRiscv/iBusWishbone_DAT_MISO_regNext [30]),
    .O(\VexRiscv/dataCache_1_/dataWriteCmd_payload_data [30])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/dataCache_1_/mux5411  (
    .I0(\VexRiscv/dataCache_1_/stageB_request_data [2]),
    .I1(\VexRiscv/dataCache_1_/loader_valid_7944 ),
    .I2(\VexRiscv/_zz_220__7409 ),
    .I3(\VexRiscv/iBusWishbone_DAT_MISO_regNext [2]),
    .O(\VexRiscv/dataCache_1_/dataWriteCmd_payload_data [2])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/dataCache_1_/mux5311  (
    .I0(\VexRiscv/dataCache_1_/stageB_request_data [29]),
    .I1(\VexRiscv/dataCache_1_/loader_valid_7944 ),
    .I2(\VexRiscv/_zz_220__7409 ),
    .I3(\VexRiscv/iBusWishbone_DAT_MISO_regNext [29]),
    .O(\VexRiscv/dataCache_1_/dataWriteCmd_payload_data [29])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/dataCache_1_/mux5211  (
    .I0(\VexRiscv/dataCache_1_/stageB_request_data [28]),
    .I1(\VexRiscv/dataCache_1_/loader_valid_7944 ),
    .I2(\VexRiscv/_zz_220__7409 ),
    .I3(\VexRiscv/iBusWishbone_DAT_MISO_regNext [28]),
    .O(\VexRiscv/dataCache_1_/dataWriteCmd_payload_data [28])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/dataCache_1_/mux51111  (
    .I0(\VexRiscv/dataCache_1_/stageB_request_data [27]),
    .I1(\VexRiscv/dataCache_1_/loader_valid_7944 ),
    .I2(\VexRiscv/_zz_220__7409 ),
    .I3(\VexRiscv/iBusWishbone_DAT_MISO_regNext [27]),
    .O(\VexRiscv/dataCache_1_/dataWriteCmd_payload_data [27])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/dataCache_1_/mux5011  (
    .I0(\VexRiscv/dataCache_1_/stageB_request_data [26]),
    .I1(\VexRiscv/dataCache_1_/loader_valid_7944 ),
    .I2(\VexRiscv/_zz_220__7409 ),
    .I3(\VexRiscv/iBusWishbone_DAT_MISO_regNext [26]),
    .O(\VexRiscv/dataCache_1_/dataWriteCmd_payload_data [26])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/dataCache_1_/mux4911  (
    .I0(\VexRiscv/dataCache_1_/stageB_request_data [25]),
    .I1(\VexRiscv/dataCache_1_/loader_valid_7944 ),
    .I2(\VexRiscv/_zz_220__7409 ),
    .I3(\VexRiscv/iBusWishbone_DAT_MISO_regNext [25]),
    .O(\VexRiscv/dataCache_1_/dataWriteCmd_payload_data [25])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/dataCache_1_/mux4811  (
    .I0(\VexRiscv/dataCache_1_/stageB_request_data [24]),
    .I1(\VexRiscv/dataCache_1_/loader_valid_7944 ),
    .I2(\VexRiscv/_zz_220__7409 ),
    .I3(\VexRiscv/iBusWishbone_DAT_MISO_regNext [24]),
    .O(\VexRiscv/dataCache_1_/dataWriteCmd_payload_data [24])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/dataCache_1_/mux4711  (
    .I0(\VexRiscv/dataCache_1_/stageB_request_data [23]),
    .I1(\VexRiscv/dataCache_1_/loader_valid_7944 ),
    .I2(\VexRiscv/_zz_220__7409 ),
    .I3(\VexRiscv/iBusWishbone_DAT_MISO_regNext [23]),
    .O(\VexRiscv/dataCache_1_/dataWriteCmd_payload_data [23])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/dataCache_1_/mux4611  (
    .I0(\VexRiscv/dataCache_1_/stageB_request_data [22]),
    .I1(\VexRiscv/dataCache_1_/loader_valid_7944 ),
    .I2(\VexRiscv/_zz_220__7409 ),
    .I3(\VexRiscv/iBusWishbone_DAT_MISO_regNext [22]),
    .O(\VexRiscv/dataCache_1_/dataWriteCmd_payload_data [22])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/dataCache_1_/mux4511  (
    .I0(\VexRiscv/dataCache_1_/stageB_request_data [21]),
    .I1(\VexRiscv/dataCache_1_/loader_valid_7944 ),
    .I2(\VexRiscv/_zz_220__7409 ),
    .I3(\VexRiscv/iBusWishbone_DAT_MISO_regNext [21]),
    .O(\VexRiscv/dataCache_1_/dataWriteCmd_payload_data [21])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/dataCache_1_/mux4411  (
    .I0(\VexRiscv/dataCache_1_/stageB_request_data [20]),
    .I1(\VexRiscv/dataCache_1_/loader_valid_7944 ),
    .I2(\VexRiscv/_zz_220__7409 ),
    .I3(\VexRiscv/iBusWishbone_DAT_MISO_regNext [20]),
    .O(\VexRiscv/dataCache_1_/dataWriteCmd_payload_data [20])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/dataCache_1_/mux4311  (
    .I0(\VexRiscv/dataCache_1_/stageB_request_data [1]),
    .I1(\VexRiscv/dataCache_1_/loader_valid_7944 ),
    .I2(\VexRiscv/_zz_220__7409 ),
    .I3(\VexRiscv/iBusWishbone_DAT_MISO_regNext [1]),
    .O(\VexRiscv/dataCache_1_/dataWriteCmd_payload_data [1])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/dataCache_1_/mux4211  (
    .I0(\VexRiscv/dataCache_1_/stageB_request_data [19]),
    .I1(\VexRiscv/dataCache_1_/loader_valid_7944 ),
    .I2(\VexRiscv/_zz_220__7409 ),
    .I3(\VexRiscv/iBusWishbone_DAT_MISO_regNext [19]),
    .O(\VexRiscv/dataCache_1_/dataWriteCmd_payload_data [19])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/dataCache_1_/mux41111  (
    .I0(\VexRiscv/dataCache_1_/stageB_request_data [18]),
    .I1(\VexRiscv/dataCache_1_/loader_valid_7944 ),
    .I2(\VexRiscv/_zz_220__7409 ),
    .I3(\VexRiscv/iBusWishbone_DAT_MISO_regNext [18]),
    .O(\VexRiscv/dataCache_1_/dataWriteCmd_payload_data [18])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/dataCache_1_/mux4011  (
    .I0(\VexRiscv/dataCache_1_/stageB_request_data [17]),
    .I1(\VexRiscv/dataCache_1_/loader_valid_7944 ),
    .I2(\VexRiscv/_zz_220__7409 ),
    .I3(\VexRiscv/iBusWishbone_DAT_MISO_regNext [17]),
    .O(\VexRiscv/dataCache_1_/dataWriteCmd_payload_data [17])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/dataCache_1_/mux3911  (
    .I0(\VexRiscv/dataCache_1_/stageB_request_data [16]),
    .I1(\VexRiscv/dataCache_1_/loader_valid_7944 ),
    .I2(\VexRiscv/_zz_220__7409 ),
    .I3(\VexRiscv/iBusWishbone_DAT_MISO_regNext [16]),
    .O(\VexRiscv/dataCache_1_/dataWriteCmd_payload_data [16])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/dataCache_1_/mux3811  (
    .I0(\VexRiscv/dataCache_1_/stageB_request_data [15]),
    .I1(\VexRiscv/dataCache_1_/loader_valid_7944 ),
    .I2(\VexRiscv/_zz_220__7409 ),
    .I3(\VexRiscv/iBusWishbone_DAT_MISO_regNext [15]),
    .O(\VexRiscv/dataCache_1_/dataWriteCmd_payload_data [15])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/dataCache_1_/mux3711  (
    .I0(\VexRiscv/dataCache_1_/stageB_request_data [14]),
    .I1(\VexRiscv/dataCache_1_/loader_valid_7944 ),
    .I2(\VexRiscv/_zz_220__7409 ),
    .I3(\VexRiscv/iBusWishbone_DAT_MISO_regNext [14]),
    .O(\VexRiscv/dataCache_1_/dataWriteCmd_payload_data [14])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/dataCache_1_/mux3611  (
    .I0(\VexRiscv/dataCache_1_/stageB_request_data [13]),
    .I1(\VexRiscv/dataCache_1_/loader_valid_7944 ),
    .I2(\VexRiscv/_zz_220__7409 ),
    .I3(\VexRiscv/iBusWishbone_DAT_MISO_regNext [13]),
    .O(\VexRiscv/dataCache_1_/dataWriteCmd_payload_data [13])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/dataCache_1_/mux3511  (
    .I0(\VexRiscv/dataCache_1_/stageB_request_data [12]),
    .I1(\VexRiscv/dataCache_1_/loader_valid_7944 ),
    .I2(\VexRiscv/_zz_220__7409 ),
    .I3(\VexRiscv/iBusWishbone_DAT_MISO_regNext [12]),
    .O(\VexRiscv/dataCache_1_/dataWriteCmd_payload_data [12])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/dataCache_1_/mux3311  (
    .I0(\VexRiscv/dataCache_1_/stageB_request_data [10]),
    .I1(\VexRiscv/dataCache_1_/loader_valid_7944 ),
    .I2(\VexRiscv/_zz_220__7409 ),
    .I3(\VexRiscv/iBusWishbone_DAT_MISO_regNext [10]),
    .O(\VexRiscv/dataCache_1_/dataWriteCmd_payload_data [10])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/dataCache_1_/mux3211  (
    .I0(\VexRiscv/dataCache_1_/stageB_request_data [0]),
    .I1(\VexRiscv/dataCache_1_/loader_valid_7944 ),
    .I2(\VexRiscv/_zz_220__7409 ),
    .I3(\VexRiscv/iBusWishbone_DAT_MISO_regNext [0]),
    .O(\VexRiscv/dataCache_1_/dataWriteCmd_payload_data [0])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/dataCache_1_/mux3411  (
    .I0(\VexRiscv/dataCache_1_/stageB_request_data [11]),
    .I1(\VexRiscv/dataCache_1_/loader_valid_7944 ),
    .I2(\VexRiscv/_zz_220__7409 ),
    .I3(\VexRiscv/iBusWishbone_DAT_MISO_regNext [11]),
    .O(\VexRiscv/dataCache_1_/dataWriteCmd_payload_data [11])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_spiflash_sr[30]_mux_1128_OUT11  (
    .I0(spiflash_sr[0]),
    .I1(spiflash_clk1_1152),
    .I2(basesoc_sdram_bandwidth_period_756),
    .I3(spiflash_miso1_28),
    .O(\spiflash_sr[31]_spiflash_sr[30]_mux_1128_OUT<0> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_spiflash_sr[30]_mux_1128_OUT21  (
    .I0(spiflash_sr[1]),
    .I1(spiflash_clk1_1152),
    .I2(basesoc_sdram_bandwidth_period_756),
    .I3(spiflash_sr[0]),
    .O(\spiflash_sr[31]_spiflash_sr[30]_mux_1128_OUT<1> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_spiflash_sr[30]_mux_1128_OUT31  (
    .I0(spiflash_sr[2]),
    .I1(spiflash_clk1_1152),
    .I2(basesoc_sdram_bandwidth_period_756),
    .I3(spiflash_sr[1]),
    .O(\spiflash_sr[31]_spiflash_sr[30]_mux_1128_OUT<2> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_spiflash_sr[30]_mux_1128_OUT41  (
    .I0(spiflash_sr[3]),
    .I1(spiflash_clk1_1152),
    .I2(basesoc_sdram_bandwidth_period_756),
    .I3(spiflash_sr[2]),
    .O(\spiflash_sr[31]_spiflash_sr[30]_mux_1128_OUT<3> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_spiflash_sr[30]_mux_1128_OUT51  (
    .I0(spiflash_sr[4]),
    .I1(spiflash_clk1_1152),
    .I2(basesoc_sdram_bandwidth_period_756),
    .I3(spiflash_sr[3]),
    .O(\spiflash_sr[31]_spiflash_sr[30]_mux_1128_OUT<4> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_spiflash_sr[30]_mux_1128_OUT61  (
    .I0(spiflash_sr[5]),
    .I1(spiflash_clk1_1152),
    .I2(basesoc_sdram_bandwidth_period_756),
    .I3(spiflash_sr[4]),
    .O(\spiflash_sr[31]_spiflash_sr[30]_mux_1128_OUT<5> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_spiflash_sr[30]_mux_1128_OUT71  (
    .I0(spiflash_sr[6]),
    .I1(spiflash_clk1_1152),
    .I2(basesoc_sdram_bandwidth_period_756),
    .I3(spiflash_sr[5]),
    .O(\spiflash_sr[31]_spiflash_sr[30]_mux_1128_OUT<6> )
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \Mmux_spiflash_sr[31]_spiflash_sr[30]_mux_1128_OUT81  (
    .I0(spiflash_sr[7]),
    .I1(spiflash_clk1_1152),
    .I2(basesoc_sdram_bandwidth_period_756),
    .I3(spiflash_sr[6]),
    .O(\spiflash_sr[31]_spiflash_sr[30]_mux_1128_OUT<7> )
  );
  LUT4 #(
    .INIT ( 16'h5545 ))
  \Mcount_basesoc_uart_phy_tx_bitcount_xor<0>11  (
    .I0(basesoc_uart_phy_tx_bitcount[0]),
    .I1(basesoc_uart_phy_sink_ready_648),
    .I2(basesoc_uart_tx_fifo_readable_1645),
    .I3(basesoc_uart_phy_tx_busy_1641),
    .O(Mcount_basesoc_uart_phy_tx_bitcount)
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  \Mmux_basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1060_OUT81  (
    .I0(memdat_1[7]),
    .I1(basesoc_uart_phy_sink_ready_648),
    .I2(basesoc_uart_tx_fifo_readable_1645),
    .I3(basesoc_uart_phy_tx_busy_1641),
    .O(\basesoc_uart_phy_tx_reg[7]_basesoc_uart_phy_sink_payload_data[7]_mux_1060_OUT<7> )
  );
  LUT5 #(
    .INIT ( 32'h8888888D ))
  \VexRiscv/Mmux_dataCache_1__io_mem_cmd_s2mPipe_payload_length31  (
    .I0(\VexRiscv/_zz_129__6637 ),
    .I1(\VexRiscv/_zz_134_ [2]),
    .I2(\VexRiscv/dataCache_1_/stageB_waysHits_0_7977 ),
    .I3(\VexRiscv/dataCache_1_/stageB_mmuRsp_isIoAccess_8013 ),
    .I4(\VexRiscv/memory_to_writeBack_MEMORY_WR_7485 ),
    .O(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_length [2])
  );
  LUT6 #(
    .INIT ( 64'hFFDDEECCFCDCECCC ))
  \VexRiscv/dataCache_1_/Sh31  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_6680 ),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/_zz_162_ [1]),
    .I4(\VexRiscv/_zz_313_ [1]),
    .I5(\VexRiscv/execute_SrcPlugin_addSub[0] ),
    .O(\VexRiscv/dataCache_1_/Sh3 )
  );
  LUT6 #(
    .INIT ( 64'h00A854FCFFDDEECC ))
  \VexRiscv/dataCache_1_/Sh21  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_6680 ),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/_zz_162_ [1]),
    .I4(\VexRiscv/_zz_313_ [1]),
    .I5(\VexRiscv/execute_SrcPlugin_addSub[0] ),
    .O(\VexRiscv/dataCache_1_/Sh2 )
  );
  LUT6 #(
    .INIT ( 64'h00AA55FF00A854FC ))
  \VexRiscv/dataCache_1_/Sh11  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_6680 ),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/_zz_162_ [1]),
    .I4(\VexRiscv/_zz_313_ [1]),
    .I5(\VexRiscv/execute_SrcPlugin_addSub[0] ),
    .O(\VexRiscv/dataCache_1_/Sh1_7880 )
  );
  LUT6 #(
    .INIT ( 64'hFFFEEFEE11100100 ))
  \VexRiscv/Sh901  (
    .I0(\VexRiscv/_zz_167_ [4]),
    .I1(\VexRiscv/_zz_167_ [3]),
    .I2(\VexRiscv/_zz_167_ [2]),
    .I3(\VexRiscv/Sh24 ),
    .I4(\VexRiscv/Sh28 ),
    .I5(\VexRiscv/Sh32 ),
    .O(\VexRiscv/Sh90 )
  );
  LUT6 #(
    .INIT ( 64'h4040114040404040 ))
  \VexRiscv/Mmux_memory_DivPlugin_div_counter_valueNext11  (
    .I0(\VexRiscv/memory_DivPlugin_div_counter_willOverflow_4625 ),
    .I1(\VexRiscv/memory_DivPlugin_div_counter_value [0]),
    .I2(\VexRiscv/dataCache_1__io_cpu_writeBack_haltIt ),
    .I3(\VexRiscv/execute_to_memory_IS_DIV_6783 ),
    .I4(\VexRiscv/memory_DivPlugin_div_done_7406 ),
    .I5(\VexRiscv/memory_arbitration_isValid_6598 ),
    .O(\VexRiscv/memory_DivPlugin_div_counter_valueNext [0])
  );
  LUT5 #(
    .INIT ( 32'h15400440 ))
  \VexRiscv/Mmux_memory_DivPlugin_div_counter_valueNext21  (
    .I0(\VexRiscv/memory_DivPlugin_div_counter_willOverflow_4625 ),
    .I1(\VexRiscv/memory_arbitration_haltItself ),
    .I2(\VexRiscv/memory_DivPlugin_div_counter_value [0]),
    .I3(\VexRiscv/memory_DivPlugin_div_counter_value [1]),
    .I4(\VexRiscv/dataCache_1__io_cpu_writeBack_haltIt ),
    .O(\VexRiscv/memory_DivPlugin_div_counter_valueNext [1])
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_xor<1>11  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .O(\Result<1>21 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_xor<1>11  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .O(\Result<1>15 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFAEAEFFAEAE ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT31  (
    .I0(\_n6876<5>1_FRB_4455 ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT121 ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\basesoc_interface_adr[4] ),
    .I4(_n683711_FRB_4399),
    .I5(\_n6825<5>1_4397 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT3 )
  );
  LUT3 #(
    .INIT ( 8'h69 ))
  \Mcount_basesoc_uart_rx_fifo_level0_xor<1>11  (
    .I0(basesoc_uart_rx_fifo_wrport_we),
    .I1(basesoc_uart_rx_fifo_level0[0]),
    .I2(basesoc_uart_rx_fifo_level0[1]),
    .O(\Result<1>7 )
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT705  (
    .I0(rhs_array_muxed32[4]),
    .I1(rhs_array_muxed32[5]),
    .I2(rhs_array_muxed32[3]),
    .I3(rhs_array_muxed32[0]),
    .I4(rhs_array_muxed32[2]),
    .I5(rhs_array_muxed32[1]),
    .O(N4221)
  );
  LUT6 #(
    .INIT ( 64'h0000000000100000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT21111  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\basesoc_interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT2111 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000001000 ))
  _n68521 (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\basesoc_interface_adr[0] ),
    .O(_n6852)
  );
  LUT5 #(
    .INIT ( 32'h000E0E00 ))
  \VexRiscv/Mmux_memory_DivPlugin_div_counter_valueNext51  (
    .I0(\VexRiscv/memory_arbitration_haltItself ),
    .I1(\VexRiscv/dataCache_1__io_cpu_writeBack_haltIt ),
    .I2(\VexRiscv/memory_DivPlugin_div_counter_willOverflow_4625 ),
    .I3(\VexRiscv/Madd_memory_DivPlugin_div_counter_value[5]__zz_349_[5]_add_695_OUT_cy<3> ),
    .I4(\VexRiscv/memory_DivPlugin_div_counter_value [4]),
    .O(\VexRiscv/memory_DivPlugin_div_counter_valueNext [4])
  );
  LUT6 #(
    .INIT ( 64'hFFDFFFDFFFDFFFFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT1821  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[5] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\basesoc_interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT182 )
  );
  LUT5 #(
    .INIT ( 32'hAA808080 ))
  litedramwishbone2native_state_basesoc_write_from_slave1 (
    .I0(cache_state_FSM_FFd1_987),
    .I1(litedramwishbone2native_state_FSM_FFd1),
    .I2(new_master_wdata_ready_877),
    .I3(litedramwishbone2native_state_FSM_FFd2_2148),
    .I4(new_master_rdata_valid5_883),
    .O(basesoc_write_from_slave)
  );
  LUT6 #(
    .INIT ( 64'h0140010000400000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT2121  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[4] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(\basesoc_interface_adr[2] ),
    .I5(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT212 )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  basesoc_sdram_max_time1_inv1 (
    .I0(basesoc_sdram_time1[3]),
    .I1(basesoc_sdram_time1[2]),
    .I2(basesoc_sdram_time1[1]),
    .I3(basesoc_sdram_time1[0]),
    .O(basesoc_sdram_max_time1_inv)
  );
  LUT6 #(
    .INIT ( 64'hAAAAEAAAAAAA2AAA ))
  \VexRiscv/Mmux__n473732  (
    .I0(\VexRiscv/memory_to_writeBack_PC [11]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I2(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o<11>2 ),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I5(\VexRiscv/execute_CsrPlugin_writeData [11]),
    .O(\VexRiscv/_n4737 [11])
  );
  LUT6 #(
    .INIT ( 64'hAAAAEAAAAAAA2AAA ))
  \VexRiscv/Mmux__n4737261  (
    .I0(\VexRiscv/memory_to_writeBack_PC [3]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I2(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o<11>2 ),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I5(\VexRiscv/execute_CsrPlugin_writeData [3]),
    .O(\VexRiscv/_n4737 [3])
  );
  LUT6 #(
    .INIT ( 64'h6E6E6E6E6E2A2A2A ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData181  (
    .I0(\VexRiscv/_zz_162_ [25]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/_zz_210_ [25]),
    .I4(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_23_o_equal_657_o ),
    .I5(\VexRiscv/_n8814<25>2_8521 ),
    .O(\VexRiscv/execute_CsrPlugin_writeData [25])
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  \basesoc_csrbankarray_csrbank3_sel<13>1  (
    .I0(rhs_array_muxed32[12]),
    .I1(rhs_array_muxed32[10]),
    .I2(rhs_array_muxed32[13]),
    .I3(rhs_array_muxed32[11]),
    .I4(rhs_array_muxed32[9]),
    .O(N4161)
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  _n683711 (
    .I0(rhs_array_muxed32[5]),
    .I1(rhs_array_muxed32[2]),
    .I2(rhs_array_muxed32[3]),
    .I3(rhs_array_muxed32[1]),
    .I4(rhs_array_muxed32[0]),
    .O(N4171)
  );
  LUT6 #(
    .INIT ( 64'h0000000100000000 ))
  _n68041 (
    .I0(rhs_array_muxed32[5]),
    .I1(rhs_array_muxed32[0]),
    .I2(rhs_array_muxed32[1]),
    .I3(rhs_array_muxed32[3]),
    .I4(rhs_array_muxed32[4]),
    .I5(rhs_array_muxed32[2]),
    .O(N5451)
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  \_n6825<5>11  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[5] ),
    .I4(\basesoc_interface_adr[0] ),
    .O(\_n6825<5>1_4397 )
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  _n68191 (
    .I0(basesoc_interface_adr_5_1_9617),
    .I1(basesoc_interface_adr_3_2_9616),
    .I2(basesoc_interface_adr_4_1_9615),
    .I3(basesoc_interface_adr_2_2_9614),
    .I4(basesoc_interface_adr_1_2_9613),
    .I5(basesoc_interface_adr_0_2_9612),
    .O(_n6819)
  );
  LUT5 #(
    .INIT ( 32'h08080800 ))
  \VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT1111  (
    .I0(\VexRiscv/execute_to_memory_IS_DIV_6783 ),
    .I1(\VexRiscv/memory_arbitration_isValid_6598 ),
    .I2(\VexRiscv/memory_DivPlugin_div_done_7406 ),
    .I3(\VexRiscv/dataCache_1__io_cpu_writeBack_haltIt ),
    .I4(\VexRiscv/memory_arbitration_haltItself ),
    .O(\VexRiscv/Mmux_memory_DivPlugin_rs1[32]__zz_209_[32]_mux_849_OUT111_4784 )
  );
  LUT6 #(
    .INIT ( 64'hFBEAEAEA51404040 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT221  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT2111 ),
    .I1(_n6849),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_25_1769),
    .I3(basesoc_sdram_phaseinjector1_wrdata_storage_full_17_1777),
    .I4(_n6852),
    .I5(basesoc_sdram_phaseinjector1_baddress_storage_full[1]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT22 )
  );
  LUT6 #(
    .INIT ( 64'hFBEAEAEA51404040 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT111  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT2111 ),
    .I1(_n6849),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_24_1770),
    .I3(basesoc_sdram_phaseinjector1_wrdata_storage_full_16_1778),
    .I4(_n6852),
    .I5(basesoc_sdram_phaseinjector1_baddress_storage_full[0]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT11 )
  );
  LUT6 #(
    .INIT ( 64'h0080008000000080 ))
  Mmux_basesoc_sdram_bankmachine2_cmd_valid1_SW0 (
    .I0(basesoc_sdram_bankmachine2_row_opened_1659),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_1321),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1320),
    .I3(refresher_state_FSM_FFd2_967),
    .I4(refresher_state_FSM_FFd1_968),
    .I5(basesoc_sdram_generator_done_846),
    .O(N7410)
  );
  LUT6 #(
    .INIT ( 64'h0080008000000080 ))
  Mmux_basesoc_sdram_bankmachine3_cmd_valid1_SW0 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1364),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1363),
    .I2(basesoc_sdram_bankmachine3_row_opened_1661),
    .I3(refresher_state_FSM_FFd2_967),
    .I4(refresher_state_FSM_FFd1_968),
    .I5(basesoc_sdram_generator_done_846),
    .O(N68)
  );
  LUT6 #(
    .INIT ( 64'h0080008000000080 ))
  Mmux_basesoc_sdram_bankmachine1_cmd_valid1_SW0 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1277),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_1278),
    .I2(basesoc_sdram_bankmachine1_row_opened_1657),
    .I3(refresher_state_FSM_FFd2_967),
    .I4(refresher_state_FSM_FFd1_968),
    .I5(basesoc_sdram_generator_done_846),
    .O(N70)
  );
  LUT6 #(
    .INIT ( 64'h0080008000000080 ))
  Mmux_basesoc_sdram_bankmachine0_cmd_valid1_SW0 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1234),
    .I1(basesoc_sdram_bankmachine0_row_opened_1655),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1235),
    .I3(refresher_state_FSM_FFd2_967),
    .I4(refresher_state_FSM_FFd1_968),
    .I5(basesoc_sdram_generator_done_846),
    .O(N72)
  );
  LUT4 #(
    .INIT ( 16'h6CCC ))
  \VexRiscv/Mmux_n2797121  (
    .I0(\VexRiscv/decode_to_execute_IS_DIV_6784 ),
    .I1(\VexRiscv/decode_to_execute_RS1 [1]),
    .I2(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_6787 ),
    .I3(\VexRiscv/decode_to_execute_RS1 [31]),
    .O(\VexRiscv/n2797 [1])
  );
  LUT4 #(
    .INIT ( 16'h6CCC ))
  \VexRiscv/Mmux_n2797231  (
    .I0(\VexRiscv/decode_to_execute_IS_DIV_6784 ),
    .I1(\VexRiscv/decode_to_execute_RS1 [2]),
    .I2(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_6787 ),
    .I3(\VexRiscv/decode_to_execute_RS1 [31]),
    .O(\VexRiscv/n2797 [2])
  );
  LUT6 #(
    .INIT ( 64'hFFFEEFEE11100100 ))
  \VexRiscv/Sh911  (
    .I0(\VexRiscv/_zz_167_ [4]),
    .I1(\VexRiscv/_zz_167_ [3]),
    .I2(\VexRiscv/_zz_167_ [2]),
    .I3(\VexRiscv/Sh25 ),
    .I4(\VexRiscv/Sh29 ),
    .I5(\VexRiscv/Sh32 ),
    .O(\VexRiscv/Sh91 )
  );
  LUT4 #(
    .INIT ( 16'h6CCC ))
  \VexRiscv/Mmux_n2797271  (
    .I0(\VexRiscv/decode_to_execute_IS_DIV_6784 ),
    .I1(\VexRiscv/decode_to_execute_RS1 [3]),
    .I2(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_6787 ),
    .I3(\VexRiscv/decode_to_execute_RS1 [31]),
    .O(\VexRiscv/n2797 [3])
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT1211  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT121 )
  );
  LUT4 #(
    .INIT ( 16'h6CCC ))
  \VexRiscv/Mmux_n2797281  (
    .I0(\VexRiscv/decode_to_execute_IS_DIV_6784 ),
    .I1(\VexRiscv/decode_to_execute_RS1 [4]),
    .I2(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_6787 ),
    .I3(\VexRiscv/decode_to_execute_RS1 [31]),
    .O(\VexRiscv/n2797 [4])
  );
  LUT4 #(
    .INIT ( 16'h6CCC ))
  \VexRiscv/Mmux_n2797291  (
    .I0(\VexRiscv/decode_to_execute_IS_DIV_6784 ),
    .I1(\VexRiscv/decode_to_execute_RS1 [5]),
    .I2(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_6787 ),
    .I3(\VexRiscv/decode_to_execute_RS1 [31]),
    .O(\VexRiscv/n2797 [5])
  );
  LUT4 #(
    .INIT ( 16'h6CCC ))
  \VexRiscv/Mmux_n2797301  (
    .I0(\VexRiscv/decode_to_execute_IS_DIV_6784 ),
    .I1(\VexRiscv/decode_to_execute_RS1 [6]),
    .I2(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_6787 ),
    .I3(\VexRiscv/decode_to_execute_RS1 [31]),
    .O(\VexRiscv/n2797 [6])
  );
  LUT4 #(
    .INIT ( 16'h6CCC ))
  \VexRiscv/Mmux_n2797311  (
    .I0(\VexRiscv/decode_to_execute_IS_DIV_6784 ),
    .I1(\VexRiscv/decode_to_execute_RS1 [7]),
    .I2(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_6787 ),
    .I3(\VexRiscv/decode_to_execute_RS1 [31]),
    .O(\VexRiscv/n2797 [7])
  );
  LUT4 #(
    .INIT ( 16'h6CCC ))
  \VexRiscv/Mmux_n2797321  (
    .I0(\VexRiscv/decode_to_execute_IS_DIV_6784 ),
    .I1(\VexRiscv/decode_to_execute_RS1 [8]),
    .I2(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_6787 ),
    .I3(\VexRiscv/decode_to_execute_RS1 [31]),
    .O(\VexRiscv/n2797 [8])
  );
  LUT4 #(
    .INIT ( 16'h6CCC ))
  \VexRiscv/Mmux_n2797331  (
    .I0(\VexRiscv/decode_to_execute_IS_DIV_6784 ),
    .I1(\VexRiscv/decode_to_execute_RS1 [9]),
    .I2(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_6787 ),
    .I3(\VexRiscv/decode_to_execute_RS1 [31]),
    .O(\VexRiscv/n2797 [9])
  );
  LUT4 #(
    .INIT ( 16'h6CCC ))
  \VexRiscv/Mmux_n279721  (
    .I0(\VexRiscv/decode_to_execute_IS_DIV_6784 ),
    .I1(\VexRiscv/decode_to_execute_RS1 [10]),
    .I2(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_6787 ),
    .I3(\VexRiscv/decode_to_execute_RS1 [31]),
    .O(\VexRiscv/n2797 [10])
  );
  LUT4 #(
    .INIT ( 16'h6CCC ))
  \VexRiscv/Mmux_n279731  (
    .I0(\VexRiscv/decode_to_execute_IS_DIV_6784 ),
    .I1(\VexRiscv/decode_to_execute_RS1 [11]),
    .I2(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_6787 ),
    .I3(\VexRiscv/decode_to_execute_RS1 [31]),
    .O(\VexRiscv/n2797 [11])
  );
  LUT4 #(
    .INIT ( 16'h6CCC ))
  \VexRiscv/Mmux_n279741  (
    .I0(\VexRiscv/decode_to_execute_IS_DIV_6784 ),
    .I1(\VexRiscv/decode_to_execute_RS1 [12]),
    .I2(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_6787 ),
    .I3(\VexRiscv/decode_to_execute_RS1 [31]),
    .O(\VexRiscv/n2797 [12])
  );
  LUT4 #(
    .INIT ( 16'h6CCC ))
  \VexRiscv/Mmux_n279751  (
    .I0(\VexRiscv/decode_to_execute_IS_DIV_6784 ),
    .I1(\VexRiscv/decode_to_execute_RS1 [13]),
    .I2(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_6787 ),
    .I3(\VexRiscv/decode_to_execute_RS1 [31]),
    .O(\VexRiscv/n2797 [13])
  );
  LUT4 #(
    .INIT ( 16'h6CCC ))
  \VexRiscv/Mmux_n279761  (
    .I0(\VexRiscv/decode_to_execute_IS_DIV_6784 ),
    .I1(\VexRiscv/decode_to_execute_RS1 [14]),
    .I2(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_6787 ),
    .I3(\VexRiscv/decode_to_execute_RS1 [31]),
    .O(\VexRiscv/n2797 [14])
  );
  LUT4 #(
    .INIT ( 16'h6CCC ))
  \VexRiscv/Mmux_n279771  (
    .I0(\VexRiscv/decode_to_execute_IS_DIV_6784 ),
    .I1(\VexRiscv/decode_to_execute_RS1 [15]),
    .I2(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_6787 ),
    .I3(\VexRiscv/decode_to_execute_RS1 [31]),
    .O(\VexRiscv/n2797 [15])
  );
  LUT4 #(
    .INIT ( 16'h6CCC ))
  \VexRiscv/Mmux_n279781  (
    .I0(\VexRiscv/decode_to_execute_IS_DIV_6784 ),
    .I1(\VexRiscv/decode_to_execute_RS1 [16]),
    .I2(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_6787 ),
    .I3(\VexRiscv/decode_to_execute_RS1 [31]),
    .O(\VexRiscv/n2797 [16])
  );
  LUT4 #(
    .INIT ( 16'h6CCC ))
  \VexRiscv/Mmux_n279791  (
    .I0(\VexRiscv/decode_to_execute_IS_DIV_6784 ),
    .I1(\VexRiscv/decode_to_execute_RS1 [17]),
    .I2(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_6787 ),
    .I3(\VexRiscv/decode_to_execute_RS1 [31]),
    .O(\VexRiscv/n2797 [17])
  );
  LUT4 #(
    .INIT ( 16'h6CCC ))
  \VexRiscv/Mmux_n2797101  (
    .I0(\VexRiscv/decode_to_execute_IS_DIV_6784 ),
    .I1(\VexRiscv/decode_to_execute_RS1 [18]),
    .I2(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_6787 ),
    .I3(\VexRiscv/decode_to_execute_RS1 [31]),
    .O(\VexRiscv/n2797 [18])
  );
  LUT4 #(
    .INIT ( 16'h6CCC ))
  \VexRiscv/Mmux_n2797111  (
    .I0(\VexRiscv/decode_to_execute_IS_DIV_6784 ),
    .I1(\VexRiscv/decode_to_execute_RS1 [19]),
    .I2(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_6787 ),
    .I3(\VexRiscv/decode_to_execute_RS1 [31]),
    .O(\VexRiscv/n2797 [19])
  );
  LUT4 #(
    .INIT ( 16'h6CCC ))
  \VexRiscv/Mmux_n2797131  (
    .I0(\VexRiscv/decode_to_execute_IS_DIV_6784 ),
    .I1(\VexRiscv/decode_to_execute_RS1 [20]),
    .I2(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_6787 ),
    .I3(\VexRiscv/decode_to_execute_RS1 [31]),
    .O(\VexRiscv/n2797 [20])
  );
  LUT4 #(
    .INIT ( 16'h6CCC ))
  \VexRiscv/Mmux_n2797141  (
    .I0(\VexRiscv/decode_to_execute_IS_DIV_6784 ),
    .I1(\VexRiscv/decode_to_execute_RS1 [21]),
    .I2(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_6787 ),
    .I3(\VexRiscv/decode_to_execute_RS1 [31]),
    .O(\VexRiscv/n2797 [21])
  );
  LUT4 #(
    .INIT ( 16'h6CCC ))
  \VexRiscv/Mmux_n2797151  (
    .I0(\VexRiscv/decode_to_execute_IS_DIV_6784 ),
    .I1(\VexRiscv/decode_to_execute_RS1 [22]),
    .I2(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_6787 ),
    .I3(\VexRiscv/decode_to_execute_RS1 [31]),
    .O(\VexRiscv/n2797 [22])
  );
  LUT4 #(
    .INIT ( 16'h6CCC ))
  \VexRiscv/Mmux_n2797161  (
    .I0(\VexRiscv/decode_to_execute_IS_DIV_6784 ),
    .I1(\VexRiscv/decode_to_execute_RS1 [23]),
    .I2(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_6787 ),
    .I3(\VexRiscv/decode_to_execute_RS1 [31]),
    .O(\VexRiscv/n2797 [23])
  );
  LUT4 #(
    .INIT ( 16'h6CCC ))
  \VexRiscv/Mmux_n2797171  (
    .I0(\VexRiscv/decode_to_execute_IS_DIV_6784 ),
    .I1(\VexRiscv/decode_to_execute_RS1 [24]),
    .I2(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_6787 ),
    .I3(\VexRiscv/decode_to_execute_RS1 [31]),
    .O(\VexRiscv/n2797 [24])
  );
  LUT4 #(
    .INIT ( 16'h6CCC ))
  \VexRiscv/Mmux_n2797181  (
    .I0(\VexRiscv/decode_to_execute_IS_DIV_6784 ),
    .I1(\VexRiscv/decode_to_execute_RS1 [25]),
    .I2(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_6787 ),
    .I3(\VexRiscv/decode_to_execute_RS1 [31]),
    .O(\VexRiscv/n2797 [25])
  );
  LUT4 #(
    .INIT ( 16'h6CCC ))
  \VexRiscv/Mmux_n2797191  (
    .I0(\VexRiscv/decode_to_execute_IS_DIV_6784 ),
    .I1(\VexRiscv/decode_to_execute_RS1 [26]),
    .I2(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_6787 ),
    .I3(\VexRiscv/decode_to_execute_RS1 [31]),
    .O(\VexRiscv/n2797 [26])
  );
  LUT4 #(
    .INIT ( 16'h6CCC ))
  \VexRiscv/Mmux_n2797201  (
    .I0(\VexRiscv/decode_to_execute_IS_DIV_6784 ),
    .I1(\VexRiscv/decode_to_execute_RS1 [27]),
    .I2(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_6787 ),
    .I3(\VexRiscv/decode_to_execute_RS1 [31]),
    .O(\VexRiscv/n2797 [27])
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  _n67921 (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[0] ),
    .I5(\basesoc_interface_adr[2] ),
    .O(_n6792)
  );
  LUT4 #(
    .INIT ( 16'h6CCC ))
  \VexRiscv/Mmux_n2797211  (
    .I0(\VexRiscv/decode_to_execute_IS_DIV_6784 ),
    .I1(\VexRiscv/decode_to_execute_RS1 [28]),
    .I2(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_6787 ),
    .I3(\VexRiscv/decode_to_execute_RS1 [31]),
    .O(\VexRiscv/n2797 [28])
  );
  LUT4 #(
    .INIT ( 16'h6CCC ))
  \VexRiscv/Mmux_n2797221  (
    .I0(\VexRiscv/decode_to_execute_IS_DIV_6784 ),
    .I1(\VexRiscv/decode_to_execute_RS1 [29]),
    .I2(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_6787 ),
    .I3(\VexRiscv/decode_to_execute_RS1 [31]),
    .O(\VexRiscv/n2797 [29])
  );
  LUT4 #(
    .INIT ( 16'h6CCC ))
  \VexRiscv/Mmux_n2797241  (
    .I0(\VexRiscv/decode_to_execute_IS_DIV_6784 ),
    .I1(\VexRiscv/decode_to_execute_RS1 [30]),
    .I2(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_6787 ),
    .I3(\VexRiscv/decode_to_execute_RS1 [31]),
    .O(\VexRiscv/n2797 [30])
  );
  LUT5 #(
    .INIT ( 32'h00000001 ))
  \basesoc_csrbankarray_csrbank1_sel<13>1  (
    .I0(\basesoc_interface_adr[10] ),
    .I1(\basesoc_interface_adr[12] ),
    .I2(\basesoc_interface_adr[13] ),
    .I3(\basesoc_interface_adr[11] ),
    .I4(\basesoc_interface_adr[9] ),
    .O(basesoc_csrbankarray_csrbank1_sel)
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT24  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[3] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT23_8493 )
  );
  LUT4 #(
    .INIT ( 16'h4404 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT84  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT83_8463 )
  );
  LUT3 #(
    .INIT ( 8'h51 ))
  basesoc_uart_tx_fifo_do_read1 (
    .I0(n0053),
    .I1(basesoc_uart_tx_fifo_readable_1645),
    .I2(basesoc_uart_phy_sink_ready_648),
    .O(basesoc_uart_tx_fifo_do_read)
  );
  LUT3 #(
    .INIT ( 8'h2A ))
  \VexRiscv/Mmux_n2797251  (
    .I0(\VexRiscv/decode_to_execute_RS1 [31]),
    .I1(\VexRiscv/decode_to_execute_IS_DIV_6784 ),
    .I2(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_6787 ),
    .O(\VexRiscv/n2797 [31])
  );
  LUT4 #(
    .INIT ( 16'hAAA8 ))
  \VexRiscv/dataCache_1_/Mmux_GND_17_o_stageB_mmuRsp_physicalAddress[4]_MUX_1371_o11  (
    .I0(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [4]),
    .I1(\VexRiscv/dataCache_1_/stageB_waysHits_0_7977 ),
    .I2(\VexRiscv/dataCache_1_/stageB_mmuRsp_isIoAccess_8013 ),
    .I3(\VexRiscv/memory_to_writeBack_MEMORY_WR_7485 ),
    .O(\VexRiscv/dataCache_1__io_mem_cmd_payload_address [4])
  );
  LUT4 #(
    .INIT ( 16'hAAA8 ))
  \VexRiscv/dataCache_1_/Mmux_GND_17_o_stageB_mmuRsp_physicalAddress[3]_MUX_1372_o11  (
    .I0(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [3]),
    .I1(\VexRiscv/dataCache_1_/stageB_waysHits_0_7977 ),
    .I2(\VexRiscv/dataCache_1_/stageB_mmuRsp_isIoAccess_8013 ),
    .I3(\VexRiscv/memory_to_writeBack_MEMORY_WR_7485 ),
    .O(\VexRiscv/dataCache_1__io_mem_cmd_payload_address [3])
  );
  LUT4 #(
    .INIT ( 16'hAAA8 ))
  \VexRiscv/dataCache_1_/Mmux_GND_17_o_stageB_mmuRsp_physicalAddress[2]_MUX_1373_o12  (
    .I0(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [2]),
    .I1(\VexRiscv/dataCache_1_/stageB_waysHits_0_7977 ),
    .I2(\VexRiscv/dataCache_1_/stageB_mmuRsp_isIoAccess_8013 ),
    .I3(\VexRiscv/memory_to_writeBack_MEMORY_WR_7485 ),
    .O(\VexRiscv/dataCache_1__io_mem_cmd_payload_address [2])
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<2>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2150),
    .I1(basesoc_grant_1671),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [5]),
    .I3(\VexRiscv/_zz_138_ [5]),
    .O(\basesoc_port_cmd_payload_addr[2] )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<3>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2150),
    .I1(basesoc_grant_1671),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [6]),
    .I3(\VexRiscv/_zz_138_ [6]),
    .O(\basesoc_port_cmd_payload_addr[3] )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<4>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2150),
    .I1(basesoc_grant_1671),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [7]),
    .I3(\VexRiscv/_zz_138_ [7]),
    .O(\basesoc_port_cmd_payload_addr[4] )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<5>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2150),
    .I1(basesoc_grant_1671),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [8]),
    .I3(\VexRiscv/_zz_138_ [8]),
    .O(\basesoc_port_cmd_payload_addr[5] )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<6>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2150),
    .I1(basesoc_grant_1671),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [9]),
    .I3(\VexRiscv/_zz_138_ [9]),
    .O(\basesoc_port_cmd_payload_addr[6] )
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  \litedramwishbone2native_state_basesoc_port_cmd_payload_addr<7>1  (
    .I0(litedramwishbone2native_state_FSM_FFd3_2150),
    .I1(basesoc_grant_1671),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [10]),
    .I3(\VexRiscv/_zz_138_ [10]),
    .O(\basesoc_port_cmd_payload_addr[7] )
  );
  LUT3 #(
    .INIT ( 8'h01 ))
  \VexRiscv/dataCache_1_/io_mem_cmd_payload_length<1>1  (
    .I0(\VexRiscv/dataCache_1_/stageB_waysHits_0_7977 ),
    .I1(\VexRiscv/dataCache_1_/stageB_mmuRsp_isIoAccess_8013 ),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_WR_7485 ),
    .O(\VexRiscv/dataCache_1__io_mem_cmd_payload_length [0])
  );
  LUT4 #(
    .INIT ( 16'h45FF ))
  array_muxed10_INV_281_o_SW1 (
    .I0(refresher_state_FSM_FFd2_967),
    .I1(basesoc_sdram_generator_done_846),
    .I2(refresher_state_FSM_FFd1_968),
    .I3(basesoc_sdram_cmd_payload_we_845),
    .O(N3501)
  );
  LUT6 #(
    .INIT ( 64'hFECCFEEEFEDDFEFF ))
  array_muxed10_INV_281_o (
    .I0(multiplexer_state_FSM_FFd3_2767),
    .I1(multiplexer_state_FSM_FFd1_985),
    .I2(N3501),
    .I3(multiplexer_state_FSM_FFd2),
    .I4(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_we_AND_543_o_4492),
    .I5(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_545_o_4491),
    .O(array_muxed10_INV_281_o_2445)
  );
  LUT4 #(
    .INIT ( 16'h45FF ))
  array_muxed9_INV_280_o_SW1 (
    .I0(refresher_state_FSM_FFd2_967),
    .I1(basesoc_sdram_generator_done_846),
    .I2(refresher_state_FSM_FFd1_968),
    .I3(basesoc_sdram_cmd_payload_ras_955),
    .O(N3521)
  );
  LUT6 #(
    .INIT ( 64'hFECCFEEEFEDDFEFF ))
  array_muxed9_INV_280_o (
    .I0(multiplexer_state_FSM_FFd3_2767),
    .I1(multiplexer_state_FSM_FFd1_985),
    .I2(N3521),
    .I3(multiplexer_state_FSM_FFd2),
    .I4(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_ras_AND_537_o_4498),
    .I5(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_539_o_4493),
    .O(array_muxed9_INV_280_o_2444)
  );
  LUT5 #(
    .INIT ( 32'h02020257 ))
  \VexRiscv/dataCache_1_/Sh1  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_6680 ),
    .I1(\VexRiscv/_zz_162_ [0]),
    .I2(\VexRiscv/_zz_162_ [1]),
    .I3(\VexRiscv/_zz_313_ [0]),
    .I4(\VexRiscv/_zz_313_ [1]),
    .O(\VexRiscv/dataCache_1_/Sh )
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata1_re1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_csrbankarray_csrbank3_sel<13>1_FRB_4452 ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(_n68521_4416),
    .I4(basesoc_interface_we_966),
    .O(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata1_re)
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata0_re1 (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_csrbankarray_csrbank3_sel<13>1_FRB_4452 ),
    .I2(_n68521_4416),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_interface_we_966),
    .O(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata0_re)
  );
  LUT4 #(
    .INIT ( 16'h8000 ))
  basesoc_sdram_bandwidth_update_re1 (
    .I0(\_n6825<5>1_4397 ),
    .I1(\basesoc_csrbankarray_csrbank3_sel<13>1_FRB_4452 ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(basesoc_interface_we_966),
    .O(basesoc_sdram_bandwidth_update_re)
  );
  LUT4 #(
    .INIT ( 16'h0080 ))
  basesoc_csrbankarray_csrbank3_dfii_pi1_address1_re1 (
    .I0(basesoc_interface_we_966),
    .I1(\basesoc_csrbankarray_csrbank3_sel<13>1_FRB_4452 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT121 ),
    .I3(\basesoc_interface_adr[5] ),
    .O(basesoc_csrbankarray_csrbank3_dfii_pi1_address1_re)
  );
  LUT5 #(
    .INIT ( 32'h0000F0F8 ))
  \VexRiscv/_zz_106_1  (
    .I0(\VexRiscv/execute_to_memory_BRANCH_DO_6681 ),
    .I1(\VexRiscv/memory_arbitration_isValid_6598 ),
    .I2(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .I3(\VexRiscv/dataCache_1__io_cpu_writeBack_haltIt ),
    .I4(\VexRiscv/Msub__zz_278__cy [1]),
    .O(\VexRiscv/_zz_106_ )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF2AAA ))
  \VexRiscv/_n5834_inv1  (
    .I0(\VexRiscv/decode_arbitration_isValid ),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [1]),
    .I2(\VexRiscv/_n5427<1>14 ),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [0]),
    .I4(\VexRiscv/IBusCachedPlugin_decodeExceptionPort_valid ),
    .I5(\VexRiscv/DBusCachedPlugin_exceptionBus_valid ),
    .O(\VexRiscv/_n5834_inv )
  );
  LUT6 #(
    .INIT ( 64'hFFFEEFEE11100100 ))
  \VexRiscv/Sh921  (
    .I0(\VexRiscv/_zz_167_ [4]),
    .I1(\VexRiscv/_zz_167_ [3]),
    .I2(\VexRiscv/_zz_167_ [2]),
    .I3(\VexRiscv/Sh26 ),
    .I4(\VexRiscv/Sh30_4732 ),
    .I5(\VexRiscv/Sh32 ),
    .O(\VexRiscv/Sh92 )
  );
  LUT6 #(
    .INIT ( 64'hFFFEEFEE11100100 ))
  \VexRiscv/Sh931  (
    .I0(\VexRiscv/_zz_167_ [4]),
    .I1(\VexRiscv/_zz_167_ [3]),
    .I2(\VexRiscv/_zz_167_ [2]),
    .I3(\VexRiscv/Sh27 ),
    .I4(\VexRiscv/Sh31 ),
    .I5(\VexRiscv/Sh32 ),
    .O(\VexRiscv/Sh93 )
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \VexRiscv/dataCache_1_/Mmux_dataWriteCmd_payload_mask31  (
    .I0(\VexRiscv/dataCache_1_/stageB_mask [2]),
    .I1(\VexRiscv/dataCache_1_/loader_valid_7944 ),
    .I2(\VexRiscv/_zz_220__7409 ),
    .O(\VexRiscv/dataCache_1_/dataWriteCmd_payload_mask [2])
  );
  LUT6 #(
    .INIT ( 64'h4444044444444444 ))
  \VexRiscv/IBusCachedPlugin_cache/_n02132  (
    .I0(sys_rst),
    .I1(\VexRiscv/IBusCachedPlugin_cache/_zz_13_ ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT121 ),
    .I3(basesoc_csrbankarray_csrbank1_sel),
    .I4(\basesoc_interface_adr[3] ),
    .I5(basesoc_interface_we_966),
    .O(\VexRiscv/IBusCachedPlugin_cache/_n0213 )
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \VexRiscv/dataCache_1_/Mmux_dataWriteCmd_payload_mask41  (
    .I0(\VexRiscv/dataCache_1_/stageB_mask [3]),
    .I1(\VexRiscv/dataCache_1_/loader_valid_7944 ),
    .I2(\VexRiscv/_zz_220__7409 ),
    .O(\VexRiscv/dataCache_1_/dataWriteCmd_payload_mask [3])
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank3_dfii_pi0_address0_re1 (
    .I0(\basesoc_csrbankarray_csrbank3_sel<13>1_FRB_4452 ),
    .I1(basesoc_interface_we_966),
    .I2(_n68041_FRB_4432),
    .O(basesoc_csrbankarray_csrbank3_dfii_pi0_address0_re)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank3_dfii_pi1_command0_re1 (
    .I0(\basesoc_csrbankarray_csrbank3_sel<13>1_FRB_4452 ),
    .I1(basesoc_interface_we_966),
    .I2(_n6834),
    .O(basesoc_csrbankarray_csrbank3_dfii_pi1_command0_re)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata0_re1 (
    .I0(\basesoc_csrbankarray_csrbank3_sel<13>1_FRB_4452 ),
    .I1(basesoc_interface_we_966),
    .I2(_n6819),
    .O(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata0_re)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank3_dfii_pi0_address1_re1 (
    .I0(\basesoc_csrbankarray_csrbank3_sel<13>1_FRB_4452 ),
    .I1(basesoc_interface_we_966),
    .I2(_n6801),
    .O(basesoc_csrbankarray_csrbank3_dfii_pi0_address1_re)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank3_dfii_control0_re1 (
    .I0(\basesoc_csrbankarray_csrbank3_sel<13>1_FRB_4452 ),
    .I1(basesoc_interface_we_966),
    .I2(_n6792),
    .O(basesoc_csrbankarray_csrbank3_dfii_control0_re)
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \VexRiscv/dataCache_1_/Mmux_dataWriteCmd_payload_mask21  (
    .I0(\VexRiscv/dataCache_1_/stageB_mask [1]),
    .I1(\VexRiscv/dataCache_1_/loader_valid_7944 ),
    .I2(\VexRiscv/_zz_220__7409 ),
    .O(\VexRiscv/dataCache_1_/dataWriteCmd_payload_mask [1])
  );
  LUT3 #(
    .INIT ( 8'hEA ))
  \VexRiscv/dataCache_1_/Mmux_dataWriteCmd_payload_mask11  (
    .I0(\VexRiscv/dataCache_1_/stageB_mask [0]),
    .I1(\VexRiscv/dataCache_1_/loader_valid_7944 ),
    .I2(\VexRiscv/_zz_220__7409 ),
    .O(\VexRiscv/dataCache_1_/dataWriteCmd_payload_mask [0])
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCCF0F0AA00 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT225  (
    .I0(basesoc_sdram_phaseinjector0_status[25]),
    .I1(basesoc_sdram_phaseinjector0_wrdata_storage_full_9_1745),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[1]),
    .I3(_n6822),
    .I4(_n6819),
    .I5(_n6816),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT224 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCCF0F0AA00 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT115  (
    .I0(basesoc_sdram_phaseinjector0_status[24]),
    .I1(basesoc_sdram_phaseinjector0_wrdata_storage_full_8_1746),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[0]),
    .I3(_n6822),
    .I4(_n6819),
    .I5(_n6816),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT114 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCCF0F0AA00 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT427  (
    .I0(basesoc_sdram_phaseinjector0_status[27]),
    .I1(basesoc_sdram_phaseinjector0_wrdata_storage_full_11_1743),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[3]),
    .I3(_n6822),
    .I4(_n6819),
    .I5(_n6816),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT426 )
  );
  LUT6 #(
    .INIT ( 64'hCCCCCCCCF0F0AA00 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT327  (
    .I0(basesoc_sdram_phaseinjector0_status[26]),
    .I1(basesoc_sdram_phaseinjector0_wrdata_storage_full_10_1744),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[2]),
    .I3(_n6822),
    .I4(_n6819),
    .I5(_n6816),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT326 )
  );
  LUT6 #(
    .INIT ( 64'h00000000000020A0 ))
  \VexRiscv/_zz_172_1  (
    .I0(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_VALID_6788 ),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_6989 ),
    .I2(\VexRiscv/writeBack_arbitration_isValid_6597 ),
    .I3(\VexRiscv/dataCache_1__io_cpu_redo ),
    .I4(\VexRiscv/dataCache_1__io_cpu_writeBack_haltIt ),
    .I5(\VexRiscv/DBusCachedPlugin_exceptionBus_valid ),
    .O(\VexRiscv/_zz_172_ )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF72FF7222 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT211  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(N1021),
    .I2(_n67981),
    .I3(\basesoc_interface_adr[4] ),
    .I4(\_n6825<5>1_4397 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT612 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT211_4405 )
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer1_count_lut<0>  (
    .I0(waittimer1_count[0]),
    .I1(user_btn1_IBUF_12),
    .O(Mcount_waittimer1_count_lut[0])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer0_count_lut<0>  (
    .I0(waittimer0_count[0]),
    .I1(user_btn0_IBUF_11),
    .O(Mcount_waittimer0_count_lut[0])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer4_count_lut<0>  (
    .I0(waittimer4_count[0]),
    .I1(user_btn4_IBUF_15),
    .O(Mcount_waittimer4_count_lut[0])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer2_count_lut<0>  (
    .I0(waittimer2_count[0]),
    .I1(user_btn2_IBUF_13),
    .O(Mcount_waittimer2_count_lut[0])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer3_count_lut<0>  (
    .I0(waittimer3_count[0]),
    .I1(user_btn3_IBUF_14),
    .O(Mcount_waittimer3_count_lut[0])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer1_count_lut<1>  (
    .I0(user_btn1_IBUF_12),
    .I1(waittimer1_count[1]),
    .O(Mcount_waittimer1_count_lut[1])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer0_count_lut<1>  (
    .I0(user_btn0_IBUF_11),
    .I1(waittimer0_count[1]),
    .O(Mcount_waittimer0_count_lut[1])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer4_count_lut<1>  (
    .I0(user_btn4_IBUF_15),
    .I1(waittimer4_count[1]),
    .O(Mcount_waittimer4_count_lut[1])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer2_count_lut<1>  (
    .I0(user_btn2_IBUF_13),
    .I1(waittimer2_count[1]),
    .O(Mcount_waittimer2_count_lut[1])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer3_count_lut<1>  (
    .I0(user_btn3_IBUF_14),
    .I1(waittimer3_count[1]),
    .O(Mcount_waittimer3_count_lut[1])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer1_count_lut<2>  (
    .I0(waittimer1_count[2]),
    .I1(user_btn1_IBUF_12),
    .O(Mcount_waittimer1_count_lut[2])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer0_count_lut<2>  (
    .I0(waittimer0_count[2]),
    .I1(user_btn0_IBUF_11),
    .O(Mcount_waittimer0_count_lut[2])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer4_count_lut<2>  (
    .I0(waittimer4_count[2]),
    .I1(user_btn4_IBUF_15),
    .O(Mcount_waittimer4_count_lut[2])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer2_count_lut<2>  (
    .I0(waittimer2_count[2]),
    .I1(user_btn2_IBUF_13),
    .O(Mcount_waittimer2_count_lut[2])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer3_count_lut<2>  (
    .I0(waittimer3_count[2]),
    .I1(user_btn3_IBUF_14),
    .O(Mcount_waittimer3_count_lut[2])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer1_count_lut<3>  (
    .I0(user_btn1_IBUF_12),
    .I1(waittimer1_count[3]),
    .O(Mcount_waittimer1_count_lut[3])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer0_count_lut<3>  (
    .I0(user_btn0_IBUF_11),
    .I1(waittimer0_count[3]),
    .O(Mcount_waittimer0_count_lut[3])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer4_count_lut<3>  (
    .I0(user_btn4_IBUF_15),
    .I1(waittimer4_count[3]),
    .O(Mcount_waittimer4_count_lut[3])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer2_count_lut<3>  (
    .I0(user_btn2_IBUF_13),
    .I1(waittimer2_count[3]),
    .O(Mcount_waittimer2_count_lut[3])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer3_count_lut<3>  (
    .I0(user_btn3_IBUF_14),
    .I1(waittimer3_count[3]),
    .O(Mcount_waittimer3_count_lut[3])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer1_count_lut<4>  (
    .I0(waittimer1_count[4]),
    .I1(user_btn1_IBUF_12),
    .O(Mcount_waittimer1_count_lut[4])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer0_count_lut<4>  (
    .I0(waittimer0_count[4]),
    .I1(user_btn0_IBUF_11),
    .O(Mcount_waittimer0_count_lut[4])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer4_count_lut<4>  (
    .I0(waittimer4_count[4]),
    .I1(user_btn4_IBUF_15),
    .O(Mcount_waittimer4_count_lut[4])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer2_count_lut<4>  (
    .I0(waittimer2_count[4]),
    .I1(user_btn2_IBUF_13),
    .O(Mcount_waittimer2_count_lut[4])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer3_count_lut<4>  (
    .I0(waittimer3_count[4]),
    .I1(user_btn3_IBUF_14),
    .O(Mcount_waittimer3_count_lut[4])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer1_count_lut<5>  (
    .I0(waittimer1_count[5]),
    .I1(user_btn1_IBUF_12),
    .O(Mcount_waittimer1_count_lut[5])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer0_count_lut<5>  (
    .I0(waittimer0_count[5]),
    .I1(user_btn0_IBUF_11),
    .O(Mcount_waittimer0_count_lut[5])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer4_count_lut<5>  (
    .I0(waittimer4_count[5]),
    .I1(user_btn4_IBUF_15),
    .O(Mcount_waittimer4_count_lut[5])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer2_count_lut<5>  (
    .I0(waittimer2_count[5]),
    .I1(user_btn2_IBUF_13),
    .O(Mcount_waittimer2_count_lut[5])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer3_count_lut<5>  (
    .I0(waittimer3_count[5]),
    .I1(user_btn3_IBUF_14),
    .O(Mcount_waittimer3_count_lut[5])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer1_count_lut<6>  (
    .I0(user_btn1_IBUF_12),
    .I1(waittimer1_count[6]),
    .O(Mcount_waittimer1_count_lut[6])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer0_count_lut<6>  (
    .I0(user_btn0_IBUF_11),
    .I1(waittimer0_count[6]),
    .O(Mcount_waittimer0_count_lut[6])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer4_count_lut<6>  (
    .I0(user_btn4_IBUF_15),
    .I1(waittimer4_count[6]),
    .O(Mcount_waittimer4_count_lut[6])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer2_count_lut<6>  (
    .I0(user_btn2_IBUF_13),
    .I1(waittimer2_count[6]),
    .O(Mcount_waittimer2_count_lut[6])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer3_count_lut<6>  (
    .I0(user_btn3_IBUF_14),
    .I1(waittimer3_count[6]),
    .O(Mcount_waittimer3_count_lut[6])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer1_count_lut<7>  (
    .I0(user_btn1_IBUF_12),
    .I1(waittimer1_count[7]),
    .O(Mcount_waittimer1_count_lut[7])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer0_count_lut<7>  (
    .I0(user_btn0_IBUF_11),
    .I1(waittimer0_count[7]),
    .O(Mcount_waittimer0_count_lut[7])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer4_count_lut<7>  (
    .I0(user_btn4_IBUF_15),
    .I1(waittimer4_count[7]),
    .O(Mcount_waittimer4_count_lut[7])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer2_count_lut<7>  (
    .I0(user_btn2_IBUF_13),
    .I1(waittimer2_count[7]),
    .O(Mcount_waittimer2_count_lut[7])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer3_count_lut<7>  (
    .I0(user_btn3_IBUF_14),
    .I1(waittimer3_count[7]),
    .O(Mcount_waittimer3_count_lut[7])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer1_count_lut<8>  (
    .I0(waittimer1_count[8]),
    .I1(user_btn1_IBUF_12),
    .O(Mcount_waittimer1_count_lut[8])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer0_count_lut<8>  (
    .I0(waittimer0_count[8]),
    .I1(user_btn0_IBUF_11),
    .O(Mcount_waittimer0_count_lut[8])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer4_count_lut<8>  (
    .I0(waittimer4_count[8]),
    .I1(user_btn4_IBUF_15),
    .O(Mcount_waittimer4_count_lut[8])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer2_count_lut<8>  (
    .I0(waittimer2_count[8]),
    .I1(user_btn2_IBUF_13),
    .O(Mcount_waittimer2_count_lut[8])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer3_count_lut<8>  (
    .I0(waittimer3_count[8]),
    .I1(user_btn3_IBUF_14),
    .O(Mcount_waittimer3_count_lut[8])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer1_count_lut<9>  (
    .I0(waittimer1_count[9]),
    .I1(user_btn1_IBUF_12),
    .O(Mcount_waittimer1_count_lut[9])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer0_count_lut<9>  (
    .I0(waittimer0_count[9]),
    .I1(user_btn0_IBUF_11),
    .O(Mcount_waittimer0_count_lut[9])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer4_count_lut<9>  (
    .I0(waittimer4_count[9]),
    .I1(user_btn4_IBUF_15),
    .O(Mcount_waittimer4_count_lut[9])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer2_count_lut<9>  (
    .I0(waittimer2_count[9]),
    .I1(user_btn2_IBUF_13),
    .O(Mcount_waittimer2_count_lut[9])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer3_count_lut<9>  (
    .I0(waittimer3_count[9]),
    .I1(user_btn3_IBUF_14),
    .O(Mcount_waittimer3_count_lut[9])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer1_count_lut<10>  (
    .I0(waittimer1_count[10]),
    .I1(user_btn1_IBUF_12),
    .O(Mcount_waittimer1_count_lut[10])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer0_count_lut<10>  (
    .I0(waittimer0_count[10]),
    .I1(user_btn0_IBUF_11),
    .O(Mcount_waittimer0_count_lut[10])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer4_count_lut<10>  (
    .I0(waittimer4_count[10]),
    .I1(user_btn4_IBUF_15),
    .O(Mcount_waittimer4_count_lut[10])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer2_count_lut<10>  (
    .I0(waittimer2_count[10]),
    .I1(user_btn2_IBUF_13),
    .O(Mcount_waittimer2_count_lut[10])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer3_count_lut<10>  (
    .I0(waittimer3_count[10]),
    .I1(user_btn3_IBUF_14),
    .O(Mcount_waittimer3_count_lut[10])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer1_count_lut<11>  (
    .I0(user_btn1_IBUF_12),
    .I1(waittimer1_count[11]),
    .O(Mcount_waittimer1_count_lut[11])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer0_count_lut<11>  (
    .I0(user_btn0_IBUF_11),
    .I1(waittimer0_count[11]),
    .O(Mcount_waittimer0_count_lut[11])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer4_count_lut<11>  (
    .I0(user_btn4_IBUF_15),
    .I1(waittimer4_count[11]),
    .O(Mcount_waittimer4_count_lut[11])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer2_count_lut<11>  (
    .I0(user_btn2_IBUF_13),
    .I1(waittimer2_count[11]),
    .O(Mcount_waittimer2_count_lut[11])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer3_count_lut<11>  (
    .I0(user_btn3_IBUF_14),
    .I1(waittimer3_count[11]),
    .O(Mcount_waittimer3_count_lut[11])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer1_count_lut<12>  (
    .I0(waittimer1_count[12]),
    .I1(user_btn1_IBUF_12),
    .O(Mcount_waittimer1_count_lut[12])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer0_count_lut<12>  (
    .I0(waittimer0_count[12]),
    .I1(user_btn0_IBUF_11),
    .O(Mcount_waittimer0_count_lut[12])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer4_count_lut<12>  (
    .I0(waittimer4_count[12]),
    .I1(user_btn4_IBUF_15),
    .O(Mcount_waittimer4_count_lut[12])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer2_count_lut<12>  (
    .I0(waittimer2_count[12]),
    .I1(user_btn2_IBUF_13),
    .O(Mcount_waittimer2_count_lut[12])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer3_count_lut<12>  (
    .I0(waittimer3_count[12]),
    .I1(user_btn3_IBUF_14),
    .O(Mcount_waittimer3_count_lut[12])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer1_count_lut<13>  (
    .I0(waittimer1_count[13]),
    .I1(user_btn1_IBUF_12),
    .O(Mcount_waittimer1_count_lut[13])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer0_count_lut<13>  (
    .I0(waittimer0_count[13]),
    .I1(user_btn0_IBUF_11),
    .O(Mcount_waittimer0_count_lut[13])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer4_count_lut<13>  (
    .I0(waittimer4_count[13]),
    .I1(user_btn4_IBUF_15),
    .O(Mcount_waittimer4_count_lut[13])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer2_count_lut<13>  (
    .I0(waittimer2_count[13]),
    .I1(user_btn2_IBUF_13),
    .O(Mcount_waittimer2_count_lut[13])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer3_count_lut<13>  (
    .I0(waittimer3_count[13]),
    .I1(user_btn3_IBUF_14),
    .O(Mcount_waittimer3_count_lut[13])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer1_count_lut<14>  (
    .I0(user_btn1_IBUF_12),
    .I1(waittimer1_count[14]),
    .O(Mcount_waittimer1_count_lut[14])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer0_count_lut<14>  (
    .I0(user_btn0_IBUF_11),
    .I1(waittimer0_count[14]),
    .O(Mcount_waittimer0_count_lut[14])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer4_count_lut<14>  (
    .I0(user_btn4_IBUF_15),
    .I1(waittimer4_count[14]),
    .O(Mcount_waittimer4_count_lut[14])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer2_count_lut<14>  (
    .I0(user_btn2_IBUF_13),
    .I1(waittimer2_count[14]),
    .O(Mcount_waittimer2_count_lut[14])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer3_count_lut<14>  (
    .I0(user_btn3_IBUF_14),
    .I1(waittimer3_count[14]),
    .O(Mcount_waittimer3_count_lut[14])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer1_count_lut<15>  (
    .I0(waittimer1_count[15]),
    .I1(user_btn1_IBUF_12),
    .O(Mcount_waittimer1_count_lut[15])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer0_count_lut<15>  (
    .I0(waittimer0_count[15]),
    .I1(user_btn0_IBUF_11),
    .O(Mcount_waittimer0_count_lut[15])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer4_count_lut<15>  (
    .I0(waittimer4_count[15]),
    .I1(user_btn4_IBUF_15),
    .O(Mcount_waittimer4_count_lut[15])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer2_count_lut<15>  (
    .I0(waittimer2_count[15]),
    .I1(user_btn2_IBUF_13),
    .O(Mcount_waittimer2_count_lut[15])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer3_count_lut<15>  (
    .I0(waittimer3_count[15]),
    .I1(user_btn3_IBUF_14),
    .O(Mcount_waittimer3_count_lut[15])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer1_count_lut<16>  (
    .I0(user_btn1_IBUF_12),
    .I1(waittimer1_count[16]),
    .O(Mcount_waittimer1_count_lut[16])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer0_count_lut<16>  (
    .I0(user_btn0_IBUF_11),
    .I1(waittimer0_count[16]),
    .O(Mcount_waittimer0_count_lut[16])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer4_count_lut<16>  (
    .I0(user_btn4_IBUF_15),
    .I1(waittimer4_count[16]),
    .O(Mcount_waittimer4_count_lut[16])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer2_count_lut<16>  (
    .I0(user_btn2_IBUF_13),
    .I1(waittimer2_count[16]),
    .O(Mcount_waittimer2_count_lut[16])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer3_count_lut<16>  (
    .I0(user_btn3_IBUF_14),
    .I1(waittimer3_count[16]),
    .O(Mcount_waittimer3_count_lut[16])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer1_count_lut<17>  (
    .I0(user_btn1_IBUF_12),
    .I1(waittimer1_count[17]),
    .O(Mcount_waittimer1_count_lut[17])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer0_count_lut<17>  (
    .I0(user_btn0_IBUF_11),
    .I1(waittimer0_count[17]),
    .O(Mcount_waittimer0_count_lut[17])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer4_count_lut<17>  (
    .I0(user_btn4_IBUF_15),
    .I1(waittimer4_count[17]),
    .O(Mcount_waittimer4_count_lut[17])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer2_count_lut<17>  (
    .I0(user_btn2_IBUF_13),
    .I1(waittimer2_count[17]),
    .O(Mcount_waittimer2_count_lut[17])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  \Mcount_waittimer3_count_lut<17>  (
    .I0(user_btn3_IBUF_14),
    .I1(waittimer3_count[17]),
    .O(Mcount_waittimer3_count_lut[17])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer1_count_lut<18>  (
    .I0(waittimer1_count[18]),
    .I1(user_btn1_IBUF_12),
    .O(Mcount_waittimer1_count_lut[18])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer0_count_lut<18>  (
    .I0(waittimer0_count[18]),
    .I1(user_btn0_IBUF_11),
    .O(Mcount_waittimer0_count_lut[18])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer4_count_lut<18>  (
    .I0(waittimer4_count[18]),
    .I1(user_btn4_IBUF_15),
    .O(Mcount_waittimer4_count_lut[18])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer2_count_lut<18>  (
    .I0(waittimer2_count[18]),
    .I1(user_btn2_IBUF_13),
    .O(Mcount_waittimer2_count_lut[18])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer3_count_lut<18>  (
    .I0(waittimer3_count[18]),
    .I1(user_btn3_IBUF_14),
    .O(Mcount_waittimer3_count_lut[18])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer1_count_lut<19>  (
    .I0(waittimer1_count[19]),
    .I1(user_btn1_IBUF_12),
    .O(Mcount_waittimer1_count_lut[19])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer0_count_lut<19>  (
    .I0(waittimer0_count[19]),
    .I1(user_btn0_IBUF_11),
    .O(Mcount_waittimer0_count_lut[19])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer4_count_lut<19>  (
    .I0(waittimer4_count[19]),
    .I1(user_btn4_IBUF_15),
    .O(Mcount_waittimer4_count_lut[19])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer2_count_lut<19>  (
    .I0(waittimer2_count[19]),
    .I1(user_btn2_IBUF_13),
    .O(Mcount_waittimer2_count_lut[19])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \Mcount_waittimer3_count_lut<19>  (
    .I0(waittimer3_count[19]),
    .I1(user_btn3_IBUF_14),
    .O(Mcount_waittimer3_count_lut[19])
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAF0CCF000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT226  (
    .I0(basesoc_sdram_phaseinjector0_status[17]),
    .I1(basesoc_sdram_phaseinjector0_status[1]),
    .I2(basesoc_sdram_phaseinjector0_status[9]),
    .I3(_n6828),
    .I4(_n6831),
    .I5(_n6825),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT225_8277 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAF0CCF000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT116  (
    .I0(basesoc_sdram_phaseinjector0_status[16]),
    .I1(basesoc_sdram_phaseinjector0_status[0]),
    .I2(basesoc_sdram_phaseinjector0_status[8]),
    .I3(_n6828),
    .I4(_n6831),
    .I5(_n6825),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT115_8297 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0CCAAAAF000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT428  (
    .I0(basesoc_sdram_phaseinjector0_status[19]),
    .I1(basesoc_sdram_phaseinjector0_status[3]),
    .I2(basesoc_sdram_phaseinjector0_status[11]),
    .I3(_n6828),
    .I4(_n6825),
    .I5(_n6831),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT427_8253 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAF0CCAAAAF000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT328  (
    .I0(basesoc_sdram_phaseinjector0_status[18]),
    .I1(basesoc_sdram_phaseinjector0_status[2]),
    .I2(basesoc_sdram_phaseinjector0_status[10]),
    .I3(_n6828),
    .I4(_n6825),
    .I5(_n6831),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT327_8266 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAFBEA40405140 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT422  (
    .I0(_n6795),
    .I1(_n6801),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full_11_1576),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT42 ),
    .I4(_n6807),
    .I5(basesoc_sdram_phaseinjector0_command_storage_full[3]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT421_8249 )
  );
  LUT6 #(
    .INIT ( 64'hEAEAFBEA40405140 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT322  (
    .I0(_n6795),
    .I1(_n6801),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full_10_1577),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT32 ),
    .I4(_n6807),
    .I5(basesoc_sdram_phaseinjector0_command_storage_full[2]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT321_8262 )
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \VexRiscv/Sh78_SW0  (
    .I0(\VexRiscv/_zz_167_ [3]),
    .I1(\VexRiscv/_zz_167_ [0]),
    .I2(\VexRiscv/Sh281_4721 ),
    .I3(\VexRiscv/Sh271_4754 ),
    .I4(\VexRiscv/Sh32 ),
    .O(N112)
  );
  LUT6 #(
    .INIT ( 64'h115511551D55DD55 ))
  \VexRiscv/Mmux__zz_89_10_SW0  (
    .I0(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [18]),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_6989 ),
    .I2(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I3(\VexRiscv/writeBack_arbitration_isValid_6597 ),
    .I4(\VexRiscv/dataCache_1__io_cpu_writeBack_data [18]),
    .I5(\VexRiscv/Mmux__zz_89_1011 ),
    .O(N1421)
  );
  LUT6 #(
    .INIT ( 64'h115511551D55DD55 ))
  \VexRiscv/Mmux__zz_89_13_SW0  (
    .I0(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [20]),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_6989 ),
    .I2(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I3(\VexRiscv/writeBack_arbitration_isValid_6597 ),
    .I4(\VexRiscv/dataCache_1__io_cpu_writeBack_data [20]),
    .I5(\VexRiscv/Mmux__zz_89_1011 ),
    .O(N1481)
  );
  LUT6 #(
    .INIT ( 64'h115511551D55DD55 ))
  \VexRiscv/Mmux__zz_89_14_SW0  (
    .I0(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [21]),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_6989 ),
    .I2(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I3(\VexRiscv/writeBack_arbitration_isValid_6597 ),
    .I4(\VexRiscv/dataCache_1__io_cpu_writeBack_data [21]),
    .I5(\VexRiscv/Mmux__zz_89_1011 ),
    .O(N1541)
  );
  LUT6 #(
    .INIT ( 64'h115511551D55DD55 ))
  \VexRiscv/Mmux__zz_89_15_SW0  (
    .I0(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [22]),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_6989 ),
    .I2(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I3(\VexRiscv/writeBack_arbitration_isValid_6597 ),
    .I4(\VexRiscv/dataCache_1__io_cpu_writeBack_data [22]),
    .I5(\VexRiscv/Mmux__zz_89_1011 ),
    .O(N1581)
  );
  LUT6 #(
    .INIT ( 64'h115511551D55DD55 ))
  \VexRiscv/Mmux__zz_89_22_SW0  (
    .I0(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [29]),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_6989 ),
    .I2(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I3(\VexRiscv/writeBack_arbitration_isValid_6597 ),
    .I4(\VexRiscv/dataCache_1__io_cpu_writeBack_data [29]),
    .I5(\VexRiscv/Mmux__zz_89_1011 ),
    .O(N176)
  );
  LUT6 #(
    .INIT ( 64'h115511551D55DD55 ))
  \VexRiscv/Mmux__zz_89_25_SW0  (
    .I0(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [31]),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_6989 ),
    .I2(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I3(\VexRiscv/writeBack_arbitration_isValid_6597 ),
    .I4(\VexRiscv/dataCache_1__io_cpu_writeBack_data [31]),
    .I5(\VexRiscv/Mmux__zz_89_1011 ),
    .O(N188)
  );
  LUT6 #(
    .INIT ( 64'h115511551D55DD55 ))
  \VexRiscv/Mmux__zz_89_16_SW0  (
    .I0(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [23]),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_6989 ),
    .I2(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I3(\VexRiscv/writeBack_arbitration_isValid_6597 ),
    .I4(\VexRiscv/dataCache_1__io_cpu_writeBack_data [23]),
    .I5(\VexRiscv/Mmux__zz_89_1011 ),
    .O(N194)
  );
  LUT6 #(
    .INIT ( 64'h115511551D55DD55 ))
  \VexRiscv/Mmux__zz_89_17_SW0  (
    .I0(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [24]),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_6989 ),
    .I2(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I3(\VexRiscv/writeBack_arbitration_isValid_6597 ),
    .I4(\VexRiscv/dataCache_1__io_cpu_writeBack_data [24]),
    .I5(\VexRiscv/Mmux__zz_89_1011 ),
    .O(N2081)
  );
  LUT6 #(
    .INIT ( 64'h115511551D55DD55 ))
  \VexRiscv/Mmux__zz_89_18_SW0  (
    .I0(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [25]),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_6989 ),
    .I2(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I3(\VexRiscv/writeBack_arbitration_isValid_6597 ),
    .I4(\VexRiscv/dataCache_1__io_cpu_writeBack_data [25]),
    .I5(\VexRiscv/Mmux__zz_89_1011 ),
    .O(N2141)
  );
  LUT6 #(
    .INIT ( 64'h115511551D55DD55 ))
  \VexRiscv/Mmux__zz_89_19_SW0  (
    .I0(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [26]),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_6989 ),
    .I2(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I3(\VexRiscv/writeBack_arbitration_isValid_6597 ),
    .I4(\VexRiscv/dataCache_1__io_cpu_writeBack_data [26]),
    .I5(\VexRiscv/Mmux__zz_89_1011 ),
    .O(N2281)
  );
  LUT6 #(
    .INIT ( 64'h115511551D55DD55 ))
  \VexRiscv/Mmux__zz_89_20_SW0  (
    .I0(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [27]),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_6989 ),
    .I2(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I3(\VexRiscv/writeBack_arbitration_isValid_6597 ),
    .I4(\VexRiscv/dataCache_1__io_cpu_writeBack_data [27]),
    .I5(\VexRiscv/Mmux__zz_89_1011 ),
    .O(N2341)
  );
  LUT6 #(
    .INIT ( 64'h115511551D55DD55 ))
  \VexRiscv/Mmux__zz_89_24_SW0  (
    .I0(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [30]),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_6989 ),
    .I2(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I3(\VexRiscv/writeBack_arbitration_isValid_6597 ),
    .I4(\VexRiscv/dataCache_1__io_cpu_writeBack_data [30]),
    .I5(\VexRiscv/Mmux__zz_89_1011 ),
    .O(N240)
  );
  LUT6 #(
    .INIT ( 64'h115511551D55DD55 ))
  \VexRiscv/Mmux__zz_89_21_SW0  (
    .I0(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [28]),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_6989 ),
    .I2(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I3(\VexRiscv/writeBack_arbitration_isValid_6597 ),
    .I4(\VexRiscv/dataCache_1__io_cpu_writeBack_data [28]),
    .I5(\VexRiscv/Mmux__zz_89_1011 ),
    .O(N246)
  );
  LUT6 #(
    .INIT ( 64'h115511551D55DD55 ))
  \VexRiscv/Mmux__zz_89_9_SW0  (
    .I0(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [17]),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_6989 ),
    .I2(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I3(\VexRiscv/writeBack_arbitration_isValid_6597 ),
    .I4(\VexRiscv/dataCache_1__io_cpu_writeBack_data [17]),
    .I5(\VexRiscv/Mmux__zz_89_1011 ),
    .O(N256)
  );
  LUT6 #(
    .INIT ( 64'h115511551D55DD55 ))
  \VexRiscv/Mmux__zz_89_8_SW0  (
    .I0(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [16]),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_6989 ),
    .I2(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I3(\VexRiscv/writeBack_arbitration_isValid_6597 ),
    .I4(\VexRiscv/dataCache_1__io_cpu_writeBack_data [16]),
    .I5(\VexRiscv/Mmux__zz_89_1011 ),
    .O(N262)
  );
  LUT6 #(
    .INIT ( 64'h115511551D55DD55 ))
  \VexRiscv/Mmux__zz_89_11_SW0  (
    .I0(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [19]),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_6989 ),
    .I2(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I3(\VexRiscv/writeBack_arbitration_isValid_6597 ),
    .I4(\VexRiscv/dataCache_1__io_cpu_writeBack_data [19]),
    .I5(\VexRiscv/Mmux__zz_89_1011 ),
    .O(N2941)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFEFEFE ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT61  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT611_4395 ),
    .I1(_n6864),
    .I2(_n6867),
    .I3(\basesoc_interface_adr[4] ),
    .I4(\_n6825<5>1_4397 ),
    .I5(_n683711_FRB_4399),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT6 )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_519_o124  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1132_o ),
    .I1(spiflash_sr[10]),
    .I2(spiflash_clk1_1152),
    .I3(basesoc_sdram_bandwidth_period_756),
    .I4(spiflash_sr[9]),
    .I5(rhs_array_muxed32[0]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[0]_MUX_518_o )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_519_o151  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1132_o ),
    .I1(spiflash_sr[22]),
    .I2(spiflash_clk1_1152),
    .I3(basesoc_sdram_bandwidth_period_756),
    .I4(spiflash_sr[21]),
    .I5(rhs_array_muxed32[12]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[12]_MUX_506_o )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_519_o161  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1132_o ),
    .I1(spiflash_sr[23]),
    .I2(spiflash_clk1_1152),
    .I3(basesoc_sdram_bandwidth_period_756),
    .I4(spiflash_sr[22]),
    .I5(rhs_array_muxed32[13]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[13]_MUX_505_o )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_519_o1131  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1132_o ),
    .I1(spiflash_sr[11]),
    .I2(spiflash_clk1_1152),
    .I3(basesoc_sdram_bandwidth_period_756),
    .I4(spiflash_sr[10]),
    .I5(rhs_array_muxed32[1]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[1]_MUX_517_o )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_519_o1161  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1132_o ),
    .I1(spiflash_sr[12]),
    .I2(spiflash_clk1_1152),
    .I3(basesoc_sdram_bandwidth_period_756),
    .I4(spiflash_sr[11]),
    .I5(rhs_array_muxed32[2]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[2]_MUX_516_o )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_519_o1171  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1132_o ),
    .I1(spiflash_sr[13]),
    .I2(spiflash_clk1_1152),
    .I3(basesoc_sdram_bandwidth_period_756),
    .I4(spiflash_sr[12]),
    .I5(rhs_array_muxed32[3]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[3]_MUX_515_o )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_519_o1181  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1132_o ),
    .I1(spiflash_sr[14]),
    .I2(spiflash_clk1_1152),
    .I3(basesoc_sdram_bandwidth_period_756),
    .I4(spiflash_sr[13]),
    .I5(rhs_array_muxed32[4]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[4]_MUX_514_o )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_519_o1191  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1132_o ),
    .I1(spiflash_sr[15]),
    .I2(spiflash_clk1_1152),
    .I3(basesoc_sdram_bandwidth_period_756),
    .I4(spiflash_sr[14]),
    .I5(rhs_array_muxed32[5]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[5]_MUX_513_o )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_519_o1201  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1132_o ),
    .I1(spiflash_sr[16]),
    .I2(spiflash_clk1_1152),
    .I3(basesoc_sdram_bandwidth_period_756),
    .I4(spiflash_sr[15]),
    .I5(rhs_array_muxed32[6]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[6]_MUX_512_o )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_519_o1211  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1132_o ),
    .I1(spiflash_sr[17]),
    .I2(spiflash_clk1_1152),
    .I3(basesoc_sdram_bandwidth_period_756),
    .I4(spiflash_sr[16]),
    .I5(rhs_array_muxed32[7]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[7]_MUX_511_o )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_519_o1221  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1132_o ),
    .I1(spiflash_sr[18]),
    .I2(spiflash_clk1_1152),
    .I3(basesoc_sdram_bandwidth_period_756),
    .I4(spiflash_sr[17]),
    .I5(rhs_array_muxed32[8]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[8]_MUX_510_o )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_519_o131  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1132_o ),
    .I1(spiflash_sr[20]),
    .I2(spiflash_clk1_1152),
    .I3(basesoc_sdram_bandwidth_period_756),
    .I4(spiflash_sr[19]),
    .I5(rhs_array_muxed32[10]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[10]_MUX_508_o )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_519_o141  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1132_o ),
    .I1(spiflash_sr[21]),
    .I2(spiflash_clk1_1152),
    .I3(basesoc_sdram_bandwidth_period_756),
    .I4(spiflash_sr[20]),
    .I5(rhs_array_muxed32[11]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[11]_MUX_507_o )
  );
  LUT6 #(
    .INIT ( 64'hFEEEAEEE54440444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_519_o1231  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1132_o ),
    .I1(spiflash_sr[19]),
    .I2(spiflash_clk1_1152),
    .I3(basesoc_sdram_bandwidth_period_756),
    .I4(spiflash_sr[18]),
    .I5(rhs_array_muxed32[9]),
    .O(\spiflash_sr[31]_spiflash_bus_adr[9]_MUX_509_o )
  );
  LUT4 #(
    .INIT ( 16'h0001 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT3111  (
    .I0(_n6834),
    .I1(_n6795),
    .I2(_n6801),
    .I3(_n6807),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT311 )
  );
  LUT6 #(
    .INIT ( 64'hAAF0AAF0AACCAA00 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT228  (
    .I0(basesoc_sdram_bandwidth_nwrites_status[1]),
    .I1(basesoc_sdram_bandwidth_nreads_status[9]),
    .I2(basesoc_sdram_bandwidth_nreads_status[17]),
    .I3(\_n6891<5>1_FRB_4454 ),
    .I4(\_n6879<5>1_FRB_4453 ),
    .I5(\_n6876<5>1_FRB_4455 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT227_8279 )
  );
  LUT6 #(
    .INIT ( 64'hAAF0AAF0AACCAA00 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT118  (
    .I0(basesoc_sdram_bandwidth_nwrites_status[0]),
    .I1(basesoc_sdram_bandwidth_nreads_status[8]),
    .I2(basesoc_sdram_bandwidth_nreads_status[16]),
    .I3(\_n6891<5>1_FRB_4454 ),
    .I4(\_n6879<5>1_FRB_4453 ),
    .I5(\_n6876<5>1_FRB_4455 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT117_8299 )
  );
  LUT6 #(
    .INIT ( 64'hAAF0AAF0AACCAA00 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT4210  (
    .I0(basesoc_sdram_bandwidth_nwrites_status[3]),
    .I1(basesoc_sdram_bandwidth_nreads_status[11]),
    .I2(basesoc_sdram_bandwidth_nreads_status[19]),
    .I3(\_n6891<5>1_FRB_4454 ),
    .I4(\_n6879<5>1_FRB_4453 ),
    .I5(\_n6876<5>1_FRB_4455 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT429_8255 )
  );
  LUT6 #(
    .INIT ( 64'hAAF0AAF0AACCAA00 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT3210  (
    .I0(basesoc_sdram_bandwidth_nwrites_status[2]),
    .I1(basesoc_sdram_bandwidth_nreads_status[10]),
    .I2(basesoc_sdram_bandwidth_nreads_status[18]),
    .I3(\_n6891<5>1_FRB_4454 ),
    .I4(\_n6879<5>1_FRB_4453 ),
    .I5(\_n6876<5>1_FRB_4455 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT329_8268 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank3_dfii_pi1_baddress0_re1 (
    .I0(\basesoc_csrbankarray_csrbank3_sel<13>1_FRB_4452 ),
    .I1(basesoc_interface_we_966),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT2111 ),
    .O(basesoc_csrbankarray_csrbank3_dfii_pi1_baddress0_re)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata2_re1 (
    .I0(\basesoc_csrbankarray_csrbank3_sel<13>1_FRB_4452 ),
    .I1(basesoc_interface_we_966),
    .I2(_n6852),
    .O(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata2_re)
  );
  LUT5 #(
    .INIT ( 32'hF5A3C5A0 ))
  \VexRiscv/Mmux_execute_SrcPlugin_less11  (
    .I0(\VexRiscv/decode_to_execute_SRC_LESS_UNSIGNED_6790 ),
    .I1(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_6680 ),
    .I2(\VexRiscv/_zz_167_ [31]),
    .I3(\VexRiscv/_zz_162_ [31]),
    .I4(\VexRiscv/_zz_313_ [31]),
    .O(\VexRiscv/execute_SrcPlugin_less )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFEFFFFFFFAF ))
  \VexRiscv/_zz_225_1  (
    .I0(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .I1(\VexRiscv/IBusCachedPlugin_decodePrediction_cmd_hadBranch ),
    .I2(\VexRiscv/_n53781 ),
    .I3(\VexRiscv/CsrPlugin_jumpInterface_valid ),
    .I4(\VexRiscv/BranchPlugin_jumpInterface_valid ),
    .I5(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_valid1 ),
    .O(\VexRiscv/_zz_225_ )
  );
  LUT6 #(
    .INIT ( 64'h55455555FFFFFFFF ))
  \VexRiscv/_n537811  (
    .I0(\VexRiscv/dataCache_1_/loader_valid_7944 ),
    .I1(\VexRiscv/dataCache_1_/stageB_mmuRsp_isIoAccess_8013 ),
    .I2(\VexRiscv/dataCache_1_/stageB_waysHits_0_7977 ),
    .I3(\VexRiscv/memory_to_writeBack_MEMORY_WR_7485 ),
    .I4(\VexRiscv/dataCache_1_/stageB_colisions_0_7976 ),
    .I5(\VexRiscv/_zz_260_ ),
    .O(\VexRiscv/_n53781 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF0000FFFEFFFE ))
  Mmux_rhs_array_muxed3611 (
    .I0(\VexRiscv/_zz_212_ [2]),
    .I1(\VexRiscv/_zz_212_ [1]),
    .I2(\VexRiscv/_zz_212_ [0]),
    .I3(\VexRiscv/IBusCachedPlugin_cache_io_mem_cmd_valid ),
    .I4(\VexRiscv/_zz_136_ ),
    .I5(basesoc_grant_1671),
    .O(\cache_state_FSM_FFd3-In1 )
  );
  LUT6 #(
    .INIT ( 64'h0000000101010101 ))
  \VexRiscv/execute_arbitration_isStuck_inv271  (
    .I0(\VexRiscv/memory_arbitration_haltItself ),
    .I1(\VexRiscv/dataCache_1__io_cpu_writeBack_haltIt ),
    .I2(N308),
    .I3(\VexRiscv/writeBack_arbitration_isValid_6597 ),
    .I4(\VexRiscv/memory_arbitration_isValid_6598 ),
    .I5(\VexRiscv/_zz_244_ ),
    .O(\VexRiscv/execute_arbitration_isStuck_inv )
  );
  LUT6 #(
    .INIT ( 64'hFF15FB11EE04EA00 ))
  \VexRiscv/Sh861  (
    .I0(\VexRiscv/_zz_167_ [4]),
    .I1(\VexRiscv/_zz_167_ [2]),
    .I2(\VexRiscv/_zz_167_ [3]),
    .I3(\VexRiscv/Sh32 ),
    .I4(\VexRiscv/Sh24 ),
    .I5(\VexRiscv/Sh491 ),
    .O(\VexRiscv/Sh86 )
  );
  LUT6 #(
    .INIT ( 64'hFFFBEEEA15110400 ))
  \VexRiscv/Sh871  (
    .I0(\VexRiscv/_zz_167_ [4]),
    .I1(\VexRiscv/_zz_167_ [2]),
    .I2(\VexRiscv/_zz_167_ [3]),
    .I3(\VexRiscv/Sh25 ),
    .I4(\VexRiscv/Sh501 ),
    .I5(\VexRiscv/Sh32 ),
    .O(\VexRiscv/Sh87 )
  );
  LUT6 #(
    .INIT ( 64'hFFFBEEEA15110400 ))
  \VexRiscv/Sh881  (
    .I0(\VexRiscv/_zz_167_ [4]),
    .I1(\VexRiscv/_zz_167_ [2]),
    .I2(\VexRiscv/_zz_167_ [3]),
    .I3(\VexRiscv/Sh26 ),
    .I4(\VexRiscv/Sh511 ),
    .I5(\VexRiscv/Sh32 ),
    .O(\VexRiscv/Sh88 )
  );
  LUT6 #(
    .INIT ( 64'hFFFBEEEA15110400 ))
  \VexRiscv/Sh891  (
    .I0(\VexRiscv/_zz_167_ [4]),
    .I1(\VexRiscv/_zz_167_ [2]),
    .I2(\VexRiscv/_zz_167_ [3]),
    .I3(\VexRiscv/Sh27 ),
    .I4(\VexRiscv/Sh521 ),
    .I5(\VexRiscv/Sh32 ),
    .O(\VexRiscv/Sh89 )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src1121  (
    .I0(\VexRiscv/decode_to_execute_RS1 [1]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [1])
  );
  LUT6 #(
    .INIT ( 64'hFFFBEEEA15110400 ))
  \VexRiscv/Sh79_SW0  (
    .I0(\VexRiscv/_zz_167_ [3]),
    .I1(\VexRiscv/_zz_167_ [0]),
    .I2(\VexRiscv/_zz_167_ [1]),
    .I3(\VexRiscv/execute_FullBarrelShifterPlugin_reversed [30]),
    .I4(\VexRiscv/Sh281_4721 ),
    .I5(\VexRiscv/Sh32 ),
    .O(N110)
  );
  LUT5 #(
    .INIT ( 32'h55955555 ))
  \Mcount_basesoc_uart_tx_fifo_level0_lut<3>1  (
    .I0(basesoc_uart_tx_fifo_level0[3]),
    .I1(basesoc_interface_we_966),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT121 ),
    .I3(basesoc_uart_tx_trigger),
    .I4(basesoc_csrbankarray_csrbank6_sel),
    .O(Mcount_basesoc_uart_tx_fifo_level0_lut[3])
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \VexRiscv/Mmux_n2800121  (
    .I0(\VexRiscv/decode_to_execute_RS2 [1]),
    .I1(\VexRiscv/decode_to_execute_RS2 [31]),
    .I2(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_6787 ),
    .O(\VexRiscv/n2800 [1])
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \VexRiscv/Mmux_n2800231  (
    .I0(\VexRiscv/decode_to_execute_RS2 [2]),
    .I1(\VexRiscv/decode_to_execute_RS2 [31]),
    .I2(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_6787 ),
    .O(\VexRiscv/n2800 [2])
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \VexRiscv/Mmux_n2800261  (
    .I0(\VexRiscv/decode_to_execute_RS2 [3]),
    .I1(\VexRiscv/decode_to_execute_RS2 [31]),
    .I2(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_6787 ),
    .O(\VexRiscv/n2800 [3])
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \VexRiscv/Mmux_n2800271  (
    .I0(\VexRiscv/decode_to_execute_RS2 [4]),
    .I1(\VexRiscv/decode_to_execute_RS2 [31]),
    .I2(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_6787 ),
    .O(\VexRiscv/n2800 [4])
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \VexRiscv/Mmux_n2800281  (
    .I0(\VexRiscv/decode_to_execute_RS2 [5]),
    .I1(\VexRiscv/decode_to_execute_RS2 [31]),
    .I2(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_6787 ),
    .O(\VexRiscv/n2800 [5])
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \VexRiscv/Mmux_n2800291  (
    .I0(\VexRiscv/decode_to_execute_RS2 [6]),
    .I1(\VexRiscv/decode_to_execute_RS2 [31]),
    .I2(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_6787 ),
    .O(\VexRiscv/n2800 [6])
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \VexRiscv/Mmux_n2800301  (
    .I0(\VexRiscv/decode_to_execute_RS2 [7]),
    .I1(\VexRiscv/decode_to_execute_RS2 [31]),
    .I2(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_6787 ),
    .O(\VexRiscv/n2800 [7])
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \VexRiscv/Mmux_n2800311  (
    .I0(\VexRiscv/decode_to_execute_RS2 [8]),
    .I1(\VexRiscv/decode_to_execute_RS2 [31]),
    .I2(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_6787 ),
    .O(\VexRiscv/n2800 [8])
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \VexRiscv/Mmux_n2800321  (
    .I0(\VexRiscv/decode_to_execute_RS2 [9]),
    .I1(\VexRiscv/decode_to_execute_RS2 [31]),
    .I2(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_6787 ),
    .O(\VexRiscv/n2800 [9])
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \VexRiscv/Mmux_n280021  (
    .I0(\VexRiscv/decode_to_execute_RS2 [10]),
    .I1(\VexRiscv/decode_to_execute_RS2 [31]),
    .I2(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_6787 ),
    .O(\VexRiscv/n2800 [10])
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \VexRiscv/Mmux_n280031  (
    .I0(\VexRiscv/decode_to_execute_RS2 [11]),
    .I1(\VexRiscv/decode_to_execute_RS2 [31]),
    .I2(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_6787 ),
    .O(\VexRiscv/n2800 [11])
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \VexRiscv/Mmux_n280041  (
    .I0(\VexRiscv/decode_to_execute_RS2 [12]),
    .I1(\VexRiscv/decode_to_execute_RS2 [31]),
    .I2(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_6787 ),
    .O(\VexRiscv/n2800 [12])
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \VexRiscv/Mmux_n280051  (
    .I0(\VexRiscv/decode_to_execute_RS2 [13]),
    .I1(\VexRiscv/decode_to_execute_RS2 [31]),
    .I2(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_6787 ),
    .O(\VexRiscv/n2800 [13])
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \VexRiscv/Mmux_n280061  (
    .I0(\VexRiscv/decode_to_execute_RS2 [14]),
    .I1(\VexRiscv/decode_to_execute_RS2 [31]),
    .I2(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_6787 ),
    .O(\VexRiscv/n2800 [14])
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \VexRiscv/Mmux_n280071  (
    .I0(\VexRiscv/decode_to_execute_RS2 [15]),
    .I1(\VexRiscv/decode_to_execute_RS2 [31]),
    .I2(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_6787 ),
    .O(\VexRiscv/n2800 [15])
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \VexRiscv/Mmux_n280081  (
    .I0(\VexRiscv/decode_to_execute_RS2 [16]),
    .I1(\VexRiscv/decode_to_execute_RS2 [31]),
    .I2(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_6787 ),
    .O(\VexRiscv/n2800 [16])
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \VexRiscv/Mmux_n280091  (
    .I0(\VexRiscv/decode_to_execute_RS2 [17]),
    .I1(\VexRiscv/decode_to_execute_RS2 [31]),
    .I2(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_6787 ),
    .O(\VexRiscv/n2800 [17])
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \VexRiscv/Mmux_n2800101  (
    .I0(\VexRiscv/decode_to_execute_RS2 [18]),
    .I1(\VexRiscv/decode_to_execute_RS2 [31]),
    .I2(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_6787 ),
    .O(\VexRiscv/n2800 [18])
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  basesoc_csrbankarray_csrbank7_tuning_word3_re1 (
    .I0(\basesoc_csrbankarray_csrbank1_sel<13>1_4420 ),
    .I1(basesoc_interface_we_966),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[12] ),
    .I4(\basesoc_interface_adr[0] ),
    .I5(\basesoc_interface_adr[10] ),
    .O(basesoc_csrbankarray_csrbank7_tuning_word3_re)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_csrbankarray_csrbank7_tuning_word2_re1 (
    .I0(\basesoc_interface_adr[12] ),
    .I1(\basesoc_interface_adr[10] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(basesoc_interface_we_966),
    .I4(\basesoc_csrbankarray_csrbank1_sel<13>1_4420 ),
    .I5(\basesoc_interface_adr[0] ),
    .O(basesoc_csrbankarray_csrbank7_tuning_word2_re)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_csrbankarray_csrbank7_tuning_word1_re1 (
    .I0(\basesoc_interface_adr[12] ),
    .I1(\basesoc_interface_adr[10] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_interface_we_966),
    .I4(\basesoc_csrbankarray_csrbank1_sel<13>1_4420 ),
    .I5(\basesoc_interface_adr[1] ),
    .O(basesoc_csrbankarray_csrbank7_tuning_word1_re)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_csrbankarray_csrbank7_tuning_word0_re1 (
    .I0(\basesoc_interface_adr[10] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[12] ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_csrbankarray_csrbank1_sel<13>1_4420 ),
    .I5(basesoc_interface_we_966),
    .O(basesoc_csrbankarray_csrbank7_tuning_word0_re)
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \VexRiscv/Mmux_n2800111  (
    .I0(\VexRiscv/decode_to_execute_RS2 [19]),
    .I1(\VexRiscv/decode_to_execute_RS2 [31]),
    .I2(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_6787 ),
    .O(\VexRiscv/n2800 [19])
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \VexRiscv/Mmux_n2800131  (
    .I0(\VexRiscv/decode_to_execute_RS2 [20]),
    .I1(\VexRiscv/decode_to_execute_RS2 [31]),
    .I2(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_6787 ),
    .O(\VexRiscv/n2800 [20])
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \VexRiscv/Mmux_n2800141  (
    .I0(\VexRiscv/decode_to_execute_RS2 [21]),
    .I1(\VexRiscv/decode_to_execute_RS2 [31]),
    .I2(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_6787 ),
    .O(\VexRiscv/n2800 [21])
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \VexRiscv/Mmux_n2800151  (
    .I0(\VexRiscv/decode_to_execute_RS2 [22]),
    .I1(\VexRiscv/decode_to_execute_RS2 [31]),
    .I2(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_6787 ),
    .O(\VexRiscv/n2800 [22])
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \VexRiscv/Mmux_n2800161  (
    .I0(\VexRiscv/decode_to_execute_RS2 [23]),
    .I1(\VexRiscv/decode_to_execute_RS2 [31]),
    .I2(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_6787 ),
    .O(\VexRiscv/n2800 [23])
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \VexRiscv/Mmux_n2800171  (
    .I0(\VexRiscv/decode_to_execute_RS2 [24]),
    .I1(\VexRiscv/decode_to_execute_RS2 [31]),
    .I2(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_6787 ),
    .O(\VexRiscv/n2800 [24])
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \VexRiscv/Mmux_n2800181  (
    .I0(\VexRiscv/decode_to_execute_RS2 [25]),
    .I1(\VexRiscv/decode_to_execute_RS2 [31]),
    .I2(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_6787 ),
    .O(\VexRiscv/n2800 [25])
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \VexRiscv/Mmux_n2800191  (
    .I0(\VexRiscv/decode_to_execute_RS2 [26]),
    .I1(\VexRiscv/decode_to_execute_RS2 [31]),
    .I2(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_6787 ),
    .O(\VexRiscv/n2800 [26])
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \VexRiscv/Mmux_n2800201  (
    .I0(\VexRiscv/decode_to_execute_RS2 [27]),
    .I1(\VexRiscv/decode_to_execute_RS2 [31]),
    .I2(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_6787 ),
    .O(\VexRiscv/n2800 [27])
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \VexRiscv/Mmux_n2800211  (
    .I0(\VexRiscv/decode_to_execute_RS2 [28]),
    .I1(\VexRiscv/decode_to_execute_RS2 [31]),
    .I2(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_6787 ),
    .O(\VexRiscv/n2800 [28])
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \VexRiscv/Mmux_n2800221  (
    .I0(\VexRiscv/decode_to_execute_RS2 [29]),
    .I1(\VexRiscv/decode_to_execute_RS2 [31]),
    .I2(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_6787 ),
    .O(\VexRiscv/n2800 [29])
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \VexRiscv/Mmux_n2800241  (
    .I0(\VexRiscv/decode_to_execute_RS2 [30]),
    .I1(\VexRiscv/decode_to_execute_RS2 [31]),
    .I2(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_6787 ),
    .O(\VexRiscv/n2800 [30])
  );
  LUT6 #(
    .INIT ( 64'hF0F0F0F0CCAACC00 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT227  (
    .I0(basesoc_sdram_bandwidth_nwrites_status[9]),
    .I1(basesoc_sdram_bandwidth_nwrites_status[17]),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full[1]),
    .I3(\_n6885<5>1_FRB_4430 ),
    .I4(\_n6888<5>1_FRB_4413 ),
    .I5(_n68041_FRB_4432),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT226_8278 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0F0F0CCAACC00 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT117  (
    .I0(basesoc_sdram_bandwidth_nwrites_status[8]),
    .I1(basesoc_sdram_bandwidth_nwrites_status[16]),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full[0]),
    .I3(\_n6885<5>1_FRB_4430 ),
    .I4(\_n6888<5>1_FRB_4413 ),
    .I5(_n68041_FRB_4432),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT116_8298 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0F0F0CCAACC00 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT429  (
    .I0(basesoc_sdram_bandwidth_nwrites_status[11]),
    .I1(basesoc_sdram_bandwidth_nwrites_status[19]),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full[3]),
    .I3(\_n6885<5>1_FRB_4430 ),
    .I4(\_n6888<5>1_FRB_4413 ),
    .I5(_n68041_FRB_4432),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT428_8254 )
  );
  LUT6 #(
    .INIT ( 64'hF0F0F0F0CCAACC00 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT329  (
    .I0(basesoc_sdram_bandwidth_nwrites_status[10]),
    .I1(basesoc_sdram_bandwidth_nwrites_status[18]),
    .I2(basesoc_sdram_phaseinjector0_address_storage_full[2]),
    .I3(\_n6885<5>1_FRB_4430 ),
    .I4(\_n6888<5>1_FRB_4413 ),
    .I5(_n68041_FRB_4432),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT328_8267 )
  );
  LUT6 #(
    .INIT ( 64'h4454444445554545 ))
  \VexRiscv/writeBack_arbitration_isStuck_CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack_AND_1380_o1  (
    .I0(\VexRiscv/CsrPlugin_exception ),
    .I1(\VexRiscv/dataCache_1_/_zz_13_ ),
    .I2(\VexRiscv/_zz_260_ ),
    .I3(N3321),
    .I4(\VexRiscv/dataCache_1_/Mmux_GND_17_o_stageB_mmuRsp_physicalAddress[2]_MUX_1373_o11 ),
    .I5(\VexRiscv/dataCache_1_/stageB_flusher_valid_7967 ),
    .O(\VexRiscv/writeBack_arbitration_isStuck_CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack_AND_1380_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF88888088 ))
  _n5423_inv1 (
    .I0(basesoc_uart_phy_uart_clk_txen_681),
    .I1(basesoc_uart_phy_tx_busy_1641),
    .I2(basesoc_uart_phy_tx_bitcount[2]),
    .I3(basesoc_uart_phy_tx_bitcount[3]),
    .I4(basesoc_uart_phy_tx_bitcount[1]),
    .I5(basesoc_uart_phy_sink_valid_basesoc_uart_phy_sink_ready_AND_590_o),
    .O(_n5423_inv)
  );
  LUT6 #(
    .INIT ( 64'hFF7F7F7F007F7F7F ))
  \VexRiscv/Mmux_CsrPlugin_mstatus_MIE_CsrPlugin_mstatus_MIE_MUX_1606_o121  (
    .I0(\VexRiscv/memory_to_writeBack_ENV_CTRL_0_6746 ),
    .I1(\VexRiscv/writeBack_arbitration_isValid_6597 ),
    .I2(\VexRiscv/zz_258_[1]_PWR_23_o_equal_749_o ),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_758_o ),
    .I4(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .I5(\VexRiscv/execute_CsrPlugin_writeData [11]),
    .O(\VexRiscv/_n4813 [0])
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  \spiflash_bus_cyc_spiflash_counter[8]_AND_607_o11  (
    .I0(rhs_array_muxed32[28]),
    .I1(\spiflash_counter[8]_GND_1_o_equal_1131_o ),
    .I2(rhs_array_muxed32[26]),
    .I3(\cache_state_FSM_FFd3-In1 ),
    .I4(rhs_array_muxed32[27]),
    .I5(\spiflash_i[1]_PWR_1_o_equal_1126_o ),
    .O(\spiflash_bus_cyc_spiflash_counter[8]_AND_607_o )
  );
  LUT6 #(
    .INIT ( 64'hBAAAAAAA30000000 ))
  \VexRiscv/_n8814<31>  (
    .I0(\VexRiscv/_zz_210_ [31]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [22]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [26]),
    .I3(N184),
    .I4(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o<11>1_4628 ),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_23_o_equal_657_o ),
    .O(\VexRiscv/_n8814[31] )
  );
  LUT6 #(
    .INIT ( 64'hBAAAAAAA30000000 ))
  \VexRiscv/_n8822<2>  (
    .I0(\VexRiscv/_zz_210_ [2]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [22]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [26]),
    .I3(N2201),
    .I4(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o<11>1_4628 ),
    .I5(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_23_o_equal_657_o ),
    .O(\VexRiscv/_n8822 [2])
  );
  LUT6 #(
    .INIT ( 64'h56555455FDFF5655 ))
  \VexRiscv/Mmux__zz_42_3_SW0  (
    .I0(\VexRiscv/_zz_167_ [11]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [11]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I5(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .O(N136)
  );
  LUT6 #(
    .INIT ( 64'hFFFF8000FFFFFFFF ))
  _n5486_inv11 (
    .I0(basesoc_sdram_bandwidth_period_756),
    .I1(\cache_state_FSM_FFd3-In1 ),
    .I2(basesoc_slave_sel[2]),
    .I3(spiflash_clk1_1152),
    .I4(\spiflash_counter[8]_PWR_1_o_equal_1137_o ),
    .I5(\spiflash_counter[8]_GND_1_o_equal_1131_o ),
    .O(_n5486_inv)
  );
  LUT6 #(
    .INIT ( 64'h56555455FDFF5655 ))
  \VexRiscv/Mmux__zz_42_32_SW0  (
    .I0(\VexRiscv/_zz_167_ [9]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [9]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I5(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .O(N128)
  );
  LUT6 #(
    .INIT ( 64'h56555455FDFF5655 ))
  \VexRiscv/Mmux__zz_42_2_SW0  (
    .I0(\VexRiscv/_zz_167_ [10]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [10]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I5(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .O(N132)
  );
  LUT6 #(
    .INIT ( 64'h56555455FDFF5655 ))
  \VexRiscv/Mmux__zz_42_30_SW0  (
    .I0(\VexRiscv/_zz_167_ [7]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [7]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I5(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .O(N1441)
  );
  LUT6 #(
    .INIT ( 64'h56555455FDFF5655 ))
  \VexRiscv/Mmux__zz_42_31_SW0  (
    .I0(\VexRiscv/_zz_167_ [8]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [8]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I5(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .O(N172)
  );
  LUT6 #(
    .INIT ( 64'h56555455FDFF5655 ))
  \VexRiscv/Mmux__zz_42_29_SW0  (
    .I0(\VexRiscv/_zz_167_ [6]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [6]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I5(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .O(N198)
  );
  LUT6 #(
    .INIT ( 64'h56555455FDFF5655 ))
  \VexRiscv/Mmux__zz_42_28_SW0  (
    .I0(\VexRiscv/_zz_167_ [5]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [5]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I5(\VexRiscv/decode_to_execute_ALU_BITWISE_CTRL [0]),
    .O(N2021)
  );
  LUT5 #(
    .INIT ( 32'h0040AAEA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]_DBusCachedPlugin_exceptionBus_payload_code[3]_mux_817_OUT11  (
    .I0(\VexRiscv/DBusCachedPlugin_exceptionBus_valid ),
    .I1(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_1_6641 ),
    .I2(\VexRiscv/_zz_250_ ),
    .I3(\VexRiscv/IBusCachedPlugin_fetcherHalt ),
    .I4(\VexRiscv/dataCache_1__io_cpu_writeBack_unalignedAccess ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]_DBusCachedPlugin_exceptionBus_payload_code[3]_mux_817_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  basesoc_csrbankarray_csrbank5_en0_re1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[4] ),
    .I5(basesoc_csrbankarray_csrbank5_sel_basesoc_csrbankarray_interface5_bank_bus_we_AND_474_o),
    .O(basesoc_csrbankarray_csrbank5_en0_re)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  basesoc_timer0_update_value_re1 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[4] ),
    .I5(basesoc_csrbankarray_csrbank5_sel_basesoc_csrbankarray_interface5_bank_bus_we_AND_474_o),
    .O(basesoc_timer0_update_value_re)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  basesoc_csrbankarray_csrbank5_reload0_re1 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(basesoc_csrbankarray_csrbank5_sel_basesoc_csrbankarray_interface5_bank_bus_we_AND_474_o),
    .I4(\basesoc_interface_adr[0] ),
    .I5(\basesoc_interface_adr[2] ),
    .O(basesoc_csrbankarray_csrbank5_reload0_re)
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_519_o1261  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1132_o ),
    .I1(spiflash_sr[9]),
    .I2(spiflash_clk1_1152),
    .I3(basesoc_sdram_bandwidth_period_756),
    .I4(spiflash_sr[8]),
    .O(\spiflash_sr[31]_GND_1_o_MUX_519_o )
  );
  LUT5 #(
    .INIT ( 32'h54440444 ))
  \Mmux_spiflash_sr[31]_GND_1_o_MUX_519_o1110  (
    .I0(\spiflash_counter[8]_GND_1_o_equal_1132_o ),
    .I1(spiflash_sr[8]),
    .I2(spiflash_clk1_1152),
    .I3(basesoc_sdram_bandwidth_period_756),
    .I4(spiflash_sr[7]),
    .O(\spiflash_sr[31]_GND_1_o_MUX_520_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFAAA8 ))
  \VexRiscv/memory_arbitration_isFlushed1  (
    .I0(\VexRiscv/_zz_260_ ),
    .I1(\VexRiscv/dataCache_1__io_cpu_redo ),
    .I2(\VexRiscv/dataCache_1__io_cpu_writeBack_accessError ),
    .I3(\VexRiscv/dataCache_1__io_cpu_writeBack_unalignedAccess ),
    .I4(\VexRiscv/_zz_257_ ),
    .I5(\VexRiscv/_zz_256__6364 ),
    .O(\VexRiscv/memory_arbitration_isFlushed )
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  \VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_663_o<11>1  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [22]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [26]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I4(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o<11>1_4628 ),
    .O(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_663_o )
  );
  LUT4 #(
    .INIT ( 16'hAA59 ))
  _n5466_inv1 (
    .I0(basesoc_uart_rx_fifo_wrport_we),
    .I1(basesoc_uart_rx_fifo_readable_1646),
    .I2(basesoc_uart_rx_clear),
    .I3(n0074),
    .O(_n5466_inv)
  );
  LUT3 #(
    .INIT ( 8'h51 ))
  basesoc_uart_rx_fifo_do_read1 (
    .I0(n0074),
    .I1(basesoc_uart_rx_fifo_readable_1646),
    .I2(basesoc_uart_rx_clear),
    .O(basesoc_uart_rx_fifo_do_read)
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \VexRiscv/Madd_memory_DivPlugin_div_counter_value[5]__zz_349_[5]_add_695_OUT_cy<3>11  (
    .I0(\VexRiscv/memory_DivPlugin_div_counter_value [3]),
    .I1(\VexRiscv/memory_DivPlugin_div_counter_value [2]),
    .I2(\VexRiscv/memory_DivPlugin_div_counter_value [1]),
    .I3(\VexRiscv/memory_DivPlugin_div_counter_value [0]),
    .I4(\VexRiscv/memory_arbitration_haltItself ),
    .O(\VexRiscv/Madd_memory_DivPlugin_div_counter_value[5]__zz_349_[5]_add_695_OUT_cy<3> )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank3_dfii_pi1_address0_re1 (
    .I0(\basesoc_csrbankarray_csrbank3_sel<13>1_FRB_4452 ),
    .I1(basesoc_interface_we_966),
    .I2(_n6843),
    .O(basesoc_csrbankarray_csrbank3_dfii_pi1_address0_re)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank3_dfii_pi0_command0_re1 (
    .I0(\basesoc_csrbankarray_csrbank3_sel<13>1_FRB_4452 ),
    .I1(basesoc_interface_we_966),
    .I2(_n6795),
    .O(basesoc_csrbankarray_csrbank3_dfii_pi0_command0_re)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata3_re1 (
    .I0(\basesoc_csrbankarray_csrbank3_sel<13>1_FRB_4452 ),
    .I1(basesoc_interface_we_966),
    .I2(_n6849),
    .O(basesoc_csrbankarray_csrbank3_dfii_pi1_wrdata3_re)
  );
  LUT6 #(
    .INIT ( 64'hEFEEEAEE45444044 ))
  \VexRiscv/Sh2711  (
    .I0(\VexRiscv/_zz_167_ [1]),
    .I1(\VexRiscv/_zz_162_ [28]),
    .I2(\VexRiscv/decode_to_execute_SHIFT_CTRL [1]),
    .I3(\VexRiscv/decode_to_execute_SHIFT_CTRL [0]),
    .I4(\VexRiscv/_zz_162_ [3]),
    .I5(\VexRiscv/execute_FullBarrelShifterPlugin_reversed [30]),
    .O(\VexRiscv/Sh271_4754 )
  );
  LUT6 #(
    .INIT ( 64'hFEFAEEAAFCF0CC00 ))
  basesoc_sdram_read_available_SW1 (
    .I0(basesoc_sdram_bankmachine3_cmd_payload_is_read),
    .I1(basesoc_sdram_bankmachine2_cmd_payload_is_read),
    .I2(basesoc_sdram_bankmachine1_cmd_payload_is_read),
    .I3(basesoc_sdram_bankmachine2_cmd_valid),
    .I4(basesoc_sdram_bankmachine1_cmd_valid),
    .I5(basesoc_sdram_bankmachine3_cmd_valid),
    .O(N3541)
  );
  LUT5 #(
    .INIT ( 32'hFFFF4000 ))
  basesoc_sdram_read_available (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1235),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1234),
    .I2(roundrobin0_grant_roundrobin3_grant_OR_332_o1_4581),
    .I3(basesoc_sdram_bankmachine0_cmd_valid),
    .I4(N3541),
    .O(basesoc_sdram_read_available_4595)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFFE ))
  \VexRiscv/zz_208__execute_RS2[31]_AND_1379_o8_SW0  (
    .I0(\VexRiscv/zz_208__execute_RS2[31]_AND_1379_o1_8640 ),
    .I1(\VexRiscv/zz_208__execute_RS2[31]_AND_1379_o2_8641 ),
    .I2(\VexRiscv/zz_208__execute_RS2[31]_AND_1379_o3_8642 ),
    .I3(\VexRiscv/zz_208__execute_RS2[31]_AND_1379_o4_8643 ),
    .I4(\VexRiscv/zz_208__execute_RS2[31]_AND_1379_o5_8644 ),
    .I5(\VexRiscv/zz_208__execute_RS2[31]_AND_1379_o6_8645 ),
    .O(N3561)
  );
  LUT6 #(
    .INIT ( 64'hA0A8080008000800 ))
  \VexRiscv/zz_208__execute_RS2[31]_AND_1379_o8  (
    .I0(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_6787 ),
    .I1(N3561),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/decode_to_execute_RS2 [31]),
    .I4(\VexRiscv/decode_to_execute_RS1 [31]),
    .I5(\VexRiscv/decode_to_execute_IS_DIV_6784 ),
    .O(\VexRiscv/zz_208__execute_RS2[31]_AND_1379_o )
  );
  LUT6 #(
    .INIT ( 64'h000200020002888A ))
  \basesoc_slave_sel<0><28>1  (
    .I0(rhs_array_muxed32[26]),
    .I1(basesoc_grant_1671),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [30]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [29]),
    .I4(\VexRiscv/_zz_138_ [30]),
    .I5(\VexRiscv/_zz_138_ [29]),
    .O(basesoc_slave_sel[0])
  );
  LUT6 #(
    .INIT ( 64'h08002A2208000800 ))
  \basesoc_slave_sel<1><28>1  (
    .I0(rhs_array_muxed32[28]),
    .I1(basesoc_grant_1671),
    .I2(\VexRiscv/_zz_138_ [28]),
    .I3(\VexRiscv/_zz_138_ [29]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [28]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [29]),
    .O(basesoc_slave_sel[1])
  );
  LUT5 #(
    .INIT ( 32'hA8888888 ))
  basesoc_tag_port_we1 (
    .I0(cache_state_FSM_FFd3_3738),
    .I1(cache_state_FSM_FFd2_3739),
    .I2(\basesoc_tag_do_tag[20]_GND_1_o_equal_389_o ),
    .I3(basesoc_grant_1671),
    .I4(\VexRiscv/_zz_137__457 ),
    .O(basesoc_tag_port_we)
  );
  LUT5 #(
    .INIT ( 32'hAEAAFFFF ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In2  (
    .I0(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I1(roundrobin0_grant_roundrobin3_grant_OR_332_o1_4581),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1235),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1234),
    .I4(basesoc_sdram_bankmachine0_cmd_valid),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In2_8438 )
  );
  LUT5 #(
    .INIT ( 32'hFF80FFFF ))
  \VexRiscv/_n5431_inv1  (
    .I0(\VexRiscv/execute_to_memory_BRANCH_CALC [1]),
    .I1(\VexRiscv/execute_to_memory_BRANCH_DO_6681 ),
    .I2(\VexRiscv/memory_arbitration_isValid_6598 ),
    .I3(\VexRiscv/DBusCachedPlugin_exceptionBus_valid ),
    .I4(\VexRiscv/_n5427 ),
    .O(\VexRiscv/_n5431_inv )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFF8888888 ))
  \VexRiscv/_n5573_inv1  (
    .I0(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_758_o ),
    .I1(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .I2(\VexRiscv/writeBack_arbitration_isValid_6597 ),
    .I3(\VexRiscv/memory_to_writeBack_ENV_CTRL_0_6746 ),
    .I4(\VexRiscv/zz_258_[1]_PWR_23_o_equal_749_o ),
    .I5(\VexRiscv/_zz_256__6364 ),
    .O(\VexRiscv/_n5573_inv )
  );
  LUT6 #(
    .INIT ( 64'hFF7F7F7F007F7F7F ))
  \VexRiscv/Mmux_CsrPlugin_mstatus_MIE_CsrPlugin_mstatus_MIE_MUX_1606_o131  (
    .I0(\VexRiscv/memory_to_writeBack_ENV_CTRL_0_6746 ),
    .I1(\VexRiscv/writeBack_arbitration_isValid_6597 ),
    .I2(\VexRiscv/zz_258_[1]_PWR_23_o_equal_749_o ),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_758_o ),
    .I4(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .I5(\VexRiscv/execute_CsrPlugin_writeData [12]),
    .O(\VexRiscv/_n4813 [1])
  );
  LUT4 #(
    .INIT ( 16'hEFEE ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT1121  (
    .I0(_n6849),
    .I1(\_n6885<5>1_FRB_4430 ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT121 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT112 )
  );
  LUT5 #(
    .INIT ( 32'hEFFF4555 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]_DBusCachedPlugin_exceptionBus_payload_code[3]_mux_817_OUT21  (
    .I0(\VexRiscv/DBusCachedPlugin_exceptionBus_valid ),
    .I1(\VexRiscv/IBusCachedPlugin_fetcherHalt ),
    .I2(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_1_6641 ),
    .I3(\VexRiscv/_zz_250_ ),
    .I4(\VexRiscv/memory_to_writeBack_MEMORY_WR_7485 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]_DBusCachedPlugin_exceptionBus_payload_code[3]_mux_817_OUT<1> )
  );
  LUT4 #(
    .INIT ( 16'hAA59 ))
  _n5459_inv1 (
    .I0(basesoc_uart_tx_fifo_wrport_we),
    .I1(basesoc_uart_tx_fifo_readable_1645),
    .I2(basesoc_uart_phy_sink_ready_648),
    .I3(n0053),
    .O(_n5459_inv)
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  basesoc_csrbankarray_csrbank5_load1_re1 (
    .I0(\basesoc_interface_adr[4] ),
    .I1(basesoc_csrbankarray_csrbank5_sel_basesoc_csrbankarray_interface5_bank_bus_we_AND_474_o),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[2] ),
    .I5(\basesoc_interface_adr[1] ),
    .O(basesoc_csrbankarray_csrbank5_load1_re)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  basesoc_csrbankarray_csrbank5_reload1_re1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_csrbankarray_csrbank5_sel_basesoc_csrbankarray_interface5_bank_bus_we_AND_474_o),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[4] ),
    .I4(\basesoc_interface_adr[0] ),
    .I5(\basesoc_interface_adr[2] ),
    .O(basesoc_csrbankarray_csrbank5_reload1_re)
  );
  LUT5 #(
    .INIT ( 32'h01000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1327_OUT91  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(memdat_3[6]),
    .I4(basesoc_csrbankarray_csrbank6_sel),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1327_OUT<6> )
  );
  LUT5 #(
    .INIT ( 32'h01000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1327_OUT81  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(memdat_3[5]),
    .I4(basesoc_csrbankarray_csrbank6_sel),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1327_OUT<5> )
  );
  LUT5 #(
    .INIT ( 32'h01000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1327_OUT71  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(memdat_3[4]),
    .I4(basesoc_csrbankarray_csrbank6_sel),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1327_OUT<4> )
  );
  LUT5 #(
    .INIT ( 32'h01000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1327_OUT61  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(memdat_3[3]),
    .I4(basesoc_csrbankarray_csrbank6_sel),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1327_OUT<3> )
  );
  LUT5 #(
    .INIT ( 32'h01000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1327_OUT51  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(memdat_3[2]),
    .I4(basesoc_csrbankarray_csrbank6_sel),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1327_OUT<2> )
  );
  LUT5 #(
    .INIT ( 32'h01000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1327_OUT101  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(memdat_3[7]),
    .I4(basesoc_csrbankarray_csrbank6_sel),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1327_OUT<7> )
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata3_re1 (
    .I0(\basesoc_csrbankarray_csrbank3_sel<13>1_FRB_4452 ),
    .I1(basesoc_interface_we_966),
    .I2(_n6810),
    .O(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata3_re)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata2_re1 (
    .I0(\basesoc_csrbankarray_csrbank3_sel<13>1_FRB_4452 ),
    .I1(basesoc_interface_we_966),
    .I2(_n6813),
    .O(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata2_re)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank3_dfii_pi0_baddress0_re1 (
    .I0(\basesoc_csrbankarray_csrbank3_sel<13>1_FRB_4452 ),
    .I1(basesoc_interface_we_966),
    .I2(_n6807),
    .O(basesoc_csrbankarray_csrbank3_dfii_pi0_baddress0_re)
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata1_re1 (
    .I0(\basesoc_csrbankarray_csrbank3_sel<13>1_FRB_4452 ),
    .I1(basesoc_interface_we_966),
    .I2(_n6816),
    .O(basesoc_csrbankarray_csrbank3_dfii_pi0_wrdata1_re)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF8808 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT63  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_ctrl_bus_errors[13]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT61_8127 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT6 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT62_8128 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF8808 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT53  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_ctrl_bus_errors[12]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT51_8131 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT5 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT52_8132 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF8808 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT43  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_ctrl_bus_errors[11]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT41_8135 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT4 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT42_8136 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF8808 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT33  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_ctrl_bus_errors[10]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT31_8139 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT3 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT32_8140 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF8808 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT23  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(basesoc_ctrl_bus_errors[9]),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT21_8143 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT2 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT22_8144 )
  );
  LUT5 #(
    .INIT ( 32'h0B0F0000 ))
  Mmux_rhs_array_muxed01_SW0 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1235),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1234),
    .I2(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I3(roundrobin0_grant_roundrobin3_grant_OR_332_o1_4581),
    .I4(basesoc_sdram_bankmachine0_cmd_valid),
    .O(N50)
  );
  LUT5 #(
    .INIT ( 32'hFF404040 ))
  ddrphy_rddata_en_SW1 (
    .I0(ddrphy_rddata_sr_2_BRB6_9506),
    .I1(ddrphy_rddata_sr_2_BRB7_9507),
    .I2(ddrphy_rddata_sr_2_BRB8_9508),
    .I3(ddrphy_rddata_sr_2_BRB9_9509),
    .I4(ddrphy_rddata_sr_2_BRB10_9510),
    .O(N995)
  );
  LUT6 #(
    .INIT ( 64'hDCCCCCCC10000000 ))
  ddrphy_rddata_en (
    .I0(ddrphy_rddata_sr_1_BRB0_9494),
    .I1(ddrphy_rddata_sr_1_BRB1_9495),
    .I2(ddrphy_rddata_sr_1_BRB2_9496),
    .I3(ddrphy_rddata_sr_1_BRB3_9497),
    .I4(ddrphy_rddata_sr_1_BRB4_9498),
    .I5(ddrphy_rddata_sr_1_BRB5_9499),
    .O(ddrphy_rddata_sr[1])
  );
  LUT4 #(
    .INIT ( 16'hEAC0 ))
  \VexRiscv/dataCache_1_/_zz_16__SW1  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_2_9647 ),
    .I1(\VexRiscv/memory_arbitration_isValid_1_9629 ),
    .I2(\VexRiscv/execute_to_memory_MEMORY_ENABLE_6990 ),
    .I3(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_6989 ),
    .O(N3621)
  );
  LUT5 #(
    .INIT ( 32'h01000000 ))
  \VexRiscv/dataCache_1_/_zz_16_  (
    .I0(\VexRiscv/dataCache_1_/loader_valid_7944 ),
    .I1(\VexRiscv/decode_to_execute_MEMORY_ENABLE_6991 ),
    .I2(N3621),
    .I3(\VexRiscv/decode_to_execute_MEMORY_MANAGMENT_6675 ),
    .I4(\VexRiscv/execute_arbitration_isValid_6599 ),
    .O(\VexRiscv/dataCache_1__io_cpu_flush_ready )
  );
  LUT6 #(
    .INIT ( 64'hFFFF7F77FFFFFFFF ))
  basesoc_sdram_cmd_valid31 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1320),
    .I1(basesoc_sdram_bankmachine2_row_opened_1659),
    .I2(basesoc_sdram_generator_done_846),
    .I3(refresher_state_FSM_FFd1_968),
    .I4(refresher_state_FSM_FFd2_967),
    .I5(basesoc_sdram_bankmachine2_row_hit),
    .O(basesoc_sdram_cmd_valid_mmx_out3)
  );
  LUT6 #(
    .INIT ( 64'hFFFF80007FFF0000 ))
  \VexRiscv/Mmux_decode_RS11103  (
    .I0(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_6883 ),
    .I1(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_6551 ),
    .I2(\VexRiscv/execute_arbitration_isValid_6599 ),
    .I3(\VexRiscv/_zz_181_ ),
    .I4(\VexRiscv/Mmux_decode_RS11102_8649 ),
    .I5(\VexRiscv/_zz_42_ [0]),
    .O(\VexRiscv/decode_RS2 [0])
  );
  LUT6 #(
    .INIT ( 64'hFFFF80007FFF0000 ))
  \VexRiscv/Mmux_decode_RS11433  (
    .I0(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_6883 ),
    .I1(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_6551 ),
    .I2(\VexRiscv/execute_arbitration_isValid_6599 ),
    .I3(\VexRiscv/_zz_180_ ),
    .I4(\VexRiscv/Mmux_decode_RS11431_8651 ),
    .I5(\VexRiscv/_zz_42_ [0]),
    .O(\VexRiscv/decode_RS1 [0])
  );
  LUT6 #(
    .INIT ( 64'hFFFF80007FFF0000 ))
  \VexRiscv/Mmux_decode_RS11343  (
    .I0(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_6883 ),
    .I1(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_6551 ),
    .I2(\VexRiscv/execute_arbitration_isValid_6599 ),
    .I3(\VexRiscv/_zz_181_ ),
    .I4(\VexRiscv/Mmux_decode_RS11341_8786 ),
    .I5(\VexRiscv/_zz_42_ [31]),
    .O(\VexRiscv/decode_RS2 [31])
  );
  LUT6 #(
    .INIT ( 64'hFFFF80007FFF0000 ))
  \VexRiscv/Mmux_decode_RS1253  (
    .I0(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_6883 ),
    .I1(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_6551 ),
    .I2(\VexRiscv/execute_arbitration_isValid_6599 ),
    .I3(\VexRiscv/_zz_180_ ),
    .I4(\VexRiscv/Mmux_decode_RS1251_8788 ),
    .I5(\VexRiscv/_zz_42_ [31]),
    .O(\VexRiscv/decode_RS1 [31])
  );
  LUT6 #(
    .INIT ( 64'h7775575522200200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub241  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_6680 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [30]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [30]),
    .I5(\VexRiscv/_zz_313_ [30]),
    .O(\VexRiscv/execute_SrcPlugin_addSub[30] )
  );
  LUT6 #(
    .INIT ( 64'hFFFF80007FFF0000 ))
  \VexRiscv/Mmux_decode_RS11333  (
    .I0(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_6883 ),
    .I1(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_6551 ),
    .I2(\VexRiscv/execute_arbitration_isValid_6599 ),
    .I3(\VexRiscv/_zz_181_ ),
    .I4(\VexRiscv/Mmux_decode_RS11331_8828 ),
    .I5(\VexRiscv/_zz_42_ [30]),
    .O(\VexRiscv/decode_RS2 [30])
  );
  LUT6 #(
    .INIT ( 64'hFFFF80007FFF0000 ))
  \VexRiscv/Mmux_decode_RS1243  (
    .I0(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_6883 ),
    .I1(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_6551 ),
    .I2(\VexRiscv/execute_arbitration_isValid_6599 ),
    .I3(\VexRiscv/_zz_180_ ),
    .I4(\VexRiscv/Mmux_decode_RS1241_8830 ),
    .I5(\VexRiscv/_zz_42_ [30]),
    .O(\VexRiscv/decode_RS1 [30])
  );
  LUT6 #(
    .INIT ( 64'h7775575522200200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub221  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_6680 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [29]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [29]),
    .I5(\VexRiscv/_zz_313_ [29]),
    .O(\VexRiscv/execute_SrcPlugin_addSub[29] )
  );
  LUT6 #(
    .INIT ( 64'hFFFF80007FFF0000 ))
  \VexRiscv/Mmux_decode_RS11314  (
    .I0(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_6883 ),
    .I1(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_6551 ),
    .I2(\VexRiscv/execute_arbitration_isValid_6599 ),
    .I3(\VexRiscv/_zz_181_ ),
    .I4(\VexRiscv/Mmux_decode_RS11312_8776 ),
    .I5(\VexRiscv/_zz_42_ [29]),
    .O(\VexRiscv/decode_RS2 [29])
  );
  LUT6 #(
    .INIT ( 64'hFFFF80007FFF0000 ))
  \VexRiscv/Mmux_decode_RS1223  (
    .I0(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_6883 ),
    .I1(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_6551 ),
    .I2(\VexRiscv/execute_arbitration_isValid_6599 ),
    .I3(\VexRiscv/_zz_180_ ),
    .I4(\VexRiscv/Mmux_decode_RS1221_8778 ),
    .I5(\VexRiscv/_zz_42_ [29]),
    .O(\VexRiscv/decode_RS1 [29])
  );
  LUT6 #(
    .INIT ( 64'h7775575522200200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub211  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_6680 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [28]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [28]),
    .I5(\VexRiscv/_zz_313_ [28]),
    .O(\VexRiscv/execute_SrcPlugin_addSub[28] )
  );
  LUT6 #(
    .INIT ( 64'hFFFF80007FFF0000 ))
  \VexRiscv/Mmux_decode_RS11303  (
    .I0(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_6883 ),
    .I1(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_6551 ),
    .I2(\VexRiscv/execute_arbitration_isValid_6599 ),
    .I3(\VexRiscv/_zz_181_ ),
    .I4(\VexRiscv/Mmux_decode_RS11301_8832 ),
    .I5(\VexRiscv/_zz_42_ [28]),
    .O(\VexRiscv/decode_RS2 [28])
  );
  LUT6 #(
    .INIT ( 64'hFFFF80007FFF0000 ))
  \VexRiscv/Mmux_decode_RS1215  (
    .I0(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_6883 ),
    .I1(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_6551 ),
    .I2(\VexRiscv/execute_arbitration_isValid_6599 ),
    .I3(\VexRiscv/_zz_180_ ),
    .I4(\VexRiscv/Mmux_decode_RS1212_8834 ),
    .I5(\VexRiscv/_zz_42_ [28]),
    .O(\VexRiscv/decode_RS1 [28])
  );
  LUT6 #(
    .INIT ( 64'h7775575522200200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub201  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_6680 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [27]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [27]),
    .I5(\VexRiscv/_zz_313_ [27]),
    .O(\VexRiscv/execute_SrcPlugin_addSub[27] )
  );
  LUT6 #(
    .INIT ( 64'hFFFF80007FFF0000 ))
  \VexRiscv/Mmux_decode_RS11293  (
    .I0(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_6883 ),
    .I1(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_6551 ),
    .I2(\VexRiscv/execute_arbitration_isValid_6599 ),
    .I3(\VexRiscv/_zz_181_ ),
    .I4(\VexRiscv/Mmux_decode_RS11291_8824 ),
    .I5(\VexRiscv/_zz_42_ [27]),
    .O(\VexRiscv/decode_RS2 [27])
  );
  LUT6 #(
    .INIT ( 64'hFFFF80007FFF0000 ))
  \VexRiscv/Mmux_decode_RS1203  (
    .I0(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_6883 ),
    .I1(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_6551 ),
    .I2(\VexRiscv/execute_arbitration_isValid_6599 ),
    .I3(\VexRiscv/_zz_180_ ),
    .I4(\VexRiscv/Mmux_decode_RS1201_8826 ),
    .I5(\VexRiscv/_zz_42_ [27]),
    .O(\VexRiscv/decode_RS1 [27])
  );
  LUT6 #(
    .INIT ( 64'h7775575522200200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub191  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_6680 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [26]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [26]),
    .I5(\VexRiscv/_zz_313_ [26]),
    .O(\VexRiscv/execute_SrcPlugin_addSub[26] )
  );
  LUT6 #(
    .INIT ( 64'hFFFF7FFF80000000 ))
  \VexRiscv/Mmux_decode_RS11283  (
    .I0(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_6883 ),
    .I1(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_6551 ),
    .I2(\VexRiscv/execute_arbitration_isValid_6599 ),
    .I3(\VexRiscv/_zz_181_ ),
    .I4(\VexRiscv/_zz_42_ [26]),
    .I5(\VexRiscv/Mmux_decode_RS11281_8820 ),
    .O(\VexRiscv/decode_RS2 [26])
  );
  LUT6 #(
    .INIT ( 64'hFFFF7FFF80000000 ))
  \VexRiscv/Mmux_decode_RS1193  (
    .I0(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_6883 ),
    .I1(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_6551 ),
    .I2(\VexRiscv/execute_arbitration_isValid_6599 ),
    .I3(\VexRiscv/_zz_180_ ),
    .I4(\VexRiscv/_zz_42_ [26]),
    .I5(\VexRiscv/Mmux_decode_RS1191_8822 ),
    .O(\VexRiscv/decode_RS1 [26])
  );
  LUT5 #(
    .INIT ( 32'h57550200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub301  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_6680 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [7]),
    .I4(\VexRiscv/_zz_313_ [7]),
    .O(\VexRiscv/execute_SrcPlugin_addSub[7] )
  );
  LUT6 #(
    .INIT ( 64'hFFFF7FFF80000000 ))
  \VexRiscv/Mmux_decode_RS11273  (
    .I0(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_6883 ),
    .I1(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_6551 ),
    .I2(\VexRiscv/execute_arbitration_isValid_6599 ),
    .I3(\VexRiscv/_zz_181_ ),
    .I4(\VexRiscv/_zz_42_ [25]),
    .I5(\VexRiscv/Mmux_decode_RS11271_8810 ),
    .O(\VexRiscv/decode_RS2 [25])
  );
  LUT6 #(
    .INIT ( 64'hFFFF7FFF80000000 ))
  \VexRiscv/Mmux_decode_RS1183  (
    .I0(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_6883 ),
    .I1(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_6551 ),
    .I2(\VexRiscv/execute_arbitration_isValid_6599 ),
    .I3(\VexRiscv/_zz_180_ ),
    .I4(\VexRiscv/_zz_42_ [25]),
    .I5(\VexRiscv/Mmux_decode_RS1181_8812 ),
    .O(\VexRiscv/decode_RS1 [25])
  );
  LUT6 #(
    .INIT ( 64'h7775575522200200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub171  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_6680 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [24]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [24]),
    .I5(\VexRiscv/_zz_313_ [24]),
    .O(\VexRiscv/execute_SrcPlugin_addSub[24] )
  );
  LUT6 #(
    .INIT ( 64'hFFFF7FFF80000000 ))
  \VexRiscv/Mmux_decode_RS11263  (
    .I0(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_6883 ),
    .I1(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_6551 ),
    .I2(\VexRiscv/execute_arbitration_isValid_6599 ),
    .I3(\VexRiscv/_zz_181_ ),
    .I4(\VexRiscv/_zz_42_ [24]),
    .I5(\VexRiscv/Mmux_decode_RS11261_8806 ),
    .O(\VexRiscv/decode_RS2 [24])
  );
  LUT6 #(
    .INIT ( 64'hFFFF7FFF80000000 ))
  \VexRiscv/Mmux_decode_RS1173  (
    .I0(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_6883 ),
    .I1(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_6551 ),
    .I2(\VexRiscv/execute_arbitration_isValid_6599 ),
    .I3(\VexRiscv/_zz_180_ ),
    .I4(\VexRiscv/_zz_42_ [24]),
    .I5(\VexRiscv/Mmux_decode_RS1171_8808 ),
    .O(\VexRiscv/decode_RS1 [24])
  );
  LUT6 #(
    .INIT ( 64'h7775575522200200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub161  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_6680 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [23]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [23]),
    .I5(\VexRiscv/_zz_313_ [23]),
    .O(\VexRiscv/execute_SrcPlugin_addSub[23] )
  );
  LUT6 #(
    .INIT ( 64'hFFFF7FFF80000000 ))
  \VexRiscv/Mmux_decode_RS11253  (
    .I0(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_6883 ),
    .I1(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_6551 ),
    .I2(\VexRiscv/execute_arbitration_isValid_6599 ),
    .I3(\VexRiscv/_zz_181_ ),
    .I4(\VexRiscv/_zz_42_ [23]),
    .I5(\VexRiscv/Mmux_decode_RS11251_8790 ),
    .O(\VexRiscv/decode_RS2 [23])
  );
  LUT6 #(
    .INIT ( 64'hFFFF7FFF80000000 ))
  \VexRiscv/Mmux_decode_RS1163  (
    .I0(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_6883 ),
    .I1(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_6551 ),
    .I2(\VexRiscv/execute_arbitration_isValid_6599 ),
    .I3(\VexRiscv/_zz_180_ ),
    .I4(\VexRiscv/_zz_42_ [23]),
    .I5(\VexRiscv/Mmux_decode_RS1161_8792 ),
    .O(\VexRiscv/decode_RS1 [23])
  );
  LUT6 #(
    .INIT ( 64'h7775575522200200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub151  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_6680 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [22]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [22]),
    .I5(\VexRiscv/_zz_313_ [22]),
    .O(\VexRiscv/execute_SrcPlugin_addSub[22] )
  );
  LUT6 #(
    .INIT ( 64'hFFFF7FFF80000000 ))
  \VexRiscv/Mmux_decode_RS1153  (
    .I0(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_6883 ),
    .I1(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_6551 ),
    .I2(\VexRiscv/execute_arbitration_isValid_6599 ),
    .I3(\VexRiscv/_zz_180_ ),
    .I4(\VexRiscv/_zz_42_ [22]),
    .I5(\VexRiscv/Mmux_decode_RS1151_8758 ),
    .O(\VexRiscv/decode_RS1 [22])
  );
  LUT6 #(
    .INIT ( 64'hFFFF7FFF80000000 ))
  \VexRiscv/Mmux_decode_RS11243  (
    .I0(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_6883 ),
    .I1(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_6551 ),
    .I2(\VexRiscv/execute_arbitration_isValid_6599 ),
    .I3(\VexRiscv/_zz_181_ ),
    .I4(\VexRiscv/_zz_42_ [22]),
    .I5(\VexRiscv/Mmux_decode_RS11241_8760 ),
    .O(\VexRiscv/decode_RS2 [22])
  );
  LUT6 #(
    .INIT ( 64'h7775575522200200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub141  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_6680 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [21]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I5(\VexRiscv/_zz_313_ [21]),
    .O(\VexRiscv/execute_SrcPlugin_addSub[21] )
  );
  LUT6 #(
    .INIT ( 64'hFFFF7FFF80000000 ))
  \VexRiscv/Mmux_decode_RS11233  (
    .I0(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_6883 ),
    .I1(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_6551 ),
    .I2(\VexRiscv/execute_arbitration_isValid_6599 ),
    .I3(\VexRiscv/_zz_181_ ),
    .I4(\VexRiscv/_zz_42_ [21]),
    .I5(\VexRiscv/Mmux_decode_RS11231_8753 ),
    .O(\VexRiscv/decode_RS2 [21])
  );
  LUT6 #(
    .INIT ( 64'hFFFF7FFF80000000 ))
  \VexRiscv/Mmux_decode_RS1143  (
    .I0(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_6883 ),
    .I1(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_6551 ),
    .I2(\VexRiscv/execute_arbitration_isValid_6599 ),
    .I3(\VexRiscv/_zz_180_ ),
    .I4(\VexRiscv/_zz_42_ [21]),
    .I5(\VexRiscv/Mmux_decode_RS1144 ),
    .O(\VexRiscv/decode_RS1 [21])
  );
  LUT6 #(
    .INIT ( 64'h7775575522200200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub131  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_6680 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [20]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I5(\VexRiscv/_zz_313_ [20]),
    .O(\VexRiscv/execute_SrcPlugin_addSub[20] )
  );
  LUT6 #(
    .INIT ( 64'hFFFF7FFF80000000 ))
  \VexRiscv/Mmux_decode_RS11311  (
    .I0(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_6883 ),
    .I1(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_6551 ),
    .I2(\VexRiscv/execute_arbitration_isValid_6599 ),
    .I3(\VexRiscv/_zz_180_ ),
    .I4(\VexRiscv/_zz_42_ [20]),
    .I5(\VexRiscv/Mmux_decode_RS1131 ),
    .O(\VexRiscv/decode_RS1 [20])
  );
  LUT6 #(
    .INIT ( 64'hFFFF7FFF80000000 ))
  \VexRiscv/Mmux_decode_RS11223  (
    .I0(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_6883 ),
    .I1(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_6551 ),
    .I2(\VexRiscv/execute_arbitration_isValid_6599 ),
    .I3(\VexRiscv/_zz_181_ ),
    .I4(\VexRiscv/_zz_42_ [20]),
    .I5(\VexRiscv/Mmux_decode_RS11221_8685 ),
    .O(\VexRiscv/decode_RS2 [20])
  );
  LUT6 #(
    .INIT ( 64'h7775575522200200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub111  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_6680 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [19]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [19]),
    .I5(\VexRiscv/_zz_313_ [19]),
    .O(\VexRiscv/execute_SrcPlugin_addSub[19] )
  );
  LUT6 #(
    .INIT ( 64'hFFFF7FFF80000000 ))
  \VexRiscv/Mmux_decode_RS11110  (
    .I0(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_6883 ),
    .I1(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_6551 ),
    .I2(\VexRiscv/execute_arbitration_isValid_6599 ),
    .I3(\VexRiscv/_zz_180_ ),
    .I4(\VexRiscv/_zz_42_ [19]),
    .I5(\VexRiscv/Mmux_decode_RS1112 ),
    .O(\VexRiscv/decode_RS1 [19])
  );
  LUT6 #(
    .INIT ( 64'hFFFF7FFF80000000 ))
  \VexRiscv/Mmux_decode_RS11203  (
    .I0(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_6883 ),
    .I1(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_6551 ),
    .I2(\VexRiscv/execute_arbitration_isValid_6599 ),
    .I3(\VexRiscv/_zz_181_ ),
    .I4(\VexRiscv/_zz_42_ [19]),
    .I5(\VexRiscv/Mmux_decode_RS11201_8663 ),
    .O(\VexRiscv/decode_RS2 [19])
  );
  LUT6 #(
    .INIT ( 64'h7775575522200200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub101  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_6680 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [18]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [18]),
    .I5(\VexRiscv/_zz_313_ [18]),
    .O(\VexRiscv/execute_SrcPlugin_addSub[18] )
  );
  LUT6 #(
    .INIT ( 64'hFFFF80007FFF0000 ))
  \VexRiscv/Mmux_decode_RS1103  (
    .I0(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_6883 ),
    .I1(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_6551 ),
    .I2(\VexRiscv/execute_arbitration_isValid_6599 ),
    .I3(\VexRiscv/_zz_180_ ),
    .I4(\VexRiscv/Mmux_decode_RS1101_8653 ),
    .I5(\VexRiscv/_zz_42_ [18]),
    .O(\VexRiscv/decode_RS1 [18])
  );
  LUT6 #(
    .INIT ( 64'hFFFF80007FFF0000 ))
  \VexRiscv/Mmux_decode_RS11193  (
    .I0(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_6883 ),
    .I1(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_6551 ),
    .I2(\VexRiscv/execute_arbitration_isValid_6599 ),
    .I3(\VexRiscv/_zz_181_ ),
    .I4(\VexRiscv/Mmux_decode_RS11191_8655 ),
    .I5(\VexRiscv/_zz_42_ [18]),
    .O(\VexRiscv/decode_RS2 [18])
  );
  LUT5 #(
    .INIT ( 32'h57550200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub21  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_6680 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [10]),
    .I4(\VexRiscv/_zz_313_ [10]),
    .O(\VexRiscv/execute_SrcPlugin_addSub[10] )
  );
  LUT6 #(
    .INIT ( 64'h7775575522200200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub91  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_6680 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [17]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [17]),
    .I5(\VexRiscv/_zz_313_ [17]),
    .O(\VexRiscv/execute_SrcPlugin_addSub[17] )
  );
  LUT6 #(
    .INIT ( 64'hFFFF80007FFF0000 ))
  \VexRiscv/Mmux_decode_RS11183  (
    .I0(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_6883 ),
    .I1(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_6551 ),
    .I2(\VexRiscv/execute_arbitration_isValid_6599 ),
    .I3(\VexRiscv/_zz_181_ ),
    .I4(\VexRiscv/Mmux_decode_RS11181_8842 ),
    .I5(\VexRiscv/_zz_42_ [17]),
    .O(\VexRiscv/decode_RS2 [17])
  );
  LUT6 #(
    .INIT ( 64'hFFFF80007FFF0000 ))
  \VexRiscv/Mmux_decode_RS193  (
    .I0(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_6883 ),
    .I1(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_6551 ),
    .I2(\VexRiscv/execute_arbitration_isValid_6599 ),
    .I3(\VexRiscv/_zz_180_ ),
    .I4(\VexRiscv/Mmux_decode_RS191_8844 ),
    .I5(\VexRiscv/_zz_42_ [17]),
    .O(\VexRiscv/decode_RS1 [17])
  );
  LUT5 #(
    .INIT ( 32'h57550200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub291  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_6680 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [6]),
    .I4(\VexRiscv/_zz_313_ [6]),
    .O(\VexRiscv/execute_SrcPlugin_addSub[6] )
  );
  LUT6 #(
    .INIT ( 64'h7775575522200200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub81  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_6680 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [16]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [16]),
    .I5(\VexRiscv/_zz_313_ [16]),
    .O(\VexRiscv/execute_SrcPlugin_addSub[16] )
  );
  LUT6 #(
    .INIT ( 64'hFFFF80007FFF0000 ))
  \VexRiscv/Mmux_decode_RS11173  (
    .I0(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_6883 ),
    .I1(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_6551 ),
    .I2(\VexRiscv/execute_arbitration_isValid_6599 ),
    .I3(\VexRiscv/_zz_181_ ),
    .I4(\VexRiscv/Mmux_decode_RS11171_8846 ),
    .I5(\VexRiscv/_zz_42_ [16]),
    .O(\VexRiscv/decode_RS2 [16])
  );
  LUT6 #(
    .INIT ( 64'hFFFF80007FFF0000 ))
  \VexRiscv/Mmux_decode_RS183  (
    .I0(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_6883 ),
    .I1(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_6551 ),
    .I2(\VexRiscv/execute_arbitration_isValid_6599 ),
    .I3(\VexRiscv/_zz_180_ ),
    .I4(\VexRiscv/Mmux_decode_RS181_8848 ),
    .I5(\VexRiscv/_zz_42_ [16]),
    .O(\VexRiscv/decode_RS1 [16])
  );
  LUT6 #(
    .INIT ( 64'h7775575522200200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub71  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_6680 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [15]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [15]),
    .I5(\VexRiscv/_zz_313_ [15]),
    .O(\VexRiscv/execute_SrcPlugin_addSub[15] )
  );
  LUT6 #(
    .INIT ( 64'hFFFF80007FFF0000 ))
  \VexRiscv/Mmux_decode_RS11163  (
    .I0(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_6883 ),
    .I1(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_6551 ),
    .I2(\VexRiscv/execute_arbitration_isValid_6599 ),
    .I3(\VexRiscv/_zz_181_ ),
    .I4(\VexRiscv/Mmux_decode_RS11161_8766 ),
    .I5(\VexRiscv/_zz_42_ [15]),
    .O(\VexRiscv/decode_RS2 [15])
  );
  LUT6 #(
    .INIT ( 64'hFFFF80007FFF0000 ))
  \VexRiscv/Mmux_decode_RS173  (
    .I0(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_6883 ),
    .I1(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_6551 ),
    .I2(\VexRiscv/execute_arbitration_isValid_6599 ),
    .I3(\VexRiscv/_zz_180_ ),
    .I4(\VexRiscv/Mmux_decode_RS171_8768 ),
    .I5(\VexRiscv/_zz_42_ [15]),
    .O(\VexRiscv/decode_RS1 [15])
  );
  LUT6 #(
    .INIT ( 64'h7775575522200200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub61  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_6680 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [14]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [14]),
    .I5(\VexRiscv/_zz_313_ [14]),
    .O(\VexRiscv/execute_SrcPlugin_addSub[14] )
  );
  LUT6 #(
    .INIT ( 64'h7775575522200200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub51  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_6680 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [13]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I5(\VexRiscv/_zz_313_ [13]),
    .O(\VexRiscv/execute_SrcPlugin_addSub[13] )
  );
  LUT5 #(
    .INIT ( 32'h57550200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub33  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_6680 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [11]),
    .I4(\VexRiscv/_zz_313_ [11]),
    .O(\VexRiscv/execute_SrcPlugin_addSub[11] )
  );
  LUT6 #(
    .INIT ( 64'h7775575522200200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub41  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_6680 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [12]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I5(\VexRiscv/_zz_313_ [12]),
    .O(\VexRiscv/execute_SrcPlugin_addSub[12] )
  );
  LUT5 #(
    .INIT ( 32'h57550200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub281  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_6680 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [5]),
    .I4(\VexRiscv/_zz_313_ [5]),
    .O(\VexRiscv/execute_SrcPlugin_addSub[5] )
  );
  LUT6 #(
    .INIT ( 64'hD7D5575582800200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub261  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_6680 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [3]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [18]),
    .I5(\VexRiscv/_zz_313_ [3]),
    .O(\VexRiscv/execute_SrcPlugin_addSub[3] )
  );
  LUT5 #(
    .INIT ( 32'h57550200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub321  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_6680 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [9]),
    .I4(\VexRiscv/_zz_313_ [9]),
    .O(\VexRiscv/execute_SrcPlugin_addSub[9] )
  );
  LUT6 #(
    .INIT ( 64'hFFFF80007FFF0000 ))
  \VexRiscv/Mmux_decode_RS11393  (
    .I0(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_6883 ),
    .I1(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_6551 ),
    .I2(\VexRiscv/execute_arbitration_isValid_6599 ),
    .I3(\VexRiscv/_zz_181_ ),
    .I4(\VexRiscv/Mmux_decode_RS11391_8679 ),
    .I5(\VexRiscv/_zz_42_ [7]),
    .O(\VexRiscv/decode_RS2 [7])
  );
  LUT6 #(
    .INIT ( 64'hFFFF80007FFF0000 ))
  \VexRiscv/Mmux_decode_RS1303  (
    .I0(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_6883 ),
    .I1(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_6551 ),
    .I2(\VexRiscv/execute_arbitration_isValid_6599 ),
    .I3(\VexRiscv/_zz_180_ ),
    .I4(\VexRiscv/Mmux_decode_RS1301_8681 ),
    .I5(\VexRiscv/_zz_42_ [7]),
    .O(\VexRiscv/decode_RS1 [7])
  );
  LUT6 #(
    .INIT ( 64'hDF5FDD5D8A0A8808 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub231  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_6680 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [17]),
    .I4(\VexRiscv/decode_to_execute_RS1 [2]),
    .I5(\VexRiscv/_zz_313_ [2]),
    .O(\VexRiscv/execute_SrcPlugin_addSub[2] )
  );
  LUT6 #(
    .INIT ( 64'hFFFF80007FFF0000 ))
  \VexRiscv/Mmux_decode_RS11383  (
    .I0(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_6883 ),
    .I1(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_6551 ),
    .I2(\VexRiscv/execute_arbitration_isValid_6599 ),
    .I3(\VexRiscv/_zz_181_ ),
    .I4(\VexRiscv/Mmux_decode_RS11381_8794 ),
    .I5(\VexRiscv/_zz_42_ [6]),
    .O(\VexRiscv/decode_RS2 [6])
  );
  LUT6 #(
    .INIT ( 64'hFFFF80007FFF0000 ))
  \VexRiscv/Mmux_decode_RS1293  (
    .I0(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_6883 ),
    .I1(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_6551 ),
    .I2(\VexRiscv/execute_arbitration_isValid_6599 ),
    .I3(\VexRiscv/_zz_180_ ),
    .I4(\VexRiscv/Mmux_decode_RS1291_8798 ),
    .I5(\VexRiscv/_zz_42_ [6]),
    .O(\VexRiscv/decode_RS1 [6])
  );
  LUT6 #(
    .INIT ( 64'hFFFF80007FFF0000 ))
  \VexRiscv/Mmux_decode_RS11373  (
    .I0(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_6883 ),
    .I1(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_6551 ),
    .I2(\VexRiscv/execute_arbitration_isValid_6599 ),
    .I3(\VexRiscv/_zz_181_ ),
    .I4(\VexRiscv/Mmux_decode_RS11371_8800 ),
    .I5(\VexRiscv/_zz_42_ [5]),
    .O(\VexRiscv/decode_RS2 [5])
  );
  LUT6 #(
    .INIT ( 64'hFFFF80007FFF0000 ))
  \VexRiscv/Mmux_decode_RS1283  (
    .I0(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_6883 ),
    .I1(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_6551 ),
    .I2(\VexRiscv/execute_arbitration_isValid_6599 ),
    .I3(\VexRiscv/_zz_180_ ),
    .I4(\VexRiscv/Mmux_decode_RS1281_8804 ),
    .I5(\VexRiscv/_zz_42_ [5]),
    .O(\VexRiscv/decode_RS1 [5])
  );
  LUT6 #(
    .INIT ( 64'hD7D5575582800200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub271  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_6680 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [4]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [19]),
    .I5(\VexRiscv/_zz_313_ [4]),
    .O(\VexRiscv/execute_SrcPlugin_addSub[4] )
  );
  LUT6 #(
    .INIT ( 64'hFFFF80007FFF0000 ))
  \VexRiscv/Mmux_decode_RS11363  (
    .I0(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_6883 ),
    .I1(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_6551 ),
    .I2(\VexRiscv/execute_arbitration_isValid_6599 ),
    .I3(\VexRiscv/_zz_181_ ),
    .I4(\VexRiscv/Mmux_decode_RS11361_8850 ),
    .I5(\VexRiscv/_zz_42_ [4]),
    .O(\VexRiscv/decode_RS2 [4])
  );
  LUT6 #(
    .INIT ( 64'hFFFF80007FFF0000 ))
  \VexRiscv/Mmux_decode_RS1273  (
    .I0(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_6883 ),
    .I1(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_6551 ),
    .I2(\VexRiscv/execute_arbitration_isValid_6599 ),
    .I3(\VexRiscv/_zz_180_ ),
    .I4(\VexRiscv/Mmux_decode_RS1271_8854 ),
    .I5(\VexRiscv/_zz_42_ [4]),
    .O(\VexRiscv/decode_RS1 [4])
  );
  LUT6 #(
    .INIT ( 64'hFE00FE000000FE00 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionValids_decode_GND_15_o_MUX_1579_o11  (
    .I0(\VexRiscv/execute_arbitration_isStuck_4674 ),
    .I1(\VexRiscv/decode_arbitration_isStuck9_8510 ),
    .I2(\VexRiscv/decode_arbitration_isStuck8_8509 ),
    .I3(\VexRiscv/execute_arbitration_removeIt_INV_529_o ),
    .I4(\VexRiscv/_n5427 ),
    .I5(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode_7416 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValids_decode_GND_15_o_MUX_1579_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFF80007FFF0000 ))
  \VexRiscv/Mmux_decode_RS11353  (
    .I0(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_6883 ),
    .I1(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_6551 ),
    .I2(\VexRiscv/execute_arbitration_isValid_6599 ),
    .I3(\VexRiscv/_zz_181_ ),
    .I4(\VexRiscv/Mmux_decode_RS11351_8836 ),
    .I5(\VexRiscv/_zz_42_ [3]),
    .O(\VexRiscv/decode_RS2 [3])
  );
  LUT6 #(
    .INIT ( 64'hFFFF80007FFF0000 ))
  \VexRiscv/Mmux_decode_RS1263  (
    .I0(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_6883 ),
    .I1(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_6551 ),
    .I2(\VexRiscv/execute_arbitration_isValid_6599 ),
    .I3(\VexRiscv/_zz_180_ ),
    .I4(\VexRiscv/Mmux_decode_RS1261_8840 ),
    .I5(\VexRiscv/_zz_42_ [3]),
    .O(\VexRiscv/decode_RS1 [3])
  );
  LUT6 #(
    .INIT ( 64'hFFFF80007FFF0000 ))
  \VexRiscv/Mmux_decode_RS11323  (
    .I0(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_6883 ),
    .I1(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_6551 ),
    .I2(\VexRiscv/execute_arbitration_isValid_6599 ),
    .I3(\VexRiscv/_zz_181_ ),
    .I4(\VexRiscv/Mmux_decode_RS11321_8814 ),
    .I5(\VexRiscv/_zz_42_ [2]),
    .O(\VexRiscv/decode_RS2 [2])
  );
  LUT6 #(
    .INIT ( 64'hFFFF80007FFF0000 ))
  \VexRiscv/Mmux_decode_RS1233  (
    .I0(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_6883 ),
    .I1(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_6551 ),
    .I2(\VexRiscv/execute_arbitration_isValid_6599 ),
    .I3(\VexRiscv/_zz_180_ ),
    .I4(\VexRiscv/Mmux_decode_RS1231_8818 ),
    .I5(\VexRiscv/_zz_42_ [2]),
    .O(\VexRiscv/decode_RS1 [2])
  );
  LUT6 #(
    .INIT ( 64'hFFFF80007FFF0000 ))
  \VexRiscv/Mmux_decode_RS11212  (
    .I0(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_6883 ),
    .I1(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_6551 ),
    .I2(\VexRiscv/execute_arbitration_isValid_6599 ),
    .I3(\VexRiscv/_zz_180_ ),
    .I4(\VexRiscv/Mmux_decode_RS1121 ),
    .I5(\VexRiscv/_zz_42_ [1]),
    .O(\VexRiscv/decode_RS1 [1])
  );
  LUT6 #(
    .INIT ( 64'hFFFF80007FFF0000 ))
  \VexRiscv/Mmux_decode_RS11215  (
    .I0(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_6883 ),
    .I1(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_6551 ),
    .I2(\VexRiscv/execute_arbitration_isValid_6599 ),
    .I3(\VexRiscv/_zz_181_ ),
    .I4(\VexRiscv/Mmux_decode_RS11212_8673 ),
    .I5(\VexRiscv/_zz_42_ [1]),
    .O(\VexRiscv/decode_RS2 [1])
  );
  LUT6 #(
    .INIT ( 64'hFFF77F7788800800 ))
  \VexRiscv/Mmux__zz_89_294  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_6597 ),
    .I1(\VexRiscv/memory_to_writeBack_IS_MUL_7123 ),
    .I2(\VexRiscv/Mmux__zz_89_2 ),
    .I3(\VexRiscv/writeBack_MulPlugin_result [38]),
    .I4(\VexRiscv/memory_to_writeBack_MUL_LOW [6]),
    .I5(\VexRiscv/Mmux__zz_89_292 ),
    .O(\VexRiscv/_zz_89_ [6])
  );
  LUT6 #(
    .INIT ( 64'h00000B000B000B00 ))
  \bankmachine0_state_FSM_FFd3-In_SW0  (
    .I0(basesoc_sdram_generator_done_846),
    .I1(refresher_state_FSM_FFd1_968),
    .I2(refresher_state_FSM_FFd2_967),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1234),
    .I4(basesoc_sdram_bankmachine0_row_hit),
    .I5(basesoc_sdram_bankmachine0_row_opened_1655),
    .O(N58)
  );
  LUT6 #(
    .INIT ( 64'h00000B000B000B00 ))
  \bankmachine1_state_FSM_FFd3-In_SW0  (
    .I0(basesoc_sdram_generator_done_846),
    .I1(refresher_state_FSM_FFd1_968),
    .I2(refresher_state_FSM_FFd2_967),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1277),
    .I4(basesoc_sdram_bankmachine1_row_hit),
    .I5(basesoc_sdram_bankmachine1_row_opened_1657),
    .O(N60)
  );
  LUT6 #(
    .INIT ( 64'h00000B000B000B00 ))
  \bankmachine2_state_FSM_FFd3-In_SW0  (
    .I0(basesoc_sdram_generator_done_846),
    .I1(refresher_state_FSM_FFd1_968),
    .I2(refresher_state_FSM_FFd2_967),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1320),
    .I4(basesoc_sdram_bankmachine2_row_hit),
    .I5(basesoc_sdram_bankmachine2_row_opened_1659),
    .O(N62)
  );
  LUT6 #(
    .INIT ( 64'h00000B000B000B00 ))
  \bankmachine3_state_FSM_FFd3-In_SW0  (
    .I0(basesoc_sdram_generator_done_846),
    .I1(refresher_state_FSM_FFd1_968),
    .I2(refresher_state_FSM_FFd2_967),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1363),
    .I4(basesoc_sdram_bankmachine3_row_hit),
    .I5(basesoc_sdram_bankmachine3_row_opened_1661),
    .O(N64)
  );
  LUT4 #(
    .INIT ( 16'hF2D0 ))
  \VexRiscv/Mmux_execute_FullBarrelShifterPlugin_reversed241  (
    .I0(\VexRiscv/decode_to_execute_SHIFT_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SHIFT_CTRL [1]),
    .I2(\VexRiscv/_zz_162_ [30]),
    .I3(\VexRiscv/_zz_162_ [1]),
    .O(\VexRiscv/execute_FullBarrelShifterPlugin_reversed [30])
  );
  LUT6 #(
    .INIT ( 64'hBBBAAAAA888AAAAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT322  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_BRB0_9423 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB1_9376 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_9377 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB3_9378 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB4_9379 ),
    .I5(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_BRB5_9424 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [9])
  );
  LUT6 #(
    .INIT ( 64'hBBBAAAAA888AAAAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT312  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_BRB0_9425 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB1_9376 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_9377 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB3_9378 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB4_9379 ),
    .I5(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_BRB5_9426 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [8])
  );
  LUT6 #(
    .INIT ( 64'hBBBAAAAA888AAAAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT302  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_BRB0_9427 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB1_9376 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_9377 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB3_9378 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB4_9379 ),
    .I5(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_BRB5_9428 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [7])
  );
  LUT6 #(
    .INIT ( 64'hBBBAAAAA888AAAAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT292  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_BRB0_9429 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB1_9376 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_9377 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB3_9378 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB4_9379 ),
    .I5(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_BRB5_9430 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [6])
  );
  LUT6 #(
    .INIT ( 64'hBBBAAAAA888AAAAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT282  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_BRB0_9431 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB1_9376 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_9377 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB3_9378 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB4_9379 ),
    .I5(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_BRB5_9432 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [5])
  );
  LUT6 #(
    .INIT ( 64'hBBBAAAAA888AAAAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT272  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_BRB0_9433 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB1_9376 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_9377 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB3_9378 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB4_9379 ),
    .I5(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_BRB5_9434 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [4])
  );
  LUT6 #(
    .INIT ( 64'hBBBAAAAA888AAAAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT262  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_BRB0_9435 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB1_9376 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_9377 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB3_9378 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB4_9379 ),
    .I5(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_BRB5_9436 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [3])
  );
  LUT6 #(
    .INIT ( 64'hBBBAAAAA888AAAAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT252  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0_9375 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB1_9376 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_9377 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB3_9378 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB4_9379 ),
    .I5(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB5_9380 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [31])
  );
  LUT6 #(
    .INIT ( 64'hBBBAAAAA888AAAAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT242  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_BRB0_9381 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB1_9376 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_9377 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB3_9378 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB4_9379 ),
    .I5(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_BRB5_9382 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [30])
  );
  LUT6 #(
    .INIT ( 64'hBBBAAAAA888AAAAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT232  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_BRB0_9437 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB1_9376 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_9377 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB3_9378 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB4_9379 ),
    .I5(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_BRB5_9438 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [2])
  );
  LUT6 #(
    .INIT ( 64'hBBBAAAAA888AAAAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT222  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_BRB0_9383 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB1_9376 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_9377 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB3_9378 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB4_9379 ),
    .I5(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_BRB5_9384 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [29])
  );
  LUT6 #(
    .INIT ( 64'hBBBAAAAA888AAAAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT212  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_BRB0_9385 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB1_9376 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_9377 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB3_9378 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB4_9379 ),
    .I5(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_BRB5_9386 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [28])
  );
  LUT6 #(
    .INIT ( 64'hBBBAAAAA888AAAAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT202  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_BRB0_9387 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB1_9376 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_9377 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB3_9378 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB4_9379 ),
    .I5(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_BRB5_9388 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [27])
  );
  LUT6 #(
    .INIT ( 64'hBBBAAAAA888AAAAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT192  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_BRB0_9389 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB1_9376 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_9377 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB3_9378 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB4_9379 ),
    .I5(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_BRB5_9390 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [26])
  );
  LUT6 #(
    .INIT ( 64'hBBBAAAAA888AAAAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT182  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_BRB0_9391 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB1_9376 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_9377 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB3_9378 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB4_9379 ),
    .I5(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_BRB5_9392 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [25])
  );
  LUT6 #(
    .INIT ( 64'hBBBAAAAA888AAAAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT172  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_BRB0_9393 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB1_9376 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_9377 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB3_9378 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB4_9379 ),
    .I5(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_BRB5_9394 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [24])
  );
  LUT6 #(
    .INIT ( 64'hBBBAAAAA888AAAAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT162  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_BRB0_9395 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB1_9376 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_9377 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB3_9378 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB4_9379 ),
    .I5(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_BRB5_9396 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [23])
  );
  LUT6 #(
    .INIT ( 64'hBBBAAAAA888AAAAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT152  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_BRB0_9397 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB1_9376 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_9377 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB3_9378 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB4_9379 ),
    .I5(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_BRB5_9398 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [22])
  );
  LUT6 #(
    .INIT ( 64'hBBBAAAAA888AAAAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT142  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_BRB0_9399 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB1_9376 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_9377 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB3_9378 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB4_9379 ),
    .I5(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_BRB5_9400 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [21])
  );
  LUT6 #(
    .INIT ( 64'hBBBAAAAA888AAAAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT132  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_BRB0_9401 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB1_9376 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_9377 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB3_9378 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB4_9379 ),
    .I5(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_BRB5_9402 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [20])
  );
  LUT6 #(
    .INIT ( 64'hBBBAAAAA888AAAAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT112  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_BRB0_9403 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB1_9376 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_9377 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB3_9378 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB4_9379 ),
    .I5(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_BRB5_9404 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [19])
  );
  LUT6 #(
    .INIT ( 64'hBBBAAAAA888AAAAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT102  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_BRB0_9405 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB1_9376 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_9377 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB3_9378 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB4_9379 ),
    .I5(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_BRB5_9406 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [18])
  );
  LUT6 #(
    .INIT ( 64'hBBBAAAAA888AAAAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT92  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_BRB0_9407 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB1_9376 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_9377 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB3_9378 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB4_9379 ),
    .I5(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_BRB5_9408 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [17])
  );
  LUT6 #(
    .INIT ( 64'hBBBAAAAA888AAAAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT82  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_BRB0_9409 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB1_9376 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_9377 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB3_9378 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB4_9379 ),
    .I5(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_BRB5_9410 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [16])
  );
  LUT6 #(
    .INIT ( 64'hBBBAAAAA888AAAAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT72  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_BRB0_9411 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB1_9376 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_9377 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB3_9378 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB4_9379 ),
    .I5(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_BRB5_9412 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [15])
  );
  LUT6 #(
    .INIT ( 64'hBBBAAAAA888AAAAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT62  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_BRB0_9413 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB1_9376 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_9377 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB3_9378 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB4_9379 ),
    .I5(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_BRB5_9414 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [14])
  );
  LUT6 #(
    .INIT ( 64'hBBBAAAAA888AAAAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT52  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_BRB0_9415 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB1_9376 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_9377 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB3_9378 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB4_9379 ),
    .I5(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_BRB5_9416 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [13])
  );
  LUT6 #(
    .INIT ( 64'hBBBAAAAA888AAAAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT42  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_BRB0_9417 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB1_9376 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_9377 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB3_9378 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB4_9379 ),
    .I5(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_BRB5_9418 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [12])
  );
  LUT6 #(
    .INIT ( 64'hBBBAAAAA888AAAAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT32  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_BRB0_9419 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB1_9376 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_9377 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB3_9378 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB4_9379 ),
    .I5(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_BRB5_9420 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [11])
  );
  LUT6 #(
    .INIT ( 64'hBBBAAAAA888AAAAA ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT22  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_BRB0_9421 ),
    .I1(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB1_9376 ),
    .I2(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_9377 ),
    .I3(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB3_9378 ),
    .I4(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB4_9379 ),
    .I5(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_BRB5_9422 ),
    .O(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr [10])
  );
  LUT4 #(
    .INIT ( 16'h04BF ))
  \VexRiscv/Sh30_SW0  (
    .I0(\VexRiscv/decode_to_execute_SHIFT_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SHIFT_CTRL [0]),
    .I2(\VexRiscv/_zz_162_ [0]),
    .I3(\VexRiscv/_zz_162_ [31]),
    .O(N114)
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  basesoc_csrbankarray_csrbank5_load2_re1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_csrbankarray_csrbank5_sel_basesoc_csrbankarray_interface5_bank_bus_we_AND_474_o),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[3] ),
    .I5(\basesoc_interface_adr[0] ),
    .O(basesoc_csrbankarray_csrbank5_load2_re)
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  basesoc_csrbankarray_csrbank5_reload3_re1 (
    .I0(\basesoc_interface_adr[3] ),
    .I1(basesoc_csrbankarray_csrbank5_sel_basesoc_csrbankarray_interface5_bank_bus_we_AND_474_o),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\basesoc_interface_adr[2] ),
    .O(basesoc_csrbankarray_csrbank5_reload3_re)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  basesoc_csrbankarray_csrbank5_reload2_re1 (
    .I0(basesoc_csrbankarray_csrbank5_sel_basesoc_csrbankarray_interface5_bank_bus_we_AND_474_o),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[4] ),
    .I4(\basesoc_interface_adr[1] ),
    .I5(\basesoc_interface_adr[2] ),
    .O(basesoc_csrbankarray_csrbank5_reload2_re)
  );
  LUT6 #(
    .INIT ( 64'h0000000100000000 ))
  basesoc_csrbankarray_csrbank5_load3_re1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(\basesoc_interface_adr[4] ),
    .I5(basesoc_csrbankarray_csrbank5_sel_basesoc_csrbankarray_interface5_bank_bus_we_AND_474_o),
    .O(basesoc_csrbankarray_csrbank5_load3_re)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF1110 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT65  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_timer0_load_storage_full_29_1797),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT62_8170 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT63_8171 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT64_8172 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF1110 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT55  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_timer0_load_storage_full_28_1798),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT52_8176 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT53_8177 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT54_8178 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF1110 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT45  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_timer0_load_storage_full_27_1799),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT42_8182 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT43_8183 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT44_8184 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF1110 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT35  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_timer0_load_storage_full_26_1800),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT32_8188 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT33_8189 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT34_8190 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF1110 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT25  (
    .I0(\basesoc_interface_adr[2] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_timer0_load_storage_full_25_1801),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT22_8194 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT23_8195 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT24_8196 )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  basesoc_csrbankarray_csrbank1_scratch2_re1 (
    .I0(basesoc_csrbankarray_csrbank1_sel),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[3] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[2] ),
    .I5(basesoc_interface_we_966),
    .O(basesoc_csrbankarray_csrbank1_scratch2_re)
  );
  LUT5 #(
    .INIT ( 32'h01000000 ))
  basesoc_csrbankarray_csrbank0_leds_out0_re1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_csrbankarray_csrbank0_sel),
    .I4(basesoc_interface_we_966),
    .O(basesoc_csrbankarray_csrbank0_leds_out0_re)
  );
  LUT6 #(
    .INIT ( 64'hFFFF80007FFF0000 ))
  \VexRiscv/Mmux_decode_RS11153  (
    .I0(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_6883 ),
    .I1(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_6551 ),
    .I2(\VexRiscv/execute_arbitration_isValid_6599 ),
    .I3(\VexRiscv/_zz_181_ ),
    .I4(\VexRiscv/Mmux_decode_RS11151_8781 ),
    .I5(\VexRiscv/_zz_42_ [14]),
    .O(\VexRiscv/decode_RS2 [14])
  );
  LUT6 #(
    .INIT ( 64'hFFFF80007FFF0000 ))
  \VexRiscv/Mmux_decode_RS163  (
    .I0(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_6883 ),
    .I1(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_6551 ),
    .I2(\VexRiscv/execute_arbitration_isValid_6599 ),
    .I3(\VexRiscv/_zz_180_ ),
    .I4(\VexRiscv/Mmux_decode_RS161_8783 ),
    .I5(\VexRiscv/_zz_42_ [14]),
    .O(\VexRiscv/decode_RS1 [14])
  );
  LUT6 #(
    .INIT ( 64'hFFFF80007FFF0000 ))
  \VexRiscv/Mmux_decode_RS11143  (
    .I0(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_6883 ),
    .I1(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_6551 ),
    .I2(\VexRiscv/execute_arbitration_isValid_6599 ),
    .I3(\VexRiscv/_zz_181_ ),
    .I4(\VexRiscv/Mmux_decode_RS11141_8762 ),
    .I5(\VexRiscv/_zz_42_ [13]),
    .O(\VexRiscv/decode_RS2 [13])
  );
  LUT6 #(
    .INIT ( 64'hFFFF80007FFF0000 ))
  \VexRiscv/Mmux_decode_RS153  (
    .I0(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_6883 ),
    .I1(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_6551 ),
    .I2(\VexRiscv/execute_arbitration_isValid_6599 ),
    .I3(\VexRiscv/_zz_180_ ),
    .I4(\VexRiscv/Mmux_decode_RS151_8764 ),
    .I5(\VexRiscv/_zz_42_ [13]),
    .O(\VexRiscv/decode_RS1 [13])
  );
  LUT4 #(
    .INIT ( 16'h0007 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT1321  (
    .I0(basesoc_interface_adr_4_2_9645),
    .I1(_n683711_FRB_4399),
    .I2(\_n6888<5>1_FRB_4413 ),
    .I3(_n68041_FRB_4432),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT132 )
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1322_OUT1  (
    .I0(\basesoc_interface_adr[13] ),
    .I1(\basesoc_interface_adr[10] ),
    .I2(\basesoc_interface_adr[11] ),
    .I3(\basesoc_interface_adr[9] ),
    .I4(N821),
    .I5(\basesoc_interface_adr[12] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface4_bank_bus_adr[1]_mux_1322_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'hFFFF80007FFF0000 ))
  \VexRiscv/Mmux_decode_RS11133  (
    .I0(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_6883 ),
    .I1(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_6551 ),
    .I2(\VexRiscv/execute_arbitration_isValid_6599 ),
    .I3(\VexRiscv/_zz_181_ ),
    .I4(\VexRiscv/Mmux_decode_RS11131_8675 ),
    .I5(\VexRiscv/_zz_42_ [12]),
    .O(\VexRiscv/decode_RS2 [12])
  );
  LUT6 #(
    .INIT ( 64'hFFFF80007FFF0000 ))
  \VexRiscv/Mmux_decode_RS143  (
    .I0(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_6883 ),
    .I1(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_6551 ),
    .I2(\VexRiscv/execute_arbitration_isValid_6599 ),
    .I3(\VexRiscv/_zz_180_ ),
    .I4(\VexRiscv/Mmux_decode_RS141_8677 ),
    .I5(\VexRiscv/_zz_42_ [12]),
    .O(\VexRiscv/decode_RS1 [12])
  );
  LUT6 #(
    .INIT ( 64'hCCCCCC6E0000002A ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData32  (
    .I0(\VexRiscv/decode_to_execute_RS1 [11]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I4(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I5(\VexRiscv/_n8817 [11]),
    .O(\VexRiscv/execute_CsrPlugin_writeData [11])
  );
  LUT6 #(
    .INIT ( 64'hCCCCCC6E0000002A ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData321  (
    .I0(\VexRiscv/decode_to_execute_RS1 [9]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I4(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I5(\VexRiscv/_n8818 [9]),
    .O(\VexRiscv/execute_CsrPlugin_writeData [9])
  );
  LUT6 #(
    .INIT ( 64'hCCCCCC6E0000002A ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData311  (
    .I0(\VexRiscv/decode_to_execute_RS1 [8]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I4(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I5(\VexRiscv/_n8818 [8]),
    .O(\VexRiscv/execute_CsrPlugin_writeData [8])
  );
  LUT6 #(
    .INIT ( 64'hCCCCCC6E0000002A ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData291  (
    .I0(\VexRiscv/decode_to_execute_RS1 [6]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I4(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I5(\VexRiscv/_n8820 [6]),
    .O(\VexRiscv/execute_CsrPlugin_writeData [6])
  );
  LUT6 #(
    .INIT ( 64'hCCCCCC6E0000002A ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData281  (
    .I0(\VexRiscv/decode_to_execute_RS1 [5]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I4(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I5(\VexRiscv/_n8820 [5]),
    .O(\VexRiscv/execute_CsrPlugin_writeData [5])
  );
  LUT6 #(
    .INIT ( 64'hCCCCCC6E0000002A ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData21  (
    .I0(\VexRiscv/decode_to_execute_RS1 [10]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I4(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I5(\VexRiscv/_n8818 [10]),
    .O(\VexRiscv/execute_CsrPlugin_writeData [10])
  );
  LUT6 #(
    .INIT ( 64'hCCCCCC6E0000002A ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData301  (
    .I0(\VexRiscv/decode_to_execute_RS1 [7]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I4(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I5(\VexRiscv/_n8819 ),
    .O(\VexRiscv/execute_CsrPlugin_writeData [7])
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_545_o (
    .I0(multiplexer_state_FSM_FFd1_985),
    .I1(multiplexer_state_FSM_FFd2),
    .I2(N106),
    .I3(rhs_array_muxed6),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_545_o_4491)
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_539_o (
    .I0(multiplexer_state_FSM_FFd1_985),
    .I1(multiplexer_state_FSM_FFd2),
    .I2(N1410),
    .I3(rhs_array_muxed6),
    .O(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_539_o_4493)
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_we_AND_543_o (
    .I0(multiplexer_state_FSM_FFd1_985),
    .I1(multiplexer_state_FSM_FFd2),
    .I2(N121),
    .I3(rhs_array_muxed0),
    .O(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_we_AND_543_o_4492)
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_ras_AND_537_o (
    .I0(multiplexer_state_FSM_FFd1_985),
    .I1(multiplexer_state_FSM_FFd2),
    .I2(N1610),
    .I3(rhs_array_muxed0),
    .O(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_ras_AND_537_o_4498)
  );
  LUT6 #(
    .INIT ( 64'hFFFF80007FFF0000 ))
  \VexRiscv/Mmux_decode_RS11123  (
    .I0(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_6883 ),
    .I1(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_6551 ),
    .I2(\VexRiscv/execute_arbitration_isValid_6599 ),
    .I3(\VexRiscv/_zz_181_ ),
    .I4(\VexRiscv/Mmux_decode_RS11122_8666 ),
    .I5(\VexRiscv/_zz_42_ [11]),
    .O(\VexRiscv/decode_RS2 [11])
  );
  LUT6 #(
    .INIT ( 64'hFFFF80007FFF0000 ))
  \VexRiscv/Mmux_decode_RS135  (
    .I0(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_6883 ),
    .I1(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_6551 ),
    .I2(\VexRiscv/execute_arbitration_isValid_6599 ),
    .I3(\VexRiscv/_zz_180_ ),
    .I4(\VexRiscv/Mmux_decode_RS131 ),
    .I5(\VexRiscv/_zz_42_ [11]),
    .O(\VexRiscv/decode_RS1 [11])
  );
  LUT6 #(
    .INIT ( 64'hFFFF7FFF80000000 ))
  \VexRiscv/Mmux_decode_RS11113  (
    .I0(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_6883 ),
    .I1(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_6551 ),
    .I2(\VexRiscv/execute_arbitration_isValid_6599 ),
    .I3(\VexRiscv/_zz_181_ ),
    .I4(\VexRiscv/_zz_42_ [10]),
    .I5(\VexRiscv/Mmux_decode_RS11111_8657 ),
    .O(\VexRiscv/decode_RS2 [10])
  );
  LUT6 #(
    .INIT ( 64'hFFFF7FFF80000000 ))
  \VexRiscv/Mmux_decode_RS1212  (
    .I0(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_6883 ),
    .I1(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_6551 ),
    .I2(\VexRiscv/execute_arbitration_isValid_6599 ),
    .I3(\VexRiscv/_zz_180_ ),
    .I4(\VexRiscv/_zz_42_ [10]),
    .I5(\VexRiscv/Mmux_decode_RS121 ),
    .O(\VexRiscv/decode_RS1 [10])
  );
  LUT6 #(
    .INIT ( 64'hFFFF80007FFF0000 ))
  \VexRiscv/Mmux_decode_RS11413  (
    .I0(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_6883 ),
    .I1(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_6551 ),
    .I2(\VexRiscv/execute_arbitration_isValid_6599 ),
    .I3(\VexRiscv/_zz_181_ ),
    .I4(\VexRiscv/Mmux_decode_RS11411_8647 ),
    .I5(\VexRiscv/_zz_42_ [9]),
    .O(\VexRiscv/decode_RS2 [9])
  );
  LUT6 #(
    .INIT ( 64'hFFFF80007FFF0000 ))
  \VexRiscv/Mmux_decode_RS1323  (
    .I0(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_6883 ),
    .I1(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_6551 ),
    .I2(\VexRiscv/execute_arbitration_isValid_6599 ),
    .I3(\VexRiscv/_zz_180_ ),
    .I4(\VexRiscv/Mmux_decode_RS1321_8770 ),
    .I5(\VexRiscv/_zz_42_ [9]),
    .O(\VexRiscv/decode_RS1 [9])
  );
  LUT6 #(
    .INIT ( 64'hFFFF80007FFF0000 ))
  \VexRiscv/Mmux_decode_RS11403  (
    .I0(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_6883 ),
    .I1(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_6551 ),
    .I2(\VexRiscv/execute_arbitration_isValid_6599 ),
    .I3(\VexRiscv/_zz_181_ ),
    .I4(\VexRiscv/Mmux_decode_RS11401_8772 ),
    .I5(\VexRiscv/_zz_42_ [8]),
    .O(\VexRiscv/decode_RS2 [8])
  );
  LUT6 #(
    .INIT ( 64'hFFFF80007FFF0000 ))
  \VexRiscv/Mmux_decode_RS1313  (
    .I0(\VexRiscv/decode_to_execute_BYPASSABLE_EXECUTE_STAGE_6883 ),
    .I1(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_6551 ),
    .I2(\VexRiscv/execute_arbitration_isValid_6599 ),
    .I3(\VexRiscv/_zz_180_ ),
    .I4(\VexRiscv/Mmux_decode_RS1312_8774 ),
    .I5(\VexRiscv/_zz_42_ [8]),
    .O(\VexRiscv/decode_RS1 [8])
  );
  LUT5 #(
    .INIT ( 32'hBAAAAAAA ))
  \VexRiscv/_n5450_inv1  (
    .I0(\VexRiscv/_zz_256__6364 ),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o<11>2 ),
    .I4(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .O(\VexRiscv/_n5450_inv )
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  \VexRiscv/_n5616_inv1  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [30]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [29]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [28]),
    .I3(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_23_o_equal_657_o<11>1_4692 ),
    .I4(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .O(\VexRiscv/_n5616_inv )
  );
  LUT6 #(
    .INIT ( 64'hABFF541000105410 ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData41  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [12]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I5(\VexRiscv/_n8817 [12]),
    .O(\VexRiscv/execute_CsrPlugin_writeData [12])
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  \VexRiscv/Mmux__n4737121  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I2(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o<11>2 ),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .I4(\VexRiscv/execute_CsrPlugin_writeData [1]),
    .O(\VexRiscv/_n4737 [1])
  );
  LUT5 #(
    .INIT ( 32'h20000000 ))
  \VexRiscv/Mmux__n473712  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I2(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o<11>2 ),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .I4(\VexRiscv/execute_CsrPlugin_writeData [0]),
    .O(\VexRiscv/_n4737 [0])
  );
  LUT6 #(
    .INIT ( 64'h1000100000001000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT7011  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT2111 ),
    .I1(_n6792),
    .I2(\basesoc_csrbankarray_csrbank3_sel<13>1_FRB_4452 ),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT311 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT121 ),
    .I5(\basesoc_interface_adr[5] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT701_4417 )
  );
  LUT4 #(
    .INIT ( 16'h7A2A ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData251  (
    .I0(\VexRiscv/_zz_162_ [31]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/_n8814[31] ),
    .O(\VexRiscv/execute_CsrPlugin_writeData [31])
  );
  LUT4 #(
    .INIT ( 16'h7A2A ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData231  (
    .I0(\VexRiscv/_zz_162_ [2]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/_n8822 [2]),
    .O(\VexRiscv/execute_CsrPlugin_writeData [2])
  );
  LUT4 #(
    .INIT ( 16'h7A2A ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData61  (
    .I0(\VexRiscv/_zz_162_ [14]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/_n8814[14] ),
    .O(\VexRiscv/execute_CsrPlugin_writeData [14])
  );
  LUT4 #(
    .INIT ( 16'h7A2A ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData71  (
    .I0(\VexRiscv/_zz_162_ [15]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/_n8814[15] ),
    .O(\VexRiscv/execute_CsrPlugin_writeData [15])
  );
  LUT4 #(
    .INIT ( 16'h7A2A ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData161  (
    .I0(\VexRiscv/_zz_162_ [23]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/_n8814[23] ),
    .O(\VexRiscv/execute_CsrPlugin_writeData [23])
  );
  LUT4 #(
    .INIT ( 16'h7A2A ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData171  (
    .I0(\VexRiscv/_zz_162_ [24]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/_n8814[24] ),
    .O(\VexRiscv/execute_CsrPlugin_writeData [24])
  );
  LUT4 #(
    .INIT ( 16'h7A2A ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData191  (
    .I0(\VexRiscv/_zz_162_ [26]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/_n8814[26] ),
    .O(\VexRiscv/execute_CsrPlugin_writeData [26])
  );
  LUT4 #(
    .INIT ( 16'h7A2A ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData201  (
    .I0(\VexRiscv/_zz_162_ [27]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/_n8814[27] ),
    .O(\VexRiscv/execute_CsrPlugin_writeData [27])
  );
  LUT4 #(
    .INIT ( 16'h7A2A ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData241  (
    .I0(\VexRiscv/_zz_162_ [30]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/_n8814[30] ),
    .O(\VexRiscv/execute_CsrPlugin_writeData [30])
  );
  LUT4 #(
    .INIT ( 16'h7A2A ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData211  (
    .I0(\VexRiscv/_zz_162_ [28]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/_n8814[28] ),
    .O(\VexRiscv/execute_CsrPlugin_writeData [28])
  );
  LUT4 #(
    .INIT ( 16'h7A2A ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData91  (
    .I0(\VexRiscv/_zz_162_ [17]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/_n8814[17] ),
    .O(\VexRiscv/execute_CsrPlugin_writeData [17])
  );
  LUT4 #(
    .INIT ( 16'h7A2A ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData81  (
    .I0(\VexRiscv/_zz_162_ [16]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/_n8814[16] ),
    .O(\VexRiscv/execute_CsrPlugin_writeData [16])
  );
  LUT4 #(
    .INIT ( 16'h7A2A ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData271  (
    .I0(\VexRiscv/_zz_162_ [4]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/_n8820 [4]),
    .O(\VexRiscv/execute_CsrPlugin_writeData [4])
  );
  LUT4 #(
    .INIT ( 16'h7A2A ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData221  (
    .I0(\VexRiscv/_zz_162_ [29]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/_n8814[29] ),
    .O(\VexRiscv/execute_CsrPlugin_writeData [29])
  );
  LUT4 #(
    .INIT ( 16'h7A2A ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData151  (
    .I0(\VexRiscv/_zz_162_ [22]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/_n8814[22] ),
    .O(\VexRiscv/execute_CsrPlugin_writeData [22])
  );
  LUT4 #(
    .INIT ( 16'h7A2A ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData141  (
    .I0(\VexRiscv/_zz_162_ [21]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/_n8814[21] ),
    .O(\VexRiscv/execute_CsrPlugin_writeData [21])
  );
  LUT4 #(
    .INIT ( 16'h7A2A ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData131  (
    .I0(\VexRiscv/_zz_162_ [20]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/_n8814[20] ),
    .O(\VexRiscv/execute_CsrPlugin_writeData [20])
  );
  LUT4 #(
    .INIT ( 16'h7A2A ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData111  (
    .I0(\VexRiscv/_zz_162_ [19]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/_n8814[19] ),
    .O(\VexRiscv/execute_CsrPlugin_writeData [19])
  );
  LUT4 #(
    .INIT ( 16'h7A2A ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData101  (
    .I0(\VexRiscv/_zz_162_ [18]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/_n8814[18] ),
    .O(\VexRiscv/execute_CsrPlugin_writeData [18])
  );
  LUT4 #(
    .INIT ( 16'h7A2A ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData51  (
    .I0(\VexRiscv/_zz_162_ [13]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/_n8814[13] ),
    .O(\VexRiscv/execute_CsrPlugin_writeData [13])
  );
  LUT5 #(
    .INIT ( 32'hFFFF1555 ))
  \VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionValids_memory_CsrPlugin_exceptionPortCtrl_exceptionValids_execute_MUX_1581_o1_SW0  (
    .I0(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_7414 ),
    .I1(\VexRiscv/execute_to_memory_BRANCH_DO_6681 ),
    .I2(\VexRiscv/memory_arbitration_isValid_6598 ),
    .I3(\VexRiscv/execute_to_memory_BRANCH_CALC [1]),
    .I4(\VexRiscv/memory_arbitration_isFlushed ),
    .O(N1501)
  );
  LUT4 #(
    .INIT ( 16'h7A2A ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData121  (
    .I0(\VexRiscv/_zz_162_ [1]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/_n8822 [1]),
    .O(\VexRiscv/execute_CsrPlugin_writeData [1])
  );
  LUT4 #(
    .INIT ( 16'h7A2A ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData12  (
    .I0(\VexRiscv/_zz_162_ [0]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/_n8822 [0]),
    .O(\VexRiscv/execute_CsrPlugin_writeData [0])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF01010001 ))
  \VexRiscv/_zz_269__01  (
    .I0(\VexRiscv/_zz_212_ [0]),
    .I1(\VexRiscv/_zz_212_ [1]),
    .I2(\VexRiscv/_zz_212_ [2]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/lineLoader_valid_7854 ),
    .I4(\VexRiscv/IBusCachedPlugin_cache/lineLoader_cmdSent_7799 ),
    .I5(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .O(\VexRiscv/_zz_269__0 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w911 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [23]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_987),
    .I4(ddrphy_record1_rddata[23]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[55])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w4111 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [23]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_987),
    .I4(ddrphy_record0_rddata[23]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[23])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w811 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [24]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_987),
    .I4(ddrphy_record1_rddata[24]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[56])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w4011 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [24]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_987),
    .I4(ddrphy_record0_rddata[24]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[24])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w711 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [25]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_987),
    .I4(ddrphy_record1_rddata[25]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[57])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w3911 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [25]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_987),
    .I4(ddrphy_record0_rddata[25]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[25])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w651 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [26]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_987),
    .I4(ddrphy_record1_rddata[26]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[58])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w3811 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [26]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_987),
    .I4(ddrphy_record0_rddata[26]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[26])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w5101 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [27]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_987),
    .I4(ddrphy_record1_rddata[27]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[59])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w3711 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [27]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_987),
    .I4(ddrphy_record0_rddata[27]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[27])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w4101 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [28]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_987),
    .I4(ddrphy_record1_rddata[28]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[60])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w3611 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [28]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_987),
    .I4(ddrphy_record0_rddata[28]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[28])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w6411 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [0]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_987),
    .I4(ddrphy_record0_rddata[0]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[0])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w3211 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [0]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_987),
    .I4(ddrphy_record1_rddata[0]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[32])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w6311 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [1]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_987),
    .I4(ddrphy_record0_rddata[1]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[1])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w3111 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [1]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_987),
    .I4(ddrphy_record1_rddata[1]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[33])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w6211 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [2]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_987),
    .I4(ddrphy_record0_rddata[2]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[2])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w3011 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [2]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_987),
    .I4(ddrphy_record1_rddata[2]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[34])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w3511 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [29]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_987),
    .I4(ddrphy_record0_rddata[29]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[29])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w3101 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [29]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_987),
    .I4(ddrphy_record1_rddata[29]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[61])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w6111 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [3]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_987),
    .I4(ddrphy_record0_rddata[3]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[3])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w2911 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [3]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_987),
    .I4(ddrphy_record1_rddata[3]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[35])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w6011 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [4]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_987),
    .I4(ddrphy_record0_rddata[4]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[4])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w2811 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [4]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_987),
    .I4(ddrphy_record1_rddata[4]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[36])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w5911 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [5]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_987),
    .I4(ddrphy_record0_rddata[5]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[5])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w2711 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [5]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_987),
    .I4(ddrphy_record1_rddata[5]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[37])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w5811 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [6]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_987),
    .I4(ddrphy_record0_rddata[6]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[6])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w2611 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [6]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_987),
    .I4(ddrphy_record1_rddata[6]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[38])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w5711 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [7]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_987),
    .I4(ddrphy_record0_rddata[7]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[7])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w2511 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [7]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_987),
    .I4(ddrphy_record1_rddata[7]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[39])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w5611 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [8]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_987),
    .I4(ddrphy_record0_rddata[8]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[8])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w2411 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [8]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_987),
    .I4(ddrphy_record1_rddata[8]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[40])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w5511 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [9]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_987),
    .I4(ddrphy_record0_rddata[9]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[9])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w2311 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [9]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_987),
    .I4(ddrphy_record1_rddata[9]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[41])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w5411 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [10]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_987),
    .I4(ddrphy_record0_rddata[10]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[10])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w2211 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [10]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_987),
    .I4(ddrphy_record1_rddata[10]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[42])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w5311 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [11]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_987),
    .I4(ddrphy_record0_rddata[11]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[11])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w2111 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [11]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_987),
    .I4(ddrphy_record1_rddata[11]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[43])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w5211 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [12]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_987),
    .I4(ddrphy_record0_rddata[12]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[12])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w2011 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [12]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_987),
    .I4(ddrphy_record1_rddata[12]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[44])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w3411 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [30]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_987),
    .I4(ddrphy_record0_rddata[30]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[30])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w2101 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [30]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_987),
    .I4(ddrphy_record1_rddata[30]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[62])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w5111 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [13]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_987),
    .I4(ddrphy_record0_rddata[13]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[13])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w1911 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [13]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_987),
    .I4(ddrphy_record1_rddata[13]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[45])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w5011 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [14]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_987),
    .I4(ddrphy_record0_rddata[14]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[14])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w1811 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [14]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_987),
    .I4(ddrphy_record1_rddata[14]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[46])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w4911 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [15]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_987),
    .I4(ddrphy_record0_rddata[15]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[15])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w1711 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [15]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_987),
    .I4(ddrphy_record1_rddata[15]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[47])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w4811 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [16]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_987),
    .I4(ddrphy_record0_rddata[16]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[16])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w1611 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [16]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_987),
    .I4(ddrphy_record1_rddata[16]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[48])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w4711 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [17]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_987),
    .I4(ddrphy_record0_rddata[17]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[17])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w1511 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [17]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_987),
    .I4(ddrphy_record1_rddata[17]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[49])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w4611 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [18]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_987),
    .I4(ddrphy_record0_rddata[18]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[18])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w1411 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [18]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_987),
    .I4(ddrphy_record1_rddata[18]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[50])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w4511 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [19]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_987),
    .I4(ddrphy_record0_rddata[19]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[19])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w1311 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [19]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_987),
    .I4(ddrphy_record1_rddata[19]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[51])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w4411 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [20]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_987),
    .I4(ddrphy_record0_rddata[20]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[20])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w1211 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [20]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_987),
    .I4(ddrphy_record1_rddata[20]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[52])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w4311 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [21]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_987),
    .I4(ddrphy_record0_rddata[21]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[21])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w1111 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [21]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_987),
    .I4(ddrphy_record1_rddata[21]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[53])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w4211 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [22]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_987),
    .I4(ddrphy_record0_rddata[22]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[22])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w1011 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [22]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_987),
    .I4(ddrphy_record1_rddata[22]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[54])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w3311 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [31]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_987),
    .I4(ddrphy_record0_rddata[31]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[31])
  );
  LUT6 #(
    .INIT ( 64'hFFFF088808880888 ))
  Mmux_basesoc_data_port_dat_w1101 (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_139_ [31]),
    .I2(basesoc_ack),
    .I3(cache_state_FSM_FFd1_987),
    .I4(ddrphy_record1_rddata[31]),
    .I5(Mmux_basesoc_data_port_dat_w1012),
    .O(basesoc_data_port_dat_w[63])
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1327_OUT23  (
    .I0(\basesoc_interface_adr[9] ),
    .I1(\basesoc_interface_adr[10] ),
    .I2(\basesoc_interface_adr[13] ),
    .I3(\basesoc_interface_adr[12] ),
    .I4(\basesoc_interface_adr[11] ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1327_OUT21_8307 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface6_bank_bus_adr[2]_mux_1327_OUT<0> )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \VexRiscv/_n5427<1>5_SW0  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[28] ),
    .I1(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[29] ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[30] ),
    .I3(\VexRiscv/IBusCachedPlugin_cache/_zz_11_[31] ),
    .O(N1112)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF01FF0101 ))
  \VexRiscv/_n5427<1>5  (
    .I0(\VexRiscv/_n5427<1>5_SW0_FRB_9140 ),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [27]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [26]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [5]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [13]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [2]),
    .O(\VexRiscv/_n5427<1>4 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFEFEFE ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT77_SW0  (
    .I0(\_n6882<5>1_FRB_4428 ),
    .I1(\_n6888<5>1_FRB_4413 ),
    .I2(\_n6876<5>1_FRB_4455 ),
    .I3(_n6801),
    .I4(dna_status[38]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT71_8447 ),
    .O(N366)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF44445444 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT77  (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\_n6825<5>1_4397 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT74_8449 ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[3] ),
    .I5(N366),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT76 )
  );
  LUT4 #(
    .INIT ( 16'hFDFF ))
  \VexRiscv/memory_DivPlugin_div_counter_willOverflow_SW1  (
    .I0(\VexRiscv/memory_DivPlugin_div_counter_value [5]),
    .I1(\VexRiscv/memory_DivPlugin_div_counter_value [4]),
    .I2(\VexRiscv/memory_DivPlugin_div_done_7406 ),
    .I3(\VexRiscv/memory_arbitration_isValid_6598 ),
    .O(N368)
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  \VexRiscv/memory_DivPlugin_div_counter_willOverflow  (
    .I0(\VexRiscv/memory_DivPlugin_div_counter_value [1]),
    .I1(\VexRiscv/execute_to_memory_IS_DIV_6783 ),
    .I2(\VexRiscv/memory_DivPlugin_div_counter_value [2]),
    .I3(\VexRiscv/memory_DivPlugin_div_counter_value [3]),
    .I4(N368),
    .I5(\VexRiscv/memory_DivPlugin_div_counter_value [0]),
    .O(\VexRiscv/memory_DivPlugin_div_counter_willOverflow_4625 )
  );
  LUT5 #(
    .INIT ( 32'hEFFFFFFF ))
  basesoc_port_cmd_ready4_SW1 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1277),
    .I2(litedramwishbone2native_state_FSM_FFd3_2150),
    .I3(\n0405<3>1 ),
    .I4(rhs_array_muxed32[10]),
    .O(N370)
  );
  LUT6 #(
    .INIT ( 64'h0000000000000001 ))
  basesoc_port_cmd_ready4 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1234),
    .I5(N370),
    .O(basesoc_port_cmd_ready4_4572)
  );
  LUT6 #(
    .INIT ( 64'hFBEAEAEA51404040 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT7811_SW0  (
    .I0(_n6867),
    .I1(_n6870),
    .I2(basesoc_sdram_phaseinjector1_status[7]),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT781_8287 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT788_8293 ),
    .I5(basesoc_sdram_phaseinjector1_status[15]),
    .O(N372)
  );
  LUT6 #(
    .INIT ( 64'h8FCCAFCF8080AA8F ))
  \basesoc_sdram_choose_req_grant_FSM_FFd2-In4_G  (
    .I0(\basesoc_sdram_choose_req_grant_FSM_FFd2-In2_8436 ),
    .I1(\basesoc_sdram_choose_req_grant_FSM_FFd2-In3 ),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd2_984),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd1_983),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd1-In31 ),
    .I5(\basesoc_sdram_choose_req_grant_FSM_FFd2-In41_4603 ),
    .O(N375)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT13  (
    .I0(N376),
    .I1(N377),
    .S(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT12 )
  );
  LUT5 #(
    .INIT ( 32'hF7E6B3A2 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT13_F  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_timer0_load_storage_full[0]),
    .I3(basesoc_timer0_load_storage_full_24_1802),
    .I4(basesoc_timer0_load_storage_full_8_1818),
    .O(N376)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT13_G  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_timer0_reload_storage_full_16_1842),
    .I3(basesoc_timer0_reload_storage_full[0]),
    .I4(basesoc_timer0_reload_storage_full_8_1850),
    .I5(basesoc_timer0_reload_storage_full_24_1834),
    .O(N377)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT83  (
    .I0(N378),
    .I1(N379),
    .S(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT82 )
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT83_F  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_ctrl_storage_full_23_1552),
    .I3(basesoc_ctrl_storage_full_15_1557),
    .I4(basesoc_ctrl_storage_full_31_1546),
    .O(N378)
  );
  LUT5 #(
    .INIT ( 32'hF7E6B3A2 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT83_G  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_ctrl_bus_errors[15]),
    .I3(basesoc_ctrl_storage_full_7_1561),
    .I4(basesoc_ctrl_bus_errors[31]),
    .O(N379)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT13  (
    .I0(N380),
    .I1(N3811),
    .S(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT12 )
  );
  LUT5 #(
    .INIT ( 32'hEC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT13_F  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_ctrl_storage_full_16_1556),
    .I3(basesoc_ctrl_storage_full_8_1560),
    .I4(basesoc_ctrl_storage_full_24_1551),
    .O(N380)
  );
  LUT5 #(
    .INIT ( 32'hF7E6B3A2 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT13_G  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(basesoc_ctrl_bus_errors[8]),
    .I3(basesoc_ctrl_storage_full_0_1564),
    .I4(basesoc_ctrl_bus_errors[24]),
    .O(N3811)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT85  (
    .I0(N382),
    .I1(N383),
    .S(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT84 )
  );
  LUT5 #(
    .INIT ( 32'hF7E6B3A2 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT85_F  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_timer0_reload_storage_full_23_1835),
    .I3(basesoc_timer0_load_storage_full_31_1795),
    .I4(basesoc_timer0_reload_storage_full_31_1827),
    .O(N382)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT85_G  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_timer0_load_storage_full[7]),
    .I3(basesoc_timer0_reload_storage_full[7]),
    .I4(basesoc_timer0_reload_storage_full_15_1843),
    .I5(basesoc_timer0_load_storage_full_15_1811),
    .O(N383)
  );
  MUXF7   \VexRiscv/Mmux_writeBack_DBusCachedPlugin_rspShifted<7>1  (
    .I0(N386),
    .I1(N387),
    .S(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [1]),
    .O(\VexRiscv/writeBack_DBusCachedPlugin_rspFormated [7])
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \VexRiscv/Mmux_writeBack_DBusCachedPlugin_rspShifted<7>1_F  (
    .I0(\VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced_0_7985 ),
    .I1(\VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced1_0_7993 ),
    .I2(\VexRiscv/iBusWishbone_DAT_MISO_regNext [7]),
    .I3(\VexRiscv/iBusWishbone_DAT_MISO_regNext [15]),
    .I4(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [0]),
    .I5(\VexRiscv/dataCache_1_/stageB_mmuRsp_isIoAccess_8013 ),
    .O(N386)
  );
  LUT6 #(
    .INIT ( 64'hFF00F0F0CCCCAAAA ))
  \VexRiscv/Mmux_writeBack_DBusCachedPlugin_rspShifted<7>1_G  (
    .I0(\VexRiscv/dataCache_1_/stageB_dataReadRsp_0 [23]),
    .I1(\VexRiscv/dataCache_1_/stageB_dataReadRsp_0_sliced2_0_8009 ),
    .I2(\VexRiscv/iBusWishbone_DAT_MISO_regNext [23]),
    .I3(\VexRiscv/iBusWishbone_DAT_MISO_regNext [31]),
    .I4(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [0]),
    .I5(\VexRiscv/dataCache_1_/stageB_mmuRsp_isIoAccess_8013 ),
    .O(N387)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1330_OUT1  (
    .I0(N388),
    .I1(N389),
    .S(\basesoc_interface_adr[0] ),
    .O(\GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1330_OUT<0> )
  );
  LUT6 #(
    .INIT ( 64'h2020002020000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1330_OUT1_F  (
    .I0(\basesoc_interface_adr[10] ),
    .I1(\basesoc_interface_adr[12] ),
    .I2(\basesoc_csrbankarray_csrbank1_sel<13>1_4420 ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_uart_phy_storage_full_8_1636),
    .I5(basesoc_uart_phy_storage_full_24_1866),
    .O(N388)
  );
  LUT6 #(
    .INIT ( 64'h2020002020000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface7_bank_bus_adr[1]_mux_1330_OUT1_G  (
    .I0(\basesoc_interface_adr[10] ),
    .I1(\basesoc_interface_adr[12] ),
    .I2(\basesoc_csrbankarray_csrbank1_sel<13>1_4420 ),
    .I3(\basesoc_interface_adr[1] ),
    .I4(basesoc_uart_phy_storage_full[0]),
    .I5(basesoc_uart_phy_storage_full_16_1633),
    .O(N389)
  );
  MUXF7   \VexRiscv/Mmux__zz_42_18  (
    .I0(N390),
    .I1(N391),
    .S(\VexRiscv/_zz_244_ ),
    .O(\VexRiscv/_zz_42_ [25])
  );
  LUT6 #(
    .INIT ( 64'hE40000E4E400FFE4 ))
  \VexRiscv/Mmux__zz_42_18_F  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_6680 ),
    .I1(\VexRiscv/_zz_313_ [25]),
    .I2(\VexRiscv/_zz_162_ [25]),
    .I3(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I4(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .I5(N2121),
    .O(N390)
  );
  MUXF7   \VexRiscv/Mmux__zz_42_112  (
    .I0(N392),
    .I1(N393),
    .S(\VexRiscv/decode_to_execute_ALU_CTRL [0]),
    .O(\VexRiscv/_zz_42_ [0])
  );
  LUT6 #(
    .INIT ( 64'hFFF88F8877700700 ))
  \VexRiscv/Mmux__zz_42_112_F  (
    .I0(\VexRiscv/execute_arbitration_isValid_6599 ),
    .I1(\VexRiscv/decode_to_execute_IS_CSR_6992 ),
    .I2(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I3(\VexRiscv/execute_SrcPlugin_addSub[0] ),
    .I4(\VexRiscv/Mmux__zz_42_1 ),
    .I5(\VexRiscv/_n8822 [0]),
    .O(N392)
  );
  LUT6 #(
    .INIT ( 64'hFFB35F13ECA04C00 ))
  \VexRiscv/Mmux__zz_42_112_G  (
    .I0(\VexRiscv/decode_to_execute_IS_CSR_6992 ),
    .I1(\VexRiscv/decode_to_execute_ALU_CTRL [1]),
    .I2(\VexRiscv/execute_arbitration_isValid_6599 ),
    .I3(\VexRiscv/execute_SrcPlugin_addSub[0] ),
    .I4(\VexRiscv/_n8822 [0]),
    .I5(\VexRiscv/execute_SrcPlugin_less ),
    .O(N393)
  );
  MUXF7   \VexRiscv/Mmux__zz_89_293  (
    .I0(N3941),
    .I1(N3951),
    .S(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [0]),
    .O(\VexRiscv/Mmux__zz_89_292 )
  );
  LUT6 #(
    .INIT ( 64'hFFF77F7788800800 ))
  \VexRiscv/Mmux__zz_89_293_F  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_6597 ),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_6989 ),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [1]),
    .I3(\VexRiscv/Mmux__zz_89_29 ),
    .I4(\VexRiscv/dataCache_1__io_cpu_writeBack_data [22]),
    .I5(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [6]),
    .O(N3941)
  );
  LUT6 #(
    .INIT ( 64'hFFF77F7788800800 ))
  \VexRiscv/Mmux__zz_89_293_G  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_6597 ),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_6989 ),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [1]),
    .I3(\VexRiscv/dataCache_1__io_cpu_writeBack_data [14]),
    .I4(\VexRiscv/dataCache_1__io_cpu_writeBack_data [30]),
    .I5(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [6]),
    .O(N3951)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT788  (
    .I0(N3961),
    .I1(N3971),
    .S(_n68041_FRB_4432),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT787 )
  );
  LUT6 #(
    .INIT ( 64'hDDDD0DDDD0000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT788_F  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT131 ),
    .I1(basesoc_sdram_bandwidth_nwrites_status[15]),
    .I2(\basesoc_interface_adr[4] ),
    .I3(_n683711_FRB_4399),
    .I4(basesoc_sdram_bandwidth_nwrites_status[23]),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT785_8291 ),
    .O(N3961)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT528  (
    .I0(N3981),
    .I1(N3991),
    .S(_n68041_FRB_4432),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT527 )
  );
  LUT6 #(
    .INIT ( 64'h8CCCAFFF8000A000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT528_F  (
    .I0(basesoc_sdram_bandwidth_nwrites_status[20]),
    .I1(basesoc_sdram_bandwidth_nwrites_status[12]),
    .I2(_n683711_FRB_4399),
    .I3(\basesoc_interface_adr[4] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT131 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT525_8229 ),
    .O(N3981)
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_miso1 (
    .C(sys_clk),
    .D(spiflash_miso1_rstpot_9170),
    .R(sys_rst),
    .Q(spiflash_miso1_28)
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_clk1 (
    .C(sys_clk),
    .D(spiflash_clk1_rstpot_9171),
    .R(sys_rst),
    .Q(spiflash_clk1_1152)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_bus_wishbone_ack (
    .C(sys_clk),
    .D(basesoc_bus_wishbone_ack_rstpot_9172),
    .R(sys_rst),
    .Q(basesoc_bus_wishbone_ack_1036)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_eventmanager_storage_full (
    .C(sys_clk),
    .D(basesoc_timer0_eventmanager_storage_full_rstpot_9173),
    .R(sys_rst),
    .Q(basesoc_timer0_eventmanager_storage_full_1601)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  spiflash_bitbang_en_storage_full_rstpot (
    .I0(basesoc_csrbankarray_csrbank4_bitbang_en0_re),
    .I1(spiflash_bitbang_en_storage_full_1599),
    .I2(basesoc_interface_dat_w[0]),
    .O(spiflash_bitbang_en_storage_full_rstpot_9174)
  );
  FDR #(
    .INIT ( 1'b0 ))
  spiflash_bitbang_en_storage_full (
    .C(sys_clk),
    .D(spiflash_bitbang_en_storage_full_rstpot_9174),
    .R(sys_rst),
    .Q(spiflash_bitbang_en_storage_full_1599)
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  basesoc_timer0_en_storage_full_rstpot (
    .I0(basesoc_csrbankarray_csrbank5_en0_re),
    .I1(basesoc_timer0_en_storage_full_1600),
    .I2(basesoc_interface_dat_w[0]),
    .O(basesoc_timer0_en_storage_full_rstpot_9175)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_timer0_en_storage_full (
    .C(sys_clk),
    .D(basesoc_timer0_en_storage_full_rstpot_9175),
    .R(sys_rst),
    .Q(basesoc_timer0_en_storage_full_1600)
  );
  FDR   \VexRiscv/_zz_129_  (
    .C(sys_clk),
    .D(\VexRiscv/_zz_129__rstpot_9176 ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/_zz_129__6637 )
  );
  FDR   \VexRiscv/writeBack_arbitration_isValid  (
    .C(sys_clk),
    .D(\VexRiscv/writeBack_arbitration_isValid_rstpot_9177 ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/writeBack_arbitration_isValid_6597 )
  );
  FDR   \VexRiscv/memory_arbitration_isValid  (
    .C(sys_clk),
    .D(\VexRiscv/memory_arbitration_isValid_rstpot_9178 ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/memory_arbitration_isValid_6598 )
  );
  FDR   \VexRiscv/execute_arbitration_isValid  (
    .C(sys_clk),
    .D(\VexRiscv/execute_arbitration_isValid_rstpot_9179 ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/execute_arbitration_isValid_6599 )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/_zz_136__rstpot  (
    .I0(\VexRiscv/_zz_136__BRB0_9442 ),
    .I1(\VexRiscv/_zz_136__BRB1_9443 ),
    .I2(\VexRiscv/_zz_136__BRB2_9444 ),
    .O(\VexRiscv/_zz_136_ )
  );
  FD #(
    .INIT ( 1'b0 ))
  basesoc_sram_bus_ack (
    .C(sys_clk),
    .D(basesoc_sram_bus_ack_rstpot_9180),
    .Q(basesoc_sram_bus_ack_621)
  );
  FD #(
    .INIT ( 1'b0 ))
  basesoc_interface_we (
    .C(sys_clk),
    .D(basesoc_interface_we_rstpot_9181),
    .Q(basesoc_interface_we_966)
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_phase_sel (
    .C(sdram_half_clk),
    .D(ddrphy_phase_sel_rstpot_9182),
    .Q(ddrphy_phase_sel_356)
  );
  FD   \VexRiscv/CsrPlugin_mip_MSIP  (
    .C(sys_clk),
    .D(\VexRiscv/CsrPlugin_mip_MSIP_rstpot_9183 ),
    .Q(\VexRiscv/CsrPlugin_mip_MSIP_7408 )
  );
  FD   \VexRiscv/CsrPlugin_mip_MEIP  (
    .C(sys_clk),
    .D(\VexRiscv/CsrPlugin_mip_MEIP_rstpot ),
    .Q(\VexRiscv/CsrPlugin_mip_MEIP_7450 )
  );
  FD   \VexRiscv/CsrPlugin_interrupt_code_3  (
    .C(sys_clk),
    .D(\VexRiscv/CsrPlugin_interrupt_code_3_rstpot_9185 ),
    .Q(\VexRiscv/CsrPlugin_interrupt_code [3])
  );
  LUT2 #(
    .INIT ( 4'h4 ))
  \VexRiscv/_zz_213__rstpot  (
    .I0(\VexRiscv/_zz_213__BRB0_9318 ),
    .I1(\VexRiscv/_zz_213__BRB1_9319 ),
    .O(\VexRiscv/_zz_213_ )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/dataCache_1_/stageB_mmuRsp_isIoAccess_rstpot  (
    .I0(\VexRiscv/dataCache_1_/_zz_17_ ),
    .I1(\VexRiscv/dataCache_1_/stageB_mmuRsp_isIoAccess_8013 ),
    .I2(\VexRiscv/execute_to_memory_REGFILE_WRITE_DATA [31]),
    .O(\VexRiscv/dataCache_1_/stageB_mmuRsp_isIoAccess_rstpot_9186 )
  );
  FD   \VexRiscv/dataCache_1_/stageB_mmuRsp_isIoAccess  (
    .C(sys_clk),
    .D(\VexRiscv/dataCache_1_/stageB_mmuRsp_isIoAccess_rstpot_9186 ),
    .Q(\VexRiscv/dataCache_1_/stageB_mmuRsp_isIoAccess_8013 )
  );
  FD   \VexRiscv/memory_DivPlugin_div_done  (
    .C(sys_clk),
    .D(\VexRiscv/memory_DivPlugin_div_done_rstpot_9187 ),
    .Q(\VexRiscv/memory_DivPlugin_div_done_7406 )
  );
  FD   \VexRiscv/decode_to_execute_REGFILE_WRITE_VALID  (
    .C(sys_clk),
    .D(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_rstpot1_9188 ),
    .Q(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_6551 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \basesoc_csrbankarray_csrbank3_sel<13>1_FRB  (
    .C(sys_clk),
    .D(N4161),
    .R(sys_rst),
    .Q(\basesoc_csrbankarray_csrbank3_sel<13>1_FRB_4452 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  _n683711_FRB (
    .C(sys_clk),
    .D(N4171),
    .R(sys_rst),
    .Q(_n683711_FRB_4399)
  );
  FDR #(
    .INIT ( 1'b0 ))
  \_n6876<5>1_FRB  (
    .C(sys_clk),
    .D(N4181),
    .R(sys_rst),
    .Q(\_n6876<5>1_FRB_4455 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \_n6882<5>1_FRB  (
    .C(sys_clk),
    .D(N4191),
    .R(sys_rst),
    .Q(\_n6882<5>1_FRB_4428 )
  );
  FDE   \VexRiscv/_n5427<1>11411_FRB  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(N4201),
    .Q(\VexRiscv/_n5427<1>11411_FRB_4672 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \_n6879<5>1_FRB  (
    .C(sys_clk),
    .D(N4211),
    .R(sys_rst),
    .Q(\_n6879<5>1_FRB_4453 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT705_FRB  (
    .C(sys_clk),
    .D(N4221),
    .R(sys_rst),
    .Q(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT705_FRB_8217 )
  );
  LUT5 #(
    .INIT ( 32'h8CCCCCCC ))
  basesoc_sdram_bankmachine0_twtpcon_ready_glue_rst (
    .I0(sys_rst),
    .I1(basesoc_sdram_bankmachine0_twtpcon_ready_glue_ce_8978),
    .I2(basesoc_sdram_bankmachine0_cmd_valid),
    .I3(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I4(basesoc_sdram_bankmachine0_cmd_ready),
    .O(basesoc_sdram_bankmachine0_twtpcon_ready_glue_rst_8979)
  );
  LUT5 #(
    .INIT ( 32'h8CCCCCCC ))
  basesoc_sdram_bankmachine1_twtpcon_ready_glue_rst (
    .I0(sys_rst),
    .I1(basesoc_sdram_bankmachine1_twtpcon_ready_glue_ce_8982),
    .I2(basesoc_sdram_bankmachine1_cmd_valid),
    .I3(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .I4(basesoc_sdram_bankmachine1_cmd_ready),
    .O(basesoc_sdram_bankmachine1_twtpcon_ready_glue_rst_8983)
  );
  LUT5 #(
    .INIT ( 32'h8CCCCCCC ))
  basesoc_sdram_bankmachine3_twtpcon_ready_glue_rst (
    .I0(sys_rst),
    .I1(basesoc_sdram_bankmachine3_twtpcon_ready_glue_ce_8984),
    .I2(basesoc_sdram_bankmachine3_cmd_valid),
    .I3(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .I4(basesoc_sdram_bankmachine3_cmd_ready),
    .O(basesoc_sdram_bankmachine3_twtpcon_ready_glue_rst_8985)
  );
  LUT5 #(
    .INIT ( 32'h8CCCCCCC ))
  basesoc_sdram_bankmachine2_twtpcon_ready_glue_rst (
    .I0(sys_rst),
    .I1(basesoc_sdram_bankmachine2_twtpcon_ready_glue_ce_8986),
    .I2(basesoc_sdram_bankmachine2_cmd_valid),
    .I3(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .I4(basesoc_sdram_bankmachine2_cmd_ready),
    .O(basesoc_sdram_bankmachine2_twtpcon_ready_glue_rst_8987)
  );
  LUT6 #(
    .INIT ( 64'h50DCAF23DCDC2323 ))
  _n5506_inv1 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1234),
    .I2(\n0320<3>1 ),
    .I3(roundrobin0_grant_roundrobin3_grant_OR_332_o1_4581),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .I5(basesoc_sdram_bankmachine0_cmd_ready),
    .O(_n5506_inv)
  );
  LUT6 #(
    .INIT ( 64'h0040000000000000 ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_is_read11 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1235),
    .I1(basesoc_sdram_bankmachine0_row_opened_1655),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1234),
    .I3(basesoc_sdram_cmd_valid1_FRB_4507),
    .I4(_n4286),
    .I5(basesoc_sdram_bankmachine0_row_hit),
    .O(basesoc_sdram_bankmachine0_cmd_payload_is_read)
  );
  LUT5 #(
    .INIT ( 32'hBBBBA8B8 ))
  \bankmachine0_state_FSM_FFd2-In2_SW0  (
    .I0(bankmachine0_state_FSM_FFd3_971),
    .I1(bankmachine0_state_FSM_FFd1_969),
    .I2(bankmachine0_state_FSM_FFd2_970),
    .I3(basesoc_sdram_bankmachine0_twtpcon_ready_1656),
    .I4(\bankmachine0_state_FSM_FFd2-In1_8353 ),
    .O(N4231)
  );
  LUT4 #(
    .INIT ( 16'hA8B8 ))
  \bankmachine0_state_FSM_FFd2-In2_SW1  (
    .I0(bankmachine0_state_FSM_FFd3_971),
    .I1(bankmachine0_state_FSM_FFd1_969),
    .I2(bankmachine0_state_FSM_FFd2_970),
    .I3(basesoc_sdram_bankmachine0_twtpcon_ready_1656),
    .O(N4241)
  );
  LUT6 #(
    .INIT ( 64'hFD20F5A0F5A0F5A0 ))
  \bankmachine0_state_FSM_FFd2-In3  (
    .I0(basesoc_sdram_bankmachine0_row_opened_1655),
    .I1(basesoc_sdram_bankmachine0_row_hit),
    .I2(N4241),
    .I3(N4231),
    .I4(basesoc_sdram_bankmachine0_auto_precharge),
    .I5(basesoc_sdram_bankmachine0_cmd_ready),
    .O(\bankmachine0_state_FSM_FFd2-In )
  );
  LUT5 #(
    .INIT ( 32'hBBBBA8B8 ))
  \bankmachine1_state_FSM_FFd2-In2_SW0  (
    .I0(bankmachine1_state_FSM_FFd3_974),
    .I1(bankmachine1_state_FSM_FFd1_972),
    .I2(bankmachine1_state_FSM_FFd2_973),
    .I3(basesoc_sdram_bankmachine1_twtpcon_ready_1658),
    .I4(\bankmachine1_state_FSM_FFd2-In1_8355 ),
    .O(N4261)
  );
  LUT4 #(
    .INIT ( 16'hA8B8 ))
  \bankmachine1_state_FSM_FFd2-In2_SW1  (
    .I0(bankmachine1_state_FSM_FFd3_974),
    .I1(bankmachine1_state_FSM_FFd1_972),
    .I2(bankmachine1_state_FSM_FFd2_973),
    .I3(basesoc_sdram_bankmachine1_twtpcon_ready_1658),
    .O(N427)
  );
  LUT6 #(
    .INIT ( 64'hFD08DD88DD88DD88 ))
  \bankmachine1_state_FSM_FFd2-In3  (
    .I0(basesoc_sdram_bankmachine1_row_opened_1657),
    .I1(N427),
    .I2(basesoc_sdram_bankmachine1_row_hit),
    .I3(N4261),
    .I4(basesoc_sdram_bankmachine1_auto_precharge),
    .I5(basesoc_sdram_bankmachine1_cmd_ready),
    .O(\bankmachine1_state_FSM_FFd2-In )
  );
  LUT5 #(
    .INIT ( 32'hBBBBA8B8 ))
  \bankmachine2_state_FSM_FFd2-In2_SW0  (
    .I0(bankmachine2_state_FSM_FFd3_977),
    .I1(bankmachine2_state_FSM_FFd1_975),
    .I2(bankmachine2_state_FSM_FFd2_976),
    .I3(basesoc_sdram_bankmachine2_twtpcon_ready_1660),
    .I4(\bankmachine2_state_FSM_FFd2-In1_8357 ),
    .O(N429)
  );
  LUT4 #(
    .INIT ( 16'hA8B8 ))
  \bankmachine2_state_FSM_FFd2-In2_SW1  (
    .I0(bankmachine2_state_FSM_FFd3_977),
    .I1(bankmachine2_state_FSM_FFd1_975),
    .I2(bankmachine2_state_FSM_FFd2_976),
    .I3(basesoc_sdram_bankmachine2_twtpcon_ready_1660),
    .O(N430)
  );
  LUT6 #(
    .INIT ( 64'hFD08DD88DD88DD88 ))
  \bankmachine2_state_FSM_FFd2-In3  (
    .I0(basesoc_sdram_bankmachine2_row_opened_1659),
    .I1(N430),
    .I2(basesoc_sdram_bankmachine2_row_hit),
    .I3(N429),
    .I4(basesoc_sdram_bankmachine2_auto_precharge),
    .I5(basesoc_sdram_bankmachine2_cmd_ready),
    .O(\bankmachine2_state_FSM_FFd2-In )
  );
  LUT5 #(
    .INIT ( 32'hBBBBA8B8 ))
  \bankmachine3_state_FSM_FFd2-In2_SW0  (
    .I0(bankmachine3_state_FSM_FFd3_980),
    .I1(bankmachine3_state_FSM_FFd1_978),
    .I2(bankmachine3_state_FSM_FFd2_979),
    .I3(basesoc_sdram_bankmachine3_twtpcon_ready_1662),
    .I4(\bankmachine3_state_FSM_FFd2-In1_8359 ),
    .O(N432)
  );
  LUT4 #(
    .INIT ( 16'hA8B8 ))
  \bankmachine3_state_FSM_FFd2-In2_SW1  (
    .I0(bankmachine3_state_FSM_FFd3_980),
    .I1(bankmachine3_state_FSM_FFd1_978),
    .I2(bankmachine3_state_FSM_FFd2_979),
    .I3(basesoc_sdram_bankmachine3_twtpcon_ready_1662),
    .O(N433)
  );
  LUT6 #(
    .INIT ( 64'hFD08DD88DD88DD88 ))
  \bankmachine3_state_FSM_FFd2-In3  (
    .I0(basesoc_sdram_bankmachine3_row_opened_1661),
    .I1(N433),
    .I2(basesoc_sdram_bankmachine3_row_hit),
    .I3(N432),
    .I4(basesoc_sdram_bankmachine3_auto_precharge),
    .I5(basesoc_sdram_bankmachine3_cmd_ready),
    .O(\bankmachine3_state_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h1F0011000F000000 ))
  Mmux_basesoc_sdram_bankmachine0_cmd_ready11 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_983),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd2_984),
    .I2(N435),
    .I3(Mmux_array_muxed1111),
    .I4(rhs_array_muxed0),
    .I5(rhs_array_muxed6),
    .O(basesoc_sdram_bankmachine0_cmd_ready)
  );
  LUT6 #(
    .INIT ( 64'hF8008800F0000000 ))
  Mmux_basesoc_sdram_bankmachine3_cmd_ready11 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_983),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd2_984),
    .I2(N437),
    .I3(Mmux_array_muxed1111),
    .I4(rhs_array_muxed0),
    .I5(rhs_array_muxed6),
    .O(basesoc_sdram_bankmachine3_cmd_ready)
  );
  LUT6 #(
    .INIT ( 64'h4F0044000F000000 ))
  Mmux_basesoc_sdram_bankmachine1_cmd_ready11 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_983),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd2_984),
    .I2(N439),
    .I3(Mmux_array_muxed1111),
    .I4(rhs_array_muxed0),
    .I5(rhs_array_muxed6),
    .O(basesoc_sdram_bankmachine1_cmd_ready)
  );
  LUT6 #(
    .INIT ( 64'h2F0022000F000000 ))
  Mmux_basesoc_sdram_bankmachine2_cmd_ready11 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_983),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd2_984),
    .I2(N441),
    .I3(Mmux_array_muxed1111),
    .I4(rhs_array_muxed0),
    .I5(rhs_array_muxed6),
    .O(basesoc_sdram_bankmachine2_cmd_ready)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_0_rstpot_9220),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_0_rstpot_9221),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_1_rstpot_9222),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1])
  );
  LUT6 #(
    .INIT ( 64'h0001FFFEFFFF0000 ))
  _n5522_inv1 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .O(_n5522_inv)
  );
  LUT6 #(
    .INIT ( 64'hFFFF7F77FFFFFFFF ))
  basesoc_sdram_cmd_valid41 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1363),
    .I1(basesoc_sdram_bankmachine3_row_opened_1661),
    .I2(basesoc_sdram_generator_done_846),
    .I3(refresher_state_FSM_FFd1_968),
    .I4(refresher_state_FSM_FFd2_967),
    .I5(basesoc_sdram_bankmachine3_row_hit),
    .O(basesoc_sdram_cmd_valid_mmx_out4)
  );
  LUT6 #(
    .INIT ( 64'hFFFF7F77FFFFFFFF ))
  basesoc_sdram_cmd_valid21 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1277),
    .I1(basesoc_sdram_bankmachine1_row_opened_1657),
    .I2(basesoc_sdram_generator_done_846),
    .I3(refresher_state_FSM_FFd1_968),
    .I4(refresher_state_FSM_FFd2_967),
    .I5(basesoc_sdram_bankmachine1_row_hit),
    .O(basesoc_sdram_cmd_valid_mmx_out2)
  );
  LUT6 #(
    .INIT ( 64'hFFFF7F77FFFFFFFF ))
  basesoc_sdram_cmd_valid111 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1234),
    .I1(basesoc_sdram_bankmachine0_row_opened_1655),
    .I2(basesoc_sdram_generator_done_846),
    .I3(refresher_state_FSM_FFd1_968),
    .I4(refresher_state_FSM_FFd2_967),
    .I5(basesoc_sdram_bankmachine0_row_hit),
    .O(basesoc_sdram_cmd_valid_mmx_out1)
  );
  FDR   \VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_2  (
    .C(sys_clk),
    .D(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_2_rstpot_9223 ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_2_6640 )
  );
  LUT4 #(
    .INIT ( 16'h69AA ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_1_rstpot (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .I3(_n5506_inv),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_1_rstpot_9222)
  );
  LUT5 #(
    .INIT ( 32'hCC454045 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In4_SW0  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In31 ),
    .I1(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In2_8438 ),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd1_981),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd2),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In3 ),
    .O(N443)
  );
  LUT5 #(
    .INIT ( 32'hA2EEE2FF ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In4_SW1  (
    .I0(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In3 ),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd1_981),
    .I2(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In2_8438 ),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd2),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In31 ),
    .O(N444)
  );
  LUT5 #(
    .INIT ( 32'hDFD58A80 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In4  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2_BRB0_9352),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd2_BRB1_9353),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd2_BRB2_9354),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd2_BRB3_9355),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_BRB4_9356),
    .O(basesoc_sdram_choose_cmd_grant_FSM_FFd2)
  );
  LUT4 #(
    .INIT ( 16'h00DF ))
  \VexRiscv/_n5427<1>14_SW0  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .I2(\VexRiscv/_n5427<1>4 ),
    .I3(\VexRiscv/_n5427<1>2_8529 ),
    .O(N446)
  );
  LUT6 #(
    .INIT ( 64'h191108005D555D55 ))
  \VexRiscv/_n5427<1>15  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [3]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [2]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .I3(\VexRiscv/_n5427<1>1_8528 ),
    .I4(\VexRiscv/_n5427<1>12_8537 ),
    .I5(N446),
    .O(\VexRiscv/_n5427<1>14 )
  );
  LUT4 #(
    .INIT ( 16'hFF7F ))
  \VexRiscv/_n5427<1>16_SW0  (
    .I0(\VexRiscv/decode_arbitration_isValid ),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [1]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [0]),
    .I3(\VexRiscv/decode_arbitration_isStuck9_8510 ),
    .O(N448)
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  \VexRiscv/IBusCachedPlugin_predictionJumpInterface_valid11  (
    .I0(N448),
    .I1(\VexRiscv/_n5427<1>14 ),
    .I2(\VexRiscv/Mmux_IBusCachedPlugin_decodeExceptionPort_valid11_9608 ),
    .I3(\VexRiscv/decode_arbitration_isStuck8_8509 ),
    .I4(\VexRiscv/execute_arbitration_isStuck1 ),
    .I5(\VexRiscv/execute_arbitration_removeIt_INV_529_o ),
    .O(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_valid1 )
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In31_SW0  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1320),
    .I1(basesoc_sdram_bankmachine2_row_opened_1659),
    .I2(basesoc_sdram_cmd_valid1_FRB_4507),
    .I3(_n4222),
    .I4(basesoc_sdram_bankmachine2_row_hit),
    .O(N450)
  );
  LUT6 #(
    .INIT ( 64'hFFFFCDFFFFFF0DFC ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In31  (
    .I0(basesoc_sdram_bankmachine2_twtpcon_ready_1660),
    .I1(bankmachine2_state_FSM_FFd1_975),
    .I2(bankmachine2_state_FSM_FFd2_976),
    .I3(bankmachine2_state_FSM_FFd3_977),
    .I4(N450),
    .I5(basesoc_sdram_cmd_valid_mmx_out3),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In3 )
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In311_SW0  (
    .I0(basesoc_sdram_bankmachine1_row_opened_1657),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1277),
    .I2(basesoc_sdram_cmd_valid1_FRB_4507),
    .I3(_n4210),
    .I4(basesoc_sdram_bankmachine1_row_hit),
    .O(N452)
  );
  LUT6 #(
    .INIT ( 64'hFFFFCDFFFFFF0DFC ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In311  (
    .I0(basesoc_sdram_bankmachine1_twtpcon_ready_1658),
    .I1(bankmachine1_state_FSM_FFd1_972),
    .I2(bankmachine1_state_FSM_FFd2_973),
    .I3(bankmachine1_state_FSM_FFd3_974),
    .I4(N452),
    .I5(basesoc_sdram_cmd_valid_mmx_out2),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In31 )
  );
  LUT5 #(
    .INIT ( 32'h08000000 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In411_SW0  (
    .I0(basesoc_sdram_bankmachine3_row_opened_1661),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1363),
    .I2(basesoc_sdram_cmd_valid1_FRB_4507),
    .I3(_n4332),
    .I4(basesoc_sdram_bankmachine3_row_hit),
    .O(N454)
  );
  LUT6 #(
    .INIT ( 64'h000032000000F203 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd2-In411  (
    .I0(basesoc_sdram_bankmachine3_twtpcon_ready_1662),
    .I1(bankmachine3_state_FSM_FFd1_978),
    .I2(bankmachine3_state_FSM_FFd2_979),
    .I3(bankmachine3_state_FSM_FFd3_980),
    .I4(N454),
    .I5(basesoc_sdram_cmd_valid_mmx_out4),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In41 )
  );
  FDR   \VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_4  (
    .C(sys_clk),
    .D(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_4_rstpot_9231 ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_4_6638 )
  );
  FDR   \VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_1  (
    .C(sys_clk),
    .D(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_1_rstpot_9232 ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_1_6641 )
  );
  FDR   \VexRiscv/_zz_116_  (
    .C(sys_clk),
    .D(\VexRiscv/_zz_116__rstpot_9233 ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/_zz_116__6642 )
  );
  LUT3 #(
    .INIT ( 8'h1F ))
  basesoc_sdram_choose_cmd_ce1 (
    .I0(multiplexer_state_FSM_FFd2),
    .I1(multiplexer_state_FSM_FFd1_985),
    .I2(rhs_array_muxed0),
    .O(basesoc_sdram_choose_cmd_ce)
  );
  LUT6 #(
    .INIT ( 64'h0100FE0000000000 ))
  Mmux_rhs_array_muxed61_SW0 (
    .I0(multiplexer_state_FSM_FFd3_2767),
    .I1(multiplexer_state_FSM_FFd1_985),
    .I2(\multiplexer_state_FSM_FFd2-In61 ),
    .I3(basesoc_sdram_bankmachine0_cmd_payload_is_write_basesoc_sdram_choose_req_want_writes_equal_291_o1_4607),
    .I4(basesoc_sdram_bankmachine0_cmd_payload_is_read),
    .I5(basesoc_sdram_bankmachine0_cmd_valid),
    .O(N52)
  );
  LUT6 #(
    .INIT ( 64'h0800000200000000 ))
  roundrobin0_grant_roundrobin3_grant_OR_332_o11 (
    .I0(basesoc_sdram_bankmachine0_row_opened_1655),
    .I1(bankmachine0_state_FSM_FFd1_969),
    .I2(basesoc_sdram_cmd_valid1_FRB_4507),
    .I3(bankmachine0_state_FSM_FFd3_971),
    .I4(bankmachine0_state_FSM_FFd2_970),
    .I5(basesoc_sdram_bankmachine0_row_hit),
    .O(roundrobin0_grant_roundrobin3_grant_OR_332_o1_4581)
  );
  LUT6 #(
    .INIT ( 64'hFF0100FE00FFFF00 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_0_rstpot (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_0_rstpot_9221)
  );
  LUT5 #(
    .INIT ( 32'hAFFFEFFF ))
  basesoc_sdram_cmd_valid31_SW0 (
    .I0(refresher_state_FSM_FFd2_1_9620),
    .I1(refresher_state_FSM_FFd1_1_9621),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1320),
    .I3(basesoc_sdram_bankmachine2_row_opened_1659),
    .I4(basesoc_sdram_generator_done_846),
    .O(N456)
  );
  LUT6 #(
    .INIT ( 64'h3200F20332003200 ))
  Mmux_basesoc_sdram_bankmachine2_cmd_valid21 (
    .I0(basesoc_sdram_bankmachine2_twtpcon_ready_1660),
    .I1(bankmachine2_state_FSM_FFd1_975),
    .I2(bankmachine2_state_FSM_FFd2_976),
    .I3(bankmachine2_state_FSM_FFd3_977),
    .I4(N456),
    .I5(basesoc_sdram_bankmachine2_row_hit),
    .O(basesoc_sdram_bankmachine2_cmd_valid)
  );
  LUT5 #(
    .INIT ( 32'hAFFFEFFF ))
  basesoc_sdram_cmd_valid21_SW0 (
    .I0(refresher_state_FSM_FFd2_1_9620),
    .I1(refresher_state_FSM_FFd1_1_9621),
    .I2(basesoc_sdram_bankmachine1_row_opened_1657),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1277),
    .I4(basesoc_sdram_generator_done_846),
    .O(N4581)
  );
  LUT6 #(
    .INIT ( 64'h3200F20332003200 ))
  Mmux_basesoc_sdram_bankmachine1_cmd_valid21 (
    .I0(basesoc_sdram_bankmachine1_twtpcon_ready_1658),
    .I1(bankmachine1_state_FSM_FFd1_972),
    .I2(bankmachine1_state_FSM_FFd2_973),
    .I3(bankmachine1_state_FSM_FFd3_974),
    .I4(N4581),
    .I5(basesoc_sdram_bankmachine1_row_hit),
    .O(basesoc_sdram_bankmachine1_cmd_valid)
  );
  LUT5 #(
    .INIT ( 32'hDCFFFFFF ))
  basesoc_sdram_cmd_valid111_SW0 (
    .I0(basesoc_sdram_generator_done_1_9619),
    .I1(refresher_state_FSM_FFd2_1_9620),
    .I2(refresher_state_FSM_FFd1_1_9621),
    .I3(basesoc_sdram_bankmachine0_row_opened_1655),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1234),
    .O(N4601)
  );
  LUT6 #(
    .INIT ( 64'h3200F20332003200 ))
  Mmux_basesoc_sdram_bankmachine0_cmd_valid21 (
    .I0(basesoc_sdram_bankmachine0_twtpcon_ready_1656),
    .I1(bankmachine0_state_FSM_FFd1_969),
    .I2(bankmachine0_state_FSM_FFd2_970),
    .I3(bankmachine0_state_FSM_FFd3_971),
    .I4(N4601),
    .I5(basesoc_sdram_bankmachine0_row_hit),
    .O(basesoc_sdram_bankmachine0_cmd_valid)
  );
  LUT5 #(
    .INIT ( 32'hAFFFEFFF ))
  basesoc_sdram_cmd_valid41_SW0 (
    .I0(refresher_state_FSM_FFd2_1_9620),
    .I1(refresher_state_FSM_FFd1_1_9621),
    .I2(basesoc_sdram_bankmachine3_row_opened_1661),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1363),
    .I4(basesoc_sdram_generator_done_846),
    .O(N4621)
  );
  LUT6 #(
    .INIT ( 64'h3200F20332003200 ))
  Mmux_basesoc_sdram_bankmachine3_cmd_valid21 (
    .I0(basesoc_sdram_bankmachine3_twtpcon_ready_1662),
    .I1(bankmachine3_state_FSM_FFd1_978),
    .I2(bankmachine3_state_FSM_FFd2_979),
    .I3(bankmachine3_state_FSM_FFd3_980),
    .I4(N4621),
    .I5(basesoc_sdram_bankmachine3_row_hit),
    .O(basesoc_sdram_bankmachine3_cmd_valid)
  );
  LUT6 #(
    .INIT ( 64'hAAA6FFF3FFF3FFF3 ))
  basesoc_sdram_bankmachine0_cmd_payload_is_write_basesoc_sdram_choose_req_want_writes_equal_291_o1 (
    .I0(basesoc_sdram_cmd_valid1_FRB_4507),
    .I1(multiplexer_state_FSM_FFd3_2767),
    .I2(multiplexer_state_FSM_FFd1_985),
    .I3(\multiplexer_state_FSM_FFd2-In6_9607 ),
    .I4(N4641),
    .I5(basesoc_sdram_bankmachine0_row_hit),
    .O(basesoc_sdram_bankmachine0_cmd_payload_is_write_basesoc_sdram_choose_req_want_writes_equal_291_o1_4607)
  );
  LUT6 #(
    .INIT ( 64'h57DF55FF57575555 ))
  basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce1 (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1277),
    .I1(N439),
    .I2(N4661),
    .I3(N4671),
    .I4(rhs_array_muxed0),
    .I5(rhs_array_muxed6),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_pipe_ce)
  );
  LUT3 #(
    .INIT ( 8'h0E ))
  \VexRiscv/_zz_129__rstpot  (
    .I0(\VexRiscv/_zz_129__6637 ),
    .I1(\VexRiscv/dataCache_1__io_mem_cmd_valid ),
    .I2(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_ready_6042 ),
    .O(\VexRiscv/_zz_129__rstpot_9176 )
  );
  LUT4 #(
    .INIT ( 16'hAC00 ))
  \VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_2_rstpot  (
    .I0(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_2_6640 ),
    .I1(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_1_6641 ),
    .I2(\VexRiscv/execute_arbitration_isStuck_4674 ),
    .I3(\VexRiscv/_n5378 ),
    .O(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_2_rstpot_9223 )
  );
  LUT4 #(
    .INIT ( 16'hAC00 ))
  \VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_1_rstpot  (
    .I0(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_0_6547 ),
    .I1(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_1_6641 ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .I3(\VexRiscv/_n5378 ),
    .O(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_1_rstpot_9232 )
  );
  LUT6 #(
    .INIT ( 64'h00A0CCAC00000000 ))
  \VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_4_rstpot  (
    .I0(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_4_6638 ),
    .I1(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_3_6639 ),
    .I2(N4691),
    .I3(\VexRiscv/dataCache_1_/_zz_13_ ),
    .I4(\VexRiscv/dataCache_1__io_cpu_writeBack_haltIt ),
    .I5(\VexRiscv/_n5378 ),
    .O(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_4_rstpot_9231 )
  );
  LUT4 #(
    .INIT ( 16'hAC00 ))
  \VexRiscv/_zz_116__rstpot  (
    .I0(\VexRiscv/_zz_114__6548 ),
    .I1(\VexRiscv/_zz_116__6642 ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .I3(\VexRiscv/_n5378 ),
    .O(\VexRiscv/_zz_116__rstpot_9233 )
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  \Mcount_basesoc_count_lut<0>  (
    .I0(basesoc_count[0]),
    .I1(\cache_state_FSM_FFd3-In1 ),
    .I2(basesoc_shared_ack),
    .O(Mcount_basesoc_count_lut[0])
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  \Mcount_basesoc_count_lut<1>  (
    .I0(basesoc_count[1]),
    .I1(\cache_state_FSM_FFd3-In1 ),
    .I2(basesoc_shared_ack),
    .O(Mcount_basesoc_count_lut[1])
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  \Mcount_basesoc_count_lut<2>  (
    .I0(basesoc_count[2]),
    .I1(\cache_state_FSM_FFd3-In1 ),
    .I2(basesoc_shared_ack),
    .O(Mcount_basesoc_count_lut[2])
  );
  LUT3 #(
    .INIT ( 8'hF7 ))
  \Mcount_basesoc_count_lut<3>  (
    .I0(basesoc_count[3]),
    .I1(\cache_state_FSM_FFd3-In1 ),
    .I2(basesoc_shared_ack),
    .O(Mcount_basesoc_count_lut[3])
  );
  LUT5 #(
    .INIT ( 32'hAAA8AAAA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT528_G  (
    .I0(basesoc_sdram_phaseinjector0_address_storage_full[4]),
    .I1(basesoc_sdram_bandwidth_nwrites_status[12]),
    .I2(\_n6885<5>1_FRB_4430 ),
    .I3(_n68041_FRB_4432),
    .I4(\_n6888<5>1_FRB_4413 ),
    .O(N3991)
  );
  LUT6 #(
    .INIT ( 64'h0000000000E200EE ))
  \VexRiscv/dataCache_1_/Mmux_io_cpu_writeBack_haltIt1  (
    .I0(\VexRiscv/dataCache_1_/stageB_flusher_valid_7967 ),
    .I1(\VexRiscv/_zz_260_1_9599 ),
    .I2(N3321),
    .I3(\VexRiscv/dataCache_1__io_cpu_writeBack_accessError ),
    .I4(\VexRiscv/dataCache_1_/Mmux_GND_17_o_stageB_mmuRsp_physicalAddress[2]_MUX_1373_o11 ),
    .I5(\VexRiscv/dataCache_1__io_cpu_writeBack_unalignedAccess ),
    .O(\VexRiscv/dataCache_1__io_cpu_writeBack_haltIt )
  );
  LUT6 #(
    .INIT ( 64'h0004000000000000 ))
  \_n6825<5>1  (
    .I0(basesoc_interface_adr_5_1_9617),
    .I1(basesoc_interface_adr_3_2_9616),
    .I2(basesoc_interface_adr_4_1_9615),
    .I3(basesoc_interface_adr_2_2_9614),
    .I4(basesoc_interface_adr_1_2_9613),
    .I5(basesoc_interface_adr_0_2_9612),
    .O(_n6825)
  );
  LUT4 #(
    .INIT ( 16'h5300 ))
  write_ctrl32 (
    .I0(\VexRiscv/_zz_138_ [12]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [12]),
    .I2(basesoc_grant_1671),
    .I3(basesoc_data_port_we[0]),
    .O(write_ctrl32_3744)
  );
  LUT4 #(
    .INIT ( 16'h5300 ))
  write_ctrl33 (
    .I0(\VexRiscv/_zz_138_ [12]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [12]),
    .I2(basesoc_grant_1671),
    .I3(basesoc_data_port_we[1]),
    .O(write_ctrl33_3745)
  );
  LUT4 #(
    .INIT ( 16'h5300 ))
  write_ctrl34 (
    .I0(\VexRiscv/_zz_138_ [12]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [12]),
    .I2(basesoc_grant_1671),
    .I3(basesoc_data_port_we[2]),
    .O(write_ctrl34_3746)
  );
  LUT4 #(
    .INIT ( 16'h5300 ))
  write_ctrl35 (
    .I0(\VexRiscv/_zz_138_ [12]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [12]),
    .I2(basesoc_grant_1671),
    .I3(basesoc_data_port_we[3]),
    .O(write_ctrl35_3747)
  );
  LUT4 #(
    .INIT ( 16'h082A ))
  write_ctrl36 (
    .I0(basesoc_data_port_we[4]),
    .I1(basesoc_grant_1671),
    .I2(\VexRiscv/_zz_138_ [12]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [12]),
    .O(write_ctrl36_3748)
  );
  LUT4 #(
    .INIT ( 16'h5300 ))
  write_ctrl37 (
    .I0(\VexRiscv/_zz_138_ [12]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [12]),
    .I2(basesoc_grant_1671),
    .I3(basesoc_data_port_we[5]),
    .O(write_ctrl37_3749)
  );
  LUT4 #(
    .INIT ( 16'h5300 ))
  write_ctrl38 (
    .I0(\VexRiscv/_zz_138_ [12]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [12]),
    .I2(basesoc_grant_1671),
    .I3(basesoc_data_port_we[6]),
    .O(write_ctrl38_3750)
  );
  LUT4 #(
    .INIT ( 16'h5300 ))
  write_ctrl39 (
    .I0(\VexRiscv/_zz_138_ [12]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [12]),
    .I2(basesoc_grant_1671),
    .I3(basesoc_data_port_we[7]),
    .O(write_ctrl39_3751)
  );
  LUT4 #(
    .INIT ( 16'hAC00 ))
  write_ctrl40 (
    .I0(\VexRiscv/_zz_138_ [12]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [12]),
    .I2(basesoc_grant_1671),
    .I3(basesoc_data_port_we[0]),
    .O(write_ctrl40_3752)
  );
  LUT4 #(
    .INIT ( 16'hAC00 ))
  write_ctrl41 (
    .I0(\VexRiscv/_zz_138_ [12]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [12]),
    .I2(basesoc_grant_1671),
    .I3(basesoc_data_port_we[1]),
    .O(write_ctrl41_3753)
  );
  LUT4 #(
    .INIT ( 16'hAC00 ))
  write_ctrl42 (
    .I0(\VexRiscv/_zz_138_ [12]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [12]),
    .I2(basesoc_grant_1671),
    .I3(basesoc_data_port_we[2]),
    .O(write_ctrl42_3754)
  );
  LUT4 #(
    .INIT ( 16'hAC00 ))
  write_ctrl43 (
    .I0(\VexRiscv/_zz_138_ [12]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [12]),
    .I2(basesoc_grant_1671),
    .I3(basesoc_data_port_we[3]),
    .O(write_ctrl43_3755)
  );
  LUT4 #(
    .INIT ( 16'hA820 ))
  write_ctrl44 (
    .I0(basesoc_data_port_we[4]),
    .I1(basesoc_grant_1671),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [12]),
    .I3(\VexRiscv/_zz_138_ [12]),
    .O(write_ctrl44_3756)
  );
  LUT4 #(
    .INIT ( 16'hAC00 ))
  write_ctrl45 (
    .I0(\VexRiscv/_zz_138_ [12]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [12]),
    .I2(basesoc_grant_1671),
    .I3(basesoc_data_port_we[5]),
    .O(write_ctrl45_3757)
  );
  LUT4 #(
    .INIT ( 16'hAC00 ))
  write_ctrl46 (
    .I0(\VexRiscv/_zz_138_ [12]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [12]),
    .I2(basesoc_grant_1671),
    .I3(basesoc_data_port_we[6]),
    .O(write_ctrl46_3758)
  );
  LUT4 #(
    .INIT ( 16'hAC00 ))
  write_ctrl47 (
    .I0(\VexRiscv/_zz_138_ [12]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [12]),
    .I2(basesoc_grant_1671),
    .I3(basesoc_data_port_we[7]),
    .O(write_ctrl47_3759)
  );
  LUT6 #(
    .INIT ( 64'hFFBFFF00FF00FF00 ))
  \Mmux_basesoc_data_port_we<0>11  (
    .I0(\VexRiscv/_zz_140_ [0]),
    .I1(\VexRiscv/_zz_137__457 ),
    .I2(basesoc_grant_1671),
    .I3(basesoc_write_from_slave),
    .I4(rhs_array_muxed32[0]),
    .I5(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_209_o),
    .O(basesoc_data_port_we[0])
  );
  LUT6 #(
    .INIT ( 64'hFF00FFBFFF00FF00 ))
  \Mmux_basesoc_data_port_we<5>11  (
    .I0(\VexRiscv/_zz_140_ [1]),
    .I1(\VexRiscv/_zz_137__457 ),
    .I2(basesoc_grant_1671),
    .I3(basesoc_write_from_slave),
    .I4(rhs_array_muxed32[0]),
    .I5(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_209_o),
    .O(basesoc_data_port_we[5])
  );
  LUT6 #(
    .INIT ( 64'hFFBFFF00FF00FF00 ))
  \Mmux_basesoc_data_port_we<1>11  (
    .I0(\VexRiscv/_zz_140_ [1]),
    .I1(\VexRiscv/_zz_137__457 ),
    .I2(basesoc_grant_1671),
    .I3(basesoc_write_from_slave),
    .I4(rhs_array_muxed32[0]),
    .I5(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_209_o),
    .O(basesoc_data_port_we[1])
  );
  LUT6 #(
    .INIT ( 64'hFF00FFBFFF00FF00 ))
  \Mmux_basesoc_data_port_we<6>11  (
    .I0(\VexRiscv/_zz_140_ [2]),
    .I1(\VexRiscv/_zz_137__457 ),
    .I2(basesoc_grant_1671),
    .I3(basesoc_write_from_slave),
    .I4(rhs_array_muxed32[0]),
    .I5(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_209_o),
    .O(basesoc_data_port_we[6])
  );
  LUT6 #(
    .INIT ( 64'hFFBFFF00FF00FF00 ))
  \Mmux_basesoc_data_port_we<2>11  (
    .I0(\VexRiscv/_zz_140_ [2]),
    .I1(\VexRiscv/_zz_137__457 ),
    .I2(basesoc_grant_1671),
    .I3(basesoc_write_from_slave),
    .I4(rhs_array_muxed32[0]),
    .I5(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_209_o),
    .O(basesoc_data_port_we[2])
  );
  LUT6 #(
    .INIT ( 64'hFF00FFBFFF00FF00 ))
  \Mmux_basesoc_data_port_we<7>11  (
    .I0(\VexRiscv/_zz_140_ [3]),
    .I1(\VexRiscv/_zz_137__457 ),
    .I2(basesoc_grant_1671),
    .I3(basesoc_write_from_slave),
    .I4(rhs_array_muxed32[0]),
    .I5(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_209_o),
    .O(basesoc_data_port_we[7])
  );
  LUT6 #(
    .INIT ( 64'hFFBFFF00FF00FF00 ))
  \Mmux_basesoc_data_port_we<3>11  (
    .I0(\VexRiscv/_zz_140_ [3]),
    .I1(\VexRiscv/_zz_137__457 ),
    .I2(basesoc_grant_1671),
    .I3(basesoc_write_from_slave),
    .I4(rhs_array_muxed32[0]),
    .I5(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_209_o),
    .O(basesoc_data_port_we[3])
  );
  LUT6 #(
    .INIT ( 64'h00500053AFFFACFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT7013  (
    .I0(basesoc_sdram_phaseinjector0_wrdata_storage_full_22_1732),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT702_8214 ),
    .I2(_n6813),
    .I3(N4741),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT7010_8221 ),
    .I5(N4751),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT7012 )
  );
  LUT6 #(
    .INIT ( 64'h0044BBFF0047B8FF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT7010  (
    .I0(basesoc_sdram_phaseinjector0_status[14]),
    .I1(_n6828),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT703_8215 ),
    .I3(N4771),
    .I4(N4781),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT708_8220 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT7010_8221 )
  );
  LUT4 #(
    .INIT ( 16'h040C ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT1311  (
    .I0(_n683711_FRB_4399),
    .I1(\_n6888<5>1_FRB_4413 ),
    .I2(_n68041_FRB_4432),
    .I3(\basesoc_interface_adr[4] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT131 )
  );
  LUT4 #(
    .INIT ( 16'hFF7F ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT5214_SW0  (
    .I0(_n6795),
    .I1(\basesoc_csrbankarray_csrbank3_sel<13>1_FRB_4452 ),
    .I2(basesoc_sdram_phaseinjector0_command_storage_full[4]),
    .I3(_n6792),
    .O(N4801)
  );
  LUT4 #(
    .INIT ( 16'hFF5D ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT5214_SW1  (
    .I0(\basesoc_csrbankarray_csrbank3_sel<13>1_FRB_4452 ),
    .I1(_n6795),
    .I2(basesoc_sdram_phaseinjector0_command_storage_full[4]),
    .I3(_n6792),
    .O(N4811)
  );
  LUT6 #(
    .INIT ( 64'h00A35CFF00A05FFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT5215  (
    .I0(basesoc_sdram_phaseinjector0_address_storage_full_12_1575),
    .I1(_n6807),
    .I2(_n6801),
    .I3(N4811),
    .I4(N4801),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT5212_8234 ),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT<4> )
  );
  LUT6 #(
    .INIT ( 64'hEAEAFBEA40405140 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT5210_SW0  (
    .I0(_n6849),
    .I1(_n6852),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_20_1774),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT5210 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT182 ),
    .I5(basesoc_sdram_phaseinjector1_wrdata_storage_full_28_1766),
    .O(N4831)
  );
  LUT5 #(
    .INIT ( 32'hFBEA5140 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT5210_SW1  (
    .I0(_n6849),
    .I1(_n6852),
    .I2(basesoc_sdram_phaseinjector1_wrdata_storage_full_20_1774),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT5210 ),
    .I4(basesoc_sdram_phaseinjector1_wrdata_storage_full_28_1766),
    .O(N4841)
  );
  LUT6 #(
    .INIT ( 64'hFF3BC400FFBB4400 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT5212  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT172 ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT52 ),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT521_8225 ),
    .I3(N4841),
    .I4(N4831),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT528_8231 ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT5211_8233 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_0 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_0_rstpot_9250),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0])
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_1 (
    .C(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_1_rstpot_9251),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1])
  );
  LUT6 #(
    .INIT ( 64'h8000100000000000 ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_is_write21_SW0 (
    .I0(bankmachine0_state_FSM_FFd2_2_9650),
    .I1(bankmachine0_state_FSM_FFd3_1_9649),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1235),
    .I3(basesoc_sdram_bankmachine0_row_opened_1655),
    .I4(bankmachine0_state_FSM_FFd1_969),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1234),
    .O(N4641)
  );
  LUT6 #(
    .INIT ( 64'hF0F0F00E0FF0F0F0 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_1_rstpot (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_1_rstpot_9251)
  );
  LUT6 #(
    .INIT ( 64'hFF0100FE00FFFF00 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_0_rstpot (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_0_rstpot_9250)
  );
  LUT3 #(
    .INIT ( 8'h7F ))
  \_n5364<0>1_SW0  (
    .I0(basesoc_sdram_phaseinjector0_command_storage_full[3]),
    .I1(\basesoc_csrbankarray_csrbank3_sel<13>1_FRB_4452 ),
    .I2(basesoc_interface_we_966),
    .O(N4861)
  );
  LUT6 #(
    .INIT ( 64'hAAAAFFFFAAAAFCFF ))
  ddrphy_record0_ras_n_glue_set (
    .I0(basesoc_sdram_dfi_p0_ras_n_951),
    .I1(\basesoc_interface_adr[5] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(_n67981),
    .I4(basesoc_sdram_storage_full[0]),
    .I5(N4861),
    .O(ddrphy_record0_ras_n_glue_set_8992)
  );
  LUT3 #(
    .INIT ( 8'h7F ))
  \_n5364<0>1_SW1  (
    .I0(basesoc_sdram_phaseinjector0_command_storage_full[2]),
    .I1(\basesoc_csrbankarray_csrbank3_sel<13>1_FRB_4452 ),
    .I2(basesoc_interface_we_966),
    .O(N4881)
  );
  LUT6 #(
    .INIT ( 64'hAAAAFFFFAAAAFCFF ))
  ddrphy_record0_cas_n_glue_set (
    .I0(basesoc_sdram_dfi_p0_cas_n_950),
    .I1(\basesoc_interface_adr[5] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(_n67981),
    .I4(basesoc_sdram_storage_full[0]),
    .I5(N4881),
    .O(ddrphy_record0_cas_n_glue_set_8993)
  );
  LUT3 #(
    .INIT ( 8'h7F ))
  \_n5364<0>1_SW2  (
    .I0(basesoc_sdram_phaseinjector0_command_storage_full[1]),
    .I1(\basesoc_csrbankarray_csrbank3_sel<13>1_FRB_4452 ),
    .I2(basesoc_interface_we_966),
    .O(N490)
  );
  LUT6 #(
    .INIT ( 64'hAAAAFFFFAAAAFCFF ))
  ddrphy_record0_we_n_glue_set (
    .I0(basesoc_sdram_dfi_p0_we_n_952),
    .I1(\basesoc_interface_adr[5] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(_n67981),
    .I4(basesoc_sdram_storage_full[0]),
    .I5(N490),
    .O(ddrphy_record0_we_n_glue_set_8995)
  );
  LUT6 #(
    .INIT ( 64'h57DF55FF57575555 ))
  basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce1 (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1320),
    .I1(N441),
    .I2(N492),
    .I3(N493),
    .I4(rhs_array_muxed0),
    .I5(rhs_array_muxed6),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_pipe_ce)
  );
  LUT6 #(
    .INIT ( 64'h0010303030303030 ))
  \VexRiscv/_zz_270_1  (
    .I0(\VexRiscv/_zz_137__457 ),
    .I1(\VexRiscv/_zz_129__6637 ),
    .I2(\VexRiscv/_zz_136_ ),
    .I3(N1041),
    .I4(basesoc_grant_1671),
    .I5(Mmux_basesoc_shared_ack1_9641),
    .O(\VexRiscv/_zz_270_ )
  );
  LUT3 #(
    .INIT ( 8'hE4 ))
  \VexRiscv/_zz_134__2_rstpot  (
    .I0(\VexRiscv/_zz_134__2_BRB0_9320 ),
    .I1(\VexRiscv/_zz_134__2_BRB1_9321 ),
    .I2(\VexRiscv/_zz_134__2_BRB2_9322 ),
    .O(\VexRiscv/_zz_134_ [2])
  );
  LUT5 #(
    .INIT ( 32'h00800000 ))
  Mmux_basesoc_sdram_bankmachine0_cmd_payload_is_write21_lut (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1235),
    .I1(basesoc_sdram_bankmachine0_row_opened_1655),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1234),
    .I3(basesoc_sdram_cmd_valid1_FRB_4507),
    .I4(_n4286),
    .O(Mmux_basesoc_sdram_bankmachine0_cmd_payload_is_write21_lut_9257)
  );
  MUXCY   Mmux_basesoc_sdram_bankmachine0_cmd_payload_is_write21_cy (
    .CI(basesoc_sdram_bankmachine0_row_hit),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mmux_basesoc_sdram_bankmachine0_cmd_payload_is_write21_lut_9257),
    .O(basesoc_sdram_bankmachine0_cmd_payload_is_write)
  );
  LUT5 #(
    .INIT ( 32'h00800000 ))
  Mmux_basesoc_sdram_bankmachine1_cmd_payload_is_write21_lut (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_1278),
    .I1(basesoc_sdram_bankmachine1_row_opened_1657),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1277),
    .I3(basesoc_sdram_cmd_valid1_FRB_4507),
    .I4(_n4210),
    .O(Mmux_basesoc_sdram_bankmachine1_cmd_payload_is_write21_lut_9258)
  );
  MUXCY   Mmux_basesoc_sdram_bankmachine1_cmd_payload_is_write21_cy (
    .CI(basesoc_sdram_bankmachine1_row_hit),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mmux_basesoc_sdram_bankmachine1_cmd_payload_is_write21_lut_9258),
    .O(basesoc_sdram_bankmachine1_cmd_payload_is_write)
  );
  LUT5 #(
    .INIT ( 32'h00800000 ))
  Mmux_basesoc_sdram_bankmachine2_cmd_payload_is_write21_lut (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we_1321),
    .I1(basesoc_sdram_bankmachine2_row_opened_1659),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1320),
    .I3(basesoc_sdram_cmd_valid1_FRB_4507),
    .I4(_n4222),
    .O(Mmux_basesoc_sdram_bankmachine2_cmd_payload_is_write21_lut_9259)
  );
  MUXCY   Mmux_basesoc_sdram_bankmachine2_cmd_payload_is_write21_cy (
    .CI(basesoc_sdram_bankmachine2_row_hit),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mmux_basesoc_sdram_bankmachine2_cmd_payload_is_write21_lut_9259),
    .O(basesoc_sdram_bankmachine2_cmd_payload_is_write)
  );
  LUT5 #(
    .INIT ( 32'h00800000 ))
  Mmux_basesoc_sdram_bankmachine3_cmd_payload_is_write21_lut (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1364),
    .I1(basesoc_sdram_bankmachine3_row_opened_1661),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1363),
    .I3(basesoc_sdram_cmd_valid1_FRB_4507),
    .I4(_n4332),
    .O(Mmux_basesoc_sdram_bankmachine3_cmd_payload_is_write21_lut_9260)
  );
  MUXCY   Mmux_basesoc_sdram_bankmachine3_cmd_payload_is_write21_cy (
    .CI(basesoc_sdram_bankmachine3_row_hit),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mmux_basesoc_sdram_bankmachine3_cmd_payload_is_write21_lut_9260),
    .O(basesoc_sdram_bankmachine3_cmd_payload_is_write)
  );
  MUXCY   basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_209_o12_cy (
    .CI(\basesoc_tag_do_tag[20]_GND_1_o_equal_389_o ),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_209_o12_lut_9261),
    .O(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_209_o)
  );
  LUT6 #(
    .INIT ( 64'hFFFBFBFFFFFFFBFF ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT1421  (
    .I0(basesoc_interface_adr_5_1_9617),
    .I1(basesoc_interface_adr_3_2_9616),
    .I2(basesoc_interface_adr_4_1_9615),
    .I3(basesoc_interface_adr_2_2_9614),
    .I4(basesoc_interface_adr_1_2_9613),
    .I5(basesoc_interface_adr_0_2_9612),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT142 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFFDDD ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT617  (
    .I0(\_n6888<5>1_FRB_4413 ),
    .I1(_n68041_FRB_4432),
    .I2(_n683711_FRB_4399),
    .I3(\basesoc_interface_adr[4] ),
    .I4(basesoc_sdram_bandwidth_nwrites_status[13]),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT616_8241 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<0>_FRB  (
    .C(sys_clk),
    .D(N495),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<0>_FRB_2070 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<1>_FRB  (
    .C(sys_clk),
    .D(N496),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<1>_FRB_2069 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<2>_FRB  (
    .C(sys_clk),
    .D(N497),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<2>_FRB_2068 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<3>_FRB  (
    .C(sys_clk),
    .D(N498),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<3>_FRB_2067 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<4>_FRB  (
    .C(sys_clk),
    .D(N499),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<4>_FRB_2066 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<5>_FRB  (
    .C(sys_clk),
    .D(N500),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<5>_FRB_2065 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<6>_FRB  (
    .C(sys_clk),
    .D(N501),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<6>_FRB_2064 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<7>_FRB  (
    .C(sys_clk),
    .D(N502),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<7>_FRB_2063 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<8>_FRB  (
    .C(sys_clk),
    .D(N503),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<8>_FRB_2062 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<9>_FRB  (
    .C(sys_clk),
    .D(N504),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<9>_FRB_2061 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<10>_FRB  (
    .C(sys_clk),
    .D(N505),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<10>_FRB_2060 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<11>_FRB  (
    .C(sys_clk),
    .D(N506),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<11>_FRB_2059 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<12>_FRB  (
    .C(sys_clk),
    .D(N507),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<12>_FRB_2058 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<13>_FRB  (
    .C(sys_clk),
    .D(N508),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<13>_FRB_2057 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<14>_FRB  (
    .C(sys_clk),
    .D(N509),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<14>_FRB_2056 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<15>_FRB  (
    .C(sys_clk),
    .D(N510),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<15>_FRB_2055 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<16>_FRB  (
    .C(sys_clk),
    .D(N511),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<16>_FRB_2054 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<17>_FRB  (
    .C(sys_clk),
    .D(N512),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<17>_FRB_2053 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<18>_FRB  (
    .C(sys_clk),
    .D(N513),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<18>_FRB_2052 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<19>_FRB  (
    .C(sys_clk),
    .D(N514),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<19>_FRB_2051 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<20>_FRB  (
    .C(sys_clk),
    .D(N515),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<20>_FRB_2050 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<21>_FRB  (
    .C(sys_clk),
    .D(N516),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<21>_FRB_2049 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<22>_FRB  (
    .C(sys_clk),
    .D(N517),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<22>_FRB_2048 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<23>_FRB  (
    .C(sys_clk),
    .D(N518),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<23>_FRB_2047 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<24>_FRB  (
    .C(sys_clk),
    .D(N519),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<24>_FRB_2046 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<25>_FRB  (
    .C(sys_clk),
    .D(N520),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<25>_FRB_2045 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<26>_FRB  (
    .C(sys_clk),
    .D(N521),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<26>_FRB_2044 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<27>_FRB  (
    .C(sys_clk),
    .D(N522),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<27>_FRB_2043 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<28>_FRB  (
    .C(sys_clk),
    .D(N523),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<28>_FRB_2042 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<29>_FRB  (
    .C(sys_clk),
    .D(N524),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<29>_FRB_2041 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<30>_FRB  (
    .C(sys_clk),
    .D(N525),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<30>_FRB_2040 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  \basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<31>_FRB  (
    .C(sys_clk),
    .D(N5271),
    .S(sys_rst),
    .Q(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<31>_FRB_2039 )
  );
  FDSE   \VexRiscv/IBusCachedPlugin_cache/Result<0>_FRB  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_12_ ),
    .D(N5281),
    .S(\VexRiscv/IBusCachedPlugin_cache/_zz_13_ ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/Result<0>_FRB_7785 )
  );
  FDRE   \VexRiscv/IBusCachedPlugin_cache/Result<1>_FRB  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_12_ ),
    .D(N5291),
    .R(\VexRiscv/IBusCachedPlugin_cache/_zz_13_ ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/Result<1>_FRB_7784 )
  );
  FDRE   \VexRiscv/IBusCachedPlugin_cache/Result<2>_FRB  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_12_ ),
    .D(N5301),
    .R(\VexRiscv/IBusCachedPlugin_cache/_zz_13_ ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/Result<2>_FRB_7783 )
  );
  FDRE   \VexRiscv/IBusCachedPlugin_cache/Result<3>_FRB  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_12_ ),
    .D(N5311),
    .R(\VexRiscv/IBusCachedPlugin_cache/_zz_13_ ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/Result<3>_FRB_7782 )
  );
  FDRE   \VexRiscv/IBusCachedPlugin_cache/Result<4>_FRB  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_12_ ),
    .D(N5321),
    .R(\VexRiscv/IBusCachedPlugin_cache/_zz_13_ ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/Result<4>_FRB_7781 )
  );
  FDRE   \VexRiscv/IBusCachedPlugin_cache/Result<5>_FRB  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_12_ ),
    .D(N5331),
    .R(\VexRiscv/IBusCachedPlugin_cache/_zz_13_ ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/Result<5>_FRB_7780 )
  );
  FDRE   \VexRiscv/IBusCachedPlugin_cache/Result<6>_FRB  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_12_ ),
    .D(N5341),
    .R(\VexRiscv/IBusCachedPlugin_cache/_zz_13_ ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/Result<6>_FRB_7779 )
  );
  FDRE   \VexRiscv/IBusCachedPlugin_cache/Result<7>_FRB  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_12_ ),
    .D(N5361),
    .R(\VexRiscv/IBusCachedPlugin_cache/_zz_13_ ),
    .Q(\VexRiscv/IBusCachedPlugin_cache/Result<7>_FRB_7778 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \_n6885<5>1_FRB  (
    .C(sys_clk),
    .D(N5371),
    .R(sys_rst),
    .Q(\_n6885<5>1_FRB_4430 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_cmd_valid1_FRB (
    .C(sys_clk),
    .D(N5381),
    .R(sys_rst),
    .Q(basesoc_sdram_cmd_valid1_FRB_4507)
  );
  FDE   \VexRiscv/_n5427<1>1331_FRB  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(N5401),
    .Q(\VexRiscv/_n5427<1>1331_FRB_4671 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \_n6888<5>1_FRB  (
    .C(sys_clk),
    .D(N5431),
    .R(sys_rst),
    .Q(\_n6888<5>1_FRB_4413 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  \_n6891<5>1_FRB  (
    .C(sys_clk),
    .D(N5441),
    .R(sys_rst),
    .Q(\_n6891<5>1_FRB_4454 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  _n68041_FRB (
    .C(sys_clk),
    .D(N5451),
    .R(sys_rst),
    .Q(_n68041_FRB_4432)
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_cke_BRB0 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_storage_full[1]),
    .Q(ddrphy_record0_cke_BRB0_9313)
  );
  FD #(
    .INIT ( 1'b0 ))
  ddrphy_record0_cke_BRB1 (
    .C(sdram_half_clk),
    .D(basesoc_sdram_storage_full[0]),
    .Q(ddrphy_record0_cke_BRB1_9314)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_twtrcon_count_0_BRB0 (
    .C(sys_clk),
    .D(basesoc_sdram_twtrcon_count_0_glue_ce_9000),
    .R(sys_rst),
    .Q(basesoc_sdram_twtrcon_count_0_BRB0_9315)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_twtrcon_count_0_BRB1 (
    .C(sys_clk),
    .D(basesoc_sdram_twtrcon_valid),
    .R(sys_rst),
    .Q(basesoc_sdram_twtrcon_count_0_BRB1_9316)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_twtrcon_count_1_BRB0 (
    .C(sys_clk),
    .D(basesoc_sdram_twtrcon_count_1_glue_ce_9001),
    .R(sys_rst),
    .Q(basesoc_sdram_twtrcon_count_1_BRB0_9317)
  );
  FD   \VexRiscv/_zz_213__BRB0  (
    .C(sys_clk),
    .D(\VexRiscv/_zz_269__0 ),
    .Q(\VexRiscv/_zz_213__BRB0_9318 )
  );
  FD   \VexRiscv/_zz_213__BRB1  (
    .C(sys_clk),
    .D(basesoc_vexriscv_ibus_ack),
    .Q(\VexRiscv/_zz_213__BRB1_9319 )
  );
  FD   \VexRiscv/_zz_134__2_BRB0  (
    .C(sys_clk),
    .D(\VexRiscv/_zz_270_ ),
    .Q(\VexRiscv/_zz_134__2_BRB0_9320 )
  );
  FD   \VexRiscv/_zz_134__2_BRB1  (
    .C(sys_clk),
    .D(\VexRiscv/_zz_134_ [2]),
    .Q(\VexRiscv/_zz_134__2_BRB1_9321 )
  );
  FD   \VexRiscv/_zz_134__2_BRB2  (
    .C(sys_clk),
    .D(\VexRiscv/dataCache_1__io_mem_cmd_payload_length [0]),
    .Q(\VexRiscv/_zz_134__2_BRB2_9322 )
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine0_twtpcon_count_0_BRB0 (
    .C(sys_clk),
    .CE(_n5511_inv),
    .D(basesoc_sdram_bankmachine0_twtpcon_count[0]),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine0_twtpcon_count_0_BRB0_9323)
  );
  FDE   basesoc_sdram_bankmachine0_twtpcon_count_0_BRB1 (
    .C(sys_clk),
    .CE(_n5511_inv),
    .D(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .Q(basesoc_sdram_bankmachine0_twtpcon_count_0_BRB1_9324)
  );
  FDE   basesoc_sdram_bankmachine0_twtpcon_count_0_BRB2 (
    .C(sys_clk),
    .CE(_n5511_inv),
    .D(basesoc_sdram_bankmachine0_cmd_ready),
    .Q(basesoc_sdram_bankmachine0_twtpcon_count_0_BRB2_9325)
  );
  FDE   basesoc_sdram_bankmachine0_twtpcon_count_0_BRB3 (
    .C(sys_clk),
    .CE(_n5511_inv),
    .D(basesoc_sdram_bankmachine0_cmd_valid),
    .Q(basesoc_sdram_bankmachine0_twtpcon_count_0_BRB3_9326)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine1_twtpcon_count_0_BRB0 (
    .C(sys_clk),
    .CE(_n5527_inv),
    .D(basesoc_sdram_bankmachine1_twtpcon_count[0]),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine1_twtpcon_count_0_BRB0_9327)
  );
  FDE   basesoc_sdram_bankmachine1_twtpcon_count_0_BRB1 (
    .C(sys_clk),
    .CE(_n5527_inv),
    .D(basesoc_sdram_bankmachine1_cmd_payload_is_write),
    .Q(basesoc_sdram_bankmachine1_twtpcon_count_0_BRB1_9328)
  );
  FDE   basesoc_sdram_bankmachine1_twtpcon_count_0_BRB2 (
    .C(sys_clk),
    .CE(_n5527_inv),
    .D(basesoc_sdram_bankmachine1_cmd_ready),
    .Q(basesoc_sdram_bankmachine1_twtpcon_count_0_BRB2_9329)
  );
  FDE   basesoc_sdram_bankmachine1_twtpcon_count_0_BRB3 (
    .C(sys_clk),
    .CE(_n5527_inv),
    .D(basesoc_sdram_bankmachine1_cmd_valid),
    .Q(basesoc_sdram_bankmachine1_twtpcon_count_0_BRB3_9330)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine2_twtpcon_count_0_BRB0 (
    .C(sys_clk),
    .CE(_n5543_inv),
    .D(basesoc_sdram_bankmachine2_twtpcon_count[0]),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine2_twtpcon_count_0_BRB0_9331)
  );
  FDE   basesoc_sdram_bankmachine2_twtpcon_count_0_BRB1 (
    .C(sys_clk),
    .CE(_n5543_inv),
    .D(basesoc_sdram_bankmachine2_cmd_payload_is_write),
    .Q(basesoc_sdram_bankmachine2_twtpcon_count_0_BRB1_9332)
  );
  FDE   basesoc_sdram_bankmachine2_twtpcon_count_0_BRB2 (
    .C(sys_clk),
    .CE(_n5543_inv),
    .D(basesoc_sdram_bankmachine2_cmd_ready),
    .Q(basesoc_sdram_bankmachine2_twtpcon_count_0_BRB2_9333)
  );
  FDE   basesoc_sdram_bankmachine2_twtpcon_count_0_BRB3 (
    .C(sys_clk),
    .CE(_n5543_inv),
    .D(basesoc_sdram_bankmachine2_cmd_valid),
    .Q(basesoc_sdram_bankmachine2_twtpcon_count_0_BRB3_9334)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine3_twtpcon_count_0_BRB0 (
    .C(sys_clk),
    .CE(_n5559_inv),
    .D(basesoc_sdram_bankmachine3_twtpcon_count[0]),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine3_twtpcon_count_0_BRB0_9335)
  );
  FDE   basesoc_sdram_bankmachine3_twtpcon_count_0_BRB1 (
    .C(sys_clk),
    .CE(_n5559_inv),
    .D(basesoc_sdram_bankmachine3_cmd_payload_is_write),
    .Q(basesoc_sdram_bankmachine3_twtpcon_count_0_BRB1_9336)
  );
  FDE   basesoc_sdram_bankmachine3_twtpcon_count_0_BRB2 (
    .C(sys_clk),
    .CE(_n5559_inv),
    .D(basesoc_sdram_bankmachine3_cmd_ready),
    .Q(basesoc_sdram_bankmachine3_twtpcon_count_0_BRB2_9337)
  );
  FDE   basesoc_sdram_bankmachine3_twtpcon_count_0_BRB3 (
    .C(sys_clk),
    .CE(_n5559_inv),
    .D(basesoc_sdram_bankmachine3_cmd_valid),
    .Q(basesoc_sdram_bankmachine3_twtpcon_count_0_BRB3_9338)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_csrbankarray_interface3_bank_bus_dat_r_5_BRB0 (
    .C(sys_clk),
    .D(\basesoc_csrbankarray_csrbank3_sel<13>1_FRB_4452 ),
    .R(sys_rst),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r_5_BRB0_9339)
  );
  FD   basesoc_csrbankarray_interface3_bank_bus_dat_r_5_BRB1 (
    .C(sys_clk),
    .D(_n6792),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r_5_BRB1_9340)
  );
  FD   basesoc_csrbankarray_interface3_bank_bus_dat_r_5_BRB2 (
    .C(sys_clk),
    .D(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT6112_8247 ),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r_5_BRB2_9341)
  );
  FD   basesoc_csrbankarray_interface3_bank_bus_dat_r_5_BRB3 (
    .C(sys_clk),
    .D(basesoc_sdram_phaseinjector0_command_storage_full[5]),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r_5_BRB3_9342)
  );
  FD   basesoc_csrbankarray_interface3_bank_bus_dat_r_5_BRB4 (
    .C(sys_clk),
    .D(_n6795),
    .Q(basesoc_csrbankarray_interface3_bank_bus_dat_r_5_BRB4_9343)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_twtpcon_count_1_BRB0 (
    .C(sys_clk),
    .CE(_n5511_inv),
    .D(basesoc_sdram_bankmachine0_twtpcon_count[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_twtpcon_count_1_BRB0_9344)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine0_twtpcon_count_1_BRB1 (
    .C(sys_clk),
    .CE(_n5511_inv),
    .D(basesoc_sdram_bankmachine0_twtpcon_count[1]),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine0_twtpcon_count_1_BRB1_9345)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_twtpcon_count_1_BRB0 (
    .C(sys_clk),
    .CE(_n5527_inv),
    .D(basesoc_sdram_bankmachine1_twtpcon_count[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_twtpcon_count_1_BRB0_9346)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine1_twtpcon_count_1_BRB1 (
    .C(sys_clk),
    .CE(_n5527_inv),
    .D(basesoc_sdram_bankmachine1_twtpcon_count[1]),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine1_twtpcon_count_1_BRB1_9347)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_twtpcon_count_1_BRB0 (
    .C(sys_clk),
    .CE(_n5543_inv),
    .D(basesoc_sdram_bankmachine2_twtpcon_count[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_twtpcon_count_1_BRB0_9348)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine2_twtpcon_count_1_BRB1 (
    .C(sys_clk),
    .CE(_n5543_inv),
    .D(basesoc_sdram_bankmachine2_twtpcon_count[1]),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine2_twtpcon_count_1_BRB1_9349)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_twtpcon_count_1_BRB0 (
    .C(sys_clk),
    .CE(_n5559_inv),
    .D(basesoc_sdram_bankmachine3_twtpcon_count[0]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_twtpcon_count_1_BRB0_9350)
  );
  FDSE #(
    .INIT ( 1'b1 ))
  basesoc_sdram_bankmachine3_twtpcon_count_1_BRB1 (
    .C(sys_clk),
    .CE(_n5559_inv),
    .D(basesoc_sdram_bankmachine3_twtpcon_count[1]),
    .S(sys_rst),
    .Q(basesoc_sdram_bankmachine3_twtpcon_count_1_BRB1_9351)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_cmd_grant_FSM_FFd2_BRB0 (
    .C(sys_clk),
    .D(basesoc_sdram_choose_cmd_ce),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_cmd_grant_FSM_FFd2_BRB0_9352)
  );
  FD   basesoc_sdram_choose_cmd_grant_FSM_FFd2_BRB1 (
    .C(sys_clk),
    .D(N444),
    .Q(basesoc_sdram_choose_cmd_grant_FSM_FFd2_BRB1_9353)
  );
  FD   basesoc_sdram_choose_cmd_grant_FSM_FFd2_BRB2 (
    .C(sys_clk),
    .D(\basesoc_sdram_choose_cmd_grant_FSM_FFd2-In41 ),
    .Q(basesoc_sdram_choose_cmd_grant_FSM_FFd2_BRB2_9354)
  );
  FD   basesoc_sdram_choose_cmd_grant_FSM_FFd2_BRB3 (
    .C(sys_clk),
    .D(N443),
    .Q(basesoc_sdram_choose_cmd_grant_FSM_FFd2_BRB3_9355)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_choose_cmd_grant_FSM_FFd2_BRB4 (
    .C(sys_clk),
    .D(basesoc_sdram_choose_cmd_grant_FSM_FFd2),
    .R(sys_rst),
    .Q(basesoc_sdram_choose_cmd_grant_FSM_FFd2_BRB4_9356)
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB0  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5431_inv ),
    .D(\VexRiscv/DBusCachedPlugin_exceptionBus_valid ),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB0_9357 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5431_inv ),
    .D(\VexRiscv/BranchPlugin_branchExceptionPort_valid ),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB1_9358 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB2  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5431_inv ),
    .D(\VexRiscv/IBusCachedPlugin_decodeExceptionPort_valid ),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB2_9359 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5431_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [0]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB3_9360 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB4  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5431_inv ),
    .D(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [0]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB4_9361 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  ddrphy_rddata_sr_4_BRB0 (
    .C(sys_clk),
    .D(\basesoc_interface_adr[4] ),
    .S(sys_rst),
    .Q(ddrphy_rddata_sr_4_BRB0_9362)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_twtpcon_count_2_BRB0 (
    .C(sys_clk),
    .CE(_n5511_inv),
    .D(basesoc_sdram_bankmachine0_twtpcon_count[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_twtpcon_count_2_BRB0_9363)
  );
  FDE   basesoc_sdram_bankmachine0_twtpcon_count_2_BRB2 (
    .C(sys_clk),
    .CE(_n5511_inv),
    .D(basesoc_sdram_bankmachine0_twtpcon_count[1]),
    .Q(basesoc_sdram_bankmachine0_twtpcon_count_2_BRB2_9364)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine0_twtpcon_count_2_BRB3 (
    .C(sys_clk),
    .CE(_n5511_inv),
    .D(basesoc_sdram_bankmachine0_cmd_valid),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine0_twtpcon_count_2_BRB3_9365)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_twtpcon_count_2_BRB0 (
    .C(sys_clk),
    .CE(_n5527_inv),
    .D(basesoc_sdram_bankmachine1_twtpcon_count[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_twtpcon_count_2_BRB0_9366)
  );
  FDE   basesoc_sdram_bankmachine1_twtpcon_count_2_BRB2 (
    .C(sys_clk),
    .CE(_n5527_inv),
    .D(basesoc_sdram_bankmachine1_twtpcon_count[1]),
    .Q(basesoc_sdram_bankmachine1_twtpcon_count_2_BRB2_9367)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine1_twtpcon_count_2_BRB3 (
    .C(sys_clk),
    .CE(_n5527_inv),
    .D(basesoc_sdram_bankmachine1_cmd_valid),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine1_twtpcon_count_2_BRB3_9368)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_twtpcon_count_2_BRB0 (
    .C(sys_clk),
    .CE(_n5543_inv),
    .D(basesoc_sdram_bankmachine2_twtpcon_count[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_twtpcon_count_2_BRB0_9369)
  );
  FDE   basesoc_sdram_bankmachine2_twtpcon_count_2_BRB2 (
    .C(sys_clk),
    .CE(_n5543_inv),
    .D(basesoc_sdram_bankmachine2_twtpcon_count[1]),
    .Q(basesoc_sdram_bankmachine2_twtpcon_count_2_BRB2_9370)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine2_twtpcon_count_2_BRB3 (
    .C(sys_clk),
    .CE(_n5543_inv),
    .D(basesoc_sdram_bankmachine2_cmd_valid),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine2_twtpcon_count_2_BRB3_9371)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_twtpcon_count_2_BRB0 (
    .C(sys_clk),
    .CE(_n5559_inv),
    .D(basesoc_sdram_bankmachine3_twtpcon_count[2]),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_twtpcon_count_2_BRB0_9372)
  );
  FDE   basesoc_sdram_bankmachine3_twtpcon_count_2_BRB2 (
    .C(sys_clk),
    .CE(_n5559_inv),
    .D(basesoc_sdram_bankmachine3_twtpcon_count[1]),
    .Q(basesoc_sdram_bankmachine3_twtpcon_count_2_BRB2_9373)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  basesoc_sdram_bankmachine3_twtpcon_count_2_BRB3 (
    .C(sys_clk),
    .CE(_n5559_inv),
    .D(basesoc_sdram_bankmachine3_cmd_valid),
    .R(sys_rst),
    .Q(basesoc_sdram_bankmachine3_twtpcon_count_2_BRB3_9374)
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5431_inv ),
    .D(\VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT25 ),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0_9375 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB1  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5431_inv ),
    .D(\VexRiscv/dataCache_1__io_cpu_redo ),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB1_9376 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5431_inv ),
    .D(\VexRiscv/dataCache_1__io_cpu_writeBack_unalignedAccess ),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2_9377 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5431_inv ),
    .D(\VexRiscv/dataCache_1__io_cpu_writeBack_accessError ),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB3_9378 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB4  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5431_inv ),
    .D(\VexRiscv/_zz_260_ ),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB4_9379 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB5  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5431_inv ),
    .D(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [31]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB5_9380 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_BRB0  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5431_inv ),
    .D(\VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT24 ),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_BRB0_9381 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_BRB5  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5431_inv ),
    .D(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [30]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_BRB5_9382 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_BRB0  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5431_inv ),
    .D(\VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT22_8865 ),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_BRB0_9383 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_BRB5  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5431_inv ),
    .D(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [29]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_BRB5_9384 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_BRB0  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5431_inv ),
    .D(\VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT21_8866 ),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_BRB0_9385 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_BRB5  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5431_inv ),
    .D(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [28]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_BRB5_9386 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_BRB0  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5431_inv ),
    .D(\VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT20 ),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_BRB0_9387 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_BRB5  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5431_inv ),
    .D(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [27]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_BRB5_9388 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_BRB0  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5431_inv ),
    .D(\VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT19 ),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_BRB0_9389 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_BRB5  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5431_inv ),
    .D(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [26]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_BRB5_9390 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_BRB0  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5431_inv ),
    .D(\VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT18 ),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_BRB0_9391 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_BRB5  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5431_inv ),
    .D(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [25]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_BRB5_9392 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_BRB0  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5431_inv ),
    .D(\VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT17 ),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_BRB0_9393 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_BRB5  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5431_inv ),
    .D(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [24]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_BRB5_9394 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_BRB0  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5431_inv ),
    .D(\VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT16 ),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_BRB0_9395 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_BRB5  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5431_inv ),
    .D(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [23]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_BRB5_9396 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_BRB0  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5431_inv ),
    .D(\VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT15 ),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_BRB0_9397 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_BRB5  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5431_inv ),
    .D(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [22]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_BRB5_9398 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_BRB0  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5431_inv ),
    .D(\VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT14 ),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_BRB0_9399 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_BRB5  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5431_inv ),
    .D(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [21]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_BRB5_9400 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_BRB0  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5431_inv ),
    .D(\VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT13 ),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_BRB0_9401 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_BRB5  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5431_inv ),
    .D(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [20]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_BRB5_9402 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_BRB0  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5431_inv ),
    .D(\VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT11 ),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_BRB0_9403 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_BRB5  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5431_inv ),
    .D(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [19]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_BRB5_9404 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_BRB0  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5431_inv ),
    .D(\VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT10 ),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_BRB0_9405 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_BRB5  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5431_inv ),
    .D(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [18]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_BRB5_9406 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_BRB0  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5431_inv ),
    .D(\VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT9 ),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_BRB0_9407 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_BRB5  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5431_inv ),
    .D(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [17]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_BRB5_9408 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_BRB0  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5431_inv ),
    .D(\VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT8 ),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_BRB0_9409 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_BRB5  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5431_inv ),
    .D(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [16]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_BRB5_9410 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_BRB0  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5431_inv ),
    .D(\VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT7 ),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_BRB0_9411 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_BRB5  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5431_inv ),
    .D(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [15]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_BRB5_9412 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_BRB0  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5431_inv ),
    .D(\VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT6 ),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_BRB0_9413 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_BRB5  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5431_inv ),
    .D(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [14]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_BRB5_9414 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_BRB0  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5431_inv ),
    .D(\VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT5 ),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_BRB0_9415 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_BRB5  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5431_inv ),
    .D(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [13]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_BRB5_9416 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_BRB0  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5431_inv ),
    .D(\VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT4 ),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_BRB0_9417 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_BRB5  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5431_inv ),
    .D(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [12]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_BRB5_9418 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_BRB0  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5431_inv ),
    .D(\VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT3 ),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_BRB0_9419 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_BRB5  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5431_inv ),
    .D(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [11]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_BRB5_9420 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_BRB0  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5431_inv ),
    .D(\VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT2 ),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_BRB0_9421 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_BRB5  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5431_inv ),
    .D(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [10]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_BRB5_9422 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_BRB0  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5431_inv ),
    .D(\VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT32_8855 ),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_BRB0_9423 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_BRB5  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5431_inv ),
    .D(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [9]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_BRB5_9424 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_BRB0  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5431_inv ),
    .D(\VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT31_8856 ),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_BRB0_9425 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_BRB5  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5431_inv ),
    .D(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [8]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_BRB5_9426 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_BRB0  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5431_inv ),
    .D(\VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT30 ),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_BRB0_9427 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_BRB5  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5431_inv ),
    .D(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [7]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_BRB5_9428 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_BRB0  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5431_inv ),
    .D(\VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT29 ),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_BRB0_9429 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_BRB5  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5431_inv ),
    .D(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [6]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_BRB5_9430 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_BRB0  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5431_inv ),
    .D(\VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT28 ),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_BRB0_9431 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_BRB5  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5431_inv ),
    .D(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [5]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_BRB5_9432 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_BRB0  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5431_inv ),
    .D(\VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT27 ),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_BRB0_9433 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_BRB5  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5431_inv ),
    .D(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [4]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_BRB5_9434 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_BRB0  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5431_inv ),
    .D(\VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT26 ),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_BRB0_9435 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_BRB5  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5431_inv ),
    .D(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [3]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_BRB5_9436 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_BRB0  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5431_inv ),
    .D(\VexRiscv/Mmux_CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31]_DBusCachedPlugin_exceptionBus_payload_badAddr[31]_mux_818_OUT23 ),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_BRB0_9437 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_BRB5  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5431_inv ),
    .D(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [2]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_BRB5_9438 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB2  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5431_inv ),
    .D(\VexRiscv/execute_to_memory_BRANCH_CALC [1]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB2_9439 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB3  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5431_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [1]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB3_9440 )
  );
  FDE   \VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB5  (
    .C(sys_clk),
    .CE(\VexRiscv/_n5431_inv ),
    .D(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [1]),
    .Q(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB5_9441 )
  );
  FDR   \VexRiscv/_zz_136__BRB0  (
    .C(sys_clk),
    .D(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_ready_6042 ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/_zz_136__BRB0_9442 )
  );
  FDR   \VexRiscv/_zz_136__BRB1  (
    .C(sys_clk),
    .D(\VexRiscv/_zz_136_ ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/_zz_136__BRB1_9443 )
  );
  FD   \VexRiscv/_zz_136__BRB2  (
    .C(sys_clk),
    .D(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_valid ),
    .Q(\VexRiscv/_zz_136__BRB2_9444 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  litedramwishbone2native_state_FSM_FFd1_BRB0 (
    .C(sys_clk),
    .D(new_master_wdata_ready_877),
    .S(sys_rst),
    .Q(litedramwishbone2native_state_FSM_FFd1_BRB0_9445)
  );
  FD   litedramwishbone2native_state_FSM_FFd1_BRB1 (
    .C(sys_clk),
    .D(litedramwishbone2native_state_FSM_FFd1),
    .Q(litedramwishbone2native_state_FSM_FFd1_BRB1_9446)
  );
  FDR #(
    .INIT ( 1'b0 ))
  litedramwishbone2native_state_FSM_FFd1_BRB2 (
    .C(sys_clk),
    .D(cache_state_FSM_FFd2_3739),
    .R(sys_rst),
    .Q(litedramwishbone2native_state_FSM_FFd1_BRB2_9447)
  );
  FD   litedramwishbone2native_state_FSM_FFd1_BRB3 (
    .C(sys_clk),
    .D(litedramwishbone2native_state_FSM_FFd3_2150),
    .Q(litedramwishbone2native_state_FSM_FFd1_BRB3_9448)
  );
  FD   litedramwishbone2native_state_FSM_FFd1_BRB4 (
    .C(sys_clk),
    .D(cache_state_FSM_FFd3_3738),
    .Q(litedramwishbone2native_state_FSM_FFd1_BRB4_9449)
  );
  FD   litedramwishbone2native_state_FSM_FFd1_BRB5 (
    .C(sys_clk),
    .D(basesoc_port_cmd_ready),
    .Q(litedramwishbone2native_state_FSM_FFd1_BRB5_9450)
  );
  FDS #(
    .INIT ( 1'b1 ))
  multiplexer_state_FSM_FFd2_BRB0 (
    .C(sys_clk),
    .D(multiplexer_state_FSM_FFd1_985),
    .S(sys_rst),
    .Q(multiplexer_state_FSM_FFd2_BRB0_9451)
  );
  FD   multiplexer_state_FSM_FFd2_BRB1 (
    .C(sys_clk),
    .D(\multiplexer_state_FSM_FFd2-In2_8350 ),
    .Q(multiplexer_state_FSM_FFd2_BRB1_9452)
  );
  FDS #(
    .INIT ( 1'b1 ))
  multiplexer_state_FSM_FFd2_BRB2 (
    .C(sys_clk),
    .D(multiplexer_state_FSM_FFd3_2767),
    .S(sys_rst),
    .Q(multiplexer_state_FSM_FFd2_BRB2_9453)
  );
  FD   multiplexer_state_FSM_FFd2_BRB3 (
    .C(sys_clk),
    .D(N3401),
    .Q(multiplexer_state_FSM_FFd2_BRB3_9454)
  );
  FDS #(
    .INIT ( 1'b1 ))
  multiplexer_state_FSM_FFd2_BRB4 (
    .C(sys_clk),
    .D(multiplexer_state_FSM_FFd2),
    .S(sys_rst),
    .Q(multiplexer_state_FSM_FFd2_BRB4_9455)
  );
  FD   multiplexer_state_FSM_FFd2_BRB5 (
    .C(sys_clk),
    .D(\multiplexer_state_FSM_FFd2-In3_8351 ),
    .Q(multiplexer_state_FSM_FFd2_BRB5_9456)
  );
  FDE   \VexRiscv/dataCache_1_/stageA_request_data_23_BRB2  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_RS2 [23]),
    .Q(\VexRiscv/dataCache_1_/stageA_request_data_23_BRB2_9457 )
  );
  FDE   \VexRiscv/dataCache_1_/stageA_request_data_22_BRB2  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_RS2 [22]),
    .Q(\VexRiscv/dataCache_1_/stageA_request_data_22_BRB2_9458 )
  );
  FDE   \VexRiscv/dataCache_1_/stageA_request_data_21_BRB2  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_RS2 [21]),
    .Q(\VexRiscv/dataCache_1_/stageA_request_data_21_BRB2_9459 )
  );
  FDE   \VexRiscv/dataCache_1_/stageA_request_data_20_BRB2  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_RS2 [20]),
    .Q(\VexRiscv/dataCache_1_/stageA_request_data_20_BRB2_9460 )
  );
  FDE   \VexRiscv/dataCache_1_/stageA_request_data_19_BRB2  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_RS2 [19]),
    .Q(\VexRiscv/dataCache_1_/stageA_request_data_19_BRB2_9461 )
  );
  FDE   \VexRiscv/dataCache_1_/stageA_request_data_18_BRB2  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_RS2 [18]),
    .Q(\VexRiscv/dataCache_1_/stageA_request_data_18_BRB2_9462 )
  );
  FDE   \VexRiscv/dataCache_1_/stageA_request_data_17_BRB2  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_RS2 [17]),
    .Q(\VexRiscv/dataCache_1_/stageA_request_data_17_BRB2_9463 )
  );
  FDE   \VexRiscv/dataCache_1_/stageA_request_data_16_BRB1  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_RS2 [0]),
    .Q(\VexRiscv/dataCache_1_/stageA_request_data_16_BRB1_9464 )
  );
  FDE   \VexRiscv/dataCache_1_/stageA_request_data_16_BRB2  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_RS2 [16]),
    .Q(\VexRiscv/dataCache_1_/stageA_request_data_16_BRB2_9465 )
  );
  FDE   \VexRiscv/dataCache_1_/stageA_request_data_15_BRB0  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_RS2 [15]),
    .Q(\VexRiscv/dataCache_1_/stageA_request_data_15_BRB0_9466 )
  );
  FDE   \VexRiscv/dataCache_1_/stageA_request_data_14_BRB0  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_RS2 [14]),
    .Q(\VexRiscv/dataCache_1_/stageA_request_data_14_BRB0_9467 )
  );
  FDE   \VexRiscv/dataCache_1_/stageA_request_data_13_BRB0  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_RS2 [13]),
    .Q(\VexRiscv/dataCache_1_/stageA_request_data_13_BRB0_9468 )
  );
  FDE   \VexRiscv/dataCache_1_/stageA_request_data_12_BRB0  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_RS2 [12]),
    .Q(\VexRiscv/dataCache_1_/stageA_request_data_12_BRB0_9469 )
  );
  FDE   \VexRiscv/dataCache_1_/stageA_request_data_11_BRB0  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_RS2 [11]),
    .Q(\VexRiscv/dataCache_1_/stageA_request_data_11_BRB0_9470 )
  );
  FDE   \VexRiscv/dataCache_1_/stageA_request_data_10_BRB0  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_RS2 [10]),
    .Q(\VexRiscv/dataCache_1_/stageA_request_data_10_BRB0_9471 )
  );
  FDE   \VexRiscv/dataCache_1_/stageA_request_data_9_BRB0  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_RS2 [9]),
    .Q(\VexRiscv/dataCache_1_/stageA_request_data_9_BRB0_9472 )
  );
  FDE   \VexRiscv/dataCache_1_/stageA_request_data_8_BRB0  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_RS2 [8]),
    .Q(\VexRiscv/dataCache_1_/stageA_request_data_8_BRB0_9473 )
  );
  FDE   \VexRiscv/dataCache_1_/stageA_request_data_31_BRB4  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_RS2 [31]),
    .Q(\VexRiscv/dataCache_1_/stageA_request_data_31_BRB4_9474 )
  );
  FDE   \VexRiscv/dataCache_1_/stageA_request_data_30_BRB4  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_RS2 [30]),
    .Q(\VexRiscv/dataCache_1_/stageA_request_data_30_BRB4_9475 )
  );
  FDE   \VexRiscv/dataCache_1_/stageA_request_data_29_BRB4  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_RS2 [29]),
    .Q(\VexRiscv/dataCache_1_/stageA_request_data_29_BRB4_9476 )
  );
  FDE   \VexRiscv/dataCache_1_/stageA_request_data_28_BRB4  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_RS2 [28]),
    .Q(\VexRiscv/dataCache_1_/stageA_request_data_28_BRB4_9477 )
  );
  FDE   \VexRiscv/dataCache_1_/stageA_request_data_27_BRB4  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_RS2 [27]),
    .Q(\VexRiscv/dataCache_1_/stageA_request_data_27_BRB4_9478 )
  );
  FDE   \VexRiscv/dataCache_1_/stageA_request_data_26_BRB4  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_RS2 [26]),
    .Q(\VexRiscv/dataCache_1_/stageA_request_data_26_BRB4_9479 )
  );
  FDE   \VexRiscv/dataCache_1_/stageA_request_data_25_BRB4  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_RS2 [25]),
    .Q(\VexRiscv/dataCache_1_/stageA_request_data_25_BRB4_9480 )
  );
  FDE   \VexRiscv/dataCache_1_/stageA_request_data_24_BRB4  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_RS2 [24]),
    .Q(\VexRiscv/dataCache_1_/stageA_request_data_24_BRB4_9481 )
  );
  FDE   \VexRiscv/decode_to_execute_BYPASSABLE_MEMORY_STAGE_BRB3  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [2]),
    .Q(\VexRiscv/decode_to_execute_BYPASSABLE_MEMORY_STAGE_BRB3_9482 )
  );
  FDE   \VexRiscv/decode_to_execute_BYPASSABLE_MEMORY_STAGE_BRB4  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .Q(\VexRiscv/decode_to_execute_BYPASSABLE_MEMORY_STAGE_BRB4_9483 )
  );
  FDE   \VexRiscv/decode_to_execute_BYPASSABLE_MEMORY_STAGE_BRB5  (
    .C(sys_clk),
    .CE(\VexRiscv/execute_arbitration_isStuck_inv ),
    .D(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .Q(\VexRiscv/decode_to_execute_BYPASSABLE_MEMORY_STAGE_BRB5_9484 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  ddrphy_rddata_sr_3_BRB0 (
    .C(sys_clk),
    .D(ddrphy_rddata_sr_4_BRB0_9362),
    .S(sys_rst),
    .Q(ddrphy_rddata_sr_3_BRB0_9485)
  );
  FDE   \VexRiscv/execute_to_memory_IS_MUL_BRB1  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_INSTRUCTION [25]),
    .Q(\VexRiscv/execute_to_memory_IS_MUL_BRB1_9486 )
  );
  FDE   \VexRiscv/execute_to_memory_IS_MUL_BRB3  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_BYPASSABLE_MEMORY_STAGE_BRB3_9482 ),
    .Q(\VexRiscv/execute_to_memory_IS_MUL_BRB3_9487 )
  );
  FDE   \VexRiscv/execute_to_memory_IS_MUL_BRB4  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_BYPASSABLE_MEMORY_STAGE_BRB5_9484 ),
    .Q(\VexRiscv/execute_to_memory_IS_MUL_BRB4_9488 )
  );
  FDE   \VexRiscv/execute_to_memory_IS_MUL_BRB5  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv ),
    .D(\VexRiscv/decode_to_execute_BYPASSABLE_MEMORY_STAGE_BRB4_9483 ),
    .Q(\VexRiscv/execute_to_memory_IS_MUL_BRB5_9489 )
  );
  FDS #(
    .INIT ( 1'b1 ))
  ddrphy_rddata_sr_2_BRB0 (
    .C(sys_clk),
    .D(ddrphy_rddata_sr_3_BRB0_9485),
    .S(sys_rst),
    .Q(ddrphy_rddata_sr_2_BRB0_9490)
  );
  FDS #(
    .INIT ( 1'b1 ))
  ddrphy_rddata_sr_1_BRB0 (
    .C(sys_clk),
    .D(ddrphy_rddata_sr_2_BRB0_9490),
    .S(sys_rst),
    .Q(ddrphy_rddata_sr_1_BRB0_9494)
  );
  FD   ddrphy_rddata_sr_1_BRB4 (
    .C(sys_clk),
    .D(N995),
    .Q(ddrphy_rddata_sr_1_BRB4_9498)
  );
  FD   ddrphy_rddata_sr_1_BRB5 (
    .C(sys_clk),
    .D(N996),
    .Q(ddrphy_rddata_sr_1_BRB5_9499)
  );
  FDR #(
    .INIT ( 1'b0 ))
  new_master_rdata_valid4_BRB2 (
    .C(sys_clk),
    .D(N1011),
    .R(sys_rst),
    .Q(new_master_rdata_valid4_BRB2_9503)
  );
  FD   ddrphy_rddata_sr_2_BRB14 (
    .C(sys_clk),
    .D(N1035),
    .Q(ddrphy_rddata_sr_2_BRB14_9515)
  );
  FDR   \VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_3  (
    .C(sys_clk),
    .D(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_3_rstpot_9529 ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_3_6639 )
  );
  FDR   \VexRiscv/_zz_114_  (
    .C(sys_clk),
    .D(\VexRiscv/_zz_114__rstpot_9530 ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/_zz_114__6548 )
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_8 (
    .C(sys_clk),
    .D(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .PRE(xilinxasyncresetsynchronizerimpl0),
    .Q(xilinxasyncresetsynchronizerimpl0_rst_meta)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_1_9 (
    .C(sys_clk),
    .D(xilinxasyncresetsynchronizerimpl0_rst_meta),
    .PRE(xilinxasyncresetsynchronizerimpl0),
    .Q(por_rst)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_4 (
    .C(base50_clk_BUFG_31),
    .D(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .PRE(xilinxasyncresetsynchronizerimpl2),
    .Q(xilinxasyncresetsynchronizerimpl2_rst_meta)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_2 (
    .C(sys_clk),
    .D(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .PRE(xilinxasyncresetsynchronizerimpl1),
    .Q(xilinxasyncresetsynchronizerimpl1_rst_meta)
  );
  FDP #(
    .INIT ( 1'b1 ))
  FDPE_3 (
    .C(sys_clk),
    .D(xilinxasyncresetsynchronizerimpl1_rst_meta),
    .PRE(xilinxasyncresetsynchronizerimpl1),
    .Q(sys_rst)
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<0>_rt  (
    .I0(\VexRiscv/decode_to_execute_RS1 [0]),
    .O(\VexRiscv/Madd_zz_209_[32]__zz_360_[32]_add_843_OUT_cy<0>_rt_9531 )
  );
  LUT1 #(
    .INIT ( 2'h2 ))
  \VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<0>_rt  (
    .I0(\VexRiscv/decode_to_execute_RS2 [0]),
    .O(\VexRiscv/Madd_execute_RS2[31]__zz_362_[31]_add_846_OUT_cy<0>_rt_9532 )
  );
  LUT6 #(
    .INIT ( 64'hEEEECDCC4444C8CC ))
  \VexRiscv/Mmux__zz_124_111  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [6]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [8]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [4]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [2]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [3]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [21]),
    .O(\VexRiscv/Mmux__zz_124_11_9533 )
  );
  MUXF7   Mmux_basesoc_sdram_bankmachine1_cmd_ready11_SW2 (
    .I0(basesoc_sdram_tccdcon_ready),
    .I1(N1078),
    .S(basesoc_sdram_bankmachine1_row_hit),
    .O(N4671)
  );
  LUT6 #(
    .INIT ( 64'hFDFFFFFFFFFFFFFF ))
  Mmux_basesoc_sdram_bankmachine1_cmd_ready11_SW2_G (
    .I0(basesoc_sdram_bankmachine1_row_opened_1657),
    .I1(basesoc_sdram_cmd_valid1_FRB_4507),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_983),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd2_984),
    .I4(_n4210),
    .I5(Mmux_array_muxed1111),
    .O(N1078)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT7012_SW0  (
    .I0(N1079),
    .I1(N1080),
    .S(_n6843),
    .O(N4741)
  );
  LUT5 #(
    .INIT ( 32'hFFFF353F ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT7012_SW0_F  (
    .I0(basesoc_sdram_phaseinjector0_wrdata_storage_full_30_1724),
    .I1(basesoc_sdram_phaseinjector1_status[6]),
    .I2(_n6870),
    .I3(_n6810),
    .I4(_n6867),
    .O(N1079)
  );
  LUT4 #(
    .INIT ( 16'hFF35 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT7012_SW0_G  (
    .I0(basesoc_sdram_phaseinjector1_address_storage_full[6]),
    .I1(basesoc_sdram_phaseinjector1_status[6]),
    .I2(_n6870),
    .I3(_n6867),
    .O(N1080)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT709_SW0  (
    .I0(N1083),
    .I1(N1084),
    .S(_n6825),
    .O(N4771)
  );
  LUT5 #(
    .INIT ( 32'hFF33FF5F ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT709_SW0_F  (
    .I0(basesoc_sdram_phaseinjector0_status[30]),
    .I1(basesoc_sdram_phaseinjector0_wrdata_storage_full[6]),
    .I2(_n6822),
    .I3(_n6816),
    .I4(_n6819),
    .O(N1083)
  );
  LUT6 #(
    .INIT ( 64'hFFFF0F0FFFFF3355 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT709_SW0_G  (
    .I0(basesoc_sdram_phaseinjector0_status[22]),
    .I1(basesoc_sdram_phaseinjector0_status[30]),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[6]),
    .I3(_n6822),
    .I4(_n6816),
    .I5(_n6819),
    .O(N1084)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT709_SW1  (
    .I0(N1085),
    .I1(N1086),
    .S(_n6825),
    .O(N4781)
  );
  LUT5 #(
    .INIT ( 32'hFF33FF50 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT709_SW1_F  (
    .I0(basesoc_sdram_phaseinjector0_status[30]),
    .I1(basesoc_sdram_phaseinjector0_wrdata_storage_full[6]),
    .I2(_n6822),
    .I3(_n6816),
    .I4(_n6819),
    .O(N1085)
  );
  LUT6 #(
    .INIT ( 64'hFFFF0F0FFFFF3355 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT709_SW1_G  (
    .I0(basesoc_sdram_phaseinjector0_status[22]),
    .I1(basesoc_sdram_phaseinjector0_status[30]),
    .I2(basesoc_sdram_phaseinjector0_wrdata_storage_full[6]),
    .I3(_n6822),
    .I4(_n6816),
    .I5(_n6819),
    .O(N1086)
  );
  MUXF7   Mmux_basesoc_sdram_bankmachine2_cmd_ready11_SW2 (
    .I0(basesoc_sdram_tccdcon_ready),
    .I1(N1088),
    .S(basesoc_sdram_bankmachine2_row_hit),
    .O(N493)
  );
  LUT6 #(
    .INIT ( 64'hFFDFFFFFFFFFFFFF ))
  Mmux_basesoc_sdram_bankmachine2_cmd_ready11_SW2_G (
    .I0(basesoc_sdram_bankmachine2_row_opened_1659),
    .I1(basesoc_sdram_cmd_valid1_FRB_4507),
    .I2(basesoc_sdram_choose_req_grant_FSM_FFd1_983),
    .I3(basesoc_sdram_choose_req_grant_FSM_FFd2_984),
    .I4(_n4222),
    .I5(Mmux_array_muxed1111),
    .O(N1088)
  );
  LUT2 #(
    .INIT ( 4'hD ))
  \VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_3_rstpot_SW0  (
    .I0(\VexRiscv/execute_to_memory_IS_DIV_6783 ),
    .I1(\VexRiscv/memory_DivPlugin_div_done_7406 ),
    .O(N1089)
  );
  LUT6 #(
    .INIT ( 64'hAAAACCAC00000000 ))
  \VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_3_rstpot  (
    .I0(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_3_6639 ),
    .I1(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_2_6640 ),
    .I2(\VexRiscv/memory_arbitration_isValid_6598 ),
    .I3(N1089),
    .I4(\VexRiscv/dataCache_1__io_cpu_writeBack_haltIt ),
    .I5(\VexRiscv/_n5378 ),
    .O(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_3_rstpot_9529 )
  );
  LUT6 #(
    .INIT ( 64'h000ACCCC000A0000 ))
  \VexRiscv/_zz_114__rstpot  (
    .I0(\VexRiscv/_zz_108__7452 ),
    .I1(\VexRiscv/_zz_114__6548 ),
    .I2(\VexRiscv/IBusCachedPlugin_fetcherHalt ),
    .I3(\VexRiscv/IBusCachedPlugin_cache_io_cpu_prefetch_haltIt ),
    .I4(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .I5(\VexRiscv/_n5378 ),
    .O(\VexRiscv/_zz_114__rstpot_9530 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFE0EEE000 ))
  \VexRiscv/Mmux__zz_89_64  (
    .I0(\VexRiscv/memory_to_writeBack_INSTRUCTION[12] ),
    .I1(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I2(\VexRiscv/writeBack_MulPlugin_result [46]),
    .I3(\VexRiscv/writeBack_arbitration_isValid_writeBack_IS_MUL_AND_712_o ),
    .I4(N1091),
    .I5(\VexRiscv/Mmux__zz_89_61 ),
    .O(\VexRiscv/_zz_89_ [14])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFE0EEE000 ))
  \VexRiscv/Mmux__zz_89_54  (
    .I0(\VexRiscv/memory_to_writeBack_INSTRUCTION[12] ),
    .I1(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I2(\VexRiscv/writeBack_MulPlugin_result [45]),
    .I3(\VexRiscv/writeBack_arbitration_isValid_writeBack_IS_MUL_AND_712_o ),
    .I4(N1093),
    .I5(\VexRiscv/Mmux__zz_89_51 ),
    .O(\VexRiscv/_zz_89_ [13])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFE0EEE000 ))
  \VexRiscv/Mmux__zz_89_44  (
    .I0(\VexRiscv/memory_to_writeBack_INSTRUCTION[12] ),
    .I1(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I2(\VexRiscv/writeBack_MulPlugin_result [44]),
    .I3(\VexRiscv/writeBack_arbitration_isValid_writeBack_IS_MUL_AND_712_o ),
    .I4(N1095),
    .I5(\VexRiscv/Mmux__zz_89_41 ),
    .O(\VexRiscv/_zz_89_ [12])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFE0EEE000 ))
  \VexRiscv/Mmux__zz_89_34  (
    .I0(\VexRiscv/memory_to_writeBack_INSTRUCTION[12] ),
    .I1(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I2(\VexRiscv/writeBack_MulPlugin_result [43]),
    .I3(\VexRiscv/writeBack_arbitration_isValid_writeBack_IS_MUL_AND_712_o ),
    .I4(N1097),
    .I5(\VexRiscv/Mmux__zz_89_33 ),
    .O(\VexRiscv/_zz_89_ [11])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFE0EEE000 ))
  \VexRiscv/Mmux__zz_89_213  (
    .I0(\VexRiscv/memory_to_writeBack_INSTRUCTION[12] ),
    .I1(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I2(\VexRiscv/writeBack_MulPlugin_result [42]),
    .I3(\VexRiscv/writeBack_arbitration_isValid_writeBack_IS_MUL_AND_712_o ),
    .I4(N1099),
    .I5(\VexRiscv/Mmux__zz_89_21_8560 ),
    .O(\VexRiscv/_zz_89_ [10])
  );
  LUT2 #(
    .INIT ( 4'h7 ))
  array_muxed8_INV_279_o_SW0_SW0 (
    .I0(basesoc_sdram_cmd_valid1_FRB_4507),
    .I1(basesoc_sdram_cmd_payload_cas_844),
    .O(N1101)
  );
  LUT6 #(
    .INIT ( 64'hFEFFFEDDFEEEFECC ))
  array_muxed8_INV_279_o (
    .I0(multiplexer_state_FSM_FFd3_2767),
    .I1(multiplexer_state_FSM_FFd1_985),
    .I2(N1101),
    .I3(multiplexer_state_FSM_FFd2),
    .I4(N385),
    .I5(N384),
    .O(array_muxed8_INV_279_o_2443)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFF45FFEF ))
  array_muxed17_INV_284_o1 (
    .I0(multiplexer_state_FSM_FFd3_2767),
    .I1(N121),
    .I2(rhs_array_muxed0),
    .I3(multiplexer_state_FSM_FFd2),
    .I4(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_we_AND_545_o_4491),
    .I5(multiplexer_state_FSM_FFd1_985),
    .O(array_muxed17_INV_284_o)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFF45FFEF ))
  array_muxed16_INV_283_o1 (
    .I0(multiplexer_state_FSM_FFd3_2767),
    .I1(N1610),
    .I2(rhs_array_muxed0),
    .I3(multiplexer_state_FSM_FFd2),
    .I4(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_ras_AND_539_o_4493),
    .I5(multiplexer_state_FSM_FFd1_985),
    .O(array_muxed16_INV_283_o)
  );
  LUT5 #(
    .INIT ( 32'hAC000000 ))
  \VexRiscv/zz_215___zz_216__AND_1373_o1  (
    .I0(\VexRiscv/_zz_136__BRB2_9444 ),
    .I1(\VexRiscv/_zz_136__BRB1_9443 ),
    .I2(\VexRiscv/_zz_136__BRB0_9442 ),
    .I3(basesoc_grant_1671),
    .I4(basesoc_shared_ack),
    .O(\VexRiscv/zz_215___zz_216__AND_1373_o )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF27FFFFFFFF ))
  array_muxed8_INV_279_o_SW0_G (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2),
    .I1(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_cas_AND_531_o1_8315),
    .I2(basesoc_sdram_choose_cmd_cmd_valid_basesoc_sdram_choose_cmd_cmd_payload_cas_AND_531_o2_8316),
    .I3(multiplexer_state_FSM_FFd2),
    .I4(multiplexer_state_FSM_FFd1_985),
    .I5(rhs_array_muxed0),
    .O(N385)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFF27FFFFFFFF ))
  array_muxed8_INV_279_o_SW0_F (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd2_984),
    .I1(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_533_o1_8313),
    .I2(basesoc_sdram_choose_req_cmd_valid_basesoc_sdram_choose_req_cmd_payload_cas_AND_533_o2_8314),
    .I3(multiplexer_state_FSM_FFd2),
    .I4(multiplexer_state_FSM_FFd1_985),
    .I5(rhs_array_muxed6),
    .O(N384)
  );
  LUT4 #(
    .INIT ( 16'h1000 ))
  basesoc_sdram_twtrcon_valid1 (
    .I0(multiplexer_state_FSM_FFd1_985),
    .I1(multiplexer_state_FSM_FFd2),
    .I2(rhs_array_muxed10),
    .I3(rhs_array_muxed6),
    .O(basesoc_sdram_twtrcon_valid)
  );
  LUT5 #(
    .INIT ( 32'h00008000 ))
  \VexRiscv/Mmux_IBusCachedPlugin_decodeExceptionPort_valid11  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_error_7616 ),
    .I1(\VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_7855 ),
    .I2(\VexRiscv/_zz_116__6642 ),
    .I3(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_1_6641 ),
    .I4(\VexRiscv/IBusCachedPlugin_fetcherHalt ),
    .O(\VexRiscv/IBusCachedPlugin_decodeExceptionPort_valid )
  );
  LUT6 #(
    .INIT ( 64'hA8A8A8A088888880 ))
  \VexRiscv/execute_arbitration_isStuck_SW0  (
    .I0(\VexRiscv/execute_arbitration_isValid_6599 ),
    .I1(\VexRiscv/decode_to_execute_MEMORY_MANAGMENT_6675 ),
    .I2(\VexRiscv/decode_to_execute_MEMORY_ENABLE_6991 ),
    .I3(\VexRiscv/dataCache_1_/loader_valid_7944 ),
    .I4(N3621),
    .I5(\VexRiscv/dataCache_1__io_cpu_redo ),
    .O(N308)
  );
  LUT5 #(
    .INIT ( 32'h00008880 ))
  \VexRiscv/Mmux_DBusCachedPlugin_exceptionBus_valid11  (
    .I0(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_6989 ),
    .I1(\VexRiscv/writeBack_arbitration_isValid_6597 ),
    .I2(\VexRiscv/dataCache_1__io_cpu_writeBack_accessError ),
    .I3(\VexRiscv/dataCache_1__io_cpu_writeBack_unalignedAccess ),
    .I4(\VexRiscv/dataCache_1__io_cpu_redo ),
    .O(\VexRiscv/DBusCachedPlugin_exceptionBus_valid )
  );
  LUT5 #(
    .INIT ( 32'hFFE0FFA0 ))
  \VexRiscv/Msub__zz_278__cy<1>11  (
    .I0(\VexRiscv/memory_to_writeBack_ENV_CTRL_0_6746 ),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_6989 ),
    .I2(\VexRiscv/writeBack_arbitration_isValid_6597 ),
    .I3(\VexRiscv/_zz_256__6364 ),
    .I4(\VexRiscv/dataCache_1__io_cpu_redo ),
    .O(\VexRiscv/Msub__zz_278__cy [1])
  );
  LUT3 #(
    .INIT ( 8'hF8 ))
  \VexRiscv/Mmux_CsrPlugin_jumpInterface_valid11  (
    .I0(\VexRiscv/memory_to_writeBack_ENV_CTRL_0_6746 ),
    .I1(\VexRiscv/writeBack_arbitration_isValid_6597 ),
    .I2(\VexRiscv/_zz_256__6364 ),
    .O(\VexRiscv/CsrPlugin_jumpInterface_valid )
  );
  LUT6 #(
    .INIT ( 64'h000000A5000000C3 ))
  \Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_389_o_lut<6>  (
    .I0(\VexRiscv/_zz_138_ [31]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [31]),
    .I2(_n4067[18]),
    .I3(_n4067[20]),
    .I4(_n4067[19]),
    .I5(basesoc_grant_1671),
    .O(\Mcompar_basesoc_tag_do_tag[20]_GND_1_o_equal_389_o_lut<6>_4381 )
  );
  LUT6 #(
    .INIT ( 64'hF7FFFFFFFFFFFFFF ))
  Mmux_basesoc_sdram_bankmachine3_cmd_ready11_SW1 (
    .I0(basesoc_sdram_bankmachine3_row_hit),
    .I1(Mmux_array_muxed1111),
    .I2(basesoc_sdram_cmd_valid1_FRB_4507),
    .I3(_n4332),
    .I4(basesoc_sdram_bankmachine3_row_opened_1661),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1363),
    .O(N1103)
  );
  LUT6 #(
    .INIT ( 64'h00F8008800F00000 ))
  roundrobin0_grant_roundrobin3_grant_OR_332_o61 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_983),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd2_984),
    .I2(N437),
    .I3(N1103),
    .I4(rhs_array_muxed0),
    .I5(rhs_array_muxed6),
    .O(roundrobin0_grant_roundrobin3_grant_OR_332_o6)
  );
  LUT6 #(
    .INIT ( 64'h001F0011000F0000 ))
  roundrobin0_grant_roundrobin3_grant_OR_332_o1 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_983),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd2_984),
    .I2(N435),
    .I3(N1105),
    .I4(rhs_array_muxed0),
    .I5(rhs_array_muxed6),
    .O(roundrobin0_grant_roundrobin3_grant_OR_332_o2_8430)
  );
  LUT6 #(
    .INIT ( 64'h7FFFFFFFFFFFFFFF ))
  Mmux_basesoc_sdram_bankmachine1_cmd_ready11_SW3 (
    .I0(basesoc_sdram_bankmachine1_row_hit),
    .I1(Mmux_array_muxed1111),
    .I2(_n4210),
    .I3(basesoc_sdram_bankmachine1_row_opened_1657),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1277),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we_1278),
    .O(N1107)
  );
  LUT6 #(
    .INIT ( 64'h004F0044000F0000 ))
  roundrobin0_grant_roundrobin3_grant_OR_332_o2 (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_983),
    .I1(basesoc_sdram_choose_req_grant_FSM_FFd2_984),
    .I2(N439),
    .I3(N1107),
    .I4(rhs_array_muxed0),
    .I5(rhs_array_muxed6),
    .O(roundrobin0_grant_roundrobin3_grant_OR_332_o3_8431)
  );
  LUT6 #(
    .INIT ( 64'hFF040000FF04FF04 ))
  basesoc_sdram_twtrcon_ready_glue_rst (
    .I0(basesoc_sdram_twtrcon_count_1_BRB0_9317),
    .I1(basesoc_sdram_twtrcon_count_0_BRB0_9315),
    .I2(basesoc_sdram_twtrcon_count_0_BRB1_9316),
    .I3(basesoc_sdram_twtrcon_ready_1670),
    .I4(sys_rst),
    .I5(basesoc_sdram_twtrcon_valid),
    .O(basesoc_sdram_twtrcon_ready_glue_rst_8989)
  );
  LUT5 #(
    .INIT ( 32'h88808008 ))
  Mmux_basesoc_sdram_bankmachine1_auto_precharge11_lut (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_valid_n_1277),
    .I2(bankmachine1_state_FSM_FFd3_974),
    .I3(bankmachine1_state_FSM_FFd2_973),
    .I4(bankmachine1_state_FSM_FFd1_972),
    .O(Mmux_basesoc_sdram_bankmachine1_auto_precharge11_lut_9552)
  );
  MUXCY   Mmux_basesoc_sdram_bankmachine1_auto_precharge11_cy (
    .CI
(\basesoc_sdram_bankmachine1_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr[20]_not_equal_153_o )
,
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mmux_basesoc_sdram_bankmachine1_auto_precharge11_lut_9552),
    .O(basesoc_sdram_bankmachine1_auto_precharge)
  );
  LUT5 #(
    .INIT ( 32'h88808008 ))
  Mmux_basesoc_sdram_bankmachine0_auto_precharge11_lut (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1234),
    .I2(bankmachine0_state_FSM_FFd3_971),
    .I3(bankmachine0_state_FSM_FFd2_970),
    .I4(bankmachine0_state_FSM_FFd1_969),
    .O(Mmux_basesoc_sdram_bankmachine0_auto_precharge11_lut_9553)
  );
  MUXCY   Mmux_basesoc_sdram_bankmachine0_auto_precharge11_cy (
    .CI
(\basesoc_sdram_bankmachine0_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr[20]_not_equal_111_o )
,
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mmux_basesoc_sdram_bankmachine0_auto_precharge11_lut_9553),
    .O(basesoc_sdram_bankmachine0_auto_precharge)
  );
  LUT5 #(
    .INIT ( 32'h88808008 ))
  Mmux_basesoc_sdram_bankmachine2_auto_precharge11_lut (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_valid_n_1320),
    .I2(bankmachine2_state_FSM_FFd3_977),
    .I3(bankmachine2_state_FSM_FFd2_976),
    .I4(bankmachine2_state_FSM_FFd1_975),
    .O(Mmux_basesoc_sdram_bankmachine2_auto_precharge11_lut_9554)
  );
  MUXCY   Mmux_basesoc_sdram_bankmachine2_auto_precharge11_cy (
    .CI
(\basesoc_sdram_bankmachine2_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr[20]_not_equal_195_o )
,
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mmux_basesoc_sdram_bankmachine2_auto_precharge11_lut_9554),
    .O(basesoc_sdram_bankmachine2_auto_precharge)
  );
  LUT5 #(
    .INIT ( 32'h88808008 ))
  Mmux_basesoc_sdram_bankmachine3_auto_precharge11_lut (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1363),
    .I2(bankmachine3_state_FSM_FFd3_980),
    .I3(bankmachine3_state_FSM_FFd2_979),
    .I4(bankmachine3_state_FSM_FFd1_978),
    .O(Mmux_basesoc_sdram_bankmachine3_auto_precharge11_lut_9555)
  );
  MUXCY   Mmux_basesoc_sdram_bankmachine3_auto_precharge11_cy (
    .CI
(\basesoc_sdram_bankmachine3_cmd_buffer_lookahead_source_payload_addr[20]_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr[20]_not_equal_237_o )
,
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(Mmux_basesoc_sdram_bankmachine3_auto_precharge11_lut_9555),
    .O(basesoc_sdram_bankmachine3_auto_precharge)
  );
  LUT4 #(
    .INIT ( 16'h4555 ))
  \Mmux_basesoc_data_port_we<4>11_lut  (
    .I0(rhs_array_muxed32[0]),
    .I1(\VexRiscv/_zz_140_ [0]),
    .I2(\VexRiscv/_zz_137__457 ),
    .I3(basesoc_grant_1671),
    .O(\Mmux_basesoc_data_port_we<4>11_lut_9556 )
  );
  MUXCY   \Mmux_basesoc_data_port_we<4>11_cy  (
    .CI(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_209_o),
    .DI(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .S(\Mmux_basesoc_data_port_we<4>11_lut_9556 ),
    .O(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_209_o_l1)
  );
  MUXCY   \Mmux_basesoc_data_port_we<4>11_cy1  (
    .CI(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_209_o_l1),
    .DI(basesoc_sdram_tccdcon_ready),
    .S(\Mmux_basesoc_data_port_we<4>11_lut1_9558 ),
    .O(basesoc_data_port_we[4])
  );
  FDE   \VexRiscv/_n5427<1>7_FRB  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(N1109),
    .Q(\VexRiscv/_n5427<1>7_FRB_8531 )
  );
  FDE   \VexRiscv/_n5427<1>9_FRB  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(N1110),
    .Q(\VexRiscv/_n5427<1>9_FRB_8533 )
  );
  FDE   \VexRiscv/_n5427<1>10_FRB  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(N1111),
    .Q(\VexRiscv/_n5427<1>10_FRB_8534 )
  );
  FDE   \VexRiscv/_n5427<1>5_SW0_FRB  (
    .C(sys_clk),
    .CE(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .D(N1112),
    .Q(\VexRiscv/_n5427<1>5_SW0_FRB_9140 )
  );
  FDS   \VexRiscv/_zz_256__SW0_FRB  (
    .C(sys_clk),
    .D(N1113),
    .S(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/_zz_256__SW0_FRB_8747 )
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT7812  (
    .I0(N1114),
    .I1(N1115),
    .S(_n6849),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT<7> )
  );
  LUT6 #(
    .INIT ( 64'hAA8AA88822022000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT7812_F  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT701_4417 ),
    .I1(_n68521_4416),
    .I2(_n6864),
    .I3(basesoc_sdram_phaseinjector1_status[23]),
    .I4(N372),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT78 ),
    .O(N1114)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT7812_G  (
    .I0(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT701_4417 ),
    .I1(basesoc_sdram_phaseinjector1_wrdata_storage_full_31_1763),
    .O(N1115)
  );
  MUXF7   basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_0_rstpot (
    .I0(N1116),
    .I1(N1117),
    .S(basesoc_sdram_bankmachine0_cmd_ready),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_0_rstpot_9220)
  );
  LUT6 #(
    .INIT ( 64'h9A559A9A65AA6565 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_0_rstpot_G (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .I1(roundrobin0_grant_roundrobin3_grant_OR_332_o1_4581),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1234),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .I4(\n0320<3>1 ),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .O(N1117)
  );
  LUT4 #(
    .INIT ( 16'hD554 ))
  \Mcount_basesoc_uart_tx_fifo_level0_cy<2>12  (
    .I0(basesoc_uart_tx_fifo_wrport_we),
    .I1(basesoc_uart_tx_fifo_level0[1]),
    .I2(basesoc_uart_tx_fifo_level0[0]),
    .I3(basesoc_uart_tx_fifo_level0[2]),
    .O(Mcount_basesoc_uart_tx_fifo_level0_cy[2])
  );
  LUT4 #(
    .INIT ( 16'h0020 ))
  basesoc_sram_bus_ack_rstpot (
    .I0(basesoc_slave_sel[0]),
    .I1(basesoc_sram_bus_ack_621),
    .I2(\cache_state_FSM_FFd3-In1 ),
    .I3(sys_rst),
    .O(basesoc_sram_bus_ack_rstpot_9180)
  );
  LUT3 #(
    .INIT ( 8'h14 ))
  ddrphy_phase_sel_rstpot (
    .I0(ddrphy_phase_sel_356),
    .I1(ddrphy_phase_sys_789),
    .I2(ddrphy_phase_half_304),
    .O(ddrphy_phase_sel_rstpot_9182)
  );
  LUT5 #(
    .INIT ( 32'hFFFF7FFF ))
  \VexRiscv/CsrPlugin_mip_MSIP_rstpot_SW0  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [22]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [26]),
    .I2(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o<11>1_4628 ),
    .I3(\VexRiscv/execute_CsrPlugin_writeEnable ),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .O(N1118)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFF4555 ))
  \VexRiscv/_n5622_inv1  (
    .I0(\VexRiscv/dataCache_1__io_cpu_writeBack_haltIt ),
    .I1(\VexRiscv/memory_DivPlugin_div_done_7406 ),
    .I2(\VexRiscv/execute_to_memory_IS_DIV_6783 ),
    .I3(\VexRiscv/memory_arbitration_isValid_6598 ),
    .I4(\VexRiscv/memory_arbitration_isFlushed ),
    .I5(\VexRiscv/BranchPlugin_branchExceptionPort_valid ),
    .O(\VexRiscv/_n5622_inv )
  );
  LUT6 #(
    .INIT ( 64'h00010000AAABAAAA ))
  \VexRiscv/writeBack_arbitration_isValid_rstpot  (
    .I0(\VexRiscv/dataCache_1__io_cpu_writeBack_haltIt ),
    .I1(\VexRiscv/memory_arbitration_isFlushed ),
    .I2(\VexRiscv/BranchPlugin_branchExceptionPort_valid ),
    .I3(\VexRiscv/memory_arbitration_haltItself ),
    .I4(\VexRiscv/memory_arbitration_isValid_6598 ),
    .I5(N1120),
    .O(\VexRiscv/writeBack_arbitration_isValid_rstpot_9177 )
  );
  LUT3 #(
    .INIT ( 8'hFE ))
  basesoc_grant_glue_set_SW0 (
    .I0(\VexRiscv/_zz_212_ [0]),
    .I1(\VexRiscv/_zz_212_ [1]),
    .I2(\VexRiscv/_zz_212_ [2]),
    .O(N1122)
  );
  LUT6 #(
    .INIT ( 64'hABABAB0202AB0202 ))
  basesoc_grant_glue_set (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/IBusCachedPlugin_cache_io_mem_cmd_valid ),
    .I2(N1122),
    .I3(\VexRiscv/_zz_136__BRB0_9442 ),
    .I4(\VexRiscv/_zz_136__BRB1_9443 ),
    .I5(\VexRiscv/_zz_136__BRB2_9444 ),
    .O(basesoc_grant_glue_set_8990)
  );
  LUT4 #(
    .INIT ( 16'hFAEB ))
  basesoc_sdram_twtrcon_count_1_glue_ce (
    .I0(basesoc_sdram_twtrcon_count_0_BRB1_9316),
    .I1(basesoc_sdram_twtrcon_count_0_BRB0_9315),
    .I2(basesoc_sdram_twtrcon_count_1_BRB0_9317),
    .I3(basesoc_sdram_twtrcon_ready_1670),
    .O(basesoc_sdram_twtrcon_count_1_glue_ce_9001)
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  basesoc_interface_we_rstpot (
    .I0(\VexRiscv/_zz_137__457 ),
    .I1(basesoc_grant_1671),
    .I2(basesoc_counter[1]),
    .I3(sys_rst),
    .I4(basesoc_counter[0]),
    .O(basesoc_interface_we_rstpot_9181)
  );
  LUT4 #(
    .INIT ( 16'h6CCC ))
  \VexRiscv/Mmux_n279711  (
    .I0(\VexRiscv/decode_to_execute_IS_DIV_6784 ),
    .I1(\VexRiscv/decode_to_execute_RS1 [0]),
    .I2(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_6787 ),
    .I3(\VexRiscv/decode_to_execute_RS1 [31]),
    .O(\VexRiscv/n2797 [0])
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \VexRiscv/Mmux_n280011  (
    .I0(\VexRiscv/decode_to_execute_RS2 [0]),
    .I1(\VexRiscv/decode_to_execute_RS2 [31]),
    .I2(\VexRiscv/decode_to_execute_IS_RS2_SIGNED_6787 ),
    .O(\VexRiscv/n2800 [0])
  );
  LUT6 #(
    .INIT ( 64'h287FAAFF282AAAAA ))
  basesoc_uart_phy_rx_busy_glue_set (
    .I0(basesoc_uart_phy_rx_busy_192),
    .I1(basesoc_uart_phy_rx_bitcount[3]),
    .I2(basesoc_uart_phy_rx_bitcount[0]),
    .I3(xilinxmultiregimpl0_regs1_29),
    .I4(GND_1_o_GND_1_o_MUX_367_o1),
    .I5(basesoc_uart_phy_rx_r_135),
    .O(basesoc_uart_phy_rx_busy_glue_set_8963)
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  basesoc_timer0_eventmanager_storage_full_rstpot (
    .I0(basesoc_timer0_eventmanager_storage_full_1601),
    .I1(basesoc_csrbankarray_csrbank5_sel_basesoc_csrbankarray_interface5_bank_bus_we_AND_474_o),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT121 ),
    .I3(basesoc_interface_dat_w[0]),
    .O(basesoc_timer0_eventmanager_storage_full_rstpot_9173)
  );
  LUT4 #(
    .INIT ( 16'hF882 ))
  basesoc_sdram_bankmachine0_row_opened_glue_set (
    .I0(basesoc_sdram_bankmachine0_row_opened_1655),
    .I1(bankmachine0_state_FSM_FFd1_969),
    .I2(bankmachine0_state_FSM_FFd3_971),
    .I3(bankmachine0_state_FSM_FFd2_970),
    .O(basesoc_sdram_bankmachine0_row_opened_glue_set_8977)
  );
  LUT4 #(
    .INIT ( 16'hF882 ))
  basesoc_sdram_bankmachine2_row_opened_glue_set (
    .I0(basesoc_sdram_bankmachine2_row_opened_1659),
    .I1(bankmachine2_state_FSM_FFd1_975),
    .I2(bankmachine2_state_FSM_FFd3_977),
    .I3(bankmachine2_state_FSM_FFd2_976),
    .O(basesoc_sdram_bankmachine2_row_opened_glue_set_8980)
  );
  LUT4 #(
    .INIT ( 16'hF882 ))
  basesoc_sdram_bankmachine1_row_opened_glue_set (
    .I0(basesoc_sdram_bankmachine1_row_opened_1657),
    .I1(bankmachine1_state_FSM_FFd1_972),
    .I2(bankmachine1_state_FSM_FFd3_974),
    .I3(bankmachine1_state_FSM_FFd2_973),
    .O(basesoc_sdram_bankmachine1_row_opened_glue_set_8981)
  );
  LUT4 #(
    .INIT ( 16'hF882 ))
  basesoc_sdram_bankmachine3_row_opened_glue_set (
    .I0(basesoc_sdram_bankmachine3_row_opened_1661),
    .I1(bankmachine3_state_FSM_FFd1_978),
    .I2(bankmachine3_state_FSM_FFd3_980),
    .I3(bankmachine3_state_FSM_FFd2_979),
    .O(basesoc_sdram_bankmachine3_row_opened_glue_set_8988)
  );
  LUT2 #(
    .INIT ( 4'h6 ))
  spiflash_clk1_rstpot (
    .I0(basesoc_sdram_bandwidth_period_756),
    .I1(spiflash_clk1_1152),
    .O(spiflash_clk1_rstpot_9171)
  );
  LUT4 #(
    .INIT ( 16'hBA8A ))
  spiflash_miso1_rstpot (
    .I0(spiflash_miso1_28),
    .I1(spiflash_clk1_1152),
    .I2(basesoc_sdram_bandwidth_period_756),
    .I3(spiflash_miso_IBUF_16),
    .O(spiflash_miso1_rstpot_9170)
  );
  LUT4 #(
    .INIT ( 16'hF888 ))
  \VexRiscv/CsrPlugin_mip_MEIP_rstpot1  (
    .I0(\VexRiscv/_zz_210_ [1]),
    .I1(\VexRiscv/externalInterruptArray_regNext [1]),
    .I2(\VexRiscv/_zz_210_ [0]),
    .I3(\VexRiscv/externalInterruptArray_regNext [0]),
    .O(\VexRiscv/CsrPlugin_mip_MEIP_rstpot )
  );
  LUT4 #(
    .INIT ( 16'hFFFE ))
  \VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_rstpot1_SW0  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [7]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [8]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [9]),
    .I3(\VexRiscv/execute_arbitration_isStuck_4674 ),
    .O(N1124)
  );
  LUT6 #(
    .INIT ( 64'hDDDDDDD088888880 ))
  \VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_rstpot1  (
    .I0(\VexRiscv/execute_arbitration_isStuck_inv ),
    .I1(\VexRiscv/_zz_148_[24] ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [10]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [11]),
    .I4(N1124),
    .I5(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_6551 ),
    .O(\VexRiscv/decode_to_execute_REGFILE_WRITE_VALID_rstpot1_9188 )
  );
  LUT6 #(
    .INIT ( 64'hFFFBAAADFFFFFFFF ))
  \basesoc_sdram_choose_req_grant_FSM_FFd2-In2  (
    .I0(basesoc_sdram_bankmachine0_cmd_payload_is_read),
    .I1(multiplexer_state_FSM_FFd3_2767),
    .I2(multiplexer_state_FSM_FFd1_985),
    .I3(multiplexer_state_FSM_FFd2),
    .I4(basesoc_sdram_bankmachine0_cmd_payload_is_write),
    .I5(basesoc_sdram_bankmachine0_cmd_valid),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd2-In2_8436 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF222022202220 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT38_SW0  (
    .I0(_n67981),
    .I1(\basesoc_interface_adr[5] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(dna_status[42]),
    .I4(dna_status[26]),
    .I5(_n68041_FRB_4432),
    .O(N1126)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAAA888 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT38  (
    .I0(basesoc_csrbankarray_csrbank2_sel),
    .I1(_n6864),
    .I2(N3581),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT33_8459 ),
    .I5(N1126),
    .O(\GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT<2> )
  );
  LUT6 #(
    .INIT ( 64'hFFFFAAEAAAEAAAEA ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT45_SW0  (
    .I0(\_n6876<5>1_FRB_4455 ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(_n68191_4401),
    .I3(\basesoc_interface_adr[1] ),
    .I4(\basesoc_interface_adr[4] ),
    .I5(\_n6825<5>1_4397 ),
    .O(N1128)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFF444 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT45  (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT121 ),
    .I2(_n6801),
    .I3(dna_status[35]),
    .I4(_n68431),
    .I5(N1128),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT44 )
  );
  LUT6 #(
    .INIT ( 64'h3333FF5F3333FFFF ))
  ddrphy_record1_cas_n_glue_set (
    .I0(basesoc_sdram_phaseinjector1_command_storage_full[2]),
    .I1(new_master_wdata_ready_877),
    .I2(_n683711_FRB_4399),
    .I3(\basesoc_interface_adr[4] ),
    .I4(basesoc_sdram_storage_full[0]),
    .I5(basesoc_csrbankarray_csrbank3_sel_basesoc_csrbankarray_interface3_bank_bus_we_AND_384_o),
    .O(ddrphy_record1_cas_n_glue_set_8996)
  );
  LUT5 #(
    .INIT ( 32'h5D550800 ))
  \VexRiscv/memory_arbitration_isValid_rstpot  (
    .I0(\VexRiscv/_n5622_inv ),
    .I1(\VexRiscv/execute_arbitration_isValid_6599 ),
    .I2(\VexRiscv/execute_arbitration_isStuck_4674 ),
    .I3(\VexRiscv/execute_arbitration_removeIt_INV_529_o ),
    .I4(\VexRiscv/memory_arbitration_isValid_6598 ),
    .O(\VexRiscv/memory_arbitration_isValid_rstpot_9178 )
  );
  LUT4 #(
    .INIT ( 16'hBF80 ))
  \VexRiscv/execute_arbitration_isValid_rstpot  (
    .I0(\VexRiscv/execute_arbitration_isValid_6599 ),
    .I1(\VexRiscv/execute_arbitration_isStuck_4674 ),
    .I2(\VexRiscv/execute_arbitration_removeIt_INV_529_o ),
    .I3(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_valid1 ),
    .O(\VexRiscv/execute_arbitration_isValid_rstpot_9179 )
  );
  LUT5 #(
    .INIT ( 32'hFFFFBFFB ))
  basesoc_sdram_time1_0_glue_set (
    .I0(multiplexer_state_FSM_FFd2),
    .I1(multiplexer_state_FSM_FFd3_2767),
    .I2(basesoc_sdram_max_time1_inv),
    .I3(basesoc_sdram_time1[0]),
    .I4(multiplexer_state_FSM_FFd1_985),
    .O(basesoc_sdram_time1_0_glue_set_9007)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFA6FFFF ))
  basesoc_sdram_time1_1_glue_set (
    .I0(basesoc_sdram_time1[1]),
    .I1(basesoc_sdram_max_time1_inv),
    .I2(basesoc_sdram_time1[0]),
    .I3(multiplexer_state_FSM_FFd1_985),
    .I4(multiplexer_state_FSM_FFd3_2767),
    .I5(multiplexer_state_FSM_FFd2),
    .O(basesoc_sdram_time1_1_glue_set_9008)
  );
  LUT5 #(
    .INIT ( 32'hFFFFFFBE ))
  basesoc_sdram_time0_0_glue_set (
    .I0(multiplexer_state_FSM_FFd3_2767),
    .I1(basesoc_sdram_max_time0_inv),
    .I2(basesoc_sdram_time0[0]),
    .I3(multiplexer_state_FSM_FFd2),
    .I4(multiplexer_state_FSM_FFd1_985),
    .O(basesoc_sdram_time0_0_glue_set_9002)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFA6 ))
  basesoc_sdram_time0_1_glue_set (
    .I0(basesoc_sdram_time0[1]),
    .I1(basesoc_sdram_max_time0_inv),
    .I2(basesoc_sdram_time0[0]),
    .I3(multiplexer_state_FSM_FFd2),
    .I4(multiplexer_state_FSM_FFd3_2767),
    .I5(multiplexer_state_FSM_FFd1_985),
    .O(basesoc_sdram_time0_1_glue_set_9003)
  );
  LUT4 #(
    .INIT ( 16'h6CCC ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_2_dpot (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_readable),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_2_dpot_9198)
  );
  LUT4 #(
    .INIT ( 16'h6CCC ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_2_dpot (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_readable),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_2_dpot_9201)
  );
  LUT4 #(
    .INIT ( 16'h6CCC ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_2_dpot (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_readable),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_2_dpot_9204)
  );
  LUT4 #(
    .INIT ( 16'h6CCC ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_2_dpot (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_readable),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_2_dpot_9207)
  );
  LUT5 #(
    .INIT ( 32'hACAFACA0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT7016_SW0  (
    .I0(basesoc_sdram_phaseinjector1_wrdata_storage_full_14_1780),
    .I1(basesoc_sdram_phaseinjector1_wrdata_storage_full[6]),
    .I2(_n6855),
    .I3(_n6858),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT7013_8223 ),
    .O(N1130)
  );
  LUT6 #(
    .INIT ( 64'hAACF0000AAC00000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT7016  (
    .I0(basesoc_sdram_phaseinjector1_wrdata_storage_full_30_1764),
    .I1(basesoc_sdram_phaseinjector1_wrdata_storage_full_22_1772),
    .I2(_n6852),
    .I3(_n6849),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT701_4417 ),
    .I5(N1130),
    .O(\GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT<6> )
  );
  LUT6 #(
    .INIT ( 64'h888F888D00020000 ))
  \VexRiscv/Sh311  (
    .I0(\VexRiscv/decode_to_execute_SHIFT_CTRL [0]),
    .I1(\VexRiscv/decode_to_execute_SHIFT_CTRL [1]),
    .I2(\VexRiscv/_zz_167_ [0]),
    .I3(\VexRiscv/_zz_167_ [1]),
    .I4(\VexRiscv/_zz_162_ [0]),
    .I5(\VexRiscv/_zz_162_ [31]),
    .O(\VexRiscv/Sh31 )
  );
  LUT5 #(
    .INIT ( 32'h00080000 ))
  \VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o<11>3  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [26]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [22]),
    .I4(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o<11>1_4628 ),
    .O(\VexRiscv/execute_CsrPlugin_csrAddress[11]_GND_15_o_equal_659_o )
  );
  LUT5 #(
    .INIT ( 32'h557F7F7F ))
  \Mmux_basesoc_data_port_we<4>11_lut1  (
    .I0(cache_state_FSM_FFd1_987),
    .I1(litedramwishbone2native_state_FSM_FFd1),
    .I2(new_master_wdata_ready_877),
    .I3(litedramwishbone2native_state_FSM_FFd2_2148),
    .I4(new_master_rdata_valid5_883),
    .O(\Mmux_basesoc_data_port_we<4>11_lut1_9558 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<1>  (
    .I0(basesoc_timer0_en_storage_full_1600),
    .I1(basesoc_timer0_reload_storage_full[1]),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<1>_FRB_2069 ),
    .I4(basesoc_timer0_load_storage_full[1]),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<1>_3904 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<2>  (
    .I0(basesoc_timer0_en_storage_full_1600),
    .I1(basesoc_timer0_reload_storage_full[2]),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<2>_FRB_2068 ),
    .I4(basesoc_timer0_load_storage_full[2]),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<2>_3906 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<3>  (
    .I0(basesoc_timer0_en_storage_full_1600),
    .I1(basesoc_timer0_reload_storage_full[3]),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<3>_FRB_2067 ),
    .I4(basesoc_timer0_load_storage_full[3]),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<3>_3908 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<4>  (
    .I0(basesoc_timer0_en_storage_full_1600),
    .I1(basesoc_timer0_reload_storage_full[4]),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<4>_FRB_2066 ),
    .I4(basesoc_timer0_load_storage_full[4]),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<4>_3910 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<5>  (
    .I0(basesoc_timer0_en_storage_full_1600),
    .I1(basesoc_timer0_reload_storage_full[5]),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<5>_FRB_2065 ),
    .I4(basesoc_timer0_load_storage_full[5]),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<5>_3912 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<6>  (
    .I0(basesoc_timer0_en_storage_full_1600),
    .I1(basesoc_timer0_reload_storage_full[6]),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<6>_FRB_2064 ),
    .I4(basesoc_timer0_load_storage_full[6]),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<6>_3914 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<7>  (
    .I0(basesoc_timer0_en_storage_full_1600),
    .I1(basesoc_timer0_reload_storage_full[7]),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<7>_FRB_2063 ),
    .I4(basesoc_timer0_load_storage_full[7]),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<7>_3916 )
  );
  LUT6 #(
    .INIT ( 64'hA2AAA22280888000 ))
  Mmux_basesoc_sdram_bankmachine3_cmd_ready11_SW0 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd1_981),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd2_BRB0_9352),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd2_BRB1_9353),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd2_BRB2_9354),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_BRB3_9355),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd2_BRB4_9356),
    .O(N437)
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<8>  (
    .I0(basesoc_timer0_en_storage_full_1600),
    .I1(basesoc_timer0_reload_storage_full_8_1850),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<8>_FRB_2062 ),
    .I4(basesoc_timer0_load_storage_full_8_1818),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<8>_3918 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<9>  (
    .I0(basesoc_timer0_en_storage_full_1600),
    .I1(basesoc_timer0_reload_storage_full_9_1849),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<9>_FRB_2061 ),
    .I4(basesoc_timer0_load_storage_full_9_1817),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<9>_3920 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<10>  (
    .I0(basesoc_timer0_en_storage_full_1600),
    .I1(basesoc_timer0_reload_storage_full_10_1848),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<10>_FRB_2060 ),
    .I4(basesoc_timer0_load_storage_full_10_1816),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<10>_3922 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<11>  (
    .I0(basesoc_timer0_en_storage_full_1600),
    .I1(basesoc_timer0_reload_storage_full_11_1847),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<11>_FRB_2059 ),
    .I4(basesoc_timer0_load_storage_full_11_1815),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<11>_3924 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<12>  (
    .I0(basesoc_timer0_en_storage_full_1600),
    .I1(basesoc_timer0_reload_storage_full_12_1846),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<12>_FRB_2058 ),
    .I4(basesoc_timer0_load_storage_full_12_1814),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<12>_3926 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<13>  (
    .I0(basesoc_timer0_en_storage_full_1600),
    .I1(basesoc_timer0_reload_storage_full_13_1845),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<13>_FRB_2057 ),
    .I4(basesoc_timer0_load_storage_full_13_1813),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<13>_3928 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<14>  (
    .I0(basesoc_timer0_en_storage_full_1600),
    .I1(basesoc_timer0_reload_storage_full_14_1844),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<14>_FRB_2056 ),
    .I4(basesoc_timer0_load_storage_full_14_1812),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<14>_3930 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<15>  (
    .I0(basesoc_timer0_en_storage_full_1600),
    .I1(basesoc_timer0_reload_storage_full_15_1843),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<15>_FRB_2055 ),
    .I4(basesoc_timer0_load_storage_full_15_1811),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<15>_3932 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<16>  (
    .I0(basesoc_timer0_en_storage_full_1600),
    .I1(basesoc_timer0_reload_storage_full_16_1842),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<16>_FRB_2054 ),
    .I4(basesoc_timer0_load_storage_full_16_1810),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<16>_3934 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<17>  (
    .I0(basesoc_timer0_en_storage_full_1600),
    .I1(basesoc_timer0_reload_storage_full_17_1841),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<17>_FRB_2053 ),
    .I4(basesoc_timer0_load_storage_full_17_1809),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<17>_3936 )
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  _n68581 (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(\basesoc_interface_adr[5] ),
    .I5(\basesoc_interface_adr[2] ),
    .O(_n6858)
  );
  LUT6 #(
    .INIT ( 64'h0000000100000000 ))
  _n68401 (
    .I0(\basesoc_interface_adr[5] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[2] ),
    .I5(\basesoc_interface_adr[4] ),
    .O(_n6840)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFDFD58A80 ))
  Mmux_basesoc_sdram_bankmachine0_cmd_ready11_SW0 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2_BRB0_9352),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd2_BRB1_9353),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd2_BRB2_9354),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd2_BRB3_9355),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_BRB4_9356),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd1_981),
    .O(N435)
  );
  LUT6 #(
    .INIT ( 64'hDFD58A80FFFFFFFF ))
  Mmux_basesoc_sdram_bankmachine2_cmd_ready11_SW0 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2_BRB0_9352),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd2_BRB1_9353),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd2_BRB2_9354),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd2_BRB3_9355),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd2_BRB4_9356),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd1_981),
    .O(N441)
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<18>  (
    .I0(basesoc_timer0_en_storage_full_1600),
    .I1(basesoc_timer0_reload_storage_full_18_1840),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<18>_FRB_2052 ),
    .I4(basesoc_timer0_load_storage_full_18_1808),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<18>_3938 )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAAAAAAA222 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT788_G  (
    .I0(basesoc_sdram_phaseinjector0_address_storage_full[7]),
    .I1(\_n6888<5>1_FRB_4413 ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(_n683711_FRB_4399),
    .I4(_n68041_FRB_4432),
    .I5(basesoc_sdram_bandwidth_nwrites_status[15]),
    .O(N3971)
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<19>  (
    .I0(basesoc_timer0_en_storage_full_1600),
    .I1(basesoc_timer0_reload_storage_full_19_1839),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<19>_FRB_2051 ),
    .I4(basesoc_timer0_load_storage_full_19_1807),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<19>_3940 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<20>  (
    .I0(basesoc_timer0_en_storage_full_1600),
    .I1(basesoc_timer0_reload_storage_full_20_1838),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<20>_FRB_2050 ),
    .I4(basesoc_timer0_load_storage_full_20_1806),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<20>_3942 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<21>  (
    .I0(basesoc_timer0_en_storage_full_1600),
    .I1(basesoc_timer0_reload_storage_full_21_1837),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<21>_FRB_2049 ),
    .I4(basesoc_timer0_load_storage_full_21_1805),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<21>_3944 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<22>  (
    .I0(basesoc_timer0_en_storage_full_1600),
    .I1(basesoc_timer0_reload_storage_full_22_1836),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<22>_FRB_2048 ),
    .I4(basesoc_timer0_load_storage_full_22_1804),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<22>_3946 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<23>  (
    .I0(basesoc_timer0_en_storage_full_1600),
    .I1(basesoc_timer0_reload_storage_full_23_1835),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<23>_FRB_2047 ),
    .I4(basesoc_timer0_load_storage_full_23_1803),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<23>_3948 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<24>  (
    .I0(basesoc_timer0_en_storage_full_1600),
    .I1(basesoc_timer0_reload_storage_full_24_1834),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<24>_FRB_2046 ),
    .I4(basesoc_timer0_load_storage_full_24_1802),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<24>_3950 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<25>  (
    .I0(basesoc_timer0_en_storage_full_1600),
    .I1(basesoc_timer0_reload_storage_full_25_1833),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<25>_FRB_2045 ),
    .I4(basesoc_timer0_load_storage_full_25_1801),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<25>_3952 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<26>  (
    .I0(basesoc_timer0_en_storage_full_1600),
    .I1(basesoc_timer0_reload_storage_full_26_1832),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<26>_FRB_2044 ),
    .I4(basesoc_timer0_load_storage_full_26_1800),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<26>_3954 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<27>  (
    .I0(basesoc_timer0_en_storage_full_1600),
    .I1(basesoc_timer0_reload_storage_full_27_1831),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<27>_FRB_2043 ),
    .I4(basesoc_timer0_load_storage_full_27_1799),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<27>_3956 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<28>  (
    .I0(basesoc_timer0_en_storage_full_1600),
    .I1(basesoc_timer0_reload_storage_full_28_1830),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<28>_FRB_2042 ),
    .I4(basesoc_timer0_load_storage_full_28_1798),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<28>_3958 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<29>  (
    .I0(basesoc_timer0_en_storage_full_1600),
    .I1(basesoc_timer0_reload_storage_full_29_1829),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<29>_FRB_2041 ),
    .I4(basesoc_timer0_load_storage_full_29_1797),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<29>_3960 )
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<30>  (
    .I0(basesoc_timer0_en_storage_full_1600),
    .I1(basesoc_timer0_reload_storage_full_30_1828),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<30>_FRB_2040 ),
    .I4(basesoc_timer0_load_storage_full_30_1796),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<30>_3962 )
  );
  LUT6 #(
    .INIT ( 64'hFFFF202AFFFF757F ))
  Mmux_basesoc_sdram_bankmachine1_cmd_ready11_SW0 (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd2_BRB0_9352),
    .I1(basesoc_sdram_choose_cmd_grant_FSM_FFd2_BRB1_9353),
    .I2(basesoc_sdram_choose_cmd_grant_FSM_FFd2_BRB2_9354),
    .I3(basesoc_sdram_choose_cmd_grant_FSM_FFd2_BRB3_9355),
    .I4(basesoc_sdram_choose_cmd_grant_FSM_FFd1_981),
    .I5(basesoc_sdram_choose_cmd_grant_FSM_FFd2_BRB4_9356),
    .O(N439)
  );
  LUT5 #(
    .INIT ( 32'h202A757F ))
  \Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<31>  (
    .I0(basesoc_timer0_en_storage_full_1600),
    .I1(basesoc_timer0_reload_storage_full_31_1827),
    .I2(basesoc_timer0_zero_trigger_INV_214_o),
    .I3(\basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT<31>_FRB_2039 ),
    .I4(basesoc_timer0_load_storage_full_31_1795),
    .O(\Msub_basesoc_timer0_value[31]_GND_1_o_sub_1101_OUT_lut<31>_3963 )
  );
  LUT6 #(
    .INIT ( 64'h0200024402000044 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface2_bank_bus_adr[5]_mux_1313_OUT37_SW0  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[3] ),
    .I2(\basesoc_interface_adr[4] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(\basesoc_interface_adr[5] ),
    .I5(dna_status[2]),
    .O(N3581)
  );
  LUT6 #(
    .INIT ( 64'h0000000800000000 ))
  _n68551 (
    .I0(\basesoc_interface_adr[4] ),
    .I1(\basesoc_interface_adr[0] ),
    .I2(\basesoc_interface_adr[1] ),
    .I3(\basesoc_interface_adr[3] ),
    .I4(\basesoc_interface_adr[5] ),
    .I5(\basesoc_interface_adr[2] ),
    .O(_n6855)
  );
  LUT6 #(
    .INIT ( 64'h0400000000000000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT1811  (
    .I0(\basesoc_interface_adr[3] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(\basesoc_interface_adr[5] ),
    .I3(\basesoc_interface_adr[0] ),
    .I4(\basesoc_interface_adr[4] ),
    .I5(\basesoc_interface_adr[1] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT181 )
  );
  LUT6 #(
    .INIT ( 64'hFFF1FFFBFFF1FFF1 ))
  \VexRiscv/dataCache_1__io_cpu_writeBack_haltIt_inv1  (
    .I0(\VexRiscv/_zz_260_ ),
    .I1(\VexRiscv/dataCache_1_/stageB_flusher_valid_7967 ),
    .I2(\VexRiscv/dataCache_1__io_cpu_writeBack_accessError ),
    .I3(\VexRiscv/dataCache_1__io_cpu_writeBack_unalignedAccess ),
    .I4(N3321),
    .I5(\VexRiscv/dataCache_1_/Mmux_GND_17_o_stageB_mmuRsp_physicalAddress[2]_MUX_1373_o11 ),
    .O(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv )
  );
  LUT4 #(
    .INIT ( 16'h0880 ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<0>  (
    .I0(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I3(\VexRiscv/decode_to_execute_RS1 [0]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [0])
  );
  LUT6 #(
    .INIT ( 64'h270D8D0D22088808 ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<1>  (
    .I0(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I2(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_6792 ),
    .I3(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I4(\VexRiscv/decode_to_execute_RS1 [1]),
    .I5(\VexRiscv/decode_to_execute_INSTRUCTION [8]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [1])
  );
  LUT3 #(
    .INIT ( 8'h80 ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src111  (
    .I0(\VexRiscv/decode_to_execute_RS1 [0]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [0])
  );
  LUT6 #(
    .INIT ( 64'h7FF708800F8778F0 ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<5>  (
    .I0(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [25]),
    .I3(\VexRiscv/decode_to_execute_RS1 [5]),
    .I4(\VexRiscv/decode_to_execute_PC [5]),
    .I5(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_6792 ),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [5])
  );
  LUT6 #(
    .INIT ( 64'h7FF708800F8778F0 ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<6>  (
    .I0(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [26]),
    .I3(\VexRiscv/decode_to_execute_RS1 [6]),
    .I4(\VexRiscv/decode_to_execute_PC [6]),
    .I5(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_6792 ),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [6])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src1281  (
    .I0(\VexRiscv/decode_to_execute_PC [5]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [5]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [5])
  );
  LUT6 #(
    .INIT ( 64'h7FF708800F8778F0 ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<7>  (
    .I0(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [27]),
    .I3(\VexRiscv/decode_to_execute_RS1 [7]),
    .I4(\VexRiscv/decode_to_execute_PC [7]),
    .I5(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_6792 ),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [7])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src1291  (
    .I0(\VexRiscv/decode_to_execute_PC [6]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [6]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [6])
  );
  LUT6 #(
    .INIT ( 64'h7FF708800F8778F0 ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<8>  (
    .I0(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [28]),
    .I3(\VexRiscv/decode_to_execute_RS1 [8]),
    .I4(\VexRiscv/decode_to_execute_PC [8]),
    .I5(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_6792 ),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [8])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src1301  (
    .I0(\VexRiscv/decode_to_execute_PC [7]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [7]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [7])
  );
  LUT6 #(
    .INIT ( 64'h7FF708800F8778F0 ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<9>  (
    .I0(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [29]),
    .I3(\VexRiscv/decode_to_execute_RS1 [9]),
    .I4(\VexRiscv/decode_to_execute_PC [9]),
    .I5(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_6792 ),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [9])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src1311  (
    .I0(\VexRiscv/decode_to_execute_PC [8]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [8]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [8])
  );
  LUT6 #(
    .INIT ( 64'h7FF708800F8778F0 ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<10>  (
    .I0(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [30]),
    .I3(\VexRiscv/decode_to_execute_RS1 [10]),
    .I4(\VexRiscv/decode_to_execute_PC [10]),
    .I5(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_6792 ),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [10])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src1321  (
    .I0(\VexRiscv/decode_to_execute_PC [9]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [9]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [9])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src121  (
    .I0(\VexRiscv/decode_to_execute_PC [10]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [10]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [10])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src131  (
    .I0(\VexRiscv/decode_to_execute_PC [11]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [11]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [11])
  );
  LUT5 #(
    .INIT ( 32'h00000002 ))
  \basesoc_csrbankarray_csrbank7_sel<13>1  (
    .I0(\basesoc_interface_adr[10] ),
    .I1(\basesoc_interface_adr[12] ),
    .I2(\basesoc_interface_adr[13] ),
    .I3(\basesoc_interface_adr[11] ),
    .I4(\basesoc_interface_adr[9] ),
    .O(basesoc_csrbankarray_csrbank7_sel)
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  \_n6885<5>1  (
    .I0(rhs_array_muxed32[2]),
    .I1(rhs_array_muxed32[4]),
    .I2(rhs_array_muxed32[5]),
    .I3(rhs_array_muxed32[3]),
    .I4(rhs_array_muxed32[1]),
    .I5(rhs_array_muxed32[0]),
    .O(N5371)
  );
  LUT4 #(
    .INIT ( 16'h0080 ))
  \VexRiscv/Madd_memory_DivPlugin_div_counter_value[5]__zz_349_[5]_add_695_OUT_cy<0>11  (
    .I0(\VexRiscv/execute_to_memory_IS_DIV_6783 ),
    .I1(\VexRiscv/memory_arbitration_isValid_6598 ),
    .I2(\VexRiscv/memory_DivPlugin_div_counter_value [0]),
    .I3(\VexRiscv/memory_DivPlugin_div_done_7406 ),
    .O(\VexRiscv/Madd_memory_DivPlugin_div_counter_value[5]__zz_349_[5]_add_695_OUT_cy<0> )
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  \VexRiscv/IBusCachedPlugin_cache/Mmux_lineLoader_fire11  (
    .I0(\VexRiscv/_zz_213__BRB0_9318 ),
    .I1(\VexRiscv/_zz_213__BRB1_9319 ),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex [2]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex [1]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex [0]),
    .O(\VexRiscv/IBusCachedPlugin_cache/lineLoader_fire )
  );
  LUT6 #(
    .INIT ( 64'hAAAA6AAA55559555 ))
  \Mcount_basesoc_uart_tx_fifo_level0_xor<1>11  (
    .I0(basesoc_uart_tx_fifo_level0[0]),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT121 ),
    .I2(basesoc_csrbankarray_csrbank6_sel),
    .I3(basesoc_interface_we_966),
    .I4(basesoc_uart_tx_trigger),
    .I5(basesoc_uart_tx_fifo_level0[1]),
    .O(\Result<1>5 )
  );
  LUT6 #(
    .INIT ( 64'h7FF708800F8778F0 ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<20>  (
    .I0(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_RS1 [20]),
    .I4(\VexRiscv/decode_to_execute_PC [20]),
    .I5(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_6792 ),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [20])
  );
  LUT6 #(
    .INIT ( 64'h7FF708800F8778F0 ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<21>  (
    .I0(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_RS1 [21]),
    .I4(\VexRiscv/decode_to_execute_PC [21]),
    .I5(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_6792 ),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [21])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src1131  (
    .I0(\VexRiscv/decode_to_execute_PC [20]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [20]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [20])
  );
  LUT6 #(
    .INIT ( 64'h7FF708800F8778F0 ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<22>  (
    .I0(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_RS1 [22]),
    .I4(\VexRiscv/decode_to_execute_PC [22]),
    .I5(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_6792 ),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [22])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src1141  (
    .I0(\VexRiscv/decode_to_execute_PC [21]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [21]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [21])
  );
  LUT6 #(
    .INIT ( 64'h7FF708800F8778F0 ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<23>  (
    .I0(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_RS1 [23]),
    .I4(\VexRiscv/decode_to_execute_PC [23]),
    .I5(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_6792 ),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [23])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src1151  (
    .I0(\VexRiscv/decode_to_execute_PC [22]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [22]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [22])
  );
  LUT6 #(
    .INIT ( 64'h7FF708800F8778F0 ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<24>  (
    .I0(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_RS1 [24]),
    .I4(\VexRiscv/decode_to_execute_PC [24]),
    .I5(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_6792 ),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [24])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src1161  (
    .I0(\VexRiscv/decode_to_execute_PC [23]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [23]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [23])
  );
  LUT6 #(
    .INIT ( 64'h7FF708800F8778F0 ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<25>  (
    .I0(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_RS1 [25]),
    .I4(\VexRiscv/decode_to_execute_PC [25]),
    .I5(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_6792 ),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [25])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src1171  (
    .I0(\VexRiscv/decode_to_execute_PC [24]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [24]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [24])
  );
  LUT6 #(
    .INIT ( 64'h7FF708800F8778F0 ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<26>  (
    .I0(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_RS1 [26]),
    .I4(\VexRiscv/decode_to_execute_PC [26]),
    .I5(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_6792 ),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [26])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src1181  (
    .I0(\VexRiscv/decode_to_execute_PC [25]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [25]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [25])
  );
  LUT6 #(
    .INIT ( 64'h7FF708800F8778F0 ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<27>  (
    .I0(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_RS1 [27]),
    .I4(\VexRiscv/decode_to_execute_PC [27]),
    .I5(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_6792 ),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [27])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src1191  (
    .I0(\VexRiscv/decode_to_execute_PC [26]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [26]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [26])
  );
  LUT6 #(
    .INIT ( 64'h7FF708800F8778F0 ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<28>  (
    .I0(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_RS1 [28]),
    .I4(\VexRiscv/decode_to_execute_PC [28]),
    .I5(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_6792 ),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [28])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src1201  (
    .I0(\VexRiscv/decode_to_execute_PC [27]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [27]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [27])
  );
  LUT6 #(
    .INIT ( 64'h7FF708800F8778F0 ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<29>  (
    .I0(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_RS1 [29]),
    .I4(\VexRiscv/decode_to_execute_PC [29]),
    .I5(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_6792 ),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [29])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src1211  (
    .I0(\VexRiscv/decode_to_execute_PC [28]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [28]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [28])
  );
  LUT6 #(
    .INIT ( 64'h7FF708800F8778F0 ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<30>  (
    .I0(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_RS1 [30]),
    .I4(\VexRiscv/decode_to_execute_PC [30]),
    .I5(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_6792 ),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [30])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src1221  (
    .I0(\VexRiscv/decode_to_execute_PC [29]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [29]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [29])
  );
  LUT4 #(
    .INIT ( 16'hEA2A ))
  \VexRiscv/Mmux_execute_BranchPlugin_branch_src1241  (
    .I0(\VexRiscv/decode_to_execute_PC [30]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [30]),
    .O(\VexRiscv/execute_BranchPlugin_branch_src1 [30])
  );
  LUT6 #(
    .INIT ( 64'h5D55555555555555 ))
  \VexRiscv/IBusCachedPlugin_cache/lineLoader_write_tag_0_valid1  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [7]),
    .I1(\VexRiscv/_zz_213__BRB1_9319 ),
    .I2(\VexRiscv/_zz_213__BRB0_9318 ),
    .I3(\VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex [2]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex [1]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex [0]),
    .O(\VexRiscv/IBusCachedPlugin_cache/lineLoader_write_tag_0_valid )
  );
  LUT6 #(
    .INIT ( 64'h7FF708800F8778F0 ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<31>  (
    .I0(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I3(\VexRiscv/decode_to_execute_RS1 [31]),
    .I4(\VexRiscv/decode_to_execute_PC [31]),
    .I5(\VexRiscv/decode_to_execute_PREDICTION_HAD_BRANCHED2_6792 ),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [31])
  );
  LUT3 #(
    .INIT ( 8'h10 ))
  basesoc_sdram_cmd_payload_ras_glue_set (
    .I0(basesoc_sdram_generator_counter[2]),
    .I1(basesoc_sdram_generator_counter[3]),
    .I2(basesoc_sdram_generator_counter[0]),
    .O(basesoc_sdram_cmd_payload_ras_glue_set_8964)
  );
  LUT6 #(
    .INIT ( 64'h6C6D6C6CC9C9C9C9 ))
  \Mcount_basesoc_uart_rx_fifo_level0_xor<2>11  (
    .I0(basesoc_uart_rx_fifo_level0[1]),
    .I1(basesoc_uart_rx_fifo_level0[2]),
    .I2(basesoc_uart_rx_fifo_level0[0]),
    .I3(basesoc_uart_rx_fifo_level0[3]),
    .I4(basesoc_uart_rx_fifo_level0[4]),
    .I5(basesoc_uart_phy_source_valid_682),
    .O(\Result<2>7 )
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEA44444440 ))
  \VexRiscv/Mmux_dataCache_1__io_mem_cmd_s2mPipe_payload_address211  (
    .I0(\VexRiscv/_zz_129__6637 ),
    .I1(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [2]),
    .I2(\VexRiscv/dataCache_1_/stageB_waysHits_0_7977 ),
    .I3(\VexRiscv/dataCache_1_/stageB_mmuRsp_isIoAccess_8013 ),
    .I4(\VexRiscv/memory_to_writeBack_MEMORY_WR_7485 ),
    .I5(\VexRiscv/_zz_131_ [2]),
    .O(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_address [2])
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEA44444440 ))
  \VexRiscv/Mmux_dataCache_1__io_mem_cmd_s2mPipe_payload_address241  (
    .I0(\VexRiscv/_zz_129__6637 ),
    .I1(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [3]),
    .I2(\VexRiscv/dataCache_1_/stageB_waysHits_0_7977 ),
    .I3(\VexRiscv/dataCache_1_/stageB_mmuRsp_isIoAccess_8013 ),
    .I4(\VexRiscv/memory_to_writeBack_MEMORY_WR_7485 ),
    .I5(\VexRiscv/_zz_131_ [3]),
    .O(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_address [3])
  );
  LUT6 #(
    .INIT ( 64'hEEEEEEEA44444440 ))
  \VexRiscv/Mmux_dataCache_1__io_mem_cmd_s2mPipe_payload_address251  (
    .I0(\VexRiscv/_zz_129__6637 ),
    .I1(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [4]),
    .I2(\VexRiscv/dataCache_1_/stageB_waysHits_0_7977 ),
    .I3(\VexRiscv/dataCache_1_/stageB_mmuRsp_isIoAccess_8013 ),
    .I4(\VexRiscv/memory_to_writeBack_MEMORY_WR_7485 ),
    .I5(\VexRiscv/_zz_131_ [4]),
    .O(\VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_payload_address [4])
  );
  LUT3 #(
    .INIT ( 8'h6A ))
  \VexRiscv/dataCache_1_/Maccum_loader_counter_value_lut<0>1  (
    .I0(\VexRiscv/dataCache_1_/loader_counter_value [0]),
    .I1(\VexRiscv/dataCache_1_/loader_valid_7944 ),
    .I2(\VexRiscv/_zz_220__7409 ),
    .O(\VexRiscv/dataCache_1_/Maccum_loader_counter_value_lut [0])
  );
  LUT3 #(
    .INIT ( 8'hA9 ))
  basesoc_sdram_twtrcon_count_0_glue_ce (
    .I0(basesoc_sdram_twtrcon_ready_1670),
    .I1(basesoc_sdram_twtrcon_count_0_BRB0_9315),
    .I2(basesoc_sdram_twtrcon_count_0_BRB1_9316),
    .O(basesoc_sdram_twtrcon_count_0_glue_ce_9000)
  );
  LUT5 #(
    .INIT ( 32'h78F0F0F0 ))
  \VexRiscv/dataCache_1_/Maccum_loader_counter_value_xor<2>11  (
    .I0(\VexRiscv/dataCache_1_/loader_counter_value [0]),
    .I1(\VexRiscv/dataCache_1_/loader_valid_7944 ),
    .I2(\VexRiscv/dataCache_1_/loader_counter_value [2]),
    .I3(\VexRiscv/_zz_220__7409 ),
    .I4(\VexRiscv/dataCache_1_/loader_counter_value [1]),
    .O(\VexRiscv/dataCache_1_/Result [2])
  );
  LUT4 #(
    .INIT ( 16'h6CCC ))
  \VexRiscv/dataCache_1_/Maccum_loader_counter_value_xor<1>11  (
    .I0(\VexRiscv/dataCache_1_/loader_counter_value [0]),
    .I1(\VexRiscv/dataCache_1_/loader_counter_value [1]),
    .I2(\VexRiscv/dataCache_1_/loader_valid_7944 ),
    .I3(\VexRiscv/_zz_220__7409 ),
    .O(\VexRiscv/dataCache_1_/Result [1])
  );
  LUT3 #(
    .INIT ( 8'h72 ))
  basesoc_bus_wishbone_ack_rstpot (
    .I0(basesoc_counter[1]),
    .I1(basesoc_counter[0]),
    .I2(basesoc_bus_wishbone_ack_1036),
    .O(basesoc_bus_wishbone_ack_rstpot_9172)
  );
  LUT2 #(
    .INIT ( 4'hE ))
  \VexRiscv/Mmux__zz_89_10111_SW0  (
    .I0(\VexRiscv/memory_to_writeBack_INSTRUCTION[14] ),
    .I1(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .O(N1132)
  );
  LUT6 #(
    .INIT ( 64'h0F0D0A0807050200 ))
  \VexRiscv/Mmux__zz_89_10111  (
    .I0(\VexRiscv/memory_to_writeBack_INSTRUCTION[12] ),
    .I1(\VexRiscv/_n3062 ),
    .I2(N1132),
    .I3(\VexRiscv/dataCache_1__io_cpu_writeBack_data [15]),
    .I4(\VexRiscv/writeBack_DBusCachedPlugin_rspFormated [7]),
    .I5(\VexRiscv/dataCache_1__io_cpu_writeBack_data [31]),
    .O(\VexRiscv/Mmux__zz_89_1011 )
  );
  LUT4 #(
    .INIT ( 16'h7A2A ))
  \VexRiscv/Mmux_execute_CsrPlugin_writeData261  (
    .I0(\VexRiscv/_zz_162_ [3]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I3(\VexRiscv/_n8821 ),
    .O(\VexRiscv/execute_CsrPlugin_writeData [3])
  );
  LUT6 #(
    .INIT ( 64'hA50F0FC35AF0F03C ))
  \VexRiscv/Madd__zz_313__Madd_lut<0>  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [15]),
    .I1(\VexRiscv/decode_to_execute_RS1 [0]),
    .I2(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_6676 ),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I4(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I5(\VexRiscv/_zz_167_ [0]),
    .O(\VexRiscv/Madd__zz_313__Madd_lut [0])
  );
  LUT6 #(
    .INIT ( 64'hA50F0FC35AF0F03C ))
  \VexRiscv/Madd__zz_313__Madd_lut<1>  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [16]),
    .I1(\VexRiscv/decode_to_execute_RS1 [1]),
    .I2(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_6676 ),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I4(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I5(\VexRiscv/_zz_167_ [1]),
    .O(\VexRiscv/Madd__zz_313__Madd_lut [1])
  );
  LUT6 #(
    .INIT ( 64'hC3F00FA53C0FF05A ))
  \VexRiscv/Madd__zz_313__Madd_lut<2>  (
    .I0(\VexRiscv/decode_to_execute_RS1 [2]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [17]),
    .I2(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_6676 ),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I4(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I5(\VexRiscv/_zz_167_ [2]),
    .O(\VexRiscv/Madd__zz_313__Madd_lut [2])
  );
  LUT6 #(
    .INIT ( 64'hAAAAFF3FAAAAFFFF ))
  ddrphy_record1_ras_n_glue_set (
    .I0(basesoc_sdram_dfi_p1_ras_n_953),
    .I1(basesoc_sdram_phaseinjector1_command_storage_full[3]),
    .I2(_n683711_FRB_4399),
    .I3(\basesoc_interface_adr[4] ),
    .I4(basesoc_sdram_storage_full[0]),
    .I5(basesoc_csrbankarray_csrbank3_sel_basesoc_csrbankarray_interface3_bank_bus_we_AND_384_o),
    .O(ddrphy_record1_ras_n_glue_set_8994)
  );
  LUT6 #(
    .INIT ( 64'hAAAAFF3FAAAAFFFF ))
  ddrphy_record1_we_n_glue_set (
    .I0(basesoc_sdram_dfi_p1_we_n_954),
    .I1(basesoc_sdram_phaseinjector1_command_storage_full[1]),
    .I2(_n683711_FRB_4399),
    .I3(\basesoc_interface_adr[4] ),
    .I4(basesoc_sdram_storage_full[0]),
    .I5(basesoc_csrbankarray_csrbank3_sel_basesoc_csrbankarray_interface3_bank_bus_we_AND_384_o),
    .O(ddrphy_record1_we_n_glue_set_8997)
  );
  LUT5 #(
    .INIT ( 32'h55550040 ))
  \VexRiscv/IBusCachedPlugin_cache/lineLoader_cmdSent_glue_set  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/lineLoader_fire ),
    .I1(basesoc_shared_ack),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_valid_7854 ),
    .I3(basesoc_grant_1671),
    .I4(\VexRiscv/IBusCachedPlugin_cache/lineLoader_cmdSent_7799 ),
    .O(\VexRiscv/IBusCachedPlugin_cache/lineLoader_cmdSent_glue_set_9014 )
  );
  LUT6 #(
    .INIT ( 64'h2020002020000000 ))
  \VexRiscv/zz_215__dBusWishbone_ACK_AND_1375_o1  (
    .I0(basesoc_grant_1671),
    .I1(\VexRiscv/_zz_137__457 ),
    .I2(basesoc_shared_ack),
    .I3(\VexRiscv/_zz_136__BRB0_9442 ),
    .I4(\VexRiscv/_zz_136__BRB2_9444 ),
    .I5(\VexRiscv/_zz_136__BRB1_9443 ),
    .O(\VexRiscv/zz_215__dBusWishbone_ACK_AND_1375_o )
  );
  LUT6 #(
    .INIT ( 64'hC30F0FA53CF0F05A ))
  \VexRiscv/Madd__zz_313__Madd_lut<3>  (
    .I0(\VexRiscv/decode_to_execute_RS1 [3]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [18]),
    .I2(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_6676 ),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I4(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I5(\VexRiscv/_zz_167_ [3]),
    .O(\VexRiscv/Madd__zz_313__Madd_lut [3])
  );
  LUT6 #(
    .INIT ( 64'hC30F0FA53CF0F05A ))
  \VexRiscv/Madd__zz_313__Madd_lut<4>  (
    .I0(\VexRiscv/decode_to_execute_RS1 [4]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [19]),
    .I2(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_6676 ),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I4(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I5(\VexRiscv/_zz_167_ [4]),
    .O(\VexRiscv/Madd__zz_313__Madd_lut [4])
  );
  LUT6 #(
    .INIT ( 64'h1111000F00000000 ))
  \basesoc_slave_sel<3><28>1  (
    .I0(\VexRiscv/_zz_138_ [28]),
    .I1(\VexRiscv/_zz_138_ [29]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [28]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [29]),
    .I4(basesoc_grant_1671),
    .I5(rhs_array_muxed32[28]),
    .O(basesoc_slave_sel[3])
  );
  LUT6 #(
    .INIT ( 64'h0800000000000000 ))
  basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_209_o12_lut (
    .I0(\VexRiscv/_zz_137__457 ),
    .I1(basesoc_grant_1671),
    .I2(cache_state_FSM_FFd2_3739),
    .I3(cache_state_FSM_FFd3_3738),
    .I4(\cache_state_FSM_FFd3-In1 ),
    .I5(basesoc_slave_sel[3]),
    .O(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_209_o12_lut_9261)
  );
  LUT6 #(
    .INIT ( 64'hAAAA8880BBBF9995 ))
  \basesoc_sdram_choose_cmd_grant_FSM_FFd1-In3  (
    .I0(basesoc_sdram_choose_cmd_grant_FSM_FFd1_981),
    .I1(rhs_array_muxed0),
    .I2(multiplexer_state_FSM_FFd2),
    .I3(multiplexer_state_FSM_FFd1_985),
    .I4(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In1_8437 ),
    .I5(N3421),
    .O(\basesoc_sdram_choose_cmd_grant_FSM_FFd1-In )
  );
  LUT6 #(
    .INIT ( 64'hAAAA8880BBBF9995 ))
  \basesoc_sdram_choose_req_grant_FSM_FFd1-In3  (
    .I0(basesoc_sdram_choose_req_grant_FSM_FFd1_983),
    .I1(rhs_array_muxed6),
    .I2(multiplexer_state_FSM_FFd2),
    .I3(multiplexer_state_FSM_FFd1_985),
    .I4(\basesoc_sdram_choose_req_grant_FSM_FFd1-In1_8435 ),
    .I5(N3441),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd1-In )
  );
  LUT5 #(
    .INIT ( 32'hEEEA222A ))
  \basesoc_sdram_choose_req_grant_FSM_FFd2-In41  (
    .I0(N375),
    .I1(rhs_array_muxed6),
    .I2(multiplexer_state_FSM_FFd2),
    .I3(multiplexer_state_FSM_FFd1_985),
    .I4(basesoc_sdram_choose_req_grant_FSM_FFd2_984),
    .O(\basesoc_sdram_choose_req_grant_FSM_FFd2-In )
  );
  LUT6 #(
    .INIT ( 64'h7775575522200200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub251  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_6680 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [31]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I5(\VexRiscv/_zz_313_ [31]),
    .O(\VexRiscv/execute_SrcPlugin_addSub[31] )
  );
  LUT4 #(
    .INIT ( 16'h5556 ))
  basesoc_sdram_bankmachine0_cmd_payload_is_read_basesoc_sdram_choose_req_want_reads_equal_290_o1 (
    .I0(basesoc_sdram_bankmachine0_cmd_payload_is_read),
    .I1(multiplexer_state_FSM_FFd3_2767),
    .I2(multiplexer_state_FSM_FFd2),
    .I3(multiplexer_state_FSM_FFd1_985),
    .O(basesoc_sdram_bankmachine0_cmd_payload_is_read_basesoc_sdram_choose_req_want_reads_equal_290_o1_4608)
  );
  LUT5 #(
    .INIT ( 32'hEFFFFFFF ))
  Mmux_basesoc_sdram_bankmachine0_cmd_ready11_SW1 (
    .I0(multiplexer_state_FSM_FFd2),
    .I1(multiplexer_state_FSM_FFd1_985),
    .I2(roundrobin0_grant_roundrobin3_grant_OR_332_o1_4581),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1234),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1235),
    .O(N1105)
  );
  LUT6 #(
    .INIT ( 64'h5410ABEFABEF5410 ))
  \VexRiscv/Madd__zz_313__Madd_lut<12>  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [12]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I4(\VexRiscv/_zz_167_ [12]),
    .I5(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_6676 ),
    .O(\VexRiscv/Madd__zz_313__Madd_lut [12])
  );
  LUT6 #(
    .INIT ( 64'h5410ABEFABEF5410 ))
  \VexRiscv/Madd__zz_313__Madd_lut<13>  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [13]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I4(\VexRiscv/_zz_167_ [13]),
    .I5(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_6676 ),
    .O(\VexRiscv/Madd__zz_313__Madd_lut [13])
  );
  LUT6 #(
    .INIT ( 64'h5410ABEFABEF5410 ))
  \VexRiscv/Madd__zz_313__Madd_lut<14>  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [14]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [14]),
    .I4(\VexRiscv/_zz_167_ [14]),
    .I5(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_6676 ),
    .O(\VexRiscv/Madd__zz_313__Madd_lut [14])
  );
  LUT6 #(
    .INIT ( 64'h5410ABEFABEF5410 ))
  \VexRiscv/Madd__zz_313__Madd_lut<15>  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [15]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [15]),
    .I4(\VexRiscv/_zz_167_ [15]),
    .I5(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_6676 ),
    .O(\VexRiscv/Madd__zz_313__Madd_lut [15])
  );
  LUT6 #(
    .INIT ( 64'h5410ABEFABEF5410 ))
  \VexRiscv/Madd__zz_313__Madd_lut<16>  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [16]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [16]),
    .I4(\VexRiscv/_zz_167_ [16]),
    .I5(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_6676 ),
    .O(\VexRiscv/Madd__zz_313__Madd_lut [16])
  );
  LUT6 #(
    .INIT ( 64'h5410ABEFABEF5410 ))
  \VexRiscv/Madd__zz_313__Madd_lut<17>  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [17]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [17]),
    .I4(\VexRiscv/_zz_167_ [17]),
    .I5(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_6676 ),
    .O(\VexRiscv/Madd__zz_313__Madd_lut [17])
  );
  LUT4 #(
    .INIT ( 16'h0100 ))
  \VexRiscv/_n6056<10>1  (
    .I0(\VexRiscv/memory_to_writeBack_INSTRUCTION[14] ),
    .I1(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I2(\VexRiscv/memory_to_writeBack_INSTRUCTION[12] ),
    .I3(\VexRiscv/writeBack_DBusCachedPlugin_rspFormated [7]),
    .O(\VexRiscv/_n6056 [10])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF00008000 ))
  \VexRiscv/Mmux__zz_42_18_G  (
    .I0(\VexRiscv/_zz_210_ [25]),
    .I1(\VexRiscv/execute_CsrPlugin_csrAddress[11]_PWR_23_o_equal_657_o<11>1_4692 ),
    .I2(\VexRiscv/decode_to_execute_INSTRUCTION [29]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [28]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [30]),
    .I5(\VexRiscv/_n8814<25>2_8521 ),
    .O(N391)
  );
  LUT6 #(
    .INIT ( 64'h5410ABEFABEF5410 ))
  \VexRiscv/Madd__zz_313__Madd_lut<18>  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [18]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [18]),
    .I4(\VexRiscv/_zz_167_ [18]),
    .I5(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_6676 ),
    .O(\VexRiscv/Madd__zz_313__Madd_lut [18])
  );
  LUT6 #(
    .INIT ( 64'hD7D5575582800200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub12  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_6680 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [0]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [15]),
    .I5(\VexRiscv/_zz_313_ [0]),
    .O(\VexRiscv/execute_SrcPlugin_addSub[0] )
  );
  LUT6 #(
    .INIT ( 64'h5410ABEFABEF5410 ))
  \VexRiscv/Madd__zz_313__Madd_lut<19>  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [19]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [19]),
    .I4(\VexRiscv/_zz_167_ [19]),
    .I5(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_6676 ),
    .O(\VexRiscv/Madd__zz_313__Madd_lut [19])
  );
  LUT6 #(
    .INIT ( 64'h5410ABEFABEF5410 ))
  \VexRiscv/Madd__zz_313__Madd_lut<20>  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [20]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I4(\VexRiscv/_zz_167_ [20]),
    .I5(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_6676 ),
    .O(\VexRiscv/Madd__zz_313__Madd_lut [20])
  );
  LUT6 #(
    .INIT ( 64'h5410ABEFABEF5410 ))
  \VexRiscv/Madd__zz_313__Madd_lut<21>  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [21]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [21]),
    .I4(\VexRiscv/_zz_167_ [21]),
    .I5(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_6676 ),
    .O(\VexRiscv/Madd__zz_313__Madd_lut [21])
  );
  LUT6 #(
    .INIT ( 64'h5410ABEFABEF5410 ))
  \VexRiscv/Madd__zz_313__Madd_lut<22>  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [22]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [22]),
    .I4(\VexRiscv/_zz_167_ [22]),
    .I5(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_6676 ),
    .O(\VexRiscv/Madd__zz_313__Madd_lut [22])
  );
  LUT6 #(
    .INIT ( 64'h5410ABEFABEF5410 ))
  \VexRiscv/Madd__zz_313__Madd_lut<23>  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [23]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [23]),
    .I4(\VexRiscv/_zz_167_ [23]),
    .I5(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_6676 ),
    .O(\VexRiscv/Madd__zz_313__Madd_lut [23])
  );
  LUT5 #(
    .INIT ( 32'h40000000 ))
  basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_209_o11 (
    .I0(cache_state_FSM_FFd2_3739),
    .I1(basesoc_grant_1671),
    .I2(\VexRiscv/_zz_137__457 ),
    .I3(cache_state_FSM_FFd3_3738),
    .I4(\basesoc_tag_do_tag[20]_GND_1_o_equal_389_o ),
    .O(basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_209_o1)
  );
  LUT6 #(
    .INIT ( 64'h5410ABEFABEF5410 ))
  \VexRiscv/Madd__zz_313__Madd_lut<24>  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [24]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [24]),
    .I4(\VexRiscv/_zz_167_ [24]),
    .I5(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_6676 ),
    .O(\VexRiscv/Madd__zz_313__Madd_lut [24])
  );
  LUT6 #(
    .INIT ( 64'h5410ABEFABEF5410 ))
  \VexRiscv/Madd__zz_313__Madd_lut<25>  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [25]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [25]),
    .I4(\VexRiscv/_zz_167_ [25]),
    .I5(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_6676 ),
    .O(\VexRiscv/Madd__zz_313__Madd_lut [25])
  );
  LUT6 #(
    .INIT ( 64'h5410ABEFABEF5410 ))
  \VexRiscv/Madd__zz_313__Madd_lut<26>  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [26]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [26]),
    .I4(\VexRiscv/_zz_167_ [26]),
    .I5(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_6676 ),
    .O(\VexRiscv/Madd__zz_313__Madd_lut [26])
  );
  LUT6 #(
    .INIT ( 64'h5410ABEFABEF5410 ))
  \VexRiscv/Madd__zz_313__Madd_lut<27>  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [27]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [27]),
    .I4(\VexRiscv/_zz_167_ [27]),
    .I5(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_6676 ),
    .O(\VexRiscv/Madd__zz_313__Madd_lut [27])
  );
  LUT6 #(
    .INIT ( 64'h5410ABEFABEF5410 ))
  \VexRiscv/Madd__zz_313__Madd_lut<28>  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [28]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [28]),
    .I4(\VexRiscv/_zz_167_ [28]),
    .I5(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_6676 ),
    .O(\VexRiscv/Madd__zz_313__Madd_lut [28])
  );
  LUT6 #(
    .INIT ( 64'h5410ABEFABEF5410 ))
  \VexRiscv/Madd__zz_313__Madd_lut<29>  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [29]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [29]),
    .I4(\VexRiscv/_zz_167_ [29]),
    .I5(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_6676 ),
    .O(\VexRiscv/Madd__zz_313__Madd_lut [29])
  );
  LUT6 #(
    .INIT ( 64'h5410ABEFABEF5410 ))
  \VexRiscv/Madd__zz_313__Madd_lut<30>  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [30]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [30]),
    .I4(\VexRiscv/_zz_167_ [30]),
    .I5(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_6676 ),
    .O(\VexRiscv/Madd__zz_313__Madd_lut [30])
  );
  LUT5 #(
    .INIT ( 32'h57550200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub311  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_6680 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [8]),
    .I4(\VexRiscv/_zz_313_ [8]),
    .O(\VexRiscv/execute_SrcPlugin_addSub[8] )
  );
  LUT6 #(
    .INIT ( 64'h666C666633393333 ))
  \VexRiscv/dataCache_1_/stage0_colisions5  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_6680 ),
    .I1(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [8]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I4(\VexRiscv/decode_to_execute_RS1 [8]),
    .I5(\VexRiscv/_zz_313_ [8]),
    .O(\VexRiscv/dataCache_1_/stage0_colisions5_8907 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFBFFFFF ))
  Mmux_basesoc_sdram_bankmachine1_cmd_ready11_SW1 (
    .I0(multiplexer_state_FSM_FFd1_985),
    .I1(basesoc_sdram_bankmachine1_row_hit),
    .I2(_n4210),
    .I3(multiplexer_state_FSM_FFd2),
    .I4(basesoc_sdram_bankmachine1_row_opened_1657),
    .I5(basesoc_sdram_cmd_valid1_FRB_4507),
    .O(N4661)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFBFFFFF ))
  Mmux_basesoc_sdram_bankmachine2_cmd_ready11_SW1 (
    .I0(multiplexer_state_FSM_FFd1_985),
    .I1(basesoc_sdram_bankmachine2_row_hit),
    .I2(_n4222),
    .I3(multiplexer_state_FSM_FFd2),
    .I4(basesoc_sdram_bankmachine2_row_opened_1659),
    .I5(basesoc_sdram_cmd_valid1_FRB_4507),
    .O(N492)
  );
  LUT6 #(
    .INIT ( 64'hD7D5575582800200 ))
  \VexRiscv/Mmux_execute_SrcPlugin_addSub121  (
    .I0(\VexRiscv/decode_to_execute_SRC2_FORCE_ZERO_6680 ),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_RS1 [1]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [16]),
    .I5(\VexRiscv/_zz_313_ [1]),
    .O(\VexRiscv/execute_SrcPlugin_addSub[1] )
  );
  LUT6 #(
    .INIT ( 64'h5410ABEFABEF5410 ))
  \VexRiscv/Madd__zz_313__Madd_lut<31>  (
    .I0(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [31]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I4(\VexRiscv/_zz_167_ [31]),
    .I5(\VexRiscv/decode_to_execute_SRC_USE_SUB_LESS_6676 ),
    .O(\VexRiscv/Madd__zz_313__Madd_lut [31])
  );
  LUT6 #(
    .INIT ( 64'hAAAA6AAA55559555 ))
  \Mcount_basesoc_uart_tx_fifo_level0_xor<3>11  (
    .I0(basesoc_uart_tx_fifo_level0[3]),
    .I1(basesoc_csrbankarray_csrbank6_sel),
    .I2(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT121 ),
    .I3(basesoc_interface_we_966),
    .I4(basesoc_uart_tx_trigger),
    .I5(Mcount_basesoc_uart_tx_fifo_level0_cy[2]),
    .O(\Result<3>5 )
  );
  LUT5 #(
    .INIT ( 32'hE4444444 ))
  \VexRiscv/Sh81_SW0  (
    .I0(\VexRiscv/_zz_167_ [3]),
    .I1(\VexRiscv/Sh31 ),
    .I2(\VexRiscv/decode_to_execute_SHIFT_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_SHIFT_CTRL [1]),
    .I4(\VexRiscv/_zz_162_ [31]),
    .O(N1061)
  );
  LUT6 #(
    .INIT ( 64'hAAAAAA8AAAAAAAAA ))
  \VexRiscv/dataCache_1_/Mmux_stageB_mmuRsp_physicalAddress[31]_GND_17_o_MUX_1408_o13  (
    .I0(\VexRiscv/dataCache_1_/Mmux_stageB_mmuRsp_physicalAddress[31]_GND_17_o_MUX_1408_o11_8890 ),
    .I1(\VexRiscv/decode_to_execute_MEMORY_ENABLE_6991 ),
    .I2(\VexRiscv/decode_to_execute_MEMORY_MANAGMENT_6675 ),
    .I3(N3621),
    .I4(\VexRiscv/dataCache_1_/loader_valid_7944 ),
    .I5(\VexRiscv/execute_arbitration_isValid_6599 ),
    .O(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_GND_17_o_MUX_1408_o )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAA8AAAAAAAAA ))
  \VexRiscv/dataCache_1_/Mmux_stageB_mmuRsp_physicalAddress[31]_GND_17_o_MUX_1409_o13  (
    .I0(\VexRiscv/dataCache_1_/Mmux_stageB_mmuRsp_physicalAddress[31]_GND_17_o_MUX_1409_o11_8892 ),
    .I1(\VexRiscv/decode_to_execute_MEMORY_ENABLE_6991 ),
    .I2(\VexRiscv/decode_to_execute_MEMORY_MANAGMENT_6675 ),
    .I3(N3621),
    .I4(\VexRiscv/dataCache_1_/loader_valid_7944 ),
    .I5(\VexRiscv/execute_arbitration_isValid_6599 ),
    .O(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_GND_17_o_MUX_1409_o )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAA8AAAAAAAAA ))
  \VexRiscv/dataCache_1_/Mmux_stageB_mmuRsp_physicalAddress[31]_GND_17_o_MUX_1410_o13  (
    .I0(\VexRiscv/dataCache_1_/Mmux_stageB_mmuRsp_physicalAddress[31]_GND_17_o_MUX_1410_o11_8894 ),
    .I1(\VexRiscv/decode_to_execute_MEMORY_ENABLE_6991 ),
    .I2(\VexRiscv/decode_to_execute_MEMORY_MANAGMENT_6675 ),
    .I3(N3621),
    .I4(\VexRiscv/dataCache_1_/loader_valid_7944 ),
    .I5(\VexRiscv/execute_arbitration_isValid_6599 ),
    .O(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_GND_17_o_MUX_1410_o )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAA8AAAAAAAAA ))
  \VexRiscv/dataCache_1_/Mmux_stageB_mmuRsp_physicalAddress[31]_GND_17_o_MUX_1406_o13  (
    .I0(\VexRiscv/dataCache_1_/Mmux_stageB_mmuRsp_physicalAddress[31]_GND_17_o_MUX_1406_o11_8898 ),
    .I1(\VexRiscv/decode_to_execute_MEMORY_ENABLE_6991 ),
    .I2(\VexRiscv/decode_to_execute_MEMORY_MANAGMENT_6675 ),
    .I3(N3621),
    .I4(\VexRiscv/dataCache_1_/loader_valid_7944 ),
    .I5(\VexRiscv/execute_arbitration_isValid_6599 ),
    .O(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress[31]_GND_17_o_MUX_1406_o )
  );
  LUT6 #(
    .INIT ( 64'h8088808080008080 ))
  \VexRiscv/Mmux__zz_89_73  (
    .I0(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_6989 ),
    .I1(\VexRiscv/writeBack_arbitration_isValid_6597 ),
    .I2(\VexRiscv/dataCache_1__io_cpu_writeBack_data [15]),
    .I3(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [0]),
    .I4(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [1]),
    .I5(\VexRiscv/dataCache_1__io_cpu_writeBack_data [31]),
    .O(\VexRiscv/Mmux__zz_89_72_8562 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000080000 ))
  \VexRiscv/execute_CsrPlugin_writeEnable1  (
    .I0(\VexRiscv/decode_to_execute_CSR_WRITE_OPCODE_6679 ),
    .I1(\VexRiscv/decode_to_execute_IS_CSR_6992 ),
    .I2(\VexRiscv/writeBack_arbitration_isValid_6597 ),
    .I3(\VexRiscv/memory_arbitration_isValid_6598 ),
    .I4(\VexRiscv/execute_arbitration_isValid_6599 ),
    .I5(\VexRiscv/dataCache_1__io_cpu_writeBack_haltIt ),
    .O(\VexRiscv/execute_CsrPlugin_writeEnable )
  );
  LUT4 #(
    .INIT ( 16'hAA80 ))
  \VexRiscv/dataCache_1_/dataWriteCmd_payload_mask[3]__zz_1__AND_684_o1  (
    .I0(\VexRiscv/dataCache_1_/_zz_1_ ),
    .I1(\VexRiscv/dataCache_1_/loader_valid_7944 ),
    .I2(\VexRiscv/_zz_220__7409 ),
    .I3(\VexRiscv/dataCache_1_/stageB_mask [3]),
    .O(\VexRiscv/dataCache_1_/dataWriteCmd_payload_mask[3]__zz_1__AND_684_o )
  );
  LUT4 #(
    .INIT ( 16'hAA80 ))
  \VexRiscv/dataCache_1_/dataWriteCmd_payload_mask[2]__zz_1__AND_683_o1  (
    .I0(\VexRiscv/dataCache_1_/_zz_1_ ),
    .I1(\VexRiscv/dataCache_1_/loader_valid_7944 ),
    .I2(\VexRiscv/_zz_220__7409 ),
    .I3(\VexRiscv/dataCache_1_/stageB_mask [2]),
    .O(\VexRiscv/dataCache_1_/dataWriteCmd_payload_mask[2]__zz_1__AND_683_o )
  );
  LUT4 #(
    .INIT ( 16'hAA80 ))
  \VexRiscv/dataCache_1_/dataWriteCmd_payload_mask[1]__zz_1__AND_682_o1  (
    .I0(\VexRiscv/dataCache_1_/_zz_1_ ),
    .I1(\VexRiscv/dataCache_1_/loader_valid_7944 ),
    .I2(\VexRiscv/_zz_220__7409 ),
    .I3(\VexRiscv/dataCache_1_/stageB_mask [1]),
    .O(\VexRiscv/dataCache_1_/dataWriteCmd_payload_mask[1]__zz_1__AND_682_o )
  );
  LUT4 #(
    .INIT ( 16'hAA80 ))
  \VexRiscv/dataCache_1_/dataWriteCmd_payload_mask[0]__zz_1__AND_681_o1  (
    .I0(\VexRiscv/dataCache_1_/_zz_1_ ),
    .I1(\VexRiscv/dataCache_1_/loader_valid_7944 ),
    .I2(\VexRiscv/_zz_220__7409 ),
    .I3(\VexRiscv/dataCache_1_/stageB_mask [0]),
    .O(\VexRiscv/dataCache_1_/dataWriteCmd_payload_mask[0]__zz_1__AND_681_o )
  );
  LUT6 #(
    .INIT ( 64'h0000000202000202 ))
  write_ctrl (
    .I0(basesoc_sram_we[0]),
    .I1(rhs_array_muxed32[10]),
    .I2(rhs_array_muxed32[11]),
    .I3(basesoc_grant_1671),
    .I4(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [11]),
    .I5(\VexRiscv/_zz_138_ [11]),
    .O(write_ctrl_3444)
  );
  LUT6 #(
    .INIT ( 64'h0000000202000202 ))
  write_ctrl1 (
    .I0(basesoc_sram_we[1]),
    .I1(rhs_array_muxed32[10]),
    .I2(rhs_array_muxed32[11]),
    .I3(basesoc_grant_1671),
    .I4(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [11]),
    .I5(\VexRiscv/_zz_138_ [11]),
    .O(write_ctrl1_3445)
  );
  LUT6 #(
    .INIT ( 64'h0000000202000202 ))
  write_ctrl2 (
    .I0(basesoc_sram_we[2]),
    .I1(rhs_array_muxed32[10]),
    .I2(rhs_array_muxed32[11]),
    .I3(basesoc_grant_1671),
    .I4(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [11]),
    .I5(\VexRiscv/_zz_138_ [11]),
    .O(write_ctrl2_3446)
  );
  LUT6 #(
    .INIT ( 64'h0000000202000202 ))
  write_ctrl3 (
    .I0(basesoc_sram_we[3]),
    .I1(rhs_array_muxed32[10]),
    .I2(rhs_array_muxed32[11]),
    .I3(basesoc_grant_1671),
    .I4(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [11]),
    .I5(\VexRiscv/_zz_138_ [11]),
    .O(write_ctrl3_3447)
  );
  LUT6 #(
    .INIT ( 64'h0000000808000808 ))
  write_ctrl4 (
    .I0(rhs_array_muxed32[9]),
    .I1(basesoc_sram_we[0]),
    .I2(rhs_array_muxed32[11]),
    .I3(basesoc_grant_1671),
    .I4(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [12]),
    .I5(\VexRiscv/_zz_138_ [12]),
    .O(write_ctrl4_3448)
  );
  LUT6 #(
    .INIT ( 64'h0000000808000808 ))
  write_ctrl5 (
    .I0(rhs_array_muxed32[9]),
    .I1(basesoc_sram_we[1]),
    .I2(rhs_array_muxed32[11]),
    .I3(basesoc_grant_1671),
    .I4(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [12]),
    .I5(\VexRiscv/_zz_138_ [12]),
    .O(write_ctrl5_3449)
  );
  LUT6 #(
    .INIT ( 64'h0000000808000808 ))
  write_ctrl6 (
    .I0(rhs_array_muxed32[9]),
    .I1(basesoc_sram_we[2]),
    .I2(rhs_array_muxed32[11]),
    .I3(basesoc_grant_1671),
    .I4(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [12]),
    .I5(\VexRiscv/_zz_138_ [12]),
    .O(write_ctrl6_3450)
  );
  LUT6 #(
    .INIT ( 64'h0000000808000808 ))
  write_ctrl7 (
    .I0(rhs_array_muxed32[9]),
    .I1(basesoc_sram_we[3]),
    .I2(rhs_array_muxed32[11]),
    .I3(basesoc_grant_1671),
    .I4(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [12]),
    .I5(\VexRiscv/_zz_138_ [12]),
    .O(write_ctrl7_3451)
  );
  LUT6 #(
    .INIT ( 64'h0000000808000808 ))
  write_ctrl8 (
    .I0(rhs_array_muxed32[10]),
    .I1(basesoc_sram_we[0]),
    .I2(rhs_array_muxed32[11]),
    .I3(basesoc_grant_1671),
    .I4(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [11]),
    .I5(\VexRiscv/_zz_138_ [11]),
    .O(write_ctrl8_3452)
  );
  LUT6 #(
    .INIT ( 64'h0000000808000808 ))
  write_ctrl9 (
    .I0(rhs_array_muxed32[10]),
    .I1(basesoc_sram_we[1]),
    .I2(rhs_array_muxed32[11]),
    .I3(basesoc_grant_1671),
    .I4(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [11]),
    .I5(\VexRiscv/_zz_138_ [11]),
    .O(write_ctrl9_3453)
  );
  LUT6 #(
    .INIT ( 64'h0000000808000808 ))
  write_ctrl10 (
    .I0(rhs_array_muxed32[10]),
    .I1(basesoc_sram_we[2]),
    .I2(rhs_array_muxed32[11]),
    .I3(basesoc_grant_1671),
    .I4(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [11]),
    .I5(\VexRiscv/_zz_138_ [11]),
    .O(write_ctrl10_3454)
  );
  LUT6 #(
    .INIT ( 64'h0000000808000808 ))
  write_ctrl11 (
    .I0(rhs_array_muxed32[10]),
    .I1(basesoc_sram_we[3]),
    .I2(rhs_array_muxed32[11]),
    .I3(basesoc_grant_1671),
    .I4(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [11]),
    .I5(\VexRiscv/_zz_138_ [11]),
    .O(write_ctrl11_3455)
  );
  LUT6 #(
    .INIT ( 64'h2020002020000000 ))
  write_ctrl12 (
    .I0(basesoc_sram_we[0]),
    .I1(rhs_array_muxed32[11]),
    .I2(rhs_array_muxed32[9]),
    .I3(basesoc_grant_1671),
    .I4(\VexRiscv/_zz_138_ [12]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [12]),
    .O(write_ctrl12_3456)
  );
  LUT6 #(
    .INIT ( 64'h2020002020000000 ))
  write_ctrl13 (
    .I0(basesoc_sram_we[1]),
    .I1(rhs_array_muxed32[11]),
    .I2(rhs_array_muxed32[9]),
    .I3(basesoc_grant_1671),
    .I4(\VexRiscv/_zz_138_ [12]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [12]),
    .O(write_ctrl13_3457)
  );
  LUT6 #(
    .INIT ( 64'h2020002020000000 ))
  write_ctrl14 (
    .I0(basesoc_sram_we[2]),
    .I1(rhs_array_muxed32[11]),
    .I2(rhs_array_muxed32[9]),
    .I3(basesoc_grant_1671),
    .I4(\VexRiscv/_zz_138_ [12]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [12]),
    .O(write_ctrl14_3458)
  );
  LUT6 #(
    .INIT ( 64'h2020002020000000 ))
  write_ctrl15 (
    .I0(basesoc_sram_we[3]),
    .I1(rhs_array_muxed32[11]),
    .I2(rhs_array_muxed32[9]),
    .I3(basesoc_grant_1671),
    .I4(\VexRiscv/_zz_138_ [12]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [12]),
    .O(write_ctrl15_3459)
  );
  LUT6 #(
    .INIT ( 64'h0000000808000808 ))
  write_ctrl16 (
    .I0(rhs_array_muxed32[11]),
    .I1(basesoc_sram_we[0]),
    .I2(rhs_array_muxed32[10]),
    .I3(basesoc_grant_1671),
    .I4(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [11]),
    .I5(\VexRiscv/_zz_138_ [11]),
    .O(write_ctrl16_3460)
  );
  LUT6 #(
    .INIT ( 64'h0000000808000808 ))
  write_ctrl17 (
    .I0(rhs_array_muxed32[11]),
    .I1(basesoc_sram_we[1]),
    .I2(rhs_array_muxed32[10]),
    .I3(basesoc_grant_1671),
    .I4(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [11]),
    .I5(\VexRiscv/_zz_138_ [11]),
    .O(write_ctrl17_3461)
  );
  LUT6 #(
    .INIT ( 64'h0000000808000808 ))
  write_ctrl18 (
    .I0(rhs_array_muxed32[11]),
    .I1(basesoc_sram_we[2]),
    .I2(rhs_array_muxed32[10]),
    .I3(basesoc_grant_1671),
    .I4(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [11]),
    .I5(\VexRiscv/_zz_138_ [11]),
    .O(write_ctrl18_3462)
  );
  LUT6 #(
    .INIT ( 64'h0000000808000808 ))
  write_ctrl19 (
    .I0(rhs_array_muxed32[11]),
    .I1(basesoc_sram_we[3]),
    .I2(rhs_array_muxed32[10]),
    .I3(basesoc_grant_1671),
    .I4(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [11]),
    .I5(\VexRiscv/_zz_138_ [11]),
    .O(write_ctrl19_3463)
  );
  LUT6 #(
    .INIT ( 64'h2020002020000000 ))
  write_ctrl20 (
    .I0(basesoc_sram_we[0]),
    .I1(rhs_array_muxed32[10]),
    .I2(rhs_array_muxed32[11]),
    .I3(basesoc_grant_1671),
    .I4(\VexRiscv/_zz_138_ [11]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [11]),
    .O(write_ctrl20_3464)
  );
  LUT6 #(
    .INIT ( 64'h2020002020000000 ))
  write_ctrl21 (
    .I0(basesoc_sram_we[1]),
    .I1(rhs_array_muxed32[10]),
    .I2(rhs_array_muxed32[11]),
    .I3(basesoc_grant_1671),
    .I4(\VexRiscv/_zz_138_ [11]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [11]),
    .O(write_ctrl21_3465)
  );
  LUT6 #(
    .INIT ( 64'h2020002020000000 ))
  write_ctrl22 (
    .I0(basesoc_sram_we[2]),
    .I1(rhs_array_muxed32[10]),
    .I2(rhs_array_muxed32[11]),
    .I3(basesoc_grant_1671),
    .I4(\VexRiscv/_zz_138_ [11]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [11]),
    .O(write_ctrl22_3466)
  );
  LUT6 #(
    .INIT ( 64'h2020002020000000 ))
  write_ctrl23 (
    .I0(basesoc_sram_we[3]),
    .I1(rhs_array_muxed32[10]),
    .I2(rhs_array_muxed32[11]),
    .I3(basesoc_grant_1671),
    .I4(\VexRiscv/_zz_138_ [11]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [11]),
    .O(write_ctrl23_3467)
  );
  LUT6 #(
    .INIT ( 64'h2020002020000000 ))
  write_ctrl24 (
    .I0(basesoc_sram_we[0]),
    .I1(rhs_array_muxed32[9]),
    .I2(rhs_array_muxed32[11]),
    .I3(basesoc_grant_1671),
    .I4(\VexRiscv/_zz_138_ [12]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [12]),
    .O(write_ctrl24_3468)
  );
  LUT6 #(
    .INIT ( 64'h2020002020000000 ))
  write_ctrl25 (
    .I0(basesoc_sram_we[1]),
    .I1(rhs_array_muxed32[9]),
    .I2(rhs_array_muxed32[11]),
    .I3(basesoc_grant_1671),
    .I4(\VexRiscv/_zz_138_ [12]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [12]),
    .O(write_ctrl25_3469)
  );
  LUT6 #(
    .INIT ( 64'h2020002020000000 ))
  write_ctrl26 (
    .I0(basesoc_sram_we[2]),
    .I1(rhs_array_muxed32[9]),
    .I2(rhs_array_muxed32[11]),
    .I3(basesoc_grant_1671),
    .I4(\VexRiscv/_zz_138_ [12]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [12]),
    .O(write_ctrl26_3470)
  );
  LUT6 #(
    .INIT ( 64'h2020002020000000 ))
  write_ctrl27 (
    .I0(basesoc_sram_we[3]),
    .I1(rhs_array_muxed32[9]),
    .I2(rhs_array_muxed32[11]),
    .I3(basesoc_grant_1671),
    .I4(\VexRiscv/_zz_138_ [12]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [12]),
    .O(write_ctrl27_3471)
  );
  LUT6 #(
    .INIT ( 64'h8080008080000000 ))
  write_ctrl28 (
    .I0(rhs_array_muxed32[10]),
    .I1(rhs_array_muxed32[11]),
    .I2(basesoc_sram_we[0]),
    .I3(basesoc_grant_1671),
    .I4(\VexRiscv/_zz_138_ [11]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [11]),
    .O(write_ctrl28_3472)
  );
  LUT6 #(
    .INIT ( 64'h8080008080000000 ))
  write_ctrl29 (
    .I0(rhs_array_muxed32[10]),
    .I1(rhs_array_muxed32[11]),
    .I2(basesoc_sram_we[1]),
    .I3(basesoc_grant_1671),
    .I4(\VexRiscv/_zz_138_ [11]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [11]),
    .O(write_ctrl29_3473)
  );
  LUT6 #(
    .INIT ( 64'h8080008080000000 ))
  write_ctrl30 (
    .I0(rhs_array_muxed32[10]),
    .I1(rhs_array_muxed32[11]),
    .I2(basesoc_sram_we[2]),
    .I3(basesoc_grant_1671),
    .I4(\VexRiscv/_zz_138_ [11]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [11]),
    .O(write_ctrl30_3474)
  );
  LUT6 #(
    .INIT ( 64'h8080008080000000 ))
  write_ctrl31 (
    .I0(rhs_array_muxed32[10]),
    .I1(rhs_array_muxed32[11]),
    .I2(basesoc_sram_we[3]),
    .I3(basesoc_grant_1671),
    .I4(\VexRiscv/_zz_138_ [11]),
    .I5(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [11]),
    .O(write_ctrl31_3475)
  );
  LUT6 #(
    .INIT ( 64'h7F7F7F7F40404000 ))
  \VexRiscv/Mmux_CsrPlugin_exception11  (
    .I0(\VexRiscv/dataCache_1__io_cpu_redo ),
    .I1(\VexRiscv/writeBack_arbitration_isValid_6597 ),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_6989 ),
    .I3(\VexRiscv/dataCache_1__io_cpu_writeBack_accessError ),
    .I4(\VexRiscv/dataCache_1__io_cpu_writeBack_unalignedAccess ),
    .I5(\VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack_7413 ),
    .O(\VexRiscv/CsrPlugin_exception )
  );
  LUT5 #(
    .INIT ( 32'h28888888 ))
  \VexRiscv/Mmux_memory_DivPlugin_div_counter_valueNext41  (
    .I0(\VexRiscv/memory_arbitration_isStuck ),
    .I1(\VexRiscv/memory_DivPlugin_div_counter_value [3]),
    .I2(\VexRiscv/memory_DivPlugin_div_counter_value [1]),
    .I3(\VexRiscv/memory_DivPlugin_div_counter_value [2]),
    .I4(\VexRiscv/Madd_memory_DivPlugin_div_counter_value[5]__zz_349_[5]_add_695_OUT_cy<0> ),
    .O(\VexRiscv/memory_DivPlugin_div_counter_valueNext [3])
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFAA8AAAAA ))
  basesoc_sdram_cmd_valid1 (
    .I0(\refresher_state_FSM_FFd1-In ),
    .I1(basesoc_sdram_generator_counter[2]),
    .I2(basesoc_sdram_generator_counter[3]),
    .I3(basesoc_sdram_generator_counter[0]),
    .I4(basesoc_sdram_generator_counter[1]),
    .I5(\refresher_state_FSM_FFd2-In ),
    .O(N5381)
  );
  LUT4 #(
    .INIT ( 16'hAEAA ))
  \VexRiscv/memory_arbitration_isStuck1  (
    .I0(\VexRiscv/dataCache_1__io_cpu_writeBack_haltIt ),
    .I1(\VexRiscv/memory_arbitration_isValid_6598 ),
    .I2(\VexRiscv/memory_DivPlugin_div_done_7406 ),
    .I3(\VexRiscv/execute_to_memory_IS_DIV_6783 ),
    .O(\VexRiscv/memory_arbitration_isStuck )
  );
  LUT6 #(
    .INIT ( 64'hAAAAAAAA02AAAAAA ))
  \VexRiscv/_n53731  (
    .I0(\VexRiscv/BranchPlugin_branchExceptionPort_valid ),
    .I1(\VexRiscv/dataCache_1__io_cpu_writeBack_unalignedAccess ),
    .I2(\VexRiscv/dataCache_1__io_cpu_writeBack_accessError ),
    .I3(\VexRiscv/writeBack_arbitration_isValid_6597 ),
    .I4(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_6989 ),
    .I5(\VexRiscv/dataCache_1__io_cpu_redo ),
    .O(\VexRiscv/_n5373 )
  );
  LUT5 #(
    .INIT ( 32'hF708807F ))
  \VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut<11>  (
    .I0(\VexRiscv/decode_to_execute_BRANCH_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_BRANCH_CTRL [0]),
    .I2(\VexRiscv/decode_to_execute_RS1 [11]),
    .I3(N3481),
    .I4(\VexRiscv/decode_to_execute_PC [11]),
    .O(\VexRiscv/Madd_execute_BranchPlugin_branchAdder_lut [11])
  );
  LUT6 #(
    .INIT ( 64'h4000404040404040 ))
  \VexRiscv/dataCache_1_/_zz_5_1  (
    .I0(\VexRiscv/dataCache_1__io_cpu_writeBack_haltIt ),
    .I1(\VexRiscv/decode_to_execute_MEMORY_ENABLE_6991 ),
    .I2(\VexRiscv/execute_arbitration_isValid_6599 ),
    .I3(\VexRiscv/memory_DivPlugin_div_done_7406 ),
    .I4(\VexRiscv/memory_arbitration_isValid_6598 ),
    .I5(\VexRiscv/execute_to_memory_IS_DIV_6783 ),
    .O(\VexRiscv/dataCache_1_/_zz_5_ )
  );
  LUT5 #(
    .INIT ( 32'h6AAA4888 ))
  \VexRiscv/Mmux_memory_DivPlugin_div_counter_valueNext31  (
    .I0(\VexRiscv/memory_DivPlugin_div_counter_value [2]),
    .I1(\VexRiscv/memory_arbitration_haltItself ),
    .I2(\VexRiscv/memory_DivPlugin_div_counter_value [1]),
    .I3(\VexRiscv/memory_DivPlugin_div_counter_value [0]),
    .I4(\VexRiscv/dataCache_1__io_cpu_writeBack_haltIt ),
    .O(\VexRiscv/memory_DivPlugin_div_counter_valueNext [2])
  );
  LUT5 #(
    .INIT ( 32'hAAA8AAAA ))
  serial_tx_glue_rst (
    .I0(serial_tx_glue_ce_8998),
    .I1(sys_rst),
    .I2(basesoc_uart_phy_tx_busy_1641),
    .I3(basesoc_uart_phy_sink_ready_648),
    .I4(basesoc_uart_tx_fifo_readable_1645),
    .O(serial_tx_glue_rst_8999)
  );
  LUT5 #(
    .INIT ( 32'hF7FF8088 ))
  \VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_4_rstpot_SW0  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_6597 ),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_6989 ),
    .I2(N3321),
    .I3(\VexRiscv/dataCache_1_/Mmux_GND_17_o_stageB_mmuRsp_physicalAddress[2]_MUX_1373_o11 ),
    .I4(\VexRiscv/dataCache_1_/stageB_flusher_valid_7967 ),
    .O(N4691)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFF22022222 ))
  \VexRiscv/dataCache_1_/Mmux_tagsWriteCmd_valid11  (
    .I0(\VexRiscv/dataCache_1_/stageB_flusher_valid_7967 ),
    .I1(\VexRiscv/dataCache_1__io_cpu_writeBack_unalignedAccess ),
    .I2(\VexRiscv/dataCache_1_/stageB_tagsReadRsp_0_error_8010 ),
    .I3(\VexRiscv/dataCache_1_/stageB_mmuRsp_isIoAccess_8013 ),
    .I4(\VexRiscv/dataCache_1_/stageB_waysHits_0_7977 ),
    .I5(\VexRiscv/dataCache_1_/loader_counter_willOverflow ),
    .O(\VexRiscv/dataCache_1_/_zz_2_ )
  );
  LUT6 #(
    .INIT ( 64'h6969696969696978 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_0_rstpot_F (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1234),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .O(N1116)
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/Mmux__zz_89_113_SW0  (
    .I0(\VexRiscv/writeBack_MulPlugin_result [32]),
    .I1(\VexRiscv/memory_to_writeBack_INSTRUCTION[12] ),
    .I2(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I3(\VexRiscv/memory_to_writeBack_MUL_LOW [0]),
    .O(N1134)
  );
  LUT6 #(
    .INIT ( 64'hFFDF7757A8882000 ))
  \VexRiscv/Mmux__zz_89_113  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_6597 ),
    .I1(\VexRiscv/memory_to_writeBack_IS_MUL_7123 ),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_6989 ),
    .I3(\VexRiscv/Mmux__zz_89_11_8886 ),
    .I4(N1134),
    .I5(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [0]),
    .O(\VexRiscv/_zz_89_ [0])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/Mmux__zz_89_124_SW0  (
    .I0(\VexRiscv/writeBack_MulPlugin_result [33]),
    .I1(\VexRiscv/memory_to_writeBack_INSTRUCTION[12] ),
    .I2(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I3(\VexRiscv/memory_to_writeBack_MUL_LOW [1]),
    .O(N1136)
  );
  LUT6 #(
    .INIT ( 64'hFFDF7757A8882000 ))
  \VexRiscv/Mmux__zz_89_124  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_6597 ),
    .I1(\VexRiscv/memory_to_writeBack_IS_MUL_7123 ),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_6989 ),
    .I3(\VexRiscv/Mmux__zz_89_122_8888 ),
    .I4(N1136),
    .I5(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [1]),
    .O(\VexRiscv/_zz_89_ [1])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/Mmux__zz_89_234_SW0  (
    .I0(\VexRiscv/writeBack_MulPlugin_result [34]),
    .I1(\VexRiscv/memory_to_writeBack_INSTRUCTION[12] ),
    .I2(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I3(\VexRiscv/memory_to_writeBack_MUL_LOW [2]),
    .O(N1138)
  );
  LUT6 #(
    .INIT ( 64'hFFDF7757A8882000 ))
  \VexRiscv/Mmux__zz_89_234  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_6597 ),
    .I1(\VexRiscv/memory_to_writeBack_IS_MUL_7123 ),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_6989 ),
    .I3(\VexRiscv/Mmux__zz_89_231_8816 ),
    .I4(N1138),
    .I5(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [2]),
    .O(\VexRiscv/_zz_89_ [2])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/Mmux__zz_89_264_SW0  (
    .I0(\VexRiscv/writeBack_MulPlugin_result [35]),
    .I1(\VexRiscv/memory_to_writeBack_INSTRUCTION[12] ),
    .I2(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I3(\VexRiscv/memory_to_writeBack_MUL_LOW [3]),
    .O(N1140)
  );
  LUT6 #(
    .INIT ( 64'hFFDF7757A8882000 ))
  \VexRiscv/Mmux__zz_89_264  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_6597 ),
    .I1(\VexRiscv/memory_to_writeBack_IS_MUL_7123 ),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_6989 ),
    .I3(\VexRiscv/Mmux__zz_89_261_8838 ),
    .I4(N1140),
    .I5(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [3]),
    .O(\VexRiscv/_zz_89_ [3])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/Mmux__zz_89_274_SW0  (
    .I0(\VexRiscv/writeBack_MulPlugin_result [36]),
    .I1(\VexRiscv/memory_to_writeBack_INSTRUCTION[12] ),
    .I2(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I3(\VexRiscv/memory_to_writeBack_MUL_LOW [4]),
    .O(N1142)
  );
  LUT6 #(
    .INIT ( 64'hFFDF7757A8882000 ))
  \VexRiscv/Mmux__zz_89_274  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_6597 ),
    .I1(\VexRiscv/memory_to_writeBack_IS_MUL_7123 ),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_6989 ),
    .I3(\VexRiscv/Mmux__zz_89_271_8852 ),
    .I4(N1142),
    .I5(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [4]),
    .O(\VexRiscv/_zz_89_ [4])
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/Mmux__zz_89_284_SW0  (
    .I0(\VexRiscv/writeBack_MulPlugin_result [37]),
    .I1(\VexRiscv/memory_to_writeBack_INSTRUCTION[12] ),
    .I2(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I3(\VexRiscv/memory_to_writeBack_MUL_LOW [5]),
    .O(N1144)
  );
  LUT6 #(
    .INIT ( 64'hFFDF7757A8882000 ))
  \VexRiscv/Mmux__zz_89_284  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_6597 ),
    .I1(\VexRiscv/memory_to_writeBack_IS_MUL_7123 ),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_6989 ),
    .I3(\VexRiscv/Mmux__zz_89_281_8802 ),
    .I4(N1144),
    .I5(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [5]),
    .O(\VexRiscv/_zz_89_ [5])
  );
  LUT6 #(
    .INIT ( 64'hFFFFEA0000000000 ))
  \VexRiscv/dataCache_1_/stage0_colisions7_SW0  (
    .I0(\VexRiscv/dataCache_1_/stageB_mask [1]),
    .I1(\VexRiscv/_zz_220__7409 ),
    .I2(\VexRiscv/dataCache_1_/loader_valid_7944 ),
    .I3(\VexRiscv/dataCache_1_/Sh1_7880 ),
    .I4(\VexRiscv/dataCache_1_/stage0_colisions1_8904 ),
    .I5(\VexRiscv/dataCache_1_/stage0_colisions6_8908 ),
    .O(N1146)
  );
  LUT6 #(
    .INIT ( 64'h9000009000000000 ))
  \VexRiscv/dataCache_1_/stage0_colisions7  (
    .I0(\VexRiscv/execute_SrcPlugin_addSub[11] ),
    .I1(\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [11]),
    .I2(\VexRiscv/dataCache_1_/stage0_colisions2_8905 ),
    .I3(\VexRiscv/execute_SrcPlugin_addSub[4] ),
    .I4(\VexRiscv/dataCache_1_/dataWriteCmd_payload_address [2]),
    .I5(N1146),
    .O(\VexRiscv/dataCache_1_/stage0_colisions )
  );
  LUT5 #(
    .INIT ( 32'hACAFACA0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT2212_SW0  (
    .I0(basesoc_sdram_phaseinjector1_status[9]),
    .I1(basesoc_sdram_phaseinjector1_status[1]),
    .I2(_n6867),
    .I3(_n6870),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT2210_8282 ),
    .O(N1148)
  );
  LUT6 #(
    .INIT ( 64'hFF8C0000FF800000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT2212  (
    .I0(basesoc_sdram_phaseinjector1_status[17]),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT182 ),
    .I2(_n6864),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT221_8275 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT302 ),
    .I5(N1148),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT2211_8283 )
  );
  LUT5 #(
    .INIT ( 32'hACAFACA0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT1112_SW0  (
    .I0(basesoc_sdram_phaseinjector1_status[8]),
    .I1(basesoc_sdram_phaseinjector1_status[0]),
    .I2(_n6867),
    .I3(_n6870),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT1110_8302 ),
    .O(N1150)
  );
  LUT6 #(
    .INIT ( 64'hFF8C0000FF800000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT1112  (
    .I0(basesoc_sdram_phaseinjector1_status[16]),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT182 ),
    .I2(_n6864),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT111_8295 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT302 ),
    .I5(N1150),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT1111_8303 )
  );
  LUT5 #(
    .INIT ( 32'hACAFACA0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT4214_SW0  (
    .I0(basesoc_sdram_phaseinjector1_status[11]),
    .I1(basesoc_sdram_phaseinjector1_status[3]),
    .I2(_n6867),
    .I3(_n6870),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT4212_8258 ),
    .O(N1152)
  );
  LUT6 #(
    .INIT ( 64'hFF8C0000FF800000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT4214  (
    .I0(basesoc_sdram_phaseinjector1_status[19]),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT182 ),
    .I2(_n6864),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT423_8251 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT302 ),
    .I5(N1152),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT4213_8259 )
  );
  LUT5 #(
    .INIT ( 32'hACAFACA0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT3214_SW0  (
    .I0(basesoc_sdram_phaseinjector1_status[10]),
    .I1(basesoc_sdram_phaseinjector1_status[2]),
    .I2(_n6867),
    .I3(_n6870),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT3212_8271 ),
    .O(N1154)
  );
  LUT6 #(
    .INIT ( 64'hFF8C0000FF800000 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT3214  (
    .I0(basesoc_sdram_phaseinjector1_status[18]),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT182 ),
    .I2(_n6864),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT323_8264 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT302 ),
    .I5(N1154),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT3213_8272 )
  );
  LUT4 #(
    .INIT ( 16'hABA8 ))
  \VexRiscv/Mmux__zz_89_30_SW1  (
    .I0(\VexRiscv/writeBack_MulPlugin_result [39]),
    .I1(\VexRiscv/memory_to_writeBack_INSTRUCTION[12] ),
    .I2(\VexRiscv/memory_to_writeBack_INSTRUCTION[13] ),
    .I3(\VexRiscv/memory_to_writeBack_MUL_LOW [7]),
    .O(N1156)
  );
  LUT6 #(
    .INIT ( 64'hFFDF7757A8882000 ))
  \VexRiscv/Mmux__zz_89_30  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_6597 ),
    .I1(\VexRiscv/memory_to_writeBack_IS_MUL_7123 ),
    .I2(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_6989 ),
    .I3(\VexRiscv/writeBack_DBusCachedPlugin_rspFormated [7]),
    .I4(N1156),
    .I5(\VexRiscv/memory_to_writeBack_REGFILE_WRITE_DATA [7]),
    .O(\VexRiscv/_zz_89_ [7])
  );
  LUT6 #(
    .INIT ( 64'hAFAFAFACAFAFA0A0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT2211_SW0  (
    .I0(basesoc_sdram_phaseinjector0_wrdata_storage_full_17_1737),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT229_8281 ),
    .I2(_n6813),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT225_8277 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT224 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT152 ),
    .O(N1158)
  );
  LUT5 #(
    .INIT ( 32'hACAFACA0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT2211  (
    .I0(basesoc_sdram_phaseinjector1_address_storage_full[1]),
    .I1(basesoc_sdram_phaseinjector0_wrdata_storage_full_25_1729),
    .I2(_n6843),
    .I3(_n6810),
    .I4(N1158),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT2210_8282 )
  );
  LUT6 #(
    .INIT ( 64'hAFAFAFACAFAFA0A0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT1111_SW0  (
    .I0(basesoc_sdram_phaseinjector0_wrdata_storage_full_16_1738),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT119_8301 ),
    .I2(_n6813),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT115_8297 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT114 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT152 ),
    .O(N1160)
  );
  LUT5 #(
    .INIT ( 32'hACAFACA0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT1111  (
    .I0(basesoc_sdram_phaseinjector1_address_storage_full[0]),
    .I1(basesoc_sdram_phaseinjector0_wrdata_storage_full_24_1730),
    .I2(_n6843),
    .I3(_n6810),
    .I4(N1160),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT1110_8302 )
  );
  LUT6 #(
    .INIT ( 64'hAFAFAFACAFAFA0A0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT4213_SW0  (
    .I0(basesoc_sdram_phaseinjector0_wrdata_storage_full_19_1735),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT4211_8257 ),
    .I2(_n6813),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT427_8253 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT426 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT152 ),
    .O(N1162)
  );
  LUT5 #(
    .INIT ( 32'hACAFACA0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT4213  (
    .I0(basesoc_sdram_phaseinjector1_address_storage_full[3]),
    .I1(basesoc_sdram_phaseinjector0_wrdata_storage_full_27_1727),
    .I2(_n6843),
    .I3(_n6810),
    .I4(N1162),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT4212_8258 )
  );
  LUT6 #(
    .INIT ( 64'hAFAFAFACAFAFA0A0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT3213_SW0  (
    .I0(basesoc_sdram_phaseinjector0_wrdata_storage_full_18_1736),
    .I1(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT3211_8270 ),
    .I2(_n6813),
    .I3(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT327_8266 ),
    .I4(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT326 ),
    .I5(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT152 ),
    .O(N1164)
  );
  LUT5 #(
    .INIT ( 32'hACAFACA0 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT3213  (
    .I0(basesoc_sdram_phaseinjector1_address_storage_full[2]),
    .I1(basesoc_sdram_phaseinjector0_wrdata_storage_full_26_1728),
    .I2(_n6843),
    .I3(_n6810),
    .I4(N1164),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT3212_8271 )
  );
  LUT5 #(
    .INIT ( 32'h6AAAAAA9 ))
  \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we),
    .O(\Result<3>12 )
  );
  LUT5 #(
    .INIT ( 32'h6AAAAAA9 ))
  \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .O(\Result<3>11 )
  );
  LUT5 #(
    .INIT ( 32'h6AAAAAA9 ))
  \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .O(\Result<3>10 )
  );
  LUT6 #(
    .INIT ( 64'h0111101000101010 ))
  \VexRiscv/CsrPlugin_mip_MSIP_rstpot  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [20]),
    .I1(N1118),
    .I2(\VexRiscv/_zz_162_ [3]),
    .I3(\VexRiscv/decode_to_execute_INSTRUCTION [12]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [13]),
    .I5(\VexRiscv/_n8821 ),
    .O(\VexRiscv/CsrPlugin_mip_MSIP_rstpot_9183 )
  );
  LUT5 #(
    .INIT ( 32'h44044000 ))
  \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_xor<3>11_SW0  (
    .I0(basesoc_sdram_bankmachine2_req_lock),
    .I1(basesoc_port_cmd_ready4_4572),
    .I2(basesoc_grant_1671),
    .I3(\VexRiscv/_zz_138_ [11]),
    .I4(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [11]),
    .O(N1166)
  );
  LUT6 #(
    .INIT ( 64'h7E80807F00FEFE01 ))
  \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_xor<3>11  (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I4(N1166),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we),
    .O(\Result<3>13 )
  );
  LUT6 #(
    .INIT ( 64'h2020002020000000 ))
  \VexRiscv/_zz_322_<32>1  (
    .I0(\VexRiscv/decode_to_execute_SHIFT_CTRL [1]),
    .I1(\VexRiscv/decode_to_execute_SRC1_CTRL [1]),
    .I2(\VexRiscv/decode_to_execute_SHIFT_CTRL [0]),
    .I3(\VexRiscv/decode_to_execute_SRC1_CTRL [0]),
    .I4(\VexRiscv/decode_to_execute_INSTRUCTION [31]),
    .I5(\VexRiscv/decode_to_execute_RS1 [31]),
    .O(\VexRiscv/Sh32 )
  );
  LUT4 #(
    .INIT ( 16'hAEAA ))
  \VexRiscv/dataCache_1_/_zz_13_1  (
    .I0(\VexRiscv/dataCache_1__io_cpu_writeBack_unalignedAccess ),
    .I1(\VexRiscv/dataCache_1_/stageB_waysHits_0_7977 ),
    .I2(\VexRiscv/dataCache_1_/stageB_mmuRsp_isIoAccess_8013 ),
    .I3(\VexRiscv/dataCache_1_/stageB_tagsReadRsp_0_error_8010 ),
    .O(\VexRiscv/dataCache_1_/_zz_13_ )
  );
  LUT6 #(
    .INIT ( 64'h0000000400000000 ))
  basesoc_uart_tx_fifo_wrport_we1 (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_csrbankarray_csrbank6_sel),
    .I2(\basesoc_interface_adr[0] ),
    .I3(\basesoc_interface_adr[2] ),
    .I4(basesoc_uart_tx_trigger),
    .I5(basesoc_interface_we_966),
    .O(basesoc_uart_tx_fifo_wrport_we)
  );
  LUT4 #(
    .INIT ( 16'h4555 ))
  \VexRiscv/memory_arbitration_isStuck_inv1  (
    .I0(\VexRiscv/dataCache_1__io_cpu_writeBack_haltIt ),
    .I1(\VexRiscv/memory_DivPlugin_div_done_7406 ),
    .I2(\VexRiscv/execute_to_memory_IS_DIV_6783 ),
    .I3(\VexRiscv/memory_arbitration_isValid_6598 ),
    .O(\VexRiscv/dataCache_1_/io_cpu_memory_isStuck_inv )
  );
  LUT6 #(
    .INIT ( 64'hFFAA2AAA2AAA2AAA ))
  \VexRiscv/CsrPlugin_interrupt_code_3_rstpot  (
    .I0(\VexRiscv/CsrPlugin_interrupt_code [3]),
    .I1(\VexRiscv/CsrPlugin_mie_MSIE_6632 ),
    .I2(\VexRiscv/CsrPlugin_mip_MSIP_7408 ),
    .I3(\VexRiscv/CsrPlugin_mstatus_MIE_6636 ),
    .I4(\VexRiscv/CsrPlugin_mie_MEIE_6634 ),
    .I5(\VexRiscv/CsrPlugin_mip_MEIP_7450 ),
    .O(\VexRiscv/CsrPlugin_interrupt_code_3_rstpot_9185 )
  );
  LUT5 #(
    .INIT ( 32'hAAA8FFFF ))
  \VexRiscv/writeBack_arbitration_isValid_rstpot_SW0  (
    .I0(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_6989 ),
    .I1(\VexRiscv/dataCache_1__io_cpu_writeBack_unalignedAccess ),
    .I2(\VexRiscv/dataCache_1__io_cpu_redo ),
    .I3(\VexRiscv/dataCache_1__io_cpu_writeBack_accessError ),
    .I4(\VexRiscv/writeBack_arbitration_isValid_6597 ),
    .O(N1120)
  );
  LUT5 #(
    .INIT ( 32'hB8A8A8A8 ))
  \VexRiscv/memory_DivPlugin_div_done_rstpot  (
    .I0(\VexRiscv/dataCache_1__io_cpu_writeBack_haltIt ),
    .I1(\VexRiscv/memory_DivPlugin_div_done_7406 ),
    .I2(\VexRiscv/memory_DivPlugin_div_counter_value[5]_PWR_23_o_equal_836_o ),
    .I3(\VexRiscv/memory_arbitration_isValid_6598 ),
    .I4(\VexRiscv/execute_to_memory_IS_DIV_6783 ),
    .O(\VexRiscv/memory_DivPlugin_div_done_rstpot_9187 )
  );
  LUT6 #(
    .INIT ( 64'h000200020002888A ))
  \basesoc_slave_sel<2><28>1  (
    .I0(rhs_array_muxed32[27]),
    .I1(basesoc_grant_1671),
    .I2(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [30]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [28]),
    .I4(\VexRiscv/_zz_138_ [30]),
    .I5(\VexRiscv/_zz_138_ [28]),
    .O(basesoc_slave_sel[2])
  );
  LUT5 #(
    .INIT ( 32'h55555556 ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_0_dpot (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_0_dpot_9196)
  );
  LUT6 #(
    .INIT ( 64'h666666666666666A ))
  basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_1_dpot (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[1]),
    .I1(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[0]),
    .I2(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[2]),
    .I3(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[0]),
    .I4(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[1]),
    .I5(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_1_dpot_9197)
  );
  LUT5 #(
    .INIT ( 32'h55555556 ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_0_dpot (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_0_dpot_9199)
  );
  LUT6 #(
    .INIT ( 64'h666666666666666A ))
  basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_1_dpot (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[1]),
    .I1(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[0]),
    .I2(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[1]),
    .I3(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[2]),
    .I4(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .I5(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_1_dpot_9200)
  );
  LUT5 #(
    .INIT ( 32'h55555556 ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_0_dpot (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_0_dpot_9202)
  );
  LUT6 #(
    .INIT ( 64'h666666666666666A ))
  basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_1_dpot (
    .I0(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[1]),
    .I1(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[0]),
    .I2(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[2]),
    .I3(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[1]),
    .I4(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[0]),
    .I5(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]),
    .O(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_1_dpot_9203)
  );
  LUT5 #(
    .INIT ( 32'h55555556 ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_0_dpot (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_0_dpot_9205)
  );
  LUT6 #(
    .INIT ( 64'h666666666666666A ))
  basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_1_dpot (
    .I0(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[1]),
    .I1(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[0]),
    .I2(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[2]),
    .I3(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[1]),
    .I4(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[0]),
    .I5(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]),
    .O(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_1_dpot_9206)
  );
  LUT6 #(
    .INIT ( 64'h8088808080008080 ))
  \VexRiscv/Mmux__zz_89_63_SW0  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_6597 ),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_6989 ),
    .I2(\VexRiscv/dataCache_1__io_cpu_writeBack_data [14]),
    .I3(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [0]),
    .I4(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [1]),
    .I5(\VexRiscv/dataCache_1__io_cpu_writeBack_data [30]),
    .O(N1091)
  );
  LUT6 #(
    .INIT ( 64'h8088808080008080 ))
  \VexRiscv/Mmux__zz_89_53_SW0  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_6597 ),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_6989 ),
    .I2(\VexRiscv/dataCache_1__io_cpu_writeBack_data [13]),
    .I3(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [0]),
    .I4(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [1]),
    .I5(\VexRiscv/dataCache_1__io_cpu_writeBack_data [29]),
    .O(N1093)
  );
  LUT6 #(
    .INIT ( 64'h8088808080008080 ))
  \VexRiscv/Mmux__zz_89_43_SW0  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_6597 ),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_6989 ),
    .I2(\VexRiscv/dataCache_1__io_cpu_writeBack_data [12]),
    .I3(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [0]),
    .I4(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [1]),
    .I5(\VexRiscv/dataCache_1__io_cpu_writeBack_data [28]),
    .O(N1095)
  );
  LUT6 #(
    .INIT ( 64'h8088808080008080 ))
  \VexRiscv/Mmux__zz_89_33_SW0  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_6597 ),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_6989 ),
    .I2(\VexRiscv/dataCache_1__io_cpu_writeBack_data [11]),
    .I3(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [0]),
    .I4(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [1]),
    .I5(\VexRiscv/dataCache_1__io_cpu_writeBack_data [27]),
    .O(N1097)
  );
  LUT6 #(
    .INIT ( 64'h8088808080008080 ))
  \VexRiscv/Mmux__zz_89_212_SW0  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_6597 ),
    .I1(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_6989 ),
    .I2(\VexRiscv/dataCache_1__io_cpu_writeBack_data [10]),
    .I3(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [0]),
    .I4(\VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW [1]),
    .I5(\VexRiscv/dataCache_1__io_cpu_writeBack_data [26]),
    .O(N1099)
  );
  LUT6 #(
    .INIT ( 64'h6AAAAAA8AAAAAAA9 ))
  \Mcount_basesoc_uart_rx_fifo_level0_xor<4>11  (
    .I0(basesoc_uart_rx_fifo_level0[4]),
    .I1(basesoc_uart_rx_fifo_level0[0]),
    .I2(basesoc_uart_rx_fifo_level0[3]),
    .I3(basesoc_uart_rx_fifo_level0[1]),
    .I4(basesoc_uart_rx_fifo_level0[2]),
    .I5(basesoc_uart_phy_source_valid_682),
    .O(\Result<4>3 )
  );
  LUT6 #(
    .INIT ( 64'h6AAAAAAD6AAAAAA9 ))
  \Mcount_basesoc_uart_rx_fifo_level0_xor<3>11  (
    .I0(basesoc_uart_rx_fifo_level0[3]),
    .I1(basesoc_uart_phy_source_valid_682),
    .I2(basesoc_uart_rx_fifo_level0[1]),
    .I3(basesoc_uart_rx_fifo_level0[2]),
    .I4(basesoc_uart_rx_fifo_level0[0]),
    .I5(basesoc_uart_rx_fifo_level0[4]),
    .O(\Result<3>7 )
  );
  LUT6 #(
    .INIT ( 64'h0000010000001100 ))
  \VexRiscv/_n53782_1  (
    .I0(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .I1(\VexRiscv/CsrPlugin_jumpInterface_valid ),
    .I2(\VexRiscv/IBusCachedPlugin_decodePrediction_cmd_hadBranch ),
    .I3(\VexRiscv/_n53781 ),
    .I4(\VexRiscv/BranchPlugin_jumpInterface_valid ),
    .I5(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_valid1 ),
    .O(\VexRiscv/_n53782_9593 )
  );
  LUT6 #(
    .INIT ( 64'h0000000000E200EE ))
  \VexRiscv/dataCache_1_/Mmux_io_cpu_writeBack_haltIt1_1  (
    .I0(\VexRiscv/dataCache_1_/stageB_flusher_valid_7967 ),
    .I1(\VexRiscv/_zz_260_11 ),
    .I2(N3321),
    .I3(\VexRiscv/dataCache_1__io_cpu_writeBack_accessError ),
    .I4(\VexRiscv/dataCache_1_/Mmux_GND_17_o_stageB_mmuRsp_physicalAddress[2]_MUX_1373_o11 ),
    .I5(\VexRiscv/dataCache_1__io_cpu_writeBack_unalignedAccess ),
    .O(\VexRiscv/dataCache_1_/Mmux_io_cpu_writeBack_haltIt1_9594 )
  );
  FD   \VexRiscv/dataCache_1_/stageB_mmuRsp_isIoAccess_1  (
    .C(sys_clk),
    .D(\VexRiscv/dataCache_1_/stageB_mmuRsp_isIoAccess_rstpot_9186 ),
    .Q(\VexRiscv/dataCache_1_/stageB_mmuRsp_isIoAccess_1_9595 )
  );
  LUT6 #(
    .INIT ( 64'h000000000000004F ))
  \VexRiscv/IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready1_1  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_error_7616 ),
    .I1(\VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_7855 ),
    .I2(\VexRiscv/_zz_116__6642 ),
    .I3(\VexRiscv/decode_arbitration_isStuck9_8510 ),
    .I4(\VexRiscv/decode_arbitration_isStuck8_8509 ),
    .I5(\VexRiscv/execute_arbitration_isStuck_4674 ),
    .O(\VexRiscv/IBusCachedPlugin_iBusRsp_cacheRspArbitration_input_ready1_9596 )
  );
  LUT5 #(
    .INIT ( 32'h01000000 ))
  \VexRiscv/_zz_102_<4>1_1  (
    .I0(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .I1(\VexRiscv/BranchPlugin_jumpInterface_valid ),
    .I2(\VexRiscv/Msub__zz_278__cy [1]),
    .I3(\VexRiscv/IBusCachedPlugin_decodePrediction_cmd_hadBranch ),
    .I4(\VexRiscv/IBusCachedPlugin_predictionJumpInterface_valid1 ),
    .O(\VexRiscv/_zz_102_<4>1_9597 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_1_1 (
    .C(sys_clk),
    .D(rhs_array_muxed32[1]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_1_1_9598)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \VexRiscv/_zz_260_1_1  (
    .I0(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_1_9624 ),
    .I1(\VexRiscv/writeBack_arbitration_isValid_1_9626 ),
    .O(\VexRiscv/_zz_260_1_9599 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_2_1 (
    .C(sys_clk),
    .D(rhs_array_muxed32[2]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_2_1_9600)
  );
  LUT6 #(
    .INIT ( 64'h30F030F030F0BAFA ))
  \VexRiscv/_zz_105_1_1  (
    .I0(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .I1(\VexRiscv/_zz_260_ ),
    .I2(\VexRiscv/CsrPlugin_jumpInterface_valid ),
    .I3(\VexRiscv/dataCache_1__io_cpu_redo ),
    .I4(\VexRiscv/Msub__zz_278__cy [1]),
    .I5(\VexRiscv/BranchPlugin_jumpInterface_valid ),
    .O(\VexRiscv/_zz_105_1_9601 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_0_1 (
    .C(sys_clk),
    .D(rhs_array_muxed32[0]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_0_1_9602)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_3_1 (
    .C(sys_clk),
    .D(rhs_array_muxed32[3]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_3_1_9603)
  );
  FDR   \VexRiscv/_zz_129__1  (
    .C(sys_clk),
    .D(\VexRiscv/_zz_129__rstpot_9176 ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/_zz_129__1_9604 )
  );
  FDR   \VexRiscv/_zz_220__1  (
    .C(sys_clk),
    .D(\VexRiscv/zz_215__dBusWishbone_ACK_AND_1375_o ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/_zz_220__1_9605 )
  );
  FD   \VexRiscv/dataCache_1_/stageB_mmuRsp_isIoAccess_2  (
    .C(sys_clk),
    .D(\VexRiscv/dataCache_1_/stageB_mmuRsp_isIoAccess_rstpot_9186 ),
    .Q(\VexRiscv/dataCache_1_/stageB_mmuRsp_isIoAccess_2_9606 )
  );
  LUT6 #(
    .INIT ( 64'h5F4FF4E45444F4E4 ))
  \multiplexer_state_FSM_FFd2-In6_1  (
    .I0(multiplexer_state_FSM_FFd2_BRB0_9451),
    .I1(multiplexer_state_FSM_FFd2_BRB1_9452),
    .I2(multiplexer_state_FSM_FFd2_BRB2_9453),
    .I3(multiplexer_state_FSM_FFd2_BRB3_9454),
    .I4(multiplexer_state_FSM_FFd2_BRB4_9455),
    .I5(multiplexer_state_FSM_FFd2_BRB5_9456),
    .O(\multiplexer_state_FSM_FFd2-In6_9607 )
  );
  LUT5 #(
    .INIT ( 32'h00008000 ))
  \VexRiscv/Mmux_IBusCachedPlugin_decodeExceptionPort_valid11_1  (
    .I0(\VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_error_7616 ),
    .I1(\VexRiscv/IBusCachedPlugin_cache/decodeStage_hit_valid_7855 ),
    .I2(\VexRiscv/_zz_116__6642 ),
    .I3(\VexRiscv/IBusCachedPlugin_injector_nextPcCalc_valids_1_6641 ),
    .I4(\VexRiscv/IBusCachedPlugin_fetcherHalt ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_decodeExceptionPort_valid11_9608 )
  );
  LUT5 #(
    .INIT ( 32'h00008421 ))
  \VexRiscv/_zz_181_5_1  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [7]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [11]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [20]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [24]),
    .I4(N314),
    .O(\VexRiscv/_zz_181_5_9609 )
  );
  LUT6 #(
    .INIT ( 64'h5D55555555555555 ))
  basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce1_1 (
    .I0(basesoc_sdram_bankmachine3_cmd_buffer_valid_n_1363),
    .I1(basesoc_sdram_bankmachine3_row_opened_1661),
    .I2(basesoc_sdram_cmd_valid1_FRB_4507),
    .I3(basesoc_sdram_bankmachine3_row_hit),
    .I4(_n4332),
    .I5(basesoc_sdram_bankmachine3_cmd_ready),
    .O(basesoc_sdram_bankmachine3_cmd_buffer_pipe_ce1_9610)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  \VexRiscv/_zz_260_1_2  (
    .I0(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_2_9627 ),
    .I1(\VexRiscv/writeBack_arbitration_isValid_1_9626 ),
    .O(\VexRiscv/_zz_260_11 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_0_2 (
    .C(sys_clk),
    .D(rhs_array_muxed32[0]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_0_2_9612)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_1_2 (
    .C(sys_clk),
    .D(rhs_array_muxed32[1]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_1_2_9613)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_2_2 (
    .C(sys_clk),
    .D(rhs_array_muxed32[2]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_2_2_9614)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_4_1 (
    .C(sys_clk),
    .D(rhs_array_muxed32[4]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_4_1_9615)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_3_2 (
    .C(sys_clk),
    .D(rhs_array_muxed32[3]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_3_2_9616)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_5_1 (
    .C(sys_clk),
    .D(rhs_array_muxed32[5]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_5_1_9617)
  );
  FDR   \VexRiscv/CsrPlugin_hadException_1  (
    .C(sys_clk),
    .D(\VexRiscv/CsrPlugin_exception ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/CsrPlugin_hadException_1_9618 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_sdram_generator_done_1 (
    .C(sys_clk),
    .D(\basesoc_sdram_generator_counter[3]_PWR_1_o_equal_1156_o ),
    .R(sys_rst),
    .Q(basesoc_sdram_generator_done_1_9619)
  );
  FDR #(
    .INIT ( 1'b0 ))
  refresher_state_FSM_FFd2_1 (
    .C(sys_clk),
    .D(\refresher_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(refresher_state_FSM_FFd2_1_9620)
  );
  FDR #(
    .INIT ( 1'b0 ))
  refresher_state_FSM_FFd1_1 (
    .C(sys_clk),
    .D(\refresher_state_FSM_FFd1-In ),
    .R(sys_rst),
    .Q(refresher_state_FSM_FFd1_1_9621)
  );
  LUT5 #(
    .INIT ( 32'h00008421 ))
  \VexRiscv/_zz_180_5_1  (
    .I0(\VexRiscv/decode_to_execute_INSTRUCTION [11]),
    .I1(\VexRiscv/decode_to_execute_INSTRUCTION [10]),
    .I2(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [19]),
    .I3(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [18]),
    .I4(N318),
    .O(\VexRiscv/_zz_180_5_9622 )
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFFFFFFFFE0 ))
  \VexRiscv/execute_arbitration_isStuck_1  (
    .I0(\VexRiscv/writeBack_arbitration_isValid_6597 ),
    .I1(\VexRiscv/memory_arbitration_isValid_6598 ),
    .I2(\VexRiscv/_zz_244_ ),
    .I3(\VexRiscv/memory_arbitration_haltItself ),
    .I4(N308),
    .I5(\VexRiscv/dataCache_1__io_cpu_writeBack_haltIt ),
    .O(\VexRiscv/execute_arbitration_isStuck1 )
  );
  FDE   \VexRiscv/memory_to_writeBack_MEMORY_ENABLE_1  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/execute_to_memory_MEMORY_ENABLE_6990 ),
    .Q(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_1_9624 )
  );
  LUT5 #(
    .INIT ( 32'h0000F0F8 ))
  \VexRiscv/_zz_106_1_1  (
    .I0(\VexRiscv/execute_to_memory_BRANCH_DO_6681 ),
    .I1(\VexRiscv/memory_arbitration_isValid_6598 ),
    .I2(\VexRiscv/IBusCachedPlugin_rsp_redoFetch ),
    .I3(\VexRiscv/dataCache_1__io_cpu_writeBack_haltIt ),
    .I4(\VexRiscv/Msub__zz_278__cy [1]),
    .O(\VexRiscv/_zz_106_1_9625 )
  );
  FDR   \VexRiscv/writeBack_arbitration_isValid_1  (
    .C(sys_clk),
    .D(\VexRiscv/writeBack_arbitration_isValid_rstpot_9177 ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/writeBack_arbitration_isValid_1_9626 )
  );
  FDE   \VexRiscv/memory_to_writeBack_MEMORY_ENABLE_2  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/execute_to_memory_MEMORY_ENABLE_6990 ),
    .Q(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_2_9627 )
  );
  LUT5 #(
    .INIT ( 32'h80000000 ))
  \VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc1101  (
    .I0(\VexRiscv/memory_to_writeBack_INSTRUCTION[28] ),
    .I1(\VexRiscv/memory_to_writeBack_INSTRUCTION[29] ),
    .I2(\VexRiscv/memory_to_writeBack_ENV_CTRL_0_6746 ),
    .I3(\VexRiscv/writeBack_arbitration_isValid_6597 ),
    .I4(\VexRiscv/_zz_105_1_9601 ),
    .O(\VexRiscv/Mmux_IBusCachedPlugin_fetchPc_pc110 )
  );
  FDR   \VexRiscv/dataCache_1_/loader_valid_1  (
    .C(sys_clk),
    .D(\VexRiscv/dataCache_1_/loader_valid_glue_set_9018 ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/dataCache_1_/loader_valid_1_9628 )
  );
  FDR   \VexRiscv/memory_arbitration_isValid_1  (
    .C(sys_clk),
    .D(\VexRiscv/memory_arbitration_isValid_rstpot_9178 ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/memory_arbitration_isValid_1_9629 )
  );
  FD   \VexRiscv/dataCache_1_/stageB_mmuRsp_isIoAccess_3  (
    .C(sys_clk),
    .D(\VexRiscv/dataCache_1_/stageB_mmuRsp_isIoAccess_rstpot_9186 ),
    .Q(\VexRiscv/dataCache_1_/stageB_mmuRsp_isIoAccess_3_9630 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine0_state_FSM_FFd2_1 (
    .C(sys_clk),
    .D(\bankmachine0_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine0_state_FSM_FFd2_1_9631)
  );
  LUT3 #(
    .INIT ( 8'hD5 ))
  basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce1_1 (
    .I0(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1234),
    .I1(roundrobin0_grant_roundrobin3_grant_OR_332_o1_4581),
    .I2(basesoc_sdram_bankmachine0_cmd_ready),
    .O(basesoc_sdram_bankmachine0_cmd_buffer_pipe_ce1_9632)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine2_state_FSM_FFd2_1 (
    .C(sys_clk),
    .D(\bankmachine2_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine2_state_FSM_FFd2_1_9633)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine3_state_FSM_FFd2_1 (
    .C(sys_clk),
    .D(\bankmachine3_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine3_state_FSM_FFd2_1_9634)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine2_state_FSM_FFd3_1 (
    .C(sys_clk),
    .D(\bankmachine2_state_FSM_FFd3-In_3894 ),
    .R(sys_rst),
    .Q(bankmachine2_state_FSM_FFd3_1_9635)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine3_state_FSM_FFd3_1 (
    .C(sys_clk),
    .D(\bankmachine3_state_FSM_FFd3-In_3897 ),
    .R(sys_rst),
    .Q(bankmachine3_state_FSM_FFd3_1_9636)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine1_state_FSM_FFd2_1 (
    .C(sys_clk),
    .D(\bankmachine1_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine1_state_FSM_FFd2_1_9637)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine1_state_FSM_FFd3_1 (
    .C(sys_clk),
    .D(\bankmachine1_state_FSM_FFd3-In_3888 ),
    .R(sys_rst),
    .Q(bankmachine1_state_FSM_FFd3_1_9638)
  );
  LUT6 #(
    .INIT ( 64'h5F4FF4E45444F4E4 ))
  \multiplexer_state_FSM_FFd2-In6_2  (
    .I0(multiplexer_state_FSM_FFd2_BRB0_9451),
    .I1(multiplexer_state_FSM_FFd2_BRB1_9452),
    .I2(multiplexer_state_FSM_FFd2_BRB2_9453),
    .I3(multiplexer_state_FSM_FFd2_BRB3_9454),
    .I4(multiplexer_state_FSM_FFd2_BRB4_9455),
    .I5(multiplexer_state_FSM_FFd2_BRB5_9456),
    .O(\multiplexer_state_FSM_FFd2-In61 )
  );
  LUT3 #(
    .INIT ( 8'hAC ))
  Mmux_rhs_array_muxed3231_1 (
    .I0(\VexRiscv/_zz_138_ [13]),
    .I1(\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [13]),
    .I2(basesoc_grant_1671),
    .O(Mmux_rhs_array_muxed3231_9640)
  );
  LUT6 #(
    .INIT ( 64'hFFFFFFFEFFFFFEFE ))
  Mmux_basesoc_shared_ack1_1 (
    .I0(basesoc_sram_bus_ack_621),
    .I1(spiflash_bus_ack_1654),
    .I2(basesoc_bus_wishbone_ack_1036),
    .I3(N201),
    .I4(basesoc_done),
    .I5(\basesoc_tag_do_tag[20]_GND_1_o_equal_389_o ),
    .O(Mmux_basesoc_shared_ack1_9641)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_0_3 (
    .C(sys_clk),
    .D(rhs_array_muxed32[0]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_0_3_9642)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_1_3 (
    .C(sys_clk),
    .D(rhs_array_muxed32[1]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_1_3_9643)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_2_3 (
    .C(sys_clk),
    .D(rhs_array_muxed32[2]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_2_3_9644)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_4_2 (
    .C(sys_clk),
    .D(rhs_array_muxed32[4]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_4_2_9645)
  );
  FDR #(
    .INIT ( 1'b0 ))
  basesoc_interface_adr_3_3 (
    .C(sys_clk),
    .D(rhs_array_muxed32[3]),
    .R(sys_rst),
    .Q(basesoc_interface_adr_3_3_9646)
  );
  FDR   \VexRiscv/writeBack_arbitration_isValid_2  (
    .C(sys_clk),
    .D(\VexRiscv/writeBack_arbitration_isValid_rstpot_9177 ),
    .R(sys_rst_basesoc_vexriscv_reset_OR_481_o),
    .Q(\VexRiscv/writeBack_arbitration_isValid_2_9647 )
  );
  FDE   \VexRiscv/memory_to_writeBack_MEMORY_ENABLE_3  (
    .C(sys_clk),
    .CE(\VexRiscv/dataCache_1_/io_cpu_writeBack_isStuck_inv ),
    .D(\VexRiscv/execute_to_memory_MEMORY_ENABLE_6990 ),
    .Q(\VexRiscv/memory_to_writeBack_MEMORY_ENABLE_3_9648 )
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine0_state_FSM_FFd3_1 (
    .C(sys_clk),
    .D(\bankmachine0_state_FSM_FFd3-In_3891 ),
    .R(sys_rst),
    .Q(bankmachine0_state_FSM_FFd3_1_9649)
  );
  FDR #(
    .INIT ( 1'b0 ))
  bankmachine0_state_FSM_FFd2_2 (
    .C(sys_clk),
    .D(\bankmachine0_state_FSM_FFd2-In ),
    .R(sys_rst),
    .Q(bankmachine0_state_FSM_FFd2_2_9650)
  );
  INV   \Madd_n3897_lut<0>_INV_0  (
    .I(basesoc_sdram_bandwidth_period_756),
    .O(Madd_n3897_lut[0])
  );
  INV   \Mcount_crg_por_lut<1>_INV_0  (
    .I(crg_por[1]),
    .O(Mcount_crg_por_lut[1])
  );
  INV   \Mcount_crg_por_lut<2>_INV_0  (
    .I(crg_por[2]),
    .O(Mcount_crg_por_lut[2])
  );
  INV   \Mcount_crg_por_lut<3>_INV_0  (
    .I(crg_por[3]),
    .O(Mcount_crg_por_lut[3])
  );
  INV   \Mcount_crg_por_lut<4>_INV_0  (
    .I(crg_por[4]),
    .O(Mcount_crg_por_lut[4])
  );
  INV   \Mcount_crg_por_lut<5>_INV_0  (
    .I(crg_por[5]),
    .O(Mcount_crg_por_lut[5])
  );
  INV   \Mcount_crg_por_lut<6>_INV_0  (
    .I(crg_por[6]),
    .O(Mcount_crg_por_lut[6])
  );
  INV   \Mcount_crg_por_lut<7>_INV_0  (
    .I(crg_por[7]),
    .O(Mcount_crg_por_lut[7])
  );
  INV   \Mcount_crg_por_lut<8>_INV_0  (
    .I(crg_por[8]),
    .O(Mcount_crg_por_lut[8])
  );
  INV   \Mcount_crg_por_lut<9>_INV_0  (
    .I(crg_por[9]),
    .O(Mcount_crg_por_lut[9])
  );
  INV   \Mcount_crg_por_lut<10>_INV_0  (
    .I(crg_por[10]),
    .O(Mcount_crg_por_lut[10])
  );
  INV   \Mcount_basesoc_ctrl_bus_errors_lut<0>_INV_0  (
    .I(basesoc_ctrl_bus_errors[0]),
    .O(Mcount_basesoc_ctrl_bus_errors_lut[0])
  );
  INV   \VexRiscv/Msub__zz_205__lut<32>_INV_0  (
    .I(\VexRiscv/memory_DivPlugin_accumulator [31]),
    .O(\VexRiscv/Msub__zz_205__lut [32])
  );
  INV   \VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_lut<0>_INV_0  (
    .I(\VexRiscv/IBusCachedPlugin_cache/Result<0>_FRB_7785 ),
    .O(\VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_flushCounter_lut [0])
  );
  INV   xilinxasyncresetsynchronizerimpl01_INV_0 (
    .I(user_btn5_IBUF_2),
    .O(xilinxasyncresetsynchronizerimpl0)
  );
  INV   \switches<0>1_INV_0  (
    .I(user_sw0_IBUF_3),
    .O(switches[0])
  );
  INV   \switches<1>1_INV_0  (
    .I(user_sw1_IBUF_4),
    .O(switches[1])
  );
  INV   \switches<2>1_INV_0  (
    .I(user_sw2_IBUF_5),
    .O(switches[2])
  );
  INV   \switches<3>1_INV_0  (
    .I(user_sw3_IBUF_6),
    .O(switches[3])
  );
  INV   \switches<4>1_INV_0  (
    .I(user_sw4_IBUF_7),
    .O(switches[4])
  );
  INV   \switches<5>1_INV_0  (
    .I(user_sw5_IBUF_8),
    .O(switches[5])
  );
  INV   \switches<6>1_INV_0  (
    .I(user_sw6_IBUF_9),
    .O(switches[6])
  );
  INV   \switches<7>1_INV_0  (
    .I(user_sw7_IBUF_10),
    .O(switches[7])
  );
  INV   ddrphy_sdram_half_clk_n1_INV_0 (
    .I(sdram_half_clk),
    .O(ddrphy_sdram_half_clk_n)
  );
  INV   crg_clk_sdram_half_shifted_INV_292_o1_INV_0 (
    .I(crg_clk_sdram_half_shifted),
    .O(crg_clk_sdram_half_shifted_INV_292_o)
  );
  INV   basesoc_uart_rx_trigger1_INV_0 (
    .I(basesoc_uart_rx_fifo_readable_1646),
    .O(basesoc_uart_rx_trigger)
  );
  INV   ddrphy_dqs_t_d11_INV_0 (
    .I(ddrphy_r_dfi_wrdata_en[1]),
    .O(ddrphy_dqs_t_d1)
  );
  INV   user_btn1_inv1_INV_0 (
    .I(user_btn1_IBUF_12),
    .O(user_btn1_inv)
  );
  INV   user_btn0_inv1_INV_0 (
    .I(user_btn0_IBUF_11),
    .O(user_btn0_inv)
  );
  INV   user_btn4_inv1_INV_0 (
    .I(user_btn4_IBUF_15),
    .O(user_btn4_inv)
  );
  INV   user_btn2_inv1_INV_0 (
    .I(user_btn2_IBUF_13),
    .O(user_btn2_inv)
  );
  INV   user_btn3_inv1_INV_0 (
    .I(user_btn3_IBUF_14),
    .O(user_btn3_inv)
  );
  INV   \ddrphy_bitslip_cnt[3]_GND_1_o_equal_1144_o_inv1_INV_0  (
    .I(basesoc_sdram_cmd_payload_a[10]),
    .O(\ddrphy_bitslip_cnt[3]_GND_1_o_equal_1144_o_inv )
  );
  INV   \basesoc_sdram_bandwidth_counter_basesoc_sdram_bandwidth_period<24>_inv1_INV_0  (
    .I(basesoc_sdram_bandwidth_counter_23_1714),
    .O(\basesoc_sdram_bandwidth_counter_basesoc_sdram_bandwidth_period<24>_inv )
  );
  INV   \Mcount_ddrphy_phase_half_xor<0>11_INV_0  (
    .I(ddrphy_phase_half_304),
    .O(Result)
  );
  INV   \Mcount_basesoc_uart_tx_fifo_produce_xor<0>11_INV_0  (
    .I(basesoc_uart_tx_fifo_produce[0]),
    .O(\Result<0>3 )
  );
  INV   \Mcount_basesoc_uart_rx_fifo_produce_xor<0>11_INV_0  (
    .I(basesoc_uart_rx_fifo_produce[0]),
    .O(\Result<0>2 )
  );
  INV   \Mcount_basesoc_uart_rx_fifo_consume_xor<0>11_INV_0  (
    .I(basesoc_uart_rx_fifo_consume[0]),
    .O(\Result<0>6 )
  );
  INV   \Mcount_basesoc_uart_tx_fifo_consume_xor<0>11_INV_0  (
    .I(basesoc_uart_tx_fifo_consume[0]),
    .O(\Result<0>4 )
  );
  INV   \Mcount_dna_cnt_xor<0>11_INV_0  (
    .I(dna_cnt[0]),
    .O(\Result<0>8 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>11 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>12 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>17 )
  );
  INV   \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[0]),
    .O(\Result<0>20 )
  );
  INV   \Mmux_spiflash_counter[8]_GND_1_o_mux_1142_OUT11_INV_0  (
    .I(spiflash_counter[0]),
    .O(\spiflash_counter[8]_GND_1_o_mux_1142_OUT<0> )
  );
  INV   Mcount_basesoc_counter1_INV_0 (
    .I(basesoc_counter[0]),
    .O(Mcount_basesoc_counter)
  );
  INV   \VexRiscv/Mcount__zz_212__xor<0>11_INV_0  (
    .I(\VexRiscv/_zz_212_ [0]),
    .O(\VexRiscv/Result [0])
  );
  INV   \VexRiscv/_zz_148_<16><31>1_INV_0  (
    .I(\VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen [12]),
    .O(\VexRiscv/_zz_148_[16] )
  );
  INV   \VexRiscv/CsrPlugin_mcause_interrupt_CsrPlugin_hadException_MUX_1645_o1_INV_0  (
    .I(\VexRiscv/CsrPlugin_hadException_7412 ),
    .O(\VexRiscv/CsrPlugin_mcause_interrupt_CsrPlugin_hadException_MUX_1645_o )
  );
  INV   \VexRiscv/IBusCachedPlugin_cache/Mcount_lineLoader_wordIndex_xor<0>11_INV_0  (
    .I(\VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex [0]),
    .O(\VexRiscv/IBusCachedPlugin_cache/Result<0>1 )
  );
  INV   \VexRiscv/IBusCachedPlugin_cache/_zz_12_1_INV_0  (
    .I(\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [7]),
    .O(\VexRiscv/IBusCachedPlugin_cache/_zz_12_ )
  );
  INV   \Mcount_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level_xor<0>11_INV_0  (
    .I(basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[0]),
    .O(\Result<0>21 )
  );
  INV   \Mcount_basesoc_uart_tx_fifo_level0_xor<0>11_INV_0  (
    .I(basesoc_uart_tx_fifo_level0[0]),
    .O(\Result<0>5 )
  );
  INV   \Mcount_basesoc_sdram_timer_count_lut<0>_INV_0  (
    .I(basesoc_sdram_timer_count[0]),
    .O(Mcount_basesoc_sdram_timer_count_lut[0])
  );
  INV   \Mcount_basesoc_sdram_timer_count_lut<1>_INV_0  (
    .I(basesoc_sdram_timer_count[1]),
    .O(Mcount_basesoc_sdram_timer_count_lut[1])
  );
  INV   \Mcount_basesoc_uart_rx_fifo_level0_xor<0>11_INV_0  (
    .I(basesoc_uart_rx_fifo_level0[0]),
    .O(\Result<0>7 )
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT73  (
    .I0(N1168),
    .I1(N1169),
    .S(\basesoc_interface_adr[0] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT72 )
  );
  LUT4 #(
    .INIT ( 16'hF8A8 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT73_F  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(basesoc_ctrl_storage_full_22_1553),
    .I2(\basesoc_interface_adr[2] ),
    .I3(basesoc_ctrl_storage_full_6_1626),
    .O(N1168)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface1_bank_bus_adr[3]_mux_1311_OUT73_G  (
    .I0(\basesoc_interface_adr[1] ),
    .I1(\basesoc_interface_adr[2] ),
    .I2(basesoc_ctrl_storage_full_14_1622),
    .I3(basesoc_ctrl_bus_errors[14]),
    .I4(basesoc_ctrl_bus_errors[30]),
    .I5(basesoc_ctrl_storage_full_30_1547),
    .O(N1169)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT75  (
    .I0(N1170),
    .I1(N1171),
    .S(\basesoc_interface_adr[2] ),
    .O(\Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT74 )
  );
  LUT5 #(
    .INIT ( 32'hF7E6B3A2 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT75_F  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_timer0_load_storage_full[6]),
    .I3(basesoc_timer0_load_storage_full_30_1796),
    .I4(basesoc_timer0_load_storage_full_14_1812),
    .O(N1170)
  );
  LUT6 #(
    .INIT ( 64'hFD75B931EC64A820 ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface5_bank_bus_adr[4]_mux_1325_OUT75_G  (
    .I0(\basesoc_interface_adr[0] ),
    .I1(\basesoc_interface_adr[1] ),
    .I2(basesoc_timer0_reload_storage_full_22_1836),
    .I3(basesoc_timer0_reload_storage_full[6]),
    .I4(basesoc_timer0_reload_storage_full_14_1844),
    .I5(basesoc_timer0_reload_storage_full_30_1828),
    .O(N1171)
  );
  MUXF7   \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT7012_SW1  (
    .I0(N1172),
    .I1(basesoc_sdram_tccdcon_ready),
    .S(_n6867),
    .O(N4751)
  );
  LUT6 #(
    .INIT ( 64'h00104454AABAEEFE ))
  \Mmux_GND_1_o_basesoc_csrbankarray_interface3_bank_bus_adr[5]_mux_1315_OUT7012_SW1_F  (
    .I0(_n6870),
    .I1(_n6843),
    .I2(_n6810),
    .I3(basesoc_sdram_phaseinjector0_wrdata_storage_full_30_1724),
    .I4(basesoc_sdram_phaseinjector1_address_storage_full[6]),
    .I5(basesoc_sdram_phaseinjector1_status[6]),
    .O(N1172)
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem1 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem1_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem1_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem1_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem1_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1]}),
    .WEA({write_ctrl3_3447, write_ctrl2_3446, write_ctrl1_3445, write_ctrl_3444}),
    .DOA({N41, N40, N39, N38, N37, N36, N35, N34, N33, N32, N31, N30, N29, N28, N27, N26, N25, N24, N23, N22, N21, N20, N19, N18, N17, N16, N15, N14, 
N13, N12, N11, N10}),
    .ADDRA({rhs_array_muxed32[8], rhs_array_muxed32[7], rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], 
rhs_array_muxed32[2], rhs_array_muxed32[1], rhs_array_muxed32[0], \NLW_Mram_mem1_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem1_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem1_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem1_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem1_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem1_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem1_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem1_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem1_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem1_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem1_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem1_DIB<31>_UNCONNECTED , \NLW_Mram_mem1_DIB<30>_UNCONNECTED , \NLW_Mram_mem1_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<28>_UNCONNECTED , \NLW_Mram_mem1_DIB<27>_UNCONNECTED , \NLW_Mram_mem1_DIB<26>_UNCONNECTED , \NLW_Mram_mem1_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<24>_UNCONNECTED , \NLW_Mram_mem1_DIB<23>_UNCONNECTED , \NLW_Mram_mem1_DIB<22>_UNCONNECTED , \NLW_Mram_mem1_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<20>_UNCONNECTED , \NLW_Mram_mem1_DIB<19>_UNCONNECTED , \NLW_Mram_mem1_DIB<18>_UNCONNECTED , \NLW_Mram_mem1_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<16>_UNCONNECTED , \NLW_Mram_mem1_DIB<15>_UNCONNECTED , \NLW_Mram_mem1_DIB<14>_UNCONNECTED , \NLW_Mram_mem1_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<12>_UNCONNECTED , \NLW_Mram_mem1_DIB<11>_UNCONNECTED , \NLW_Mram_mem1_DIB<10>_UNCONNECTED , \NLW_Mram_mem1_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<8>_UNCONNECTED , \NLW_Mram_mem1_DIB<7>_UNCONNECTED , \NLW_Mram_mem1_DIB<6>_UNCONNECTED , \NLW_Mram_mem1_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<4>_UNCONNECTED , \NLW_Mram_mem1_DIB<3>_UNCONNECTED , \NLW_Mram_mem1_DIB<2>_UNCONNECTED , \NLW_Mram_mem1_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem1_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem1_DOPA<3>_UNCONNECTED , \NLW_Mram_mem1_DOPA<2>_UNCONNECTED , \NLW_Mram_mem1_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem1_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem1_DIPB<3>_UNCONNECTED , \NLW_Mram_mem1_DIPB<2>_UNCONNECTED , \NLW_Mram_mem1_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem1_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem1_DOPB<3>_UNCONNECTED , \NLW_Mram_mem1_DOPB<2>_UNCONNECTED , \NLW_Mram_mem1_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem1_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem1_DOB<31>_UNCONNECTED , \NLW_Mram_mem1_DOB<30>_UNCONNECTED , \NLW_Mram_mem1_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<28>_UNCONNECTED , \NLW_Mram_mem1_DOB<27>_UNCONNECTED , \NLW_Mram_mem1_DOB<26>_UNCONNECTED , \NLW_Mram_mem1_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<24>_UNCONNECTED , \NLW_Mram_mem1_DOB<23>_UNCONNECTED , \NLW_Mram_mem1_DOB<22>_UNCONNECTED , \NLW_Mram_mem1_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<20>_UNCONNECTED , \NLW_Mram_mem1_DOB<19>_UNCONNECTED , \NLW_Mram_mem1_DOB<18>_UNCONNECTED , \NLW_Mram_mem1_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<16>_UNCONNECTED , \NLW_Mram_mem1_DOB<15>_UNCONNECTED , \NLW_Mram_mem1_DOB<14>_UNCONNECTED , \NLW_Mram_mem1_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<12>_UNCONNECTED , \NLW_Mram_mem1_DOB<11>_UNCONNECTED , \NLW_Mram_mem1_DOB<10>_UNCONNECTED , \NLW_Mram_mem1_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<8>_UNCONNECTED , \NLW_Mram_mem1_DOB<7>_UNCONNECTED , \NLW_Mram_mem1_DOB<6>_UNCONNECTED , \NLW_Mram_mem1_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<4>_UNCONNECTED , \NLW_Mram_mem1_DOB<3>_UNCONNECTED , \NLW_Mram_mem1_DOB<2>_UNCONNECTED , \NLW_Mram_mem1_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem1_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem1_WEB<3>_UNCONNECTED , \NLW_Mram_mem1_WEB<2>_UNCONNECTED , \NLW_Mram_mem1_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem1_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed33[31], rhs_array_muxed33[30], rhs_array_muxed33[29], rhs_array_muxed33[28], rhs_array_muxed33[27], rhs_array_muxed33[26], 
rhs_array_muxed33[25], rhs_array_muxed33[24], rhs_array_muxed33[23], rhs_array_muxed33[22], rhs_array_muxed33[21], rhs_array_muxed33[20], 
rhs_array_muxed33[19], rhs_array_muxed33[18], rhs_array_muxed33[17], rhs_array_muxed33[16], rhs_array_muxed33[15], rhs_array_muxed33[14], 
rhs_array_muxed33[13], rhs_array_muxed33[12], rhs_array_muxed33[11], rhs_array_muxed33[10], rhs_array_muxed33[9], rhs_array_muxed33[8], 
rhs_array_muxed33[7], rhs_array_muxed33[6], rhs_array_muxed33[5], rhs_array_muxed33[4], rhs_array_muxed33[3], rhs_array_muxed33[2], 
rhs_array_muxed33[1], rhs_array_muxed33[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem2 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem2_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem2_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem2_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem2_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1]}),
    .WEA({write_ctrl7_3451, write_ctrl6_3450, write_ctrl5_3449, write_ctrl4_3448}),
    .DOA({N105, N104, N103, N102, N101, N100, N99, N98, N97, N96, N95, N94, N93, N92, N91, N90, N89, N88, N87, N86, N85, N84, N83, N82, N81, N80, N79
, N78, N77, N76, N75, N74}),
    .ADDRA({rhs_array_muxed32[8], rhs_array_muxed32[7], rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], 
rhs_array_muxed32[2], rhs_array_muxed32[1], rhs_array_muxed32[0], \NLW_Mram_mem2_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem2_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem2_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem2_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem2_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem2_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem2_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem2_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem2_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem2_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem2_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem2_DIB<31>_UNCONNECTED , \NLW_Mram_mem2_DIB<30>_UNCONNECTED , \NLW_Mram_mem2_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<28>_UNCONNECTED , \NLW_Mram_mem2_DIB<27>_UNCONNECTED , \NLW_Mram_mem2_DIB<26>_UNCONNECTED , \NLW_Mram_mem2_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<24>_UNCONNECTED , \NLW_Mram_mem2_DIB<23>_UNCONNECTED , \NLW_Mram_mem2_DIB<22>_UNCONNECTED , \NLW_Mram_mem2_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<20>_UNCONNECTED , \NLW_Mram_mem2_DIB<19>_UNCONNECTED , \NLW_Mram_mem2_DIB<18>_UNCONNECTED , \NLW_Mram_mem2_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<16>_UNCONNECTED , \NLW_Mram_mem2_DIB<15>_UNCONNECTED , \NLW_Mram_mem2_DIB<14>_UNCONNECTED , \NLW_Mram_mem2_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<12>_UNCONNECTED , \NLW_Mram_mem2_DIB<11>_UNCONNECTED , \NLW_Mram_mem2_DIB<10>_UNCONNECTED , \NLW_Mram_mem2_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<8>_UNCONNECTED , \NLW_Mram_mem2_DIB<7>_UNCONNECTED , \NLW_Mram_mem2_DIB<6>_UNCONNECTED , \NLW_Mram_mem2_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<4>_UNCONNECTED , \NLW_Mram_mem2_DIB<3>_UNCONNECTED , \NLW_Mram_mem2_DIB<2>_UNCONNECTED , \NLW_Mram_mem2_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem2_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem2_DOPA<3>_UNCONNECTED , \NLW_Mram_mem2_DOPA<2>_UNCONNECTED , \NLW_Mram_mem2_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem2_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem2_DIPB<3>_UNCONNECTED , \NLW_Mram_mem2_DIPB<2>_UNCONNECTED , \NLW_Mram_mem2_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem2_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem2_DOPB<3>_UNCONNECTED , \NLW_Mram_mem2_DOPB<2>_UNCONNECTED , \NLW_Mram_mem2_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem2_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem2_DOB<31>_UNCONNECTED , \NLW_Mram_mem2_DOB<30>_UNCONNECTED , \NLW_Mram_mem2_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<28>_UNCONNECTED , \NLW_Mram_mem2_DOB<27>_UNCONNECTED , \NLW_Mram_mem2_DOB<26>_UNCONNECTED , \NLW_Mram_mem2_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<24>_UNCONNECTED , \NLW_Mram_mem2_DOB<23>_UNCONNECTED , \NLW_Mram_mem2_DOB<22>_UNCONNECTED , \NLW_Mram_mem2_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<20>_UNCONNECTED , \NLW_Mram_mem2_DOB<19>_UNCONNECTED , \NLW_Mram_mem2_DOB<18>_UNCONNECTED , \NLW_Mram_mem2_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<16>_UNCONNECTED , \NLW_Mram_mem2_DOB<15>_UNCONNECTED , \NLW_Mram_mem2_DOB<14>_UNCONNECTED , \NLW_Mram_mem2_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<12>_UNCONNECTED , \NLW_Mram_mem2_DOB<11>_UNCONNECTED , \NLW_Mram_mem2_DOB<10>_UNCONNECTED , \NLW_Mram_mem2_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<8>_UNCONNECTED , \NLW_Mram_mem2_DOB<7>_UNCONNECTED , \NLW_Mram_mem2_DOB<6>_UNCONNECTED , \NLW_Mram_mem2_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<4>_UNCONNECTED , \NLW_Mram_mem2_DOB<3>_UNCONNECTED , \NLW_Mram_mem2_DOB<2>_UNCONNECTED , \NLW_Mram_mem2_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem2_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem2_WEB<3>_UNCONNECTED , \NLW_Mram_mem2_WEB<2>_UNCONNECTED , \NLW_Mram_mem2_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem2_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed33[31], rhs_array_muxed33[30], rhs_array_muxed33[29], rhs_array_muxed33[28], rhs_array_muxed33[27], rhs_array_muxed33[26], 
rhs_array_muxed33[25], rhs_array_muxed33[24], rhs_array_muxed33[23], rhs_array_muxed33[22], rhs_array_muxed33[21], rhs_array_muxed33[20], 
rhs_array_muxed33[19], rhs_array_muxed33[18], rhs_array_muxed33[17], rhs_array_muxed33[16], rhs_array_muxed33[15], rhs_array_muxed33[14], 
rhs_array_muxed33[13], rhs_array_muxed33[12], rhs_array_muxed33[11], rhs_array_muxed33[10], rhs_array_muxed33[9], rhs_array_muxed33[8], 
rhs_array_muxed33[7], rhs_array_muxed33[6], rhs_array_muxed33[5], rhs_array_muxed33[4], rhs_array_muxed33[3], rhs_array_muxed33[2], 
rhs_array_muxed33[1], rhs_array_muxed33[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem3 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem3_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem3_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem3_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem3_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1]}),
    .WEA({write_ctrl11_3455, write_ctrl10_3454, write_ctrl9_3453, write_ctrl8_3452}),
    .DOA({N169, N168, N167, N166, N165, N164, N163, N162, N161, N160, N159, N158, N157, N156, N155, N154, N153, N152, N151, N150, N149, N148, N147, 
N146, N145, N144, N143, N142, N141, N140, N139, N138}),
    .ADDRA({rhs_array_muxed32[8], rhs_array_muxed32[7], rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], 
rhs_array_muxed32[2], rhs_array_muxed32[1], rhs_array_muxed32[0], \NLW_Mram_mem3_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem3_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem3_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem3_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem3_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem3_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem3_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem3_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem3_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem3_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem3_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem3_DIB<31>_UNCONNECTED , \NLW_Mram_mem3_DIB<30>_UNCONNECTED , \NLW_Mram_mem3_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<28>_UNCONNECTED , \NLW_Mram_mem3_DIB<27>_UNCONNECTED , \NLW_Mram_mem3_DIB<26>_UNCONNECTED , \NLW_Mram_mem3_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<24>_UNCONNECTED , \NLW_Mram_mem3_DIB<23>_UNCONNECTED , \NLW_Mram_mem3_DIB<22>_UNCONNECTED , \NLW_Mram_mem3_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<20>_UNCONNECTED , \NLW_Mram_mem3_DIB<19>_UNCONNECTED , \NLW_Mram_mem3_DIB<18>_UNCONNECTED , \NLW_Mram_mem3_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<16>_UNCONNECTED , \NLW_Mram_mem3_DIB<15>_UNCONNECTED , \NLW_Mram_mem3_DIB<14>_UNCONNECTED , \NLW_Mram_mem3_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<12>_UNCONNECTED , \NLW_Mram_mem3_DIB<11>_UNCONNECTED , \NLW_Mram_mem3_DIB<10>_UNCONNECTED , \NLW_Mram_mem3_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<8>_UNCONNECTED , \NLW_Mram_mem3_DIB<7>_UNCONNECTED , \NLW_Mram_mem3_DIB<6>_UNCONNECTED , \NLW_Mram_mem3_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<4>_UNCONNECTED , \NLW_Mram_mem3_DIB<3>_UNCONNECTED , \NLW_Mram_mem3_DIB<2>_UNCONNECTED , \NLW_Mram_mem3_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem3_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem3_DOPA<3>_UNCONNECTED , \NLW_Mram_mem3_DOPA<2>_UNCONNECTED , \NLW_Mram_mem3_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem3_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem3_DIPB<3>_UNCONNECTED , \NLW_Mram_mem3_DIPB<2>_UNCONNECTED , \NLW_Mram_mem3_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem3_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem3_DOPB<3>_UNCONNECTED , \NLW_Mram_mem3_DOPB<2>_UNCONNECTED , \NLW_Mram_mem3_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem3_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem3_DOB<31>_UNCONNECTED , \NLW_Mram_mem3_DOB<30>_UNCONNECTED , \NLW_Mram_mem3_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<28>_UNCONNECTED , \NLW_Mram_mem3_DOB<27>_UNCONNECTED , \NLW_Mram_mem3_DOB<26>_UNCONNECTED , \NLW_Mram_mem3_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<24>_UNCONNECTED , \NLW_Mram_mem3_DOB<23>_UNCONNECTED , \NLW_Mram_mem3_DOB<22>_UNCONNECTED , \NLW_Mram_mem3_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<20>_UNCONNECTED , \NLW_Mram_mem3_DOB<19>_UNCONNECTED , \NLW_Mram_mem3_DOB<18>_UNCONNECTED , \NLW_Mram_mem3_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<16>_UNCONNECTED , \NLW_Mram_mem3_DOB<15>_UNCONNECTED , \NLW_Mram_mem3_DOB<14>_UNCONNECTED , \NLW_Mram_mem3_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<12>_UNCONNECTED , \NLW_Mram_mem3_DOB<11>_UNCONNECTED , \NLW_Mram_mem3_DOB<10>_UNCONNECTED , \NLW_Mram_mem3_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<8>_UNCONNECTED , \NLW_Mram_mem3_DOB<7>_UNCONNECTED , \NLW_Mram_mem3_DOB<6>_UNCONNECTED , \NLW_Mram_mem3_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<4>_UNCONNECTED , \NLW_Mram_mem3_DOB<3>_UNCONNECTED , \NLW_Mram_mem3_DOB<2>_UNCONNECTED , \NLW_Mram_mem3_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem3_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem3_WEB<3>_UNCONNECTED , \NLW_Mram_mem3_WEB<2>_UNCONNECTED , \NLW_Mram_mem3_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem3_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed33[31], rhs_array_muxed33[30], rhs_array_muxed33[29], rhs_array_muxed33[28], rhs_array_muxed33[27], rhs_array_muxed33[26], 
rhs_array_muxed33[25], rhs_array_muxed33[24], rhs_array_muxed33[23], rhs_array_muxed33[22], rhs_array_muxed33[21], rhs_array_muxed33[20], 
rhs_array_muxed33[19], rhs_array_muxed33[18], rhs_array_muxed33[17], rhs_array_muxed33[16], rhs_array_muxed33[15], rhs_array_muxed33[14], 
rhs_array_muxed33[13], rhs_array_muxed33[12], rhs_array_muxed33[11], rhs_array_muxed33[10], rhs_array_muxed33[9], rhs_array_muxed33[8], 
rhs_array_muxed33[7], rhs_array_muxed33[6], rhs_array_muxed33[5], rhs_array_muxed33[4], rhs_array_muxed33[3], rhs_array_muxed33[2], 
rhs_array_muxed33[1], rhs_array_muxed33[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem4 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem4_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem4_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem4_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem4_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1]}),
    .WEA({write_ctrl15_3459, write_ctrl14_3458, write_ctrl13_3457, write_ctrl12_3456}),
    .DOA({N233, N232, N231, N230, N229, N228, N227, N226, N225, N224, N223, N222, N221, N220, N219, N218, N217, N216, N215, N214, N213, N212, N211, 
N210, N209, N208, N207, N206, N205, N204, N203, N202}),
    .ADDRA({rhs_array_muxed32[8], rhs_array_muxed32[7], rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], 
rhs_array_muxed32[2], rhs_array_muxed32[1], rhs_array_muxed32[0], \NLW_Mram_mem4_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem4_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem4_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem4_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem4_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem4_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem4_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem4_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem4_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem4_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem4_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem4_DIB<31>_UNCONNECTED , \NLW_Mram_mem4_DIB<30>_UNCONNECTED , \NLW_Mram_mem4_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<28>_UNCONNECTED , \NLW_Mram_mem4_DIB<27>_UNCONNECTED , \NLW_Mram_mem4_DIB<26>_UNCONNECTED , \NLW_Mram_mem4_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<24>_UNCONNECTED , \NLW_Mram_mem4_DIB<23>_UNCONNECTED , \NLW_Mram_mem4_DIB<22>_UNCONNECTED , \NLW_Mram_mem4_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<20>_UNCONNECTED , \NLW_Mram_mem4_DIB<19>_UNCONNECTED , \NLW_Mram_mem4_DIB<18>_UNCONNECTED , \NLW_Mram_mem4_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<16>_UNCONNECTED , \NLW_Mram_mem4_DIB<15>_UNCONNECTED , \NLW_Mram_mem4_DIB<14>_UNCONNECTED , \NLW_Mram_mem4_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<12>_UNCONNECTED , \NLW_Mram_mem4_DIB<11>_UNCONNECTED , \NLW_Mram_mem4_DIB<10>_UNCONNECTED , \NLW_Mram_mem4_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<8>_UNCONNECTED , \NLW_Mram_mem4_DIB<7>_UNCONNECTED , \NLW_Mram_mem4_DIB<6>_UNCONNECTED , \NLW_Mram_mem4_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<4>_UNCONNECTED , \NLW_Mram_mem4_DIB<3>_UNCONNECTED , \NLW_Mram_mem4_DIB<2>_UNCONNECTED , \NLW_Mram_mem4_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem4_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem4_DOPA<3>_UNCONNECTED , \NLW_Mram_mem4_DOPA<2>_UNCONNECTED , \NLW_Mram_mem4_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem4_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem4_DIPB<3>_UNCONNECTED , \NLW_Mram_mem4_DIPB<2>_UNCONNECTED , \NLW_Mram_mem4_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem4_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem4_DOPB<3>_UNCONNECTED , \NLW_Mram_mem4_DOPB<2>_UNCONNECTED , \NLW_Mram_mem4_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem4_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem4_DOB<31>_UNCONNECTED , \NLW_Mram_mem4_DOB<30>_UNCONNECTED , \NLW_Mram_mem4_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<28>_UNCONNECTED , \NLW_Mram_mem4_DOB<27>_UNCONNECTED , \NLW_Mram_mem4_DOB<26>_UNCONNECTED , \NLW_Mram_mem4_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<24>_UNCONNECTED , \NLW_Mram_mem4_DOB<23>_UNCONNECTED , \NLW_Mram_mem4_DOB<22>_UNCONNECTED , \NLW_Mram_mem4_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<20>_UNCONNECTED , \NLW_Mram_mem4_DOB<19>_UNCONNECTED , \NLW_Mram_mem4_DOB<18>_UNCONNECTED , \NLW_Mram_mem4_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<16>_UNCONNECTED , \NLW_Mram_mem4_DOB<15>_UNCONNECTED , \NLW_Mram_mem4_DOB<14>_UNCONNECTED , \NLW_Mram_mem4_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<12>_UNCONNECTED , \NLW_Mram_mem4_DOB<11>_UNCONNECTED , \NLW_Mram_mem4_DOB<10>_UNCONNECTED , \NLW_Mram_mem4_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<8>_UNCONNECTED , \NLW_Mram_mem4_DOB<7>_UNCONNECTED , \NLW_Mram_mem4_DOB<6>_UNCONNECTED , \NLW_Mram_mem4_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<4>_UNCONNECTED , \NLW_Mram_mem4_DOB<3>_UNCONNECTED , \NLW_Mram_mem4_DOB<2>_UNCONNECTED , \NLW_Mram_mem4_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem4_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem4_WEB<3>_UNCONNECTED , \NLW_Mram_mem4_WEB<2>_UNCONNECTED , \NLW_Mram_mem4_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem4_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed33[31], rhs_array_muxed33[30], rhs_array_muxed33[29], rhs_array_muxed33[28], rhs_array_muxed33[27], rhs_array_muxed33[26], 
rhs_array_muxed33[25], rhs_array_muxed33[24], rhs_array_muxed33[23], rhs_array_muxed33[22], rhs_array_muxed33[21], rhs_array_muxed33[20], 
rhs_array_muxed33[19], rhs_array_muxed33[18], rhs_array_muxed33[17], rhs_array_muxed33[16], rhs_array_muxed33[15], rhs_array_muxed33[14], 
rhs_array_muxed33[13], rhs_array_muxed33[12], rhs_array_muxed33[11], rhs_array_muxed33[10], rhs_array_muxed33[9], rhs_array_muxed33[8], 
rhs_array_muxed33[7], rhs_array_muxed33[6], rhs_array_muxed33[5], rhs_array_muxed33[4], rhs_array_muxed33[3], rhs_array_muxed33[2], 
rhs_array_muxed33[1], rhs_array_muxed33[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem7 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem7_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem7_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem7_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem7_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1]}),
    .WEA({write_ctrl27_3471, write_ctrl26_3470, write_ctrl25_3469, write_ctrl24_3468}),
    .DOA({N425, N424, N423, N422, N421, N420, N419, N418, N417, N416, N415, N414, N413, N412, N411, N410, N409, N408, N407, N406, N405, N404, N403, 
N402, N401, N400, N399, N398, N397, N396, N395, N394}),
    .ADDRA({rhs_array_muxed32[8], rhs_array_muxed32[7], rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], 
rhs_array_muxed32[2], rhs_array_muxed32[1], rhs_array_muxed32[0], \NLW_Mram_mem7_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem7_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem7_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem7_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem7_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem7_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem7_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem7_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem7_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem7_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem7_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem7_DIB<31>_UNCONNECTED , \NLW_Mram_mem7_DIB<30>_UNCONNECTED , \NLW_Mram_mem7_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<28>_UNCONNECTED , \NLW_Mram_mem7_DIB<27>_UNCONNECTED , \NLW_Mram_mem7_DIB<26>_UNCONNECTED , \NLW_Mram_mem7_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<24>_UNCONNECTED , \NLW_Mram_mem7_DIB<23>_UNCONNECTED , \NLW_Mram_mem7_DIB<22>_UNCONNECTED , \NLW_Mram_mem7_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<20>_UNCONNECTED , \NLW_Mram_mem7_DIB<19>_UNCONNECTED , \NLW_Mram_mem7_DIB<18>_UNCONNECTED , \NLW_Mram_mem7_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<16>_UNCONNECTED , \NLW_Mram_mem7_DIB<15>_UNCONNECTED , \NLW_Mram_mem7_DIB<14>_UNCONNECTED , \NLW_Mram_mem7_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<12>_UNCONNECTED , \NLW_Mram_mem7_DIB<11>_UNCONNECTED , \NLW_Mram_mem7_DIB<10>_UNCONNECTED , \NLW_Mram_mem7_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<8>_UNCONNECTED , \NLW_Mram_mem7_DIB<7>_UNCONNECTED , \NLW_Mram_mem7_DIB<6>_UNCONNECTED , \NLW_Mram_mem7_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<4>_UNCONNECTED , \NLW_Mram_mem7_DIB<3>_UNCONNECTED , \NLW_Mram_mem7_DIB<2>_UNCONNECTED , \NLW_Mram_mem7_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem7_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem7_DOPA<3>_UNCONNECTED , \NLW_Mram_mem7_DOPA<2>_UNCONNECTED , \NLW_Mram_mem7_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem7_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem7_DIPB<3>_UNCONNECTED , \NLW_Mram_mem7_DIPB<2>_UNCONNECTED , \NLW_Mram_mem7_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem7_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem7_DOPB<3>_UNCONNECTED , \NLW_Mram_mem7_DOPB<2>_UNCONNECTED , \NLW_Mram_mem7_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem7_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem7_DOB<31>_UNCONNECTED , \NLW_Mram_mem7_DOB<30>_UNCONNECTED , \NLW_Mram_mem7_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<28>_UNCONNECTED , \NLW_Mram_mem7_DOB<27>_UNCONNECTED , \NLW_Mram_mem7_DOB<26>_UNCONNECTED , \NLW_Mram_mem7_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<24>_UNCONNECTED , \NLW_Mram_mem7_DOB<23>_UNCONNECTED , \NLW_Mram_mem7_DOB<22>_UNCONNECTED , \NLW_Mram_mem7_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<20>_UNCONNECTED , \NLW_Mram_mem7_DOB<19>_UNCONNECTED , \NLW_Mram_mem7_DOB<18>_UNCONNECTED , \NLW_Mram_mem7_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<16>_UNCONNECTED , \NLW_Mram_mem7_DOB<15>_UNCONNECTED , \NLW_Mram_mem7_DOB<14>_UNCONNECTED , \NLW_Mram_mem7_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<12>_UNCONNECTED , \NLW_Mram_mem7_DOB<11>_UNCONNECTED , \NLW_Mram_mem7_DOB<10>_UNCONNECTED , \NLW_Mram_mem7_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<8>_UNCONNECTED , \NLW_Mram_mem7_DOB<7>_UNCONNECTED , \NLW_Mram_mem7_DOB<6>_UNCONNECTED , \NLW_Mram_mem7_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<4>_UNCONNECTED , \NLW_Mram_mem7_DOB<3>_UNCONNECTED , \NLW_Mram_mem7_DOB<2>_UNCONNECTED , \NLW_Mram_mem7_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem7_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem7_WEB<3>_UNCONNECTED , \NLW_Mram_mem7_WEB<2>_UNCONNECTED , \NLW_Mram_mem7_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem7_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed33[31], rhs_array_muxed33[30], rhs_array_muxed33[29], rhs_array_muxed33[28], rhs_array_muxed33[27], rhs_array_muxed33[26], 
rhs_array_muxed33[25], rhs_array_muxed33[24], rhs_array_muxed33[23], rhs_array_muxed33[22], rhs_array_muxed33[21], rhs_array_muxed33[20], 
rhs_array_muxed33[19], rhs_array_muxed33[18], rhs_array_muxed33[17], rhs_array_muxed33[16], rhs_array_muxed33[15], rhs_array_muxed33[14], 
rhs_array_muxed33[13], rhs_array_muxed33[12], rhs_array_muxed33[11], rhs_array_muxed33[10], rhs_array_muxed33[9], rhs_array_muxed33[8], 
rhs_array_muxed33[7], rhs_array_muxed33[6], rhs_array_muxed33[5], rhs_array_muxed33[4], rhs_array_muxed33[3], rhs_array_muxed33[2], 
rhs_array_muxed33[1], rhs_array_muxed33[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem5 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem5_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem5_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem5_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem5_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1]}),
    .WEA({write_ctrl19_3463, write_ctrl18_3462, write_ctrl17_3461, write_ctrl16_3460}),
    .DOA({N297, N296, N295, N294, N293, N292, N291, N290, N289, N288, N287, N286, N285, N284, N283, N282, N281, N280, N279, N278, N277, N276, N275, 
N274, N273, N272, N271, N270, N269, N268, N267, N266}),
    .ADDRA({rhs_array_muxed32[8], rhs_array_muxed32[7], rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], 
rhs_array_muxed32[2], rhs_array_muxed32[1], rhs_array_muxed32[0], \NLW_Mram_mem5_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem5_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem5_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem5_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem5_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem5_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem5_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem5_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem5_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem5_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem5_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem5_DIB<31>_UNCONNECTED , \NLW_Mram_mem5_DIB<30>_UNCONNECTED , \NLW_Mram_mem5_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<28>_UNCONNECTED , \NLW_Mram_mem5_DIB<27>_UNCONNECTED , \NLW_Mram_mem5_DIB<26>_UNCONNECTED , \NLW_Mram_mem5_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<24>_UNCONNECTED , \NLW_Mram_mem5_DIB<23>_UNCONNECTED , \NLW_Mram_mem5_DIB<22>_UNCONNECTED , \NLW_Mram_mem5_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<20>_UNCONNECTED , \NLW_Mram_mem5_DIB<19>_UNCONNECTED , \NLW_Mram_mem5_DIB<18>_UNCONNECTED , \NLW_Mram_mem5_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<16>_UNCONNECTED , \NLW_Mram_mem5_DIB<15>_UNCONNECTED , \NLW_Mram_mem5_DIB<14>_UNCONNECTED , \NLW_Mram_mem5_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<12>_UNCONNECTED , \NLW_Mram_mem5_DIB<11>_UNCONNECTED , \NLW_Mram_mem5_DIB<10>_UNCONNECTED , \NLW_Mram_mem5_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<8>_UNCONNECTED , \NLW_Mram_mem5_DIB<7>_UNCONNECTED , \NLW_Mram_mem5_DIB<6>_UNCONNECTED , \NLW_Mram_mem5_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<4>_UNCONNECTED , \NLW_Mram_mem5_DIB<3>_UNCONNECTED , \NLW_Mram_mem5_DIB<2>_UNCONNECTED , \NLW_Mram_mem5_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem5_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem5_DOPA<3>_UNCONNECTED , \NLW_Mram_mem5_DOPA<2>_UNCONNECTED , \NLW_Mram_mem5_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem5_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem5_DIPB<3>_UNCONNECTED , \NLW_Mram_mem5_DIPB<2>_UNCONNECTED , \NLW_Mram_mem5_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem5_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem5_DOPB<3>_UNCONNECTED , \NLW_Mram_mem5_DOPB<2>_UNCONNECTED , \NLW_Mram_mem5_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem5_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem5_DOB<31>_UNCONNECTED , \NLW_Mram_mem5_DOB<30>_UNCONNECTED , \NLW_Mram_mem5_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<28>_UNCONNECTED , \NLW_Mram_mem5_DOB<27>_UNCONNECTED , \NLW_Mram_mem5_DOB<26>_UNCONNECTED , \NLW_Mram_mem5_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<24>_UNCONNECTED , \NLW_Mram_mem5_DOB<23>_UNCONNECTED , \NLW_Mram_mem5_DOB<22>_UNCONNECTED , \NLW_Mram_mem5_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<20>_UNCONNECTED , \NLW_Mram_mem5_DOB<19>_UNCONNECTED , \NLW_Mram_mem5_DOB<18>_UNCONNECTED , \NLW_Mram_mem5_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<16>_UNCONNECTED , \NLW_Mram_mem5_DOB<15>_UNCONNECTED , \NLW_Mram_mem5_DOB<14>_UNCONNECTED , \NLW_Mram_mem5_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<12>_UNCONNECTED , \NLW_Mram_mem5_DOB<11>_UNCONNECTED , \NLW_Mram_mem5_DOB<10>_UNCONNECTED , \NLW_Mram_mem5_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<8>_UNCONNECTED , \NLW_Mram_mem5_DOB<7>_UNCONNECTED , \NLW_Mram_mem5_DOB<6>_UNCONNECTED , \NLW_Mram_mem5_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<4>_UNCONNECTED , \NLW_Mram_mem5_DOB<3>_UNCONNECTED , \NLW_Mram_mem5_DOB<2>_UNCONNECTED , \NLW_Mram_mem5_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem5_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem5_WEB<3>_UNCONNECTED , \NLW_Mram_mem5_WEB<2>_UNCONNECTED , \NLW_Mram_mem5_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem5_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed33[31], rhs_array_muxed33[30], rhs_array_muxed33[29], rhs_array_muxed33[28], rhs_array_muxed33[27], rhs_array_muxed33[26], 
rhs_array_muxed33[25], rhs_array_muxed33[24], rhs_array_muxed33[23], rhs_array_muxed33[22], rhs_array_muxed33[21], rhs_array_muxed33[20], 
rhs_array_muxed33[19], rhs_array_muxed33[18], rhs_array_muxed33[17], rhs_array_muxed33[16], rhs_array_muxed33[15], rhs_array_muxed33[14], 
rhs_array_muxed33[13], rhs_array_muxed33[12], rhs_array_muxed33[11], rhs_array_muxed33[10], rhs_array_muxed33[9], rhs_array_muxed33[8], 
rhs_array_muxed33[7], rhs_array_muxed33[6], rhs_array_muxed33[5], rhs_array_muxed33[4], rhs_array_muxed33[3], rhs_array_muxed33[2], 
rhs_array_muxed33[1], rhs_array_muxed33[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem6 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem6_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem6_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem6_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem6_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1]}),
    .WEA({write_ctrl23_3467, write_ctrl22_3466, write_ctrl21_3465, write_ctrl20_3464}),
    .DOA({N361, N360, N359, N358, N357, N356, N355, N354, N353, N352, N351, N350, N349, N348, N347, N346, N345, N344, N343, N342, N341, N340, N339, 
N338, N337, N336, N335, N334, N333, N332, N331, N330}),
    .ADDRA({rhs_array_muxed32[8], rhs_array_muxed32[7], rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], 
rhs_array_muxed32[2], rhs_array_muxed32[1], rhs_array_muxed32[0], \NLW_Mram_mem6_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem6_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem6_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem6_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem6_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem6_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem6_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem6_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem6_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem6_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem6_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem6_DIB<31>_UNCONNECTED , \NLW_Mram_mem6_DIB<30>_UNCONNECTED , \NLW_Mram_mem6_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<28>_UNCONNECTED , \NLW_Mram_mem6_DIB<27>_UNCONNECTED , \NLW_Mram_mem6_DIB<26>_UNCONNECTED , \NLW_Mram_mem6_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<24>_UNCONNECTED , \NLW_Mram_mem6_DIB<23>_UNCONNECTED , \NLW_Mram_mem6_DIB<22>_UNCONNECTED , \NLW_Mram_mem6_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<20>_UNCONNECTED , \NLW_Mram_mem6_DIB<19>_UNCONNECTED , \NLW_Mram_mem6_DIB<18>_UNCONNECTED , \NLW_Mram_mem6_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<16>_UNCONNECTED , \NLW_Mram_mem6_DIB<15>_UNCONNECTED , \NLW_Mram_mem6_DIB<14>_UNCONNECTED , \NLW_Mram_mem6_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<12>_UNCONNECTED , \NLW_Mram_mem6_DIB<11>_UNCONNECTED , \NLW_Mram_mem6_DIB<10>_UNCONNECTED , \NLW_Mram_mem6_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<8>_UNCONNECTED , \NLW_Mram_mem6_DIB<7>_UNCONNECTED , \NLW_Mram_mem6_DIB<6>_UNCONNECTED , \NLW_Mram_mem6_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<4>_UNCONNECTED , \NLW_Mram_mem6_DIB<3>_UNCONNECTED , \NLW_Mram_mem6_DIB<2>_UNCONNECTED , \NLW_Mram_mem6_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem6_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem6_DOPA<3>_UNCONNECTED , \NLW_Mram_mem6_DOPA<2>_UNCONNECTED , \NLW_Mram_mem6_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem6_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem6_DIPB<3>_UNCONNECTED , \NLW_Mram_mem6_DIPB<2>_UNCONNECTED , \NLW_Mram_mem6_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem6_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem6_DOPB<3>_UNCONNECTED , \NLW_Mram_mem6_DOPB<2>_UNCONNECTED , \NLW_Mram_mem6_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem6_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem6_DOB<31>_UNCONNECTED , \NLW_Mram_mem6_DOB<30>_UNCONNECTED , \NLW_Mram_mem6_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<28>_UNCONNECTED , \NLW_Mram_mem6_DOB<27>_UNCONNECTED , \NLW_Mram_mem6_DOB<26>_UNCONNECTED , \NLW_Mram_mem6_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<24>_UNCONNECTED , \NLW_Mram_mem6_DOB<23>_UNCONNECTED , \NLW_Mram_mem6_DOB<22>_UNCONNECTED , \NLW_Mram_mem6_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<20>_UNCONNECTED , \NLW_Mram_mem6_DOB<19>_UNCONNECTED , \NLW_Mram_mem6_DOB<18>_UNCONNECTED , \NLW_Mram_mem6_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<16>_UNCONNECTED , \NLW_Mram_mem6_DOB<15>_UNCONNECTED , \NLW_Mram_mem6_DOB<14>_UNCONNECTED , \NLW_Mram_mem6_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<12>_UNCONNECTED , \NLW_Mram_mem6_DOB<11>_UNCONNECTED , \NLW_Mram_mem6_DOB<10>_UNCONNECTED , \NLW_Mram_mem6_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<8>_UNCONNECTED , \NLW_Mram_mem6_DOB<7>_UNCONNECTED , \NLW_Mram_mem6_DOB<6>_UNCONNECTED , \NLW_Mram_mem6_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<4>_UNCONNECTED , \NLW_Mram_mem6_DOB<3>_UNCONNECTED , \NLW_Mram_mem6_DOB<2>_UNCONNECTED , \NLW_Mram_mem6_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem6_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem6_WEB<3>_UNCONNECTED , \NLW_Mram_mem6_WEB<2>_UNCONNECTED , \NLW_Mram_mem6_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem6_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed33[31], rhs_array_muxed33[30], rhs_array_muxed33[29], rhs_array_muxed33[28], rhs_array_muxed33[27], rhs_array_muxed33[26], 
rhs_array_muxed33[25], rhs_array_muxed33[24], rhs_array_muxed33[23], rhs_array_muxed33[22], rhs_array_muxed33[21], rhs_array_muxed33[20], 
rhs_array_muxed33[19], rhs_array_muxed33[18], rhs_array_muxed33[17], rhs_array_muxed33[16], rhs_array_muxed33[15], rhs_array_muxed33[14], 
rhs_array_muxed33[13], rhs_array_muxed33[12], rhs_array_muxed33[11], rhs_array_muxed33[10], rhs_array_muxed33[9], rhs_array_muxed33[8], 
rhs_array_muxed33[7], rhs_array_muxed33[6], rhs_array_muxed33[5], rhs_array_muxed33[4], rhs_array_muxed33[3], rhs_array_muxed33[2], 
rhs_array_muxed33[1], rhs_array_muxed33[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_mem8 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_mem8_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_mem8_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_mem8_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_mem8_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1]}),
    .WEA({write_ctrl31_3475, write_ctrl30_3474, write_ctrl29_3473, write_ctrl28_3472}),
    .DOA({N489, N488, N487, N486, N485, N484, N483, N482, N481, N480, N479, N478, N477, N476, N475, N474, N473, N472, N471, N470, N469, N468, N467, 
N466, N465, N464, N463, N462, N461, N460, N459, N458}),
    .ADDRA({rhs_array_muxed32[8], rhs_array_muxed32[7], rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], 
rhs_array_muxed32[2], rhs_array_muxed32[1], rhs_array_muxed32[0], \NLW_Mram_mem8_ADDRA<4>_UNCONNECTED , \NLW_Mram_mem8_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_mem8_ADDRA<2>_UNCONNECTED , \NLW_Mram_mem8_ADDRA<1>_UNCONNECTED , \NLW_Mram_mem8_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_mem8_ADDRB<13>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<12>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_mem8_ADDRB<10>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<9>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_mem8_ADDRB<7>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<6>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<5>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<4>_UNCONNECTED 
, \NLW_Mram_mem8_ADDRB<3>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<2>_UNCONNECTED , \NLW_Mram_mem8_ADDRB<1>_UNCONNECTED , 
\NLW_Mram_mem8_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_mem8_DIB<31>_UNCONNECTED , \NLW_Mram_mem8_DIB<30>_UNCONNECTED , \NLW_Mram_mem8_DIB<29>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<28>_UNCONNECTED , \NLW_Mram_mem8_DIB<27>_UNCONNECTED , \NLW_Mram_mem8_DIB<26>_UNCONNECTED , \NLW_Mram_mem8_DIB<25>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<24>_UNCONNECTED , \NLW_Mram_mem8_DIB<23>_UNCONNECTED , \NLW_Mram_mem8_DIB<22>_UNCONNECTED , \NLW_Mram_mem8_DIB<21>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<20>_UNCONNECTED , \NLW_Mram_mem8_DIB<19>_UNCONNECTED , \NLW_Mram_mem8_DIB<18>_UNCONNECTED , \NLW_Mram_mem8_DIB<17>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<16>_UNCONNECTED , \NLW_Mram_mem8_DIB<15>_UNCONNECTED , \NLW_Mram_mem8_DIB<14>_UNCONNECTED , \NLW_Mram_mem8_DIB<13>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<12>_UNCONNECTED , \NLW_Mram_mem8_DIB<11>_UNCONNECTED , \NLW_Mram_mem8_DIB<10>_UNCONNECTED , \NLW_Mram_mem8_DIB<9>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<8>_UNCONNECTED , \NLW_Mram_mem8_DIB<7>_UNCONNECTED , \NLW_Mram_mem8_DIB<6>_UNCONNECTED , \NLW_Mram_mem8_DIB<5>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<4>_UNCONNECTED , \NLW_Mram_mem8_DIB<3>_UNCONNECTED , \NLW_Mram_mem8_DIB<2>_UNCONNECTED , \NLW_Mram_mem8_DIB<1>_UNCONNECTED , 
\NLW_Mram_mem8_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_mem8_DOPA<3>_UNCONNECTED , \NLW_Mram_mem8_DOPA<2>_UNCONNECTED , \NLW_Mram_mem8_DOPA<1>_UNCONNECTED , 
\NLW_Mram_mem8_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_mem8_DIPB<3>_UNCONNECTED , \NLW_Mram_mem8_DIPB<2>_UNCONNECTED , \NLW_Mram_mem8_DIPB<1>_UNCONNECTED , 
\NLW_Mram_mem8_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_mem8_DOPB<3>_UNCONNECTED , \NLW_Mram_mem8_DOPB<2>_UNCONNECTED , \NLW_Mram_mem8_DOPB<1>_UNCONNECTED , 
\NLW_Mram_mem8_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_mem8_DOB<31>_UNCONNECTED , \NLW_Mram_mem8_DOB<30>_UNCONNECTED , \NLW_Mram_mem8_DOB<29>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<28>_UNCONNECTED , \NLW_Mram_mem8_DOB<27>_UNCONNECTED , \NLW_Mram_mem8_DOB<26>_UNCONNECTED , \NLW_Mram_mem8_DOB<25>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<24>_UNCONNECTED , \NLW_Mram_mem8_DOB<23>_UNCONNECTED , \NLW_Mram_mem8_DOB<22>_UNCONNECTED , \NLW_Mram_mem8_DOB<21>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<20>_UNCONNECTED , \NLW_Mram_mem8_DOB<19>_UNCONNECTED , \NLW_Mram_mem8_DOB<18>_UNCONNECTED , \NLW_Mram_mem8_DOB<17>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<16>_UNCONNECTED , \NLW_Mram_mem8_DOB<15>_UNCONNECTED , \NLW_Mram_mem8_DOB<14>_UNCONNECTED , \NLW_Mram_mem8_DOB<13>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<12>_UNCONNECTED , \NLW_Mram_mem8_DOB<11>_UNCONNECTED , \NLW_Mram_mem8_DOB<10>_UNCONNECTED , \NLW_Mram_mem8_DOB<9>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<8>_UNCONNECTED , \NLW_Mram_mem8_DOB<7>_UNCONNECTED , \NLW_Mram_mem8_DOB<6>_UNCONNECTED , \NLW_Mram_mem8_DOB<5>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<4>_UNCONNECTED , \NLW_Mram_mem8_DOB<3>_UNCONNECTED , \NLW_Mram_mem8_DOB<2>_UNCONNECTED , \NLW_Mram_mem8_DOB<1>_UNCONNECTED , 
\NLW_Mram_mem8_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_mem8_WEB<3>_UNCONNECTED , \NLW_Mram_mem8_WEB<2>_UNCONNECTED , \NLW_Mram_mem8_WEB<1>_UNCONNECTED , 
\NLW_Mram_mem8_WEB<0>_UNCONNECTED }),
    .DIA({rhs_array_muxed33[31], rhs_array_muxed33[30], rhs_array_muxed33[29], rhs_array_muxed33[28], rhs_array_muxed33[27], rhs_array_muxed33[26], 
rhs_array_muxed33[25], rhs_array_muxed33[24], rhs_array_muxed33[23], rhs_array_muxed33[22], rhs_array_muxed33[21], rhs_array_muxed33[20], 
rhs_array_muxed33[19], rhs_array_muxed33[18], rhs_array_muxed33[17], rhs_array_muxed33[16], rhs_array_muxed33[15], rhs_array_muxed33[14], 
rhs_array_muxed33[13], rhs_array_muxed33[12], rhs_array_muxed33[11], rhs_array_muxed33[10], rhs_array_muxed33[9], rhs_array_muxed33[8], 
rhs_array_muxed33[7], rhs_array_muxed33[6], rhs_array_muxed33[5], rhs_array_muxed33[4], rhs_array_muxed33[3], rhs_array_muxed33[2], 
rhs_array_muxed33[1], rhs_array_muxed33[0]})
  );
  RAMB16BWER #(
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 18 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_tag_mem1 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_tag_mem1_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_tag_mem1_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_tag_mem1_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_tag_mem1_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({\NLW_Mram_tag_mem1_DIPA<3>_UNCONNECTED , \NLW_Mram_tag_mem1_DIPA<2>_UNCONNECTED , rhs_array_muxed32[28], rhs_array_muxed32[27]}),
    .WEA({basesoc_tag_port_we, basesoc_tag_port_we, basesoc_tag_port_we, basesoc_tag_port_we}),
    .DOA({\NLW_Mram_tag_mem1_DOA<31>_UNCONNECTED , \NLW_Mram_tag_mem1_DOA<30>_UNCONNECTED , \NLW_Mram_tag_mem1_DOA<29>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOA<28>_UNCONNECTED , \NLW_Mram_tag_mem1_DOA<27>_UNCONNECTED , \NLW_Mram_tag_mem1_DOA<26>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOA<25>_UNCONNECTED , \NLW_Mram_tag_mem1_DOA<24>_UNCONNECTED , \NLW_Mram_tag_mem1_DOA<23>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOA<22>_UNCONNECTED , \NLW_Mram_tag_mem1_DOA<21>_UNCONNECTED , \NLW_Mram_tag_mem1_DOA<20>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOA<19>_UNCONNECTED , \NLW_Mram_tag_mem1_DOA<18>_UNCONNECTED , \NLW_Mram_tag_mem1_DOA<17>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOA<16>_UNCONNECTED , _n4067[15], _n4067[14], _n4067[13], _n4067[12], _n4067[11], _n4067[10], _n4067[9], _n4067[8], _n4067[7], 
_n4067[6], _n4067[5], _n4067[4], _n4067[3], _n4067[2], _n4067[1], _n4067[0]}),
    .ADDRA({rhs_array_muxed32[10], rhs_array_muxed32[9], rhs_array_muxed32[8], rhs_array_muxed32[7], rhs_array_muxed32[6], rhs_array_muxed32[5], 
rhs_array_muxed32[4], rhs_array_muxed32[3], rhs_array_muxed32[2], rhs_array_muxed32[1], \NLW_Mram_tag_mem1_ADDRA<3>_UNCONNECTED , 
\NLW_Mram_tag_mem1_ADDRA<2>_UNCONNECTED , \NLW_Mram_tag_mem1_ADDRA<1>_UNCONNECTED , \NLW_Mram_tag_mem1_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_tag_mem1_ADDRB<13>_UNCONNECTED , \NLW_Mram_tag_mem1_ADDRB<12>_UNCONNECTED , \NLW_Mram_tag_mem1_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_tag_mem1_ADDRB<10>_UNCONNECTED , \NLW_Mram_tag_mem1_ADDRB<9>_UNCONNECTED , \NLW_Mram_tag_mem1_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_tag_mem1_ADDRB<7>_UNCONNECTED , \NLW_Mram_tag_mem1_ADDRB<6>_UNCONNECTED , \NLW_Mram_tag_mem1_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_tag_mem1_ADDRB<4>_UNCONNECTED , \NLW_Mram_tag_mem1_ADDRB<3>_UNCONNECTED , \NLW_Mram_tag_mem1_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_tag_mem1_ADDRB<1>_UNCONNECTED , \NLW_Mram_tag_mem1_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_tag_mem1_DIB<31>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<30>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<29>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIB<28>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<27>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<26>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIB<25>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<24>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<23>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIB<22>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<21>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<20>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIB<19>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<18>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<17>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIB<16>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<15>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<14>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIB<13>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<12>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<11>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIB<10>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<9>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<8>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIB<7>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<6>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<5>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIB<4>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<3>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<2>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIB<1>_UNCONNECTED , \NLW_Mram_tag_mem1_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_tag_mem1_DOPA<3>_UNCONNECTED , \NLW_Mram_tag_mem1_DOPA<2>_UNCONNECTED , _n4067[17], _n4067[16]}),
    .DIPB({\NLW_Mram_tag_mem1_DIPB<3>_UNCONNECTED , \NLW_Mram_tag_mem1_DIPB<2>_UNCONNECTED , \NLW_Mram_tag_mem1_DIPB<1>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_tag_mem1_DOPB<3>_UNCONNECTED , \NLW_Mram_tag_mem1_DOPB<2>_UNCONNECTED , \NLW_Mram_tag_mem1_DOPB<1>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_tag_mem1_DOB<31>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<30>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<29>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOB<28>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<27>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<26>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOB<25>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<24>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<23>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOB<22>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<21>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<20>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOB<19>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<18>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<17>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOB<16>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<15>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<14>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOB<13>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<12>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<11>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOB<10>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<9>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<8>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOB<7>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<6>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<5>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOB<4>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<3>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<2>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DOB<1>_UNCONNECTED , \NLW_Mram_tag_mem1_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_tag_mem1_WEB<3>_UNCONNECTED , \NLW_Mram_tag_mem1_WEB<2>_UNCONNECTED , \NLW_Mram_tag_mem1_WEB<1>_UNCONNECTED , 
\NLW_Mram_tag_mem1_WEB<0>_UNCONNECTED }),
    .DIA({\NLW_Mram_tag_mem1_DIA<31>_UNCONNECTED , \NLW_Mram_tag_mem1_DIA<30>_UNCONNECTED , \NLW_Mram_tag_mem1_DIA<29>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIA<28>_UNCONNECTED , \NLW_Mram_tag_mem1_DIA<27>_UNCONNECTED , \NLW_Mram_tag_mem1_DIA<26>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIA<25>_UNCONNECTED , \NLW_Mram_tag_mem1_DIA<24>_UNCONNECTED , \NLW_Mram_tag_mem1_DIA<23>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIA<22>_UNCONNECTED , \NLW_Mram_tag_mem1_DIA<21>_UNCONNECTED , \NLW_Mram_tag_mem1_DIA<20>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIA<19>_UNCONNECTED , \NLW_Mram_tag_mem1_DIA<18>_UNCONNECTED , \NLW_Mram_tag_mem1_DIA<17>_UNCONNECTED , 
\NLW_Mram_tag_mem1_DIA<16>_UNCONNECTED , rhs_array_muxed32[26], rhs_array_muxed32[25], rhs_array_muxed32[24], rhs_array_muxed32[23], 
rhs_array_muxed32[22], rhs_array_muxed32[21], rhs_array_muxed32[20], rhs_array_muxed32[19], rhs_array_muxed32[18], rhs_array_muxed32[17], 
rhs_array_muxed32[16], rhs_array_muxed32[15], rhs_array_muxed32[14], rhs_array_muxed32[13], rhs_array_muxed32[12], rhs_array_muxed32[11]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_data_mem1 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_data_mem1_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_data_mem1_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_data_mem1_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_data_mem1_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1]}),
    .WEA({write_ctrl35_3747, write_ctrl34_3746, write_ctrl33_3745, write_ctrl32_3744}),
    .DOA({N558, N557, N556, N555, N554, N553, N552, N551, N550, N549, N548, N547, N546, N545, N544, N543, N542, N541, N540, N539, N538, N537, N536, 
N535, N534, N533, N532, N531, N530, N529, N528, N527}),
    .ADDRA({rhs_array_muxed32[9], rhs_array_muxed32[8], rhs_array_muxed32[7], rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], 
rhs_array_muxed32[3], rhs_array_muxed32[2], rhs_array_muxed32[1], \NLW_Mram_data_mem1_ADDRA<4>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRA<3>_UNCONNECTED 
, \NLW_Mram_data_mem1_ADDRA<2>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRA<1>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_data_mem1_ADDRB<13>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<12>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_data_mem1_ADDRB<10>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<9>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_data_mem1_ADDRB<7>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<6>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_data_mem1_ADDRB<4>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<3>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_data_mem1_ADDRB<1>_UNCONNECTED , \NLW_Mram_data_mem1_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_data_mem1_DIB<31>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<30>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<29>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<28>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<27>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<26>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<25>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<24>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<23>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<22>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<21>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<20>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<19>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<18>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<17>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<16>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<15>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<14>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<13>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<12>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<11>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<10>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<9>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<8>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<7>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<6>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<5>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<4>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<3>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<2>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIB<1>_UNCONNECTED , \NLW_Mram_data_mem1_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_data_mem1_DOPA<3>_UNCONNECTED , \NLW_Mram_data_mem1_DOPA<2>_UNCONNECTED , \NLW_Mram_data_mem1_DOPA<1>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_data_mem1_DIPB<3>_UNCONNECTED , \NLW_Mram_data_mem1_DIPB<2>_UNCONNECTED , \NLW_Mram_data_mem1_DIPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem1_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_data_mem1_DOPB<3>_UNCONNECTED , \NLW_Mram_data_mem1_DOPB<2>_UNCONNECTED , \NLW_Mram_data_mem1_DOPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_data_mem1_DOB<31>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<30>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<29>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<28>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<27>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<26>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<25>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<24>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<23>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<22>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<21>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<20>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<19>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<18>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<17>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<16>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<15>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<14>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<13>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<12>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<11>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<10>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<9>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<8>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<7>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<6>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<5>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<4>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<3>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<2>_UNCONNECTED , 
\NLW_Mram_data_mem1_DOB<1>_UNCONNECTED , \NLW_Mram_data_mem1_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_data_mem1_WEB<3>_UNCONNECTED , \NLW_Mram_data_mem1_WEB<2>_UNCONNECTED , \NLW_Mram_data_mem1_WEB<1>_UNCONNECTED , 
\NLW_Mram_data_mem1_WEB<0>_UNCONNECTED }),
    .DIA({basesoc_data_port_dat_w[31], basesoc_data_port_dat_w[30], basesoc_data_port_dat_w[29], basesoc_data_port_dat_w[28], 
basesoc_data_port_dat_w[27], basesoc_data_port_dat_w[26], basesoc_data_port_dat_w[25], basesoc_data_port_dat_w[24], basesoc_data_port_dat_w[23], 
basesoc_data_port_dat_w[22], basesoc_data_port_dat_w[21], basesoc_data_port_dat_w[20], basesoc_data_port_dat_w[19], basesoc_data_port_dat_w[18], 
basesoc_data_port_dat_w[17], basesoc_data_port_dat_w[16], basesoc_data_port_dat_w[15], basesoc_data_port_dat_w[14], basesoc_data_port_dat_w[13], 
basesoc_data_port_dat_w[12], basesoc_data_port_dat_w[11], basesoc_data_port_dat_w[10], basesoc_data_port_dat_w[9], basesoc_data_port_dat_w[8], 
basesoc_data_port_dat_w[7], basesoc_data_port_dat_w[6], basesoc_data_port_dat_w[5], basesoc_data_port_dat_w[4], basesoc_data_port_dat_w[3], 
basesoc_data_port_dat_w[2], basesoc_data_port_dat_w[1], basesoc_data_port_dat_w[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_data_mem2 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_data_mem2_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_data_mem2_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_data_mem2_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_data_mem2_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1]}),
    .WEA({write_ctrl43_3755, write_ctrl42_3754, write_ctrl41_3753, write_ctrl40_3752}),
    .DOA({N622, N621, N620, N619, N618, N617, N616, N615, N614, N613, N612, N611, N610, N609, N608, N607, N606, N605, N604, N603, N602, N601, N600, 
N599, N598, N597, N596, N595, N594, N593, N592, N591}),
    .ADDRA({rhs_array_muxed32[9], rhs_array_muxed32[8], rhs_array_muxed32[7], rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], 
rhs_array_muxed32[3], rhs_array_muxed32[2], rhs_array_muxed32[1], \NLW_Mram_data_mem2_ADDRA<4>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRA<3>_UNCONNECTED 
, \NLW_Mram_data_mem2_ADDRA<2>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRA<1>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_data_mem2_ADDRB<13>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<12>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_data_mem2_ADDRB<10>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<9>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_data_mem2_ADDRB<7>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<6>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_data_mem2_ADDRB<4>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<3>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_data_mem2_ADDRB<1>_UNCONNECTED , \NLW_Mram_data_mem2_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_data_mem2_DIB<31>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<30>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<29>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<28>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<27>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<26>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<25>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<24>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<23>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<22>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<21>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<20>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<19>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<18>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<17>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<16>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<15>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<14>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<13>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<12>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<11>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<10>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<9>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<8>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<7>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<6>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<5>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<4>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<3>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<2>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIB<1>_UNCONNECTED , \NLW_Mram_data_mem2_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_data_mem2_DOPA<3>_UNCONNECTED , \NLW_Mram_data_mem2_DOPA<2>_UNCONNECTED , \NLW_Mram_data_mem2_DOPA<1>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_data_mem2_DIPB<3>_UNCONNECTED , \NLW_Mram_data_mem2_DIPB<2>_UNCONNECTED , \NLW_Mram_data_mem2_DIPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem2_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_data_mem2_DOPB<3>_UNCONNECTED , \NLW_Mram_data_mem2_DOPB<2>_UNCONNECTED , \NLW_Mram_data_mem2_DOPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_data_mem2_DOB<31>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<30>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<29>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<28>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<27>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<26>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<25>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<24>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<23>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<22>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<21>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<20>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<19>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<18>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<17>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<16>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<15>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<14>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<13>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<12>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<11>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<10>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<9>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<8>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<7>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<6>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<5>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<4>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<3>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<2>_UNCONNECTED , 
\NLW_Mram_data_mem2_DOB<1>_UNCONNECTED , \NLW_Mram_data_mem2_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_data_mem2_WEB<3>_UNCONNECTED , \NLW_Mram_data_mem2_WEB<2>_UNCONNECTED , \NLW_Mram_data_mem2_WEB<1>_UNCONNECTED , 
\NLW_Mram_data_mem2_WEB<0>_UNCONNECTED }),
    .DIA({basesoc_data_port_dat_w[31], basesoc_data_port_dat_w[30], basesoc_data_port_dat_w[29], basesoc_data_port_dat_w[28], 
basesoc_data_port_dat_w[27], basesoc_data_port_dat_w[26], basesoc_data_port_dat_w[25], basesoc_data_port_dat_w[24], basesoc_data_port_dat_w[23], 
basesoc_data_port_dat_w[22], basesoc_data_port_dat_w[21], basesoc_data_port_dat_w[20], basesoc_data_port_dat_w[19], basesoc_data_port_dat_w[18], 
basesoc_data_port_dat_w[17], basesoc_data_port_dat_w[16], basesoc_data_port_dat_w[15], basesoc_data_port_dat_w[14], basesoc_data_port_dat_w[13], 
basesoc_data_port_dat_w[12], basesoc_data_port_dat_w[11], basesoc_data_port_dat_w[10], basesoc_data_port_dat_w[9], basesoc_data_port_dat_w[8], 
basesoc_data_port_dat_w[7], basesoc_data_port_dat_w[6], basesoc_data_port_dat_w[5], basesoc_data_port_dat_w[4], basesoc_data_port_dat_w[3], 
basesoc_data_port_dat_w[2], basesoc_data_port_dat_w[1], basesoc_data_port_dat_w[0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_data_mem3 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_data_mem3_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_data_mem3_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_data_mem3_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_data_mem3_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1]}),
    .WEA({write_ctrl39_3751, write_ctrl38_3750, write_ctrl37_3749, write_ctrl36_3748}),
    .DOA({N686, N685, N684, N683, N682, N681, N680, N679, N678, N677, N676, N675, N674, N673, N672, N671, N670, N669, N668, N667, N666, N665, N664, 
N663, N662, N661, N660, N659, N658, N657, N656, N655}),
    .ADDRA({rhs_array_muxed32[9], rhs_array_muxed32[8], rhs_array_muxed32[7], rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], 
rhs_array_muxed32[3], rhs_array_muxed32[2], rhs_array_muxed32[1], \NLW_Mram_data_mem3_ADDRA<4>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRA<3>_UNCONNECTED 
, \NLW_Mram_data_mem3_ADDRA<2>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRA<1>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_data_mem3_ADDRB<13>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<12>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_data_mem3_ADDRB<10>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<9>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_data_mem3_ADDRB<7>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<6>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_data_mem3_ADDRB<4>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<3>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_data_mem3_ADDRB<1>_UNCONNECTED , \NLW_Mram_data_mem3_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_data_mem3_DIB<31>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<30>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<29>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<28>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<27>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<26>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<25>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<24>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<23>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<22>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<21>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<20>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<19>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<18>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<17>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<16>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<15>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<14>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<13>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<12>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<11>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<10>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<9>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<8>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<7>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<6>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<5>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<4>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<3>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<2>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIB<1>_UNCONNECTED , \NLW_Mram_data_mem3_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_data_mem3_DOPA<3>_UNCONNECTED , \NLW_Mram_data_mem3_DOPA<2>_UNCONNECTED , \NLW_Mram_data_mem3_DOPA<1>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_data_mem3_DIPB<3>_UNCONNECTED , \NLW_Mram_data_mem3_DIPB<2>_UNCONNECTED , \NLW_Mram_data_mem3_DIPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem3_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_data_mem3_DOPB<3>_UNCONNECTED , \NLW_Mram_data_mem3_DOPB<2>_UNCONNECTED , \NLW_Mram_data_mem3_DOPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_data_mem3_DOB<31>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<30>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<29>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<28>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<27>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<26>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<25>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<24>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<23>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<22>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<21>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<20>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<19>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<18>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<17>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<16>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<15>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<14>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<13>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<12>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<11>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<10>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<9>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<8>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<7>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<6>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<5>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<4>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<3>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<2>_UNCONNECTED , 
\NLW_Mram_data_mem3_DOB<1>_UNCONNECTED , \NLW_Mram_data_mem3_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_data_mem3_WEB<3>_UNCONNECTED , \NLW_Mram_data_mem3_WEB<2>_UNCONNECTED , \NLW_Mram_data_mem3_WEB<1>_UNCONNECTED , 
\NLW_Mram_data_mem3_WEB<0>_UNCONNECTED }),
    .DIA({basesoc_data_port_dat_w[63], basesoc_data_port_dat_w[62], basesoc_data_port_dat_w[61], basesoc_data_port_dat_w[60], 
basesoc_data_port_dat_w[59], basesoc_data_port_dat_w[58], basesoc_data_port_dat_w[57], basesoc_data_port_dat_w[56], basesoc_data_port_dat_w[55], 
basesoc_data_port_dat_w[54], basesoc_data_port_dat_w[53], basesoc_data_port_dat_w[52], basesoc_data_port_dat_w[51], basesoc_data_port_dat_w[50], 
basesoc_data_port_dat_w[49], basesoc_data_port_dat_w[48], basesoc_data_port_dat_w[47], basesoc_data_port_dat_w[46], basesoc_data_port_dat_w[45], 
basesoc_data_port_dat_w[44], basesoc_data_port_dat_w[43], basesoc_data_port_dat_w[42], basesoc_data_port_dat_w[41], basesoc_data_port_dat_w[40], 
basesoc_data_port_dat_w[39], basesoc_data_port_dat_w[38], basesoc_data_port_dat_w[37], basesoc_data_port_dat_w[36], basesoc_data_port_dat_w[35], 
basesoc_data_port_dat_w[34], basesoc_data_port_dat_w[33], basesoc_data_port_dat_w[32]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  Mram_data_mem4 (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKA(sys_clk),
    .ENB(NLW_Mram_data_mem4_ENB_UNCONNECTED),
    .RSTB(NLW_Mram_data_mem4_RSTB_UNCONNECTED),
    .CLKB(NLW_Mram_data_mem4_CLKB_UNCONNECTED),
    .REGCEB(NLW_Mram_data_mem4_REGCEB_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1]}),
    .WEA({write_ctrl47_3759, write_ctrl46_3758, write_ctrl45_3757, write_ctrl44_3756}),
    .DOA({N750, N749, N748, N747, N746, N745, N744, N743, N742, N741, N740, N739, N738, N737, N736, N735, N734, N733, N732, N731, N730, N729, N728, 
N727, N726, N725, N724, N723, N722, N721, N720, N719}),
    .ADDRA({rhs_array_muxed32[9], rhs_array_muxed32[8], rhs_array_muxed32[7], rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], 
rhs_array_muxed32[3], rhs_array_muxed32[2], rhs_array_muxed32[1], \NLW_Mram_data_mem4_ADDRA<4>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRA<3>_UNCONNECTED 
, \NLW_Mram_data_mem4_ADDRA<2>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRA<1>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\NLW_Mram_data_mem4_ADDRB<13>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<12>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<11>_UNCONNECTED , 
\NLW_Mram_data_mem4_ADDRB<10>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<9>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<8>_UNCONNECTED , 
\NLW_Mram_data_mem4_ADDRB<7>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<6>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<5>_UNCONNECTED , 
\NLW_Mram_data_mem4_ADDRB<4>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<3>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<2>_UNCONNECTED , 
\NLW_Mram_data_mem4_ADDRB<1>_UNCONNECTED , \NLW_Mram_data_mem4_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_Mram_data_mem4_DIB<31>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<30>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<29>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<28>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<27>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<26>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<25>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<24>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<23>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<22>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<21>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<20>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<19>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<18>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<17>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<16>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<15>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<14>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<13>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<12>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<11>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<10>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<9>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<8>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<7>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<6>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<5>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<4>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<3>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<2>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIB<1>_UNCONNECTED , \NLW_Mram_data_mem4_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_Mram_data_mem4_DOPA<3>_UNCONNECTED , \NLW_Mram_data_mem4_DOPA<2>_UNCONNECTED , \NLW_Mram_data_mem4_DOPA<1>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_Mram_data_mem4_DIPB<3>_UNCONNECTED , \NLW_Mram_data_mem4_DIPB<2>_UNCONNECTED , \NLW_Mram_data_mem4_DIPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem4_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_Mram_data_mem4_DOPB<3>_UNCONNECTED , \NLW_Mram_data_mem4_DOPB<2>_UNCONNECTED , \NLW_Mram_data_mem4_DOPB<1>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_Mram_data_mem4_DOB<31>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<30>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<29>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<28>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<27>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<26>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<25>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<24>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<23>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<22>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<21>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<20>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<19>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<18>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<17>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<16>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<15>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<14>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<13>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<12>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<11>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<10>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<9>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<8>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<7>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<6>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<5>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<4>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<3>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<2>_UNCONNECTED , 
\NLW_Mram_data_mem4_DOB<1>_UNCONNECTED , \NLW_Mram_data_mem4_DOB<0>_UNCONNECTED }),
    .WEB({\NLW_Mram_data_mem4_WEB<3>_UNCONNECTED , \NLW_Mram_data_mem4_WEB<2>_UNCONNECTED , \NLW_Mram_data_mem4_WEB<1>_UNCONNECTED , 
\NLW_Mram_data_mem4_WEB<0>_UNCONNECTED }),
    .DIA({basesoc_data_port_dat_w[63], basesoc_data_port_dat_w[62], basesoc_data_port_dat_w[61], basesoc_data_port_dat_w[60], 
basesoc_data_port_dat_w[59], basesoc_data_port_dat_w[58], basesoc_data_port_dat_w[57], basesoc_data_port_dat_w[56], basesoc_data_port_dat_w[55], 
basesoc_data_port_dat_w[54], basesoc_data_port_dat_w[53], basesoc_data_port_dat_w[52], basesoc_data_port_dat_w[51], basesoc_data_port_dat_w[50], 
basesoc_data_port_dat_w[49], basesoc_data_port_dat_w[48], basesoc_data_port_dat_w[47], basesoc_data_port_dat_w[46], basesoc_data_port_dat_w[45], 
basesoc_data_port_dat_w[44], basesoc_data_port_dat_w[43], basesoc_data_port_dat_w[42], basesoc_data_port_dat_w[41], basesoc_data_port_dat_w[40], 
basesoc_data_port_dat_w[39], basesoc_data_port_dat_w[38], basesoc_data_port_dat_w[37], basesoc_data_port_dat_w[36], basesoc_data_port_dat_w[35], 
basesoc_data_port_dat_w[34], basesoc_data_port_dat_w[33], basesoc_data_port_dat_w[32]})
  );
  RAMB8BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 4 ),
    .DATA_WIDTH_B ( 0 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 18'h00000 ),
    .INIT_B ( 18'h00000 ),
    .RAM_MODE ( "TDP" ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 18'h00000 ),
    .SRVAL_B ( 18'h00000 ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .INIT_FILE ( "NONE" ),
    .SIM_COLLISION_CHECK ( "ALL" ))
  Mram_tag_mem2 (
    .RSTBRST(NLW_Mram_tag_mem2_RSTBRST_UNCONNECTED),
    .ENBRDEN(NLW_Mram_tag_mem2_ENBRDEN_UNCONNECTED),
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .ENAWREN(basesoc_sdram_tccdcon_ready),
    .CLKAWRCLK(sys_clk),
    .CLKBRDCLK(NLW_Mram_tag_mem2_CLKBRDCLK_UNCONNECTED),
    .REGCEBREGCE(NLW_Mram_tag_mem2_REGCEBREGCE_UNCONNECTED),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WEAWEL({basesoc_tag_port_we, basesoc_tag_port_we}),
    .DOADO({\NLW_Mram_tag_mem2_DOADO<15>_UNCONNECTED , \NLW_Mram_tag_mem2_DOADO<14>_UNCONNECTED , \NLW_Mram_tag_mem2_DOADO<13>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DOADO<12>_UNCONNECTED , \NLW_Mram_tag_mem2_DOADO<11>_UNCONNECTED , \NLW_Mram_tag_mem2_DOADO<10>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DOADO<9>_UNCONNECTED , \NLW_Mram_tag_mem2_DOADO<8>_UNCONNECTED , \NLW_Mram_tag_mem2_DOADO<7>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DOADO<6>_UNCONNECTED , \NLW_Mram_tag_mem2_DOADO<5>_UNCONNECTED , \NLW_Mram_tag_mem2_DOADO<4>_UNCONNECTED , _n4067[21], _n4067[20], 
_n4067[19], _n4067[18]}),
    .DOPADOP({\NLW_Mram_tag_mem2_DOPADOP<1>_UNCONNECTED , \NLW_Mram_tag_mem2_DOPADOP<0>_UNCONNECTED }),
    .DOPBDOP({\NLW_Mram_tag_mem2_DOPBDOP<1>_UNCONNECTED , \NLW_Mram_tag_mem2_DOPBDOP<0>_UNCONNECTED }),
    .WEBWEU({\NLW_Mram_tag_mem2_WEBWEU<1>_UNCONNECTED , \NLW_Mram_tag_mem2_WEBWEU<0>_UNCONNECTED }),
    .ADDRAWRADDR({Mcount_ddrphy_bitslip_cnt_lut[1], rhs_array_muxed32[10], rhs_array_muxed32[9], rhs_array_muxed32[8], rhs_array_muxed32[7], 
rhs_array_muxed32[6], rhs_array_muxed32[5], rhs_array_muxed32[4], rhs_array_muxed32[3], rhs_array_muxed32[2], rhs_array_muxed32[1], 
\NLW_Mram_tag_mem2_ADDRAWRADDR<1>_UNCONNECTED , \NLW_Mram_tag_mem2_ADDRAWRADDR<0>_UNCONNECTED }),
    .DIPBDIP({\NLW_Mram_tag_mem2_DIPBDIP<1>_UNCONNECTED , \NLW_Mram_tag_mem2_DIPBDIP<0>_UNCONNECTED }),
    .DIBDI({\NLW_Mram_tag_mem2_DIBDI<15>_UNCONNECTED , \NLW_Mram_tag_mem2_DIBDI<14>_UNCONNECTED , \NLW_Mram_tag_mem2_DIBDI<13>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DIBDI<12>_UNCONNECTED , \NLW_Mram_tag_mem2_DIBDI<11>_UNCONNECTED , \NLW_Mram_tag_mem2_DIBDI<10>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DIBDI<9>_UNCONNECTED , \NLW_Mram_tag_mem2_DIBDI<8>_UNCONNECTED , \NLW_Mram_tag_mem2_DIBDI<7>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DIBDI<6>_UNCONNECTED , \NLW_Mram_tag_mem2_DIBDI<5>_UNCONNECTED , \NLW_Mram_tag_mem2_DIBDI<4>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DIBDI<3>_UNCONNECTED , \NLW_Mram_tag_mem2_DIBDI<2>_UNCONNECTED , \NLW_Mram_tag_mem2_DIBDI<1>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DIBDI<0>_UNCONNECTED }),
    .DIADI({\NLW_Mram_tag_mem2_DIADI<15>_UNCONNECTED , \NLW_Mram_tag_mem2_DIADI<14>_UNCONNECTED , \NLW_Mram_tag_mem2_DIADI<13>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DIADI<12>_UNCONNECTED , \NLW_Mram_tag_mem2_DIADI<11>_UNCONNECTED , \NLW_Mram_tag_mem2_DIADI<10>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DIADI<9>_UNCONNECTED , \NLW_Mram_tag_mem2_DIADI<8>_UNCONNECTED , \NLW_Mram_tag_mem2_DIADI<7>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DIADI<6>_UNCONNECTED , \NLW_Mram_tag_mem2_DIADI<5>_UNCONNECTED , \NLW_Mram_tag_mem2_DIADI<4>_UNCONNECTED , 
basesoc_interface0_wb_sdram_cyc_basesoc_interface0_wb_sdram_ack_AND_209_o1, Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
rhs_array_muxed32[29]}),
    .ADDRBRDADDR({\NLW_Mram_tag_mem2_ADDRBRDADDR<12>_UNCONNECTED , \NLW_Mram_tag_mem2_ADDRBRDADDR<11>_UNCONNECTED , 
\NLW_Mram_tag_mem2_ADDRBRDADDR<10>_UNCONNECTED , \NLW_Mram_tag_mem2_ADDRBRDADDR<9>_UNCONNECTED , \NLW_Mram_tag_mem2_ADDRBRDADDR<8>_UNCONNECTED , 
\NLW_Mram_tag_mem2_ADDRBRDADDR<7>_UNCONNECTED , \NLW_Mram_tag_mem2_ADDRBRDADDR<6>_UNCONNECTED , \NLW_Mram_tag_mem2_ADDRBRDADDR<5>_UNCONNECTED , 
\NLW_Mram_tag_mem2_ADDRBRDADDR<4>_UNCONNECTED , \NLW_Mram_tag_mem2_ADDRBRDADDR<3>_UNCONNECTED , \NLW_Mram_tag_mem2_ADDRBRDADDR<2>_UNCONNECTED , 
\NLW_Mram_tag_mem2_ADDRBRDADDR<1>_UNCONNECTED , \NLW_Mram_tag_mem2_ADDRBRDADDR<0>_UNCONNECTED }),
    .DOBDO({\NLW_Mram_tag_mem2_DOBDO<15>_UNCONNECTED , \NLW_Mram_tag_mem2_DOBDO<14>_UNCONNECTED , \NLW_Mram_tag_mem2_DOBDO<13>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DOBDO<12>_UNCONNECTED , \NLW_Mram_tag_mem2_DOBDO<11>_UNCONNECTED , \NLW_Mram_tag_mem2_DOBDO<10>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DOBDO<9>_UNCONNECTED , \NLW_Mram_tag_mem2_DOBDO<8>_UNCONNECTED , \NLW_Mram_tag_mem2_DOBDO<7>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DOBDO<6>_UNCONNECTED , \NLW_Mram_tag_mem2_DOBDO<5>_UNCONNECTED , \NLW_Mram_tag_mem2_DOBDO<4>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DOBDO<3>_UNCONNECTED , \NLW_Mram_tag_mem2_DOBDO<2>_UNCONNECTED , \NLW_Mram_tag_mem2_DOBDO<1>_UNCONNECTED , 
\NLW_Mram_tag_mem2_DOBDO<0>_UNCONNECTED }),
    .DIPADIP({\NLW_Mram_tag_mem2_DIPADIP<1>_UNCONNECTED , \NLW_Mram_tag_mem2_DIPADIP<0>_UNCONNECTED })
  );
  RAMB8BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .RAM_MODE ( "SDP" ),
    .WRITE_MODE_A ( "READ_FIRST" ),
    .WRITE_MODE_B ( "READ_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 36 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 18'h00000 ),
    .INIT_B ( 18'h00000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 18'h00000 ),
    .SRVAL_B ( 18'h00000 ),
    .INIT_FILE ( "NONE" ),
    .SIM_COLLISION_CHECK ( "ALL" ))
  \VexRiscv/Mram_RegFilePlugin_regFile1  (
    .RSTBRST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .ENBRDEN(basesoc_sdram_tccdcon_ready),
    .REGCEA(basesoc_sdram_tccdcon_ready),
    .ENAWREN(basesoc_sdram_tccdcon_ready),
    .CLKAWRCLK(sys_clk),
    .CLKBRDCLK(sys_clk),
    .REGCEBREGCE(basesoc_sdram_tccdcon_ready),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WEAWEL({\VexRiscv/lastStageRegFileWrite_valid , \VexRiscv/lastStageRegFileWrite_valid }),
    .DOADO({\VexRiscv/_zz_242_ [15], \VexRiscv/_zz_242_ [14], \VexRiscv/_zz_242_ [13], \VexRiscv/_zz_242_ [12], \VexRiscv/_zz_242_ [11], 
\VexRiscv/_zz_242_ [10], \VexRiscv/_zz_242_ [9], \VexRiscv/_zz_242_ [8], \VexRiscv/_zz_242_ [7], \VexRiscv/_zz_242_ [6], \VexRiscv/_zz_242_ [5], 
\VexRiscv/_zz_242_ [4], \VexRiscv/_zz_242_ [3], \VexRiscv/_zz_242_ [2], \VexRiscv/_zz_242_ [1], \VexRiscv/_zz_242_ [0]}),
    .DOPADOP({\NLW_VexRiscv/Mram_RegFilePlugin_regFile1_DOPADOP<1>_UNCONNECTED , \NLW_VexRiscv/Mram_RegFilePlugin_regFile1_DOPADOP<0>_UNCONNECTED }),
    .DOPBDOP({\NLW_VexRiscv/Mram_RegFilePlugin_regFile1_DOPBDOP<1>_UNCONNECTED , \NLW_VexRiscv/Mram_RegFilePlugin_regFile1_DOPBDOP<0>_UNCONNECTED }),
    .WEBWEU({\VexRiscv/lastStageRegFileWrite_valid , \VexRiscv/lastStageRegFileWrite_valid }),
    .ADDRAWRADDR({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
\VexRiscv/memory_to_writeBack_INSTRUCTION[11] , \VexRiscv/memory_to_writeBack_INSTRUCTION[10] , \VexRiscv/memory_to_writeBack_INSTRUCTION[9] , 
\VexRiscv/memory_to_writeBack_INSTRUCTION[8] , \VexRiscv/memory_to_writeBack_INSTRUCTION[7] , 
\NLW_VexRiscv/Mram_RegFilePlugin_regFile1_ADDRAWRADDR<4>_UNCONNECTED , \NLW_VexRiscv/Mram_RegFilePlugin_regFile1_ADDRAWRADDR<3>_UNCONNECTED , 
\NLW_VexRiscv/Mram_RegFilePlugin_regFile1_ADDRAWRADDR<2>_UNCONNECTED , \NLW_VexRiscv/Mram_RegFilePlugin_regFile1_ADDRAWRADDR<1>_UNCONNECTED , 
\NLW_VexRiscv/Mram_RegFilePlugin_regFile1_ADDRAWRADDR<0>_UNCONNECTED }),
    .DIPBDIP({\NLW_VexRiscv/Mram_RegFilePlugin_regFile1_DIPBDIP<1>_UNCONNECTED , \NLW_VexRiscv/Mram_RegFilePlugin_regFile1_DIPBDIP<0>_UNCONNECTED }),
    .DIBDI({\VexRiscv/_zz_89_ [31], \VexRiscv/_zz_89_ [30], \VexRiscv/_zz_89_ [29], \VexRiscv/_zz_89_ [28], \VexRiscv/_zz_89_ [27], 
\VexRiscv/_zz_89_ [26], \VexRiscv/_zz_89_ [25], \VexRiscv/_zz_89_ [24], \VexRiscv/_zz_89_ [23], \VexRiscv/_zz_89_ [22], \VexRiscv/_zz_89_ [21], 
\VexRiscv/_zz_89_ [20], \VexRiscv/_zz_89_ [19], \VexRiscv/_zz_89_ [18], \VexRiscv/_zz_89_ [17], \VexRiscv/_zz_89_ [16]}),
    .DIADI({\VexRiscv/_zz_89_ [15], \VexRiscv/_zz_89_ [14], \VexRiscv/_zz_89_ [13], \VexRiscv/_zz_89_ [12], \VexRiscv/_zz_89_ [11], 
\VexRiscv/_zz_89_ [10], \VexRiscv/_zz_89_ [9], \VexRiscv/_zz_89_ [8], \VexRiscv/_zz_89_ [7], \VexRiscv/_zz_89_ [6], \VexRiscv/_zz_89_ [5], 
\VexRiscv/_zz_89_ [4], \VexRiscv/_zz_89_ [3], \VexRiscv/_zz_89_ [2], \VexRiscv/_zz_89_ [1], \VexRiscv/_zz_89_ [0]}),
    .ADDRBRDADDR({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], \VexRiscv/_zz_94_ [24], 
\VexRiscv/_zz_94_ [23], \VexRiscv/_zz_94_ [22], \VexRiscv/_zz_94_ [21], \VexRiscv/_zz_94_ [20], 
\NLW_VexRiscv/Mram_RegFilePlugin_regFile1_ADDRBRDADDR<4>_UNCONNECTED , \NLW_VexRiscv/Mram_RegFilePlugin_regFile1_ADDRBRDADDR<3>_UNCONNECTED , 
\NLW_VexRiscv/Mram_RegFilePlugin_regFile1_ADDRBRDADDR<2>_UNCONNECTED , \NLW_VexRiscv/Mram_RegFilePlugin_regFile1_ADDRBRDADDR<1>_UNCONNECTED , 
\NLW_VexRiscv/Mram_RegFilePlugin_regFile1_ADDRBRDADDR<0>_UNCONNECTED }),
    .DOBDO({\VexRiscv/_zz_242_ [31], \VexRiscv/_zz_242_ [30], \VexRiscv/_zz_242_ [29], \VexRiscv/_zz_242_ [28], \VexRiscv/_zz_242_ [27], 
\VexRiscv/_zz_242_ [26], \VexRiscv/_zz_242_ [25], \VexRiscv/_zz_242_ [24], \VexRiscv/_zz_242_ [23], \VexRiscv/_zz_242_ [22], \VexRiscv/_zz_242_ [21], 
\VexRiscv/_zz_242_ [20], \VexRiscv/_zz_242_ [19], \VexRiscv/_zz_242_ [18], \VexRiscv/_zz_242_ [17], \VexRiscv/_zz_242_ [16]}),
    .DIPADIP({\NLW_VexRiscv/Mram_RegFilePlugin_regFile1_DIPADIP<1>_UNCONNECTED , \NLW_VexRiscv/Mram_RegFilePlugin_regFile1_DIPADIP<0>_UNCONNECTED })
  );
  RAMB8BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .RAM_MODE ( "SDP" ),
    .WRITE_MODE_A ( "READ_FIRST" ),
    .WRITE_MODE_B ( "READ_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 36 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 18'h00000 ),
    .INIT_B ( 18'h00000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 18'h00000 ),
    .SRVAL_B ( 18'h00000 ),
    .INIT_FILE ( "NONE" ),
    .SIM_COLLISION_CHECK ( "ALL" ))
  \VexRiscv/Mram_RegFilePlugin_regFile  (
    .RSTBRST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .ENBRDEN(basesoc_sdram_tccdcon_ready),
    .REGCEA(basesoc_sdram_tccdcon_ready),
    .ENAWREN(basesoc_sdram_tccdcon_ready),
    .CLKAWRCLK(sys_clk),
    .CLKBRDCLK(sys_clk),
    .REGCEBREGCE(basesoc_sdram_tccdcon_ready),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WEAWEL({\VexRiscv/lastStageRegFileWrite_valid , \VexRiscv/lastStageRegFileWrite_valid }),
    .DOADO({\VexRiscv/_zz_241_ [15], \VexRiscv/_zz_241_ [14], \VexRiscv/_zz_241_ [13], \VexRiscv/_zz_241_ [12], \VexRiscv/_zz_241_ [11], 
\VexRiscv/_zz_241_ [10], \VexRiscv/_zz_241_ [9], \VexRiscv/_zz_241_ [8], \VexRiscv/_zz_241_ [7], \VexRiscv/_zz_241_ [6], \VexRiscv/_zz_241_ [5], 
\VexRiscv/_zz_241_ [4], \VexRiscv/_zz_241_ [3], \VexRiscv/_zz_241_ [2], \VexRiscv/_zz_241_ [1], \VexRiscv/_zz_241_ [0]}),
    .DOPADOP({\NLW_VexRiscv/Mram_RegFilePlugin_regFile_DOPADOP<1>_UNCONNECTED , \NLW_VexRiscv/Mram_RegFilePlugin_regFile_DOPADOP<0>_UNCONNECTED }),
    .DOPBDOP({\NLW_VexRiscv/Mram_RegFilePlugin_regFile_DOPBDOP<1>_UNCONNECTED , \NLW_VexRiscv/Mram_RegFilePlugin_regFile_DOPBDOP<0>_UNCONNECTED }),
    .WEBWEU({\VexRiscv/lastStageRegFileWrite_valid , \VexRiscv/lastStageRegFileWrite_valid }),
    .ADDRAWRADDR({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
\VexRiscv/memory_to_writeBack_INSTRUCTION[11] , \VexRiscv/memory_to_writeBack_INSTRUCTION[10] , \VexRiscv/memory_to_writeBack_INSTRUCTION[9] , 
\VexRiscv/memory_to_writeBack_INSTRUCTION[8] , \VexRiscv/memory_to_writeBack_INSTRUCTION[7] , 
\NLW_VexRiscv/Mram_RegFilePlugin_regFile_ADDRAWRADDR<4>_UNCONNECTED , \NLW_VexRiscv/Mram_RegFilePlugin_regFile_ADDRAWRADDR<3>_UNCONNECTED , 
\NLW_VexRiscv/Mram_RegFilePlugin_regFile_ADDRAWRADDR<2>_UNCONNECTED , \NLW_VexRiscv/Mram_RegFilePlugin_regFile_ADDRAWRADDR<1>_UNCONNECTED , 
\NLW_VexRiscv/Mram_RegFilePlugin_regFile_ADDRAWRADDR<0>_UNCONNECTED }),
    .DIPBDIP({\NLW_VexRiscv/Mram_RegFilePlugin_regFile_DIPBDIP<1>_UNCONNECTED , \NLW_VexRiscv/Mram_RegFilePlugin_regFile_DIPBDIP<0>_UNCONNECTED }),
    .DIBDI({\VexRiscv/_zz_89_ [31], \VexRiscv/_zz_89_ [30], \VexRiscv/_zz_89_ [29], \VexRiscv/_zz_89_ [28], \VexRiscv/_zz_89_ [27], 
\VexRiscv/_zz_89_ [26], \VexRiscv/_zz_89_ [25], \VexRiscv/_zz_89_ [24], \VexRiscv/_zz_89_ [23], \VexRiscv/_zz_89_ [22], \VexRiscv/_zz_89_ [21], 
\VexRiscv/_zz_89_ [20], \VexRiscv/_zz_89_ [19], \VexRiscv/_zz_89_ [18], \VexRiscv/_zz_89_ [17], \VexRiscv/_zz_89_ [16]}),
    .DIADI({\VexRiscv/_zz_89_ [15], \VexRiscv/_zz_89_ [14], \VexRiscv/_zz_89_ [13], \VexRiscv/_zz_89_ [12], \VexRiscv/_zz_89_ [11], 
\VexRiscv/_zz_89_ [10], \VexRiscv/_zz_89_ [9], \VexRiscv/_zz_89_ [8], \VexRiscv/_zz_89_ [7], \VexRiscv/_zz_89_ [6], \VexRiscv/_zz_89_ [5], 
\VexRiscv/_zz_89_ [4], \VexRiscv/_zz_89_ [3], \VexRiscv/_zz_89_ [2], \VexRiscv/_zz_89_ [1], \VexRiscv/_zz_89_ [0]}),
    .ADDRBRDADDR({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], \VexRiscv/_zz_94_ [19], 
\VexRiscv/_zz_94_ [18], \VexRiscv/_zz_94_ [17], \VexRiscv/_zz_94_ [16], \VexRiscv/_zz_94_ [15], 
\NLW_VexRiscv/Mram_RegFilePlugin_regFile_ADDRBRDADDR<4>_UNCONNECTED , \NLW_VexRiscv/Mram_RegFilePlugin_regFile_ADDRBRDADDR<3>_UNCONNECTED , 
\NLW_VexRiscv/Mram_RegFilePlugin_regFile_ADDRBRDADDR<2>_UNCONNECTED , \NLW_VexRiscv/Mram_RegFilePlugin_regFile_ADDRBRDADDR<1>_UNCONNECTED , 
\NLW_VexRiscv/Mram_RegFilePlugin_regFile_ADDRBRDADDR<0>_UNCONNECTED }),
    .DOBDO({\VexRiscv/_zz_241_ [31], \VexRiscv/_zz_241_ [30], \VexRiscv/_zz_241_ [29], \VexRiscv/_zz_241_ [28], \VexRiscv/_zz_241_ [27], 
\VexRiscv/_zz_241_ [26], \VexRiscv/_zz_241_ [25], \VexRiscv/_zz_241_ [24], \VexRiscv/_zz_241_ [23], \VexRiscv/_zz_241_ [22], \VexRiscv/_zz_241_ [21], 
\VexRiscv/_zz_241_ [20], \VexRiscv/_zz_241_ [19], \VexRiscv/_zz_241_ [18], \VexRiscv/_zz_241_ [17], \VexRiscv/_zz_241_ [16]}),
    .DIPADIP({\NLW_VexRiscv/Mram_RegFilePlugin_regFile_DIPADIP<1>_UNCONNECTED , \NLW_VexRiscv/Mram_RegFilePlugin_regFile_DIPADIP<0>_UNCONNECTED })
  );
  RAMB16BWER #(
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "READ_FIRST" ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 18 ),
    .DATA_WIDTH_B ( 18 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  \VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1  (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKA(sys_clk),
    .ENB(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .RSTB(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKB(sys_clk),
    .REGCEB(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIPA<3>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIPA<2>_UNCONNECTED , \VexRiscv/iBusWishbone_DAT_MISO_regNext [17], 
\VexRiscv/iBusWishbone_DAT_MISO_regNext [16]}),
    .WEA({\VexRiscv/_zz_213_ , \VexRiscv/_zz_213_ , \VexRiscv/_zz_213_ , \VexRiscv/_zz_213_ }),
    .DOA({\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOA<31>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOA<30>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOA<29>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOA<28>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOA<27>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOA<26>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOA<25>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOA<24>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOA<23>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOA<22>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOA<21>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOA<20>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOA<19>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOA<18>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOA<17>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOA<16>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOA<15>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOA<14>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOA<13>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOA<12>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOA<11>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOA<10>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOA<9>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOA<8>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOA<7>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOA<6>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOA<5>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOA<4>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOA<3>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOA<2>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOA<1>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOA<0>_UNCONNECTED }),
    .ADDRA({\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [11], \VexRiscv/IBusCachedPlugin_cache/lineLoader_address [10], 
\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [9], \VexRiscv/IBusCachedPlugin_cache/lineLoader_address [8], 
\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [7], \VexRiscv/IBusCachedPlugin_cache/lineLoader_address [6], 
\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [5], \VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex [2], 
\VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex [1], \VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex [0], 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_ADDRA<3>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_ADDRA<2>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_ADDRA<1>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\VexRiscv/IBusCachedPlugin_fetchPc_pc [11], \VexRiscv/IBusCachedPlugin_fetchPc_pc [10], \VexRiscv/IBusCachedPlugin_fetchPc_pc [9], 
\VexRiscv/IBusCachedPlugin_fetchPc_pc [8], \VexRiscv/IBusCachedPlugin_fetchPc_pc [7], \VexRiscv/IBusCachedPlugin_fetchPc_pc [6], 
\VexRiscv/IBusCachedPlugin_fetchPc_pc [5], \VexRiscv/IBusCachedPlugin_fetchPc_pc [4], \VexRiscv/IBusCachedPlugin_fetchPc_pc [3], 
\VexRiscv/IBusCachedPlugin_fetchPc_pc [2], \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_ADDRB<3>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_ADDRB<2>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_ADDRB<1>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIB<31>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIB<30>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIB<29>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIB<28>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIB<27>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIB<26>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIB<25>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIB<24>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIB<23>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIB<22>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIB<21>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIB<20>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIB<19>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIB<18>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIB<17>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIB<16>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIB<15>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIB<14>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIB<13>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIB<12>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIB<11>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIB<10>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIB<9>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIB<8>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIB<7>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIB<6>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIB<5>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIB<4>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIB<3>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIB<2>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIB<1>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOPA<3>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOPA<2>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOPA<1>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIPB<3>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIPB<2>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIPB<1>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOPB<3>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOPB<2>_UNCONNECTED , \VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [17], 
\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [16]}),
    .DOB({\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOB<31>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOB<30>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOB<29>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOB<28>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOB<27>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOB<26>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOB<25>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOB<24>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOB<23>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOB<22>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOB<21>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOB<20>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOB<19>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOB<18>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOB<17>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DOB<16>_UNCONNECTED , \VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [15], 
\VexRiscv/IBusCachedPlugin_cache/_zz_11_[14] , \VexRiscv/IBusCachedPlugin_cache/_zz_11_[13] , \VexRiscv/IBusCachedPlugin_cache/_zz_11_[12] , 
\VexRiscv/IBusCachedPlugin_cache/_zz_11_[11] , \VexRiscv/IBusCachedPlugin_cache/_zz_11_[10] , \VexRiscv/IBusCachedPlugin_cache/_zz_11_[9] , 
\VexRiscv/IBusCachedPlugin_cache/_zz_11_[8] , \VexRiscv/IBusCachedPlugin_cache/_zz_11_[7] , \VexRiscv/IBusCachedPlugin_cache/_zz_11_[6] , 
\VexRiscv/IBusCachedPlugin_cache/_zz_11_[5] , \VexRiscv/IBusCachedPlugin_cache/_zz_11_[4] , \VexRiscv/IBusCachedPlugin_cache/_zz_11_[3] , 
\VexRiscv/IBusCachedPlugin_cache/_zz_11_[2] , \VexRiscv/IBusCachedPlugin_cache/_zz_11_[1] , \VexRiscv/IBusCachedPlugin_cache/_zz_11_[0] }),
    .WEB({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1]}),
    .DIA({\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIA<31>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIA<30>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIA<29>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIA<28>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIA<27>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIA<26>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIA<25>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIA<24>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIA<23>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIA<22>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIA<21>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIA<20>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIA<19>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIA<18>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIA<17>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas1_DIA<16>_UNCONNECTED , \VexRiscv/iBusWishbone_DAT_MISO_regNext [15], 
\VexRiscv/iBusWishbone_DAT_MISO_regNext [14], \VexRiscv/iBusWishbone_DAT_MISO_regNext [13], \VexRiscv/iBusWishbone_DAT_MISO_regNext [12], 
\VexRiscv/iBusWishbone_DAT_MISO_regNext [11], \VexRiscv/iBusWishbone_DAT_MISO_regNext [10], \VexRiscv/iBusWishbone_DAT_MISO_regNext [9], 
\VexRiscv/iBusWishbone_DAT_MISO_regNext [8], \VexRiscv/iBusWishbone_DAT_MISO_regNext [7], \VexRiscv/iBusWishbone_DAT_MISO_regNext [6], 
\VexRiscv/iBusWishbone_DAT_MISO_regNext [5], \VexRiscv/iBusWishbone_DAT_MISO_regNext [4], \VexRiscv/iBusWishbone_DAT_MISO_regNext [3], 
\VexRiscv/iBusWishbone_DAT_MISO_regNext [2], \VexRiscv/iBusWishbone_DAT_MISO_regNext [1], \VexRiscv/iBusWishbone_DAT_MISO_regNext [0]})
  );
  RAMB16BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_20 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_21 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_22 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_23 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_24 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_25 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_26 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_27 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_28 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_29 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_2F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_30 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_31 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_32 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_33 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_34 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_35 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_36 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_37 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_38 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_39 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_3F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "READ_FIRST" ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 18 ),
    .DATA_WIDTH_B ( 18 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 36'h000000000 ),
    .INIT_B ( 36'h000000000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 36'h000000000 ),
    .SRVAL_B ( 36'h000000000 ),
    .SIM_COLLISION_CHECK ( "ALL" ),
    .SIM_DEVICE ( "SPARTAN6" ),
    .INIT_FILE ( "NONE" ))
  \VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2  (
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKA(sys_clk),
    .ENB(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .RSTB(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CLKB(sys_clk),
    .REGCEB(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .ENA(basesoc_sdram_tccdcon_ready),
    .DIPA({\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIPA<3>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIPA<2>_UNCONNECTED , Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1]}),
    .WEA({\VexRiscv/_zz_213_ , \VexRiscv/_zz_213_ , \VexRiscv/_zz_213_ , \VexRiscv/_zz_213_ }),
    .DOA({\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOA<31>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOA<30>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOA<29>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOA<28>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOA<27>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOA<26>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOA<25>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOA<24>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOA<23>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOA<22>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOA<21>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOA<20>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOA<19>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOA<18>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOA<17>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOA<16>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOA<15>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOA<14>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOA<13>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOA<12>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOA<11>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOA<10>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOA<9>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOA<8>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOA<7>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOA<6>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOA<5>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOA<4>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOA<3>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOA<2>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOA<1>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOA<0>_UNCONNECTED }),
    .ADDRA({\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [11], \VexRiscv/IBusCachedPlugin_cache/lineLoader_address [10], 
\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [9], \VexRiscv/IBusCachedPlugin_cache/lineLoader_address [8], 
\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [7], \VexRiscv/IBusCachedPlugin_cache/lineLoader_address [6], 
\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [5], \VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex [2], 
\VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex [1], \VexRiscv/IBusCachedPlugin_cache/lineLoader_wordIndex [0], 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_ADDRA<3>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_ADDRA<2>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_ADDRA<1>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_ADDRA<0>_UNCONNECTED }),
    .ADDRB({\VexRiscv/IBusCachedPlugin_fetchPc_pc [11], \VexRiscv/IBusCachedPlugin_fetchPc_pc [10], \VexRiscv/IBusCachedPlugin_fetchPc_pc [9], 
\VexRiscv/IBusCachedPlugin_fetchPc_pc [8], \VexRiscv/IBusCachedPlugin_fetchPc_pc [7], \VexRiscv/IBusCachedPlugin_fetchPc_pc [6], 
\VexRiscv/IBusCachedPlugin_fetchPc_pc [5], \VexRiscv/IBusCachedPlugin_fetchPc_pc [4], \VexRiscv/IBusCachedPlugin_fetchPc_pc [3], 
\VexRiscv/IBusCachedPlugin_fetchPc_pc [2], \NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_ADDRB<3>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_ADDRB<2>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_ADDRB<1>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_ADDRB<0>_UNCONNECTED }),
    .DIB({\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIB<31>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIB<30>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIB<29>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIB<28>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIB<27>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIB<26>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIB<25>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIB<24>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIB<23>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIB<22>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIB<21>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIB<20>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIB<19>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIB<18>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIB<17>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIB<16>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIB<15>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIB<14>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIB<13>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIB<12>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIB<11>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIB<10>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIB<9>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIB<8>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIB<7>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIB<6>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIB<5>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIB<4>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIB<3>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIB<2>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIB<1>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIB<0>_UNCONNECTED }),
    .DOPA({\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOPA<3>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOPA<2>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOPA<1>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOPA<0>_UNCONNECTED }),
    .DIPB({\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIPB<3>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIPB<2>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIPB<1>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIPB<0>_UNCONNECTED }),
    .DOPB({\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOPB<3>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOPB<2>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOPB<1>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOPB<0>_UNCONNECTED }),
    .DOB({\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOB<31>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOB<30>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOB<29>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOB<28>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOB<27>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOB<26>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOB<25>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOB<24>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOB<23>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOB<22>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOB<21>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOB<20>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOB<19>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOB<18>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOB<17>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOB<16>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOB<15>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DOB<14>_UNCONNECTED , \VexRiscv/IBusCachedPlugin_cache/_zz_11_[31] , 
\VexRiscv/IBusCachedPlugin_cache/_zz_11_[30] , \VexRiscv/IBusCachedPlugin_cache/_zz_11_[29] , \VexRiscv/IBusCachedPlugin_cache/_zz_11_[28] , 
\VexRiscv/IBusCachedPlugin_cache/_zz_11_[27] , \VexRiscv/IBusCachedPlugin_cache/_zz_11_[26] , \VexRiscv/IBusCachedPlugin_cache/_zz_11_[25] , 
\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [24], \VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [23], 
\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [22], \VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [21], 
\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [20], \VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [19], 
\VexRiscv/IBusCachedPlugin_cache_io_cpu_fetch_data [18]}),
    .WEB({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1]}),
    .DIA({\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIA<31>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIA<30>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIA<29>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIA<28>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIA<27>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIA<26>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIA<25>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIA<24>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIA<23>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIA<22>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIA<21>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIA<20>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIA<19>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIA<18>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIA<17>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_datas2_DIA<16>_UNCONNECTED , Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1], 
\VexRiscv/iBusWishbone_DAT_MISO_regNext [31], \VexRiscv/iBusWishbone_DAT_MISO_regNext [30], \VexRiscv/iBusWishbone_DAT_MISO_regNext [29], 
\VexRiscv/iBusWishbone_DAT_MISO_regNext [28], \VexRiscv/iBusWishbone_DAT_MISO_regNext [27], \VexRiscv/iBusWishbone_DAT_MISO_regNext [26], 
\VexRiscv/iBusWishbone_DAT_MISO_regNext [25], \VexRiscv/iBusWishbone_DAT_MISO_regNext [24], \VexRiscv/iBusWishbone_DAT_MISO_regNext [23], 
\VexRiscv/iBusWishbone_DAT_MISO_regNext [22], \VexRiscv/iBusWishbone_DAT_MISO_regNext [21], \VexRiscv/iBusWishbone_DAT_MISO_regNext [20], 
\VexRiscv/iBusWishbone_DAT_MISO_regNext [19], \VexRiscv/iBusWishbone_DAT_MISO_regNext [18]})
  );
  RAMB8BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .RAM_MODE ( "SDP" ),
    .WRITE_MODE_A ( "READ_FIRST" ),
    .WRITE_MODE_B ( "READ_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 36 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 18'h00000 ),
    .INIT_B ( 18'h00000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 18'h00000 ),
    .SRVAL_B ( 18'h00000 ),
    .INIT_FILE ( "NONE" ),
    .SIM_COLLISION_CHECK ( "ALL" ))
  \VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags  (
    .RSTBRST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .ENBRDEN(\VexRiscv/IBusCachedPlugin_cache/_zz_9_ ),
    .REGCEA(basesoc_sdram_tccdcon_ready),
    .ENAWREN(basesoc_sdram_tccdcon_ready),
    .CLKAWRCLK(sys_clk),
    .CLKBRDCLK(sys_clk),
    .REGCEBREGCE(basesoc_sdram_tccdcon_ready),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WEAWEL({\VexRiscv/IBusCachedPlugin_cache/lineLoader_write_tag_0_valid , \VexRiscv/IBusCachedPlugin_cache/lineLoader_write_tag_0_valid }),
    .DOADO({\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [15], \VexRiscv/IBusCachedPlugin_cache/_zz_10_ [14], 
\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [13], \VexRiscv/IBusCachedPlugin_cache/_zz_10_ [12], \VexRiscv/IBusCachedPlugin_cache/_zz_10_ [11], 
\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [10], \VexRiscv/IBusCachedPlugin_cache/_zz_10_ [9], \VexRiscv/IBusCachedPlugin_cache/_zz_10_ [8], 
\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [7], \VexRiscv/IBusCachedPlugin_cache/_zz_10_ [6], \VexRiscv/IBusCachedPlugin_cache/_zz_10_ [5], 
\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [4], \VexRiscv/IBusCachedPlugin_cache/_zz_10_ [3], \VexRiscv/IBusCachedPlugin_cache/_zz_10_ [2], 
\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [1], \VexRiscv/IBusCachedPlugin_cache/_zz_10_ [0]}),
    .DOPADOP({\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DOPADOP<1>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DOPADOP<0>_UNCONNECTED }),
    .DOPBDOP({\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DOPBDOP<1>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DOPBDOP<0>_UNCONNECTED }),
    .WEBWEU({\VexRiscv/IBusCachedPlugin_cache/lineLoader_write_tag_0_valid , \VexRiscv/IBusCachedPlugin_cache/lineLoader_write_tag_0_valid }),
    .ADDRAWRADDR({Mcount_ddrphy_bitslip_cnt_lut[1], \VexRiscv/IBusCachedPlugin_cache/lineLoader_write_tag_0_payload_address [6], 
\VexRiscv/IBusCachedPlugin_cache/lineLoader_write_tag_0_payload_address [5], 
\VexRiscv/IBusCachedPlugin_cache/lineLoader_write_tag_0_payload_address [4], 
\VexRiscv/IBusCachedPlugin_cache/lineLoader_write_tag_0_payload_address [3], 
\VexRiscv/IBusCachedPlugin_cache/lineLoader_write_tag_0_payload_address [2], 
\VexRiscv/IBusCachedPlugin_cache/lineLoader_write_tag_0_payload_address [1], 
\VexRiscv/IBusCachedPlugin_cache/lineLoader_write_tag_0_payload_address [0], 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_ADDRAWRADDR<4>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_ADDRAWRADDR<3>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_ADDRAWRADDR<2>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_ADDRAWRADDR<1>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_ADDRAWRADDR<0>_UNCONNECTED }),
    .DIPBDIP({\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DIPBDIP<1>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DIPBDIP<0>_UNCONNECTED }),
    .DIBDI({\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DIBDI<15>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DIBDI<14>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DIBDI<13>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DIBDI<12>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DIBDI<11>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DIBDI<10>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DIBDI<9>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DIBDI<8>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DIBDI<7>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DIBDI<6>_UNCONNECTED , \VexRiscv/IBusCachedPlugin_cache/lineLoader_address [31], 
\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [30], \VexRiscv/IBusCachedPlugin_cache/lineLoader_address [29], 
\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [28], \VexRiscv/IBusCachedPlugin_cache/lineLoader_address [27], 
\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [26]}),
    .DIADI({\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [25], \VexRiscv/IBusCachedPlugin_cache/lineLoader_address [24], 
\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [23], \VexRiscv/IBusCachedPlugin_cache/lineLoader_address [22], 
\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [21], \VexRiscv/IBusCachedPlugin_cache/lineLoader_address [20], 
\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [19], \VexRiscv/IBusCachedPlugin_cache/lineLoader_address [18], 
\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [17], \VexRiscv/IBusCachedPlugin_cache/lineLoader_address [16], 
\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [15], \VexRiscv/IBusCachedPlugin_cache/lineLoader_address [14], 
\VexRiscv/IBusCachedPlugin_cache/lineLoader_address [13], \VexRiscv/IBusCachedPlugin_cache/lineLoader_address [12], Mcount_ddrphy_bitslip_cnt_lut[1], 
\VexRiscv/IBusCachedPlugin_cache/lineLoader_flushCounter [7]}),
    .ADDRBRDADDR({Mcount_ddrphy_bitslip_cnt_lut[1], \VexRiscv/IBusCachedPlugin_fetchPc_pc [11], \VexRiscv/IBusCachedPlugin_fetchPc_pc [10], 
\VexRiscv/IBusCachedPlugin_fetchPc_pc [9], \VexRiscv/IBusCachedPlugin_fetchPc_pc [8], \VexRiscv/IBusCachedPlugin_fetchPc_pc [7], 
\VexRiscv/IBusCachedPlugin_fetchPc_pc [6], \VexRiscv/IBusCachedPlugin_fetchPc_pc [5], 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_ADDRBRDADDR<4>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_ADDRBRDADDR<3>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_ADDRBRDADDR<2>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_ADDRBRDADDR<1>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_ADDRBRDADDR<0>_UNCONNECTED }),
    .DOBDO({\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DOBDO<15>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DOBDO<14>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DOBDO<13>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DOBDO<12>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DOBDO<11>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DOBDO<10>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DOBDO<9>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DOBDO<8>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DOBDO<7>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DOBDO<6>_UNCONNECTED , \VexRiscv/IBusCachedPlugin_cache/_zz_10_ [21], 
\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [20], \VexRiscv/IBusCachedPlugin_cache/_zz_10_ [19], \VexRiscv/IBusCachedPlugin_cache/_zz_10_ [18], 
\VexRiscv/IBusCachedPlugin_cache/_zz_10_ [17], \VexRiscv/IBusCachedPlugin_cache/_zz_10_ [16]}),
    .DIPADIP({\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DIPADIP<1>_UNCONNECTED , 
\NLW_VexRiscv/IBusCachedPlugin_cache/Mram_ways_0_tags_DIPADIP<0>_UNCONNECTED })
  );
  RAMB8BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .RAM_MODE ( "SDP" ),
    .WRITE_MODE_A ( "READ_FIRST" ),
    .WRITE_MODE_B ( "READ_FIRST" ),
    .DATA_WIDTH_A ( 36 ),
    .DATA_WIDTH_B ( 36 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 18'h00000 ),
    .INIT_B ( 18'h00000 ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 18'h00000 ),
    .SRVAL_B ( 18'h00000 ),
    .INIT_FILE ( "NONE" ),
    .SIM_COLLISION_CHECK ( "ALL" ))
  \VexRiscv/dataCache_1_/Mram_ways_0_tags  (
    .RSTBRST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .ENBRDEN(\VexRiscv/dataCache_1_/_zz_5_ ),
    .REGCEA(basesoc_sdram_tccdcon_ready),
    .ENAWREN(basesoc_sdram_tccdcon_ready),
    .CLKAWRCLK(sys_clk),
    .CLKBRDCLK(sys_clk),
    .REGCEBREGCE(basesoc_sdram_tccdcon_ready),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WEAWEL({\VexRiscv/dataCache_1_/_zz_2_ , \VexRiscv/dataCache_1_/_zz_2_ }),
    .DOADO({\VexRiscv/dataCache_1_/_zz_10_ [15], \VexRiscv/dataCache_1_/_zz_10_ [14], \VexRiscv/dataCache_1_/_zz_10_ [13], 
\VexRiscv/dataCache_1_/_zz_10_ [12], \VexRiscv/dataCache_1_/_zz_10_ [11], \VexRiscv/dataCache_1_/_zz_10_ [10], \VexRiscv/dataCache_1_/_zz_10_ [9], 
\VexRiscv/dataCache_1_/_zz_10_ [8], \VexRiscv/dataCache_1_/_zz_10_ [7], \VexRiscv/dataCache_1_/_zz_10_ [6], \VexRiscv/dataCache_1_/_zz_10_ [5], 
\VexRiscv/dataCache_1_/_zz_10_ [4], \VexRiscv/dataCache_1_/_zz_10_ [3], \VexRiscv/dataCache_1_/_zz_10_ [2], \VexRiscv/dataCache_1_/_zz_10_ [1], 
\VexRiscv/dataCache_1_/_zz_10_ [0]}),
    .DOPADOP({\NLW_VexRiscv/dataCache_1_/Mram_ways_0_tags_DOPADOP<1>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_tags_DOPADOP<0>_UNCONNECTED 
}),
    .DOPBDOP({\NLW_VexRiscv/dataCache_1_/Mram_ways_0_tags_DOPBDOP<1>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_tags_DOPBDOP<0>_UNCONNECTED 
}),
    .WEBWEU({\VexRiscv/dataCache_1_/_zz_2_ , \VexRiscv/dataCache_1_/_zz_2_ }),
    .ADDRAWRADDR({Mcount_ddrphy_bitslip_cnt_lut[1], \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [11], 
\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [10], \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [9], 
\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [8], \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [7], 
\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [6], \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [5], 
\NLW_VexRiscv/dataCache_1_/Mram_ways_0_tags_ADDRAWRADDR<4>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_tags_ADDRAWRADDR<3>_UNCONNECTED , 
\NLW_VexRiscv/dataCache_1_/Mram_ways_0_tags_ADDRAWRADDR<2>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_tags_ADDRAWRADDR<1>_UNCONNECTED , 
\NLW_VexRiscv/dataCache_1_/Mram_ways_0_tags_ADDRAWRADDR<0>_UNCONNECTED }),
    .DIPBDIP({\NLW_VexRiscv/dataCache_1_/Mram_ways_0_tags_DIPBDIP<1>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_tags_DIPBDIP<0>_UNCONNECTED 
}),
    .DIBDI({\NLW_VexRiscv/dataCache_1_/Mram_ways_0_tags_DIBDI<15>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_tags_DIBDI<14>_UNCONNECTED , 
\NLW_VexRiscv/dataCache_1_/Mram_ways_0_tags_DIBDI<13>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_tags_DIBDI<12>_UNCONNECTED , 
\NLW_VexRiscv/dataCache_1_/Mram_ways_0_tags_DIBDI<11>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_tags_DIBDI<10>_UNCONNECTED , 
\NLW_VexRiscv/dataCache_1_/Mram_ways_0_tags_DIBDI<9>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_tags_DIBDI<8>_UNCONNECTED , 
\NLW_VexRiscv/dataCache_1_/Mram_ways_0_tags_DIBDI<7>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_tags_DIBDI<6>_UNCONNECTED , 
\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [31], \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [30], 
\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [29], \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [28], 
\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [27], \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [26]}),
    .DIADI({\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [25], \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [24], 
\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [23], \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [22], 
\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [21], \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [20], 
\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [19], \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [18], 
\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [17], \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [16], 
\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [15], \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [14], 
\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [13], \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [12], Mcount_ddrphy_bitslip_cnt_lut[1]
, \VexRiscv/dataCache_1_/loader_counter_willOverflow }),
    .ADDRBRDADDR({Mcount_ddrphy_bitslip_cnt_lut[1], \VexRiscv/execute_SrcPlugin_addSub[11] , \VexRiscv/execute_SrcPlugin_addSub[10] , 
\VexRiscv/execute_SrcPlugin_addSub[9] , \VexRiscv/execute_SrcPlugin_addSub[8] , \VexRiscv/execute_SrcPlugin_addSub[7] , 
\VexRiscv/execute_SrcPlugin_addSub[6] , \VexRiscv/execute_SrcPlugin_addSub[5] , 
\NLW_VexRiscv/dataCache_1_/Mram_ways_0_tags_ADDRBRDADDR<4>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_tags_ADDRBRDADDR<3>_UNCONNECTED , 
\NLW_VexRiscv/dataCache_1_/Mram_ways_0_tags_ADDRBRDADDR<2>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_tags_ADDRBRDADDR<1>_UNCONNECTED , 
\NLW_VexRiscv/dataCache_1_/Mram_ways_0_tags_ADDRBRDADDR<0>_UNCONNECTED }),
    .DOBDO({\NLW_VexRiscv/dataCache_1_/Mram_ways_0_tags_DOBDO<15>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_tags_DOBDO<14>_UNCONNECTED , 
\NLW_VexRiscv/dataCache_1_/Mram_ways_0_tags_DOBDO<13>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_tags_DOBDO<12>_UNCONNECTED , 
\NLW_VexRiscv/dataCache_1_/Mram_ways_0_tags_DOBDO<11>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_tags_DOBDO<10>_UNCONNECTED , 
\NLW_VexRiscv/dataCache_1_/Mram_ways_0_tags_DOBDO<9>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_tags_DOBDO<8>_UNCONNECTED , 
\NLW_VexRiscv/dataCache_1_/Mram_ways_0_tags_DOBDO<7>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_tags_DOBDO<6>_UNCONNECTED , 
\VexRiscv/dataCache_1_/_zz_10_ [21], \VexRiscv/dataCache_1_/_zz_10_ [20], \VexRiscv/dataCache_1_/_zz_10_ [19], \VexRiscv/dataCache_1_/_zz_10_ [18], 
\VexRiscv/dataCache_1_/_zz_10_ [17], \VexRiscv/dataCache_1_/_zz_10_ [16]}),
    .DIPADIP({\NLW_VexRiscv/dataCache_1_/Mram_ways_0_tags_DIPADIP<1>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_tags_DIPADIP<0>_UNCONNECTED 
})
  );
  RAMB8BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "READ_FIRST" ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 9 ),
    .DATA_WIDTH_B ( 9 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 18'h00000 ),
    .INIT_B ( 18'h00000 ),
    .RAM_MODE ( "TDP" ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 18'h00000 ),
    .SRVAL_B ( 18'h00000 ),
    .INIT_FILE ( "NONE" ),
    .SIM_COLLISION_CHECK ( "ALL" ))
  \VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3  (
    .RSTBRST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .ENBRDEN(\VexRiscv/dataCache_1_/_zz_5_ ),
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .ENAWREN(basesoc_sdram_tccdcon_ready),
    .CLKAWRCLK(sys_clk),
    .CLKBRDCLK(sys_clk),
    .REGCEBREGCE(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WEAWEL({\VexRiscv/dataCache_1_/dataWriteCmd_payload_mask[3]__zz_1__AND_684_o , 
\VexRiscv/dataCache_1_/dataWriteCmd_payload_mask[3]__zz_1__AND_684_o }),
    .DOADO({\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DOADO<15>_UNCONNECTED , 
\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DOADO<14>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DOADO<13>_UNCONNECTED 
, \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DOADO<12>_UNCONNECTED , 
\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DOADO<11>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DOADO<10>_UNCONNECTED 
, \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DOADO<9>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DOADO<8>_UNCONNECTED 
, \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DOADO<7>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DOADO<6>_UNCONNECTED 
, \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DOADO<5>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DOADO<4>_UNCONNECTED 
, \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DOADO<3>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DOADO<2>_UNCONNECTED 
, \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DOADO<1>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DOADO<0>_UNCONNECTED 
}),
    .DOPADOP({\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DOPADOP<1>_UNCONNECTED , 
\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DOPADOP<0>_UNCONNECTED }),
    .DOPBDOP({\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DOPBDOP<1>_UNCONNECTED , 
\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DOPBDOP<0>_UNCONNECTED }),
    .WEBWEU({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1]}),
    .ADDRAWRADDR({\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [11], \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [10], 
\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [9], \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [8], 
\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [7], \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [6], 
\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [5], \VexRiscv/dataCache_1_/dataWriteCmd_payload_address [2], 
\VexRiscv/dataCache_1_/dataWriteCmd_payload_address [1], \VexRiscv/dataCache_1_/dataWriteCmd_payload_address [0], 
\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_ADDRAWRADDR<2>_UNCONNECTED , 
\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_ADDRAWRADDR<1>_UNCONNECTED , 
\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_ADDRAWRADDR<0>_UNCONNECTED }),
    .DIPBDIP({\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DIPBDIP<1>_UNCONNECTED , 
\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DIPBDIP<0>_UNCONNECTED }),
    .DIBDI({\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DIBDI<15>_UNCONNECTED , 
\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DIBDI<14>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DIBDI<13>_UNCONNECTED 
, \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DIBDI<12>_UNCONNECTED , 
\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DIBDI<11>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DIBDI<10>_UNCONNECTED 
, \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DIBDI<9>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DIBDI<8>_UNCONNECTED 
, \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DIBDI<7>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DIBDI<6>_UNCONNECTED 
, \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DIBDI<5>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DIBDI<4>_UNCONNECTED 
, \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DIBDI<3>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DIBDI<2>_UNCONNECTED 
, \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DIBDI<1>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DIBDI<0>_UNCONNECTED 
}),
    .DIADI({\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DIADI<15>_UNCONNECTED , 
\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DIADI<14>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DIADI<13>_UNCONNECTED 
, \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DIADI<12>_UNCONNECTED , 
\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DIADI<11>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DIADI<10>_UNCONNECTED 
, \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DIADI<9>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DIADI<8>_UNCONNECTED 
, \VexRiscv/dataCache_1_/dataWriteCmd_payload_data [31], \VexRiscv/dataCache_1_/dataWriteCmd_payload_data [30], 
\VexRiscv/dataCache_1_/dataWriteCmd_payload_data [29], \VexRiscv/dataCache_1_/dataWriteCmd_payload_data [28], 
\VexRiscv/dataCache_1_/dataWriteCmd_payload_data [27], \VexRiscv/dataCache_1_/dataWriteCmd_payload_data [26], 
\VexRiscv/dataCache_1_/dataWriteCmd_payload_data [25], \VexRiscv/dataCache_1_/dataWriteCmd_payload_data [24]}),
    .ADDRBRDADDR({\VexRiscv/execute_SrcPlugin_addSub[11] , \VexRiscv/execute_SrcPlugin_addSub[10] , \VexRiscv/execute_SrcPlugin_addSub[9] , 
\VexRiscv/execute_SrcPlugin_addSub[8] , \VexRiscv/execute_SrcPlugin_addSub[7] , \VexRiscv/execute_SrcPlugin_addSub[6] , 
\VexRiscv/execute_SrcPlugin_addSub[5] , \VexRiscv/execute_SrcPlugin_addSub[4] , \VexRiscv/execute_SrcPlugin_addSub[3] , 
\VexRiscv/execute_SrcPlugin_addSub[2] , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_ADDRBRDADDR<2>_UNCONNECTED , 
\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_ADDRBRDADDR<1>_UNCONNECTED , 
\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_ADDRBRDADDR<0>_UNCONNECTED }),
    .DOBDO({\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DOBDO<15>_UNCONNECTED , 
\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DOBDO<14>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DOBDO<13>_UNCONNECTED 
, \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DOBDO<12>_UNCONNECTED , 
\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DOBDO<11>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DOBDO<10>_UNCONNECTED 
, \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DOBDO<9>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DOBDO<8>_UNCONNECTED 
, \VexRiscv/dataCache_1_/_zz_27_,_zz_26_,_zz_25_,_zz_24_ [31], \VexRiscv/dataCache_1_/_zz_27_,_zz_26_,_zz_25_,_zz_24_ [30], 
\VexRiscv/dataCache_1_/_zz_27_,_zz_26_,_zz_25_,_zz_24_ [29], \VexRiscv/dataCache_1_/_zz_27_,_zz_26_,_zz_25_,_zz_24_ [28], 
\VexRiscv/dataCache_1_/_zz_27_,_zz_26_,_zz_25_,_zz_24_ [27], \VexRiscv/dataCache_1_/_zz_27_,_zz_26_,_zz_25_,_zz_24_ [26], 
\VexRiscv/dataCache_1_/_zz_27_,_zz_26_,_zz_25_,_zz_24_ [25], \VexRiscv/dataCache_1_/_zz_27_,_zz_26_,_zz_25_,_zz_24_ [24]}),
    .DIPADIP({\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol3_DIPADIP<1>_UNCONNECTED , Mcount_ddrphy_bitslip_cnt_lut[1]})
  );
  RAMB8BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "READ_FIRST" ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 9 ),
    .DATA_WIDTH_B ( 9 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 18'h00000 ),
    .INIT_B ( 18'h00000 ),
    .RAM_MODE ( "TDP" ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 18'h00000 ),
    .SRVAL_B ( 18'h00000 ),
    .INIT_FILE ( "NONE" ),
    .SIM_COLLISION_CHECK ( "ALL" ))
  \VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2  (
    .RSTBRST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .ENBRDEN(\VexRiscv/dataCache_1_/_zz_5_ ),
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .ENAWREN(basesoc_sdram_tccdcon_ready),
    .CLKAWRCLK(sys_clk),
    .CLKBRDCLK(sys_clk),
    .REGCEBREGCE(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WEAWEL({\VexRiscv/dataCache_1_/dataWriteCmd_payload_mask[2]__zz_1__AND_683_o , 
\VexRiscv/dataCache_1_/dataWriteCmd_payload_mask[2]__zz_1__AND_683_o }),
    .DOADO({\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DOADO<15>_UNCONNECTED , 
\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DOADO<14>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DOADO<13>_UNCONNECTED 
, \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DOADO<12>_UNCONNECTED , 
\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DOADO<11>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DOADO<10>_UNCONNECTED 
, \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DOADO<9>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DOADO<8>_UNCONNECTED 
, \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DOADO<7>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DOADO<6>_UNCONNECTED 
, \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DOADO<5>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DOADO<4>_UNCONNECTED 
, \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DOADO<3>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DOADO<2>_UNCONNECTED 
, \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DOADO<1>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DOADO<0>_UNCONNECTED 
}),
    .DOPADOP({\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DOPADOP<1>_UNCONNECTED , 
\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DOPADOP<0>_UNCONNECTED }),
    .DOPBDOP({\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DOPBDOP<1>_UNCONNECTED , 
\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DOPBDOP<0>_UNCONNECTED }),
    .WEBWEU({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1]}),
    .ADDRAWRADDR({\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [11], \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [10], 
\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [9], \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [8], 
\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [7], \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [6], 
\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [5], \VexRiscv/dataCache_1_/dataWriteCmd_payload_address [2], 
\VexRiscv/dataCache_1_/dataWriteCmd_payload_address [1], \VexRiscv/dataCache_1_/dataWriteCmd_payload_address [0], 
\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_ADDRAWRADDR<2>_UNCONNECTED , 
\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_ADDRAWRADDR<1>_UNCONNECTED , 
\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_ADDRAWRADDR<0>_UNCONNECTED }),
    .DIPBDIP({\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DIPBDIP<1>_UNCONNECTED , 
\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DIPBDIP<0>_UNCONNECTED }),
    .DIBDI({\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DIBDI<15>_UNCONNECTED , 
\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DIBDI<14>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DIBDI<13>_UNCONNECTED 
, \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DIBDI<12>_UNCONNECTED , 
\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DIBDI<11>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DIBDI<10>_UNCONNECTED 
, \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DIBDI<9>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DIBDI<8>_UNCONNECTED 
, \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DIBDI<7>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DIBDI<6>_UNCONNECTED 
, \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DIBDI<5>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DIBDI<4>_UNCONNECTED 
, \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DIBDI<3>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DIBDI<2>_UNCONNECTED 
, \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DIBDI<1>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DIBDI<0>_UNCONNECTED 
}),
    .DIADI({\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DIADI<15>_UNCONNECTED , 
\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DIADI<14>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DIADI<13>_UNCONNECTED 
, \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DIADI<12>_UNCONNECTED , 
\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DIADI<11>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DIADI<10>_UNCONNECTED 
, \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DIADI<9>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DIADI<8>_UNCONNECTED 
, \VexRiscv/dataCache_1_/dataWriteCmd_payload_data [23], \VexRiscv/dataCache_1_/dataWriteCmd_payload_data [22], 
\VexRiscv/dataCache_1_/dataWriteCmd_payload_data [21], \VexRiscv/dataCache_1_/dataWriteCmd_payload_data [20], 
\VexRiscv/dataCache_1_/dataWriteCmd_payload_data [19], \VexRiscv/dataCache_1_/dataWriteCmd_payload_data [18], 
\VexRiscv/dataCache_1_/dataWriteCmd_payload_data [17], \VexRiscv/dataCache_1_/dataWriteCmd_payload_data [16]}),
    .ADDRBRDADDR({\VexRiscv/execute_SrcPlugin_addSub[11] , \VexRiscv/execute_SrcPlugin_addSub[10] , \VexRiscv/execute_SrcPlugin_addSub[9] , 
\VexRiscv/execute_SrcPlugin_addSub[8] , \VexRiscv/execute_SrcPlugin_addSub[7] , \VexRiscv/execute_SrcPlugin_addSub[6] , 
\VexRiscv/execute_SrcPlugin_addSub[5] , \VexRiscv/execute_SrcPlugin_addSub[4] , \VexRiscv/execute_SrcPlugin_addSub[3] , 
\VexRiscv/execute_SrcPlugin_addSub[2] , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_ADDRBRDADDR<2>_UNCONNECTED , 
\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_ADDRBRDADDR<1>_UNCONNECTED , 
\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_ADDRBRDADDR<0>_UNCONNECTED }),
    .DOBDO({\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DOBDO<15>_UNCONNECTED , 
\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DOBDO<14>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DOBDO<13>_UNCONNECTED 
, \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DOBDO<12>_UNCONNECTED , 
\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DOBDO<11>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DOBDO<10>_UNCONNECTED 
, \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DOBDO<9>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DOBDO<8>_UNCONNECTED 
, \VexRiscv/dataCache_1_/_zz_27_,_zz_26_,_zz_25_,_zz_24_ [23], \VexRiscv/dataCache_1_/_zz_27_,_zz_26_,_zz_25_,_zz_24_ [22], 
\VexRiscv/dataCache_1_/_zz_27_,_zz_26_,_zz_25_,_zz_24_ [21], \VexRiscv/dataCache_1_/_zz_27_,_zz_26_,_zz_25_,_zz_24_ [20], 
\VexRiscv/dataCache_1_/_zz_27_,_zz_26_,_zz_25_,_zz_24_ [19], \VexRiscv/dataCache_1_/_zz_27_,_zz_26_,_zz_25_,_zz_24_ [18], 
\VexRiscv/dataCache_1_/_zz_27_,_zz_26_,_zz_25_,_zz_24_ [17], \VexRiscv/dataCache_1_/_zz_27_,_zz_26_,_zz_25_,_zz_24_ [16]}),
    .DIPADIP({\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol2_DIPADIP<1>_UNCONNECTED , Mcount_ddrphy_bitslip_cnt_lut[1]})
  );
  RAMB8BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "READ_FIRST" ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 9 ),
    .DATA_WIDTH_B ( 9 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 18'h00000 ),
    .INIT_B ( 18'h00000 ),
    .RAM_MODE ( "TDP" ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 18'h00000 ),
    .SRVAL_B ( 18'h00000 ),
    .INIT_FILE ( "NONE" ),
    .SIM_COLLISION_CHECK ( "ALL" ))
  \VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0  (
    .RSTBRST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .ENBRDEN(\VexRiscv/dataCache_1_/_zz_5_ ),
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .ENAWREN(basesoc_sdram_tccdcon_ready),
    .CLKAWRCLK(sys_clk),
    .CLKBRDCLK(sys_clk),
    .REGCEBREGCE(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WEAWEL({\VexRiscv/dataCache_1_/dataWriteCmd_payload_mask[0]__zz_1__AND_681_o , 
\VexRiscv/dataCache_1_/dataWriteCmd_payload_mask[0]__zz_1__AND_681_o }),
    .DOADO({\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DOADO<15>_UNCONNECTED , 
\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DOADO<14>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DOADO<13>_UNCONNECTED 
, \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DOADO<12>_UNCONNECTED , 
\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DOADO<11>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DOADO<10>_UNCONNECTED 
, \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DOADO<9>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DOADO<8>_UNCONNECTED 
, \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DOADO<7>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DOADO<6>_UNCONNECTED 
, \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DOADO<5>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DOADO<4>_UNCONNECTED 
, \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DOADO<3>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DOADO<2>_UNCONNECTED 
, \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DOADO<1>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DOADO<0>_UNCONNECTED 
}),
    .DOPADOP({\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DOPADOP<1>_UNCONNECTED , 
\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DOPADOP<0>_UNCONNECTED }),
    .DOPBDOP({\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DOPBDOP<1>_UNCONNECTED , 
\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DOPBDOP<0>_UNCONNECTED }),
    .WEBWEU({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1]}),
    .ADDRAWRADDR({\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [11], \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [10], 
\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [9], \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [8], 
\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [7], \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [6], 
\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [5], \VexRiscv/dataCache_1_/dataWriteCmd_payload_address [2], 
\VexRiscv/dataCache_1_/dataWriteCmd_payload_address [1], \VexRiscv/dataCache_1_/dataWriteCmd_payload_address [0], 
\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_ADDRAWRADDR<2>_UNCONNECTED , 
\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_ADDRAWRADDR<1>_UNCONNECTED , 
\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_ADDRAWRADDR<0>_UNCONNECTED }),
    .DIPBDIP({\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DIPBDIP<1>_UNCONNECTED , 
\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DIPBDIP<0>_UNCONNECTED }),
    .DIBDI({\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DIBDI<15>_UNCONNECTED , 
\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DIBDI<14>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DIBDI<13>_UNCONNECTED 
, \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DIBDI<12>_UNCONNECTED , 
\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DIBDI<11>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DIBDI<10>_UNCONNECTED 
, \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DIBDI<9>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DIBDI<8>_UNCONNECTED 
, \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DIBDI<7>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DIBDI<6>_UNCONNECTED 
, \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DIBDI<5>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DIBDI<4>_UNCONNECTED 
, \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DIBDI<3>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DIBDI<2>_UNCONNECTED 
, \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DIBDI<1>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DIBDI<0>_UNCONNECTED 
}),
    .DIADI({\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DIADI<15>_UNCONNECTED , 
\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DIADI<14>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DIADI<13>_UNCONNECTED 
, \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DIADI<12>_UNCONNECTED , 
\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DIADI<11>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DIADI<10>_UNCONNECTED 
, \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DIADI<9>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DIADI<8>_UNCONNECTED 
, \VexRiscv/dataCache_1_/dataWriteCmd_payload_data [7], \VexRiscv/dataCache_1_/dataWriteCmd_payload_data [6], 
\VexRiscv/dataCache_1_/dataWriteCmd_payload_data [5], \VexRiscv/dataCache_1_/dataWriteCmd_payload_data [4], 
\VexRiscv/dataCache_1_/dataWriteCmd_payload_data [3], \VexRiscv/dataCache_1_/dataWriteCmd_payload_data [2], 
\VexRiscv/dataCache_1_/dataWriteCmd_payload_data [1], \VexRiscv/dataCache_1_/dataWriteCmd_payload_data [0]}),
    .ADDRBRDADDR({\VexRiscv/execute_SrcPlugin_addSub[11] , \VexRiscv/execute_SrcPlugin_addSub[10] , \VexRiscv/execute_SrcPlugin_addSub[9] , 
\VexRiscv/execute_SrcPlugin_addSub[8] , \VexRiscv/execute_SrcPlugin_addSub[7] , \VexRiscv/execute_SrcPlugin_addSub[6] , 
\VexRiscv/execute_SrcPlugin_addSub[5] , \VexRiscv/execute_SrcPlugin_addSub[4] , \VexRiscv/execute_SrcPlugin_addSub[3] , 
\VexRiscv/execute_SrcPlugin_addSub[2] , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_ADDRBRDADDR<2>_UNCONNECTED , 
\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_ADDRBRDADDR<1>_UNCONNECTED , 
\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_ADDRBRDADDR<0>_UNCONNECTED }),
    .DOBDO({\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DOBDO<15>_UNCONNECTED , 
\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DOBDO<14>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DOBDO<13>_UNCONNECTED 
, \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DOBDO<12>_UNCONNECTED , 
\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DOBDO<11>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DOBDO<10>_UNCONNECTED 
, \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DOBDO<9>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DOBDO<8>_UNCONNECTED 
, \VexRiscv/dataCache_1_/_zz_27_,_zz_26_,_zz_25_,_zz_24_ [7], \VexRiscv/dataCache_1_/_zz_27_,_zz_26_,_zz_25_,_zz_24_ [6], 
\VexRiscv/dataCache_1_/_zz_27_,_zz_26_,_zz_25_,_zz_24_ [5], \VexRiscv/dataCache_1_/_zz_27_,_zz_26_,_zz_25_,_zz_24_ [4], 
\VexRiscv/dataCache_1_/_zz_27_,_zz_26_,_zz_25_,_zz_24_ [3], \VexRiscv/dataCache_1_/_zz_27_,_zz_26_,_zz_25_,_zz_24_ [2], 
\VexRiscv/dataCache_1_/_zz_27_,_zz_26_,_zz_25_,_zz_24_ [1], \VexRiscv/dataCache_1_/_zz_27_,_zz_26_,_zz_25_,_zz_24_ [0]}),
    .DIPADIP({\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol0_DIPADIP<1>_UNCONNECTED , Mcount_ddrphy_bitslip_cnt_lut[1]})
  );
  RAMB8BWER #(
    .INIT_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_04 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_05 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_06 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_07 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_08 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_09 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_0F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_10 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_11 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_12 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_13 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_14 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_15 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_16 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_17 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_18 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_19 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1A ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1B ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1C ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1D ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1E ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_1F ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .WRITE_MODE_A ( "READ_FIRST" ),
    .WRITE_MODE_B ( "WRITE_FIRST" ),
    .DATA_WIDTH_A ( 9 ),
    .DATA_WIDTH_B ( 9 ),
    .DOA_REG ( 0 ),
    .DOB_REG ( 0 ),
    .EN_RSTRAM_A ( "TRUE" ),
    .EN_RSTRAM_B ( "TRUE" ),
    .INITP_00 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_01 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_02 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INITP_03 ( 256'h0000000000000000000000000000000000000000000000000000000000000000 ),
    .INIT_A ( 18'h00000 ),
    .INIT_B ( 18'h00000 ),
    .RAM_MODE ( "TDP" ),
    .RST_PRIORITY_A ( "CE" ),
    .RST_PRIORITY_B ( "CE" ),
    .RSTTYPE ( "SYNC" ),
    .SRVAL_A ( 18'h00000 ),
    .SRVAL_B ( 18'h00000 ),
    .INIT_FILE ( "NONE" ),
    .SIM_COLLISION_CHECK ( "ALL" ))
  \VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1  (
    .RSTBRST(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .ENBRDEN(\VexRiscv/dataCache_1_/_zz_5_ ),
    .REGCEA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .ENAWREN(basesoc_sdram_tccdcon_ready),
    .CLKAWRCLK(sys_clk),
    .CLKBRDCLK(sys_clk),
    .REGCEBREGCE(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .RSTA(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .WEAWEL({\VexRiscv/dataCache_1_/dataWriteCmd_payload_mask[1]__zz_1__AND_682_o , 
\VexRiscv/dataCache_1_/dataWriteCmd_payload_mask[1]__zz_1__AND_682_o }),
    .DOADO({\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DOADO<15>_UNCONNECTED , 
\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DOADO<14>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DOADO<13>_UNCONNECTED 
, \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DOADO<12>_UNCONNECTED , 
\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DOADO<11>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DOADO<10>_UNCONNECTED 
, \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DOADO<9>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DOADO<8>_UNCONNECTED 
, \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DOADO<7>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DOADO<6>_UNCONNECTED 
, \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DOADO<5>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DOADO<4>_UNCONNECTED 
, \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DOADO<3>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DOADO<2>_UNCONNECTED 
, \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DOADO<1>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DOADO<0>_UNCONNECTED 
}),
    .DOPADOP({\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DOPADOP<1>_UNCONNECTED , 
\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DOPADOP<0>_UNCONNECTED }),
    .DOPBDOP({\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DOPBDOP<1>_UNCONNECTED , 
\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DOPBDOP<0>_UNCONNECTED }),
    .WEBWEU({Mcount_ddrphy_bitslip_cnt_lut[1], Mcount_ddrphy_bitslip_cnt_lut[1]}),
    .ADDRAWRADDR({\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [11], \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [10], 
\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [9], \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [8], 
\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [7], \VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [6], 
\VexRiscv/dataCache_1_/stageB_mmuRsp_physicalAddress [5], \VexRiscv/dataCache_1_/dataWriteCmd_payload_address [2], 
\VexRiscv/dataCache_1_/dataWriteCmd_payload_address [1], \VexRiscv/dataCache_1_/dataWriteCmd_payload_address [0], 
\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_ADDRAWRADDR<2>_UNCONNECTED , 
\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_ADDRAWRADDR<1>_UNCONNECTED , 
\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_ADDRAWRADDR<0>_UNCONNECTED }),
    .DIPBDIP({\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DIPBDIP<1>_UNCONNECTED , 
\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DIPBDIP<0>_UNCONNECTED }),
    .DIBDI({\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DIBDI<15>_UNCONNECTED , 
\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DIBDI<14>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DIBDI<13>_UNCONNECTED 
, \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DIBDI<12>_UNCONNECTED , 
\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DIBDI<11>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DIBDI<10>_UNCONNECTED 
, \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DIBDI<9>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DIBDI<8>_UNCONNECTED 
, \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DIBDI<7>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DIBDI<6>_UNCONNECTED 
, \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DIBDI<5>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DIBDI<4>_UNCONNECTED 
, \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DIBDI<3>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DIBDI<2>_UNCONNECTED 
, \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DIBDI<1>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DIBDI<0>_UNCONNECTED 
}),
    .DIADI({\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DIADI<15>_UNCONNECTED , 
\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DIADI<14>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DIADI<13>_UNCONNECTED 
, \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DIADI<12>_UNCONNECTED , 
\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DIADI<11>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DIADI<10>_UNCONNECTED 
, \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DIADI<9>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DIADI<8>_UNCONNECTED 
, \VexRiscv/dataCache_1_/dataWriteCmd_payload_data [15], \VexRiscv/dataCache_1_/dataWriteCmd_payload_data [14], 
\VexRiscv/dataCache_1_/dataWriteCmd_payload_data [13], \VexRiscv/dataCache_1_/dataWriteCmd_payload_data [12], 
\VexRiscv/dataCache_1_/dataWriteCmd_payload_data [11], \VexRiscv/dataCache_1_/dataWriteCmd_payload_data [10], 
\VexRiscv/dataCache_1_/dataWriteCmd_payload_data [9], \VexRiscv/dataCache_1_/dataWriteCmd_payload_data [8]}),
    .ADDRBRDADDR({\VexRiscv/execute_SrcPlugin_addSub[11] , \VexRiscv/execute_SrcPlugin_addSub[10] , \VexRiscv/execute_SrcPlugin_addSub[9] , 
\VexRiscv/execute_SrcPlugin_addSub[8] , \VexRiscv/execute_SrcPlugin_addSub[7] , \VexRiscv/execute_SrcPlugin_addSub[6] , 
\VexRiscv/execute_SrcPlugin_addSub[5] , \VexRiscv/execute_SrcPlugin_addSub[4] , \VexRiscv/execute_SrcPlugin_addSub[3] , 
\VexRiscv/execute_SrcPlugin_addSub[2] , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_ADDRBRDADDR<2>_UNCONNECTED , 
\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_ADDRBRDADDR<1>_UNCONNECTED , 
\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_ADDRBRDADDR<0>_UNCONNECTED }),
    .DOBDO({\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DOBDO<15>_UNCONNECTED , 
\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DOBDO<14>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DOBDO<13>_UNCONNECTED 
, \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DOBDO<12>_UNCONNECTED , 
\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DOBDO<11>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DOBDO<10>_UNCONNECTED 
, \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DOBDO<9>_UNCONNECTED , \NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DOBDO<8>_UNCONNECTED 
, \VexRiscv/dataCache_1_/_zz_27_,_zz_26_,_zz_25_,_zz_24_ [15], \VexRiscv/dataCache_1_/_zz_27_,_zz_26_,_zz_25_,_zz_24_ [14], 
\VexRiscv/dataCache_1_/_zz_27_,_zz_26_,_zz_25_,_zz_24_ [13], \VexRiscv/dataCache_1_/_zz_27_,_zz_26_,_zz_25_,_zz_24_ [12], 
\VexRiscv/dataCache_1_/_zz_27_,_zz_26_,_zz_25_,_zz_24_ [11], \VexRiscv/dataCache_1_/_zz_27_,_zz_26_,_zz_25_,_zz_24_ [10], 
\VexRiscv/dataCache_1_/_zz_27_,_zz_26_,_zz_25_,_zz_24_ [9], \VexRiscv/dataCache_1_/_zz_27_,_zz_26_,_zz_25_,_zz_24_ [8]}),
    .DIPADIP({\NLW_VexRiscv/dataCache_1_/Mram_ways_0_data_symbol1_DIPADIP<1>_UNCONNECTED , Mcount_ddrphy_bitslip_cnt_lut[1]})
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddrphy_r_dfi_wrdata_en_1 (
    .A0(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CE(basesoc_sdram_tccdcon_ready),
    .CLK(sdram_half_clk),
    .D(ddrphy_wrdata_en_d_841),
    .Q(Mshreg_ddrphy_r_dfi_wrdata_en_1_9656),
    .Q15(NLW_Mshreg_ddrphy_r_dfi_wrdata_en_1_Q15_UNCONNECTED)
  );
  FDE #(
    .INIT ( 1'b0 ))
  ddrphy_r_dfi_wrdata_en_1 (
    .C(sdram_half_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mshreg_ddrphy_r_dfi_wrdata_en_1_9656),
    .Q(ddrphy_r_dfi_wrdata_en[1])
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddrphy_rddata_sr_1_BRB1 (
    .A0(basesoc_sdram_tccdcon_ready),
    .A1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CE(basesoc_sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_storage_full[0]),
    .Q(Mshreg_ddrphy_rddata_sr_1_BRB1_9657),
    .Q15(NLW_Mshreg_ddrphy_rddata_sr_1_BRB1_Q15_UNCONNECTED)
  );
  FDE #(
    .INIT ( 1'b0 ))
  ddrphy_rddata_sr_1_BRB11 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mshreg_ddrphy_rddata_sr_1_BRB1_9657),
    .Q(ddrphy_rddata_sr_1_BRB11_9658)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddrphy_rddata_sr_1_BRB2 (
    .A0(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A1(basesoc_sdram_tccdcon_ready),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CE(basesoc_sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(\basesoc_csrbankarray_csrbank3_sel<13>1_FRB_4452 ),
    .Q(Mshreg_ddrphy_rddata_sr_1_BRB2_9659),
    .Q15(NLW_Mshreg_ddrphy_rddata_sr_1_BRB2_Q15_UNCONNECTED)
  );
  FDE   ddrphy_rddata_sr_1_BRB2 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mshreg_ddrphy_rddata_sr_1_BRB2_9659),
    .Q(ddrphy_rddata_sr_1_BRB2_9496)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddrphy_rddata_sr_1_BRB3 (
    .A0(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A1(basesoc_sdram_tccdcon_ready),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CE(basesoc_sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(basesoc_interface_we_966),
    .Q(Mshreg_ddrphy_rddata_sr_1_BRB3_9660),
    .Q15(NLW_Mshreg_ddrphy_rddata_sr_1_BRB3_Q15_UNCONNECTED)
  );
  FDE   ddrphy_rddata_sr_1_BRB3 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mshreg_ddrphy_rddata_sr_1_BRB3_9660),
    .Q(ddrphy_rddata_sr_1_BRB3_9497)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid4_BRB0 (
    .A0(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A1(basesoc_sdram_tccdcon_ready),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CE(basesoc_sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(roundrobin0_grant_roundrobin3_grant_OR_332_o6),
    .Q(Mshreg_new_master_rdata_valid4_BRB0_9661),
    .Q15(NLW_Mshreg_new_master_rdata_valid4_BRB0_Q15_UNCONNECTED)
  );
  FDE #(
    .INIT ( 1'b0 ))
  new_master_rdata_valid4_BRB01 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mshreg_new_master_rdata_valid4_BRB0_9661),
    .Q(new_master_rdata_valid4_BRB01_9662)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid4_BRB1 (
    .A0(basesoc_sdram_tccdcon_ready),
    .A1(basesoc_sdram_tccdcon_ready),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CE(basesoc_sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we_1364),
    .Q(Mshreg_new_master_rdata_valid4_BRB1_9663),
    .Q15(NLW_Mshreg_new_master_rdata_valid4_BRB1_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid4_BRB1 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mshreg_new_master_rdata_valid4_BRB1_9663),
    .Q(new_master_rdata_valid4_BRB1_9502)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid4_BRB3 (
    .A0(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A1(basesoc_sdram_tccdcon_ready),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CE(basesoc_sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_payload_is_read),
    .Q(Mshreg_new_master_rdata_valid4_BRB3_9664),
    .Q15(NLW_Mshreg_new_master_rdata_valid4_BRB3_Q15_UNCONNECTED)
  );
  FDE #(
    .INIT ( 1'b0 ))
  new_master_rdata_valid4_BRB31 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mshreg_new_master_rdata_valid4_BRB3_9664),
    .Q(new_master_rdata_valid4_BRB31_9665)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid4_BRB4 (
    .A0(basesoc_sdram_tccdcon_ready),
    .A1(basesoc_sdram_tccdcon_ready),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CE(basesoc_sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_ready),
    .Q(Mshreg_new_master_rdata_valid4_BRB4_9666),
    .Q15(NLW_Mshreg_new_master_rdata_valid4_BRB4_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid4_BRB4 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mshreg_new_master_rdata_valid4_BRB4_9666),
    .Q(new_master_rdata_valid4_BRB4_9505)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddrphy_rddata_sr_2_BRB6 (
    .A0(basesoc_sdram_tccdcon_ready),
    .A1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CE(basesoc_sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(\basesoc_interface_adr[5] ),
    .Q(Mshreg_ddrphy_rddata_sr_2_BRB6_9667),
    .Q15(NLW_Mshreg_ddrphy_rddata_sr_2_BRB6_Q15_UNCONNECTED)
  );
  FDE   ddrphy_rddata_sr_2_BRB6 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mshreg_ddrphy_rddata_sr_2_BRB6_9667),
    .Q(ddrphy_rddata_sr_2_BRB6_9506)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddrphy_rddata_sr_2_BRB7 (
    .A0(basesoc_sdram_tccdcon_ready),
    .A1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CE(basesoc_sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(_n67981),
    .Q(Mshreg_ddrphy_rddata_sr_2_BRB7_9668),
    .Q15(NLW_Mshreg_ddrphy_rddata_sr_2_BRB7_Q15_UNCONNECTED)
  );
  FDE   ddrphy_rddata_sr_2_BRB7 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mshreg_ddrphy_rddata_sr_2_BRB7_9668),
    .Q(ddrphy_rddata_sr_2_BRB7_9507)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddrphy_rddata_sr_2_BRB8 (
    .A0(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CE(basesoc_sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(basesoc_csrbankarray_interface3_bank_bus_dat_r_5_BRB3_9342),
    .Q(Mshreg_ddrphy_rddata_sr_2_BRB8_9669),
    .Q15(NLW_Mshreg_ddrphy_rddata_sr_2_BRB8_Q15_UNCONNECTED)
  );
  FDE   ddrphy_rddata_sr_2_BRB8 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mshreg_ddrphy_rddata_sr_2_BRB8_9669),
    .Q(ddrphy_rddata_sr_2_BRB8_9508)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddrphy_rddata_sr_2_BRB9 (
    .A0(basesoc_sdram_tccdcon_ready),
    .A1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CE(basesoc_sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_phaseinjector1_command_storage_full[5]),
    .Q(Mshreg_ddrphy_rddata_sr_2_BRB9_9670),
    .Q15(NLW_Mshreg_ddrphy_rddata_sr_2_BRB9_Q15_UNCONNECTED)
  );
  FDE   ddrphy_rddata_sr_2_BRB9 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mshreg_ddrphy_rddata_sr_2_BRB9_9670),
    .Q(ddrphy_rddata_sr_2_BRB9_9509)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddrphy_rddata_sr_2_BRB11 (
    .A0(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A1(basesoc_sdram_tccdcon_ready),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CE(basesoc_sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(multiplexer_state_FSM_FFd3_2767),
    .Q(Mshreg_ddrphy_rddata_sr_2_BRB11_9671),
    .Q15(NLW_Mshreg_ddrphy_rddata_sr_2_BRB11_Q15_UNCONNECTED)
  );
  FDE   ddrphy_rddata_sr_2_BRB11 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mshreg_ddrphy_rddata_sr_2_BRB11_9671),
    .Q(ddrphy_rddata_sr_2_BRB11_9512)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddrphy_rddata_sr_2_BRB10 (
    .A0(basesoc_sdram_tccdcon_ready),
    .A1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CE(basesoc_sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(_n683711_FRB_4399),
    .Q(Mshreg_ddrphy_rddata_sr_2_BRB10_9672),
    .Q15(NLW_Mshreg_ddrphy_rddata_sr_2_BRB10_Q15_UNCONNECTED)
  );
  FDE   ddrphy_rddata_sr_2_BRB10 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mshreg_ddrphy_rddata_sr_2_BRB10_9672),
    .Q(ddrphy_rddata_sr_2_BRB10_9510)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddrphy_rddata_sr_2_BRB4 (
    .A0(basesoc_sdram_tccdcon_ready),
    .A1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CE(basesoc_sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bandwidth_cmd_ready_879),
    .Q(Mshreg_ddrphy_rddata_sr_2_BRB4_9673),
    .Q15(NLW_Mshreg_ddrphy_rddata_sr_2_BRB4_Q15_UNCONNECTED)
  );
  FDE   ddrphy_rddata_sr_2_BRB4 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mshreg_ddrphy_rddata_sr_2_BRB4_9673),
    .Q(ddrphy_rddata_sr_2_BRB4_9511)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddrphy_rddata_sr_2_BRB12 (
    .A0(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A1(basesoc_sdram_tccdcon_ready),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CE(basesoc_sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(rhs_array_muxed6),
    .Q(Mshreg_ddrphy_rddata_sr_2_BRB12_9674),
    .Q15(NLW_Mshreg_ddrphy_rddata_sr_2_BRB12_Q15_UNCONNECTED)
  );
  FDE   ddrphy_rddata_sr_2_BRB12 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mshreg_ddrphy_rddata_sr_2_BRB12_9674),
    .Q(ddrphy_rddata_sr_2_BRB12_9513)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddrphy_rddata_sr_2_BRB13 (
    .A0(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A1(basesoc_sdram_tccdcon_ready),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CE(basesoc_sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(rhs_array_muxed9),
    .Q(Mshreg_ddrphy_rddata_sr_2_BRB13_9675),
    .Q15(NLW_Mshreg_ddrphy_rddata_sr_2_BRB13_Q15_UNCONNECTED)
  );
  FDE   ddrphy_rddata_sr_2_BRB13 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mshreg_ddrphy_rddata_sr_2_BRB13_9675),
    .Q(ddrphy_rddata_sr_2_BRB13_9514)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddrphy_rddata_sr_2_BRB15 (
    .A0(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A1(basesoc_sdram_tccdcon_ready),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CE(basesoc_sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(rhs_array_muxed0),
    .Q(Mshreg_ddrphy_rddata_sr_2_BRB15_9676),
    .Q15(NLW_Mshreg_ddrphy_rddata_sr_2_BRB15_Q15_UNCONNECTED)
  );
  FDE   ddrphy_rddata_sr_2_BRB15 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mshreg_ddrphy_rddata_sr_2_BRB15_9676),
    .Q(ddrphy_rddata_sr_2_BRB15_9516)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid3_BRB5 (
    .A0(basesoc_sdram_tccdcon_ready),
    .A1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CE(basesoc_sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_ready),
    .Q(Mshreg_new_master_rdata_valid3_BRB5_9677),
    .Q15(NLW_Mshreg_new_master_rdata_valid3_BRB5_Q15_UNCONNECTED)
  );
  FDE #(
    .INIT ( 1'b0 ))
  new_master_rdata_valid3_BRB51 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mshreg_new_master_rdata_valid3_BRB5_9677),
    .Q(new_master_rdata_valid3_BRB51_9678)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid3_BRB6 (
    .A0(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A1(basesoc_sdram_tccdcon_ready),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CE(basesoc_sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(roundrobin0_grant_roundrobin3_grant_OR_332_o1_4581),
    .Q(Mshreg_new_master_rdata_valid3_BRB6_9679),
    .Q15(NLW_Mshreg_new_master_rdata_valid3_BRB6_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid3_BRB6 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mshreg_new_master_rdata_valid3_BRB6_9679),
    .Q(new_master_rdata_valid3_BRB6_9518)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid3_BRB7 (
    .A0(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A1(basesoc_sdram_tccdcon_ready),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CE(basesoc_sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we_1235),
    .Q(Mshreg_new_master_rdata_valid3_BRB7_9680),
    .Q15(NLW_Mshreg_new_master_rdata_valid3_BRB7_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid3_BRB7 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mshreg_new_master_rdata_valid3_BRB7_9680),
    .Q(new_master_rdata_valid3_BRB7_9519)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid3_BRB8 (
    .A0(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A1(basesoc_sdram_tccdcon_ready),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CE(basesoc_sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_buffer_valid_n_1234),
    .Q(Mshreg_new_master_rdata_valid3_BRB8_9681),
    .Q15(NLW_Mshreg_new_master_rdata_valid3_BRB8_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid3_BRB8 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mshreg_new_master_rdata_valid3_BRB8_9681),
    .Q(new_master_rdata_valid3_BRB8_9520)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid3_BRB9 (
    .A0(basesoc_sdram_tccdcon_ready),
    .A1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CE(basesoc_sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_payload_is_read),
    .Q(Mshreg_new_master_rdata_valid3_BRB9_9682),
    .Q15(NLW_Mshreg_new_master_rdata_valid3_BRB9_Q15_UNCONNECTED)
  );
  FDE #(
    .INIT ( 1'b0 ))
  new_master_rdata_valid3_BRB91 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mshreg_new_master_rdata_valid3_BRB9_9682),
    .Q(new_master_rdata_valid3_BRB91_9683)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_new_master_rdata_valid3_BRB10 (
    .A0(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A1(basesoc_sdram_tccdcon_ready),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CE(basesoc_sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_ready),
    .Q(Mshreg_new_master_rdata_valid3_BRB10_9684),
    .Q15(NLW_Mshreg_new_master_rdata_valid3_BRB10_Q15_UNCONNECTED)
  );
  FDE   new_master_rdata_valid3_BRB10 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mshreg_new_master_rdata_valid3_BRB10_9684),
    .Q(new_master_rdata_valid3_BRB10_9522)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddrphy_rddata_sr_3_BRB5 (
    .A0(basesoc_sdram_tccdcon_ready),
    .A1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CE(basesoc_sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_choose_cmd_grant_FSM_FFd2),
    .Q(Mshreg_ddrphy_rddata_sr_3_BRB5_9685),
    .Q15(NLW_Mshreg_ddrphy_rddata_sr_3_BRB5_Q15_UNCONNECTED)
  );
  FDE   ddrphy_rddata_sr_3_BRB5 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mshreg_ddrphy_rddata_sr_3_BRB5_9685),
    .Q(ddrphy_rddata_sr_3_BRB5_9523)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddrphy_rddata_sr_3_BRB16 (
    .A0(basesoc_sdram_tccdcon_ready),
    .A1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CE(basesoc_sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_choose_cmd_grant_FSM_FFd1_981),
    .Q(Mshreg_ddrphy_rddata_sr_3_BRB16_9686),
    .Q15(NLW_Mshreg_ddrphy_rddata_sr_3_BRB16_Q15_UNCONNECTED)
  );
  FDE   ddrphy_rddata_sr_3_BRB16 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mshreg_ddrphy_rddata_sr_3_BRB16_9686),
    .Q(ddrphy_rddata_sr_3_BRB16_9524)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddrphy_rddata_sr_3_BRB17 (
    .A0(basesoc_sdram_tccdcon_ready),
    .A1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CE(basesoc_sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine1_cmd_payload_is_read),
    .Q(Mshreg_ddrphy_rddata_sr_3_BRB17_9687),
    .Q15(NLW_Mshreg_ddrphy_rddata_sr_3_BRB17_Q15_UNCONNECTED)
  );
  FDE   ddrphy_rddata_sr_3_BRB17 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mshreg_ddrphy_rddata_sr_3_BRB17_9687),
    .Q(ddrphy_rddata_sr_3_BRB17_9525)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddrphy_rddata_sr_3_BRB20 (
    .A0(basesoc_sdram_tccdcon_ready),
    .A1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CE(basesoc_sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine0_cmd_payload_is_read),
    .Q(Mshreg_ddrphy_rddata_sr_3_BRB20_9688),
    .Q15(NLW_Mshreg_ddrphy_rddata_sr_3_BRB20_Q15_UNCONNECTED)
  );
  FDE   ddrphy_rddata_sr_3_BRB20 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mshreg_ddrphy_rddata_sr_3_BRB20_9688),
    .Q(ddrphy_rddata_sr_3_BRB20_9528)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddrphy_rddata_sr_3_BRB18 (
    .A0(basesoc_sdram_tccdcon_ready),
    .A1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CE(basesoc_sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine3_cmd_payload_is_read),
    .Q(Mshreg_ddrphy_rddata_sr_3_BRB18_9689),
    .Q15(NLW_Mshreg_ddrphy_rddata_sr_3_BRB18_Q15_UNCONNECTED)
  );
  FDE   ddrphy_rddata_sr_3_BRB18 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mshreg_ddrphy_rddata_sr_3_BRB18_9689),
    .Q(ddrphy_rddata_sr_3_BRB18_9526)
  );
  SRLC16E #(
    .INIT ( 16'h0000 ))
  Mshreg_ddrphy_rddata_sr_3_BRB19 (
    .A0(basesoc_sdram_tccdcon_ready),
    .A1(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A2(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .A3(Mcount_ddrphy_bitslip_cnt_lut[1]),
    .CE(basesoc_sdram_tccdcon_ready),
    .CLK(sys_clk),
    .D(basesoc_sdram_bankmachine2_cmd_payload_is_read),
    .Q(Mshreg_ddrphy_rddata_sr_3_BRB19_9690),
    .Q15(NLW_Mshreg_ddrphy_rddata_sr_3_BRB19_Q15_UNCONNECTED)
  );
  FDE   ddrphy_rddata_sr_3_BRB19 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(Mshreg_ddrphy_rddata_sr_3_BRB19_9690),
    .Q(ddrphy_rddata_sr_3_BRB19_9527)
  );
  FDRE   sys_rst_shift1 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(basesoc_sdram_tccdcon_ready),
    .R(sys_rst),
    .Q(sys_rst_shift1_9691)
  );
  FDRE   sys_rst_shift2 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(sys_rst_shift1_9691),
    .R(sys_rst),
    .Q(sys_rst_shift2_9692)
  );
  FDRE   sys_rst_shift3 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(sys_rst_shift2_9692),
    .R(sys_rst),
    .Q(sys_rst_shift3_9693)
  );
  FDRE   sys_rst_shift4 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(sys_rst_shift3_9693),
    .R(sys_rst),
    .Q(sys_rst_shift4_9694)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  ddrphy_rddata_sr_1_BRB111 (
    .I0(ddrphy_rddata_sr_1_BRB11_9658),
    .I1(sys_rst_shift3_9693),
    .O(ddrphy_rddata_sr_1_BRB111_9695)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  ddrphy_rddata_sr_1_BRB1 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(ddrphy_rddata_sr_1_BRB111_9695),
    .R(sys_rst),
    .Q(ddrphy_rddata_sr_1_BRB1_9495)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  new_master_rdata_valid3_BRB511 (
    .I0(new_master_rdata_valid3_BRB51_9678),
    .I1(sys_rst_shift3_9693),
    .O(new_master_rdata_valid3_BRB511_9696)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  new_master_rdata_valid3_BRB5 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(new_master_rdata_valid3_BRB511_9696),
    .R(sys_rst),
    .Q(new_master_rdata_valid3_BRB5_9517)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  new_master_rdata_valid3_BRB911 (
    .I0(new_master_rdata_valid3_BRB91_9683),
    .I1(sys_rst_shift3_9693),
    .O(new_master_rdata_valid3_BRB911_9697)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  new_master_rdata_valid3_BRB9 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(new_master_rdata_valid3_BRB911_9697),
    .R(sys_rst),
    .Q(new_master_rdata_valid3_BRB9_9521)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  new_master_rdata_valid4_BRB011 (
    .I0(new_master_rdata_valid4_BRB01_9662),
    .I1(sys_rst_shift4_9694),
    .O(new_master_rdata_valid4_BRB011_9698)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  new_master_rdata_valid4_BRB0 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(new_master_rdata_valid4_BRB011_9698),
    .R(sys_rst),
    .Q(new_master_rdata_valid4_BRB0_9501)
  );
  LUT2 #(
    .INIT ( 4'h8 ))
  new_master_rdata_valid4_BRB311 (
    .I0(new_master_rdata_valid4_BRB31_9665),
    .I1(sys_rst_shift4_9694),
    .O(new_master_rdata_valid4_BRB311_9699)
  );
  FDRE #(
    .INIT ( 1'b0 ))
  new_master_rdata_valid4_BRB3 (
    .C(sys_clk),
    .CE(basesoc_sdram_tccdcon_ready),
    .D(new_master_rdata_valid4_BRB311_9699),
    .R(sys_rst),
    .Q(new_master_rdata_valid4_BRB3_9504)
  );
endmodule


`ifndef GLBL
`define GLBL

`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;

    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (weak1, weak0) GSR = GSR_int;
    assign (weak1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule

`endif

