set_max_delay 4.0 -rise -rise_from clk2 -rise_through and1 -to pin2 -ignore_clock_latency -probe -reset_path
