Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.1 (lin64) Build 248050 Wed Mar 27 17:11:51 MDT 2013
| Date         : Wed Jun 19 16:23:22 2013
| Host         : localhost.localdomain running 64-bit Red Hat Enterprise Linux Client release 5.2 (Tikanga)
| Command      : report_timing_summary -label_reused -file fpgaTop_timing_summary_routed.rpt -pb fpgaTop_timing_summary_routed.pb
| Design       : fpgaTop
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.09 2013-03-09
----------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Check Timing
| ------------
------------------------------------------------------------------------------------------------


Checking 'no_clock'.
 There are 0 register/latch pins with no clock.
 There are 0 register/latch pins with constant_clock.

Checking 'unconstrained_internal_endpoints'.
 There are 0 pins that are not constrained for maximum delay.
 There are 0 pins that are not constrained for maximum delay due to constant clock.

Checking 'no_input_delay'.
 There are 2 input ports with no input delay specified.

Checking 'no_output_delay'.
 There are 20 ports with no output delay specified.

Checking 'multiple_clock'.
 There are 0 register/latch pins with related clocks.
 There are 0 register/latch pins with exclusive clocks.

Checking 'generated_clocks'.
 There are 0 generated clocks that are not connected to a clock source.

Checking 'loops'.
 There are 0 combinational loops in the design.

Checking 'partial_input_delay'.
 There are 0 input ports with partial input delay specified.

Checking 'partial_output_delay'.
 There are 0 ports with partial output delay specified.

Checking 'unexpandable_clocks'.
 There are 0 related clock pairs.
 There are 0 User Ignored clock pairs.

Checking 'latch_loops'.
 There are 0 combinational latch loops in the design through latch input

------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.631        0.000                      0                29045       -0.816       -0.816                      1                29045        3.232        0.000                       0                 15996  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)         Period(ns)      Frequency(MHz)
-----         ------------         ----------      --------------
GMII_GTX_CLK  {0.000 4.000}        8.000           125.000         
GMII_RX_CLK   {0.000 4.000}        8.000           125.000         
sys0_clkp     {0.000 4.000}        8.000           125.000         
sys1_clkp     {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
GMII_RX_CLK         1.206        0.000                      0                  340        0.121        0.000                      0                  340        3.232        0.000                       0                   143  
sys0_clkp           0.631        0.000                      0                27256        0.056        0.000                      0                27256        3.232        0.000                       0                 15285  
sys1_clkp           3.910        0.000                      0                 1229        0.068        0.000                      0                 1229        3.232        0.000                       0                   568  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys1_clkp     GMII_RX_CLK         4.823        0.000                      0                    5        0.256        0.000                      0                    5  
sys1_clkp     sys0_clkp           4.853        0.000                      0                   48        0.255        0.000                      0                   48  
GMII_RX_CLK   sys1_clkp           4.921        0.000                      0                   14       -0.816       -0.816                      1                   14  
sys0_clkp     sys1_clkp           5.424        0.000                      0                   49        0.270        0.000                      0                   49  


------------------------------------------------------------------------------------------------
| Path Group Table
| ----------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  GMII_RX_CLK        GMII_RX_CLK              4.213        0.000                      0                   19        1.512        0.000                      0                   19  
**async_default**  sys1_clkp          GMII_RX_CLK              2.652        0.000                      0                    4        1.272        0.000                      0                    4  
**async_default**  sys0_clkp          sys0_clkp                6.962        0.000                      0                    2        0.429        0.000                      0                    2  
**async_default**  sys1_clkp          sys0_clkp                3.662        0.000                      0                   59        0.711        0.000                      0                   59  
**async_default**  GMII_RX_CLK        sys1_clkp                4.739        0.000                      0                   29        0.671        0.000                      0                   29  
**async_default**  sys0_clkp          sys1_clkp                2.634        0.000                      0                    1        2.354        0.000                      0                    1  
**async_default**  sys1_clkp          sys1_clkp                4.597        0.000                      0                   80        0.900        0.000                      0                   80  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  GMII_RX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        1.206ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.206ns  (required time - arrival time)
  Source:                 gmii_rx_er
                            (input port clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gmac/gmac/rxRS_rxER_reg/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns
  Data Path Delay:        4.107ns  (logic 1.240ns (30.183%)  route 2.867ns (69.817%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            5.500ns
  Clock Path Skew:        2.870ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.870ns = ( 10.870 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
                         input delay                  5.500     5.500    
    V26                                               0.000     5.500 r  gmii_rx_er
                         net (fo=0)                   0.000     5.500    gmii_rx_er
    (N)V26                                                            r  gmii_rx_er_IBUF_inst/I
    (N)V26               IBUF (Prop_ibuf_I_O)         1.240     6.740 r  gmii_rx_er_IBUF_inst/O
                         net (fo=1, routed)           2.867     9.607    ftop/gmac/gmac/gmii_rx_rx_er_i
    (N)SLICE_X1Y121                                                   r  ftop/gmac/gmac/rxRS_rxER_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     9.138    ftop/gmac/gmac/CLK_rxClk
    IDELAY_X0Y124                                                     r  ftop/gmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.713 r  ftop/gmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.357    10.070    ftop/gmac/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X0Y9                                                         r  ftop/gmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289    10.359 r  ftop/gmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.511    10.870    ftop/gmac/gmac/n_6578_rxClk_BUFR
    SLICE_X1Y121                                                      r  ftop/gmac/gmac/rxRS_rxER_reg/C
                         clock pessimism              0.000    10.870    
                         clock uncertainty           -0.035    10.835    
    (N)SLICE_X1Y121      FDRE (Setup_fdre_C_D)       -0.022    10.813    ftop/gmac/gmac/rxRS_rxER_reg
  -------------------------------------------------------------------
                         required time                         10.813    
                         arrival time                          -9.607    
  -------------------------------------------------------------------
                         slack                                  1.206    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 ftop/gmac/gmac/rxRS_rxAPipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gmac/gmac/rxRS_rxAPipe_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns
  Data Path Delay:        0.192ns  (logic 0.128ns (66.530%)  route 0.064ns (33.470%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.782ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.641    ftop/gmac/gmac/CLK_rxClk
    IDELAY_X0Y124                                                     r  ftop/gmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.905 r  ftop/gmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.217     1.122    ftop/gmac/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X0Y9                                                         r  ftop/gmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     1.212 r  ftop/gmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.265     1.477    ftop/gmac/gmac/n_6578_rxClk_BUFR
    SLICE_X4Y122                                                      r  ftop/gmac/gmac/rxRS_rxAPipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    (N)SLICE_X4Y122      FDRE (Prop_fdre_C_Q)         0.100     1.577 r  ftop/gmac/gmac/rxRS_rxAPipe_reg[2]/Q
                         net (fo=2, routed)           0.064     1.642    ftop/gmac/gmac/rxRS_rxOperateS/Q[2]
    (N)SLICE_X5Y122                                                   r  ftop/gmac/gmac/rxRS_rxOperateS/rxRS_rxAPipe_reg[3]_i_1/I0
    (N)SLICE_X5Y122      LUT5 (Prop_lut5_I0_O)        0.028     1.670 r  ftop/gmac/gmac/rxRS_rxOperateS/rxRS_rxAPipe_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.670    ftop/gmac/gmac/n_6582_rxRS_rxOperateS
    (N)SLICE_X5Y122                                                   r  ftop/gmac/gmac/rxRS_rxAPipe_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.807    ftop/gmac/gmac/CLK_rxClk
    IDELAY_X0Y124                                                     r  ftop/gmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     1.138 r  ftop/gmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.251     1.389    ftop/gmac/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X0Y9                                                         r  ftop/gmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.482 r  ftop/gmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.300     1.782    ftop/gmac/gmac/n_6578_rxClk_BUFR
    SLICE_X5Y122                                                      r  ftop/gmac/gmac/rxRS_rxAPipe_reg[3]/C
                         clock pessimism             -0.294     1.488    
    (N)SLICE_X5Y122      FDRE (Hold_fdre_C_D)         0.060     1.548    ftop/gmac/gmac/rxRS_rxAPipe_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GMII_RX_CLK
Waveform:           { 0 4 }
Period:             8.000
Sources:            { gmii_rx_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required  Actual  Slack  Location      Pin
Min Period        n/a     BUFR/I      n/a            1.851     8.000   6.149  BUFR_X0Y9     ftop/gmac/gmac/rxClk_BUFR/I
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768     4.000   3.232  SLICE_X6Y124  ftop/gmac/gmac/rxRS_rxF/fifoMem_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768     4.000   3.232  SLICE_X6Y124  ftop/gmac/gmac/rxRS_rxF/fifoMem_reg_0_7_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys0_clkp
  To Clock:  sys0_clkp

Setup :            0  Failing Endpoints,  Worst Slack        0.631ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.631ns  (required time - arrival time)
  Source:                 ftop/rstndb/reset_hold_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/mergeWireDM1/datagramIngressSndF/empty_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys0_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys0_clkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns
  Data Path Delay:        6.960ns  (logic 0.266ns (3.822%)  route 6.694ns (96.178%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.137ns = ( 12.137 - 8.000 ) 
    Source Clock Delay      (SCD):    4.826ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    sys0_clkp
    AD12                                                              r  clock_buf/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clock_buf/O
                         net (fo=1, routed)           2.299     3.205    sys0_clki
    BUFGCTRL_X0Y0                                                     r  sys0_bufg/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  sys0_bufg/O
                         net (fo=15285, routed)       1.528     4.826    ftop/rstndb/sys0_clk
    SLICE_X3Y149                                                      r  ftop/rstndb/reset_hold_reg[15]/C
  -------------------------------------------------------------------    -------------------
    (N)SLICE_X3Y149      FDCE (Prop_fdce_C_Q)         0.223     5.049 r  ftop/rstndb/reset_hold_reg[15]/Q
                         net (fo=224, routed)         6.694    11.743    ftop/mergeWireDM1/datagramIngressSndF/rstndb_OUT_RST
    (N)SLICE_X74Y179                                                  r  ftop/mergeWireDM1/datagramIngressSndF/empty_reg_reg_i_1__48/I0
    (N)SLICE_X74Y179     LUT6 (Prop_lut6_I0_O)        0.043    11.786 r  ftop/mergeWireDM1/datagramIngressSndF/empty_reg_reg_i_1__48/O
                         net (fo=1, routed)           0.000    11.786    ftop/mergeWireDM1/datagramIngressSndF/n_6578_empty_reg_reg_i_1__48
    (N)SLICE_X74Y179                                                  r  ftop/mergeWireDM1/datagramIngressSndF/empty_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  sys0_clkp
                         net (fo=0)                   0.000     8.000    sys0_clkp
    AD12                                                              r  clock_buf/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clock_buf/O
                         net (fo=1, routed)           2.173    10.976    sys0_clki
    BUFGCTRL_X0Y0                                                     r  sys0_bufg/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  sys0_bufg/O
                         net (fo=15285, routed)       1.078    12.137    ftop/mergeWireDM1/datagramIngressSndF/sys0_clk
    SLICE_X74Y179                                                     r  ftop/mergeWireDM1/datagramIngressSndF/empty_reg_reg/C
                         clock pessimism              0.251    12.389    
                         clock uncertainty           -0.035    12.353    
    (N)SLICE_X74Y179     FDRE (Setup_fdre_C_D)        0.064    12.417    ftop/mergeWireDM1/datagramIngressSndF/empty_reg_reg
  -------------------------------------------------------------------
                         required time                         12.417    
                         arrival time                         -11.786    
  -------------------------------------------------------------------
                         slack                                  0.631    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 ftop/consumerDM1/mesgIngressRcvF/data0_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys0_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/consumerDM1/dataIngressRcvF/data0_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys0_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys0_clkp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns
  Data Path Delay:        0.313ns  (logic 0.146ns (46.614%)  route 0.167ns (53.386%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.540ns
    Source Clock Delay      (SCD):    2.139ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    sys0_clkp
    AD12                                                              r  clock_buf/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clock_buf/O
                         net (fo=1, routed)           1.083     1.471    sys0_clki
    BUFGCTRL_X0Y0                                                     r  sys0_bufg/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  sys0_bufg/O
                         net (fo=15285, routed)       0.642     2.139    ftop/consumerDM1/mesgIngressRcvF/sys0_clk
    SLICE_X74Y92                                                      r  ftop/consumerDM1/mesgIngressRcvF/data0_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    (N)SLICE_X74Y92      FDRE (Prop_fdre_C_Q)         0.118     2.257 r  ftop/consumerDM1/mesgIngressRcvF/data0_reg_reg[16]/Q
                         net (fo=5, routed)           0.167     2.425    ftop/consumerDM1/dataIngressRcvF/Q[16]
    (N)SLICE_X81Y93                                                   r  ftop/consumerDM1/dataIngressRcvF/data0_reg_reg[16]_i_1__38/I4
    (N)SLICE_X81Y93      LUT6 (Prop_lut6_I4_O)        0.028     2.453 r  ftop/consumerDM1/dataIngressRcvF/data0_reg_reg[16]_i_1__38/O
                         net (fo=1, routed)           0.000     2.453    ftop/consumerDM1/dataIngressRcvF/n_6578_data0_reg_reg[16]_i_1__38
    (N)SLICE_X81Y93                                                   r  ftop/consumerDM1/dataIngressRcvF/data0_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    sys0_clkp
    AD12                                                              r  clock_buf/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clock_buf/O
                         net (fo=1, routed)           1.154     1.624    sys0_clki
    BUFGCTRL_X0Y0                                                     r  sys0_bufg/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  sys0_bufg/O
                         net (fo=15285, routed)       0.886     2.540    ftop/consumerDM1/dataIngressRcvF/sys0_clk
    SLICE_X81Y93                                                      r  ftop/consumerDM1/dataIngressRcvF/data0_reg_reg[16]/C
                         clock pessimism             -0.204     2.335    
    (N)SLICE_X81Y93      FDRE (Hold_fdre_C_D)         0.061     2.396    ftop/consumerDM1/dataIngressRcvF/data0_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.396    
                         arrival time                           2.453    
  -------------------------------------------------------------------
                         slack                                  0.056    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys0_clkp
Waveform:           { 0 4 }
Period:             8.000
Sources:            { sys0_clkp }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095     8.000   5.905  RAMB36_X2Y23   ftop/fau1DM1/bram_memory/RAM_reg_0/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768     4.000   3.232  SLICE_X46Y113  ftop/fau1DM1/bram_serverAdapterB_outDataCore/arr_reg_0_1_66_71/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768     4.000   3.232  SLICE_X62Y164  ftop/fdu1DM1/bram_serverAdapterB_outDataCore/arr_reg_0_1_36_41/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys1_clkp
  To Clock:  sys1_clkp

Setup :            0  Failing Endpoints,  Worst Slack        3.910ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.910ns  (required time - arrival time)
  Source:                 ftop/gmac/gmac/txRS_txRst/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys1_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gmac/gmac/txRS_iobTxData_7/R
                            (rising edge-triggered cell ODDR clocked by sys1_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys1_clkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns
  Data Path Delay:        3.597ns  (logic 0.275ns (7.644%)  route 3.322ns (92.356%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.829ns = ( 11.829 - 8.000 ) 
    Source Clock Delay      (SCD):    4.921ns
    Clock Pessimism Removal (CPR):    1.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys1_clkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.119     3.474    ftop/sys1_clki_O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.567 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.354     4.921    ftop/gmac/gmac/txRS_txRst/sys1_clk_O
    SLICE_X7Y160                                                      r  ftop/gmac/gmac/txRS_txRst/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    (N)SLICE_X7Y160      FDCE (Prop_fdce_C_Q)         0.223     5.144 f  ftop/gmac/gmac/txRS_txRst/reset_hold_reg[1]/Q
                         net (fo=4, routed)           0.681     5.825    ftop/gmac/gmac/txRS_txRst/Q[0]
    (N)SLICE_X7Y162                                                   f  ftop/gmac/gmac/txRS_txRst/txRS_iobTxClk_i_1/I0
    (N)SLICE_X7Y162      LUT1 (Prop_lut1_I0_O)        0.052     5.877 r  ftop/gmac/gmac/txRS_txRst/txRS_iobTxClk_i_1/O
                         net (fo=70, routed)          2.642     8.519    ftop/gmac/gmac/txRS_iobTxClk_reset_RESET_OUT
    (N)OLOGIC_X0Y183                                                  r  ftop/gmac/gmac/txRS_iobTxData_7/R
  -------------------------------------------------------------------    -------------------

                         (clock sys1_clkp rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  sys1_clkp
                         net (fo=0)                   0.000     8.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.044    10.462    ftop/sys1_clki_O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.545 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.284    11.829    ftop/gmac/gmac/sys1_clk_O
    OLOGIC_X0Y183                                                     r  ftop/gmac/gmac/txRS_iobTxData_7/C
                         clock pessimism              1.108    12.937    
                         clock uncertainty           -0.035    12.902    
    (N)OLOGIC_X0Y183     ODDR (Setup_oddr_C_R)       -0.473    12.429    ftop/gmac/gmac/txRS_iobTxData_7
  -------------------------------------------------------------------
                         required time                         12.429    
                         arrival time                          -8.519    
  -------------------------------------------------------------------
                         slack                                  3.910    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 ftop/gmac/rxfun_outF/data0_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys1_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gmac/rxF/fifoMem_reg_0_7_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys1_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys1_clkp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns
  Data Path Delay:        0.211ns  (logic 0.100ns (47.391%)  route 0.111ns (52.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    0.542ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys1_clkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.541     0.982    ftop/sys1_clki_O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.008 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.643     1.651    ftop/gmac/rxfun_outF/sys1_clk_O
    SLICE_X11Y138                                                     r  ftop/gmac/rxfun_outF/data0_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    (N)SLICE_X11Y138     FDRE (Prop_fdre_C_Q)         0.100     1.751 r  ftop/gmac/rxfun_outF/data0_reg_reg[6]/Q
                         net (fo=2, routed)           0.111     1.862    ftop/gmac/rxF/fifoMem_reg_0_7_6_11/DIA0
    (N)SLICE_X10Y137                                                  r  ftop/gmac/rxF/fifoMem_reg_0_7_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys1_clkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.581     1.313    ftop/sys1_clki_O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.343 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.862     2.205    ftop/gmac/rxF/fifoMem_reg_0_7_6_11/WCLK
    SLICE_X10Y137                                                     r  ftop/gmac/rxF/fifoMem_reg_0_7_6_11/RAMA/CLK
                         clock pessimism             -0.542     1.663    
    (N)SLICE_X10Y137     RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     1.794    ftop/gmac/rxF/fifoMem_reg_0_7_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.794    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys1_clkp
Waveform:           { 0 4 }
Period:             8.000
Sources:            { sys1_clkp }

Check Type        Corner  Lib Pin     Reference Pin  Required  Actual  Slack  Location        Pin
Min Period        n/a     BUFG/I      n/a            1.408     8.000   6.591  BUFGCTRL_X0Y16  ftop/sys1_clk/I
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768     4.000   3.232  SLICE_X6Y159    ftop/gmac/gmac/txRS_txF/fifoMem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768     4.000   3.232  SLICE_X6Y159    ftop/gmac/gmac/txRS_txF/fifoMem_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys1_clkp
  To Clock:  GMII_RX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        4.823ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.256ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.823ns  (required time - arrival time)
  Source:                 ftop/gmac/gmac/rxRS_rxF/dGDeqPtr_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys1_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gmac/gmac/rxRS_rxF/sSyncReg1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns
  Data Path Delay:        0.832ns  (logic 0.204ns (24.509%)  route 0.628ns (75.491%))
  Logic Levels:           0  
  Clock Path Skew:        -2.209ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.868ns = ( 10.868 - 8.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys1_clkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.119     3.474    ftop/sys1_clki_O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.567 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.510     5.077    ftop/gmac/gmac/rxRS_rxF/sys1_clk_O
    SLICE_X7Y125                                                      r  ftop/gmac/gmac/rxRS_rxF/dGDeqPtr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    (N)SLICE_X7Y125      FDCE (Prop_fdce_C_Q)         0.204     5.281 r  ftop/gmac/gmac/rxRS_rxF/dGDeqPtr_reg[2]/Q
                         net (fo=14, routed)          0.628     5.909    ftop/gmac/gmac/rxRS_rxF/O5[1]
    (N)SLICE_X5Y125                                                   r  ftop/gmac/gmac/rxRS_rxF/sSyncReg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     9.138    ftop/gmac/gmac/CLK_rxClk
    IDELAY_X0Y124                                                     r  ftop/gmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.713 r  ftop/gmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.357    10.070    ftop/gmac/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X0Y9                                                         r  ftop/gmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289    10.359 r  ftop/gmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.509    10.868    ftop/gmac/gmac/rxRS_rxF/I1
    SLICE_X5Y125                                                      r  ftop/gmac/gmac/rxRS_rxF/sSyncReg1_reg[1]/C
                         clock pessimism              0.000    10.868    
                         clock uncertainty           -0.035    10.833    
    (N)SLICE_X5Y125      FDCE (Setup_fdce_C_D)       -0.100    10.733    ftop/gmac/gmac/rxRS_rxF/sSyncReg1_reg[1]
  -------------------------------------------------------------------
                         required time                         10.733    
                         arrival time                          -5.909    
  -------------------------------------------------------------------
                         slack                                  4.823    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ftop/gmac/gmac/txRS_txOperateS/sSyncReg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys1_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gmac/gmac/rxRS_rxOperateS/dSyncReg1_reg/D
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GMII_RX_CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns
  Data Path Delay:        0.439ns  (logic 0.100ns (22.779%)  route 0.339ns (77.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.111ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.794ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys1_clkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.541     0.982    ftop/sys1_clki_O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.008 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.675     1.683    ftop/gmac/gmac/txRS_txOperateS/sys1_clk_O
    SLICE_X7Y142                                                      r  ftop/gmac/gmac/txRS_txOperateS/sSyncReg_reg/C
  -------------------------------------------------------------------    -------------------
    (N)SLICE_X7Y142      FDCE (Prop_fdce_C_Q)         0.100     1.783 r  ftop/gmac/gmac/txRS_txOperateS/sSyncReg_reg/Q
                         net (fo=2, routed)           0.339     2.122    ftop/gmac/gmac/rxRS_rxOperateS/I2
    (N)SLICE_X6Y141                                                   r  ftop/gmac/gmac/rxRS_rxOperateS/dSyncReg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.807    ftop/gmac/gmac/CLK_rxClk
    IDELAY_X0Y124                                                     r  ftop/gmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     1.138 r  ftop/gmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.251     1.389    ftop/gmac/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X0Y9                                                         r  ftop/gmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.482 r  ftop/gmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.312     1.794    ftop/gmac/gmac/rxRS_rxOperateS/CLK
    SLICE_X6Y141                                                      r  ftop/gmac/gmac/rxRS_rxOperateS/dSyncReg1_reg/C
                         clock pessimism              0.000     1.794    
                         clock uncertainty            0.035     1.830    
    (N)SLICE_X6Y141      FDCE (Hold_fdce_C_D)         0.037     1.867    ftop/gmac/gmac/rxRS_rxOperateS/dSyncReg1_reg
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.256    





---------------------------------------------------------------------------------------------------
From Clock:  sys1_clkp
  To Clock:  sys0_clkp

Setup :            0  Failing Endpoints,  Worst Slack        4.853ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.853ns  (required time - arrival time)
  Source:                 ftop/gmac/rxF/fifoMem_reg_0_7_30_35/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys1_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gmac/rxF/dDoutReg_reg[35]/D
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys0_clkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns
  Data Path Delay:        2.481ns  (logic 0.696ns (28.058%)  route 1.785ns (71.942%))
  Logic Levels:           0  
  Clock Path Skew:        -0.644ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.392ns = ( 12.392 - 8.000 ) 
    Source Clock Delay      (SCD):    5.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys1_clkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.119     3.474    ftop/sys1_clki_O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.567 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.469     5.036    ftop/gmac/rxF/fifoMem_reg_0_7_30_35/WCLK
    SLICE_X8Y136                                                      r  ftop/gmac/rxF/fifoMem_reg_0_7_30_35/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    (N)SLICE_X8Y136      RAMD32 (Prop_ramd32_CLK_O)
                                                      0.696     5.732 r  ftop/gmac/rxF/fifoMem_reg_0_7_30_35/RAMC_D1/O
                         net (fo=1, routed)           1.785     7.517    ftop/gmac/rxF/p_0_out__1[35]
    (N)SLICE_X12Y139                                                  r  ftop/gmac/rxF/dDoutReg_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  sys0_clkp
                         net (fo=0)                   0.000     8.000    sys0_clkp
    AD12                                                              r  clock_buf/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clock_buf/O
                         net (fo=1, routed)           2.173    10.976    sys0_clki
    BUFGCTRL_X0Y0                                                     r  sys0_bufg/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  sys0_bufg/O
                         net (fo=15285, routed)       1.333    12.392    ftop/gmac/rxF/sys0_clk
    SLICE_X12Y139                                                     r  ftop/gmac/rxF/dDoutReg_reg[35]/C
                         clock pessimism              0.000    12.392    
                         clock uncertainty           -0.035    12.357    
    (N)SLICE_X12Y139     FDCE (Setup_fdce_C_D)        0.013    12.370    ftop/gmac/rxF/dDoutReg_reg[35]
  -------------------------------------------------------------------
                         required time                         12.370    
                         arrival time                          -7.517    
  -------------------------------------------------------------------
                         slack                                  4.853    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 ftop/gmac/rxF/fifoMem_reg_0_7_24_29/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys1_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gmac/rxF/dDoutReg_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys0_clkp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns
  Data Path Delay:        1.213ns  (logic 0.297ns (24.478%)  route 0.916ns (75.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.863ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.515ns
    Source Clock Delay      (SCD):    1.651ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys1_clkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.541     0.982    ftop/sys1_clki_O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.008 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.643     1.651    ftop/gmac/rxF/fifoMem_reg_0_7_24_29/WCLK
    SLICE_X10Y139                                                     r  ftop/gmac/rxF/fifoMem_reg_0_7_24_29/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    (N)SLICE_X10Y139     RAMD32 (Prop_ramd32_CLK_O)
                                                      0.297     1.948 r  ftop/gmac/rxF/fifoMem_reg_0_7_24_29/RAMB_D1/O
                         net (fo=1, routed)           0.916     2.864    ftop/gmac/rxF/p_0_out__1[27]
    (N)SLICE_X12Y139                                                  r  ftop/gmac/rxF/dDoutReg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    sys0_clkp
    AD12                                                              r  clock_buf/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clock_buf/O
                         net (fo=1, routed)           1.154     1.624    sys0_clki
    BUFGCTRL_X0Y0                                                     r  sys0_bufg/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  sys0_bufg/O
                         net (fo=15285, routed)       0.861     2.515    ftop/gmac/rxF/sys0_clk
    SLICE_X12Y139                                                     r  ftop/gmac/rxF/dDoutReg_reg[27]/C
                         clock pessimism              0.000     2.515    
                         clock uncertainty            0.035     2.550    
    (N)SLICE_X12Y139     FDCE (Hold_fdce_C_D)         0.059     2.609    ftop/gmac/rxF/dDoutReg_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.609    
                         arrival time                           2.864    
  -------------------------------------------------------------------
                         slack                                  0.255    





---------------------------------------------------------------------------------------------------
From Clock:  GMII_RX_CLK
  To Clock:  sys1_clkp

Setup :            0  Failing Endpoints,  Worst Slack        4.921ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -0.816ns,  Total Violation       -0.816ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.921ns  (required time - arrival time)
  Source:                 ftop/gmac/gmac/rxRS_rxF/fifoMem_reg_0_7_0_5/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gmac/gmac/rxRS_rxF/dDoutReg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys1_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys1_clkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns
  Data Path Delay:        3.719ns  (logic 0.692ns (18.608%)  route 3.027ns (81.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.923ns = ( 11.923 - 8.000 ) 
    Source Clock Delay      (SCD):    3.229ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.251    ftop/gmac/gmac/CLK_rxClk
    IDELAY_X0Y124                                                     r  ftop/gmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.917 r  ftop/gmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.436     2.353    ftop/gmac/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X0Y9                                                         r  ftop/gmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     2.667 r  ftop/gmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.562     3.229    ftop/gmac/gmac/rxRS_rxF/fifoMem_reg_0_7_0_5/WCLK
    SLICE_X6Y124                                                      r  ftop/gmac/gmac/rxRS_rxF/fifoMem_reg_0_7_0_5/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    (N)SLICE_X6Y124      RAMD32 (Prop_ramd32_CLK_O)
                                                      0.692     3.921 r  ftop/gmac/gmac/rxRS_rxF/fifoMem_reg_0_7_0_5/RAMA_D1/O
                         net (fo=1, routed)           3.027     6.948    ftop/gmac/gmac/rxRS_rxF/p_0_out[1]
    (N)SLICE_X7Y124                                                   r  ftop/gmac/gmac/rxRS_rxF/dDoutReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys1_clkp rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  sys1_clkp
                         net (fo=0)                   0.000     8.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.044    10.462    ftop/sys1_clki_O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.545 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.378    11.923    ftop/gmac/gmac/rxRS_rxF/sys1_clk_O
    SLICE_X7Y124                                                      r  ftop/gmac/gmac/rxRS_rxF/dDoutReg_reg[1]/C
                         clock pessimism              0.000    11.923    
                         clock uncertainty           -0.035    11.888    
    (N)SLICE_X7Y124      FDCE (Setup_fdce_C_D)       -0.019    11.869    ftop/gmac/gmac/rxRS_rxF/dDoutReg_reg[1]
  -------------------------------------------------------------------
                         required time                         11.869    
                         arrival time                          -6.948    
  -------------------------------------------------------------------
                         slack                                  4.921    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.816ns  (arrival time - required time)
  Source:                 ftop/gmac/gmac/rxRS_rxF/fifoMem_reg_0_7_6_9/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gmac/gmac/rxRS_rxF/dDoutReg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys1_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys1_clkp
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns
  Data Path Delay:        1.565ns  (logic 0.552ns (35.266%)  route 1.013ns (64.734%))
  Logic Levels:           0  
  Clock Path Skew:        2.211ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.078ns
    Source Clock Delay      (SCD):    2.867ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.138    ftop/gmac/gmac/CLK_rxClk
    IDELAY_X0Y124                                                     r  ftop/gmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     1.713 r  ftop/gmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.357     2.070    ftop/gmac/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X0Y9                                                         r  ftop/gmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     2.359 r  ftop/gmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.508     2.867    ftop/gmac/gmac/rxRS_rxF/fifoMem_reg_0_7_6_9/WCLK
    SLICE_X2Y124                                                      r  ftop/gmac/gmac/rxRS_rxF/fifoMem_reg_0_7_6_9/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    (N)SLICE_X2Y124      RAMD32 (Prop_ramd32_CLK_O)
                                                      0.552     3.419 r  ftop/gmac/gmac/rxRS_rxF/fifoMem_reg_0_7_6_9/RAMA_D1/O
                         net (fo=1, routed)           1.013     4.432    ftop/gmac/gmac/rxRS_rxF/p_0_out[7]
    (N)SLICE_X2Y125                                                   r  ftop/gmac/gmac/rxRS_rxF/dDoutReg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys1_clkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.119     3.474    ftop/sys1_clki_O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.567 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.511     5.078    ftop/gmac/gmac/rxRS_rxF/sys1_clk_O
    SLICE_X2Y125                                                      r  ftop/gmac/gmac/rxRS_rxF/dDoutReg_reg[7]/C
                         clock pessimism              0.000     5.078    
                         clock uncertainty            0.035     5.113    
    (N)SLICE_X2Y125      FDCE (Hold_fdce_C_D)         0.135     5.248    ftop/gmac/gmac/rxRS_rxF/dDoutReg_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.248    
                         arrival time                           4.432    
  -------------------------------------------------------------------
                         slack                                 -0.816    





---------------------------------------------------------------------------------------------------
From Clock:  sys0_clkp
  To Clock:  sys1_clkp

Setup :            0  Failing Endpoints,  Worst Slack        5.424ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.270ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.424ns  (required time - arrival time)
  Source:                 ftop/gmac/txF/fifoMem_reg_0_7_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys0_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gmac/txF/dDoutReg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys1_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys1_clkp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns
  Data Path Delay:        1.652ns  (logic 0.696ns (42.137%)  route 0.956ns (57.863%))
  Logic Levels:           0  
  Clock Path Skew:        -0.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.709ns = ( 11.709 - 8.000 ) 
    Source Clock Delay      (SCD):    4.588ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    sys0_clkp
    AD12                                                              r  clock_buf/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clock_buf/O
                         net (fo=1, routed)           2.299     3.205    sys0_clki
    BUFGCTRL_X0Y0                                                     r  sys0_bufg/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  sys0_bufg/O
                         net (fo=15285, routed)       1.290     4.588    ftop/gmac/txF/fifoMem_reg_0_7_0_5/WCLK
    SLICE_X16Y166                                                     r  ftop/gmac/txF/fifoMem_reg_0_7_0_5/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    (N)SLICE_X16Y166     RAMD32 (Prop_ramd32_CLK_O)
                                                      0.696     5.284 r  ftop/gmac/txF/fifoMem_reg_0_7_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.956     6.239    ftop/gmac/txF/p_0_out__2[5]
    (N)SLICE_X16Y162                                                  r  ftop/gmac/txF/dDoutReg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys1_clkp rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  sys1_clkp
                         net (fo=0)                   0.000     8.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.044    10.462    ftop/sys1_clki_O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.545 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.164    11.709    ftop/gmac/txF/sys1_clk_O
    SLICE_X16Y162                                                     r  ftop/gmac/txF/dDoutReg_reg[5]/C
                         clock pessimism              0.000    11.709    
                         clock uncertainty           -0.035    11.674    
    (N)SLICE_X16Y162     FDCE (Setup_fdce_C_D)       -0.010    11.664    ftop/gmac/txF/dDoutReg_reg[5]
  -------------------------------------------------------------------
                         required time                         11.664    
                         arrival time                          -6.239    
  -------------------------------------------------------------------
                         slack                                  5.424    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 ftop/gmac/txF/fifoMem_reg_0_7_12_17/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by sys0_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gmac/txF/dDoutReg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys1_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys1_clkp
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns
  Data Path Delay:        0.993ns  (logic 0.566ns (57.019%)  route 0.427ns (42.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.643ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.861ns
    Source Clock Delay      (SCD):    4.218ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    sys0_clkp
    AD12                                                              r  clock_buf/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     0.803 r  clock_buf/O
                         net (fo=1, routed)           2.173     2.976    sys0_clki
    BUFGCTRL_X0Y0                                                     r  sys0_bufg/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.059 r  sys0_bufg/O
                         net (fo=15285, routed)       1.159     4.218    ftop/gmac/txF/fifoMem_reg_0_7_12_17/WCLK
    SLICE_X18Y166                                                     r  ftop/gmac/txF/fifoMem_reg_0_7_12_17/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    (N)SLICE_X18Y166     RAMD32 (Prop_ramd32_CLK_O)
                                                      0.566     4.784 r  ftop/gmac/txF/fifoMem_reg_0_7_12_17/RAMA/O
                         net (fo=1, routed)           0.427     5.211    ftop/gmac/txF/p_0_out__2[12]
    (N)SLICE_X17Y164                                                  r  ftop/gmac/txF/dDoutReg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys1_clkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.119     3.474    ftop/sys1_clki_O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.567 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.294     4.861    ftop/gmac/txF/sys1_clk_O
    SLICE_X17Y164                                                     r  ftop/gmac/txF/dDoutReg_reg[12]/C
                         clock pessimism              0.000     4.861    
                         clock uncertainty            0.035     4.896    
    (N)SLICE_X17Y164     FDCE (Hold_fdce_C_D)         0.045     4.941    ftop/gmac/txF/dDoutReg_reg[12]
  -------------------------------------------------------------------
                         required time                         -4.941    
                         arrival time                           5.211    
  -------------------------------------------------------------------
                         slack                                  0.270    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  GMII_RX_CLK
  To Clock:  GMII_RX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        4.213ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.512ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.213ns  (required time - arrival time)
  Source:                 ftop/gmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gmac/gmac/rxRS_rxF/sDeqPtr_reg[0]/CLR
                            (recovery check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns
  Data Path Delay:        3.511ns  (logic 0.266ns (7.575%)  route 3.245ns (92.425%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.868ns = ( 10.868 - 8.000 ) 
    Source Clock Delay      (SCD):    3.236ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.251    ftop/gmac/gmac/CLK_rxClk
    IDELAY_X0Y124                                                     r  ftop/gmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.917 r  ftop/gmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.436     2.353    ftop/gmac/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X0Y9                                                         r  ftop/gmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     2.667 r  ftop/gmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.569     3.236    ftop/gmac/gmac/rxRS_rxRst/I5
    SLICE_X4Y130                                                      r  ftop/gmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    (N)SLICE_X4Y130      FDCE (Prop_fdce_C_Q)         0.223     3.459 r  ftop/gmac/gmac/rxRS_rxRst/reset_hold_reg[1]/Q
                         net (fo=3, routed)           1.909     5.369    ftop/rxRS_rxRst_OUT_RST
    (N)SLICE_X3Y124                                                   r  ftop/dDoutReg_reg[9]_i_2__0/I0
    (N)SLICE_X3Y124      LUT1 (Prop_lut1_I0_O)        0.043     5.412 f  ftop/dDoutReg_reg[9]_i_2__0/O
                         net (fo=93, routed)          1.336     6.748    ftop/gmac/gmac/rxRS_rxF/I2
    (N)SLICE_X5Y125                                                   f  ftop/gmac/gmac/rxRS_rxF/sDeqPtr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     9.138    ftop/gmac/gmac/CLK_rxClk
    IDELAY_X0Y124                                                     r  ftop/gmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.713 r  ftop/gmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.357    10.070    ftop/gmac/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X0Y9                                                         r  ftop/gmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289    10.359 r  ftop/gmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.509    10.868    ftop/gmac/gmac/rxRS_rxF/I1
    SLICE_X5Y125                                                      r  ftop/gmac/gmac/rxRS_rxF/sDeqPtr_reg[0]/C
                         clock pessimism              0.340    11.208    
                         clock uncertainty           -0.035    11.173    
    (N)SLICE_X5Y125      FDCE (Recov_fdce_C_CLR)     -0.212    10.961    ftop/gmac/gmac/rxRS_rxF/sDeqPtr_reg[0]
  -------------------------------------------------------------------
                         required time                         10.961    
                         arrival time                          -6.748    
  -------------------------------------------------------------------
                         slack                                  4.213    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.512ns  (arrival time - required time)
  Source:                 ftop/gmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gmac/gmac/rxRS_rxF/sGEnqPtr1_reg[2]/CLR
                            (removal check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns
  Data Path Delay:        1.472ns  (logic 0.128ns (8.694%)  route 1.344ns (91.306%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.779ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.641     0.641 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.641    ftop/gmac/gmac/CLK_rxClk
    IDELAY_X0Y124                                                     r  ftop/gmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.905 r  ftop/gmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.217     1.122    ftop/gmac/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X0Y9                                                         r  ftop/gmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.090     1.212 r  ftop/gmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.268     1.480    ftop/gmac/gmac/rxRS_rxRst/I5
    SLICE_X4Y130                                                      r  ftop/gmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    (N)SLICE_X4Y130      FDCE (Prop_fdce_C_Q)         0.100     1.580 r  ftop/gmac/gmac/rxRS_rxRst/reset_hold_reg[1]/Q
                         net (fo=3, routed)           1.194     2.775    ftop/rxRS_rxRst_OUT_RST
    (N)SLICE_X3Y124                                                   r  ftop/dDoutReg_reg[9]_i_2__0/I0
    (N)SLICE_X3Y124      LUT1 (Prop_lut1_I0_O)        0.028     2.803 f  ftop/dDoutReg_reg[9]_i_2__0/O
                         net (fo=93, routed)          0.150     2.953    ftop/gmac/gmac/rxRS_rxF/I2
    (N)SLICE_X4Y124                                                   f  ftop/gmac/gmac/rxRS_rxF/sGEnqPtr1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.807    ftop/gmac/gmac/CLK_rxClk
    IDELAY_X0Y124                                                     r  ftop/gmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     1.138 r  ftop/gmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.251     1.389    ftop/gmac/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X0Y9                                                         r  ftop/gmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.482 r  ftop/gmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.297     1.779    ftop/gmac/gmac/rxRS_rxF/I1
    SLICE_X4Y124                                                      r  ftop/gmac/gmac/rxRS_rxF/sGEnqPtr1_reg[2]/C
                         clock pessimism             -0.270     1.509    
    (N)SLICE_X4Y124      FDCE (Remov_fdce_C_CLR)     -0.069     1.440    ftop/gmac/gmac/rxRS_rxF/sGEnqPtr1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           2.953    
  -------------------------------------------------------------------
                         slack                                  1.512    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys1_clkp
  To Clock:  GMII_RX_CLK

Setup :            0  Failing Endpoints,  Worst Slack        2.652ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.272ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.652ns  (required time - arrival time)
  Source:                 ftop/sys1_rst/reset_hold_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys1_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gmac/gmac/rxRS_rxRst/reset_hold_reg[0]/CLR
                            (recovery check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns
  Data Path Delay:        3.123ns  (logic 0.302ns (9.669%)  route 2.821ns (90.331%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.977ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 10.874 - 8.000 ) 
    Source Clock Delay      (SCD):    4.851ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys1_clkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.119     3.474    ftop/sys1_clki_O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.567 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.284     4.851    ftop/sys1_rst/sys1_clk_O
    SLICE_X8Y176                                                      r  ftop/sys1_rst/reset_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    (N)SLICE_X8Y176      FDCE (Prop_fdce_C_Q)         0.259     5.110 r  ftop/sys1_rst/reset_hold_reg[0]/Q
                         net (fo=10, routed)          1.478     6.588    ftop/O1
    (N)SLICE_X8Y148                                                   r  ftop/dDoutReg_reg[9]_i_2/I0
    (N)SLICE_X8Y148      LUT1 (Prop_lut1_I0_O)        0.043     6.631 f  ftop/dDoutReg_reg[9]_i_2/O
                         net (fo=148, routed)         1.343     7.974    ftop/gmac/gmac/rxRS_rxRst/I6
    (N)SLICE_X4Y130                                                   f  ftop/gmac/gmac/rxRS_rxRst/reset_hold_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      8.000     8.000 r  
    U27                                               0.000     8.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     8.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.138     9.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     9.138    ftop/gmac/gmac/CLK_rxClk
    IDELAY_X0Y124                                                     r  ftop/gmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.713 r  ftop/gmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.357    10.070    ftop/gmac/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X0Y9                                                         r  ftop/gmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289    10.359 r  ftop/gmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.515    10.874    ftop/gmac/gmac/rxRS_rxRst/I5
    SLICE_X4Y130                                                      r  ftop/gmac/gmac/rxRS_rxRst/reset_hold_reg[0]/C
                         clock pessimism              0.000    10.874    
                         clock uncertainty           -0.035    10.839    
    (N)SLICE_X4Y130      FDCE (Recov_fdce_C_CLR)     -0.212    10.627    ftop/gmac/gmac/rxRS_rxRst/reset_hold_reg[0]
  -------------------------------------------------------------------
                         required time                         10.627    
                         arrival time                          -7.974    
  -------------------------------------------------------------------
                         slack                                  2.652    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.272ns  (arrival time - required time)
  Source:                 ftop/sys1_rst/reset_hold_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys1_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gmac/gmac/rxRS_rxOperateS/dSyncReg1_reg/CLR
                            (removal check against rising-edge clock GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns
  Data Path Delay:        1.463ns  (logic 0.146ns (9.981%)  route 1.317ns (90.019%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.794ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys1_clkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.541     0.982    ftop/sys1_clki_O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.008 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.581     1.589    ftop/sys1_rst/sys1_clk_O
    SLICE_X8Y176                                                      r  ftop/sys1_rst/reset_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    (N)SLICE_X8Y176      FDCE (Prop_fdce_C_Q)         0.118     1.707 r  ftop/sys1_rst/reset_hold_reg[0]/Q
                         net (fo=10, routed)          0.792     2.499    ftop/O1
    (N)SLICE_X8Y148                                                   r  ftop/dDoutReg_reg[9]_i_2/I0
    (N)SLICE_X8Y148      LUT1 (Prop_lut1_I0_O)        0.028     2.527 f  ftop/dDoutReg_reg[9]_i_2/O
                         net (fo=148, routed)         0.525     3.052    ftop/gmac/gmac/rxRS_rxOperateS/I1
    (N)SLICE_X6Y141                                                   f  ftop/gmac/gmac/rxRS_rxOperateS/dSyncReg1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         0.807     0.807 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.807    ftop/gmac/gmac/CLK_rxClk
    IDELAY_X0Y124                                                     r  ftop/gmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     1.138 r  ftop/gmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.251     1.389    ftop/gmac/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X0Y9                                                         r  ftop/gmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.093     1.482 r  ftop/gmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.312     1.794    ftop/gmac/gmac/rxRS_rxOperateS/CLK
    SLICE_X6Y141                                                      r  ftop/gmac/gmac/rxRS_rxOperateS/dSyncReg1_reg/C
                         clock pessimism              0.000     1.794    
                         clock uncertainty            0.035     1.830    
    (N)SLICE_X6Y141      FDCE (Remov_fdce_C_CLR)     -0.050     1.780    ftop/gmac/gmac/rxRS_rxOperateS/dSyncReg1_reg
  -------------------------------------------------------------------
                         required time                         -1.780    
                         arrival time                           3.052    
  -------------------------------------------------------------------
                         slack                                  1.272    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys0_clkp
  To Clock:  sys0_clkp

Setup :            0  Failing Endpoints,  Worst Slack        6.962ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.429ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.962ns  (required time - arrival time)
  Source:                 ftop/idc_idcRst/rst_reg/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/idc_idcRst/rstSync/reset_hold_reg[0]/CLR
                            (recovery check against rising-edge clock sys0_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns
  Data Path Delay:        0.823ns  (logic 0.266ns (32.311%)  route 0.557ns (67.690%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.444ns = ( 12.444 - 8.000 ) 
    Source Clock Delay      (SCD):    4.819ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    sys0_clkp
    AD12                                                              r  clock_buf/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clock_buf/O
                         net (fo=1, routed)           2.299     3.205    sys0_clki
    BUFGCTRL_X0Y0                                                     r  sys0_bufg/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  sys0_bufg/O
                         net (fo=15285, routed)       1.521     4.819    ftop/idc_idcRst/sys0_clk
    SLICE_X3Y135                                                      r  ftop/idc_idcRst/rst_reg/C
  -------------------------------------------------------------------    -------------------
    (N)SLICE_X3Y135      FDCE (Prop_fdce_C_Q)         0.223     5.042 r  ftop/idc_idcRst/rst_reg/Q
                         net (fo=1, routed)           0.268     5.309    ftop/idc_idcRst/rstSync/rst
    (N)SLICE_X3Y135                                                   r  ftop/idc_idcRst/rstSync/reset_hold_reg[1]_i_1/I0
    (N)SLICE_X3Y135      LUT1 (Prop_lut1_I0_O)        0.043     5.352 f  ftop/idc_idcRst/rstSync/reset_hold_reg[1]_i_1/O
                         net (fo=2, routed)           0.290     5.642    ftop/idc_idcRst/rstSync/n_6578_reset_hold_reg[1]_i_1
    (N)SLICE_X2Y133                                                   f  ftop/idc_idcRst/rstSync/reset_hold_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  sys0_clkp
                         net (fo=0)                   0.000     8.000    sys0_clkp
    AD12                                                              r  clock_buf/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clock_buf/O
                         net (fo=1, routed)           2.173    10.976    sys0_clki
    BUFGCTRL_X0Y0                                                     r  sys0_bufg/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  sys0_bufg/O
                         net (fo=15285, routed)       1.385    12.444    ftop/idc_idcRst/rstSync/sys0_clk
    SLICE_X2Y133                                                      r  ftop/idc_idcRst/rstSync/reset_hold_reg[0]/C
                         clock pessimism              0.349    12.794    
                         clock uncertainty           -0.035    12.758    
    (N)SLICE_X2Y133      FDCE (Recov_fdce_C_CLR)     -0.154    12.604    ftop/idc_idcRst/rstSync/reset_hold_reg[0]
  -------------------------------------------------------------------
                         required time                         12.604    
                         arrival time                          -5.642    
  -------------------------------------------------------------------
                         slack                                  6.962    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 ftop/idc_idcRst/rst_reg/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/idc_idcRst/rstSync/reset_hold_reg[0]/CLR
                            (removal check against rising-edge clock sys0_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns
  Data Path Delay:        0.390ns  (logic 0.128ns (32.799%)  route 0.262ns (67.201%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.543ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    sys0_clkp
    AD12                                                              r  clock_buf/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clock_buf/O
                         net (fo=1, routed)           1.083     1.471    sys0_clki
    BUFGCTRL_X0Y0                                                     r  sys0_bufg/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  sys0_bufg/O
                         net (fo=15285, routed)       0.672     2.169    ftop/idc_idcRst/sys0_clk
    SLICE_X3Y135                                                      r  ftop/idc_idcRst/rst_reg/C
  -------------------------------------------------------------------    -------------------
    (N)SLICE_X3Y135      FDCE (Prop_fdce_C_Q)         0.100     2.269 r  ftop/idc_idcRst/rst_reg/Q
                         net (fo=1, routed)           0.131     2.400    ftop/idc_idcRst/rstSync/rst
    (N)SLICE_X3Y135                                                   r  ftop/idc_idcRst/rstSync/reset_hold_reg[1]_i_1/I0
    (N)SLICE_X3Y135      LUT1 (Prop_lut1_I0_O)        0.028     2.428 f  ftop/idc_idcRst/rstSync/reset_hold_reg[1]_i_1/O
                         net (fo=2, routed)           0.132     2.560    ftop/idc_idcRst/rstSync/n_6578_reset_hold_reg[1]_i_1
    (N)SLICE_X2Y133                                                   f  ftop/idc_idcRst/rstSync/reset_hold_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    sys0_clkp
    AD12                                                              r  clock_buf/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clock_buf/O
                         net (fo=1, routed)           1.154     1.624    sys0_clki
    BUFGCTRL_X0Y0                                                     r  sys0_bufg/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  sys0_bufg/O
                         net (fo=15285, routed)       0.889     2.543    ftop/idc_idcRst/rstSync/sys0_clk
    SLICE_X2Y133                                                      r  ftop/idc_idcRst/rstSync/reset_hold_reg[0]/C
                         clock pessimism             -0.362     2.180    
    (N)SLICE_X2Y133      FDCE (Remov_fdce_C_CLR)     -0.050     2.130    ftop/idc_idcRst/rstSync/reset_hold_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.130    
                         arrival time                           2.560    
  -------------------------------------------------------------------
                         slack                                  0.429    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys1_clkp
  To Clock:  sys0_clkp

Setup :            0  Failing Endpoints,  Worst Slack        3.662ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.711ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.662ns  (required time - arrival time)
  Source:                 ftop/sys1_rst/reset_hold_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys1_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gmac/rxF/dDoutReg_reg[22]/CLR
                            (recovery check against rising-edge clock sys0_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns
  Data Path Delay:        3.630ns  (logic 0.302ns (8.319%)  route 3.328ns (91.681%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.390ns = ( 12.390 - 8.000 ) 
    Source Clock Delay      (SCD):    4.851ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys1_clkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.119     3.474    ftop/sys1_clki_O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.567 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.284     4.851    ftop/sys1_rst/sys1_clk_O
    SLICE_X8Y176                                                      r  ftop/sys1_rst/reset_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    (N)SLICE_X8Y176      FDCE (Prop_fdce_C_Q)         0.259     5.110 r  ftop/sys1_rst/reset_hold_reg[0]/Q
                         net (fo=10, routed)          1.478     6.588    ftop/O1
    (N)SLICE_X8Y148                                                   r  ftop/dDoutReg_reg[9]_i_2/I0
    (N)SLICE_X8Y148      LUT1 (Prop_lut1_I0_O)        0.043     6.631 f  ftop/dDoutReg_reg[9]_i_2/O
                         net (fo=148, routed)         1.850     8.481    ftop/gmac/rxF/I1
    (N)SLICE_X13Y135                                                  f  ftop/gmac/rxF/dDoutReg_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                      8.000     8.000 r  
    AD12                                              0.000     8.000 r  sys0_clkp
                         net (fo=0)                   0.000     8.000    sys0_clkp
    AD12                                                              r  clock_buf/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.803     8.803 r  clock_buf/O
                         net (fo=1, routed)           2.173    10.976    sys0_clki
    BUFGCTRL_X0Y0                                                     r  sys0_bufg/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    11.059 r  sys0_bufg/O
                         net (fo=15285, routed)       1.331    12.390    ftop/gmac/rxF/sys0_clk
    SLICE_X13Y135                                                     r  ftop/gmac/rxF/dDoutReg_reg[22]/C
                         clock pessimism              0.000    12.390    
                         clock uncertainty           -0.035    12.355    
    (N)SLICE_X13Y135     FDCE (Recov_fdce_C_CLR)     -0.212    12.143    ftop/gmac/rxF/dDoutReg_reg[22]
  -------------------------------------------------------------------
                         required time                         12.143    
                         arrival time                          -8.481    
  -------------------------------------------------------------------
                         slack                                  3.662    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.711ns  (arrival time - required time)
  Source:                 ftop/sys1_rst/reset_hold_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys1_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gmac/rxF/dEnqPtr_reg[2]/CLR
                            (removal check against rising-edge clock sys0_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns
  Data Path Delay:        1.624ns  (logic 0.146ns (8.991%)  route 1.478ns (91.009%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.927ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.517ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys1_clkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.541     0.982    ftop/sys1_clki_O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.008 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.581     1.589    ftop/sys1_rst/sys1_clk_O
    SLICE_X8Y176                                                      r  ftop/sys1_rst/reset_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    (N)SLICE_X8Y176      FDCE (Prop_fdce_C_Q)         0.118     1.707 r  ftop/sys1_rst/reset_hold_reg[0]/Q
                         net (fo=10, routed)          0.792     2.499    ftop/O1
    (N)SLICE_X8Y148                                                   r  ftop/dDoutReg_reg[9]_i_2/I0
    (N)SLICE_X8Y148      LUT1 (Prop_lut1_I0_O)        0.028     2.527 f  ftop/dDoutReg_reg[9]_i_2/O
                         net (fo=148, routed)         0.686     3.213    ftop/gmac/rxF/I1
    (N)SLICE_X10Y142                                                  f  ftop/gmac/rxF/dEnqPtr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    sys0_clkp
    AD12                                                              r  clock_buf/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  clock_buf/O
                         net (fo=1, routed)           1.154     1.624    sys0_clki
    BUFGCTRL_X0Y0                                                     r  sys0_bufg/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.654 r  sys0_bufg/O
                         net (fo=15285, routed)       0.863     2.517    ftop/gmac/rxF/sys0_clk
    SLICE_X10Y142                                                     r  ftop/gmac/rxF/dEnqPtr_reg[2]/C
                         clock pessimism              0.000     2.517    
                         clock uncertainty            0.035     2.552    
    (N)SLICE_X10Y142     FDCE (Remov_fdce_C_CLR)     -0.050     2.502    ftop/gmac/rxF/dEnqPtr_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.502    
                         arrival time                           3.213    
  -------------------------------------------------------------------
                         slack                                  0.711    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  GMII_RX_CLK
  To Clock:  sys1_clkp

Setup :            0  Failing Endpoints,  Worst Slack        4.739ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.671ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.739ns  (required time - arrival time)
  Source:                 ftop/gmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gmac/gmac/rxRS_rxF/dDoutReg_reg[2]/CLR
                            (recovery check against rising-edge clock sys1_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns
  Data Path Delay:        3.700ns  (logic 0.266ns (7.188%)  route 3.434ns (92.812%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.687ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.923ns = ( 11.923 - 8.000 ) 
    Source Clock Delay      (SCD):    3.236ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.251     1.251 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.251    ftop/gmac/gmac/CLK_rxClk
    IDELAY_X0Y124                                                     r  ftop/gmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.917 r  ftop/gmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.436     2.353    ftop/gmac/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X0Y9                                                         r  ftop/gmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.314     2.667 r  ftop/gmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.569     3.236    ftop/gmac/gmac/rxRS_rxRst/I5
    SLICE_X4Y130                                                      r  ftop/gmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    (N)SLICE_X4Y130      FDCE (Prop_fdce_C_Q)         0.223     3.459 r  ftop/gmac/gmac/rxRS_rxRst/reset_hold_reg[1]/Q
                         net (fo=3, routed)           1.909     5.369    ftop/rxRS_rxRst_OUT_RST
    (N)SLICE_X3Y124                                                   r  ftop/dDoutReg_reg[9]_i_2__0/I0
    (N)SLICE_X3Y124      LUT1 (Prop_lut1_I0_O)        0.043     5.412 f  ftop/dDoutReg_reg[9]_i_2__0/O
                         net (fo=93, routed)          1.525     6.937    ftop/gmac/gmac/rxRS_rxF/I2
    (N)SLICE_X7Y125                                                   f  ftop/gmac/gmac/rxRS_rxF/dDoutReg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys1_clkp rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  sys1_clkp
                         net (fo=0)                   0.000     8.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.044    10.462    ftop/sys1_clki_O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.545 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.378    11.923    ftop/gmac/gmac/rxRS_rxF/sys1_clk_O
    SLICE_X7Y125                                                      r  ftop/gmac/gmac/rxRS_rxF/dDoutReg_reg[2]/C
                         clock pessimism              0.000    11.923    
                         clock uncertainty           -0.035    11.888    
    (N)SLICE_X7Y125      FDCE (Recov_fdce_C_CLR)     -0.212    11.676    ftop/gmac/gmac/rxRS_rxF/dDoutReg_reg[2]
  -------------------------------------------------------------------
                         required time                         11.676    
                         arrival time                          -6.937    
  -------------------------------------------------------------------
                         slack                                  4.739    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.671ns  (arrival time - required time)
  Source:                 ftop/gmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by GMII_RX_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gmac/gmac/rxRS_rxF/dEnqPtr_reg[2]/CLR
                            (removal check against rising-edge clock sys1_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns
  Data Path Delay:        2.771ns  (logic 0.214ns (7.724%)  route 2.557ns (92.276%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.078ns
    Source Clock Delay      (SCD):    2.874ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GMII_RX_CLK rise edge)
                                                      0.000     0.000 r  
    U27                                               0.000     0.000 r  gmii_rx_clk
                         net (fo=0)                   0.000     0.000    gmii_rx_clk
    U27                                                               r  gmii_rx_clk_IBUF_inst/I
    U27                  IBUF (Prop_ibuf_I_O)         1.138     1.138 r  gmii_rx_clk_IBUF_inst/O
                         net (fo=1, routed)           0.000     1.138    ftop/gmac/gmac/CLK_rxClk
    IDELAY_X0Y124                                                     r  ftop/gmac/gmac/gmii_rxc_dly/IDATAIN
    IDELAY_X0Y124        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     1.713 r  ftop/gmac/gmac/gmii_rxc_dly/DATAOUT
                         net (fo=1, routed)           0.357     2.070    ftop/gmac/gmac/gmii_rxc_dly_DATAOUT
    BUFR_X0Y9                                                         r  ftop/gmac/gmac/rxClk_BUFR/I
    BUFR_X0Y9            BUFR (Prop_bufr_I_O)         0.289     2.359 r  ftop/gmac/gmac/rxClk_BUFR/O
                         net (fo=142, routed)         0.515     2.874    ftop/gmac/gmac/rxRS_rxRst/I5
    SLICE_X4Y130                                                      r  ftop/gmac/gmac/rxRS_rxRst/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    (N)SLICE_X4Y130      FDCE (Prop_fdce_C_Q)         0.178     3.052 r  ftop/gmac/gmac/rxRS_rxRst/reset_hold_reg[1]/Q
                         net (fo=3, routed)           1.661     4.714    ftop/rxRS_rxRst_OUT_RST
    (N)SLICE_X3Y124                                                   r  ftop/dDoutReg_reg[9]_i_2__0/I0
    (N)SLICE_X3Y124      LUT1 (Prop_lut1_I0_O)        0.036     4.750 f  ftop/dDoutReg_reg[9]_i_2__0/O
                         net (fo=93, routed)          0.895     5.645    ftop/gmac/gmac/rxRS_rxF/I2
    (N)SLICE_X0Y124                                                   f  ftop/gmac/gmac/rxRS_rxF/dEnqPtr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys1_clkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.119     3.474    ftop/sys1_clki_O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.567 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.511     5.078    ftop/gmac/gmac/rxRS_rxF/sys1_clk_O
    SLICE_X0Y124                                                      r  ftop/gmac/gmac/rxRS_rxF/dEnqPtr_reg[2]/C
                         clock pessimism              0.000     5.078    
                         clock uncertainty            0.035     5.113    
    (N)SLICE_X0Y124      FDCE (Remov_fdce_C_CLR)     -0.140     4.973    ftop/gmac/gmac/rxRS_rxF/dEnqPtr_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.973    
                         arrival time                           5.645    
  -------------------------------------------------------------------
                         slack                                  0.671    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys0_clkp
  To Clock:  sys1_clkp

Setup :            0  Failing Endpoints,  Worst Slack        2.634ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.354ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.634ns  (required time - arrival time)
  Source:                 ftop/rstndb/reset_hold_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/sys1_rst/reset_hold_reg[0]/CLR
                            (recovery check against rising-edge clock sys1_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns
  Data Path Delay:        3.956ns  (logic 0.277ns (7.002%)  route 3.679ns (92.998%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.699ns = ( 11.699 - 8.000 ) 
    Source Clock Delay      (SCD):    4.826ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    sys0_clkp
    AD12                                                              r  clock_buf/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  clock_buf/O
                         net (fo=1, routed)           2.299     3.205    sys0_clki
    BUFGCTRL_X0Y0                                                     r  sys0_bufg/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.298 r  sys0_bufg/O
                         net (fo=15285, routed)       1.528     4.826    ftop/rstndb/sys0_clk
    SLICE_X3Y149                                                      r  ftop/rstndb/reset_hold_reg[15]/C
  -------------------------------------------------------------------    -------------------
    (N)SLICE_X3Y149      FDCE (Prop_fdce_C_Q)         0.223     5.049 r  ftop/rstndb/reset_hold_reg[15]/Q
                         net (fo=224, routed)         2.006     7.055    ftop/rstndb/rstndb_OUT_RST
    (N)SLICE_X44Y152                                                  r  ftop/rstndb/fsCnt_reg[0]_i_1/I0
    (N)SLICE_X44Y152     LUT1 (Prop_lut1_I0_O)        0.054     7.109 f  ftop/rstndb/fsCnt_reg[0]_i_1/O
                         net (fo=1881, routed)        1.673     8.782    ftop/sys1_rst/I1
    (N)SLICE_X8Y176                                                   f  ftop/sys1_rst/reset_hold_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys1_clkp rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  sys1_clkp
                         net (fo=0)                   0.000     8.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.044    10.462    ftop/sys1_clki_O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.545 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.154    11.699    ftop/sys1_rst/sys1_clk_O
    SLICE_X8Y176                                                      r  ftop/sys1_rst/reset_hold_reg[0]/C
                         clock pessimism              0.000    11.699    
                         clock uncertainty           -0.035    11.664    
    (N)SLICE_X8Y176      FDCE (Recov_fdce_C_CLR)     -0.248    11.416    ftop/sys1_rst/reset_hold_reg[0]
  -------------------------------------------------------------------
                         required time                         11.416    
                         arrival time                          -8.782    
  -------------------------------------------------------------------
                         slack                                  2.634    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.354ns  (arrival time - required time)
  Source:                 ftop/rstndb/reset_hold_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys0_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/sys1_rst/reset_hold_reg[0]/CLR
                            (removal check against rising-edge clock sys1_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns
  Data Path Delay:        2.246ns  (logic 0.130ns (5.787%)  route 2.116ns (94.213%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    2.174ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys0_clkp rise edge)
                                                      0.000     0.000 r  
    AD12                                              0.000     0.000 r  sys0_clkp
                         net (fo=0)                   0.000     0.000    sys0_clkp
    AD12                                                              r  clock_buf/I
    AD12                 IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  clock_buf/O
                         net (fo=1, routed)           1.083     1.471    sys0_clki
    BUFGCTRL_X0Y0                                                     r  sys0_bufg/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.497 r  sys0_bufg/O
                         net (fo=15285, routed)       0.677     2.174    ftop/rstndb/sys0_clk
    SLICE_X3Y149                                                      r  ftop/rstndb/reset_hold_reg[15]/C
  -------------------------------------------------------------------    -------------------
    (N)SLICE_X3Y149      FDCE (Prop_fdce_C_Q)         0.100     2.274 r  ftop/rstndb/reset_hold_reg[15]/Q
                         net (fo=224, routed)         1.177     3.452    ftop/rstndb/rstndb_OUT_RST
    (N)SLICE_X44Y152                                                  r  ftop/rstndb/fsCnt_reg[0]_i_1/I0
    (N)SLICE_X44Y152     LUT1 (Prop_lut1_I0_O)        0.030     3.482 f  ftop/rstndb/fsCnt_reg[0]_i_1/O
                         net (fo=1881, routed)        0.939     4.421    ftop/sys1_rst/I1
    (N)SLICE_X8Y176                                                   f  ftop/sys1_rst/reset_hold_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys1_clkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.581     1.313    ftop/sys1_clki_O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.343 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.779     2.122    ftop/sys1_rst/sys1_clk_O
    SLICE_X8Y176                                                      r  ftop/sys1_rst/reset_hold_reg[0]/C
                         clock pessimism              0.000     2.122    
                         clock uncertainty            0.035     2.157    
    (N)SLICE_X8Y176      FDCE (Remov_fdce_C_CLR)     -0.091     2.066    ftop/sys1_rst/reset_hold_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.066    
                         arrival time                           4.421    
  -------------------------------------------------------------------
                         slack                                  2.354    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys1_clkp
  To Clock:  sys1_clkp

Setup :            0  Failing Endpoints,  Worst Slack        4.597ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.900ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.597ns  (required time - arrival time)
  Source:                 ftop/sys1_rst/reset_hold_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys1_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gmac/gmac/txRS_txF/dDoutReg_reg[0]/CLR
                            (recovery check against rising-edge clock sys1_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns
  Data Path Delay:        3.203ns  (logic 0.302ns (9.428%)  route 2.901ns (90.572%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.766ns = ( 11.766 - 8.000 ) 
    Source Clock Delay      (SCD):    4.851ns
    Clock Pessimism Removal (CPR):    1.108ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys1_clkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.119     3.474    ftop/sys1_clki_O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     3.567 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.284     4.851    ftop/sys1_rst/sys1_clk_O
    SLICE_X8Y176                                                      r  ftop/sys1_rst/reset_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    (N)SLICE_X8Y176      FDCE (Prop_fdce_C_Q)         0.259     5.110 r  ftop/sys1_rst/reset_hold_reg[0]/Q
                         net (fo=10, routed)          1.478     6.588    ftop/O1
    (N)SLICE_X8Y148                                                   r  ftop/dDoutReg_reg[9]_i_2/I0
    (N)SLICE_X8Y148      LUT1 (Prop_lut1_I0_O)        0.043     6.631 f  ftop/dDoutReg_reg[9]_i_2/O
                         net (fo=148, routed)         1.423     8.054    ftop/gmac/gmac/txRS_txF/I1
    (N)SLICE_X6Y159                                                   f  ftop/gmac/gmac/txRS_txF/dDoutReg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys1_clkp rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  sys1_clkp
                         net (fo=0)                   0.000     8.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  ftop/sys1_clki/O
                         net (fo=1, routed)           1.044    10.462    ftop/sys1_clki_O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    10.545 r  ftop/sys1_clk/O
                         net (fo=566, routed)         1.221    11.766    ftop/gmac/gmac/txRS_txF/sys1_clk_O
    SLICE_X6Y159                                                      r  ftop/gmac/gmac/txRS_txF/dDoutReg_reg[0]/C
                         clock pessimism              1.108    12.874    
                         clock uncertainty           -0.035    12.839    
    (N)SLICE_X6Y159      FDCE (Recov_fdce_C_CLR)     -0.187    12.652    ftop/gmac/gmac/txRS_txF/dDoutReg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.652    
                         arrival time                          -8.054    
  -------------------------------------------------------------------
                         slack                                  4.597    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.900ns  (arrival time - required time)
  Source:                 ftop/sys1_rst/reset_hold_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys1_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ftop/gmac/rxF/sDeqPtr_reg[3]/CLR
                            (removal check against rising-edge clock sys1_clkp  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns
  Data Path Delay:        1.127ns  (logic 0.146ns (12.956%)  route 0.981ns (87.044%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.209ns
    Source Clock Delay      (SCD):    1.589ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys1_clkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.541     0.982    ftop/sys1_clki_O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.008 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.581     1.589    ftop/sys1_rst/sys1_clk_O
    SLICE_X8Y176                                                      r  ftop/sys1_rst/reset_hold_reg[0]/C
  -------------------------------------------------------------------    -------------------
    (N)SLICE_X8Y176      FDCE (Prop_fdce_C_Q)         0.118     1.707 r  ftop/sys1_rst/reset_hold_reg[0]/Q
                         net (fo=10, routed)          0.792     2.499    ftop/O1
    (N)SLICE_X8Y148                                                   r  ftop/dDoutReg_reg[9]_i_2/I0
    (N)SLICE_X8Y148      LUT1 (Prop_lut1_I0_O)        0.028     2.527 f  ftop/dDoutReg_reg[9]_i_2/O
                         net (fo=148, routed)         0.189     2.716    ftop/gmac/rxF/I1
    (N)SLICE_X8Y144                                                   f  ftop/gmac/rxF/sDeqPtr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys1_clkp rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  sys1_clkp
                         net (fo=0)                   0.000     0.000    sys1_clkp
    G8                                                                r  sys1_clkp_IBUF_inst/I
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  sys1_clkp_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ftop/sys1_clkp_IBUF
    IBUFDS_GTE2_X0Y4                                                  r  ftop/sys1_clki/I
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ftop/sys1_clki/O
                         net (fo=1, routed)           0.581     1.313    ftop/sys1_clki_O
    BUFGCTRL_X0Y16                                                    r  ftop/sys1_clk/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.343 r  ftop/sys1_clk/O
                         net (fo=566, routed)         0.866     2.209    ftop/gmac/rxF/sys1_clk_O
    SLICE_X8Y144                                                      r  ftop/gmac/rxF/sDeqPtr_reg[3]/C
                         clock pessimism             -0.343     1.866    
    (N)SLICE_X8Y144      FDCE (Remov_fdce_C_CLR)     -0.050     1.816    ftop/gmac/rxF/sDeqPtr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           2.716    
  -------------------------------------------------------------------
                         slack                                  0.900    





