#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Sat Nov 12 22:00:52 2022
# Process ID: 48780
# Current directory: C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog
# Command line: vivado.exe -source open_wave.tcl
# Log file: C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/vivado.log
# Journal file: C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog\vivado.jou
# Running On: DESKTOP-B6S694L, OS: Windows, CPU Frequency: 3408 MHz, CPU Physical cores: 4, Host memory: 34224 MB
#-----------------------------------------------------------
start_gui
source open_wave.tcl
# current_fileset
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
current_fileset: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 1597.703 ; gain = 0.000
# open_wave_database dut.wdb
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dut_top/AESL_inst_dut/AESL_inst_dut_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dut_top/AESL_inst_dut/grp_dut_Pipeline_1_fu_128/grp_dut_Pipeline_1_fu_128_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dut_top/AESL_inst_dut/grp_dut_Pipeline_2_fu_134/grp_dut_Pipeline_2_fu_134_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dut_top/AESL_inst_dut/grp_dut_Pipeline_3_fu_140/grp_dut_Pipeline_3_fu_140_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dut_top/AESL_inst_dut/grp_dut_Pipeline_4_fu_146/grp_dut_Pipeline_4_fu_146_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dut_top/AESL_inst_dut/grp_dut_Pipeline_5_fu_152/grp_dut_Pipeline_5_fu_152_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dut_top/AESL_inst_dut/grp_dut_Pipeline_6_fu_158/grp_dut_Pipeline_6_fu_158_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dut_top/AESL_inst_dut/grp_dut_Pipeline_7_fu_164/grp_dut_Pipeline_7_fu_164_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dut_top/AESL_inst_dut/grp_dut_Pipeline_8_fu_170/grp_dut_Pipeline_8_fu_170_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dut_top/AESL_inst_dut/grp_dut_Pipeline_VITIS_LOOP_123_3_fu_202/grp_dut_Pipeline_VITIS_LOOP_123_3_fu_202_activity
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_dut_top/AESL_inst_dut/grp_dut_Pipeline_VITIS_LOOP_37_1_fu_182/grp_dut_Pipeline_VITIS_LOOP_37_1_fu_182_activity
open_wave_config C:/Xilinx/Vitis_HLS/2022.1/serialization/serialization.prj/solution1/sim/verilog/dut.wcfg
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Nov 12 22:04:06 2022...
