Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Wed Oct 26 13:06:38 2016
| Host         : magnum.andrew.cmu.edu running 64-bit Red Hat Enterprise Linux Server release 7.2 (Maipo)
| Command      : report_control_sets -verbose -file zynq_interrupt_system_wrapper_control_sets_placed.rpt
| Design       : zynq_interrupt_system_wrapper
| Device       : xc7z020
----------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    84 |
| Minimum Number of register sites lost to control set restrictions |   164 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             198 |           85 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             245 |           92 |
| Yes          | No                    | No                     |             554 |          174 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             391 |          140 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                         Clock Signal                         |                                                                                Enable Signal                                                                                |                                                                    Set/Reset Signal                                                                    | Slice Load Count | Bel Load Count |
+--------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                             | zynq_interrupt_system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[23].TCSR0_FF_I                                          |                1 |              1 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                             | zynq_interrupt_system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[23].TCSR1_FF_I                                          |                1 |              1 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                              |                                                                                                                                                        |                1 |              1 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                              |                                                                                                                                                        |                1 |              1 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                 |                                                                                                                                                        |                1 |              2 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                 |                                                                                                                                                        |                1 |              2 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                             | zynq_interrupt_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                                      |                1 |              4 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0][0]     |                                                                                                                                                        |                2 |              4 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0]_1[0]   |                                                                                                                                                        |                1 |              4 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0]_1[0]   |                                                                                                                                                        |                1 |              4 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_data_sm_cs[3]_i_1_n_0                                                | zynq_interrupt_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/wrap_burst_total_reg[0]_0              |                2 |              4 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                           | zynq_interrupt_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/p_2_out                                            |                2 |              4 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/CE042_out                                                                                   | zynq_interrupt_system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[0]_0                               |                2 |              4 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0][0]     |                                                                                                                                                        |                1 |              4 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                             | zynq_interrupt_system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[0]_0                               |                1 |              5 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                             | zynq_interrupt_system_i/rst_processing_system7_0_50M/U0/EXT_LPF/lpf_int                                                                                |                2 |              5 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                             | zynq_interrupt_system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                         |                2 |              6 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/rst_processing_system7_0_50M/U0/SEQ/seq_cnt_en                                                                                                      | zynq_interrupt_system_i/rst_processing_system7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                          |                2 |              6 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                | zynq_interrupt_system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                              |                1 |              7 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | zynq_interrupt_system_i/axi_gpio_0/U0/I_SLAVE_ATTACHMENT/rst                                                                                           |                2 |              7 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[16].LOAD_REG_I_0                                                                              | zynq_interrupt_system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[0]_0                               |                3 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[0].LOAD_REG_I                                                                                 | zynq_interrupt_system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[0]_0                               |                7 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0]_0[0]   |                                                                                                                                                        |                5 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[24].LOAD_REG_I                                                                                | zynq_interrupt_system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[0]_0                               |                2 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0]_0[0]   |                                                                                                                                                        |                5 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                          | zynq_interrupt_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0] |                3 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/LOAD_REG_GEN[8].LOAD_REG_I                                                                                 | zynq_interrupt_system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[0]_0                               |                3 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0]_2[0]   |                                                                                                                                                        |                2 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[0][0]   |                                                                                                                                                        |                3 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]      |                                                                                                                                                        |                1 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                    |                                                                                                                                                        |                3 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                         | zynq_interrupt_system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                     |                2 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                             | zynq_interrupt_system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                              |                2 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                             | zynq_interrupt_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/SR[0]            |                5 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                             | zynq_interrupt_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/SR[0]            |                3 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                          | zynq_interrupt_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0] |                2 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0]      |                                                                                                                                                        |                2 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]      |                                                                                                                                                        |                1 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                    |                                                                                                                                                        |                4 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]   |                                                                                                                                                        |                2 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0]_2[0]   |                                                                                                                                                        |                4 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/CE028_out                                                                                   | zynq_interrupt_system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[0]_0                               |                4 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]      |                                                                                                                                                        |                2 |              8 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/CE                                                                                          | zynq_interrupt_system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[0]_0                               |                3 |              9 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                             | zynq_interrupt_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/WrChnl_BRAM_Addr_Rst                   |                7 |             11 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                    |                                                                                                                                                        |                5 |             12 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]   |                                                                                                                                                        |                3 |             12 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0]      |                                                                                                                                                        |                3 |             12 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]      |                                                                                                                                                        |                3 |             12 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                    |                                                                                                                                                        |                7 |             12 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[0][0]   |                                                                                                                                                        |                4 |             12 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                   | zynq_interrupt_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/wrap_burst_total_reg[0]_0              |                5 |             13 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                   | zynq_interrupt_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/wrap_burst_total_reg[0]_0              |                5 |             13 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                             | zynq_interrupt_system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                     |                7 |             14 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                  |                                                                                                                                                        |                6 |             16 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                  |                                                                                                                                                        |                5 |             16 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | zynq_interrupt_system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                           |                6 |             16 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0][0]   |                                                                                                                                                        |                4 |             16 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0] |                                                                                                                                                        |                6 |             16 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0][0]   |                                                                                                                                                        |                6 |             20 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                  |                                                                                                                                                        |                8 |             20 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                  |                                                                                                                                                        |                7 |             20 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0] |                                                                                                                                                        |                6 |             20 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                             | zynq_interrupt_system_i/axi_gpio_0/U0/I_SLAVE_ATTACHMENT/rst                                                                                           |               11 |             30 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                           |                                                                                                                                                        |               11 |             32 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                            | zynq_interrupt_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/p_1_out                                            |                5 |             32 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/LOAD_REG_GEN[16].LOAD_REG_I[0]                                                              | zynq_interrupt_system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[0]_0                               |               12 |             32 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                          | zynq_interrupt_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/wrap_burst_total_reg[0]_0              |                6 |             32 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                                                             | zynq_interrupt_system_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                              |               32 |             32 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0]_0[0]                                                     | zynq_interrupt_system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[0]_0                               |                7 |             32 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/E[0]                                                                                    | zynq_interrupt_system_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[0]_0                               |                6 |             32 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                 |                                                                                                                                                        |                9 |             34 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                 |                                                                                                                                                        |                9 |             34 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                           |                                                                                                                                                        |               10 |             35 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                   |                                                                                                                                                        |                7 |             35 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                            |                                                                                                                                                        |               12 |             35 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                 |                                                                                                                                                        |                9 |             35 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                   |                                                                                                                                                        |                8 |             35 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                 |                                                                                                                                                        |                7 |             35 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                             | zynq_interrupt_system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/wrap_burst_total_reg[0]_0              |               21 |             38 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 | zynq_interrupt_system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                     | zynq_interrupt_system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                     |               16 |             52 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                             | zynq_interrupt_system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                       |               13 |             53 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                             | zynq_interrupt_system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                       |               15 |             53 |
|  zynq_interrupt_system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                             |                                                                                                                                                        |               86 |            199 |
+--------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


