

================================================================
== Vitis HLS Report for 'gru_stack_single_ap_fixed_ap_fixed_ap_fixed_8_1_5_3_0_config12_s'
================================================================
* Date:           Thu Sep  7 01:06:02 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  9.00 ns|  6.244 ns|     2.43 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+-----------+-----------+-----------+---------+-----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |   min   |    max    |    min    |    max    |   min   |    max    |   Type  |
    +---------+-----------+-----------+-----------+---------+-----------+---------+
    |  1313136|  116131916|  11.818 ms|  1.045 sec|  1313136|  116131916|       no|
    +---------+-----------+-----------+-----------+---------+-----------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------+---------+-----------+-----------+--------+---------+---------+
        |                                                                                            |                                                                                 |  Latency (cycles) |   Latency (absolute)  |     Interval     | Pipeline|
        |                                          Instance                                          |                                      Module                                     |   min   |   max   |    min    |    max    |   min  |   max   |   Type  |
        +--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------+---------+-----------+-----------+--------+---------+---------+
        |grp_gru_stack_single_ap_fixed_ap_fixed_ap_fixed_config12_Pipeline_VITIS_LOOP_28_1_fu_80     |gru_stack_single_ap_fixed_ap_fixed_ap_fixed_config12_Pipeline_VITIS_LOOP_28_1    |      514|      514|   4.626 us|   4.626 us|     514|      514|       no|
        |grp_gru_stack_single_ap_fixed_ap_fixed_ap_fixed_config12_Pipeline_VITIS_LOOP_48_3_fu_88     |gru_stack_single_ap_fixed_ap_fixed_ap_fixed_config12_Pipeline_VITIS_LOOP_48_3    |   786434|   786434|   7.078 ms|   7.078 ms|  786434|   786434|       no|
        |grp_gru_stack_single_ap_fixed_ap_fixed_ap_fixed_config12_Pipeline_VITIS_LOOP_49_4_fu_95     |gru_stack_single_ap_fixed_ap_fixed_ap_fixed_config12_Pipeline_VITIS_LOOP_49_4    |   786434|   786434|   7.078 ms|   7.078 ms|  786434|   786434|       no|
        |grp_gru_stack_single_ap_fixed_ap_fixed_ap_fixed_config12_Pipeline_DataPack_fu_102           |gru_stack_single_ap_fixed_ap_fixed_ap_fixed_config12_Pipeline_DataPack           |      514|      514|   4.626 us|   4.626 us|     514|      514|       no|
        |grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config12_s_fu_110                      |gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config12_s                      |     6174|  1579034|  55.566 us|  14.211 ms|    6174|  1579034|       no|
        |grp_gru_stack_single_ap_fixed_ap_fixed_ap_fixed_config12_Pipeline_ResPack_sequences_fu_120  |gru_stack_single_ap_fixed_ap_fixed_ap_fixed_config12_Pipeline_ResPack_sequences  |      514|      514|   4.626 us|   4.626 us|     514|      514|       no|
        +--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------+---------+-----------+-----------+--------+---------+---------+

        * Loop: 
        +-------------------+---------+-----------+----------------+-----------+-----------+------+----------+
        |                   |   Latency (cycles)  |    Iteration   |  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |    max    |     Latency    |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+-----------+----------------+-----------+-----------+------+----------+
        |- DataPropagation  |   526184|  115344964|  7208 ~ 1580068|          -|          -|    73|        no|
        +-------------------+---------+-----------+----------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       28|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        8|     1|    74257|   241264|    0|
|Memory               |       17|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      246|    -|
|Register             |        -|     -|     4120|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       25|     1|    78377|   241538|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        1|    ~0|        9|       55|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|    ~0|        3|       18|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------+----+-------+--------+-----+
    |                                          Instance                                          |                                      Module                                     | BRAM_18K| DSP|   FF  |   LUT  | URAM|
    +--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------+----+-------+--------+-----+
    |grp_gru_stack_single_ap_fixed_ap_fixed_ap_fixed_config12_Pipeline_DataPack_fu_102           |gru_stack_single_ap_fixed_ap_fixed_ap_fixed_config12_Pipeline_DataPack           |        0|   0|   4132|   16711|    0|
    |grp_gru_stack_single_ap_fixed_ap_fixed_ap_fixed_config12_Pipeline_ResPack_sequences_fu_120  |gru_stack_single_ap_fixed_ap_fixed_ap_fixed_config12_Pipeline_ResPack_sequences  |        0|   0|     13|      77|    0|
    |grp_gru_stack_single_ap_fixed_ap_fixed_ap_fixed_config12_Pipeline_VITIS_LOOP_28_1_fu_80     |gru_stack_single_ap_fixed_ap_fixed_ap_fixed_config12_Pipeline_VITIS_LOOP_28_1    |        0|   0|     23|      77|    0|
    |grp_gru_stack_single_ap_fixed_ap_fixed_ap_fixed_config12_Pipeline_VITIS_LOOP_48_3_fu_88     |gru_stack_single_ap_fixed_ap_fixed_ap_fixed_config12_Pipeline_VITIS_LOOP_48_3    |        0|   0|     43|    4430|    0|
    |grp_gru_stack_single_ap_fixed_ap_fixed_ap_fixed_config12_Pipeline_VITIS_LOOP_49_4_fu_95     |gru_stack_single_ap_fixed_ap_fixed_ap_fixed_config12_Pipeline_VITIS_LOOP_49_4    |        0|   0|     43|    4430|    0|
    |grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config12_s_fu_110                      |gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config12_s                      |        8|   1|  70003|  215539|    0|
    +--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------+----+-------+--------+-----+
    |Total                                                                                       |                                                                                 |        8|   1|  74257|  241264|    0|
    +--------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------+---------+----+-------+--------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-------+------+-------------+
    |      Memory      |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words|  Bits | Banks| W*Bits*Banks|
    +------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-------+------+-------------+
    |h_newstate_V_U    |gru_stack_single_ap_fixed_ap_fixed_ap_fixed_8_1_5_3_0_config12_s_h_newstate_VjbC  |        1|  0|   0|    0|   512|      8|     1|         4096|
    |param_com_V_U     |gru_stack_single_ap_fixed_ap_fixed_ap_fixed_8_1_5_3_0_config12_s_param_com_V_kbM  |        8|  0|   0|    0|   512|  12288|     1|      6291456|
    |param_zr_com_V_U  |gru_stack_single_ap_fixed_ap_fixed_ap_fixed_8_1_5_3_0_config12_s_param_com_V_kbM  |        8|  0|   0|    0|   512|  12288|     1|      6291456|
    +------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-------+------+-------------+
    |Total             |                                                                                  |       17|  0|   0|    0|  1536|  24584|     3|     12587008|
    +------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-------+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |i_in_2_fu_141_p2                 |         +|   0|  0|  14|           7|           1|
    |icmp_ln53_fu_135_p2              |      icmp|   0|  0|  10|           7|           7|
    |ap_block_state1                  |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|  28|          16|          10|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+------+-----------+
    |           Name          | LUT| Input Size| Bits | Total Bits|
    +-------------------------+----+-----------+------+-----------+
    |ap_NS_fsm                |  59|         11|     1|         11|
    |ap_done                  |   9|          2|     1|          2|
    |h_newstate_V_address0    |  20|          4|     9|         36|
    |h_newstate_V_ce0         |  20|          4|     1|          4|
    |h_newstate_V_d0          |  14|          3|     8|         24|
    |h_newstate_V_we0         |  14|          3|     1|          3|
    |i_in_fu_56               |   9|          2|     7|         14|
    |in_buf1_read             |   9|          2|     1|          2|
    |initial_buf2_read        |   9|          2|     1|          2|
    |out_buf3_write           |   9|          2|     1|          2|
    |param_com_V_address0     |  14|          3|     9|         27|
    |param_com_V_ce0          |  14|          3|     1|          3|
    |param_com_V_we0          |   9|          2|  1536|       3072|
    |param_zr_com_V_address0  |  14|          3|     9|         27|
    |param_zr_com_V_ce0       |  14|          3|     1|          3|
    |param_zr_com_V_we0       |   9|          2|  1536|       3072|
    +-------------------------+----+-----------+------+-----------+
    |Total                    | 246|         51|  3123|       6304|
    +-------------------------+----+-----------+------+-----------+

    * Register: 
    +---------------------------------------------------------------------------------------------------------+------+----+------+-----------+
    |                                                   Name                                                  |  FF  | LUT| Bits | Const Bits|
    +---------------------------------------------------------------------------------------------------------+------+----+------+-----------+
    |ap_CS_fsm                                                                                                |    10|   0|    10|          0|
    |ap_done_reg                                                                                              |     1|   0|     1|          0|
    |data_in_V_02_fu_60                                                                                       |  4096|   0|  4096|          0|
    |grp_gru_stack_single_ap_fixed_ap_fixed_ap_fixed_config12_Pipeline_DataPack_fu_102_ap_start_reg           |     1|   0|     1|          0|
    |grp_gru_stack_single_ap_fixed_ap_fixed_ap_fixed_config12_Pipeline_ResPack_sequences_fu_120_ap_start_reg  |     1|   0|     1|          0|
    |grp_gru_stack_single_ap_fixed_ap_fixed_ap_fixed_config12_Pipeline_VITIS_LOOP_28_1_fu_80_ap_start_reg     |     1|   0|     1|          0|
    |grp_gru_stack_single_ap_fixed_ap_fixed_ap_fixed_config12_Pipeline_VITIS_LOOP_48_3_fu_88_ap_start_reg     |     1|   0|     1|          0|
    |grp_gru_stack_single_ap_fixed_ap_fixed_ap_fixed_config12_Pipeline_VITIS_LOOP_49_4_fu_95_ap_start_reg     |     1|   0|     1|          0|
    |grp_gru_static_ap_fixed_8_1_5_3_0_ap_fixed_8_1_5_3_0_config12_s_fu_110_ap_start_reg                      |     1|   0|     1|          0|
    |i_in_fu_56                                                                                               |     7|   0|     7|          0|
    +---------------------------------------------------------------------------------------------------------+------+----+------+-----------+
    |Total                                                                                                    |  4120|   0|  4120|          0|
    +---------------------------------------------------------------------------------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+------------------------------------------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |                           Source Object                          |    C Type    |
+-----------------------------+-----+-----+------------+------------------------------------------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  gru_stack_single<ap_fixed,ap_fixed,ap_fixed<8,1,5,3,0>,config12>|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  gru_stack_single<ap_fixed,ap_fixed,ap_fixed<8,1,5,3,0>,config12>|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  gru_stack_single<ap_fixed,ap_fixed,ap_fixed<8,1,5,3,0>,config12>|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  gru_stack_single<ap_fixed,ap_fixed,ap_fixed<8,1,5,3,0>,config12>|  return value|
|ap_continue                  |   in|    1|  ap_ctrl_hs|  gru_stack_single<ap_fixed,ap_fixed,ap_fixed<8,1,5,3,0>,config12>|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  gru_stack_single<ap_fixed,ap_fixed,ap_fixed<8,1,5,3,0>,config12>|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  gru_stack_single<ap_fixed,ap_fixed,ap_fixed<8,1,5,3,0>,config12>|  return value|
|in_buf1_dout                 |   in|    8|     ap_fifo|                                                           in_buf1|       pointer|
|in_buf1_num_data_valid       |   in|    8|     ap_fifo|                                                           in_buf1|       pointer|
|in_buf1_fifo_cap             |   in|    8|     ap_fifo|                                                           in_buf1|       pointer|
|in_buf1_empty_n              |   in|    1|     ap_fifo|                                                           in_buf1|       pointer|
|in_buf1_read                 |  out|    1|     ap_fifo|                                                           in_buf1|       pointer|
|initial_buf2_dout            |   in|    8|     ap_fifo|                                                      initial_buf2|       pointer|
|initial_buf2_num_data_valid  |   in|   10|     ap_fifo|                                                      initial_buf2|       pointer|
|initial_buf2_fifo_cap        |   in|   10|     ap_fifo|                                                      initial_buf2|       pointer|
|initial_buf2_empty_n         |   in|    1|     ap_fifo|                                                      initial_buf2|       pointer|
|initial_buf2_read            |  out|    1|     ap_fifo|                                                      initial_buf2|       pointer|
|out_buf3_din                 |  out|    8|     ap_fifo|                                                          out_buf3|       pointer|
|out_buf3_num_data_valid      |   in|    8|     ap_fifo|                                                          out_buf3|       pointer|
|out_buf3_fifo_cap            |   in|    8|     ap_fifo|                                                          out_buf3|       pointer|
|out_buf3_full_n              |   in|    1|     ap_fifo|                                                          out_buf3|       pointer|
|out_buf3_write               |  out|    1|     ap_fifo|                                                          out_buf3|       pointer|
|w12_V_address0               |  out|   20|   ap_memory|                                                             w12_V|         array|
|w12_V_ce0                    |  out|    1|   ap_memory|                                                             w12_V|         array|
|w12_V_q0                     |   in|    8|   ap_memory|                                                             w12_V|         array|
|wr12_V_address0              |  out|   20|   ap_memory|                                                            wr12_V|         array|
|wr12_V_ce0                   |  out|    1|   ap_memory|                                                            wr12_V|         array|
|wr12_V_q0                    |   in|    8|   ap_memory|                                                            wr12_V|         array|
+-----------------------------+-----+-----+------------+------------------------------------------------------------------+--------------+

