0.6
2018.2
Jun 14 2018
20:41:02
F:/projects/verilog/fpga_prototyping_codes/2.9.1Gate_level_greater_than_circuit/2.9.1Gate_level_greater_than_circuit.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
F:/projects/verilog/fpga_prototyping_codes/2.9.1Gate_level_greater_than_circuit/2.9.1Gate_level_greater_than_circuit.srcs/sim_1/new/eq1_tb.v,1738040537,verilog,,,,eq1_tb,,,,,,,,
F:/projects/verilog/fpga_prototyping_codes/2.9.1Gate_level_greater_than_circuit/2.9.1Gate_level_greater_than_circuit.srcs/sim_1/new/eq2_tb.v,1738043939,verilog,,,,eq2_tb,,,,,,,,
F:/projects/verilog/fpga_prototyping_codes/2.9.1Gate_level_greater_than_circuit/2.9.1Gate_level_greater_than_circuit.srcs/sim_1/new/greater_than_2bit_tb.v,1738046773,verilog,,,,greater_than_2bit_tb,,,,,,,,
F:/projects/verilog/fpga_prototyping_codes/2.9.1Gate_level_greater_than_circuit/2.9.1Gate_level_greater_than_circuit.srcs/sim_1/new/greater_than_4bit_tb.v,1738048622,verilog,,,,greater_than_4bit_tb,,,,,,,,
F:/projects/verilog/fpga_prototyping_codes/2.9.1Gate_level_greater_than_circuit/2.9.1Gate_level_greater_than_circuit.srcs/sources_1/new/eq1.v,1738035128,verilog,,F:/projects/verilog/fpga_prototyping_codes/2.9.1Gate_level_greater_than_circuit/2.9.1Gate_level_greater_than_circuit.srcs/sources_1/new/eq2.v,,eq1,,,,,,,,
F:/projects/verilog/fpga_prototyping_codes/2.9.1Gate_level_greater_than_circuit/2.9.1Gate_level_greater_than_circuit.srcs/sources_1/new/eq2.v,1738041698,verilog,,F:/projects/verilog/fpga_prototyping_codes/2.9.1Gate_level_greater_than_circuit/2.9.1Gate_level_greater_than_circuit.srcs/sources_1/new/greater_than_2bit.v,,eq2,,,,,,,,
F:/projects/verilog/fpga_prototyping_codes/2.9.1Gate_level_greater_than_circuit/2.9.1Gate_level_greater_than_circuit.srcs/sources_1/new/greater_than_2bit.v,1738045884,verilog,,F:/projects/verilog/fpga_prototyping_codes/2.9.1Gate_level_greater_than_circuit/2.9.1Gate_level_greater_than_circuit.srcs/sources_1/new/greater_than_4bit.v,,greater_than_2bit,,,,,,,,
F:/projects/verilog/fpga_prototyping_codes/2.9.1Gate_level_greater_than_circuit/2.9.1Gate_level_greater_than_circuit.srcs/sources_1/new/greater_than_4bit.v,1738047578,verilog,,F:/projects/verilog/fpga_prototyping_codes/2.9.1Gate_level_greater_than_circuit/2.9.1Gate_level_greater_than_circuit.srcs/sim_1/new/greater_than_4bit_tb.v,,greater_than_4bit,,,,,,,,
