{"Source Block": ["hdl/library/cn0363/cn0363_phase_data_sync/cn0363_phase_data_sync.v@64:74@HdlIdDef", "reg [1:0] data_counter = 'h00;\n\nreg [31:0] phase_hold = 'h00;\nreg [23:0] sample_hold = 'h00;\nreg sample_hold_valid = 1'b0;\nreg conv_done_d1 = 1'b0;\n\nreg synced = 1'b0;\nwire sync;\n\n/* The ADC will do conversions regardless of whether the pipeline is ready or\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[69, "reg conv_done_d1 = 1'b0;\n"]], "Add": []}}