Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx_Vivado/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto af82f4d6cb6b4084b003fda451b2ffe9 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot mux_4_case_tb_behav xil_defaultlib.mux_4_case_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.mux_4_case [\mux_4_case(n=10)\]
Compiling architecture behavioral of entity xil_defaultlib.mux_4_case_tb
Built simulation snapshot mux_4_case_tb_behav
