# Placement Constraints (standard cells, SRAMs)

# Source: hammer/src/hammer-vlsi/defaults.yml
# - Valid options:
#   - "r0"   (standard orientation)
#   - "r90"  (rotated 90 degrees clockwise)
#   - "r180" (rotated 180 degrees)
#   - "r270" (rotated 270 degrees clockwise; equivalent to -90 degrees counterclockwise)
#   - "mx"   (mirrored about the x-axis)
#   - "mx90" (mirrored about the x-axis, then rotated 90 degrees clockwise)
#   - "my"   (mirrored about the y-axis)
#   - "my90" (mirrored about the y-axis, then rotated 90 degrees clockwise)
# x (float) - x coordinate in um
# - Required for all types
# y (float) - y coordinate in um
# - Required for all types
# width (float) - width in um
# - Required for all types, but can be auto-filled for hierarchical and hardmacro if left blank
# height (float) - height in um
# - Required for all types, but can be auto-filled for hierarchical and hardmacro if left blank

vlsi.inputs.placement_constraints:
  - path: "riscv_top"
    type: toplevel

    # Set the floorplan margin
    margins:
      left:   0
      right:  0
      top:    0
      bottom: 0

    # Lower left corner coordinate of the top module
    x: 0
    y: 0

    # Floorplan dimensions
    width: &FP_WIDTH 2800
    height: 2800

    # Modify the path of the SRAMs according to your design
    # Add more hardmacro placement constraints if your design
    # uses more SRAMs
    # You can play around with different options of
    # orientations and locations to achieve good QoR

    #first dcache
    #SRAM1RW64x32
  - path: "riscv_top/mem/dcache/metadata_sram[0].meta_sram"
    type: hardmacro
    x: 140
    y: 50
    orientation: "r90"
    top_layer: met3

    #SRAM1RW256x32
  - path: "riscv_top/mem/dcache/DATA_SRAM[0].genblk1[0].data_sram"
    type: hardmacro
    x: 50
    y: 350
    orientation: "r90"
    top_layer: met3

  #SRAM1RW256x32
  - path: "riscv_top/mem/dcache/DATA_SRAM[0].genblk1[1].data_sram"
    type: hardmacro
    x: 50
    y: 650
    orientation: "r90"
    top_layer: met3

  #SRAM1RW256x32
  - path: "riscv_top/mem/dcache/DATA_SRAM[0].genblk1[2].data_sram"
    type: hardmacro
    x: 50
    y: 950
    orientation: "r90"
    top_layer: met3

  #SRAM1RW256x32
  - path: "riscv_top/mem/dcache/DATA_SRAM[0].genblk1[3].data_sram"
    type: hardmacro
    x: 50
    y: 1250
    orientation: "r90"
    top_layer: met3



    
  #second dcache
  #SRAM1RW64x32
  - path: "riscv_top/mem/dcache/metadata_sram[1].meta_sram"
    type: hardmacro
    x: 140
    y: 1550
    orientation: "r90"
    top_layer: met3

    #SRAM1RW256x32
  - path: "riscv_top/mem/dcache/DATA_SRAM[1].genblk1[0].data_sram"
    type: hardmacro
    x: 50
    y: 1850
    orientation: "r90"
    top_layer: met3

  # move to top for other second dcache srams
  #SRAM1RW256x32
  - path: "riscv_top/mem/dcache/DATA_SRAM[1].genblk1[1].data_sram"
    type: hardmacro
    x: 500
    y: 2200
    orientation: "r0"
    top_layer: met3

  #SRAM1RW256x32
  - path: "riscv_top/mem/dcache/DATA_SRAM[1].genblk1[2].data_sram"
    type: hardmacro
    x: 800
    y: 2200
    orientation: "r0"
    top_layer: met3

  #SRAM1RW256x32
  - path: "riscv_top/mem/dcache/DATA_SRAM[1].genblk1[3].data_sram"
    type: hardmacro
    x: 1100
    y: 2200
    orientation: "r0"
    top_layer: met3




    #first icache
    #SRAM1RW64x32
  - path: "riscv_top/mem/icache/metadata_sram[0].meta_sram"
    type: hardmacro
    x: 2350
    y: 50
    orientation: "mx90"
    top_layer: met3

    #SRAM1RW256x32
  - path: "riscv_top/mem/icache/DATA_SRAM[0].genblk1[0].data_sram"
    type: hardmacro
    x: 2350
    y: 350
    orientation: "mx90"
    top_layer: met3

  #SRAM1RW256x32
  - path: "riscv_top/mem/icache/DATA_SRAM[0].genblk1[1].data_sram"
    type: hardmacro
    x: 2350
    y: 650
    orientation: "mx90"
    top_layer: met3

  #SRAM1RW256x32
  - path: "riscv_top/mem/icache/DATA_SRAM[0].genblk1[2].data_sram"
    type: hardmacro
    x: 2350
    y: 950
    orientation: "mx90"
    top_layer: met3

  #SRAM1RW256x32
  - path: "riscv_top/mem/icache/DATA_SRAM[0].genblk1[3].data_sram"
    type: hardmacro
    x: 2350
    y: 1250
    orientation: "mx90"
    top_layer: met3


  #second icache
  #SRAM1RW64x32
  - path: "riscv_top/mem/icache/metadata_sram[1].meta_sram"
    type: hardmacro
    x: 2350
    y: 1550
    orientation: "mx90"
    top_layer: met3

    #SRAM1RW256x32
  - path: "riscv_top/mem/icache/DATA_SRAM[1].genblk1[0].data_sram"
    type: hardmacro
    x: 2350
    y: 1850
    orientation: "mx90"
    top_layer: met3

  # move to top for other second icache srams
  #SRAM1RW256x32
  - path: "riscv_top/mem/icache/DATA_SRAM[1].genblk1[1].data_sram"
    type: hardmacro
    x: 2000
    y: 2200
    orientation: "my"
    top_layer: met3

  #SRAM1RW256x32
  - path: "riscv_top/mem/icache/DATA_SRAM[1].genblk1[2].data_sram"
    type: hardmacro
    x: 1700
    y: 2200
    orientation: "my"
    top_layer: met3

  #SRAM1RW256x32
  - path: "riscv_top/mem/icache/DATA_SRAM[1].genblk1[3].data_sram"
    type: hardmacro
    x: 1400
    y: 2200
    orientation: "my"
    top_layer: met3


  - path: "riscv_top/place_obs_bottom"
    type: obstruction
    obs_types: ["place"]
    x: 0
    y: 0
    width: *FP_WIDTH # must span across the whole floorplan
    height: 1.08 # 1 core site tall, necessary to avoid shorts

# Pin placement constraints
# Pins are placed at the bottom of the layout
vlsi.inputs.pin_mode: generated
vlsi.inputs.pin.generate_mode: semi_auto
vlsi.inputs.pin.assignments: [
  {pins: "*", layers: ["met2", "met4"], side: "bottom"}
]

# Hammer will auto-generate a CPF for simple power designs; see hammer/src/hammer-vlsi/defaults.yml for more info
vlsi.inputs.power_spec_mode: "auto"
vlsi.inputs.power_spec_type: "cpf"

# Clock Concurrent Optimization for CTS
par.innovus.use_cco: true

# Enable this option will let Innovus perform auto floorplan exploration.
# All the placement constraints specified above will be ignored.
# This might lead to poor QoR and more DRVs.

#par.innovus.floorplan_mode: auto
