DECL|Reserved1|member|__I uint32_t Reserved1[3];
DECL|Reserved2|member|__I uint32_t Reserved2[12];
DECL|TRNG_CR_ENABLE|macro|TRNG_CR_ENABLE
DECL|TRNG_CR_KEY_Msk|macro|TRNG_CR_KEY_Msk
DECL|TRNG_CR_KEY_Pos|macro|TRNG_CR_KEY_Pos
DECL|TRNG_CR_KEY|macro|TRNG_CR_KEY
DECL|TRNG_CR|member|__O uint32_t TRNG_CR; /**< \brief (Trng Offset: 0x00) Control Register */
DECL|TRNG_IDR_DATRDY|macro|TRNG_IDR_DATRDY
DECL|TRNG_IDR|member|__O uint32_t TRNG_IDR; /**< \brief (Trng Offset: 0x14) Interrupt Disable Register */
DECL|TRNG_IER_DATRDY|macro|TRNG_IER_DATRDY
DECL|TRNG_IER|member|__O uint32_t TRNG_IER; /**< \brief (Trng Offset: 0x10) Interrupt Enable Register */
DECL|TRNG_IMR_DATRDY|macro|TRNG_IMR_DATRDY
DECL|TRNG_IMR|member|__I uint32_t TRNG_IMR; /**< \brief (Trng Offset: 0x18) Interrupt Mask Register */
DECL|TRNG_ISR_DATRDY|macro|TRNG_ISR_DATRDY
DECL|TRNG_ISR|member|__I uint32_t TRNG_ISR; /**< \brief (Trng Offset: 0x1C) Interrupt Status Register */
DECL|TRNG_ODATA_ODATA_Msk|macro|TRNG_ODATA_ODATA_Msk
DECL|TRNG_ODATA_ODATA_Pos|macro|TRNG_ODATA_ODATA_Pos
DECL|TRNG_ODATA|member|__I uint32_t TRNG_ODATA; /**< \brief (Trng Offset: 0x50) Output Data Register */
DECL|Trng|typedef|} Trng;
DECL|_SAM3XA_TRNG_COMPONENT_|macro|_SAM3XA_TRNG_COMPONENT_
