Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: Examen.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Examen.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Examen"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : Examen
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Anselmo-PC\Documents\Vhdl\Examen2\SieteDisplay.vhd" into library work
Parsing entity <SieteDisplay>.
Parsing architecture <Behavioral> of entity <sietedisplay>.
Parsing VHDL file "C:\Users\Anselmo-PC\Documents\Vhdl\Examen2\SegmentoMux.vhd" into library work
Parsing entity <SegmentoMux>.
Parsing architecture <Behavioral> of entity <segmentomux>.
Parsing VHDL file "C:\Users\Anselmo-PC\Documents\Vhdl\Examen2\Reloj10.vhd" into library work
Parsing entity <Reloj10>.
Parsing architecture <Behavioral> of entity <reloj10>.
Parsing VHDL file "C:\Users\Anselmo-PC\Documents\Vhdl\Examen2\Examen.vhd" into library work
Parsing entity <Examen>.
Parsing architecture <Behavioral> of entity <examen>.
WARNING:HDLCompiler:1369 - "C:\Users\Anselmo-PC\Documents\Vhdl\Examen2\Examen.vhd" Line 57: Possible infinite loop; process does not have a wait statement

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Examen> (architecture <Behavioral>) from library <work>.

Elaborating entity <Reloj10> (architecture <Behavioral>) from library <work>.

Elaborating entity <SegmentoMux> (architecture <Behavioral>) from library <work>.

Elaborating entity <SieteDisplay> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Examen>.
    Related source file is "C:\Users\Anselmo-PC\Documents\Vhdl\Examen2\Examen.vhd".
WARNING:Xst:647 - Input <D0> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <D1> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <D2> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <D3> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   2 Multiplexer(s).
Unit <Examen> synthesized.

Synthesizing Unit <Reloj10>.
    Related source file is "C:\Users\Anselmo-PC\Documents\Vhdl\Examen2\Reloj10.vhd".
    Found 26-bit register for signal <cnt10>.
    Found 1-bit register for signal <led>.
    Found 26-bit adder for signal <cnt10[0]_GND_6_o_add_4_OUT> created at line 29.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
Unit <Reloj10> synthesized.

Synthesizing Unit <SegmentoMux>.
    Related source file is "C:\Users\Anselmo-PC\Documents\Vhdl\Examen2\SegmentoMux.vhd".
    Found 4-bit register for signal <MUX>.
    Found 2-bit register for signal <estado>.
    Found 8-bit register for signal <salida>.
    Found finite state machine <FSM_0> for signal <estado>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 4                                              |
    | Inputs             | 0                                              |
    | Outputs            | 6                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | v0                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred  12 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <SegmentoMux> synthesized.

Synthesizing Unit <SieteDisplay>.
    Related source file is "C:\Users\Anselmo-PC\Documents\Vhdl\Examen2\SieteDisplay.vhd".
    Summary:
	no macro.
Unit <SieteDisplay> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 26-bit adder                                          : 1
# Registers                                            : 4
 1-bit register                                        : 1
 26-bit register                                       : 1
 4-bit register                                        : 1
 8-bit register                                        : 1
# Multiplexers                                         : 2
 4-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <salida_2> in Unit <mux_i> is equivalent to the following 5 FFs/Latches, which will be removed : <salida_3> <salida_4> <salida_5> <salida_6> <salida_7> 
WARNING:Xst:1710 - FF/Latch <salida_2> (without init value) has a constant value of 0 in block <mux_i>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <salida_1> is unconnected in block <mux_i>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <salida_0> is unconnected in block <mux_i>.
WARNING:Xst:2404 -  FFs/Latches <salida<7:2>> (without init value) have a constant value of 0 in block <SegmentoMux>.

Synthesizing (advanced) Unit <Reloj10>.
The following registers are absorbed into counter <cnt10>: 1 register on signal <cnt10>.
Unit <Reloj10> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 26-bit up counter                                     : 1
# Registers                                            : 7
 Flip-Flops                                            : 7
# Multiplexers                                         : 2
 4-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <mux_i/salida_1> is unconnected in block <Examen>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <mux_i/salida_0> is unconnected in block <Examen>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <estado[1:4]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 v0    | 0001
 v1    | 0010
 v2    | 0100
 v3    | 1000
-------------------

Optimizing unit <Examen> ...
INFO:Xst:3203 - The FF/Latch <mux_i/MUX_3> in Unit <Examen> is the opposite to the following FF/Latch, which will be removed : <mux_i/estado_FSM_FFd4> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Examen, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 34
 Flip-Flops                                            : 34

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Examen.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 124
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 25
#      LUT2                        : 28
#      LUT6                        : 11
#      MUXCY                       : 25
#      VCC                         : 1
#      XORCY                       : 26
# FlipFlops/Latches                : 34
#      FD                          : 34
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 26
#      IBUF                        : 1
#      OBUF                        : 25

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              34  out of  18224     0%  
 Number of Slice LUTs:                   71  out of   9112     0%  
    Number used as Logic:                71  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     74
   Number with an unused Flip Flop:      40  out of     74    54%  
   Number with an unused LUT:             3  out of     74     4%  
   Number of fully used LUT-FF pairs:    31  out of     74    41%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          60
 Number of bonded IOBs:                  27  out of    232    11%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk10_i/led                        | NONE(mux_i/MUX_3)      | 7     |
clk                                | BUFGP                  | 27    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.037ns (Maximum Frequency: 247.727MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 3.847ns
   Maximum combinational path delay: 5.157ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk10_i/led'
  Clock period: 2.772ns (frequency: 360.705MHz)
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Delay:               2.772ns (Levels of Logic = 2)
  Source:            mux_i/MUX_3 (FF)
  Destination:       mux_i/MUX_0 (FF)
  Source Clock:      clk10_i/led rising
  Destination Clock: clk10_i/led rising

  Data Path: mux_i/MUX_3 to mux_i/MUX_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  mux_i/MUX_3 (mux_i/MUX_3)
     INV:I->O              2   0.206   0.616  MUX<3>_inv1_INV_0 (mux_i/estado_FSM_FFd3-In)
     INV:I->O              1   0.206   0.579  mux_i/estado__n0020<8>1_INV_0 (mux_i/_n0020<8>)
     FD:D                      0.102          mux_i/MUX_0
    ----------------------------------------
    Total                      2.772ns (0.961ns logic, 1.811ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.037ns (frequency: 247.727MHz)
  Total number of paths / destination ports: 1080 / 27
-------------------------------------------------------------------------
Delay:               4.037ns (Levels of Logic = 3)
  Source:            clk10_i/cnt10_13 (FF)
  Destination:       clk10_i/cnt10_24 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clk10_i/cnt10_13 to clk10_i/cnt10_24
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.981  clk10_i/cnt10_13 (clk10_i/cnt10_13)
     LUT6:I0->O            5   0.203   0.962  clk10_i/GND_6_o_GND_6_o_equal_1_o<0>14_SW0 (N16)
     LUT6:I2->O           13   0.203   0.933  clk10_i/GND_6_o_GND_6_o_equal_4_o<0> (clk10_i/GND_6_o_GND_6_o_equal_4_o)
     LUT2:I1->O            1   0.205   0.000  clk10_i/cnt10_24_rstpot (clk10_i/cnt10_24_rstpot)
     FD:D                      0.102          clk10_i/cnt10_24
    ----------------------------------------
    Total                      4.037ns (1.160ns logic, 2.877ns route)
                                       (28.7% logic, 71.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk10_i/led'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            mux_i/MUX_3 (FF)
  Destination:       MUX<3> (PAD)
  Source Clock:      clk10_i/led rising

  Data Path: mux_i/MUX_3 to MUX<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  mux_i/MUX_3 (mux_i/MUX_3)
     OBUF:I->O                 2.571          MUX_3_OBUF (MUX<3>)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.847ns (Levels of Logic = 1)
  Source:            clk10_i/led (FF)
  Destination:       led (PAD)
  Source Clock:      clk rising

  Data Path: clk10_i/led to led
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.447   0.829  clk10_i/led (clk10_i/led)
     OBUF:I->O                 2.571          led_OBUF (led)
    ----------------------------------------
    Total                      3.847ns (3.018ns logic, 0.829ns route)
                                       (78.5% logic, 21.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               5.157ns (Levels of Logic = 3)
  Source:            s1 (PAD)
  Destination:       ds<2> (PAD)

  Data Path: s1 to ds<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  s1_IBUF (s1_IBUF)
     INV:I->O              1   0.206   0.579  Mmux_ds11_INV_0 (ds_2_OBUF)
     OBUF:I->O                 2.571          ds_2_OBUF (ds<2>)
    ----------------------------------------
    Total                      5.157ns (3.999ns logic, 1.158ns route)
                                       (77.5% logic, 22.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.037|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk10_i/led
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk10_i/led    |    2.772|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 3.21 secs
 
--> 

Total memory usage is 294528 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   11 (   0 filtered)
Number of infos    :    3 (   0 filtered)

