#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2827770 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2828a90 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x2826c00 .functor NOT 1, L_0x285cfc0, C4<0>, C4<0>, C4<0>;
L_0x285cd20 .functor XOR 1, L_0x285cb30, L_0x285cc80, C4<0>, C4<0>;
L_0x285ceb0 .functor XOR 1, L_0x285cd20, L_0x285cde0, C4<0>, C4<0>;
v0x285b3e0_0 .net *"_ivl_10", 0 0, L_0x285cde0;  1 drivers
v0x285b4e0_0 .net *"_ivl_12", 0 0, L_0x285ceb0;  1 drivers
v0x285b5c0_0 .net *"_ivl_2", 0 0, L_0x285ca90;  1 drivers
v0x285b680_0 .net *"_ivl_4", 0 0, L_0x285cb30;  1 drivers
v0x285b760_0 .net *"_ivl_6", 0 0, L_0x285cc80;  1 drivers
v0x285b890_0 .net *"_ivl_8", 0 0, L_0x285cd20;  1 drivers
v0x285b970_0 .net "a", 0 0, v0x2859d30_0;  1 drivers
v0x285ba10_0 .net "b", 0 0, v0x2859dd0_0;  1 drivers
v0x285bab0_0 .net "c", 0 0, v0x2859e70_0;  1 drivers
v0x285bbe0_0 .var "clk", 0 0;
v0x285bc80_0 .net "d", 0 0, v0x2859fb0_0;  1 drivers
v0x285bd20_0 .net "q_dut", 0 0, L_0x285c930;  1 drivers
v0x285bdc0_0 .net "q_ref", 0 0, L_0x281fea0;  1 drivers
v0x285be60_0 .var/2u "stats1", 159 0;
v0x285bf00_0 .var/2u "strobe", 0 0;
v0x285bfa0_0 .net "tb_match", 0 0, L_0x285cfc0;  1 drivers
v0x285c060_0 .net "tb_mismatch", 0 0, L_0x2826c00;  1 drivers
v0x285c120_0 .net "wavedrom_enable", 0 0, v0x285a0a0_0;  1 drivers
v0x285c1c0_0 .net "wavedrom_title", 511 0, v0x285a140_0;  1 drivers
L_0x285ca90 .concat [ 1 0 0 0], L_0x281fea0;
L_0x285cb30 .concat [ 1 0 0 0], L_0x281fea0;
L_0x285cc80 .concat [ 1 0 0 0], L_0x285c930;
L_0x285cde0 .concat [ 1 0 0 0], L_0x281fea0;
L_0x285cfc0 .cmp/eeq 1, L_0x285ca90, L_0x285ceb0;
S_0x2828c20 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x2828a90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x281fea0 .functor OR 1, v0x2859e70_0, v0x2859dd0_0, C4<0>, C4<0>;
v0x2826e70_0 .net "a", 0 0, v0x2859d30_0;  alias, 1 drivers
v0x2826f10_0 .net "b", 0 0, v0x2859dd0_0;  alias, 1 drivers
v0x281fff0_0 .net "c", 0 0, v0x2859e70_0;  alias, 1 drivers
v0x2820090_0 .net "d", 0 0, v0x2859fb0_0;  alias, 1 drivers
v0x2859330_0 .net "q", 0 0, L_0x281fea0;  alias, 1 drivers
S_0x28594e0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x2828a90;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x2859d30_0 .var "a", 0 0;
v0x2859dd0_0 .var "b", 0 0;
v0x2859e70_0 .var "c", 0 0;
v0x2859f10_0 .net "clk", 0 0, v0x285bbe0_0;  1 drivers
v0x2859fb0_0 .var "d", 0 0;
v0x285a0a0_0 .var "wavedrom_enable", 0 0;
v0x285a140_0 .var "wavedrom_title", 511 0;
E_0x282d870/0 .event negedge, v0x2859f10_0;
E_0x282d870/1 .event posedge, v0x2859f10_0;
E_0x282d870 .event/or E_0x282d870/0, E_0x282d870/1;
E_0x282dac0 .event posedge, v0x2859f10_0;
E_0x28189f0 .event negedge, v0x2859f10_0;
S_0x2859830 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x28594e0;
 .timescale -12 -12;
v0x2859a30_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2859b30 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x28594e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x285a2a0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x2828a90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x2833190 .functor NOT 1, v0x2859fb0_0, C4<0>, C4<0>, C4<0>;
L_0x2826c70 .functor AND 1, v0x2859e70_0, L_0x2833190, C4<1>, C4<1>;
L_0x285c470 .functor AND 1, v0x2859dd0_0, v0x2859e70_0, C4<1>, C4<1>;
L_0x285c4e0 .functor OR 1, L_0x2826c70, L_0x285c470, C4<0>, C4<0>;
L_0x285c5b0 .functor AND 1, v0x2859d30_0, v0x2859e70_0, C4<1>, C4<1>;
L_0x285c6b0 .functor OR 1, L_0x285c4e0, L_0x285c5b0, C4<0>, C4<0>;
L_0x285c7b0 .functor NOT 1, v0x2859d30_0, C4<0>, C4<0>, C4<0>;
L_0x285c820 .functor AND 1, v0x2859dd0_0, L_0x285c7b0, C4<1>, C4<1>;
L_0x285c930 .functor OR 1, L_0x285c6b0, L_0x285c820, C4<0>, C4<0>;
v0x285a590_0 .net *"_ivl_0", 0 0, L_0x2833190;  1 drivers
v0x285a670_0 .net *"_ivl_10", 0 0, L_0x285c6b0;  1 drivers
v0x285a750_0 .net *"_ivl_12", 0 0, L_0x285c7b0;  1 drivers
v0x285a840_0 .net *"_ivl_14", 0 0, L_0x285c820;  1 drivers
v0x285a920_0 .net *"_ivl_2", 0 0, L_0x2826c70;  1 drivers
v0x285aa50_0 .net *"_ivl_4", 0 0, L_0x285c470;  1 drivers
v0x285ab30_0 .net *"_ivl_6", 0 0, L_0x285c4e0;  1 drivers
v0x285ac10_0 .net *"_ivl_8", 0 0, L_0x285c5b0;  1 drivers
v0x285acf0_0 .net "a", 0 0, v0x2859d30_0;  alias, 1 drivers
v0x285ad90_0 .net "b", 0 0, v0x2859dd0_0;  alias, 1 drivers
v0x285ae80_0 .net "c", 0 0, v0x2859e70_0;  alias, 1 drivers
v0x285af70_0 .net "d", 0 0, v0x2859fb0_0;  alias, 1 drivers
v0x285b060_0 .net "q", 0 0, L_0x285c930;  alias, 1 drivers
S_0x285b1c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x2828a90;
 .timescale -12 -12;
E_0x282d610 .event anyedge, v0x285bf00_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x285bf00_0;
    %nor/r;
    %assign/vec4 v0x285bf00_0, 0;
    %wait E_0x282d610;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x28594e0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2859fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2859e70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2859dd0_0, 0;
    %assign/vec4 v0x2859d30_0, 0;
    %wait E_0x28189f0;
    %wait E_0x282dac0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2859fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2859e70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2859dd0_0, 0;
    %assign/vec4 v0x2859d30_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x282d870;
    %load/vec4 v0x2859d30_0;
    %load/vec4 v0x2859dd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x2859e70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x2859fb0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2859fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2859e70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2859dd0_0, 0;
    %assign/vec4 v0x2859d30_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2859b30;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x282d870;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x2859fb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2859e70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2859dd0_0, 0;
    %assign/vec4 v0x2859d30_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x2828a90;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x285bbe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x285bf00_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x2828a90;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x285bbe0_0;
    %inv;
    %store/vec4 v0x285bbe0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x2828a90;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2859f10_0, v0x285c060_0, v0x285b970_0, v0x285ba10_0, v0x285bab0_0, v0x285bc80_0, v0x285bdc0_0, v0x285bd20_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x2828a90;
T_7 ;
    %load/vec4 v0x285be60_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x285be60_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x285be60_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x285be60_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x285be60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x285be60_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x285be60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x2828a90;
T_8 ;
    %wait E_0x282d870;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x285be60_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x285be60_0, 4, 32;
    %load/vec4 v0x285bfa0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x285be60_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x285be60_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x285be60_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x285be60_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x285bdc0_0;
    %load/vec4 v0x285bdc0_0;
    %load/vec4 v0x285bd20_0;
    %xor;
    %load/vec4 v0x285bdc0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x285be60_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x285be60_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x285be60_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x285be60_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit4/circuit4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can30_depth0/human/circuit4/iter0/response29/top_module.sv";
