{"tags": ["ATXMEGA", "AVR", "USART", "XMEGA"], "context": " More than 1 year has passed since last update.\u4f55\u304b\u3068\u65e5\u672c\u8a9e\u8cc7\u6599\u304c\u5c11\u306a\u3044 ATXMEGA \u30b7\u30ea\u30fc\u30ba\u306e USART \u306b\u95a2\u3057\u3066\u3002\nUSART \u306f ATMEGA \u306e USART (UART) \u3068\u4f7f\u3044\u65b9\u306f\u307b\u307c\u540c\u3058\u3067\u3059\u304c\u3001ATMEGA \u30b7\u30ea\u30fc\u30ba\u3068\u306f\u9055\u3044 BSCALE (Baud Rate Scale factor) \u3068\u3044\u3046\u30af\u30ed\u30c3\u30af\u5c3a\u5ea6\u8abf\u6574\u6a5f\u80fd\u304c\u3064\u3044\u3066\u3044\u307e\u3059\u3002\u3053\u306e BSCALE \u3068 BSEL (Baud Rate bits) \u3092\u7d44\u307f\u5408\u308f\u305b\u308b\u3053\u3068\u306b\u3088\u308a\u3001\u3069\u3093\u306a\u30b7\u30b9\u30c6\u30e0\u30af\u30ed\u30c3\u30af\u3067\u3082\u4efb\u610f\u306e\u30dc\u30fc\u30ec\u30fc\u30c8\u3092\u8a2d\u5b9a\u3067\u304d\u308b\u3088\u3046\u306b\u306a\u3063\u3066\u3044\u307e\u3059\u3002\n\u3057\u304b\u3057\u3001BSCALE \u306e\u7b97\u51fa\u65b9\u6cd5\u306f\u30c7\u30fc\u30bf\u30b7\u30fc\u30c8\u3092\u898b\u3066\u3082\u3044\u307e\u3044\u3061\u30d4\u30f3\u3068\u304d\u307e\u305b\u3093\u3002avr-gcc \u306e\u30e9\u30a4\u30d6\u30e9\u30ea\u306b\u3082\u304a\u624b\u8efd\u306b USART \u3092\u4f7f\u3048\u308b\u95a2\u6570\u3084\u30de\u30af\u30ed\u3082\u898b\u5f53\u305f\u3089\u305a\u3002\n\u30a2\u30d7\u30ea\u30b1\u30fc\u30b7\u30e7\u30f3\u30ce\u30fc\u30c8\u3092\u63a2\u3057\u3066\u307f\u308b\u3068\u3001\u306a\u3093\u3068\u30a8\u30af\u30bb\u30eb\u306e\u30dc\u30fc\u30ec\u30fc\u30c8\u8a08\u7b97\u30de\u30af\u30ed\u304c\u3042\u308a\u307e\u3057\u305f\uff01\nAVR1307: Using the XMEGA USART (pdf, \u30bd\u30fc\u30b9\u30b3\u30fc\u30c9\u3084\u30a8\u30af\u30bb\u30eb\u30d5\u30a1\u30a4\u30eb\u306a\u3069\u306ezip)\n\u3053\u306e zip \u306e\u4e2d\u306b Baudrate_Calculations.xls \u3068\u3044\u3046\u30d5\u30a1\u30a4\u30eb\u304c\u3042\u308a\u307e\u3059\u3002\u3053\u306e\u30a8\u30af\u30bb\u30eb\u30d5\u30a1\u30a4\u30eb\u3092\u958b\u3044\u3066 CPU Clock \u3068 User Baurate \u3092\u6307\u5b9a\u3059\u308b\u3060\u3051\u3067\u3001 BSCALE, BSEL, CLK2X \u306e\u6307\u5b9a\u3059\u3079\u304d\u5024\u3068\u30a8\u30e9\u30fc\u7387\u304c\u4e00\u89a7\u8868\u793a\u3055\u308c\u307e\u3059\u3002\n\n\u30b0\u30ea\u30fc\u30f3\u306e\u30bb\u30eb\u306f\u5c0f\u3055\u3044\u30a8\u30e9\u30fc\u3067\u901a\u4fe1\u3067\u304d\u308b\u3053\u3068\u3092\u793a\u3057\u3066\u3044\u307e\u3059\u3002\n\n\u4f8b\u3048\u3070\u3001\u30b7\u30b9\u30c6\u30e0\u30af\u30ed\u30c3\u30af 1MHz \u3067\u3001USART \u3092 19.2kbps \u3067\u4f7f\u3044\u305f\u3044\u3068\u304d\u306f\u3001\n- BSCALE: -1\n- BSEL: 11\n- CLK2X: 1\n\u3092\u9078\u629e\u3059\u308c\u3070\u3001\u30a8\u30e9\u30fc\u7387 0.16% \u3067\u901a\u4fe1\u3067\u304d\u308b\u3088\u3046\u306b\u306a\u308b\u3053\u3068\u304c\u4e0a\u306e\u753b\u50cf\u304b\u3089\u308f\u304b\u308a\u307e\u3059\u3002\nUSART \u306e\u521d\u671f\u5316\u306e\u30bd\u30fc\u30b9\u30b3\u30fc\u30c9\u306f\u4ee5\u4e0b\u306e\u3088\u3046\u306a\u611f\u3058\u3067OK\u3002\n\nmain.c\n#define F_CPU 1000000UL\n\n\u30fb\u30fb\u30fb \u7701\u7565 \u30fb\u30fb\u30fb\n\nvoid initUsart()\n{\n    // USARTCO, 19.2kbps, -0.16%\n    // BSCALE:-1, BSEL:11, CLK2X: 1\n\n    // Set BSCALE and BSEL\n    USARTC0_BAUDCTRLA = 11;\n    USARTC0_BAUDCTRLB = USART_BSCALE3_bm | USART_BSCALE2_bm | USART_BSCALE1_bm | USART_BSCALE0_bm;\n\n    // Enable RX,TX and CLK2X\n    USARTC0_CTRLB = USART_RXEN_bm | USART_TXEN_bm | USART_CLK2X_bm;\n\n    // Async, 8bits, non parity-bits, 1stop-bit\n    USARTC0_CTRLC = USART_CMODE_ASYNCHRONOUS_gc | USART_CHSIZE_8BIT_gc | USART_PMODE_DISABLED_gc;\n}\n\n\n\n\u4f55\u304b\u3068\u65e5\u672c\u8a9e\u8cc7\u6599\u304c\u5c11\u306a\u3044 ATXMEGA \u30b7\u30ea\u30fc\u30ba\u306e USART \u306b\u95a2\u3057\u3066\u3002\n\nUSART \u306f ATMEGA \u306e USART (UART) \u3068\u4f7f\u3044\u65b9\u306f\u307b\u307c\u540c\u3058\u3067\u3059\u304c\u3001ATMEGA \u30b7\u30ea\u30fc\u30ba\u3068\u306f\u9055\u3044 BSCALE (Baud Rate Scale factor) \u3068\u3044\u3046\u30af\u30ed\u30c3\u30af\u5c3a\u5ea6\u8abf\u6574\u6a5f\u80fd\u304c\u3064\u3044\u3066\u3044\u307e\u3059\u3002\u3053\u306e BSCALE \u3068 BSEL (Baud Rate bits) \u3092\u7d44\u307f\u5408\u308f\u305b\u308b\u3053\u3068\u306b\u3088\u308a\u3001\u3069\u3093\u306a\u30b7\u30b9\u30c6\u30e0\u30af\u30ed\u30c3\u30af\u3067\u3082\u4efb\u610f\u306e\u30dc\u30fc\u30ec\u30fc\u30c8\u3092\u8a2d\u5b9a\u3067\u304d\u308b\u3088\u3046\u306b\u306a\u3063\u3066\u3044\u307e\u3059\u3002\n\n\u3057\u304b\u3057\u3001BSCALE \u306e\u7b97\u51fa\u65b9\u6cd5\u306f\u30c7\u30fc\u30bf\u30b7\u30fc\u30c8\u3092\u898b\u3066\u3082\u3044\u307e\u3044\u3061\u30d4\u30f3\u3068\u304d\u307e\u305b\u3093\u3002avr-gcc \u306e\u30e9\u30a4\u30d6\u30e9\u30ea\u306b\u3082\u304a\u624b\u8efd\u306b USART \u3092\u4f7f\u3048\u308b\u95a2\u6570\u3084\u30de\u30af\u30ed\u3082\u898b\u5f53\u305f\u3089\u305a\u3002\n\n\u30a2\u30d7\u30ea\u30b1\u30fc\u30b7\u30e7\u30f3\u30ce\u30fc\u30c8\u3092\u63a2\u3057\u3066\u307f\u308b\u3068\u3001\u306a\u3093\u3068\u30a8\u30af\u30bb\u30eb\u306e\u30dc\u30fc\u30ec\u30fc\u30c8\u8a08\u7b97\u30de\u30af\u30ed\u304c\u3042\u308a\u307e\u3057\u305f\uff01\n\nAVR1307: Using the XMEGA USART ([pdf](http://www.atmel.com/Images/doc8049.pdf), [\u30bd\u30fc\u30b9\u30b3\u30fc\u30c9\u3084\u30a8\u30af\u30bb\u30eb\u30d5\u30a1\u30a4\u30eb\u306a\u3069\u306ezip](http://www.atmel.com/images/AVR1307.zip))\n\n\u3053\u306e zip \u306e\u4e2d\u306b `Baudrate_Calculations.xls` \u3068\u3044\u3046\u30d5\u30a1\u30a4\u30eb\u304c\u3042\u308a\u307e\u3059\u3002\u3053\u306e\u30a8\u30af\u30bb\u30eb\u30d5\u30a1\u30a4\u30eb\u3092\u958b\u3044\u3066 CPU Clock \u3068 User Baurate \u3092\u6307\u5b9a\u3059\u308b\u3060\u3051\u3067\u3001 BSCALE, BSEL, CLK2X \u306e\u6307\u5b9a\u3059\u3079\u304d\u5024\u3068\u30a8\u30e9\u30fc\u7387\u304c\u4e00\u89a7\u8868\u793a\u3055\u308c\u307e\u3059\u3002\n\n![\u30b9\u30af\u30ea\u30fc\u30f3\u30b7\u30e7\u30c3\u30c8 2015-04-05 10.12.16.png](https://qiita-image-store.s3.amazonaws.com/0/33935/adee0f04-39e0-5912-9100-3314ecc26032.png \"\u30b9\u30af\u30ea\u30fc\u30f3\u30b7\u30e7\u30c3\u30c8 2015-04-05 10.12.16.png\")\n\n\u30b0\u30ea\u30fc\u30f3\u306e\u30bb\u30eb\u306f\u5c0f\u3055\u3044\u30a8\u30e9\u30fc\u3067\u901a\u4fe1\u3067\u304d\u308b\u3053\u3068\u3092\u793a\u3057\u3066\u3044\u307e\u3059\u3002\n\n---\n\n\u4f8b\u3048\u3070\u3001\u30b7\u30b9\u30c6\u30e0\u30af\u30ed\u30c3\u30af 1MHz \u3067\u3001USART \u3092 19.2kbps \u3067\u4f7f\u3044\u305f\u3044\u3068\u304d\u306f\u3001\n- BSCALE: -1\n- BSEL: 11\n- CLK2X: 1\n\u3092\u9078\u629e\u3059\u308c\u3070\u3001\u30a8\u30e9\u30fc\u7387 0.16% \u3067\u901a\u4fe1\u3067\u304d\u308b\u3088\u3046\u306b\u306a\u308b\u3053\u3068\u304c\u4e0a\u306e\u753b\u50cf\u304b\u3089\u308f\u304b\u308a\u307e\u3059\u3002\n\nUSART \u306e\u521d\u671f\u5316\u306e\u30bd\u30fc\u30b9\u30b3\u30fc\u30c9\u306f\u4ee5\u4e0b\u306e\u3088\u3046\u306a\u611f\u3058\u3067OK\u3002\n\n```main.c\n#define F_CPU 1000000UL\n\n\u30fb\u30fb\u30fb \u7701\u7565 \u30fb\u30fb\u30fb\n\nvoid initUsart()\n{\n\t// USARTCO, 19.2kbps, -0.16%\n\t// BSCALE:-1, BSEL:11, CLK2X: 1\n\t\n\t// Set BSCALE and BSEL\n\tUSARTC0_BAUDCTRLA = 11;\n\tUSARTC0_BAUDCTRLB = USART_BSCALE3_bm | USART_BSCALE2_bm | USART_BSCALE1_bm | USART_BSCALE0_bm;\n\t\n\t// Enable RX,TX and CLK2X\n\tUSARTC0_CTRLB = USART_RXEN_bm | USART_TXEN_bm | USART_CLK2X_bm;\n\t\n\t// Async, 8bits, non parity-bits, 1stop-bit\n\tUSARTC0_CTRLC = USART_CMODE_ASYNCHRONOUS_gc | USART_CHSIZE_8BIT_gc | USART_PMODE_DISABLED_gc;\n}\n```\n"}