Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.27 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.27 secs
 
--> Reading design: Control.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Control.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Control"
Output Format                      : NGC
Target Device                      : xc3s500e-4-ft256

---- Source Options
Top Module Name                    : Control
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/not_gate.vhd" in Library work.
Architecture behavioral of Entity not_gate is up to date.
Compiling vhdl file "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/and_gate.vhd" in Library work.
Architecture and_gate_behavioral of Entity and_gate is up to date.
Compiling vhdl file "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/or_gate.vhd" in Library work.
Architecture or_gate_behaviour of Entity or_gate is up to date.
Compiling vhdl file "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/xor_gate.vhd" in Library work.
Architecture behavioral of Entity xor_gate is up to date.
Compiling vhdl file "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/D_flipflop.vhd" in Library work.
Architecture behavioral of Entity d_flipflop is up to date.
Compiling vhdl file "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/two_input_multiplexer.vhd" in Library work.
Architecture two_input_multiplexer_behavioral of Entity two_input_multiplexer is up to date.
Compiling vhdl file "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/half_adder.vhd" in Library work.
Architecture half_adder_behavioral of Entity half_adder is up to date.
Compiling vhdl file "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/n_bit_incrementer.vhd" in Library work.
Architecture behavioral of Entity n_bit_incrementer is up to date.
Compiling vhdl file "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/n_bit_two_input_mux.vhd" in Library work.
Architecture behavioral of Entity n_bit_two_input_mux is up to date.
Compiling vhdl file "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/n_bit_register.vhd" in Library work.
Architecture behavioral of Entity n_bit_register is up to date.
Compiling vhdl file "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/one_bit_four_input_mux.vhd" in Library work.
Architecture behavioral of Entity one_bit_four_input_mux is up to date.
Compiling vhdl file "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/FunctionDecoder.vhd" in Library work.
Architecture behavioral of Entity functiondecoder is up to date.
Compiling vhdl file "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/nbit_synchronous_counter_parallel.vhd" in Library work.
Architecture behavioral of Entity nbit_synchronous_counter_parallel is up to date.
Compiling vhdl file "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/Output_ROM_Generic.vhd" in Library work.
Architecture behavioral of Entity output_rom_generic is up to date.
Compiling vhdl file "C:/Users/MicSeltene/Desktop/Lab6/Lab_6/Control.vhd" in Library work.
Architecture behavioral of Entity control is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Control> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <one_bit_four_input_mux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FunctionDecoder> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <nbit_synchronous_counter_parallel> in library <work> (architecture <behavioral>) with generics.
	n = 4
"C:/Users/MicSeltene/Desktop/Lab6/Lab_6/nbit_synchronous_counter_parallel.vhd" line 74: In entity <nbit_synchronous_counter_parallel> with generics
  n: from generic/parameter on entity : integer (1 to 2147483647) := 4
ERROR:Xst:2585 - Port <D_inputs> of instance <G3_nbit_register> does not exist in definition <n_bit_register>. Please compare the definition of block <n_bit_register> to its component declaration to detect the mismatch.
ERROR:Xst:2585 - Port <Q_outputs> of instance <G3_nbit_register> does not exist in definition <n_bit_register>. Please compare the definition of block <n_bit_register> to its component declaration to detect the mismatch.
entity <n_bit_register> with generics:
  n: from generic/parameter on component : integer (1 to 2147483647) := 4
--> 

Total memory usage is 288376 kilobytes

Number of errors   :    2 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

