// Seed: 3052101510
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire [1 : !  -1] id_8;
endmodule
module module_1 #(
    parameter id_3 = 32'd80,
    parameter id_9 = 32'd86
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_4,
      id_5,
      id_5,
      id_2,
      id_4
  );
  inout wire id_5;
  inout wire id_4;
  inout wire _id_3;
  inout wire id_2;
  input wire id_1;
  wire id_7;
  parameter id_8 = -1'b0;
  logic [-1  +  -1 : 1] _id_9;
  ;
  parameter id_10 = id_8;
  logic [id_3 : id_9] id_11;
  ;
endmodule
