{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1588238164271 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588238164286 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 30 02:16:04 2020 " "Processing started: Thu Apr 30 02:16:04 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588238164286 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238164286 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off datapathfew -c datapathfew " "Command: quartus_map --read_settings_files=on --write_settings_files=off datapathfew -c datapathfew" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238164286 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1588238165567 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1588238165567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/final project/datapath2/forwarding_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/final project/datapath2/forwarding_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 forwarding_unit-LogicFunction " "Found design unit 1: forwarding_unit-LogicFunction" {  } { { "../../../datapath2/forwarding_unit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/forwarding_unit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588238179364 ""} { "Info" "ISGN_ENTITY_NAME" "1 forwarding_unit " "Found entity 1: forwarding_unit" {  } { { "../../../datapath2/forwarding_unit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/forwarding_unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588238179364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/final project/static_datapaths/register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/final project/static_datapaths/register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-logic_function " "Found design unit 1: register_file-logic_function" {  } { { "../../register_file.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/register_file.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588238179364 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../../register_file.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/register_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588238179364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/lab1/register8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/lab1/register8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register8-LogicFunction " "Found design unit 1: register8-LogicFunction" {  } { { "../../../../lab1/register8.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/register8.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588238179379 ""} { "Info" "ISGN_ENTITY_NAME" "1 register8 " "Found entity 1: register8" {  } { { "../../../../lab1/register8.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/register8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588238179379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/lab1/programcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/lab1/programcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 programCounter-LogicFunction " "Found design unit 1: programCounter-LogicFunction" {  } { { "../../../../lab1/programCounter.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/programCounter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588238179379 ""} { "Info" "ISGN_ENTITY_NAME" "1 programCounter " "Found entity 1: programCounter" {  } { { "../../../../lab1/programCounter.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/programCounter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588238179379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/lab2/logicshift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/lab2/logicshift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logicShift-LogicFunction " "Found design unit 1: logicShift-LogicFunction" {  } { { "../../../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588238179395 ""} { "Info" "ISGN_ENTITY_NAME" "1 logicShift " "Found entity 1: logicShift" {  } { { "../../../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588238179395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/lab2/fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/lab2/fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-LogicFunction " "Found design unit 1: fulladder-LogicFunction" {  } { { "../../../../lab2/fulladder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/fulladder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588238179395 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "../../../../lab2/fulladder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/fulladder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588238179395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/lab2/alu_64.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/lab2/alu_64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_64-LogicFunction " "Found design unit 1: ALU_64-LogicFunction" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588238179395 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_64 " "Found entity 1: ALU_64" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588238179395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/lab2/addsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/lab2/addsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addsub-LogicFunction " "Found design unit 1: addsub-LogicFunction" {  } { { "../../../../lab2/addsub.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/addsub.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588238179411 ""} { "Info" "ISGN_ENTITY_NAME" "1 addsub " "Found entity 1: addsub" {  } { { "../../../../lab2/addsub.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/addsub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588238179411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/lab3/risc_v_decoder/risc_v_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/lab3/risc_v_decoder/risc_v_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 risc_v_decoder-logic_function " "Found design unit 1: risc_v_decoder-logic_function" {  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588238179411 ""} { "Info" "ISGN_ENTITY_NAME" "1 risc_v_decoder " "Found entity 1: risc_v_decoder" {  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588238179411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/lab4/control_unit/control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/lab4/control_unit/control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-logic_function " "Found design unit 1: control_unit-logic_function" {  } { { "../../../../lab4/control_unit/control_unit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/control_unit/control_unit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588238179426 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../../../../lab4/control_unit/control_unit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/control_unit/control_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588238179426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/lab4/alu_control/alu_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/lab4/alu_control/alu_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_control-logic_function " "Found design unit 1: ALU_control-logic_function" {  } { { "../../../../lab4/ALU_control/ALU_control.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/ALU_control/ALU_control.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588238179426 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_control " "Found entity 1: ALU_control" {  } { { "../../../../lab4/ALU_control/ALU_control.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/ALU_control/ALU_control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588238179426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/lab4/data_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/lab4/data_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_mem-SYN " "Found design unit 1: data_mem-SYN" {  } { { "../../../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588238179442 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "../../../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588238179442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/lab4/imm_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/lab4/imm_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imm_gen-logic_function " "Found design unit 1: imm_gen-logic_function" {  } { { "../../../../lab4/imm_gen.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/imm_gen.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588238179442 ""} { "Info" "ISGN_ENTITY_NAME" "1 imm_gen " "Found entity 1: imm_gen" {  } { { "../../../../lab4/imm_gen.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/imm_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588238179442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/final project/mem_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/final project/mem_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM_reg-LogicFunction " "Found design unit 1: MEM_reg-LogicFunction" {  } { { "../../../MEM_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/MEM_reg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588238179442 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM_reg " "Found entity 1: MEM_reg" {  } { { "../../../MEM_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/MEM_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588238179442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/final project/exe_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/final project/exe_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EXE_reg-LogicFunction " "Found design unit 1: EXE_reg-LogicFunction" {  } { { "../../../EXE_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/EXE_reg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588238179458 ""} { "Info" "ISGN_ENTITY_NAME" "1 EXE_reg " "Found entity 1: EXE_reg" {  } { { "../../../EXE_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/EXE_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588238179458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/final project/control_if_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/final project/control_if_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_IF_reg-LogicFunction " "Found design unit 1: control_IF_reg-LogicFunction" {  } { { "../../../control_IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/control_IF_reg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588238179458 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_IF_reg " "Found entity 1: control_IF_reg" {  } { { "../../../control_IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/control_IF_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588238179458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/final project/control_exe_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/final project/control_exe_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_EXE_reg-LogicFunction " "Found design unit 1: control_EXE_reg-LogicFunction" {  } { { "../../../control_EXE_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/control_EXE_reg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588238179473 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_EXE_reg " "Found entity 1: control_EXE_reg" {  } { { "../../../control_EXE_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/control_EXE_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588238179473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/final project/static_datapaths/static_prediction_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/final project/static_datapaths/static_prediction_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 static_prediction_unit-LogicFunction " "Found design unit 1: static_prediction_unit-LogicFunction" {  } { { "../../static_prediction_unit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/static_prediction_unit.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588238179473 ""} { "Info" "ISGN_ENTITY_NAME" "1 static_prediction_unit " "Found entity 1: static_prediction_unit" {  } { { "../../static_prediction_unit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/static_prediction_unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588238179473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/final project/static_datapaths/rd_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/final project/static_datapaths/rd_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RD_reg-LogicFunction " "Found design unit 1: RD_reg-LogicFunction" {  } { { "../../RD_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/RD_reg.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588238179489 ""} { "Info" "ISGN_ENTITY_NAME" "1 RD_reg " "Found entity 1: RD_reg" {  } { { "../../RD_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/RD_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588238179489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/final project/static_datapaths/instruction_fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/final project/static_datapaths/instruction_fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_fetch-LogicFunction " "Found design unit 1: instruction_fetch-LogicFunction" {  } { { "../../instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/instruction_fetch.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588238179489 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_fetch " "Found entity 1: instruction_fetch" {  } { { "../../instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/instruction_fetch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588238179489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/final project/static_datapaths/if_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/final project/static_datapaths/if_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IF_reg-LogicFunction " "Found design unit 1: IF_reg-LogicFunction" {  } { { "../../IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/IF_reg.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588238179489 ""} { "Info" "ISGN_ENTITY_NAME" "1 IF_reg " "Found entity 1: IF_reg" {  } { { "../../IF_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/IF_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588238179489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/final project/static_datapaths/early_forwarding_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/final project/static_datapaths/early_forwarding_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 early_forwarding_unit-LogicFunction " "Found design unit 1: early_forwarding_unit-LogicFunction" {  } { { "../../early_forwarding_unit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/early_forwarding_unit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588238179504 ""} { "Info" "ISGN_ENTITY_NAME" "1 early_forwarding_unit " "Found entity 1: early_forwarding_unit" {  } { { "../../early_forwarding_unit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/early_forwarding_unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588238179504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/final project/static_datapaths/control_rd_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/final project/static_datapaths/control_rd_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_RD_reg-LogicFunction " "Found design unit 1: control_RD_reg-LogicFunction" {  } { { "../../control_RD_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/control_RD_reg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588238179504 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_RD_reg " "Found entity 1: control_RD_reg" {  } { { "../../control_RD_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/control_RD_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588238179504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/correy/desktop/directedstudies/final project/static_datapaths/alu_branch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/correy/desktop/directedstudies/final project/static_datapaths/alu_branch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_branch-LogicFunction " "Found design unit 1: ALU_branch-LogicFunction" {  } { { "../../ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/ALU_branch.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588238179520 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_branch " "Found entity 1: ALU_branch" {  } { { "../../ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/ALU_branch.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588238179520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inst_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inst_mem-SYN " "Found design unit 1: inst_mem-SYN" {  } { { "inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/inst_mem.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588238179520 ""} { "Info" "ISGN_ENTITY_NAME" "1 inst_mem " "Found entity 1: inst_mem" {  } { { "inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/inst_mem.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588238179520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapathfew.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapathfew.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapathfew-logic_function " "Found design unit 1: datapathfew-logic_function" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588238179536 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapathfew " "Found entity 1: datapathfew" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588238179536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179536 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapathfew " "Elaborating entity \"datapathfew\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1588238179708 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry datapathfew.vhd(200) " "Verilog HDL or VHDL warning at datapathfew.vhd(200): object \"carry\" assigned a value but never read" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 200 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588238179708 "|datapathfew"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zero datapathfew.vhd(200) " "Verilog HDL or VHDL warning at datapathfew.vhd(200): object \"zero\" assigned a value but never read" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 200 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1588238179708 "|datapathfew"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rock datapathfew.vhd(388) " "VHDL Process Statement warning at datapathfew.vhd(388): signal \"rock\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 388 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588238179708 "|datapathfew"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "herses datapathfew.vhd(390) " "VHDL Process Statement warning at datapathfew.vhd(390): signal \"herses\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 390 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588238179708 "|datapathfew"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "that datapathfew.vhd(392) " "VHDL Process Statement warning at datapathfew.vhd(392): signal \"that\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 392 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588238179708 "|datapathfew"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "done datapathfew.vhd(394) " "VHDL Process Statement warning at datapathfew.vhd(394): signal \"done\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 394 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588238179708 "|datapathfew"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hungry datapathfew.vhd(383) " "VHDL Process Statement warning at datapathfew.vhd(383): inferring latch(es) for signal or variable \"hungry\", which holds its previous value in one or more paths through the process" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 383 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588238179708 "|datapathfew"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "punk datapathfew.vhd(403) " "VHDL Process Statement warning at datapathfew.vhd(403): signal \"punk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 403 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588238179708 "|datapathfew"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "herses datapathfew.vhd(405) " "VHDL Process Statement warning at datapathfew.vhd(405): signal \"herses\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 405 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588238179708 "|datapathfew"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "that datapathfew.vhd(407) " "VHDL Process Statement warning at datapathfew.vhd(407): signal \"that\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 407 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588238179708 "|datapathfew"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "done datapathfew.vhd(409) " "VHDL Process Statement warning at datapathfew.vhd(409): signal \"done\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 409 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588238179708 "|datapathfew"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hippos datapathfew.vhd(398) " "VHDL Process Statement warning at datapathfew.vhd(398): inferring latch(es) for signal or variable \"hippos\", which holds its previous value in one or more paths through the process" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 398 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588238179708 "|datapathfew"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "take datapathfew.vhd(419) " "VHDL Process Statement warning at datapathfew.vhd(419): signal \"take\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 419 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588238179708 "|datapathfew"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "herses datapathfew.vhd(421) " "VHDL Process Statement warning at datapathfew.vhd(421): signal \"herses\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 421 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588238179708 "|datapathfew"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "that datapathfew.vhd(423) " "VHDL Process Statement warning at datapathfew.vhd(423): signal \"that\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 423 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588238179708 "|datapathfew"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lots datapathfew.vhd(425) " "VHDL Process Statement warning at datapathfew.vhd(425): signal \"lots\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 425 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588238179708 "|datapathfew"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "she datapathfew.vhd(414) " "VHDL Process Statement warning at datapathfew.vhd(414): inferring latch(es) for signal or variable \"she\", which holds its previous value in one or more paths through the process" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 414 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588238179708 "|datapathfew"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gunna datapathfew.vhd(434) " "VHDL Process Statement warning at datapathfew.vhd(434): signal \"gunna\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 434 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588238179708 "|datapathfew"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "herses datapathfew.vhd(436) " "VHDL Process Statement warning at datapathfew.vhd(436): signal \"herses\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 436 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588238179708 "|datapathfew"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "that datapathfew.vhd(438) " "VHDL Process Statement warning at datapathfew.vhd(438): signal \"that\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 438 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588238179708 "|datapathfew"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hola datapathfew.vhd(429) " "VHDL Process Statement warning at datapathfew.vhd(429): inferring latch(es) for signal or variable \"hola\", which holds its previous value in one or more paths through the process" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 429 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588238179708 "|datapathfew"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "down datapathfew.vhd(448) " "VHDL Process Statement warning at datapathfew.vhd(448): signal \"down\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 448 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588238179708 "|datapathfew"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "had datapathfew.vhd(450) " "VHDL Process Statement warning at datapathfew.vhd(450): signal \"had\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 450 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588238179708 "|datapathfew"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel datapathfew.vhd(455) " "VHDL Process Statement warning at datapathfew.vhd(455): inferring latch(es) for signal or variable \"sel\", which holds its previous value in one or more paths through the process" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 455 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588238179708 "|datapathfew"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "choice datapathfew.vhd(490) " "VHDL Process Statement warning at datapathfew.vhd(490): signal \"choice\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 490 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588238179708 "|datapathfew"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "more datapathfew.vhd(492) " "VHDL Process Statement warning at datapathfew.vhd(492): signal \"more\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 492 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588238179708 "|datapathfew"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel datapathfew.vhd(504) " "VHDL Process Statement warning at datapathfew.vhd(504): signal \"sel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 504 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588238179708 "|datapathfew"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel datapathfew.vhd(506) " "VHDL Process Statement warning at datapathfew.vhd(506): signal \"sel\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 506 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588238179708 "|datapathfew"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "garbage datapathfew.vhd(518) " "VHDL Process Statement warning at datapathfew.vhd(518): signal \"garbage\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 518 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588238179708 "|datapathfew"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lives datapathfew.vhd(518) " "VHDL Process Statement warning at datapathfew.vhd(518): signal \"lives\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 518 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588238179708 "|datapathfew"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address datapathfew.vhd(536) " "VHDL Process Statement warning at datapathfew.vhd(536): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 536 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588238179708 "|datapathfew"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "guess datapathfew.vhd(538) " "VHDL Process Statement warning at datapathfew.vhd(538): signal \"guess\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 538 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588238179708 "|datapathfew"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "penny datapathfew.vhd(549) " "VHDL Process Statement warning at datapathfew.vhd(549): signal \"penny\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 549 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588238179708 "|datapathfew"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "predict datapathfew.vhd(550) " "VHDL Process Statement warning at datapathfew.vhd(550): signal \"predict\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 550 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588238179708 "|datapathfew"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "werkit datapathfew.vhd(562) " "VHDL Process Statement warning at datapathfew.vhd(562): signal \"werkit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 562 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588238179708 "|datapathfew"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clues datapathfew.vhd(562) " "VHDL Process Statement warning at datapathfew.vhd(562): signal \"clues\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 562 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588238179708 "|datapathfew"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "werkit datapathfew.vhd(563) " "VHDL Process Statement warning at datapathfew.vhd(563): signal \"werkit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 563 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588238179708 "|datapathfew"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "addr1 datapathfew.vhd(12) " "Output port \"addr1\" at datapathfew.vhd(12) has no driver" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1588238179708 "|datapathfew"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pctempo datapathfew.vhd(12) " "Output port \"pctempo\" at datapathfew.vhd(12) has no driver" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1588238179708 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel datapathfew.vhd(455) " "Inferred latch for \"sel\" at datapathfew.vhd(455)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 455 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179708 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[0\] datapathfew.vhd(429) " "Inferred latch for \"hola\[0\]\" at datapathfew.vhd(429)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179708 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[1\] datapathfew.vhd(429) " "Inferred latch for \"hola\[1\]\" at datapathfew.vhd(429)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179708 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[2\] datapathfew.vhd(429) " "Inferred latch for \"hola\[2\]\" at datapathfew.vhd(429)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179708 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[3\] datapathfew.vhd(429) " "Inferred latch for \"hola\[3\]\" at datapathfew.vhd(429)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179708 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[4\] datapathfew.vhd(429) " "Inferred latch for \"hola\[4\]\" at datapathfew.vhd(429)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179708 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[5\] datapathfew.vhd(429) " "Inferred latch for \"hola\[5\]\" at datapathfew.vhd(429)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179708 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[6\] datapathfew.vhd(429) " "Inferred latch for \"hola\[6\]\" at datapathfew.vhd(429)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179708 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[7\] datapathfew.vhd(429) " "Inferred latch for \"hola\[7\]\" at datapathfew.vhd(429)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179708 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[8\] datapathfew.vhd(429) " "Inferred latch for \"hola\[8\]\" at datapathfew.vhd(429)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179708 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[9\] datapathfew.vhd(429) " "Inferred latch for \"hola\[9\]\" at datapathfew.vhd(429)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179708 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[10\] datapathfew.vhd(429) " "Inferred latch for \"hola\[10\]\" at datapathfew.vhd(429)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179708 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[11\] datapathfew.vhd(429) " "Inferred latch for \"hola\[11\]\" at datapathfew.vhd(429)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179708 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[12\] datapathfew.vhd(429) " "Inferred latch for \"hola\[12\]\" at datapathfew.vhd(429)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179708 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[13\] datapathfew.vhd(429) " "Inferred latch for \"hola\[13\]\" at datapathfew.vhd(429)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179708 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[14\] datapathfew.vhd(429) " "Inferred latch for \"hola\[14\]\" at datapathfew.vhd(429)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179708 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[15\] datapathfew.vhd(429) " "Inferred latch for \"hola\[15\]\" at datapathfew.vhd(429)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179708 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[16\] datapathfew.vhd(429) " "Inferred latch for \"hola\[16\]\" at datapathfew.vhd(429)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179708 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[17\] datapathfew.vhd(429) " "Inferred latch for \"hola\[17\]\" at datapathfew.vhd(429)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179708 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[18\] datapathfew.vhd(429) " "Inferred latch for \"hola\[18\]\" at datapathfew.vhd(429)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179708 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[19\] datapathfew.vhd(429) " "Inferred latch for \"hola\[19\]\" at datapathfew.vhd(429)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179708 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[20\] datapathfew.vhd(429) " "Inferred latch for \"hola\[20\]\" at datapathfew.vhd(429)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179708 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[21\] datapathfew.vhd(429) " "Inferred latch for \"hola\[21\]\" at datapathfew.vhd(429)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179708 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[22\] datapathfew.vhd(429) " "Inferred latch for \"hola\[22\]\" at datapathfew.vhd(429)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179708 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[23\] datapathfew.vhd(429) " "Inferred latch for \"hola\[23\]\" at datapathfew.vhd(429)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179708 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[24\] datapathfew.vhd(429) " "Inferred latch for \"hola\[24\]\" at datapathfew.vhd(429)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179708 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[25\] datapathfew.vhd(429) " "Inferred latch for \"hola\[25\]\" at datapathfew.vhd(429)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[26\] datapathfew.vhd(429) " "Inferred latch for \"hola\[26\]\" at datapathfew.vhd(429)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[27\] datapathfew.vhd(429) " "Inferred latch for \"hola\[27\]\" at datapathfew.vhd(429)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[28\] datapathfew.vhd(429) " "Inferred latch for \"hola\[28\]\" at datapathfew.vhd(429)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[29\] datapathfew.vhd(429) " "Inferred latch for \"hola\[29\]\" at datapathfew.vhd(429)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[30\] datapathfew.vhd(429) " "Inferred latch for \"hola\[30\]\" at datapathfew.vhd(429)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[31\] datapathfew.vhd(429) " "Inferred latch for \"hola\[31\]\" at datapathfew.vhd(429)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[32\] datapathfew.vhd(429) " "Inferred latch for \"hola\[32\]\" at datapathfew.vhd(429)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[33\] datapathfew.vhd(429) " "Inferred latch for \"hola\[33\]\" at datapathfew.vhd(429)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[34\] datapathfew.vhd(429) " "Inferred latch for \"hola\[34\]\" at datapathfew.vhd(429)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[35\] datapathfew.vhd(429) " "Inferred latch for \"hola\[35\]\" at datapathfew.vhd(429)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[36\] datapathfew.vhd(429) " "Inferred latch for \"hola\[36\]\" at datapathfew.vhd(429)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[37\] datapathfew.vhd(429) " "Inferred latch for \"hola\[37\]\" at datapathfew.vhd(429)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[38\] datapathfew.vhd(429) " "Inferred latch for \"hola\[38\]\" at datapathfew.vhd(429)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[39\] datapathfew.vhd(429) " "Inferred latch for \"hola\[39\]\" at datapathfew.vhd(429)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[40\] datapathfew.vhd(429) " "Inferred latch for \"hola\[40\]\" at datapathfew.vhd(429)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[41\] datapathfew.vhd(429) " "Inferred latch for \"hola\[41\]\" at datapathfew.vhd(429)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[42\] datapathfew.vhd(429) " "Inferred latch for \"hola\[42\]\" at datapathfew.vhd(429)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[43\] datapathfew.vhd(429) " "Inferred latch for \"hola\[43\]\" at datapathfew.vhd(429)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[44\] datapathfew.vhd(429) " "Inferred latch for \"hola\[44\]\" at datapathfew.vhd(429)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[45\] datapathfew.vhd(429) " "Inferred latch for \"hola\[45\]\" at datapathfew.vhd(429)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[46\] datapathfew.vhd(429) " "Inferred latch for \"hola\[46\]\" at datapathfew.vhd(429)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[47\] datapathfew.vhd(429) " "Inferred latch for \"hola\[47\]\" at datapathfew.vhd(429)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[48\] datapathfew.vhd(429) " "Inferred latch for \"hola\[48\]\" at datapathfew.vhd(429)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[49\] datapathfew.vhd(429) " "Inferred latch for \"hola\[49\]\" at datapathfew.vhd(429)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[50\] datapathfew.vhd(429) " "Inferred latch for \"hola\[50\]\" at datapathfew.vhd(429)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[51\] datapathfew.vhd(429) " "Inferred latch for \"hola\[51\]\" at datapathfew.vhd(429)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[52\] datapathfew.vhd(429) " "Inferred latch for \"hola\[52\]\" at datapathfew.vhd(429)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[53\] datapathfew.vhd(429) " "Inferred latch for \"hola\[53\]\" at datapathfew.vhd(429)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[54\] datapathfew.vhd(429) " "Inferred latch for \"hola\[54\]\" at datapathfew.vhd(429)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[55\] datapathfew.vhd(429) " "Inferred latch for \"hola\[55\]\" at datapathfew.vhd(429)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[56\] datapathfew.vhd(429) " "Inferred latch for \"hola\[56\]\" at datapathfew.vhd(429)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[57\] datapathfew.vhd(429) " "Inferred latch for \"hola\[57\]\" at datapathfew.vhd(429)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[58\] datapathfew.vhd(429) " "Inferred latch for \"hola\[58\]\" at datapathfew.vhd(429)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[59\] datapathfew.vhd(429) " "Inferred latch for \"hola\[59\]\" at datapathfew.vhd(429)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[60\] datapathfew.vhd(429) " "Inferred latch for \"hola\[60\]\" at datapathfew.vhd(429)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[61\] datapathfew.vhd(429) " "Inferred latch for \"hola\[61\]\" at datapathfew.vhd(429)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[62\] datapathfew.vhd(429) " "Inferred latch for \"hola\[62\]\" at datapathfew.vhd(429)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hola\[63\] datapathfew.vhd(429) " "Inferred latch for \"hola\[63\]\" at datapathfew.vhd(429)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 429 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[0\] datapathfew.vhd(414) " "Inferred latch for \"she\[0\]\" at datapathfew.vhd(414)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 414 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[1\] datapathfew.vhd(414) " "Inferred latch for \"she\[1\]\" at datapathfew.vhd(414)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 414 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[2\] datapathfew.vhd(414) " "Inferred latch for \"she\[2\]\" at datapathfew.vhd(414)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 414 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[3\] datapathfew.vhd(414) " "Inferred latch for \"she\[3\]\" at datapathfew.vhd(414)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 414 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[4\] datapathfew.vhd(414) " "Inferred latch for \"she\[4\]\" at datapathfew.vhd(414)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 414 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[5\] datapathfew.vhd(414) " "Inferred latch for \"she\[5\]\" at datapathfew.vhd(414)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 414 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[6\] datapathfew.vhd(414) " "Inferred latch for \"she\[6\]\" at datapathfew.vhd(414)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 414 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[7\] datapathfew.vhd(414) " "Inferred latch for \"she\[7\]\" at datapathfew.vhd(414)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 414 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[8\] datapathfew.vhd(414) " "Inferred latch for \"she\[8\]\" at datapathfew.vhd(414)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 414 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[9\] datapathfew.vhd(414) " "Inferred latch for \"she\[9\]\" at datapathfew.vhd(414)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 414 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[10\] datapathfew.vhd(414) " "Inferred latch for \"she\[10\]\" at datapathfew.vhd(414)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 414 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[11\] datapathfew.vhd(414) " "Inferred latch for \"she\[11\]\" at datapathfew.vhd(414)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 414 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[12\] datapathfew.vhd(414) " "Inferred latch for \"she\[12\]\" at datapathfew.vhd(414)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 414 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[13\] datapathfew.vhd(414) " "Inferred latch for \"she\[13\]\" at datapathfew.vhd(414)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 414 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[14\] datapathfew.vhd(414) " "Inferred latch for \"she\[14\]\" at datapathfew.vhd(414)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 414 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[15\] datapathfew.vhd(414) " "Inferred latch for \"she\[15\]\" at datapathfew.vhd(414)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 414 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[16\] datapathfew.vhd(414) " "Inferred latch for \"she\[16\]\" at datapathfew.vhd(414)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 414 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[17\] datapathfew.vhd(414) " "Inferred latch for \"she\[17\]\" at datapathfew.vhd(414)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 414 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[18\] datapathfew.vhd(414) " "Inferred latch for \"she\[18\]\" at datapathfew.vhd(414)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 414 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[19\] datapathfew.vhd(414) " "Inferred latch for \"she\[19\]\" at datapathfew.vhd(414)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 414 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[20\] datapathfew.vhd(414) " "Inferred latch for \"she\[20\]\" at datapathfew.vhd(414)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 414 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[21\] datapathfew.vhd(414) " "Inferred latch for \"she\[21\]\" at datapathfew.vhd(414)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 414 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[22\] datapathfew.vhd(414) " "Inferred latch for \"she\[22\]\" at datapathfew.vhd(414)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 414 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[23\] datapathfew.vhd(414) " "Inferred latch for \"she\[23\]\" at datapathfew.vhd(414)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 414 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[24\] datapathfew.vhd(414) " "Inferred latch for \"she\[24\]\" at datapathfew.vhd(414)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 414 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[25\] datapathfew.vhd(414) " "Inferred latch for \"she\[25\]\" at datapathfew.vhd(414)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 414 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[26\] datapathfew.vhd(414) " "Inferred latch for \"she\[26\]\" at datapathfew.vhd(414)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 414 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[27\] datapathfew.vhd(414) " "Inferred latch for \"she\[27\]\" at datapathfew.vhd(414)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 414 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[28\] datapathfew.vhd(414) " "Inferred latch for \"she\[28\]\" at datapathfew.vhd(414)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 414 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[29\] datapathfew.vhd(414) " "Inferred latch for \"she\[29\]\" at datapathfew.vhd(414)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 414 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[30\] datapathfew.vhd(414) " "Inferred latch for \"she\[30\]\" at datapathfew.vhd(414)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 414 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[31\] datapathfew.vhd(414) " "Inferred latch for \"she\[31\]\" at datapathfew.vhd(414)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 414 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[32\] datapathfew.vhd(414) " "Inferred latch for \"she\[32\]\" at datapathfew.vhd(414)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 414 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[33\] datapathfew.vhd(414) " "Inferred latch for \"she\[33\]\" at datapathfew.vhd(414)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 414 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[34\] datapathfew.vhd(414) " "Inferred latch for \"she\[34\]\" at datapathfew.vhd(414)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 414 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[35\] datapathfew.vhd(414) " "Inferred latch for \"she\[35\]\" at datapathfew.vhd(414)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 414 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[36\] datapathfew.vhd(414) " "Inferred latch for \"she\[36\]\" at datapathfew.vhd(414)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 414 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[37\] datapathfew.vhd(414) " "Inferred latch for \"she\[37\]\" at datapathfew.vhd(414)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 414 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[38\] datapathfew.vhd(414) " "Inferred latch for \"she\[38\]\" at datapathfew.vhd(414)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 414 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[39\] datapathfew.vhd(414) " "Inferred latch for \"she\[39\]\" at datapathfew.vhd(414)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 414 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[40\] datapathfew.vhd(414) " "Inferred latch for \"she\[40\]\" at datapathfew.vhd(414)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 414 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[41\] datapathfew.vhd(414) " "Inferred latch for \"she\[41\]\" at datapathfew.vhd(414)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 414 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[42\] datapathfew.vhd(414) " "Inferred latch for \"she\[42\]\" at datapathfew.vhd(414)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 414 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[43\] datapathfew.vhd(414) " "Inferred latch for \"she\[43\]\" at datapathfew.vhd(414)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 414 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[44\] datapathfew.vhd(414) " "Inferred latch for \"she\[44\]\" at datapathfew.vhd(414)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 414 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[45\] datapathfew.vhd(414) " "Inferred latch for \"she\[45\]\" at datapathfew.vhd(414)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 414 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[46\] datapathfew.vhd(414) " "Inferred latch for \"she\[46\]\" at datapathfew.vhd(414)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 414 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[47\] datapathfew.vhd(414) " "Inferred latch for \"she\[47\]\" at datapathfew.vhd(414)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 414 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[48\] datapathfew.vhd(414) " "Inferred latch for \"she\[48\]\" at datapathfew.vhd(414)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 414 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[49\] datapathfew.vhd(414) " "Inferred latch for \"she\[49\]\" at datapathfew.vhd(414)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 414 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[50\] datapathfew.vhd(414) " "Inferred latch for \"she\[50\]\" at datapathfew.vhd(414)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 414 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[51\] datapathfew.vhd(414) " "Inferred latch for \"she\[51\]\" at datapathfew.vhd(414)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 414 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[52\] datapathfew.vhd(414) " "Inferred latch for \"she\[52\]\" at datapathfew.vhd(414)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 414 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[53\] datapathfew.vhd(414) " "Inferred latch for \"she\[53\]\" at datapathfew.vhd(414)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 414 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[54\] datapathfew.vhd(414) " "Inferred latch for \"she\[54\]\" at datapathfew.vhd(414)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 414 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[55\] datapathfew.vhd(414) " "Inferred latch for \"she\[55\]\" at datapathfew.vhd(414)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 414 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[56\] datapathfew.vhd(414) " "Inferred latch for \"she\[56\]\" at datapathfew.vhd(414)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 414 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[57\] datapathfew.vhd(414) " "Inferred latch for \"she\[57\]\" at datapathfew.vhd(414)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 414 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[58\] datapathfew.vhd(414) " "Inferred latch for \"she\[58\]\" at datapathfew.vhd(414)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 414 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[59\] datapathfew.vhd(414) " "Inferred latch for \"she\[59\]\" at datapathfew.vhd(414)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 414 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[60\] datapathfew.vhd(414) " "Inferred latch for \"she\[60\]\" at datapathfew.vhd(414)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 414 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[61\] datapathfew.vhd(414) " "Inferred latch for \"she\[61\]\" at datapathfew.vhd(414)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 414 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[62\] datapathfew.vhd(414) " "Inferred latch for \"she\[62\]\" at datapathfew.vhd(414)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 414 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "she\[63\] datapathfew.vhd(414) " "Inferred latch for \"she\[63\]\" at datapathfew.vhd(414)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 414 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[0\] datapathfew.vhd(398) " "Inferred latch for \"hippos\[0\]\" at datapathfew.vhd(398)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[1\] datapathfew.vhd(398) " "Inferred latch for \"hippos\[1\]\" at datapathfew.vhd(398)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[2\] datapathfew.vhd(398) " "Inferred latch for \"hippos\[2\]\" at datapathfew.vhd(398)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[3\] datapathfew.vhd(398) " "Inferred latch for \"hippos\[3\]\" at datapathfew.vhd(398)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[4\] datapathfew.vhd(398) " "Inferred latch for \"hippos\[4\]\" at datapathfew.vhd(398)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[5\] datapathfew.vhd(398) " "Inferred latch for \"hippos\[5\]\" at datapathfew.vhd(398)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[6\] datapathfew.vhd(398) " "Inferred latch for \"hippos\[6\]\" at datapathfew.vhd(398)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[7\] datapathfew.vhd(398) " "Inferred latch for \"hippos\[7\]\" at datapathfew.vhd(398)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[8\] datapathfew.vhd(398) " "Inferred latch for \"hippos\[8\]\" at datapathfew.vhd(398)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[9\] datapathfew.vhd(398) " "Inferred latch for \"hippos\[9\]\" at datapathfew.vhd(398)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[10\] datapathfew.vhd(398) " "Inferred latch for \"hippos\[10\]\" at datapathfew.vhd(398)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[11\] datapathfew.vhd(398) " "Inferred latch for \"hippos\[11\]\" at datapathfew.vhd(398)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[12\] datapathfew.vhd(398) " "Inferred latch for \"hippos\[12\]\" at datapathfew.vhd(398)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[13\] datapathfew.vhd(398) " "Inferred latch for \"hippos\[13\]\" at datapathfew.vhd(398)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[14\] datapathfew.vhd(398) " "Inferred latch for \"hippos\[14\]\" at datapathfew.vhd(398)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[15\] datapathfew.vhd(398) " "Inferred latch for \"hippos\[15\]\" at datapathfew.vhd(398)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[16\] datapathfew.vhd(398) " "Inferred latch for \"hippos\[16\]\" at datapathfew.vhd(398)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[17\] datapathfew.vhd(398) " "Inferred latch for \"hippos\[17\]\" at datapathfew.vhd(398)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[18\] datapathfew.vhd(398) " "Inferred latch for \"hippos\[18\]\" at datapathfew.vhd(398)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[19\] datapathfew.vhd(398) " "Inferred latch for \"hippos\[19\]\" at datapathfew.vhd(398)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[20\] datapathfew.vhd(398) " "Inferred latch for \"hippos\[20\]\" at datapathfew.vhd(398)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[21\] datapathfew.vhd(398) " "Inferred latch for \"hippos\[21\]\" at datapathfew.vhd(398)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[22\] datapathfew.vhd(398) " "Inferred latch for \"hippos\[22\]\" at datapathfew.vhd(398)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[23\] datapathfew.vhd(398) " "Inferred latch for \"hippos\[23\]\" at datapathfew.vhd(398)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[24\] datapathfew.vhd(398) " "Inferred latch for \"hippos\[24\]\" at datapathfew.vhd(398)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[25\] datapathfew.vhd(398) " "Inferred latch for \"hippos\[25\]\" at datapathfew.vhd(398)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[26\] datapathfew.vhd(398) " "Inferred latch for \"hippos\[26\]\" at datapathfew.vhd(398)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[27\] datapathfew.vhd(398) " "Inferred latch for \"hippos\[27\]\" at datapathfew.vhd(398)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[28\] datapathfew.vhd(398) " "Inferred latch for \"hippos\[28\]\" at datapathfew.vhd(398)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[29\] datapathfew.vhd(398) " "Inferred latch for \"hippos\[29\]\" at datapathfew.vhd(398)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[30\] datapathfew.vhd(398) " "Inferred latch for \"hippos\[30\]\" at datapathfew.vhd(398)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[31\] datapathfew.vhd(398) " "Inferred latch for \"hippos\[31\]\" at datapathfew.vhd(398)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[32\] datapathfew.vhd(398) " "Inferred latch for \"hippos\[32\]\" at datapathfew.vhd(398)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[33\] datapathfew.vhd(398) " "Inferred latch for \"hippos\[33\]\" at datapathfew.vhd(398)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[34\] datapathfew.vhd(398) " "Inferred latch for \"hippos\[34\]\" at datapathfew.vhd(398)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[35\] datapathfew.vhd(398) " "Inferred latch for \"hippos\[35\]\" at datapathfew.vhd(398)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[36\] datapathfew.vhd(398) " "Inferred latch for \"hippos\[36\]\" at datapathfew.vhd(398)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[37\] datapathfew.vhd(398) " "Inferred latch for \"hippos\[37\]\" at datapathfew.vhd(398)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[38\] datapathfew.vhd(398) " "Inferred latch for \"hippos\[38\]\" at datapathfew.vhd(398)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[39\] datapathfew.vhd(398) " "Inferred latch for \"hippos\[39\]\" at datapathfew.vhd(398)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[40\] datapathfew.vhd(398) " "Inferred latch for \"hippos\[40\]\" at datapathfew.vhd(398)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[41\] datapathfew.vhd(398) " "Inferred latch for \"hippos\[41\]\" at datapathfew.vhd(398)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[42\] datapathfew.vhd(398) " "Inferred latch for \"hippos\[42\]\" at datapathfew.vhd(398)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[43\] datapathfew.vhd(398) " "Inferred latch for \"hippos\[43\]\" at datapathfew.vhd(398)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[44\] datapathfew.vhd(398) " "Inferred latch for \"hippos\[44\]\" at datapathfew.vhd(398)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[45\] datapathfew.vhd(398) " "Inferred latch for \"hippos\[45\]\" at datapathfew.vhd(398)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[46\] datapathfew.vhd(398) " "Inferred latch for \"hippos\[46\]\" at datapathfew.vhd(398)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[47\] datapathfew.vhd(398) " "Inferred latch for \"hippos\[47\]\" at datapathfew.vhd(398)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[48\] datapathfew.vhd(398) " "Inferred latch for \"hippos\[48\]\" at datapathfew.vhd(398)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[49\] datapathfew.vhd(398) " "Inferred latch for \"hippos\[49\]\" at datapathfew.vhd(398)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[50\] datapathfew.vhd(398) " "Inferred latch for \"hippos\[50\]\" at datapathfew.vhd(398)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[51\] datapathfew.vhd(398) " "Inferred latch for \"hippos\[51\]\" at datapathfew.vhd(398)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[52\] datapathfew.vhd(398) " "Inferred latch for \"hippos\[52\]\" at datapathfew.vhd(398)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[53\] datapathfew.vhd(398) " "Inferred latch for \"hippos\[53\]\" at datapathfew.vhd(398)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[54\] datapathfew.vhd(398) " "Inferred latch for \"hippos\[54\]\" at datapathfew.vhd(398)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[55\] datapathfew.vhd(398) " "Inferred latch for \"hippos\[55\]\" at datapathfew.vhd(398)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[56\] datapathfew.vhd(398) " "Inferred latch for \"hippos\[56\]\" at datapathfew.vhd(398)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[57\] datapathfew.vhd(398) " "Inferred latch for \"hippos\[57\]\" at datapathfew.vhd(398)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[58\] datapathfew.vhd(398) " "Inferred latch for \"hippos\[58\]\" at datapathfew.vhd(398)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[59\] datapathfew.vhd(398) " "Inferred latch for \"hippos\[59\]\" at datapathfew.vhd(398)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[60\] datapathfew.vhd(398) " "Inferred latch for \"hippos\[60\]\" at datapathfew.vhd(398)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[61\] datapathfew.vhd(398) " "Inferred latch for \"hippos\[61\]\" at datapathfew.vhd(398)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[62\] datapathfew.vhd(398) " "Inferred latch for \"hippos\[62\]\" at datapathfew.vhd(398)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hippos\[63\] datapathfew.vhd(398) " "Inferred latch for \"hippos\[63\]\" at datapathfew.vhd(398)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 398 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[0\] datapathfew.vhd(383) " "Inferred latch for \"hungry\[0\]\" at datapathfew.vhd(383)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 383 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[1\] datapathfew.vhd(383) " "Inferred latch for \"hungry\[1\]\" at datapathfew.vhd(383)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 383 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[2\] datapathfew.vhd(383) " "Inferred latch for \"hungry\[2\]\" at datapathfew.vhd(383)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 383 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[3\] datapathfew.vhd(383) " "Inferred latch for \"hungry\[3\]\" at datapathfew.vhd(383)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 383 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[4\] datapathfew.vhd(383) " "Inferred latch for \"hungry\[4\]\" at datapathfew.vhd(383)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 383 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[5\] datapathfew.vhd(383) " "Inferred latch for \"hungry\[5\]\" at datapathfew.vhd(383)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 383 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[6\] datapathfew.vhd(383) " "Inferred latch for \"hungry\[6\]\" at datapathfew.vhd(383)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 383 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[7\] datapathfew.vhd(383) " "Inferred latch for \"hungry\[7\]\" at datapathfew.vhd(383)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 383 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[8\] datapathfew.vhd(383) " "Inferred latch for \"hungry\[8\]\" at datapathfew.vhd(383)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 383 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[9\] datapathfew.vhd(383) " "Inferred latch for \"hungry\[9\]\" at datapathfew.vhd(383)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 383 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[10\] datapathfew.vhd(383) " "Inferred latch for \"hungry\[10\]\" at datapathfew.vhd(383)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 383 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[11\] datapathfew.vhd(383) " "Inferred latch for \"hungry\[11\]\" at datapathfew.vhd(383)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 383 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[12\] datapathfew.vhd(383) " "Inferred latch for \"hungry\[12\]\" at datapathfew.vhd(383)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 383 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[13\] datapathfew.vhd(383) " "Inferred latch for \"hungry\[13\]\" at datapathfew.vhd(383)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 383 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[14\] datapathfew.vhd(383) " "Inferred latch for \"hungry\[14\]\" at datapathfew.vhd(383)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 383 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[15\] datapathfew.vhd(383) " "Inferred latch for \"hungry\[15\]\" at datapathfew.vhd(383)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 383 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[16\] datapathfew.vhd(383) " "Inferred latch for \"hungry\[16\]\" at datapathfew.vhd(383)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 383 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[17\] datapathfew.vhd(383) " "Inferred latch for \"hungry\[17\]\" at datapathfew.vhd(383)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 383 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[18\] datapathfew.vhd(383) " "Inferred latch for \"hungry\[18\]\" at datapathfew.vhd(383)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 383 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[19\] datapathfew.vhd(383) " "Inferred latch for \"hungry\[19\]\" at datapathfew.vhd(383)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 383 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[20\] datapathfew.vhd(383) " "Inferred latch for \"hungry\[20\]\" at datapathfew.vhd(383)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 383 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[21\] datapathfew.vhd(383) " "Inferred latch for \"hungry\[21\]\" at datapathfew.vhd(383)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 383 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[22\] datapathfew.vhd(383) " "Inferred latch for \"hungry\[22\]\" at datapathfew.vhd(383)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 383 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[23\] datapathfew.vhd(383) " "Inferred latch for \"hungry\[23\]\" at datapathfew.vhd(383)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 383 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[24\] datapathfew.vhd(383) " "Inferred latch for \"hungry\[24\]\" at datapathfew.vhd(383)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 383 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[25\] datapathfew.vhd(383) " "Inferred latch for \"hungry\[25\]\" at datapathfew.vhd(383)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 383 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[26\] datapathfew.vhd(383) " "Inferred latch for \"hungry\[26\]\" at datapathfew.vhd(383)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 383 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[27\] datapathfew.vhd(383) " "Inferred latch for \"hungry\[27\]\" at datapathfew.vhd(383)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 383 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[28\] datapathfew.vhd(383) " "Inferred latch for \"hungry\[28\]\" at datapathfew.vhd(383)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 383 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[29\] datapathfew.vhd(383) " "Inferred latch for \"hungry\[29\]\" at datapathfew.vhd(383)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 383 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[30\] datapathfew.vhd(383) " "Inferred latch for \"hungry\[30\]\" at datapathfew.vhd(383)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 383 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[31\] datapathfew.vhd(383) " "Inferred latch for \"hungry\[31\]\" at datapathfew.vhd(383)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 383 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[32\] datapathfew.vhd(383) " "Inferred latch for \"hungry\[32\]\" at datapathfew.vhd(383)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 383 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[33\] datapathfew.vhd(383) " "Inferred latch for \"hungry\[33\]\" at datapathfew.vhd(383)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 383 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[34\] datapathfew.vhd(383) " "Inferred latch for \"hungry\[34\]\" at datapathfew.vhd(383)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 383 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[35\] datapathfew.vhd(383) " "Inferred latch for \"hungry\[35\]\" at datapathfew.vhd(383)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 383 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[36\] datapathfew.vhd(383) " "Inferred latch for \"hungry\[36\]\" at datapathfew.vhd(383)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 383 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[37\] datapathfew.vhd(383) " "Inferred latch for \"hungry\[37\]\" at datapathfew.vhd(383)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 383 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[38\] datapathfew.vhd(383) " "Inferred latch for \"hungry\[38\]\" at datapathfew.vhd(383)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 383 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[39\] datapathfew.vhd(383) " "Inferred latch for \"hungry\[39\]\" at datapathfew.vhd(383)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 383 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[40\] datapathfew.vhd(383) " "Inferred latch for \"hungry\[40\]\" at datapathfew.vhd(383)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 383 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[41\] datapathfew.vhd(383) " "Inferred latch for \"hungry\[41\]\" at datapathfew.vhd(383)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 383 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[42\] datapathfew.vhd(383) " "Inferred latch for \"hungry\[42\]\" at datapathfew.vhd(383)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 383 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[43\] datapathfew.vhd(383) " "Inferred latch for \"hungry\[43\]\" at datapathfew.vhd(383)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 383 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[44\] datapathfew.vhd(383) " "Inferred latch for \"hungry\[44\]\" at datapathfew.vhd(383)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 383 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[45\] datapathfew.vhd(383) " "Inferred latch for \"hungry\[45\]\" at datapathfew.vhd(383)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 383 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[46\] datapathfew.vhd(383) " "Inferred latch for \"hungry\[46\]\" at datapathfew.vhd(383)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 383 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[47\] datapathfew.vhd(383) " "Inferred latch for \"hungry\[47\]\" at datapathfew.vhd(383)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 383 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[48\] datapathfew.vhd(383) " "Inferred latch for \"hungry\[48\]\" at datapathfew.vhd(383)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 383 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[49\] datapathfew.vhd(383) " "Inferred latch for \"hungry\[49\]\" at datapathfew.vhd(383)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 383 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[50\] datapathfew.vhd(383) " "Inferred latch for \"hungry\[50\]\" at datapathfew.vhd(383)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 383 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[51\] datapathfew.vhd(383) " "Inferred latch for \"hungry\[51\]\" at datapathfew.vhd(383)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 383 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[52\] datapathfew.vhd(383) " "Inferred latch for \"hungry\[52\]\" at datapathfew.vhd(383)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 383 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[53\] datapathfew.vhd(383) " "Inferred latch for \"hungry\[53\]\" at datapathfew.vhd(383)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 383 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[54\] datapathfew.vhd(383) " "Inferred latch for \"hungry\[54\]\" at datapathfew.vhd(383)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 383 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[55\] datapathfew.vhd(383) " "Inferred latch for \"hungry\[55\]\" at datapathfew.vhd(383)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 383 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[56\] datapathfew.vhd(383) " "Inferred latch for \"hungry\[56\]\" at datapathfew.vhd(383)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 383 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[57\] datapathfew.vhd(383) " "Inferred latch for \"hungry\[57\]\" at datapathfew.vhd(383)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 383 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[58\] datapathfew.vhd(383) " "Inferred latch for \"hungry\[58\]\" at datapathfew.vhd(383)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 383 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[59\] datapathfew.vhd(383) " "Inferred latch for \"hungry\[59\]\" at datapathfew.vhd(383)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 383 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[60\] datapathfew.vhd(383) " "Inferred latch for \"hungry\[60\]\" at datapathfew.vhd(383)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 383 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[61\] datapathfew.vhd(383) " "Inferred latch for \"hungry\[61\]\" at datapathfew.vhd(383)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 383 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[62\] datapathfew.vhd(383) " "Inferred latch for \"hungry\[62\]\" at datapathfew.vhd(383)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 383 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hungry\[63\] datapathfew.vhd(383) " "Inferred latch for \"hungry\[63\]\" at datapathfew.vhd(383)" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 383 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 "|datapathfew"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_fetch instruction_fetch:u1 " "Elaborating entity \"instruction_fetch\" for hierarchy \"instruction_fetch:u1\"" {  } { { "datapathfew.vhd" "u1" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588238179723 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "lily instruction_fetch.vhd(38) " "VHDL Signal Declaration warning at instruction_fetch.vhd(38): used explicit default value for signal \"lily\" because signal was never assigned a value" {  } { { "../../instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/instruction_fetch.vhd" 38 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1588238179739 "|datapathfew|instruction_fetch:u1"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "simon instruction_fetch.vhd(39) " "VHDL Signal Declaration warning at instruction_fetch.vhd(39): used explicit default value for signal \"simon\" because signal was never assigned a value" {  } { { "../../instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/instruction_fetch.vhd" 39 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1588238179739 "|datapathfew|instruction_fetch:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lacie instruction_fetch.vhd(61) " "VHDL Process Statement warning at instruction_fetch.vhd(61): signal \"lacie\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/instruction_fetch.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588238179739 "|datapathfew|instruction_fetch:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "stall instruction_fetch.vhd(62) " "VHDL Process Statement warning at instruction_fetch.vhd(62): signal \"stall\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/instruction_fetch.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588238179739 "|datapathfew|instruction_fetch:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "staystall instruction_fetch.vhd(62) " "VHDL Process Statement warning at instruction_fetch.vhd(62): signal \"staystall\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/instruction_fetch.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588238179739 "|datapathfew|instruction_fetch:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr instruction_fetch.vhd(63) " "VHDL Process Statement warning at instruction_fetch.vhd(63): signal \"addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/instruction_fetch.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588238179739 "|datapathfew|instruction_fetch:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc_addr instruction_fetch.vhd(65) " "VHDL Process Statement warning at instruction_fetch.vhd(65): signal \"pc_addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../instruction_fetch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/instruction_fetch.vhd" 65 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588238179739 "|datapathfew|instruction_fetch:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programCounter instruction_fetch:u1\|programCounter:u1 " "Elaborating entity \"programCounter\" for hierarchy \"instruction_fetch:u1\|programCounter:u1\"" {  } { { "../../instruction_fetch.vhd" "u1" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/instruction_fetch.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588238179739 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr programCounter.vhd(38) " "VHDL Process Statement warning at programCounter.vhd(38): signal \"addr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../../lab1/programCounter.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/programCounter.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588238179739 "|datapathfew|instruction_fetch:u1|programCounter:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc programCounter.vhd(40) " "VHDL Process Statement warning at programCounter.vhd(40): signal \"pc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../../lab1/programCounter.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/programCounter.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588238179739 "|datapathfew|instruction_fetch:u1|programCounter:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register8 instruction_fetch:u1\|programCounter:u1\|register8:u1 " "Elaborating entity \"register8\" for hierarchy \"instruction_fetch:u1\|programCounter:u1\|register8:u1\"" {  } { { "../../../../lab1/programCounter.vhd" "u1" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/programCounter.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588238179739 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Ld register8.vhd(19) " "VHDL Process Statement warning at register8.vhd(19): signal \"Ld\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../../lab1/register8.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/register8.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588238179739 "|datapathfew|instruction_fetch:u1|programCounter:u1|register8:u1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "D register8.vhd(22) " "VHDL Process Statement warning at register8.vhd(22): signal \"D\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../../lab1/register8.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab1/register8.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588238179739 "|datapathfew|instruction_fetch:u1|programCounter:u1|register8:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_mem instruction_fetch:u1\|inst_mem:u2 " "Elaborating entity \"inst_mem\" for hierarchy \"instruction_fetch:u1\|inst_mem:u2\"" {  } { { "../../instruction_fetch.vhd" "u2" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/instruction_fetch.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588238179755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\"" {  } { { "inst_mem.vhd" "altsyncram_component" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/inst_mem.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588238179848 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\"" {  } { { "inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/inst_mem.vhd" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588238179879 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component " "Instantiated megafunction \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238179879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238179879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238179879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238179879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238179879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238179879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238179879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238179879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238179879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238179879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238179879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238179879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238179879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238179879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238179879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238179879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238179879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238179879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238179879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238179879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file inst_mem.mif " "Parameter \"init_file\" = \"inst_mem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238179879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238179879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238179879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238179879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238179879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238179879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238179879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238179879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238179879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238179879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238179879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238179879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238179879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238179879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238179879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238179879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238179879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238179879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238179879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238179879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238179879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238179879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238179879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238179879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238179879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238179879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238179879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238179879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238179879 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238179879 ""}  } { { "inst_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/inst_mem.vhd" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588238179879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_79s3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_79s3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_79s3 " "Found entity 1: altsyncram_79s3" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/db/altsyncram_79s3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588238180004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_79s3 instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated " "Elaborating entity \"altsyncram_79s3\" for hierarchy \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588238180004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "risc_v_decoder risc_v_decoder:u2 " "Elaborating entity \"risc_v_decoder\" for hierarchy \"risc_v_decoder:u2\"" {  } { { "datapathfew.vhd" "u2" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588238180083 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "immediate risc_v_decoder.vhd(20) " "VHDL Process Statement warning at risc_v_decoder.vhd(20): inferring latch(es) for signal or variable \"immediate\", which holds its previous value in one or more paths through the process" {  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588238180083 "|datapathfew|risc_v_decoder:u2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "funct7 risc_v_decoder.vhd(20) " "VHDL Process Statement warning at risc_v_decoder.vhd(20): inferring latch(es) for signal or variable \"funct7\", which holds its previous value in one or more paths through the process" {  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588238180083 "|datapathfew|risc_v_decoder:u2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rs2 risc_v_decoder.vhd(20) " "VHDL Process Statement warning at risc_v_decoder.vhd(20): inferring latch(es) for signal or variable \"rs2\", which holds its previous value in one or more paths through the process" {  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588238180083 "|datapathfew|risc_v_decoder:u2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rs1 risc_v_decoder.vhd(20) " "VHDL Process Statement warning at risc_v_decoder.vhd(20): inferring latch(es) for signal or variable \"rs1\", which holds its previous value in one or more paths through the process" {  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588238180083 "|datapathfew|risc_v_decoder:u2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "funct3 risc_v_decoder.vhd(20) " "VHDL Process Statement warning at risc_v_decoder.vhd(20): inferring latch(es) for signal or variable \"funct3\", which holds its previous value in one or more paths through the process" {  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588238180083 "|datapathfew|risc_v_decoder:u2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rd risc_v_decoder.vhd(20) " "VHDL Process Statement warning at risc_v_decoder.vhd(20): inferring latch(es) for signal or variable \"rd\", which holds its previous value in one or more paths through the process" {  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588238180083 "|datapathfew|risc_v_decoder:u2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "opcode risc_v_decoder.vhd(20) " "VHDL Process Statement warning at risc_v_decoder.vhd(20): inferring latch(es) for signal or variable \"opcode\", which holds its previous value in one or more paths through the process" {  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588238180083 "|datapathfew|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[0\] risc_v_decoder.vhd(20) " "Inferred latch for \"opcode\[0\]\" at risc_v_decoder.vhd(20)" {  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180083 "|datapathfew|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[1\] risc_v_decoder.vhd(20) " "Inferred latch for \"opcode\[1\]\" at risc_v_decoder.vhd(20)" {  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180083 "|datapathfew|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[2\] risc_v_decoder.vhd(20) " "Inferred latch for \"opcode\[2\]\" at risc_v_decoder.vhd(20)" {  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180083 "|datapathfew|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[3\] risc_v_decoder.vhd(20) " "Inferred latch for \"opcode\[3\]\" at risc_v_decoder.vhd(20)" {  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180083 "|datapathfew|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[4\] risc_v_decoder.vhd(20) " "Inferred latch for \"opcode\[4\]\" at risc_v_decoder.vhd(20)" {  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180083 "|datapathfew|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[5\] risc_v_decoder.vhd(20) " "Inferred latch for \"opcode\[5\]\" at risc_v_decoder.vhd(20)" {  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180083 "|datapathfew|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opcode\[6\] risc_v_decoder.vhd(20) " "Inferred latch for \"opcode\[6\]\" at risc_v_decoder.vhd(20)" {  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180083 "|datapathfew|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[0\] risc_v_decoder.vhd(20) " "Inferred latch for \"rd\[0\]\" at risc_v_decoder.vhd(20)" {  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180083 "|datapathfew|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[1\] risc_v_decoder.vhd(20) " "Inferred latch for \"rd\[1\]\" at risc_v_decoder.vhd(20)" {  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180083 "|datapathfew|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[2\] risc_v_decoder.vhd(20) " "Inferred latch for \"rd\[2\]\" at risc_v_decoder.vhd(20)" {  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180083 "|datapathfew|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[3\] risc_v_decoder.vhd(20) " "Inferred latch for \"rd\[3\]\" at risc_v_decoder.vhd(20)" {  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180083 "|datapathfew|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd\[4\] risc_v_decoder.vhd(20) " "Inferred latch for \"rd\[4\]\" at risc_v_decoder.vhd(20)" {  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180083 "|datapathfew|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct3\[0\] risc_v_decoder.vhd(20) " "Inferred latch for \"funct3\[0\]\" at risc_v_decoder.vhd(20)" {  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180083 "|datapathfew|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct3\[1\] risc_v_decoder.vhd(20) " "Inferred latch for \"funct3\[1\]\" at risc_v_decoder.vhd(20)" {  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180083 "|datapathfew|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct3\[2\] risc_v_decoder.vhd(20) " "Inferred latch for \"funct3\[2\]\" at risc_v_decoder.vhd(20)" {  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180083 "|datapathfew|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1\[0\] risc_v_decoder.vhd(20) " "Inferred latch for \"rs1\[0\]\" at risc_v_decoder.vhd(20)" {  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180083 "|datapathfew|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1\[1\] risc_v_decoder.vhd(20) " "Inferred latch for \"rs1\[1\]\" at risc_v_decoder.vhd(20)" {  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180083 "|datapathfew|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1\[2\] risc_v_decoder.vhd(20) " "Inferred latch for \"rs1\[2\]\" at risc_v_decoder.vhd(20)" {  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180083 "|datapathfew|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1\[3\] risc_v_decoder.vhd(20) " "Inferred latch for \"rs1\[3\]\" at risc_v_decoder.vhd(20)" {  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180083 "|datapathfew|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs1\[4\] risc_v_decoder.vhd(20) " "Inferred latch for \"rs1\[4\]\" at risc_v_decoder.vhd(20)" {  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180083 "|datapathfew|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2\[0\] risc_v_decoder.vhd(20) " "Inferred latch for \"rs2\[0\]\" at risc_v_decoder.vhd(20)" {  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180083 "|datapathfew|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2\[1\] risc_v_decoder.vhd(20) " "Inferred latch for \"rs2\[1\]\" at risc_v_decoder.vhd(20)" {  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180083 "|datapathfew|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2\[2\] risc_v_decoder.vhd(20) " "Inferred latch for \"rs2\[2\]\" at risc_v_decoder.vhd(20)" {  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180083 "|datapathfew|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2\[3\] risc_v_decoder.vhd(20) " "Inferred latch for \"rs2\[3\]\" at risc_v_decoder.vhd(20)" {  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180083 "|datapathfew|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rs2\[4\] risc_v_decoder.vhd(20) " "Inferred latch for \"rs2\[4\]\" at risc_v_decoder.vhd(20)" {  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180083 "|datapathfew|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[0\] risc_v_decoder.vhd(20) " "Inferred latch for \"funct7\[0\]\" at risc_v_decoder.vhd(20)" {  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180083 "|datapathfew|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[1\] risc_v_decoder.vhd(20) " "Inferred latch for \"funct7\[1\]\" at risc_v_decoder.vhd(20)" {  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180083 "|datapathfew|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[2\] risc_v_decoder.vhd(20) " "Inferred latch for \"funct7\[2\]\" at risc_v_decoder.vhd(20)" {  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180083 "|datapathfew|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[3\] risc_v_decoder.vhd(20) " "Inferred latch for \"funct7\[3\]\" at risc_v_decoder.vhd(20)" {  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180083 "|datapathfew|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[4\] risc_v_decoder.vhd(20) " "Inferred latch for \"funct7\[4\]\" at risc_v_decoder.vhd(20)" {  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180083 "|datapathfew|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[5\] risc_v_decoder.vhd(20) " "Inferred latch for \"funct7\[5\]\" at risc_v_decoder.vhd(20)" {  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180083 "|datapathfew|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[6\] risc_v_decoder.vhd(20) " "Inferred latch for \"funct7\[6\]\" at risc_v_decoder.vhd(20)" {  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180083 "|datapathfew|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[0\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[0\]\" at risc_v_decoder.vhd(20)" {  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180083 "|datapathfew|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[1\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[1\]\" at risc_v_decoder.vhd(20)" {  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180083 "|datapathfew|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[2\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[2\]\" at risc_v_decoder.vhd(20)" {  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180083 "|datapathfew|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[3\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[3\]\" at risc_v_decoder.vhd(20)" {  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180083 "|datapathfew|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[4\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[4\]\" at risc_v_decoder.vhd(20)" {  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180083 "|datapathfew|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[5\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[5\]\" at risc_v_decoder.vhd(20)" {  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180083 "|datapathfew|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[6\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[6\]\" at risc_v_decoder.vhd(20)" {  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180083 "|datapathfew|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[7\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[7\]\" at risc_v_decoder.vhd(20)" {  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180083 "|datapathfew|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[8\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[8\]\" at risc_v_decoder.vhd(20)" {  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180083 "|datapathfew|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[9\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[9\]\" at risc_v_decoder.vhd(20)" {  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180083 "|datapathfew|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[10\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[10\]\" at risc_v_decoder.vhd(20)" {  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180083 "|datapathfew|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[11\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[11\]\" at risc_v_decoder.vhd(20)" {  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180083 "|datapathfew|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[12\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[12\]\" at risc_v_decoder.vhd(20)" {  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180083 "|datapathfew|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[13\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[13\]\" at risc_v_decoder.vhd(20)" {  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180083 "|datapathfew|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[14\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[14\]\" at risc_v_decoder.vhd(20)" {  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180083 "|datapathfew|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[15\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[15\]\" at risc_v_decoder.vhd(20)" {  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180083 "|datapathfew|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[16\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[16\]\" at risc_v_decoder.vhd(20)" {  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180083 "|datapathfew|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[17\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[17\]\" at risc_v_decoder.vhd(20)" {  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180083 "|datapathfew|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[18\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[18\]\" at risc_v_decoder.vhd(20)" {  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180083 "|datapathfew|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[19\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[19\]\" at risc_v_decoder.vhd(20)" {  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180083 "|datapathfew|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[20\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[20\]\" at risc_v_decoder.vhd(20)" {  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180083 "|datapathfew|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[21\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[21\]\" at risc_v_decoder.vhd(20)" {  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180083 "|datapathfew|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[22\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[22\]\" at risc_v_decoder.vhd(20)" {  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180083 "|datapathfew|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[23\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[23\]\" at risc_v_decoder.vhd(20)" {  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180083 "|datapathfew|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[24\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[24\]\" at risc_v_decoder.vhd(20)" {  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180083 "|datapathfew|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[25\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[25\]\" at risc_v_decoder.vhd(20)" {  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180083 "|datapathfew|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[26\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[26\]\" at risc_v_decoder.vhd(20)" {  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180083 "|datapathfew|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[27\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[27\]\" at risc_v_decoder.vhd(20)" {  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180083 "|datapathfew|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[28\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[28\]\" at risc_v_decoder.vhd(20)" {  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180083 "|datapathfew|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[29\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[29\]\" at risc_v_decoder.vhd(20)" {  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180083 "|datapathfew|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[30\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[30\]\" at risc_v_decoder.vhd(20)" {  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180083 "|datapathfew|risc_v_decoder:u2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immediate\[31\] risc_v_decoder.vhd(20) " "Inferred latch for \"immediate\[31\]\" at risc_v_decoder.vhd(20)" {  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180083 "|datapathfew|risc_v_decoder:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:u3 " "Elaborating entity \"register_file\" for hierarchy \"register_file:u3\"" {  } { { "datapathfew.vhd" "u3" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588238180098 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clr register_file.vhd(21) " "VHDL Process Statement warning at register_file.vhd(21): signal \"clr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../register_file.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/register_file.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588238180098 "|datapathfew|register_file:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_gen imm_gen:u4 " "Elaborating entity \"imm_gen\" for hierarchy \"imm_gen:u4\"" {  } { { "datapathfew.vhd" "u4" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588238180098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_64 ALU_64:u5 " "Elaborating entity \"ALU_64\" for hierarchy \"ALU_64:u5\"" {  } { { "datapathfew.vhd" "u5" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588238180098 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum ALU_64.vhd(40) " "VHDL Process Statement warning at ALU_64.vhd(40): signal \"sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588238180114 "|datapathfew|ALU_64:u5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sumout ALU_64.vhd(41) " "VHDL Process Statement warning at ALU_64.vhd(41): signal \"sumout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588238180114 "|datapathfew|ALU_64:u5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shiftll ALU_64.vhd(43) " "VHDL Process Statement warning at ALU_64.vhd(43): signal \"shiftll\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588238180114 "|datapathfew|ALU_64:u5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "diff ALU_64.vhd(46) " "VHDL Process Statement warning at ALU_64.vhd(46): signal \"diff\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588238180114 "|datapathfew|ALU_64:u5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "diffout ALU_64.vhd(53) " "VHDL Process Statement warning at ALU_64.vhd(53): signal \"diffout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588238180114 "|datapathfew|ALU_64:u5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shiftra ALU_64.vhd(56) " "VHDL Process Statement warning at ALU_64.vhd(56): signal \"shiftra\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588238180114 "|datapathfew|ALU_64:u5"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "shiftrl ALU_64.vhd(62) " "VHDL Process Statement warning at ALU_64.vhd(62): signal \"shiftrl\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588238180114 "|datapathfew|ALU_64:u5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r ALU_64.vhd(37) " "VHDL Process Statement warning at ALU_64.vhd(37): inferring latch(es) for signal or variable \"r\", which holds its previous value in one or more paths through the process" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588238180114 "|datapathfew|ALU_64:u5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c ALU_64.vhd(37) " "VHDL Process Statement warning at ALU_64.vhd(37): inferring latch(es) for signal or variable \"c\", which holds its previous value in one or more paths through the process" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588238180114 "|datapathfew|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c ALU_64.vhd(37) " "Inferred latch for \"c\" at ALU_64.vhd(37)" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180114 "|datapathfew|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[0\] ALU_64.vhd(37) " "Inferred latch for \"r\[0\]\" at ALU_64.vhd(37)" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180114 "|datapathfew|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[1\] ALU_64.vhd(37) " "Inferred latch for \"r\[1\]\" at ALU_64.vhd(37)" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180114 "|datapathfew|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[2\] ALU_64.vhd(37) " "Inferred latch for \"r\[2\]\" at ALU_64.vhd(37)" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180114 "|datapathfew|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[3\] ALU_64.vhd(37) " "Inferred latch for \"r\[3\]\" at ALU_64.vhd(37)" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180114 "|datapathfew|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[4\] ALU_64.vhd(37) " "Inferred latch for \"r\[4\]\" at ALU_64.vhd(37)" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180114 "|datapathfew|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[5\] ALU_64.vhd(37) " "Inferred latch for \"r\[5\]\" at ALU_64.vhd(37)" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180114 "|datapathfew|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[6\] ALU_64.vhd(37) " "Inferred latch for \"r\[6\]\" at ALU_64.vhd(37)" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180114 "|datapathfew|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[7\] ALU_64.vhd(37) " "Inferred latch for \"r\[7\]\" at ALU_64.vhd(37)" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180114 "|datapathfew|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[8\] ALU_64.vhd(37) " "Inferred latch for \"r\[8\]\" at ALU_64.vhd(37)" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180114 "|datapathfew|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[9\] ALU_64.vhd(37) " "Inferred latch for \"r\[9\]\" at ALU_64.vhd(37)" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180114 "|datapathfew|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[10\] ALU_64.vhd(37) " "Inferred latch for \"r\[10\]\" at ALU_64.vhd(37)" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180114 "|datapathfew|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[11\] ALU_64.vhd(37) " "Inferred latch for \"r\[11\]\" at ALU_64.vhd(37)" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180114 "|datapathfew|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[12\] ALU_64.vhd(37) " "Inferred latch for \"r\[12\]\" at ALU_64.vhd(37)" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180114 "|datapathfew|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[13\] ALU_64.vhd(37) " "Inferred latch for \"r\[13\]\" at ALU_64.vhd(37)" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180114 "|datapathfew|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[14\] ALU_64.vhd(37) " "Inferred latch for \"r\[14\]\" at ALU_64.vhd(37)" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180114 "|datapathfew|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[15\] ALU_64.vhd(37) " "Inferred latch for \"r\[15\]\" at ALU_64.vhd(37)" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180114 "|datapathfew|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[16\] ALU_64.vhd(37) " "Inferred latch for \"r\[16\]\" at ALU_64.vhd(37)" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180114 "|datapathfew|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[17\] ALU_64.vhd(37) " "Inferred latch for \"r\[17\]\" at ALU_64.vhd(37)" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180114 "|datapathfew|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[18\] ALU_64.vhd(37) " "Inferred latch for \"r\[18\]\" at ALU_64.vhd(37)" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180114 "|datapathfew|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[19\] ALU_64.vhd(37) " "Inferred latch for \"r\[19\]\" at ALU_64.vhd(37)" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180114 "|datapathfew|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[20\] ALU_64.vhd(37) " "Inferred latch for \"r\[20\]\" at ALU_64.vhd(37)" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180114 "|datapathfew|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[21\] ALU_64.vhd(37) " "Inferred latch for \"r\[21\]\" at ALU_64.vhd(37)" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180114 "|datapathfew|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[22\] ALU_64.vhd(37) " "Inferred latch for \"r\[22\]\" at ALU_64.vhd(37)" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180114 "|datapathfew|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[23\] ALU_64.vhd(37) " "Inferred latch for \"r\[23\]\" at ALU_64.vhd(37)" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180114 "|datapathfew|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[24\] ALU_64.vhd(37) " "Inferred latch for \"r\[24\]\" at ALU_64.vhd(37)" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180114 "|datapathfew|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[25\] ALU_64.vhd(37) " "Inferred latch for \"r\[25\]\" at ALU_64.vhd(37)" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180114 "|datapathfew|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[26\] ALU_64.vhd(37) " "Inferred latch for \"r\[26\]\" at ALU_64.vhd(37)" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180114 "|datapathfew|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[27\] ALU_64.vhd(37) " "Inferred latch for \"r\[27\]\" at ALU_64.vhd(37)" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180114 "|datapathfew|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[28\] ALU_64.vhd(37) " "Inferred latch for \"r\[28\]\" at ALU_64.vhd(37)" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180114 "|datapathfew|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[29\] ALU_64.vhd(37) " "Inferred latch for \"r\[29\]\" at ALU_64.vhd(37)" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180114 "|datapathfew|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[30\] ALU_64.vhd(37) " "Inferred latch for \"r\[30\]\" at ALU_64.vhd(37)" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180114 "|datapathfew|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[31\] ALU_64.vhd(37) " "Inferred latch for \"r\[31\]\" at ALU_64.vhd(37)" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180114 "|datapathfew|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[32\] ALU_64.vhd(37) " "Inferred latch for \"r\[32\]\" at ALU_64.vhd(37)" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180114 "|datapathfew|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[33\] ALU_64.vhd(37) " "Inferred latch for \"r\[33\]\" at ALU_64.vhd(37)" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180114 "|datapathfew|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[34\] ALU_64.vhd(37) " "Inferred latch for \"r\[34\]\" at ALU_64.vhd(37)" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180114 "|datapathfew|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[35\] ALU_64.vhd(37) " "Inferred latch for \"r\[35\]\" at ALU_64.vhd(37)" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180114 "|datapathfew|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[36\] ALU_64.vhd(37) " "Inferred latch for \"r\[36\]\" at ALU_64.vhd(37)" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180114 "|datapathfew|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[37\] ALU_64.vhd(37) " "Inferred latch for \"r\[37\]\" at ALU_64.vhd(37)" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180114 "|datapathfew|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[38\] ALU_64.vhd(37) " "Inferred latch for \"r\[38\]\" at ALU_64.vhd(37)" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180114 "|datapathfew|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[39\] ALU_64.vhd(37) " "Inferred latch for \"r\[39\]\" at ALU_64.vhd(37)" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180114 "|datapathfew|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[40\] ALU_64.vhd(37) " "Inferred latch for \"r\[40\]\" at ALU_64.vhd(37)" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180114 "|datapathfew|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[41\] ALU_64.vhd(37) " "Inferred latch for \"r\[41\]\" at ALU_64.vhd(37)" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180114 "|datapathfew|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[42\] ALU_64.vhd(37) " "Inferred latch for \"r\[42\]\" at ALU_64.vhd(37)" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180114 "|datapathfew|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[43\] ALU_64.vhd(37) " "Inferred latch for \"r\[43\]\" at ALU_64.vhd(37)" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180114 "|datapathfew|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[44\] ALU_64.vhd(37) " "Inferred latch for \"r\[44\]\" at ALU_64.vhd(37)" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180114 "|datapathfew|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[45\] ALU_64.vhd(37) " "Inferred latch for \"r\[45\]\" at ALU_64.vhd(37)" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180114 "|datapathfew|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[46\] ALU_64.vhd(37) " "Inferred latch for \"r\[46\]\" at ALU_64.vhd(37)" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180114 "|datapathfew|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[47\] ALU_64.vhd(37) " "Inferred latch for \"r\[47\]\" at ALU_64.vhd(37)" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180114 "|datapathfew|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[48\] ALU_64.vhd(37) " "Inferred latch for \"r\[48\]\" at ALU_64.vhd(37)" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180114 "|datapathfew|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[49\] ALU_64.vhd(37) " "Inferred latch for \"r\[49\]\" at ALU_64.vhd(37)" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180114 "|datapathfew|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[50\] ALU_64.vhd(37) " "Inferred latch for \"r\[50\]\" at ALU_64.vhd(37)" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180114 "|datapathfew|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[51\] ALU_64.vhd(37) " "Inferred latch for \"r\[51\]\" at ALU_64.vhd(37)" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180114 "|datapathfew|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[52\] ALU_64.vhd(37) " "Inferred latch for \"r\[52\]\" at ALU_64.vhd(37)" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180114 "|datapathfew|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[53\] ALU_64.vhd(37) " "Inferred latch for \"r\[53\]\" at ALU_64.vhd(37)" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180114 "|datapathfew|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[54\] ALU_64.vhd(37) " "Inferred latch for \"r\[54\]\" at ALU_64.vhd(37)" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180114 "|datapathfew|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[55\] ALU_64.vhd(37) " "Inferred latch for \"r\[55\]\" at ALU_64.vhd(37)" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180114 "|datapathfew|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[56\] ALU_64.vhd(37) " "Inferred latch for \"r\[56\]\" at ALU_64.vhd(37)" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180114 "|datapathfew|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[57\] ALU_64.vhd(37) " "Inferred latch for \"r\[57\]\" at ALU_64.vhd(37)" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180114 "|datapathfew|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[58\] ALU_64.vhd(37) " "Inferred latch for \"r\[58\]\" at ALU_64.vhd(37)" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180114 "|datapathfew|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[59\] ALU_64.vhd(37) " "Inferred latch for \"r\[59\]\" at ALU_64.vhd(37)" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180114 "|datapathfew|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[60\] ALU_64.vhd(37) " "Inferred latch for \"r\[60\]\" at ALU_64.vhd(37)" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180114 "|datapathfew|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[61\] ALU_64.vhd(37) " "Inferred latch for \"r\[61\]\" at ALU_64.vhd(37)" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180114 "|datapathfew|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[62\] ALU_64.vhd(37) " "Inferred latch for \"r\[62\]\" at ALU_64.vhd(37)" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180114 "|datapathfew|ALU_64:u5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[63\] ALU_64.vhd(37) " "Inferred latch for \"r\[63\]\" at ALU_64.vhd(37)" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180114 "|datapathfew|ALU_64:u5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub ALU_64:u5\|addsub:U1 " "Elaborating entity \"addsub\" for hierarchy \"ALU_64:u5\|addsub:U1\"" {  } { { "../../../../lab2/ALU_64.vhd" "U1" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588238180114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder ALU_64:u5\|addsub:U1\|fulladder:\\FA:0:U1 " "Elaborating entity \"fulladder\" for hierarchy \"ALU_64:u5\|addsub:U1\|fulladder:\\FA:0:U1\"" {  } { { "../../../../lab2/addsub.vhd" "\\FA:0:U1" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/addsub.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588238180114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logicShift ALU_64:u5\|logicShift:U3 " "Elaborating entity \"logicShift\" for hierarchy \"ALU_64:u5\|logicShift:U3\"" {  } { { "../../../../lab2/ALU_64.vhd" "U3" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588238180395 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "R logicShift.vhd(19) " "VHDL Process Statement warning at logicShift.vhd(19): inferring latch(es) for signal or variable \"R\", which holds its previous value in one or more paths through the process" {  } { { "../../../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588238180395 "|datapathfew|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[0\] logicShift.vhd(19) " "Inferred latch for \"R\[0\]\" at logicShift.vhd(19)" {  } { { "../../../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180395 "|datapathfew|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[1\] logicShift.vhd(19) " "Inferred latch for \"R\[1\]\" at logicShift.vhd(19)" {  } { { "../../../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180395 "|datapathfew|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[2\] logicShift.vhd(19) " "Inferred latch for \"R\[2\]\" at logicShift.vhd(19)" {  } { { "../../../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180395 "|datapathfew|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[3\] logicShift.vhd(19) " "Inferred latch for \"R\[3\]\" at logicShift.vhd(19)" {  } { { "../../../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180395 "|datapathfew|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[4\] logicShift.vhd(19) " "Inferred latch for \"R\[4\]\" at logicShift.vhd(19)" {  } { { "../../../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180395 "|datapathfew|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[5\] logicShift.vhd(19) " "Inferred latch for \"R\[5\]\" at logicShift.vhd(19)" {  } { { "../../../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180395 "|datapathfew|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[6\] logicShift.vhd(19) " "Inferred latch for \"R\[6\]\" at logicShift.vhd(19)" {  } { { "../../../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180395 "|datapathfew|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[7\] logicShift.vhd(19) " "Inferred latch for \"R\[7\]\" at logicShift.vhd(19)" {  } { { "../../../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180395 "|datapathfew|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[8\] logicShift.vhd(19) " "Inferred latch for \"R\[8\]\" at logicShift.vhd(19)" {  } { { "../../../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180395 "|datapathfew|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[9\] logicShift.vhd(19) " "Inferred latch for \"R\[9\]\" at logicShift.vhd(19)" {  } { { "../../../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180395 "|datapathfew|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[10\] logicShift.vhd(19) " "Inferred latch for \"R\[10\]\" at logicShift.vhd(19)" {  } { { "../../../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180395 "|datapathfew|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[11\] logicShift.vhd(19) " "Inferred latch for \"R\[11\]\" at logicShift.vhd(19)" {  } { { "../../../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180395 "|datapathfew|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[12\] logicShift.vhd(19) " "Inferred latch for \"R\[12\]\" at logicShift.vhd(19)" {  } { { "../../../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180395 "|datapathfew|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[13\] logicShift.vhd(19) " "Inferred latch for \"R\[13\]\" at logicShift.vhd(19)" {  } { { "../../../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180395 "|datapathfew|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[14\] logicShift.vhd(19) " "Inferred latch for \"R\[14\]\" at logicShift.vhd(19)" {  } { { "../../../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180395 "|datapathfew|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[15\] logicShift.vhd(19) " "Inferred latch for \"R\[15\]\" at logicShift.vhd(19)" {  } { { "../../../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180395 "|datapathfew|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[16\] logicShift.vhd(19) " "Inferred latch for \"R\[16\]\" at logicShift.vhd(19)" {  } { { "../../../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180395 "|datapathfew|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[17\] logicShift.vhd(19) " "Inferred latch for \"R\[17\]\" at logicShift.vhd(19)" {  } { { "../../../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180395 "|datapathfew|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[18\] logicShift.vhd(19) " "Inferred latch for \"R\[18\]\" at logicShift.vhd(19)" {  } { { "../../../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180395 "|datapathfew|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[19\] logicShift.vhd(19) " "Inferred latch for \"R\[19\]\" at logicShift.vhd(19)" {  } { { "../../../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180395 "|datapathfew|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[20\] logicShift.vhd(19) " "Inferred latch for \"R\[20\]\" at logicShift.vhd(19)" {  } { { "../../../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180395 "|datapathfew|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[21\] logicShift.vhd(19) " "Inferred latch for \"R\[21\]\" at logicShift.vhd(19)" {  } { { "../../../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180395 "|datapathfew|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[22\] logicShift.vhd(19) " "Inferred latch for \"R\[22\]\" at logicShift.vhd(19)" {  } { { "../../../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180395 "|datapathfew|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[23\] logicShift.vhd(19) " "Inferred latch for \"R\[23\]\" at logicShift.vhd(19)" {  } { { "../../../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180395 "|datapathfew|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[24\] logicShift.vhd(19) " "Inferred latch for \"R\[24\]\" at logicShift.vhd(19)" {  } { { "../../../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180395 "|datapathfew|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[25\] logicShift.vhd(19) " "Inferred latch for \"R\[25\]\" at logicShift.vhd(19)" {  } { { "../../../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180395 "|datapathfew|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[26\] logicShift.vhd(19) " "Inferred latch for \"R\[26\]\" at logicShift.vhd(19)" {  } { { "../../../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180395 "|datapathfew|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[27\] logicShift.vhd(19) " "Inferred latch for \"R\[27\]\" at logicShift.vhd(19)" {  } { { "../../../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180395 "|datapathfew|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[28\] logicShift.vhd(19) " "Inferred latch for \"R\[28\]\" at logicShift.vhd(19)" {  } { { "../../../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180395 "|datapathfew|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[29\] logicShift.vhd(19) " "Inferred latch for \"R\[29\]\" at logicShift.vhd(19)" {  } { { "../../../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180395 "|datapathfew|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[30\] logicShift.vhd(19) " "Inferred latch for \"R\[30\]\" at logicShift.vhd(19)" {  } { { "../../../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180395 "|datapathfew|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[31\] logicShift.vhd(19) " "Inferred latch for \"R\[31\]\" at logicShift.vhd(19)" {  } { { "../../../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180395 "|datapathfew|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[32\] logicShift.vhd(19) " "Inferred latch for \"R\[32\]\" at logicShift.vhd(19)" {  } { { "../../../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180395 "|datapathfew|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[33\] logicShift.vhd(19) " "Inferred latch for \"R\[33\]\" at logicShift.vhd(19)" {  } { { "../../../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180395 "|datapathfew|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[34\] logicShift.vhd(19) " "Inferred latch for \"R\[34\]\" at logicShift.vhd(19)" {  } { { "../../../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180395 "|datapathfew|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[35\] logicShift.vhd(19) " "Inferred latch for \"R\[35\]\" at logicShift.vhd(19)" {  } { { "../../../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180395 "|datapathfew|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[36\] logicShift.vhd(19) " "Inferred latch for \"R\[36\]\" at logicShift.vhd(19)" {  } { { "../../../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180395 "|datapathfew|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[37\] logicShift.vhd(19) " "Inferred latch for \"R\[37\]\" at logicShift.vhd(19)" {  } { { "../../../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180395 "|datapathfew|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[38\] logicShift.vhd(19) " "Inferred latch for \"R\[38\]\" at logicShift.vhd(19)" {  } { { "../../../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180395 "|datapathfew|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[39\] logicShift.vhd(19) " "Inferred latch for \"R\[39\]\" at logicShift.vhd(19)" {  } { { "../../../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180395 "|datapathfew|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[40\] logicShift.vhd(19) " "Inferred latch for \"R\[40\]\" at logicShift.vhd(19)" {  } { { "../../../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180395 "|datapathfew|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[41\] logicShift.vhd(19) " "Inferred latch for \"R\[41\]\" at logicShift.vhd(19)" {  } { { "../../../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180395 "|datapathfew|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[42\] logicShift.vhd(19) " "Inferred latch for \"R\[42\]\" at logicShift.vhd(19)" {  } { { "../../../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180395 "|datapathfew|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[43\] logicShift.vhd(19) " "Inferred latch for \"R\[43\]\" at logicShift.vhd(19)" {  } { { "../../../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180395 "|datapathfew|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[44\] logicShift.vhd(19) " "Inferred latch for \"R\[44\]\" at logicShift.vhd(19)" {  } { { "../../../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180395 "|datapathfew|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[45\] logicShift.vhd(19) " "Inferred latch for \"R\[45\]\" at logicShift.vhd(19)" {  } { { "../../../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180395 "|datapathfew|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[46\] logicShift.vhd(19) " "Inferred latch for \"R\[46\]\" at logicShift.vhd(19)" {  } { { "../../../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180395 "|datapathfew|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[47\] logicShift.vhd(19) " "Inferred latch for \"R\[47\]\" at logicShift.vhd(19)" {  } { { "../../../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180395 "|datapathfew|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[48\] logicShift.vhd(19) " "Inferred latch for \"R\[48\]\" at logicShift.vhd(19)" {  } { { "../../../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180395 "|datapathfew|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[49\] logicShift.vhd(19) " "Inferred latch for \"R\[49\]\" at logicShift.vhd(19)" {  } { { "../../../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180395 "|datapathfew|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[50\] logicShift.vhd(19) " "Inferred latch for \"R\[50\]\" at logicShift.vhd(19)" {  } { { "../../../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180395 "|datapathfew|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[51\] logicShift.vhd(19) " "Inferred latch for \"R\[51\]\" at logicShift.vhd(19)" {  } { { "../../../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180395 "|datapathfew|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[52\] logicShift.vhd(19) " "Inferred latch for \"R\[52\]\" at logicShift.vhd(19)" {  } { { "../../../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180395 "|datapathfew|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[53\] logicShift.vhd(19) " "Inferred latch for \"R\[53\]\" at logicShift.vhd(19)" {  } { { "../../../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180395 "|datapathfew|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[54\] logicShift.vhd(19) " "Inferred latch for \"R\[54\]\" at logicShift.vhd(19)" {  } { { "../../../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180395 "|datapathfew|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[55\] logicShift.vhd(19) " "Inferred latch for \"R\[55\]\" at logicShift.vhd(19)" {  } { { "../../../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180395 "|datapathfew|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[56\] logicShift.vhd(19) " "Inferred latch for \"R\[56\]\" at logicShift.vhd(19)" {  } { { "../../../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180395 "|datapathfew|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[57\] logicShift.vhd(19) " "Inferred latch for \"R\[57\]\" at logicShift.vhd(19)" {  } { { "../../../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180395 "|datapathfew|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[58\] logicShift.vhd(19) " "Inferred latch for \"R\[58\]\" at logicShift.vhd(19)" {  } { { "../../../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180395 "|datapathfew|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[59\] logicShift.vhd(19) " "Inferred latch for \"R\[59\]\" at logicShift.vhd(19)" {  } { { "../../../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180395 "|datapathfew|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[60\] logicShift.vhd(19) " "Inferred latch for \"R\[60\]\" at logicShift.vhd(19)" {  } { { "../../../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180395 "|datapathfew|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[61\] logicShift.vhd(19) " "Inferred latch for \"R\[61\]\" at logicShift.vhd(19)" {  } { { "../../../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180395 "|datapathfew|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[62\] logicShift.vhd(19) " "Inferred latch for \"R\[62\]\" at logicShift.vhd(19)" {  } { { "../../../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180395 "|datapathfew|ALU_64:u5|logicShift:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[63\] logicShift.vhd(19) " "Inferred latch for \"R\[63\]\" at logicShift.vhd(19)" {  } { { "../../../../lab2/logicShift.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/logicShift.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180395 "|datapathfew|ALU_64:u5|logicShift:U3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem data_mem:u6 " "Elaborating entity \"data_mem\" for hierarchy \"data_mem:u6\"" {  } { { "datapathfew.vhd" "u6" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588238180411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_mem:u6\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_mem:u6\|altsyncram:altsyncram_component\"" {  } { { "../../../../lab4/data_mem.vhd" "altsyncram_component" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588238180442 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_mem:u6\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_mem:u6\|altsyncram:altsyncram_component\"" {  } { { "../../../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588238180458 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_mem:u6\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_mem:u6\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238180458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238180458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238180458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238180458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238180458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238180458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238180458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238180458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238180458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238180458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238180458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238180458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238180458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238180458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238180458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238180458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238180458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238180458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238180458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238180458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file data_mem.mif " "Parameter \"init_file\" = \"data_mem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238180458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238180458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238180458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238180458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238180458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238180458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238180458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238180458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238180458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238180458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238180458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238180458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238180458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238180458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238180458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238180458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238180458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238180458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238180458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238180458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238180458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238180458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238180458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238180458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238180458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238180458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238180458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238180458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238180458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238180458 ""}  } { { "../../../../lab4/data_mem.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/data_mem.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588238180458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ess3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ess3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ess3 " "Found entity 1: altsyncram_ess3" {  } { { "db/altsyncram_ess3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/db/altsyncram_ess3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588238180551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ess3 data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated " "Elaborating entity \"altsyncram_ess3\" for hierarchy \"data_mem:u6\|altsyncram:altsyncram_component\|altsyncram_ess3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588238180567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:u7 " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:u7\"" {  } { { "datapathfew.vhd" "u7" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588238180895 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clr control_unit.vhd(18) " "VHDL Process Statement warning at control_unit.vhd(18): signal \"clr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../../../lab4/control_unit/control_unit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/control_unit/control_unit.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588238180911 "|datapathfew|control_unit:u7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_control ALU_control:u8 " "Elaborating entity \"ALU_control\" for hierarchy \"ALU_control:u8\"" {  } { { "datapathfew.vhd" "u8" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588238180911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_reg IF_reg:u9 " "Elaborating entity \"IF_reg\" for hierarchy \"IF_reg:u9\"" {  } { { "datapathfew.vhd" "u9" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588238180911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RD_reg RD_reg:u10 " "Elaborating entity \"RD_reg\" for hierarchy \"RD_reg:u10\"" {  } { { "datapathfew.vhd" "u10" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588238180926 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "staystall RD_reg.vhd(39) " "VHDL Process Statement warning at RD_reg.vhd(39): signal \"staystall\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../RD_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/RD_reg.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588238180926 "|datapathfew|RD_reg:u10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_RD_reg control_RD_reg:u11 " "Elaborating entity \"control_RD_reg\" for hierarchy \"control_RD_reg:u11\"" {  } { { "datapathfew.vhd" "u11" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588238180926 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "staystall control_RD_reg.vhd(26) " "VHDL Process Statement warning at control_RD_reg.vhd(26): signal \"staystall\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../control_RD_reg.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/control_RD_reg.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588238180926 "|datapathfew|control_RD_reg:u11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXE_reg EXE_reg:u12 " "Elaborating entity \"EXE_reg\" for hierarchy \"EXE_reg:u12\"" {  } { { "datapathfew.vhd" "u12" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588238180942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_reg MEM_reg:u14 " "Elaborating entity \"MEM_reg\" for hierarchy \"MEM_reg:u14\"" {  } { { "datapathfew.vhd" "u14" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588238180942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwarding_unit forwarding_unit:u15 " "Elaborating entity \"forwarding_unit\" for hierarchy \"forwarding_unit:u15\"" {  } { { "datapathfew.vhd" "u15" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588238180942 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "fwdA forwarding_unit.vhd(17) " "VHDL Process Statement warning at forwarding_unit.vhd(17): inferring latch(es) for signal or variable \"fwdA\", which holds its previous value in one or more paths through the process" {  } { { "../../../datapath2/forwarding_unit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/forwarding_unit.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588238180958 "|datapathfew|forwarding_unit:u15"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "fwdB forwarding_unit.vhd(34) " "VHDL Process Statement warning at forwarding_unit.vhd(34): inferring latch(es) for signal or variable \"fwdB\", which holds its previous value in one or more paths through the process" {  } { { "../../../datapath2/forwarding_unit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/forwarding_unit.vhd" 34 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588238180958 "|datapathfew|forwarding_unit:u15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fwdB\[0\] forwarding_unit.vhd(34) " "Inferred latch for \"fwdB\[0\]\" at forwarding_unit.vhd(34)" {  } { { "../../../datapath2/forwarding_unit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/forwarding_unit.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180958 "|datapathfew|forwarding_unit:u15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fwdB\[1\] forwarding_unit.vhd(34) " "Inferred latch for \"fwdB\[1\]\" at forwarding_unit.vhd(34)" {  } { { "../../../datapath2/forwarding_unit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/forwarding_unit.vhd" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180958 "|datapathfew|forwarding_unit:u15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fwdA\[0\] forwarding_unit.vhd(17) " "Inferred latch for \"fwdA\[0\]\" at forwarding_unit.vhd(17)" {  } { { "../../../datapath2/forwarding_unit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/forwarding_unit.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180958 "|datapathfew|forwarding_unit:u15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fwdA\[1\] forwarding_unit.vhd(17) " "Inferred latch for \"fwdA\[1\]\" at forwarding_unit.vhd(17)" {  } { { "../../../datapath2/forwarding_unit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/datapath2/forwarding_unit.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180958 "|datapathfew|forwarding_unit:u15"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "static_prediction_unit static_prediction_unit:u16 " "Elaborating entity \"static_prediction_unit\" for hierarchy \"static_prediction_unit:u16\"" {  } { { "datapathfew.vhd" "u16" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588238180973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_branch ALU_branch:u17 " "Elaborating entity \"ALU_branch\" for hierarchy \"ALU_branch:u17\"" {  } { { "datapathfew.vhd" "u17" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588238180989 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "diff ALU_branch.vhd(45) " "VHDL Process Statement warning at ALU_branch.vhd(45): signal \"diff\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/ALU_branch.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588238180989 "|datapathfew|ALU_branch:u17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "diffout ALU_branch.vhd(52) " "VHDL Process Statement warning at ALU_branch.vhd(52): signal \"diffout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/ALU_branch.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588238180989 "|datapathfew|ALU_branch:u17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r ALU_branch.vhd(54) " "VHDL Process Statement warning at ALU_branch.vhd(54): signal \"r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/ALU_branch.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588238180989 "|datapathfew|ALU_branch:u17"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r ALU_branch.vhd(59) " "VHDL Process Statement warning at ALU_branch.vhd(59): signal \"r\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/ALU_branch.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1588238180989 "|datapathfew|ALU_branch:u17"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r ALU_branch.vhd(38) " "VHDL Process Statement warning at ALU_branch.vhd(38): inferring latch(es) for signal or variable \"r\", which holds its previous value in one or more paths through the process" {  } { { "../../ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588238180989 "|datapathfew|ALU_branch:u17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[0\] ALU_branch.vhd(38) " "Inferred latch for \"r\[0\]\" at ALU_branch.vhd(38)" {  } { { "../../ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180989 "|datapathfew|ALU_branch:u17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[1\] ALU_branch.vhd(38) " "Inferred latch for \"r\[1\]\" at ALU_branch.vhd(38)" {  } { { "../../ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180989 "|datapathfew|ALU_branch:u17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[2\] ALU_branch.vhd(38) " "Inferred latch for \"r\[2\]\" at ALU_branch.vhd(38)" {  } { { "../../ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180989 "|datapathfew|ALU_branch:u17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[3\] ALU_branch.vhd(38) " "Inferred latch for \"r\[3\]\" at ALU_branch.vhd(38)" {  } { { "../../ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180989 "|datapathfew|ALU_branch:u17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[4\] ALU_branch.vhd(38) " "Inferred latch for \"r\[4\]\" at ALU_branch.vhd(38)" {  } { { "../../ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180989 "|datapathfew|ALU_branch:u17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[5\] ALU_branch.vhd(38) " "Inferred latch for \"r\[5\]\" at ALU_branch.vhd(38)" {  } { { "../../ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180989 "|datapathfew|ALU_branch:u17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[6\] ALU_branch.vhd(38) " "Inferred latch for \"r\[6\]\" at ALU_branch.vhd(38)" {  } { { "../../ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180989 "|datapathfew|ALU_branch:u17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[7\] ALU_branch.vhd(38) " "Inferred latch for \"r\[7\]\" at ALU_branch.vhd(38)" {  } { { "../../ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180989 "|datapathfew|ALU_branch:u17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[8\] ALU_branch.vhd(38) " "Inferred latch for \"r\[8\]\" at ALU_branch.vhd(38)" {  } { { "../../ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180989 "|datapathfew|ALU_branch:u17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[9\] ALU_branch.vhd(38) " "Inferred latch for \"r\[9\]\" at ALU_branch.vhd(38)" {  } { { "../../ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180989 "|datapathfew|ALU_branch:u17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[10\] ALU_branch.vhd(38) " "Inferred latch for \"r\[10\]\" at ALU_branch.vhd(38)" {  } { { "../../ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180989 "|datapathfew|ALU_branch:u17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[11\] ALU_branch.vhd(38) " "Inferred latch for \"r\[11\]\" at ALU_branch.vhd(38)" {  } { { "../../ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180989 "|datapathfew|ALU_branch:u17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[12\] ALU_branch.vhd(38) " "Inferred latch for \"r\[12\]\" at ALU_branch.vhd(38)" {  } { { "../../ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180989 "|datapathfew|ALU_branch:u17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[13\] ALU_branch.vhd(38) " "Inferred latch for \"r\[13\]\" at ALU_branch.vhd(38)" {  } { { "../../ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180989 "|datapathfew|ALU_branch:u17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[14\] ALU_branch.vhd(38) " "Inferred latch for \"r\[14\]\" at ALU_branch.vhd(38)" {  } { { "../../ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180989 "|datapathfew|ALU_branch:u17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[15\] ALU_branch.vhd(38) " "Inferred latch for \"r\[15\]\" at ALU_branch.vhd(38)" {  } { { "../../ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180989 "|datapathfew|ALU_branch:u17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[16\] ALU_branch.vhd(38) " "Inferred latch for \"r\[16\]\" at ALU_branch.vhd(38)" {  } { { "../../ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180989 "|datapathfew|ALU_branch:u17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[17\] ALU_branch.vhd(38) " "Inferred latch for \"r\[17\]\" at ALU_branch.vhd(38)" {  } { { "../../ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180989 "|datapathfew|ALU_branch:u17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[18\] ALU_branch.vhd(38) " "Inferred latch for \"r\[18\]\" at ALU_branch.vhd(38)" {  } { { "../../ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180989 "|datapathfew|ALU_branch:u17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[19\] ALU_branch.vhd(38) " "Inferred latch for \"r\[19\]\" at ALU_branch.vhd(38)" {  } { { "../../ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180989 "|datapathfew|ALU_branch:u17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[20\] ALU_branch.vhd(38) " "Inferred latch for \"r\[20\]\" at ALU_branch.vhd(38)" {  } { { "../../ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180989 "|datapathfew|ALU_branch:u17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[21\] ALU_branch.vhd(38) " "Inferred latch for \"r\[21\]\" at ALU_branch.vhd(38)" {  } { { "../../ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180989 "|datapathfew|ALU_branch:u17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[22\] ALU_branch.vhd(38) " "Inferred latch for \"r\[22\]\" at ALU_branch.vhd(38)" {  } { { "../../ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180989 "|datapathfew|ALU_branch:u17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[23\] ALU_branch.vhd(38) " "Inferred latch for \"r\[23\]\" at ALU_branch.vhd(38)" {  } { { "../../ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180989 "|datapathfew|ALU_branch:u17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[24\] ALU_branch.vhd(38) " "Inferred latch for \"r\[24\]\" at ALU_branch.vhd(38)" {  } { { "../../ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180989 "|datapathfew|ALU_branch:u17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[25\] ALU_branch.vhd(38) " "Inferred latch for \"r\[25\]\" at ALU_branch.vhd(38)" {  } { { "../../ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180989 "|datapathfew|ALU_branch:u17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[26\] ALU_branch.vhd(38) " "Inferred latch for \"r\[26\]\" at ALU_branch.vhd(38)" {  } { { "../../ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180989 "|datapathfew|ALU_branch:u17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[27\] ALU_branch.vhd(38) " "Inferred latch for \"r\[27\]\" at ALU_branch.vhd(38)" {  } { { "../../ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180989 "|datapathfew|ALU_branch:u17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[28\] ALU_branch.vhd(38) " "Inferred latch for \"r\[28\]\" at ALU_branch.vhd(38)" {  } { { "../../ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180989 "|datapathfew|ALU_branch:u17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[29\] ALU_branch.vhd(38) " "Inferred latch for \"r\[29\]\" at ALU_branch.vhd(38)" {  } { { "../../ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180989 "|datapathfew|ALU_branch:u17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[30\] ALU_branch.vhd(38) " "Inferred latch for \"r\[30\]\" at ALU_branch.vhd(38)" {  } { { "../../ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180989 "|datapathfew|ALU_branch:u17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[31\] ALU_branch.vhd(38) " "Inferred latch for \"r\[31\]\" at ALU_branch.vhd(38)" {  } { { "../../ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180989 "|datapathfew|ALU_branch:u17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[32\] ALU_branch.vhd(38) " "Inferred latch for \"r\[32\]\" at ALU_branch.vhd(38)" {  } { { "../../ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180989 "|datapathfew|ALU_branch:u17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[33\] ALU_branch.vhd(38) " "Inferred latch for \"r\[33\]\" at ALU_branch.vhd(38)" {  } { { "../../ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180989 "|datapathfew|ALU_branch:u17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[34\] ALU_branch.vhd(38) " "Inferred latch for \"r\[34\]\" at ALU_branch.vhd(38)" {  } { { "../../ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180989 "|datapathfew|ALU_branch:u17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[35\] ALU_branch.vhd(38) " "Inferred latch for \"r\[35\]\" at ALU_branch.vhd(38)" {  } { { "../../ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180989 "|datapathfew|ALU_branch:u17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[36\] ALU_branch.vhd(38) " "Inferred latch for \"r\[36\]\" at ALU_branch.vhd(38)" {  } { { "../../ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180989 "|datapathfew|ALU_branch:u17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[37\] ALU_branch.vhd(38) " "Inferred latch for \"r\[37\]\" at ALU_branch.vhd(38)" {  } { { "../../ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180989 "|datapathfew|ALU_branch:u17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[38\] ALU_branch.vhd(38) " "Inferred latch for \"r\[38\]\" at ALU_branch.vhd(38)" {  } { { "../../ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180989 "|datapathfew|ALU_branch:u17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[39\] ALU_branch.vhd(38) " "Inferred latch for \"r\[39\]\" at ALU_branch.vhd(38)" {  } { { "../../ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180989 "|datapathfew|ALU_branch:u17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[40\] ALU_branch.vhd(38) " "Inferred latch for \"r\[40\]\" at ALU_branch.vhd(38)" {  } { { "../../ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180989 "|datapathfew|ALU_branch:u17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[41\] ALU_branch.vhd(38) " "Inferred latch for \"r\[41\]\" at ALU_branch.vhd(38)" {  } { { "../../ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180989 "|datapathfew|ALU_branch:u17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[42\] ALU_branch.vhd(38) " "Inferred latch for \"r\[42\]\" at ALU_branch.vhd(38)" {  } { { "../../ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180989 "|datapathfew|ALU_branch:u17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[43\] ALU_branch.vhd(38) " "Inferred latch for \"r\[43\]\" at ALU_branch.vhd(38)" {  } { { "../../ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180989 "|datapathfew|ALU_branch:u17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[44\] ALU_branch.vhd(38) " "Inferred latch for \"r\[44\]\" at ALU_branch.vhd(38)" {  } { { "../../ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180989 "|datapathfew|ALU_branch:u17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[45\] ALU_branch.vhd(38) " "Inferred latch for \"r\[45\]\" at ALU_branch.vhd(38)" {  } { { "../../ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180989 "|datapathfew|ALU_branch:u17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[46\] ALU_branch.vhd(38) " "Inferred latch for \"r\[46\]\" at ALU_branch.vhd(38)" {  } { { "../../ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180989 "|datapathfew|ALU_branch:u17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[47\] ALU_branch.vhd(38) " "Inferred latch for \"r\[47\]\" at ALU_branch.vhd(38)" {  } { { "../../ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180989 "|datapathfew|ALU_branch:u17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[48\] ALU_branch.vhd(38) " "Inferred latch for \"r\[48\]\" at ALU_branch.vhd(38)" {  } { { "../../ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180989 "|datapathfew|ALU_branch:u17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[49\] ALU_branch.vhd(38) " "Inferred latch for \"r\[49\]\" at ALU_branch.vhd(38)" {  } { { "../../ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180989 "|datapathfew|ALU_branch:u17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[50\] ALU_branch.vhd(38) " "Inferred latch for \"r\[50\]\" at ALU_branch.vhd(38)" {  } { { "../../ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180989 "|datapathfew|ALU_branch:u17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[51\] ALU_branch.vhd(38) " "Inferred latch for \"r\[51\]\" at ALU_branch.vhd(38)" {  } { { "../../ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180989 "|datapathfew|ALU_branch:u17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[52\] ALU_branch.vhd(38) " "Inferred latch for \"r\[52\]\" at ALU_branch.vhd(38)" {  } { { "../../ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180989 "|datapathfew|ALU_branch:u17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[53\] ALU_branch.vhd(38) " "Inferred latch for \"r\[53\]\" at ALU_branch.vhd(38)" {  } { { "../../ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180989 "|datapathfew|ALU_branch:u17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[54\] ALU_branch.vhd(38) " "Inferred latch for \"r\[54\]\" at ALU_branch.vhd(38)" {  } { { "../../ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180989 "|datapathfew|ALU_branch:u17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[55\] ALU_branch.vhd(38) " "Inferred latch for \"r\[55\]\" at ALU_branch.vhd(38)" {  } { { "../../ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180989 "|datapathfew|ALU_branch:u17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[56\] ALU_branch.vhd(38) " "Inferred latch for \"r\[56\]\" at ALU_branch.vhd(38)" {  } { { "../../ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180989 "|datapathfew|ALU_branch:u17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[57\] ALU_branch.vhd(38) " "Inferred latch for \"r\[57\]\" at ALU_branch.vhd(38)" {  } { { "../../ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180989 "|datapathfew|ALU_branch:u17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[58\] ALU_branch.vhd(38) " "Inferred latch for \"r\[58\]\" at ALU_branch.vhd(38)" {  } { { "../../ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180989 "|datapathfew|ALU_branch:u17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[59\] ALU_branch.vhd(38) " "Inferred latch for \"r\[59\]\" at ALU_branch.vhd(38)" {  } { { "../../ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180989 "|datapathfew|ALU_branch:u17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[60\] ALU_branch.vhd(38) " "Inferred latch for \"r\[60\]\" at ALU_branch.vhd(38)" {  } { { "../../ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180989 "|datapathfew|ALU_branch:u17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[61\] ALU_branch.vhd(38) " "Inferred latch for \"r\[61\]\" at ALU_branch.vhd(38)" {  } { { "../../ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180989 "|datapathfew|ALU_branch:u17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[62\] ALU_branch.vhd(38) " "Inferred latch for \"r\[62\]\" at ALU_branch.vhd(38)" {  } { { "../../ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180989 "|datapathfew|ALU_branch:u17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[63\] ALU_branch.vhd(38) " "Inferred latch for \"r\[63\]\" at ALU_branch.vhd(38)" {  } { { "../../ALU_branch.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/ALU_branch.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238180989 "|datapathfew|ALU_branch:u17"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "early_forwarding_unit early_forwarding_unit:u18 " "Elaborating entity \"early_forwarding_unit\" for hierarchy \"early_forwarding_unit:u18\"" {  } { { "datapathfew.vhd" "u18" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588238181145 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "fwdA early_forwarding_unit.vhd(17) " "VHDL Process Statement warning at early_forwarding_unit.vhd(17): inferring latch(es) for signal or variable \"fwdA\", which holds its previous value in one or more paths through the process" {  } { { "../../early_forwarding_unit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/early_forwarding_unit.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588238181145 "|datapathfew|early_forwarding_unit:u18"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "fwdB early_forwarding_unit.vhd(36) " "VHDL Process Statement warning at early_forwarding_unit.vhd(36): inferring latch(es) for signal or variable \"fwdB\", which holds its previous value in one or more paths through the process" {  } { { "../../early_forwarding_unit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/early_forwarding_unit.vhd" 36 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1588238181145 "|datapathfew|early_forwarding_unit:u18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fwdB\[0\] early_forwarding_unit.vhd(36) " "Inferred latch for \"fwdB\[0\]\" at early_forwarding_unit.vhd(36)" {  } { { "../../early_forwarding_unit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/early_forwarding_unit.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238181145 "|datapathfew|early_forwarding_unit:u18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fwdB\[1\] early_forwarding_unit.vhd(36) " "Inferred latch for \"fwdB\[1\]\" at early_forwarding_unit.vhd(36)" {  } { { "../../early_forwarding_unit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/early_forwarding_unit.vhd" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238181145 "|datapathfew|early_forwarding_unit:u18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fwdA\[0\] early_forwarding_unit.vhd(17) " "Inferred latch for \"fwdA\[0\]\" at early_forwarding_unit.vhd(17)" {  } { { "../../early_forwarding_unit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/early_forwarding_unit.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238181145 "|datapathfew|early_forwarding_unit:u18"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fwdA\[1\] early_forwarding_unit.vhd(17) " "Inferred latch for \"fwdA\[1\]\" at early_forwarding_unit.vhd(17)" {  } { { "../../early_forwarding_unit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/early_forwarding_unit.vhd" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238181145 "|datapathfew|early_forwarding_unit:u18"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[0\] " "LATCH primitive \"ALU_64:u5\|r\[0\]\" is permanently enabled" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588238183395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[63\] " "LATCH primitive \"ALU_64:u5\|r\[63\]\" is permanently enabled" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588238183395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[62\] " "LATCH primitive \"ALU_64:u5\|r\[62\]\" is permanently enabled" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588238183395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[61\] " "LATCH primitive \"ALU_64:u5\|r\[61\]\" is permanently enabled" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588238183395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[60\] " "LATCH primitive \"ALU_64:u5\|r\[60\]\" is permanently enabled" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588238183395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[59\] " "LATCH primitive \"ALU_64:u5\|r\[59\]\" is permanently enabled" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588238183395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[58\] " "LATCH primitive \"ALU_64:u5\|r\[58\]\" is permanently enabled" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588238183395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[57\] " "LATCH primitive \"ALU_64:u5\|r\[57\]\" is permanently enabled" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588238183395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[56\] " "LATCH primitive \"ALU_64:u5\|r\[56\]\" is permanently enabled" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588238183395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[55\] " "LATCH primitive \"ALU_64:u5\|r\[55\]\" is permanently enabled" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588238183395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[54\] " "LATCH primitive \"ALU_64:u5\|r\[54\]\" is permanently enabled" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588238183395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[53\] " "LATCH primitive \"ALU_64:u5\|r\[53\]\" is permanently enabled" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588238183395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[52\] " "LATCH primitive \"ALU_64:u5\|r\[52\]\" is permanently enabled" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588238183395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[51\] " "LATCH primitive \"ALU_64:u5\|r\[51\]\" is permanently enabled" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588238183395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[50\] " "LATCH primitive \"ALU_64:u5\|r\[50\]\" is permanently enabled" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588238183395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[49\] " "LATCH primitive \"ALU_64:u5\|r\[49\]\" is permanently enabled" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588238183395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[48\] " "LATCH primitive \"ALU_64:u5\|r\[48\]\" is permanently enabled" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588238183395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[47\] " "LATCH primitive \"ALU_64:u5\|r\[47\]\" is permanently enabled" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588238183395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[46\] " "LATCH primitive \"ALU_64:u5\|r\[46\]\" is permanently enabled" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588238183395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[45\] " "LATCH primitive \"ALU_64:u5\|r\[45\]\" is permanently enabled" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588238183395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[44\] " "LATCH primitive \"ALU_64:u5\|r\[44\]\" is permanently enabled" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588238183395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[43\] " "LATCH primitive \"ALU_64:u5\|r\[43\]\" is permanently enabled" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588238183395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[42\] " "LATCH primitive \"ALU_64:u5\|r\[42\]\" is permanently enabled" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588238183395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[41\] " "LATCH primitive \"ALU_64:u5\|r\[41\]\" is permanently enabled" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588238183395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[40\] " "LATCH primitive \"ALU_64:u5\|r\[40\]\" is permanently enabled" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588238183395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[39\] " "LATCH primitive \"ALU_64:u5\|r\[39\]\" is permanently enabled" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588238183395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[38\] " "LATCH primitive \"ALU_64:u5\|r\[38\]\" is permanently enabled" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588238183395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[37\] " "LATCH primitive \"ALU_64:u5\|r\[37\]\" is permanently enabled" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588238183395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[36\] " "LATCH primitive \"ALU_64:u5\|r\[36\]\" is permanently enabled" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588238183395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[35\] " "LATCH primitive \"ALU_64:u5\|r\[35\]\" is permanently enabled" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588238183395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[34\] " "LATCH primitive \"ALU_64:u5\|r\[34\]\" is permanently enabled" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588238183395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[33\] " "LATCH primitive \"ALU_64:u5\|r\[33\]\" is permanently enabled" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588238183395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[32\] " "LATCH primitive \"ALU_64:u5\|r\[32\]\" is permanently enabled" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588238183395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[31\] " "LATCH primitive \"ALU_64:u5\|r\[31\]\" is permanently enabled" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588238183395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[30\] " "LATCH primitive \"ALU_64:u5\|r\[30\]\" is permanently enabled" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588238183395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[29\] " "LATCH primitive \"ALU_64:u5\|r\[29\]\" is permanently enabled" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588238183395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[28\] " "LATCH primitive \"ALU_64:u5\|r\[28\]\" is permanently enabled" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588238183395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[27\] " "LATCH primitive \"ALU_64:u5\|r\[27\]\" is permanently enabled" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588238183395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[26\] " "LATCH primitive \"ALU_64:u5\|r\[26\]\" is permanently enabled" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588238183395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[25\] " "LATCH primitive \"ALU_64:u5\|r\[25\]\" is permanently enabled" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588238183395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[24\] " "LATCH primitive \"ALU_64:u5\|r\[24\]\" is permanently enabled" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588238183395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[23\] " "LATCH primitive \"ALU_64:u5\|r\[23\]\" is permanently enabled" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588238183395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[22\] " "LATCH primitive \"ALU_64:u5\|r\[22\]\" is permanently enabled" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588238183395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[21\] " "LATCH primitive \"ALU_64:u5\|r\[21\]\" is permanently enabled" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588238183395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[20\] " "LATCH primitive \"ALU_64:u5\|r\[20\]\" is permanently enabled" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588238183395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[19\] " "LATCH primitive \"ALU_64:u5\|r\[19\]\" is permanently enabled" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588238183395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[18\] " "LATCH primitive \"ALU_64:u5\|r\[18\]\" is permanently enabled" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588238183395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[17\] " "LATCH primitive \"ALU_64:u5\|r\[17\]\" is permanently enabled" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588238183395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[16\] " "LATCH primitive \"ALU_64:u5\|r\[16\]\" is permanently enabled" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588238183395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[15\] " "LATCH primitive \"ALU_64:u5\|r\[15\]\" is permanently enabled" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588238183395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[14\] " "LATCH primitive \"ALU_64:u5\|r\[14\]\" is permanently enabled" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588238183395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[13\] " "LATCH primitive \"ALU_64:u5\|r\[13\]\" is permanently enabled" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588238183395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[12\] " "LATCH primitive \"ALU_64:u5\|r\[12\]\" is permanently enabled" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588238183395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[11\] " "LATCH primitive \"ALU_64:u5\|r\[11\]\" is permanently enabled" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588238183395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[10\] " "LATCH primitive \"ALU_64:u5\|r\[10\]\" is permanently enabled" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588238183395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[9\] " "LATCH primitive \"ALU_64:u5\|r\[9\]\" is permanently enabled" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588238183395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[8\] " "LATCH primitive \"ALU_64:u5\|r\[8\]\" is permanently enabled" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588238183395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[7\] " "LATCH primitive \"ALU_64:u5\|r\[7\]\" is permanently enabled" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588238183395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[6\] " "LATCH primitive \"ALU_64:u5\|r\[6\]\" is permanently enabled" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588238183395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[5\] " "LATCH primitive \"ALU_64:u5\|r\[5\]\" is permanently enabled" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588238183395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[4\] " "LATCH primitive \"ALU_64:u5\|r\[4\]\" is permanently enabled" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588238183395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[3\] " "LATCH primitive \"ALU_64:u5\|r\[3\]\" is permanently enabled" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588238183395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[2\] " "LATCH primitive \"ALU_64:u5\|r\[2\]\" is permanently enabled" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588238183395 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU_64:u5\|r\[1\] " "LATCH primitive \"ALU_64:u5\|r\[1\]\" is permanently enabled" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588238183395 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "register_file:u3\|registers_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"register_file:u3\|registers_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588238185082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588238185082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588238185082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588238185082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588238185082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588238185082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588238185082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588238185082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588238185082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588238185082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588238185082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588238185082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588238185082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588238185082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588238185082 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1588238185082 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "register_file:u3\|registers_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"register_file:u3\|registers_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588238185082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588238185082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588238185082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588238185082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588238185082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588238185082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588238185082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588238185082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588238185082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588238185082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588238185082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588238185082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588238185082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588238185082 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1588238185082 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1588238185082 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1588238185082 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "register_file:u3\|altsyncram:registers_rtl_0 " "Elaborated megafunction instantiation \"register_file:u3\|altsyncram:registers_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588238185223 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "register_file:u3\|altsyncram:registers_rtl_0 " "Instantiated megafunction \"register_file:u3\|altsyncram:registers_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238185223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 64 " "Parameter \"WIDTH_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238185223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238185223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238185223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 64 " "Parameter \"WIDTH_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238185223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238185223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238185223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238185223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238185223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238185223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238185223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238185223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238185223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238185223 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588238185223 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588238185223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_osg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_osg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_osg1 " "Found entity 1: altsyncram_osg1" {  } { { "db/altsyncram_osg1.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/db/altsyncram_osg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588238185301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238185301 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1588238186132 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "sel " "Latch sel has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA funky3\[2\] " "Ports D and ENA on the latch are fed by the same signal funky3\[2\]" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 570 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588238186538 ""}  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 455 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588238186538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|opcode\[0\] " "Latch risc_v_decoder:u2\|opcode\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/db/altsyncram_79s3.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588238186538 ""}  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588238186538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|opcode\[2\] " "Latch risc_v_decoder:u2\|opcode\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/db/altsyncram_79s3.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588238186538 ""}  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588238186538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|opcode\[1\] " "Latch risc_v_decoder:u2\|opcode\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[1\] " "Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[1\]" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/db/altsyncram_79s3.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588238186538 ""}  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588238186538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|opcode\[3\] " "Latch risc_v_decoder:u2\|opcode\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[3\] " "Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[3\]" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/db/altsyncram_79s3.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588238186538 ""}  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588238186538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|opcode\[4\] " "Latch risc_v_decoder:u2\|opcode\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[4\] " "Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[4\]" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/db/altsyncram_79s3.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588238186538 ""}  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588238186538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|opcode\[5\] " "Latch risc_v_decoder:u2\|opcode\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[5\] " "Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[5\]" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/db/altsyncram_79s3.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588238186538 ""}  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588238186538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|opcode\[6\] " "Latch risc_v_decoder:u2\|opcode\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[6\] " "Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[6\]" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/db/altsyncram_79s3.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588238186538 ""}  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588238186538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|immediate\[0\] " "Latch risc_v_decoder:u2\|immediate\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/db/altsyncram_79s3.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588238186538 ""}  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588238186538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|immediate\[1\] " "Latch risc_v_decoder:u2\|immediate\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/db/altsyncram_79s3.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588238186538 ""}  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588238186538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|immediate\[2\] " "Latch risc_v_decoder:u2\|immediate\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/db/altsyncram_79s3.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588238186538 ""}  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588238186538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|immediate\[3\] " "Latch risc_v_decoder:u2\|immediate\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/db/altsyncram_79s3.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588238186538 ""}  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588238186538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|immediate\[4\] " "Latch risc_v_decoder:u2\|immediate\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/db/altsyncram_79s3.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588238186538 ""}  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588238186538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|immediate\[5\] " "Latch risc_v_decoder:u2\|immediate\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/db/altsyncram_79s3.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588238186538 ""}  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588238186538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|immediate\[6\] " "Latch risc_v_decoder:u2\|immediate\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/db/altsyncram_79s3.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588238186538 ""}  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588238186538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|immediate\[7\] " "Latch risc_v_decoder:u2\|immediate\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/db/altsyncram_79s3.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588238186538 ""}  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588238186538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|rs2\[4\] " "Latch risc_v_decoder:u2\|rs2\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/db/altsyncram_79s3.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588238186538 ""}  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588238186538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|rs2\[3\] " "Latch risc_v_decoder:u2\|rs2\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/db/altsyncram_79s3.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588238186538 ""}  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588238186538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|rs2\[2\] " "Latch risc_v_decoder:u2\|rs2\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/db/altsyncram_79s3.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588238186538 ""}  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588238186538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|rs2\[1\] " "Latch risc_v_decoder:u2\|rs2\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/db/altsyncram_79s3.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588238186538 ""}  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588238186538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|rs2\[0\] " "Latch risc_v_decoder:u2\|rs2\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/db/altsyncram_79s3.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588238186538 ""}  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588238186538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|immediate\[8\] " "Latch risc_v_decoder:u2\|immediate\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/db/altsyncram_79s3.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588238186538 ""}  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588238186538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|immediate\[9\] " "Latch risc_v_decoder:u2\|immediate\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/db/altsyncram_79s3.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588238186538 ""}  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588238186538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|immediate\[10\] " "Latch risc_v_decoder:u2\|immediate\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/db/altsyncram_79s3.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588238186538 ""}  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588238186538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|immediate\[11\] " "Latch risc_v_decoder:u2\|immediate\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/db/altsyncram_79s3.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588238186538 ""}  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588238186538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|immediate\[12\] " "Latch risc_v_decoder:u2\|immediate\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/db/altsyncram_79s3.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588238186538 ""}  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588238186538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|immediate\[13\] " "Latch risc_v_decoder:u2\|immediate\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/db/altsyncram_79s3.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588238186538 ""}  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588238186538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|immediate\[14\] " "Latch risc_v_decoder:u2\|immediate\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/db/altsyncram_79s3.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588238186538 ""}  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588238186538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|immediate\[15\] " "Latch risc_v_decoder:u2\|immediate\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/db/altsyncram_79s3.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588238186538 ""}  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588238186538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|immediate\[16\] " "Latch risc_v_decoder:u2\|immediate\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/db/altsyncram_79s3.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588238186538 ""}  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588238186538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|immediate\[17\] " "Latch risc_v_decoder:u2\|immediate\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/db/altsyncram_79s3.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588238186538 ""}  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588238186538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|immediate\[18\] " "Latch risc_v_decoder:u2\|immediate\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/db/altsyncram_79s3.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588238186538 ""}  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588238186538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|immediate\[19\] " "Latch risc_v_decoder:u2\|immediate\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/db/altsyncram_79s3.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588238186538 ""}  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588238186538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|immediate\[20\] " "Latch risc_v_decoder:u2\|immediate\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/db/altsyncram_79s3.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588238186538 ""}  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588238186538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|immediate\[21\] " "Latch risc_v_decoder:u2\|immediate\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/db/altsyncram_79s3.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588238186538 ""}  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588238186538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|immediate\[22\] " "Latch risc_v_decoder:u2\|immediate\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/db/altsyncram_79s3.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588238186538 ""}  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588238186538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|immediate\[23\] " "Latch risc_v_decoder:u2\|immediate\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/db/altsyncram_79s3.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588238186538 ""}  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588238186538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|immediate\[24\] " "Latch risc_v_decoder:u2\|immediate\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/db/altsyncram_79s3.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588238186538 ""}  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588238186538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|immediate\[25\] " "Latch risc_v_decoder:u2\|immediate\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/db/altsyncram_79s3.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588238186538 ""}  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588238186538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|immediate\[26\] " "Latch risc_v_decoder:u2\|immediate\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/db/altsyncram_79s3.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588238186538 ""}  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588238186538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|immediate\[27\] " "Latch risc_v_decoder:u2\|immediate\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/db/altsyncram_79s3.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588238186538 ""}  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588238186538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|immediate\[28\] " "Latch risc_v_decoder:u2\|immediate\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/db/altsyncram_79s3.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588238186538 ""}  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588238186538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|immediate\[29\] " "Latch risc_v_decoder:u2\|immediate\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/db/altsyncram_79s3.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588238186538 ""}  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588238186538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|immediate\[30\] " "Latch risc_v_decoder:u2\|immediate\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/db/altsyncram_79s3.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588238186538 ""}  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588238186538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|rd\[0\] " "Latch risc_v_decoder:u2\|rd\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/db/altsyncram_79s3.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588238186538 ""}  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588238186538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|rd\[1\] " "Latch risc_v_decoder:u2\|rd\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/db/altsyncram_79s3.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588238186538 ""}  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588238186538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|rd\[2\] " "Latch risc_v_decoder:u2\|rd\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/db/altsyncram_79s3.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588238186538 ""}  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588238186538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|rd\[3\] " "Latch risc_v_decoder:u2\|rd\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/db/altsyncram_79s3.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588238186538 ""}  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588238186538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|rd\[4\] " "Latch risc_v_decoder:u2\|rd\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/db/altsyncram_79s3.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588238186538 ""}  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588238186538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|funct7\[6\] " "Latch risc_v_decoder:u2\|funct7\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/db/altsyncram_79s3.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588238186538 ""}  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588238186538 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|funct7\[5\] " "Latch risc_v_decoder:u2\|funct7\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/db/altsyncram_79s3.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588238186554 ""}  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588238186554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|funct7\[4\] " "Latch risc_v_decoder:u2\|funct7\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/db/altsyncram_79s3.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588238186554 ""}  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588238186554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|funct7\[3\] " "Latch risc_v_decoder:u2\|funct7\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/db/altsyncram_79s3.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588238186554 ""}  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588238186554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|funct7\[2\] " "Latch risc_v_decoder:u2\|funct7\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/db/altsyncram_79s3.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588238186554 ""}  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588238186554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|funct7\[1\] " "Latch risc_v_decoder:u2\|funct7\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/db/altsyncram_79s3.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588238186554 ""}  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588238186554 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "risc_v_decoder:u2\|funct7\[0\] " "Latch risc_v_decoder:u2\|funct7\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/db/altsyncram_79s3.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1588238186554 ""}  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1588238186554 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "addr1\[0\] GND " "Pin \"addr1\[0\]\" is stuck at GND" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588238195745 "|datapathfew|addr1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr1\[1\] GND " "Pin \"addr1\[1\]\" is stuck at GND" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588238195745 "|datapathfew|addr1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr1\[2\] GND " "Pin \"addr1\[2\]\" is stuck at GND" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588238195745 "|datapathfew|addr1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr1\[3\] GND " "Pin \"addr1\[3\]\" is stuck at GND" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588238195745 "|datapathfew|addr1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr1\[4\] GND " "Pin \"addr1\[4\]\" is stuck at GND" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588238195745 "|datapathfew|addr1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr1\[5\] GND " "Pin \"addr1\[5\]\" is stuck at GND" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588238195745 "|datapathfew|addr1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr1\[6\] GND " "Pin \"addr1\[6\]\" is stuck at GND" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588238195745 "|datapathfew|addr1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "addr1\[7\] GND " "Pin \"addr1\[7\]\" is stuck at GND" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588238195745 "|datapathfew|addr1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pctempo\[0\] GND " "Pin \"pctempo\[0\]\" is stuck at GND" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588238195745 "|datapathfew|pctempo[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pctempo\[1\] GND " "Pin \"pctempo\[1\]\" is stuck at GND" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588238195745 "|datapathfew|pctempo[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pctempo\[2\] GND " "Pin \"pctempo\[2\]\" is stuck at GND" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588238195745 "|datapathfew|pctempo[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pctempo\[3\] GND " "Pin \"pctempo\[3\]\" is stuck at GND" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588238195745 "|datapathfew|pctempo[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pctempo\[4\] GND " "Pin \"pctempo\[4\]\" is stuck at GND" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588238195745 "|datapathfew|pctempo[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pctempo\[5\] GND " "Pin \"pctempo\[5\]\" is stuck at GND" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588238195745 "|datapathfew|pctempo[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pctempo\[6\] GND " "Pin \"pctempo\[6\]\" is stuck at GND" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588238195745 "|datapathfew|pctempo[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "pctempo\[7\] GND " "Pin \"pctempo\[7\]\" is stuck at GND" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588238195745 "|datapathfew|pctempo[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1588238195745 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1588238196339 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1588238205979 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588238205979 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6479 " "Implemented 6479 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1588238207182 ""} { "Info" "ICUT_CUT_TM_OPINS" "367 " "Implemented 367 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1588238207182 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5885 " "Implemented 5885 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1588238207182 ""} { "Info" "ICUT_CUT_TM_RAMS" "224 " "Implemented 224 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1588238207182 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1588238207182 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 275 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 275 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4884 " "Peak virtual memory: 4884 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588238207307 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 30 02:16:47 2020 " "Processing ended: Thu Apr 30 02:16:47 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588238207307 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588238207307 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588238207307 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1588238207307 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1588238210229 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588238210245 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 30 02:16:48 2020 " "Processing started: Thu Apr 30 02:16:48 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588238210245 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1588238210245 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off datapathfew -c datapathfew " "Command: quartus_fit --read_settings_files=off --write_settings_files=off datapathfew -c datapathfew" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1588238210245 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1588238210698 ""}
{ "Info" "0" "" "Project  = datapathfew" {  } {  } 0 0 "Project  = datapathfew" 0 0 "Fitter" 0 0 1588238210698 ""}
{ "Info" "0" "" "Revision = datapathfew" {  } {  } 0 0 "Revision = datapathfew" 0 0 "Fitter" 0 0 1588238210698 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1588238210979 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1588238210979 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "datapathfew EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"datapathfew\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1588238211057 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1588238211213 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1588238211213 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0 " "Atom \"instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1588238211291 "|datapathfew|instruction_fetch:u1|inst_mem:u2|altsyncram:altsyncram_component|altsyncram_79s3:auto_generated|ram_block1a0"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1588238211291 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1588238212010 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1588238212041 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588238213182 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588238213182 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588238213182 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588238213182 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588238213182 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588238213182 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588238213182 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588238213182 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588238213182 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1588238213182 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/" { { 0 { 0 ""} 0 11361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1588238213198 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/" { { 0 { 0 ""} 0 11363 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1588238213198 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/" { { 0 { 0 ""} 0 11365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1588238213198 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/" { { 0 { 0 ""} 0 11367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1588238213198 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/" { { 0 { 0 ""} 0 11369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1588238213198 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1588238213198 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1588238213198 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1588238214182 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "370 370 " "No exact pin location assignment(s) for 370 pins of 370 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1588238215281 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "129 " "The Timing Analyzer is analyzing 129 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1588238216578 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "datapathfew.sdc " "Synopsys Design Constraints File file not found: 'datapathfew.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1588238216578 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1588238216578 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0~porta_address_reg0  to: u1\|u2\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[0\] " "From: instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0~porta_address_reg0  to: u1\|u2\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[0\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588238216609 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1588238216609 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1588238216656 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1588238216656 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1588238216656 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clock~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1588238217328 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "funky3\[1\] " "Destination node funky3\[1\]" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 570 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/" { { 0 { 0 ""} 0 2017 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588238217328 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "funky3\[2\] " "Destination node funky3\[2\]" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 570 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/" { { 0 { 0 ""} 0 2016 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588238217328 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a1 " "Destination node instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a1" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/db/altsyncram_79s3.tdf" 60 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/" { { 0 { 0 ""} 0 1582 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588238217328 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a2 " "Destination node instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a2" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/db/altsyncram_79s3.tdf" 84 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/" { { 0 { 0 ""} 0 1583 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588238217328 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a3 " "Destination node instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a3" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/db/altsyncram_79s3.tdf" 108 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/" { { 0 { 0 ""} 0 1584 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588238217328 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a4 " "Destination node instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/db/altsyncram_79s3.tdf" 132 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/" { { 0 { 0 ""} 0 1585 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588238217328 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a5 " "Destination node instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a5" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/db/altsyncram_79s3.tdf" 156 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/" { { 0 { 0 ""} 0 1586 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588238217328 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a6 " "Destination node instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a6" {  } { { "db/altsyncram_79s3.tdf" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/db/altsyncram_79s3.tdf" 180 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/" { { 0 { 0 ""} 0 1587 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588238217328 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1588238217328 ""}  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/" { { 0 { 0 ""} 0 11358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1588238217328 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clear~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clear~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1588238217328 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "herses\[61\]~0 " "Destination node herses\[61\]~0" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 199 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/" { { 0 { 0 ""} 0 2838 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588238217328 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "early_forwarding_unit:u18\|fwdA\[0\]~3 " "Destination node early_forwarding_unit:u18\|fwdA\[0\]~3" {  } { { "../../early_forwarding_unit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/early_forwarding_unit.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/" { { 0 { 0 ""} 0 2850 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588238217328 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "early_forwarding_unit:u18\|fwdA\[1\]~5 " "Destination node early_forwarding_unit:u18\|fwdA\[1\]~5" {  } { { "../../early_forwarding_unit.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/early_forwarding_unit.vhd" 17 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/" { { 0 { 0 ""} 0 2852 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588238217328 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "she\[61\] " "Destination node she\[61\]" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 414 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/" { { 0 { 0 ""} 0 1817 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588238217328 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hola\[61\] " "Destination node hola\[61\]" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 429 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/" { { 0 { 0 ""} 0 1881 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588238217328 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALU_control:u8\|Opcode\[1\]~2 " "Destination node ALU_control:u8\|Opcode\[1\]~2" {  } { { "../../../../lab4/ALU_control/ALU_control.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/ALU_control/ALU_control.vhd" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/" { { 0 { 0 ""} 0 2892 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588238217328 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALU_control:u8\|Opcode\[1\]~5 " "Destination node ALU_control:u8\|Opcode\[1\]~5" {  } { { "../../../../lab4/ALU_control/ALU_control.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/ALU_control/ALU_control.vhd" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/" { { 0 { 0 ""} 0 2895 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588238217328 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALU_64:u5\|r~188 " "Destination node ALU_64:u5\|r~188" {  } { { "../../../../lab2/ALU_64.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab2/ALU_64.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/" { { 0 { 0 ""} 0 2896 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588238217328 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALU_control:u8\|Opcode\[0\]~6 " "Destination node ALU_control:u8\|Opcode\[0\]~6" {  } { { "../../../../lab4/ALU_control/ALU_control.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab4/ALU_control/ALU_control.vhd" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/" { { 0 { 0 ""} 0 2898 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588238217328 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "herses\[2\]~1 " "Destination node herses\[2\]~1" {  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 199 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/" { { 0 { 0 ""} 0 2899 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588238217328 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1588238217328 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1588238217328 ""}  } { { "datapathfew.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/datapathfew.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/" { { 0 { 0 ""} 0 11356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1588238217328 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "risc_v_decoder:u2\|rs1\[4\]~1  " "Automatically promoted node risc_v_decoder:u2\|rs1\[4\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1588238217328 ""}  } { { "../../../../lab3/risc_v_decoder/risc_v_decoder.vhd" "" { Text "C:/Users/Correy/Desktop/directedStudies/lab3/risc_v_decoder/risc_v_decoder.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/" { { 0 { 0 ""} 0 7397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1588238217328 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1588238218390 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1588238218390 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1588238218390 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1588238218406 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1588238218406 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1588238218406 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1588238218421 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1588238218421 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1588238219077 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1588238219077 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1588238219077 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "368 unused 2.5V 1 367 0 " "Number of I/O pins in group: 368 (unused VREF, 2.5V VCCIO, 1 input, 367 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1588238219093 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1588238219093 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1588238219093 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1588238219093 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1588238219093 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1588238219093 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1588238219093 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1588238219093 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1588238219093 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1588238219093 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1588238219093 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1588238219093 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1588238219093 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588238220749 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1588238220765 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1588238224218 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588238226140 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1588238226234 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1588238267124 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:41 " "Fitter placement operations ending: elapsed time is 00:00:41" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588238267124 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1588238268890 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "40 X23_Y37 X33_Y48 " "Router estimated peak interconnect usage is 40% of the available device resources in the region that extends from location X23_Y37 to location X33_Y48" {  } { { "loc" "" { Generic "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/" { { 1 { 0 "Router estimated peak interconnect usage is 40% of the available device resources in the region that extends from location X23_Y37 to location X33_Y48"} { { 12 { 0 ""} 23 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1588238284485 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1588238284485 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1588238366503 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1588238488692 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1588238488692 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:03:36 " "Fitter routing operations ending: elapsed time is 00:03:36" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588238488700 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 14.67 " "Total time spent on timing analysis during the Fitter is 14.67 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1588238489028 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1588238489089 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1588238490306 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1588238490306 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1588238491398 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588238493528 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/output_files/datapathfew.fit.smsg " "Generated suppressed messages file C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/output_files/datapathfew.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1588238495846 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5834 " "Peak virtual memory: 5834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588238497953 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 30 02:21:37 2020 " "Processing ended: Thu Apr 30 02:21:37 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588238497953 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:49 " "Elapsed time: 00:04:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588238497953 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:45 " "Total CPU time (on all processors): 00:05:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588238497953 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1588238497953 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1588238499897 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588238499897 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 30 02:21:39 2020 " "Processing started: Thu Apr 30 02:21:39 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588238499897 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1588238499897 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off datapathfew -c datapathfew " "Command: quartus_asm --read_settings_files=off --write_settings_files=off datapathfew -c datapathfew" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1588238499897 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1588238500554 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1588238503974 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1588238504110 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4708 " "Peak virtual memory: 4708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588238504724 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 30 02:21:44 2020 " "Processing ended: Thu Apr 30 02:21:44 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588238504724 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588238504724 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588238504724 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1588238504724 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1588238505468 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1588238506801 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588238506817 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 30 02:21:46 2020 " "Processing started: Thu Apr 30 02:21:46 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588238506817 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1588238506817 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta datapathfew -c datapathfew " "Command: quartus_sta datapathfew -c datapathfew" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1588238506817 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1588238507063 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1588238507788 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1588238507788 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588238507835 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588238507835 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "129 " "The Timing Analyzer is analyzing 129 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1588238508505 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "datapathfew.sdc " "Synopsys Design Constraints File file not found: 'datapathfew.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1588238508709 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1588238508709 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1588238508709 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0~porta_address_reg0 instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0~porta_address_reg0 " "create_clock -period 1.000 -name instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0~porta_address_reg0 instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1588238508709 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clear clear " "create_clock -period 1.000 -name clear clear" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1588238508709 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name funky3\[0\] funky3\[0\] " "create_clock -period 1.000 -name funky3\[0\] funky3\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1588238508709 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1588238508709 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0~porta_address_reg0  to: u1\|u2\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[7\] " "From: instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0~porta_address_reg0  to: u1\|u2\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[7\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588238508725 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1588238508725 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1588238508740 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1588238508740 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1588238508740 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1588238508803 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1588238509274 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1588238509274 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -43.120 " "Worst-case setup slack is -43.120" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238509368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238509368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -43.120             -43.120 funky3\[0\]  " "  -43.120             -43.120 funky3\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238509368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -42.590           -1892.940 clear  " "  -42.590           -1892.940 clear " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238509368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -34.439           -3882.732 clock  " "  -34.439           -3882.732 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238509368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.218            -355.291 instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0~porta_address_reg0  " "   -8.218            -355.291 instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238509368 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588238509368 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.456 " "Worst-case hold slack is -3.456" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238509493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238509493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.456             -51.553 instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0~porta_address_reg0  " "   -3.456             -51.553 instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238509493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 clock  " "    0.354               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238509493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.571               0.000 funky3\[0\]  " "    0.571               0.000 funky3\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238509493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.971               0.000 clear  " "    1.971               0.000 clear " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238509493 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588238509493 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.749 " "Worst-case recovery slack is -3.749" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238509602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238509602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.749            -150.501 instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0~porta_address_reg0  " "   -3.749            -150.501 instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238509602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.192              -2.192 funky3\[0\]  " "   -2.192              -2.192 funky3\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238509602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084               0.000 clock  " "    0.084               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238509602 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588238509602 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.219 " "Worst-case removal slack is -0.219" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238509728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238509728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.219             -98.621 clock  " "   -0.219             -98.621 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238509728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.811               0.000 instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0~porta_address_reg0  " "    0.811               0.000 instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238509728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.119               0.000 funky3\[0\]  " "    1.119               0.000 funky3\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238509728 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588238509728 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238509737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238509737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -824.934 clock  " "   -3.000            -824.934 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238509737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 clear  " "   -3.000              -3.000 clear " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238509737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.367               0.000 instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0~porta_address_reg0  " "    0.367               0.000 instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238509737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.408               0.000 funky3\[0\]  " "    0.408               0.000 funky3\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238509737 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588238509737 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 42 synchronizer chains. " "Report Metastability: Found 42 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1588238510810 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1588238510810 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1588238510841 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1588238510873 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1588238512151 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0~porta_address_reg0  to: u1\|u2\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[7\] " "From: instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0~porta_address_reg0  to: u1\|u2\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[7\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588238512440 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1588238512440 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1588238512440 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1588238512677 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1588238512677 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -39.692 " "Worst-case setup slack is -39.692" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238512693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238512693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -39.692             -39.692 funky3\[0\]  " "  -39.692             -39.692 funky3\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238512693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -39.403           -1747.379 clear  " "  -39.403           -1747.379 clear " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238512693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -31.700           -3530.292 clock  " "  -31.700           -3530.292 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238512693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.820            -338.100 instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0~porta_address_reg0  " "   -7.820            -338.100 instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238512693 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588238512693 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.052 " "Worst-case hold slack is -3.052" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238512789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238512789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.052             -45.658 instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0~porta_address_reg0  " "   -3.052             -45.658 instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238512789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 clock  " "    0.313               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238512789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.523               0.000 funky3\[0\]  " "    0.523               0.000 funky3\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238512789 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.788               0.000 clear  " "    1.788               0.000 clear " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238512789 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588238512789 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.473 " "Worst-case recovery slack is -3.473" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238512805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238512805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.473            -138.613 instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0~porta_address_reg0  " "   -3.473            -138.613 instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238512805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.876              -1.876 funky3\[0\]  " "   -1.876              -1.876 funky3\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238512805 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.145               0.000 clock  " "    0.145               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238512805 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588238512805 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.241 " "Worst-case removal slack is -0.241" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238512836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238512836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.241             -97.776 clock  " "   -0.241             -97.776 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238512836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.017               0.000 funky3\[0\]  " "    1.017               0.000 funky3\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238512836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.126               0.000 instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0~porta_address_reg0  " "    1.126               0.000 instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238512836 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588238512836 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238512883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238512883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -823.262 clock  " "   -3.000            -823.262 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238512883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 clear  " "   -3.000              -3.000 clear " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238512883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.410               0.000 instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0~porta_address_reg0  " "    0.410               0.000 instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238512883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.413               0.000 funky3\[0\]  " "    0.413               0.000 funky3\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238512883 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588238512883 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 42 synchronizer chains. " "Report Metastability: Found 42 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1588238513805 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1588238513805 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1588238513821 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0~porta_address_reg0  to: u1\|u2\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[7\] " "From: instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0~porta_address_reg0  to: u1\|u2\|altsyncram_component\|auto_generated\|ram_block1a0\|portadataout\[7\]" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1588238514044 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1588238514044 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1588238514045 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1588238514142 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1588238514142 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -20.926 " "Worst-case setup slack is -20.926" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238514157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238514157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.926             -20.926 funky3\[0\]  " "  -20.926             -20.926 funky3\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238514157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.539            -911.426 clear  " "  -20.539            -911.426 clear " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238514157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.361           -1679.316 clock  " "  -16.361           -1679.316 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238514157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.134            -174.418 instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0~porta_address_reg0  " "   -4.134            -174.418 instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238514157 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588238514157 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.061 " "Worst-case hold slack is -2.061" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238514256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238514256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.061             -32.188 instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0~porta_address_reg0  " "   -2.061             -32.188 instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238514256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.141               0.000 clock  " "    0.141               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238514256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 funky3\[0\]  " "    0.201               0.000 funky3\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238514256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.970               0.000 clear  " "    0.970               0.000 clear " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238514256 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588238514256 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.365 " "Worst-case recovery slack is -2.365" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238514287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238514287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.365            -105.101 instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0~porta_address_reg0  " "   -2.365            -105.101 instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238514287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.881              -0.881 funky3\[0\]  " "   -0.881              -0.881 funky3\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238514287 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.071             -34.781 clock  " "   -0.071             -34.781 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238514287 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588238514287 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.116 " "Worst-case removal slack is -0.116" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238514303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238514303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.116             -57.965 clock  " "   -0.116             -57.965 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238514303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.651               0.000 funky3\[0\]  " "    0.651               0.000 funky3\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238514303 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.733               0.000 instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0~porta_address_reg0  " "    0.733               0.000 instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238514303 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588238514303 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238514334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238514334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -640.507 clock  " "   -3.000            -640.507 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238514334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 clear  " "   -3.000              -3.000 clear " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238514334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.163               0.000 instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0~porta_address_reg0  " "    0.163               0.000 instruction_fetch:u1\|inst_mem:u2\|altsyncram:altsyncram_component\|altsyncram_79s3:auto_generated\|ram_block1a0~porta_address_reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238514334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 funky3\[0\]  " "    0.417               0.000 funky3\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588238514334 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588238514334 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 42 synchronizer chains. " "Report Metastability: Found 42 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1588238515178 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1588238515178 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1588238516594 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1588238516816 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4910 " "Peak virtual memory: 4910 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588238517198 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 30 02:21:57 2020 " "Processing ended: Thu Apr 30 02:21:57 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588238517198 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588238517198 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588238517198 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1588238517198 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1588238519034 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588238519158 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 30 02:21:58 2020 " "Processing started: Thu Apr 30 02:21:58 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588238519158 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1588238519158 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off datapathfew -c datapathfew " "Command: quartus_eda --read_settings_files=off --write_settings_files=off datapathfew -c datapathfew" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1588238519158 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1588238520382 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "datapathfew_7_1200mv_85c_slow.vho C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/simulation/modelsim/ simulation " "Generated file datapathfew_7_1200mv_85c_slow.vho in folder \"C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1588238521770 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "datapathfew_7_1200mv_0c_slow.vho C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/simulation/modelsim/ simulation " "Generated file datapathfew_7_1200mv_0c_slow.vho in folder \"C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1588238522688 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "datapathfew_min_1200mv_0c_fast.vho C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/simulation/modelsim/ simulation " "Generated file datapathfew_min_1200mv_0c_fast.vho in folder \"C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1588238523593 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "datapathfew.vho C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/simulation/modelsim/ simulation " "Generated file datapathfew.vho in folder \"C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1588238524549 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "datapathfew_7_1200mv_85c_vhd_slow.sdo C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/simulation/modelsim/ simulation " "Generated file datapathfew_7_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1588238526086 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "datapathfew_7_1200mv_0c_vhd_slow.sdo C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/simulation/modelsim/ simulation " "Generated file datapathfew_7_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1588238527600 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "datapathfew_min_1200mv_0c_vhd_fast.sdo C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/simulation/modelsim/ simulation " "Generated file datapathfew_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1588238529087 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "datapathfew_vhd.sdo C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/simulation/modelsim/ simulation " "Generated file datapathfew_vhd.sdo in folder \"C:/Users/Correy/Desktop/directedStudies/final project/static_datapaths/experiment/fewbranches/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1588238530629 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4716 " "Peak virtual memory: 4716 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588238530793 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 30 02:22:10 2020 " "Processing ended: Thu Apr 30 02:22:10 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588238530793 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588238530793 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588238530793 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1588238530793 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 290 s " "Quartus Prime Full Compilation was successful. 0 errors, 290 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1588238531520 ""}
