// Seed: 700775803
module module_0 (
    output wor id_0,
    input tri id_1,
    output uwire id_2,
    output supply1 id_3,
    output supply1 id_4,
    input wire id_5,
    input tri1 id_6,
    input tri0 id_7,
    input wand id_8,
    input tri id_9,
    output supply0 id_10
    , id_17,
    input tri1 id_11,
    output uwire id_12,
    input tri1 id_13,
    input tri0 id_14,
    input supply0 id_15
);
  initial begin
    id_0 = ~id_8;
  end
endmodule
module module_1 (
    output wire id_0,
    input  wand id_1,
    output tri0 id_2
);
  assign id_2 = 1'h0;
  module_0(
      id_2, id_1, id_0, id_0, id_2, id_1, id_1, id_1, id_1, id_1, id_2, id_1, id_0, id_1, id_1, id_1
  );
endmodule
