;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* I2C */
I2C_bI2C_UDB_Shifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
I2C_bI2C_UDB_Shifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
I2C_bI2C_UDB_Shifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
I2C_bI2C_UDB_Shifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
I2C_bI2C_UDB_Shifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
I2C_bI2C_UDB_Shifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
I2C_bI2C_UDB_Shifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
I2C_bI2C_UDB_Shifter_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
I2C_bI2C_UDB_Shifter_u0__A0_REG EQU CYREG_B1_UDB04_A0
I2C_bI2C_UDB_Shifter_u0__A1_REG EQU CYREG_B1_UDB04_A1
I2C_bI2C_UDB_Shifter_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
I2C_bI2C_UDB_Shifter_u0__D0_REG EQU CYREG_B1_UDB04_D0
I2C_bI2C_UDB_Shifter_u0__D1_REG EQU CYREG_B1_UDB04_D1
I2C_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
I2C_bI2C_UDB_Shifter_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
I2C_bI2C_UDB_Shifter_u0__F0_REG EQU CYREG_B1_UDB04_F0
I2C_bI2C_UDB_Shifter_u0__F1_REG EQU CYREG_B1_UDB04_F1
I2C_bI2C_UDB_Shifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
I2C_bI2C_UDB_Shifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
I2C_bI2C_UDB_Slave_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
I2C_bI2C_UDB_Slave_BitCounter__CONTROL_REG EQU CYREG_B1_UDB11_CTL
I2C_bI2C_UDB_Slave_BitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB11_ST_CTL
I2C_bI2C_UDB_Slave_BitCounter__COUNT_REG EQU CYREG_B1_UDB11_CTL
I2C_bI2C_UDB_Slave_BitCounter__COUNT_ST_REG EQU CYREG_B1_UDB11_ST_CTL
I2C_bI2C_UDB_Slave_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
I2C_bI2C_UDB_Slave_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
I2C_bI2C_UDB_Slave_BitCounter__PERIOD_REG EQU CYREG_B1_UDB11_MSK
I2C_bI2C_UDB_Slave_BitCounter_ST__MASK_REG EQU CYREG_B1_UDB11_MSK
I2C_bI2C_UDB_Slave_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
I2C_bI2C_UDB_Slave_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
I2C_bI2C_UDB_Slave_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
I2C_bI2C_UDB_Slave_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB11_ST_CTL
I2C_bI2C_UDB_Slave_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB11_ST_CTL
I2C_bI2C_UDB_Slave_BitCounter_ST__STATUS_REG EQU CYREG_B1_UDB11_ST
I2C_bI2C_UDB_StsReg__0__MASK EQU 0x01
I2C_bI2C_UDB_StsReg__0__POS EQU 0
I2C_bI2C_UDB_StsReg__1__MASK EQU 0x02
I2C_bI2C_UDB_StsReg__1__POS EQU 1
I2C_bI2C_UDB_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
I2C_bI2C_UDB_StsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
I2C_bI2C_UDB_StsReg__3__MASK EQU 0x08
I2C_bI2C_UDB_StsReg__3__POS EQU 3
I2C_bI2C_UDB_StsReg__5__MASK EQU 0x20
I2C_bI2C_UDB_StsReg__5__POS EQU 5
I2C_bI2C_UDB_StsReg__MASK EQU 0x2B
I2C_bI2C_UDB_StsReg__MASK_REG EQU CYREG_B1_UDB08_MSK
I2C_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
I2C_bI2C_UDB_StsReg__STATUS_REG EQU CYREG_B1_UDB08_ST
I2C_bI2C_UDB_SyncCtl_CtrlReg__0__MASK EQU 0x01
I2C_bI2C_UDB_SyncCtl_CtrlReg__0__POS EQU 0
I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
I2C_bI2C_UDB_SyncCtl_CtrlReg__2__MASK EQU 0x04
I2C_bI2C_UDB_SyncCtl_CtrlReg__2__POS EQU 2
I2C_bI2C_UDB_SyncCtl_CtrlReg__3__MASK EQU 0x08
I2C_bI2C_UDB_SyncCtl_CtrlReg__3__POS EQU 3
I2C_bI2C_UDB_SyncCtl_CtrlReg__4__MASK EQU 0x10
I2C_bI2C_UDB_SyncCtl_CtrlReg__4__POS EQU 4
I2C_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
I2C_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B1_UDB04_CTL
I2C_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
I2C_bI2C_UDB_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B1_UDB04_CTL
I2C_bI2C_UDB_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
I2C_bI2C_UDB_SyncCtl_CtrlReg__MASK EQU 0x1D
I2C_bI2C_UDB_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
I2C_bI2C_UDB_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
I2C_bI2C_UDB_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B1_UDB04_MSK
I2C_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_I2C_IRQ__INTC_MASK EQU 0x01
I2C_I2C_IRQ__INTC_NUMBER EQU 0
I2C_I2C_IRQ__INTC_PRIOR_NUM EQU 0
I2C_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
I2C_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Rx_1 */
Rx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Rx_1__0__MASK EQU 0x40
Rx_1__0__PC EQU CYREG_PRT12_PC6
Rx_1__0__PORT EQU 12
Rx_1__0__SHIFT EQU 6
Rx_1__AG EQU CYREG_PRT12_AG
Rx_1__BIE EQU CYREG_PRT12_BIE
Rx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Rx_1__BYP EQU CYREG_PRT12_BYP
Rx_1__DM0 EQU CYREG_PRT12_DM0
Rx_1__DM1 EQU CYREG_PRT12_DM1
Rx_1__DM2 EQU CYREG_PRT12_DM2
Rx_1__DR EQU CYREG_PRT12_DR
Rx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Rx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Rx_1__MASK EQU 0x40
Rx_1__PORT EQU 12
Rx_1__PRT EQU CYREG_PRT12_PRT
Rx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Rx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Rx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Rx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Rx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Rx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Rx_1__PS EQU CYREG_PRT12_PS
Rx_1__SHIFT EQU 6
Rx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Rx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Rx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Rx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Rx_1__SLW EQU CYREG_PRT12_SLW

/* Tx_1 */
Tx_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Tx_1__0__MASK EQU 0x80
Tx_1__0__PC EQU CYREG_PRT12_PC7
Tx_1__0__PORT EQU 12
Tx_1__0__SHIFT EQU 7
Tx_1__AG EQU CYREG_PRT12_AG
Tx_1__BIE EQU CYREG_PRT12_BIE
Tx_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Tx_1__BYP EQU CYREG_PRT12_BYP
Tx_1__DM0 EQU CYREG_PRT12_DM0
Tx_1__DM1 EQU CYREG_PRT12_DM1
Tx_1__DM2 EQU CYREG_PRT12_DM2
Tx_1__DR EQU CYREG_PRT12_DR
Tx_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Tx_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Tx_1__MASK EQU 0x80
Tx_1__PORT EQU 12
Tx_1__PRT EQU CYREG_PRT12_PRT
Tx_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Tx_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Tx_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Tx_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Tx_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Tx_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Tx_1__PS EQU CYREG_PRT12_PS
Tx_1__SHIFT EQU 7
Tx_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Tx_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Tx_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Tx_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Tx_1__SLW EQU CYREG_PRT12_SLW

/* UART */
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB10_CTL
UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB10_CTL
UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB10_MSK
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB10_MSK
UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB10_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB10_ST_CTL
UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB10_ST
UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB09_A0
UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB09_A1
UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB09_D0
UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB09_D1
UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB09_F0
UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB09_F1
UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
UART_BUART_sRX_RxSts__3__MASK EQU 0x08
UART_BUART_sRX_RxSts__3__POS EQU 3
UART_BUART_sRX_RxSts__4__MASK EQU 0x10
UART_BUART_sRX_RxSts__4__POS EQU 4
UART_BUART_sRX_RxSts__5__MASK EQU 0x20
UART_BUART_sRX_RxSts__5__POS EQU 5
UART_BUART_sRX_RxSts__MASK EQU 0x38
UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB09_MSK
UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB09_ST
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB08_A0
UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB08_A1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB08_D0
UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB08_D1
UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB08_F0
UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB08_F1
UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB12_A0
UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB12_A1
UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB12_D0
UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB12_D1
UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB12_F0
UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB12_F1
UART_BUART_sTX_TxSts__0__MASK EQU 0x01
UART_BUART_sTX_TxSts__0__POS EQU 0
UART_BUART_sTX_TxSts__1__MASK EQU 0x02
UART_BUART_sTX_TxSts__1__POS EQU 1
UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
UART_BUART_sTX_TxSts__2__MASK EQU 0x04
UART_BUART_sTX_TxSts__2__POS EQU 2
UART_BUART_sTX_TxSts__3__MASK EQU 0x08
UART_BUART_sTX_TxSts__3__POS EQU 3
UART_BUART_sTX_TxSts__MASK EQU 0x0F
UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB12_MSK
UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB12_ST
UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
UART_IntClock__INDEX EQU 0x03
UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
UART_IntClock__PM_ACT_MSK EQU 0x08
UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
UART_IntClock__PM_STBY_MSK EQU 0x08

/* PWM_1 */
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB11_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB11_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB11_MSK
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
PWM_1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
PWM_1_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B0_UDB13_A0
PWM_1_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B0_UDB13_A1
PWM_1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
PWM_1_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B0_UDB13_D0
PWM_1_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B0_UDB13_D1
PWM_1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
PWM_1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
PWM_1_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B0_UDB13_F0
PWM_1_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B0_UDB13_F1
PWM_1_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
PWM_1_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL

/* Pin_1 */
Pin_1__0__INTTYPE EQU CYREG_PICU15_INTTYPE3
Pin_1__0__MASK EQU 0x08
Pin_1__0__PC EQU CYREG_IO_PC_PRT15_PC3
Pin_1__0__PORT EQU 15
Pin_1__0__SHIFT EQU 3
Pin_1__AG EQU CYREG_PRT15_AG
Pin_1__AMUX EQU CYREG_PRT15_AMUX
Pin_1__BIE EQU CYREG_PRT15_BIE
Pin_1__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Pin_1__BYP EQU CYREG_PRT15_BYP
Pin_1__CTL EQU CYREG_PRT15_CTL
Pin_1__DM0 EQU CYREG_PRT15_DM0
Pin_1__DM1 EQU CYREG_PRT15_DM1
Pin_1__DM2 EQU CYREG_PRT15_DM2
Pin_1__DR EQU CYREG_PRT15_DR
Pin_1__INP_DIS EQU CYREG_PRT15_INP_DIS
Pin_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Pin_1__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Pin_1__LCD_EN EQU CYREG_PRT15_LCD_EN
Pin_1__MASK EQU 0x08
Pin_1__PORT EQU 15
Pin_1__PRT EQU CYREG_PRT15_PRT
Pin_1__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Pin_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Pin_1__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Pin_1__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Pin_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Pin_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Pin_1__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Pin_1__PS EQU CYREG_PRT15_PS
Pin_1__SHIFT EQU 3
Pin_1__SLW EQU CYREG_PRT15_SLW

/* SCL_1 */
SCL_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
SCL_1__0__MASK EQU 0x01
SCL_1__0__PC EQU CYREG_PRT12_PC0
SCL_1__0__PORT EQU 12
SCL_1__0__SHIFT EQU 0
SCL_1__AG EQU CYREG_PRT12_AG
SCL_1__BIE EQU CYREG_PRT12_BIE
SCL_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SCL_1__BYP EQU CYREG_PRT12_BYP
SCL_1__DM0 EQU CYREG_PRT12_DM0
SCL_1__DM1 EQU CYREG_PRT12_DM1
SCL_1__DM2 EQU CYREG_PRT12_DM2
SCL_1__DR EQU CYREG_PRT12_DR
SCL_1__INP_DIS EQU CYREG_PRT12_INP_DIS
SCL_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SCL_1__MASK EQU 0x01
SCL_1__PORT EQU 12
SCL_1__PRT EQU CYREG_PRT12_PRT
SCL_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SCL_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SCL_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SCL_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SCL_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SCL_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SCL_1__PS EQU CYREG_PRT12_PS
SCL_1__SHIFT EQU 0
SCL_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SCL_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SCL_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SCL_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SCL_1__SLW EQU CYREG_PRT12_SLW

/* SDA_1 */
SDA_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
SDA_1__0__MASK EQU 0x02
SDA_1__0__PC EQU CYREG_PRT12_PC1
SDA_1__0__PORT EQU 12
SDA_1__0__SHIFT EQU 1
SDA_1__AG EQU CYREG_PRT12_AG
SDA_1__BIE EQU CYREG_PRT12_BIE
SDA_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
SDA_1__BYP EQU CYREG_PRT12_BYP
SDA_1__DM0 EQU CYREG_PRT12_DM0
SDA_1__DM1 EQU CYREG_PRT12_DM1
SDA_1__DM2 EQU CYREG_PRT12_DM2
SDA_1__DR EQU CYREG_PRT12_DR
SDA_1__INP_DIS EQU CYREG_PRT12_INP_DIS
SDA_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
SDA_1__MASK EQU 0x02
SDA_1__PORT EQU 12
SDA_1__PRT EQU CYREG_PRT12_PRT
SDA_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
SDA_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
SDA_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
SDA_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
SDA_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
SDA_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
SDA_1__PS EQU CYREG_PRT12_PS
SDA_1__SHIFT EQU 1
SDA_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
SDA_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
SDA_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
SDA_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
SDA_1__SLW EQU CYREG_PRT12_SLW

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x01
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x02
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x02

/* Clock_2 */
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x04
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x10
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x10

/* IR_puls */
IR_puls__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
IR_puls__0__MASK EQU 0x20
IR_puls__0__PC EQU CYREG_PRT2_PC5
IR_puls__0__PORT EQU 2
IR_puls__0__SHIFT EQU 5
IR_puls__AG EQU CYREG_PRT2_AG
IR_puls__AMUX EQU CYREG_PRT2_AMUX
IR_puls__BIE EQU CYREG_PRT2_BIE
IR_puls__BIT_MASK EQU CYREG_PRT2_BIT_MASK
IR_puls__BYP EQU CYREG_PRT2_BYP
IR_puls__CTL EQU CYREG_PRT2_CTL
IR_puls__DM0 EQU CYREG_PRT2_DM0
IR_puls__DM1 EQU CYREG_PRT2_DM1
IR_puls__DM2 EQU CYREG_PRT2_DM2
IR_puls__DR EQU CYREG_PRT2_DR
IR_puls__INP_DIS EQU CYREG_PRT2_INP_DIS
IR_puls__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
IR_puls__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
IR_puls__LCD_EN EQU CYREG_PRT2_LCD_EN
IR_puls__MASK EQU 0x20
IR_puls__PORT EQU 2
IR_puls__PRT EQU CYREG_PRT2_PRT
IR_puls__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
IR_puls__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
IR_puls__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
IR_puls__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
IR_puls__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
IR_puls__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
IR_puls__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
IR_puls__PS EQU CYREG_PRT2_PS
IR_puls__SHIFT EQU 5
IR_puls__SLW EQU CYREG_PRT2_SLW

/* pin_full */
pin_full__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
pin_full__0__MASK EQU 0x80
pin_full__0__PC EQU CYREG_PRT2_PC7
pin_full__0__PORT EQU 2
pin_full__0__SHIFT EQU 7
pin_full__AG EQU CYREG_PRT2_AG
pin_full__AMUX EQU CYREG_PRT2_AMUX
pin_full__BIE EQU CYREG_PRT2_BIE
pin_full__BIT_MASK EQU CYREG_PRT2_BIT_MASK
pin_full__BYP EQU CYREG_PRT2_BYP
pin_full__CTL EQU CYREG_PRT2_CTL
pin_full__DM0 EQU CYREG_PRT2_DM0
pin_full__DM1 EQU CYREG_PRT2_DM1
pin_full__DM2 EQU CYREG_PRT2_DM2
pin_full__DR EQU CYREG_PRT2_DR
pin_full__INP_DIS EQU CYREG_PRT2_INP_DIS
pin_full__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
pin_full__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
pin_full__LCD_EN EQU CYREG_PRT2_LCD_EN
pin_full__MASK EQU 0x80
pin_full__PORT EQU 2
pin_full__PRT EQU CYREG_PRT2_PRT
pin_full__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
pin_full__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
pin_full__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
pin_full__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
pin_full__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
pin_full__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
pin_full__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
pin_full__PS EQU CYREG_PRT2_PS
pin_full__SHIFT EQU 7
pin_full__SLW EQU CYREG_PRT2_SLW

/* Interrupt */
Interrupt__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
Interrupt__0__MASK EQU 0x04
Interrupt__0__PC EQU CYREG_PRT12_PC2
Interrupt__0__PORT EQU 12
Interrupt__0__SHIFT EQU 2
Interrupt__AG EQU CYREG_PRT12_AG
Interrupt__BIE EQU CYREG_PRT12_BIE
Interrupt__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Interrupt__BYP EQU CYREG_PRT12_BYP
Interrupt__DM0 EQU CYREG_PRT12_DM0
Interrupt__DM1 EQU CYREG_PRT12_DM1
Interrupt__DM2 EQU CYREG_PRT12_DM2
Interrupt__DR EQU CYREG_PRT12_DR
Interrupt__INP_DIS EQU CYREG_PRT12_INP_DIS
Interrupt__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Interrupt__MASK EQU 0x04
Interrupt__PORT EQU 12
Interrupt__PRT EQU CYREG_PRT12_PRT
Interrupt__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Interrupt__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Interrupt__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Interrupt__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Interrupt__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Interrupt__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Interrupt__PS EQU CYREG_PRT12_PS
Interrupt__SHIFT EQU 2
Interrupt__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Interrupt__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Interrupt__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Interrupt__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Interrupt__SLW EQU CYREG_PRT12_SLW

/* isr_timer */
isr_timer__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_timer__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_timer__INTC_MASK EQU 0x04
isr_timer__INTC_NUMBER EQU 2
isr_timer__INTC_PRIOR_NUM EQU 6
isr_timer__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
isr_timer__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_timer__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* pin_empty */
pin_empty__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
pin_empty__0__MASK EQU 0x40
pin_empty__0__PC EQU CYREG_PRT2_PC6
pin_empty__0__PORT EQU 2
pin_empty__0__SHIFT EQU 6
pin_empty__AG EQU CYREG_PRT2_AG
pin_empty__AMUX EQU CYREG_PRT2_AMUX
pin_empty__BIE EQU CYREG_PRT2_BIE
pin_empty__BIT_MASK EQU CYREG_PRT2_BIT_MASK
pin_empty__BYP EQU CYREG_PRT2_BYP
pin_empty__CTL EQU CYREG_PRT2_CTL
pin_empty__DM0 EQU CYREG_PRT2_DM0
pin_empty__DM1 EQU CYREG_PRT2_DM1
pin_empty__DM2 EQU CYREG_PRT2_DM2
pin_empty__DR EQU CYREG_PRT2_DR
pin_empty__INP_DIS EQU CYREG_PRT2_INP_DIS
pin_empty__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
pin_empty__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
pin_empty__LCD_EN EQU CYREG_PRT2_LCD_EN
pin_empty__MASK EQU 0x40
pin_empty__PORT EQU 2
pin_empty__PRT EQU CYREG_PRT2_PRT
pin_empty__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
pin_empty__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
pin_empty__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
pin_empty__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
pin_empty__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
pin_empty__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
pin_empty__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
pin_empty__PS EQU CYREG_PRT2_PS
pin_empty__SHIFT EQU 6
pin_empty__SLW EQU CYREG_PRT2_SLW

/* PhotoDiode */
PhotoDiode__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
PhotoDiode__0__MASK EQU 0x01
PhotoDiode__0__PC EQU CYREG_PRT0_PC0
PhotoDiode__0__PORT EQU 0
PhotoDiode__0__SHIFT EQU 0
PhotoDiode__AG EQU CYREG_PRT0_AG
PhotoDiode__AMUX EQU CYREG_PRT0_AMUX
PhotoDiode__BIE EQU CYREG_PRT0_BIE
PhotoDiode__BIT_MASK EQU CYREG_PRT0_BIT_MASK
PhotoDiode__BYP EQU CYREG_PRT0_BYP
PhotoDiode__CTL EQU CYREG_PRT0_CTL
PhotoDiode__DM0 EQU CYREG_PRT0_DM0
PhotoDiode__DM1 EQU CYREG_PRT0_DM1
PhotoDiode__DM2 EQU CYREG_PRT0_DM2
PhotoDiode__DR EQU CYREG_PRT0_DR
PhotoDiode__INP_DIS EQU CYREG_PRT0_INP_DIS
PhotoDiode__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
PhotoDiode__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
PhotoDiode__LCD_EN EQU CYREG_PRT0_LCD_EN
PhotoDiode__MASK EQU 0x01
PhotoDiode__PORT EQU 0
PhotoDiode__PRT EQU CYREG_PRT0_PRT
PhotoDiode__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
PhotoDiode__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
PhotoDiode__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
PhotoDiode__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
PhotoDiode__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
PhotoDiode__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
PhotoDiode__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
PhotoDiode__PS EQU CYREG_PRT0_PS
PhotoDiode__SHIFT EQU 0
PhotoDiode__SLW EQU CYREG_PRT0_SLW

/* Motor_Reg_1 */
Motor_Reg_1_Sync_ctrl_reg__0__MASK EQU 0x01
Motor_Reg_1_Sync_ctrl_reg__0__POS EQU 0
Motor_Reg_1_Sync_ctrl_reg__1__MASK EQU 0x02
Motor_Reg_1_Sync_ctrl_reg__1__POS EQU 1
Motor_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
Motor_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
Motor_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
Motor_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
Motor_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
Motor_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
Motor_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
Motor_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
Motor_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
Motor_Reg_1_Sync_ctrl_reg__2__MASK EQU 0x04
Motor_Reg_1_Sync_ctrl_reg__2__POS EQU 2
Motor_Reg_1_Sync_ctrl_reg__3__MASK EQU 0x08
Motor_Reg_1_Sync_ctrl_reg__3__POS EQU 3
Motor_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
Motor_Reg_1_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB13_CTL
Motor_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
Motor_Reg_1_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB13_CTL
Motor_Reg_1_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
Motor_Reg_1_Sync_ctrl_reg__MASK EQU 0x0F
Motor_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Motor_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Motor_Reg_1_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB13_MSK

/* Motor_Reg_2 */
Motor_Reg_2_Sync_ctrl_reg__0__MASK EQU 0x01
Motor_Reg_2_Sync_ctrl_reg__0__POS EQU 0
Motor_Reg_2_Sync_ctrl_reg__1__MASK EQU 0x02
Motor_Reg_2_Sync_ctrl_reg__1__POS EQU 1
Motor_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
Motor_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
Motor_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
Motor_Reg_2_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
Motor_Reg_2_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
Motor_Reg_2_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
Motor_Reg_2_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
Motor_Reg_2_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
Motor_Reg_2_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
Motor_Reg_2_Sync_ctrl_reg__2__MASK EQU 0x04
Motor_Reg_2_Sync_ctrl_reg__2__POS EQU 2
Motor_Reg_2_Sync_ctrl_reg__3__MASK EQU 0x08
Motor_Reg_2_Sync_ctrl_reg__3__POS EQU 3
Motor_Reg_2_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
Motor_Reg_2_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB10_CTL
Motor_Reg_2_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
Motor_Reg_2_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB10_CTL
Motor_Reg_2_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
Motor_Reg_2_Sync_ctrl_reg__MASK EQU 0x0F
Motor_Reg_2_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
Motor_Reg_2_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
Motor_Reg_2_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB10_MSK

/* Motor_Timer */
Motor_Timer_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
Motor_Timer_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
Motor_Timer_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
Motor_Timer_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
Motor_Timer_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
Motor_Timer_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
Motor_Timer_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
Motor_Timer_TimerHW__PER0 EQU CYREG_TMR0_PER0
Motor_Timer_TimerHW__PER1 EQU CYREG_TMR0_PER1
Motor_Timer_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Motor_Timer_TimerHW__PM_ACT_MSK EQU 0x01
Motor_Timer_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Motor_Timer_TimerHW__PM_STBY_MSK EQU 0x01
Motor_Timer_TimerHW__RT0 EQU CYREG_TMR0_RT0
Motor_Timer_TimerHW__RT1 EQU CYREG_TMR0_RT1
Motor_Timer_TimerHW__SR0 EQU CYREG_TMR0_SR0

/* isr_uart_rx */
isr_uart_rx__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_uart_rx__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_uart_rx__INTC_MASK EQU 0x08
isr_uart_rx__INTC_NUMBER EQU 3
isr_uart_rx__INTC_PRIOR_NUM EQU 7
isr_uart_rx__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
isr_uart_rx__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_uart_rx__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* timer_clock */
timer_clock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
timer_clock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
timer_clock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
timer_clock__CFG2_SRC_SEL_MASK EQU 0x07
timer_clock__INDEX EQU 0x02
timer_clock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
timer_clock__PM_ACT_MSK EQU 0x04
timer_clock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
timer_clock__PM_STBY_MSK EQU 0x04

/* ADC_DelSig_1 */
ADC_DelSig_1_DEC__COHER EQU CYREG_DEC_COHER
ADC_DelSig_1_DEC__CR EQU CYREG_DEC_CR
ADC_DelSig_1_DEC__DR1 EQU CYREG_DEC_DR1
ADC_DelSig_1_DEC__DR2 EQU CYREG_DEC_DR2
ADC_DelSig_1_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_DelSig_1_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_DelSig_1_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_DelSig_1_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_DelSig_1_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_DelSig_1_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_DelSig_1_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_DelSig_1_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_DelSig_1_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_DelSig_1_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_DelSig_1_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_DelSig_1_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_DelSig_1_DEC__PM_ACT_MSK EQU 0x01
ADC_DelSig_1_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_DelSig_1_DEC__PM_STBY_MSK EQU 0x01
ADC_DelSig_1_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_DelSig_1_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_DelSig_1_DEC__SR EQU CYREG_DEC_SR
ADC_DelSig_1_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
ADC_DelSig_1_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
ADC_DelSig_1_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
ADC_DelSig_1_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
ADC_DelSig_1_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
ADC_DelSig_1_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
ADC_DelSig_1_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
ADC_DelSig_1_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8
ADC_DelSig_1_DSM__BUF0 EQU CYREG_DSM0_BUF0
ADC_DelSig_1_DSM__BUF1 EQU CYREG_DSM0_BUF1
ADC_DelSig_1_DSM__BUF2 EQU CYREG_DSM0_BUF2
ADC_DelSig_1_DSM__BUF3 EQU CYREG_DSM0_BUF3
ADC_DelSig_1_DSM__CLK EQU CYREG_DSM0_CLK
ADC_DelSig_1_DSM__CR0 EQU CYREG_DSM0_CR0
ADC_DelSig_1_DSM__CR1 EQU CYREG_DSM0_CR1
ADC_DelSig_1_DSM__CR10 EQU CYREG_DSM0_CR10
ADC_DelSig_1_DSM__CR11 EQU CYREG_DSM0_CR11
ADC_DelSig_1_DSM__CR12 EQU CYREG_DSM0_CR12
ADC_DelSig_1_DSM__CR13 EQU CYREG_DSM0_CR13
ADC_DelSig_1_DSM__CR14 EQU CYREG_DSM0_CR14
ADC_DelSig_1_DSM__CR15 EQU CYREG_DSM0_CR15
ADC_DelSig_1_DSM__CR16 EQU CYREG_DSM0_CR16
ADC_DelSig_1_DSM__CR17 EQU CYREG_DSM0_CR17
ADC_DelSig_1_DSM__CR2 EQU CYREG_DSM0_CR2
ADC_DelSig_1_DSM__CR3 EQU CYREG_DSM0_CR3
ADC_DelSig_1_DSM__CR4 EQU CYREG_DSM0_CR4
ADC_DelSig_1_DSM__CR5 EQU CYREG_DSM0_CR5
ADC_DelSig_1_DSM__CR6 EQU CYREG_DSM0_CR6
ADC_DelSig_1_DSM__CR7 EQU CYREG_DSM0_CR7
ADC_DelSig_1_DSM__CR8 EQU CYREG_DSM0_CR8
ADC_DelSig_1_DSM__CR9 EQU CYREG_DSM0_CR9
ADC_DelSig_1_DSM__DEM0 EQU CYREG_DSM0_DEM0
ADC_DelSig_1_DSM__DEM1 EQU CYREG_DSM0_DEM1
ADC_DelSig_1_DSM__MISC EQU CYREG_DSM0_MISC
ADC_DelSig_1_DSM__OUT0 EQU CYREG_DSM0_OUT0
ADC_DelSig_1_DSM__OUT1 EQU CYREG_DSM0_OUT1
ADC_DelSig_1_DSM__REF0 EQU CYREG_DSM0_REF0
ADC_DelSig_1_DSM__REF1 EQU CYREG_DSM0_REF1
ADC_DelSig_1_DSM__REF2 EQU CYREG_DSM0_REF2
ADC_DelSig_1_DSM__REF3 EQU CYREG_DSM0_REF3
ADC_DelSig_1_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_DelSig_1_DSM__SW0 EQU CYREG_DSM0_SW0
ADC_DelSig_1_DSM__SW2 EQU CYREG_DSM0_SW2
ADC_DelSig_1_DSM__SW3 EQU CYREG_DSM0_SW3
ADC_DelSig_1_DSM__SW4 EQU CYREG_DSM0_SW4
ADC_DelSig_1_DSM__SW6 EQU CYREG_DSM0_SW6
ADC_DelSig_1_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_DelSig_1_DSM__TST0 EQU CYREG_DSM0_TST0
ADC_DelSig_1_DSM__TST1 EQU CYREG_DSM0_TST1
ADC_DelSig_1_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_DelSig_1_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_DelSig_1_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_DelSig_1_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_DelSig_1_Ext_CP_Clk__INDEX EQU 0x00
ADC_DelSig_1_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_DelSig_1_Ext_CP_Clk__PM_ACT_MSK EQU 0x01
ADC_DelSig_1_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_DelSig_1_Ext_CP_Clk__PM_STBY_MSK EQU 0x01
ADC_DelSig_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_DelSig_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_DelSig_1_IRQ__INTC_MASK EQU 0x20000000
ADC_DelSig_1_IRQ__INTC_NUMBER EQU 29
ADC_DelSig_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_DelSig_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
ADC_DelSig_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_DelSig_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_DelSig_1_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_DelSig_1_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_DelSig_1_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_DelSig_1_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_DelSig_1_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_DelSig_1_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_DelSig_1_theACLK__INDEX EQU 0x00
ADC_DelSig_1_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_DelSig_1_theACLK__PM_ACT_MSK EQU 0x01
ADC_DelSig_1_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_DelSig_1_theACLK__PM_STBY_MSK EQU 0x01

/* pin_enable_1 */
pin_enable_1__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
pin_enable_1__0__MASK EQU 0x01
pin_enable_1__0__PC EQU CYREG_PRT2_PC0
pin_enable_1__0__PORT EQU 2
pin_enable_1__0__SHIFT EQU 0
pin_enable_1__AG EQU CYREG_PRT2_AG
pin_enable_1__AMUX EQU CYREG_PRT2_AMUX
pin_enable_1__BIE EQU CYREG_PRT2_BIE
pin_enable_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
pin_enable_1__BYP EQU CYREG_PRT2_BYP
pin_enable_1__CTL EQU CYREG_PRT2_CTL
pin_enable_1__DM0 EQU CYREG_PRT2_DM0
pin_enable_1__DM1 EQU CYREG_PRT2_DM1
pin_enable_1__DM2 EQU CYREG_PRT2_DM2
pin_enable_1__DR EQU CYREG_PRT2_DR
pin_enable_1__INP_DIS EQU CYREG_PRT2_INP_DIS
pin_enable_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
pin_enable_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
pin_enable_1__LCD_EN EQU CYREG_PRT2_LCD_EN
pin_enable_1__MASK EQU 0x01
pin_enable_1__PORT EQU 2
pin_enable_1__PRT EQU CYREG_PRT2_PRT
pin_enable_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
pin_enable_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
pin_enable_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
pin_enable_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
pin_enable_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
pin_enable_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
pin_enable_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
pin_enable_1__PS EQU CYREG_PRT2_PS
pin_enable_1__SHIFT EQU 0
pin_enable_1__SLW EQU CYREG_PRT2_SLW

/* pin_enable_2 */
pin_enable_2__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
pin_enable_2__0__MASK EQU 0x02
pin_enable_2__0__PC EQU CYREG_PRT2_PC1
pin_enable_2__0__PORT EQU 2
pin_enable_2__0__SHIFT EQU 1
pin_enable_2__AG EQU CYREG_PRT2_AG
pin_enable_2__AMUX EQU CYREG_PRT2_AMUX
pin_enable_2__BIE EQU CYREG_PRT2_BIE
pin_enable_2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
pin_enable_2__BYP EQU CYREG_PRT2_BYP
pin_enable_2__CTL EQU CYREG_PRT2_CTL
pin_enable_2__DM0 EQU CYREG_PRT2_DM0
pin_enable_2__DM1 EQU CYREG_PRT2_DM1
pin_enable_2__DM2 EQU CYREG_PRT2_DM2
pin_enable_2__DR EQU CYREG_PRT2_DR
pin_enable_2__INP_DIS EQU CYREG_PRT2_INP_DIS
pin_enable_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
pin_enable_2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
pin_enable_2__LCD_EN EQU CYREG_PRT2_LCD_EN
pin_enable_2__MASK EQU 0x02
pin_enable_2__PORT EQU 2
pin_enable_2__PRT EQU CYREG_PRT2_PRT
pin_enable_2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
pin_enable_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
pin_enable_2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
pin_enable_2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
pin_enable_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
pin_enable_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
pin_enable_2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
pin_enable_2__PS EQU CYREG_PRT2_PS
pin_enable_2__SHIFT EQU 1
pin_enable_2__SLW EQU CYREG_PRT2_SLW

/* pin_enable_3 */
pin_enable_3__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
pin_enable_3__0__MASK EQU 0x04
pin_enable_3__0__PC EQU CYREG_PRT2_PC2
pin_enable_3__0__PORT EQU 2
pin_enable_3__0__SHIFT EQU 2
pin_enable_3__AG EQU CYREG_PRT2_AG
pin_enable_3__AMUX EQU CYREG_PRT2_AMUX
pin_enable_3__BIE EQU CYREG_PRT2_BIE
pin_enable_3__BIT_MASK EQU CYREG_PRT2_BIT_MASK
pin_enable_3__BYP EQU CYREG_PRT2_BYP
pin_enable_3__CTL EQU CYREG_PRT2_CTL
pin_enable_3__DM0 EQU CYREG_PRT2_DM0
pin_enable_3__DM1 EQU CYREG_PRT2_DM1
pin_enable_3__DM2 EQU CYREG_PRT2_DM2
pin_enable_3__DR EQU CYREG_PRT2_DR
pin_enable_3__INP_DIS EQU CYREG_PRT2_INP_DIS
pin_enable_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
pin_enable_3__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
pin_enable_3__LCD_EN EQU CYREG_PRT2_LCD_EN
pin_enable_3__MASK EQU 0x04
pin_enable_3__PORT EQU 2
pin_enable_3__PRT EQU CYREG_PRT2_PRT
pin_enable_3__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
pin_enable_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
pin_enable_3__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
pin_enable_3__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
pin_enable_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
pin_enable_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
pin_enable_3__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
pin_enable_3__PS EQU CYREG_PRT2_PS
pin_enable_3__SHIFT EQU 2
pin_enable_3__SLW EQU CYREG_PRT2_SLW

/* pin_enable_4 */
pin_enable_4__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
pin_enable_4__0__MASK EQU 0x08
pin_enable_4__0__PC EQU CYREG_PRT2_PC3
pin_enable_4__0__PORT EQU 2
pin_enable_4__0__SHIFT EQU 3
pin_enable_4__AG EQU CYREG_PRT2_AG
pin_enable_4__AMUX EQU CYREG_PRT2_AMUX
pin_enable_4__BIE EQU CYREG_PRT2_BIE
pin_enable_4__BIT_MASK EQU CYREG_PRT2_BIT_MASK
pin_enable_4__BYP EQU CYREG_PRT2_BYP
pin_enable_4__CTL EQU CYREG_PRT2_CTL
pin_enable_4__DM0 EQU CYREG_PRT2_DM0
pin_enable_4__DM1 EQU CYREG_PRT2_DM1
pin_enable_4__DM2 EQU CYREG_PRT2_DM2
pin_enable_4__DR EQU CYREG_PRT2_DR
pin_enable_4__INP_DIS EQU CYREG_PRT2_INP_DIS
pin_enable_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
pin_enable_4__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
pin_enable_4__LCD_EN EQU CYREG_PRT2_LCD_EN
pin_enable_4__MASK EQU 0x08
pin_enable_4__PORT EQU 2
pin_enable_4__PRT EQU CYREG_PRT2_PRT
pin_enable_4__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
pin_enable_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
pin_enable_4__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
pin_enable_4__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
pin_enable_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
pin_enable_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
pin_enable_4__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
pin_enable_4__PS EQU CYREG_PRT2_PS
pin_enable_4__SHIFT EQU 3
pin_enable_4__SLW EQU CYREG_PRT2_SLW

/* pin_enable_5 */
pin_enable_5__0__INTTYPE EQU CYREG_PICU1_INTTYPE4
pin_enable_5__0__MASK EQU 0x10
pin_enable_5__0__PC EQU CYREG_PRT1_PC4
pin_enable_5__0__PORT EQU 1
pin_enable_5__0__SHIFT EQU 4
pin_enable_5__AG EQU CYREG_PRT1_AG
pin_enable_5__AMUX EQU CYREG_PRT1_AMUX
pin_enable_5__BIE EQU CYREG_PRT1_BIE
pin_enable_5__BIT_MASK EQU CYREG_PRT1_BIT_MASK
pin_enable_5__BYP EQU CYREG_PRT1_BYP
pin_enable_5__CTL EQU CYREG_PRT1_CTL
pin_enable_5__DM0 EQU CYREG_PRT1_DM0
pin_enable_5__DM1 EQU CYREG_PRT1_DM1
pin_enable_5__DM2 EQU CYREG_PRT1_DM2
pin_enable_5__DR EQU CYREG_PRT1_DR
pin_enable_5__INP_DIS EQU CYREG_PRT1_INP_DIS
pin_enable_5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
pin_enable_5__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
pin_enable_5__LCD_EN EQU CYREG_PRT1_LCD_EN
pin_enable_5__MASK EQU 0x10
pin_enable_5__PORT EQU 1
pin_enable_5__PRT EQU CYREG_PRT1_PRT
pin_enable_5__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
pin_enable_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
pin_enable_5__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
pin_enable_5__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
pin_enable_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
pin_enable_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
pin_enable_5__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
pin_enable_5__PS EQU CYREG_PRT1_PS
pin_enable_5__SHIFT EQU 4
pin_enable_5__SLW EQU CYREG_PRT1_SLW

/* pin_enable_6 */
pin_enable_6__0__INTTYPE EQU CYREG_PICU1_INTTYPE5
pin_enable_6__0__MASK EQU 0x20
pin_enable_6__0__PC EQU CYREG_PRT1_PC5
pin_enable_6__0__PORT EQU 1
pin_enable_6__0__SHIFT EQU 5
pin_enable_6__AG EQU CYREG_PRT1_AG
pin_enable_6__AMUX EQU CYREG_PRT1_AMUX
pin_enable_6__BIE EQU CYREG_PRT1_BIE
pin_enable_6__BIT_MASK EQU CYREG_PRT1_BIT_MASK
pin_enable_6__BYP EQU CYREG_PRT1_BYP
pin_enable_6__CTL EQU CYREG_PRT1_CTL
pin_enable_6__DM0 EQU CYREG_PRT1_DM0
pin_enable_6__DM1 EQU CYREG_PRT1_DM1
pin_enable_6__DM2 EQU CYREG_PRT1_DM2
pin_enable_6__DR EQU CYREG_PRT1_DR
pin_enable_6__INP_DIS EQU CYREG_PRT1_INP_DIS
pin_enable_6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
pin_enable_6__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
pin_enable_6__LCD_EN EQU CYREG_PRT1_LCD_EN
pin_enable_6__MASK EQU 0x20
pin_enable_6__PORT EQU 1
pin_enable_6__PRT EQU CYREG_PRT1_PRT
pin_enable_6__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
pin_enable_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
pin_enable_6__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
pin_enable_6__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
pin_enable_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
pin_enable_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
pin_enable_6__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
pin_enable_6__PS EQU CYREG_PRT1_PS
pin_enable_6__SHIFT EQU 5
pin_enable_6__SLW EQU CYREG_PRT1_SLW

/* pin_enable_7 */
pin_enable_7__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
pin_enable_7__0__MASK EQU 0x40
pin_enable_7__0__PC EQU CYREG_PRT1_PC6
pin_enable_7__0__PORT EQU 1
pin_enable_7__0__SHIFT EQU 6
pin_enable_7__AG EQU CYREG_PRT1_AG
pin_enable_7__AMUX EQU CYREG_PRT1_AMUX
pin_enable_7__BIE EQU CYREG_PRT1_BIE
pin_enable_7__BIT_MASK EQU CYREG_PRT1_BIT_MASK
pin_enable_7__BYP EQU CYREG_PRT1_BYP
pin_enable_7__CTL EQU CYREG_PRT1_CTL
pin_enable_7__DM0 EQU CYREG_PRT1_DM0
pin_enable_7__DM1 EQU CYREG_PRT1_DM1
pin_enable_7__DM2 EQU CYREG_PRT1_DM2
pin_enable_7__DR EQU CYREG_PRT1_DR
pin_enable_7__INP_DIS EQU CYREG_PRT1_INP_DIS
pin_enable_7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
pin_enable_7__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
pin_enable_7__LCD_EN EQU CYREG_PRT1_LCD_EN
pin_enable_7__MASK EQU 0x40
pin_enable_7__PORT EQU 1
pin_enable_7__PRT EQU CYREG_PRT1_PRT
pin_enable_7__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
pin_enable_7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
pin_enable_7__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
pin_enable_7__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
pin_enable_7__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
pin_enable_7__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
pin_enable_7__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
pin_enable_7__PS EQU CYREG_PRT1_PS
pin_enable_7__SHIFT EQU 6
pin_enable_7__SLW EQU CYREG_PRT1_SLW

/* pin_enable_8 */
pin_enable_8__0__INTTYPE EQU CYREG_PICU1_INTTYPE7
pin_enable_8__0__MASK EQU 0x80
pin_enable_8__0__PC EQU CYREG_PRT1_PC7
pin_enable_8__0__PORT EQU 1
pin_enable_8__0__SHIFT EQU 7
pin_enable_8__AG EQU CYREG_PRT1_AG
pin_enable_8__AMUX EQU CYREG_PRT1_AMUX
pin_enable_8__BIE EQU CYREG_PRT1_BIE
pin_enable_8__BIT_MASK EQU CYREG_PRT1_BIT_MASK
pin_enable_8__BYP EQU CYREG_PRT1_BYP
pin_enable_8__CTL EQU CYREG_PRT1_CTL
pin_enable_8__DM0 EQU CYREG_PRT1_DM0
pin_enable_8__DM1 EQU CYREG_PRT1_DM1
pin_enable_8__DM2 EQU CYREG_PRT1_DM2
pin_enable_8__DR EQU CYREG_PRT1_DR
pin_enable_8__INP_DIS EQU CYREG_PRT1_INP_DIS
pin_enable_8__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
pin_enable_8__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
pin_enable_8__LCD_EN EQU CYREG_PRT1_LCD_EN
pin_enable_8__MASK EQU 0x80
pin_enable_8__PORT EQU 1
pin_enable_8__PRT EQU CYREG_PRT1_PRT
pin_enable_8__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
pin_enable_8__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
pin_enable_8__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
pin_enable_8__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
pin_enable_8__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
pin_enable_8__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
pin_enable_8__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
pin_enable_8__PS EQU CYREG_PRT1_PS
pin_enable_8__SHIFT EQU 7
pin_enable_8__SLW EQU CYREG_PRT1_SLW

/* Sample_Hold_1 */
Sample_Hold_1_SC__BST EQU CYREG_SC0_BST
Sample_Hold_1_SC__CLK EQU CYREG_SC0_CLK
Sample_Hold_1_SC__CMPINV EQU CYREG_SC_CMPINV
Sample_Hold_1_SC__CMPINV_MASK EQU 0x01
Sample_Hold_1_SC__CPTR EQU CYREG_SC_CPTR
Sample_Hold_1_SC__CPTR_MASK EQU 0x01
Sample_Hold_1_SC__CR0 EQU CYREG_SC0_CR0
Sample_Hold_1_SC__CR1 EQU CYREG_SC0_CR1
Sample_Hold_1_SC__CR2 EQU CYREG_SC0_CR2
Sample_Hold_1_SC__MSK EQU CYREG_SC_MSK
Sample_Hold_1_SC__MSK_MASK EQU 0x01
Sample_Hold_1_SC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG9
Sample_Hold_1_SC__PM_ACT_MSK EQU 0x01
Sample_Hold_1_SC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG9
Sample_Hold_1_SC__PM_STBY_MSK EQU 0x01
Sample_Hold_1_SC__SR EQU CYREG_SC_SR
Sample_Hold_1_SC__SR_MASK EQU 0x01
Sample_Hold_1_SC__SW0 EQU CYREG_SC0_SW0
Sample_Hold_1_SC__SW10 EQU CYREG_SC0_SW10
Sample_Hold_1_SC__SW2 EQU CYREG_SC0_SW2
Sample_Hold_1_SC__SW3 EQU CYREG_SC0_SW3
Sample_Hold_1_SC__SW4 EQU CYREG_SC0_SW4
Sample_Hold_1_SC__SW6 EQU CYREG_SC0_SW6
Sample_Hold_1_SC__SW7 EQU CYREG_SC0_SW7
Sample_Hold_1_SC__SW8 EQU CYREG_SC0_SW8
Sample_Hold_1_SC__WRK1 EQU CYREG_SC_WRK1
Sample_Hold_1_SC__WRK1_MASK EQU 0x01

/* isr_detection */
isr_detection__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_detection__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_detection__INTC_MASK EQU 0x02
isr_detection__INTC_NUMBER EQU 1
isr_detection__INTC_PRIOR_NUM EQU 7
isr_detection__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
isr_detection__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_detection__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x0000000B
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
