Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.1 (lin64) Build 881834 Fri Apr  4 14:00:25 MDT 2014
| Date             : Tue Oct 21 00:02:06 2014
| Host             : fury running 64-bit Ubuntu 14.04.1 LTS
| Command          : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb
| Design           : system_wrapper
| Device           : xc7a100tcsg324-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
---------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 0.247  |
| Dynamic (W)              | 0.149  |
| Device Static (W)        | 0.098  |
| Total Off-Chip Power (W) | 0.000  |
| Effective TJA (C/W)      | 4.6    |
| Max Ambient (C)          | 83.9   |
| Junction Temperature (C) | 26.1   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.038 |       10 |       --- |             --- |
| Slice Logic              |     0.002 |     9001 |       --- |             --- |
|   LUT as Logic           |     0.002 |     3336 |     63400 |            5.26 |
|   Register               |    <0.001 |     3906 |    126800 |            3.08 |
|   LUT as Shift Register  |    <0.001 |      196 |     19000 |            1.03 |
|   CARRY4                 |    <0.001 |      131 |     15850 |            0.82 |
|   LUT as Distributed RAM |    <0.001 |      120 |     19000 |            0.63 |
|   F7/F8 Muxes            |    <0.001 |      142 |     63400 |            0.22 |
|   Others                 |     0.000 |      391 |       --- |             --- |
| Signals                  |     0.002 |     6311 |       --- |             --- |
| Block RAM                |    <0.001 |     17.5 |       135 |           12.96 |
| MMCM                     |     0.106 |        1 |         6 |           16.66 |
| I/O                      |    <0.001 |       11 |       210 |            5.23 |
| Static Power             |     0.098 |          |           |                 |
| Total                    |     0.247 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.059 |       0.043 |      0.016 |
| Vccaux    |       1.800 |     0.077 |       0.059 |      0.018 |
| Vcco33    |       3.300 |     0.004 |       0.000 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       0.000 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is completely routed                            |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Medium     | More than 25% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Medium     |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------------------------------+-----------------------------------------------------+-----------------+
| Clock                                                   | Domain                                              | Constraint (ns) |
+---------------------------------------------------------+-----------------------------------------------------+-----------------+
| system_i/mdm_1/U0/Use_E2.BSCANE2_I/DRCK                 | system_i/mdm_1/U0/DRCK                              |            33.3 |
| clock_rtl                                               | clock_rtl                                           |            10.0 |
| clk_out1_system_clk_wiz_1_0                             | system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0 |            10.0 |
| dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK   | dbg_hub/inst/bscan_inst/DRCK                        |            30.0 |
| clkfbout_system_clk_wiz_1_0_1                           | system_i/clk_wiz_1/inst/clkfbout_system_clk_wiz_1_0 |            10.0 |
| clkfbout_system_clk_wiz_1_0                             | system_i/clk_wiz_1/inst/clkfbout_system_clk_wiz_1_0 |            10.0 |
| clk_out1_system_clk_wiz_1_0_1                           | system_i/clk_wiz_1/inst/clk_out1_system_clk_wiz_1_0 |            10.0 |
| dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE | dbg_hub/inst/bscan_inst/UPDATE                      |            60.0 |
| sys_clk_pin                                             | clock_rtl                                           |            10.0 |
| system_i/mdm_1/U0/Use_E2.BSCANE2_I/UPDATE               | system_i/mdm_1/U0/Ext_JTAG_UPDATE__0                |            33.3 |
+---------------------------------------------------------+-----------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                                                                  | Power (W) |
+---------------------------------------------------------------------------------------------------------------------------------------+-----------+
| system_wrapper                                                                                                                        |     0.131 |
|   dbg_hub                                                                                                                             |     0.003 |
|     inst                                                                                                                              |     0.003 |
|       UUT_MASTER                                                                                                                      |     0.003 |
|         U_ICON_INTERFACE                                                                                                              |     0.002 |
|           U_CMD1                                                                                                                      |    <0.001 |
|           U_CMD2                                                                                                                      |    <0.001 |
|           U_CMD3                                                                                                                      |    <0.001 |
|           U_CMD4                                                                                                                      |    <0.001 |
|           U_CMD5                                                                                                                      |    <0.001 |
|           U_CMD6_RD                                                                                                                   |    <0.001 |
|             U_RD_FIFO                                                                                                                 |    <0.001 |
|               SUBCORE_FIFO.xsdb_rdfifo_inst                                                                                           |    <0.001 |
|                 inst_fifo_gen                                                                                                         |    <0.001 |
|                   gconvfifo.rf                                                                                                        |    <0.001 |
|                     grf.rf                                                                                                            |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                                                                      |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                                                                                    |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                                                                                    |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                                                                                    |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                                                                                    |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                                                        |    <0.001 |
|                         gr1.rfwft                                                                                                     |    <0.001 |
|                         gras.rsts                                                                                                     |    <0.001 |
|                         rpntr                                                                                                         |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                                                        |    <0.001 |
|                         gwas.wsts                                                                                                     |    <0.001 |
|                         wpntr                                                                                                         |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                                                           |    <0.001 |
|                         gdm.dm                                                                                                        |    <0.001 |
|                           RAM_reg_0_15_0_5                                                                                            |    <0.001 |
|                           RAM_reg_0_15_12_15                                                                                          |    <0.001 |
|                           RAM_reg_0_15_6_11                                                                                           |    <0.001 |
|                       rstblk                                                                                                          |    <0.001 |
|           U_CMD6_WR                                                                                                                   |    <0.001 |
|             U_WR_FIFO                                                                                                                 |    <0.001 |
|               SUBCORE_FIFO.xsdb_wrfifo_inst                                                                                           |    <0.001 |
|                 inst_fifo_gen                                                                                                         |    <0.001 |
|                   gconvfifo.rf                                                                                                        |    <0.001 |
|                     grf.rf                                                                                                            |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                                                                      |    <0.001 |
|                         gsync_stage[1].rd_stg_inst                                                                                    |    <0.001 |
|                         gsync_stage[1].wr_stg_inst                                                                                    |    <0.001 |
|                         gsync_stage[2].rd_stg_inst                                                                                    |    <0.001 |
|                         gsync_stage[2].wr_stg_inst                                                                                    |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                                                                        |    <0.001 |
|                         gras.rsts                                                                                                     |    <0.001 |
|                         rpntr                                                                                                         |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                                                                        |    <0.001 |
|                         gwas.wsts                                                                                                     |    <0.001 |
|                         wpntr                                                                                                         |    <0.001 |
|                       gntv_or_sync_fifo.mem                                                                                           |    <0.001 |
|                         gdm.dm                                                                                                        |    <0.001 |
|                           RAM_reg_0_15_0_5                                                                                            |    <0.001 |
|                           RAM_reg_0_15_12_15                                                                                          |    <0.001 |
|                           RAM_reg_0_15_6_11                                                                                           |    <0.001 |
|                       rstblk                                                                                                          |    <0.001 |
|           U_CMD7_CTL                                                                                                                  |    <0.001 |
|           U_CMD7_STAT                                                                                                                 |    <0.001 |
|           U_STATIC_STATUS                                                                                                             |    <0.001 |
|         U_XSDB_ADDRESS_CONTROLLER                                                                                                     |    <0.001 |
|         U_XSDB_BURST_WD_LEN_CONTROLLER                                                                                                |    <0.001 |
|         U_XSDB_BUS_CONTROLLER                                                                                                         |    <0.001 |
|           U_RD_ABORT_FLAG                                                                                                             |    <0.001 |
|           U_RD_REQ_FLAG                                                                                                               |    <0.001 |
|           U_TIMER                                                                                                                     |    <0.001 |
|         U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                                                                 |    <0.001 |
|       U_ICON                                                                                                                          |    <0.001 |
|         U_CMD                                                                                                                         |    <0.001 |
|         U_STAT                                                                                                                        |    <0.001 |
|         U_SYNC                                                                                                                        |    <0.001 |
|       bscan_inst                                                                                                                      |    <0.001 |
|   system_i                                                                                                                            |     0.118 |
|     axi_timer_0                                                                                                                       |     0.001 |
|       U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS                                                                                  |    <0.001 |
|       U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS2                                                                                 |    <0.001 |
|       U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3                                                                                 |    <0.001 |
|     backlitLCD_0                                                                                                                      |     0.001 |
|     clk_wiz_1                                                                                                                         |     0.106 |
|       inst                                                                                                                            |     0.106 |
|     mdm_1                                                                                                                             |     0.001 |
|       U0                                                                                                                              |     0.001 |
|     microblaze_0                                                                                                                      |     0.006 |
|       U0                                                                                                                              |     0.006 |
|         MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[10].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5 |    <0.001 |
|         MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[11].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5 |    <0.001 |
|         MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[12].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5 |    <0.001 |
|         MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[13].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5 |    <0.001 |
|         MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[14].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5 |    <0.001 |
|         MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[15].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5 |    <0.001 |
|         MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[16].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5 |    <0.001 |
|         MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[17].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5 |    <0.001 |
|         MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[18].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5 |    <0.001 |
|         MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[19].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5 |    <0.001 |
|         MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[1].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5  |    <0.001 |
|         MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[20].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5 |    <0.001 |
|         MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[21].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5 |    <0.001 |
|         MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[22].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5 |    <0.001 |
|         MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[23].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5 |    <0.001 |
|         MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[24].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5 |    <0.001 |
|         MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[25].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5 |    <0.001 |
|         MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[26].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5 |    <0.001 |
|         MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[27].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5 |    <0.001 |
|         MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[28].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5 |    <0.001 |
|         MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[29].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5 |    <0.001 |
|         MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[2].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5  |    <0.001 |
|         MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[30].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5 |    <0.001 |
|         MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[31].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5 |    <0.001 |
|         MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[3].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5  |    <0.001 |
|         MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[4].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5  |    <0.001 |
|         MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[5].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5  |    <0.001 |
|         MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[6].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5  |    <0.001 |
|         MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[7].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5  |    <0.001 |
|         MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[8].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5  |    <0.001 |
|         MicroBlaze_Core_I/Performance.Data_Flow_I/ALU_I/FPGA_Target.ALL_Bits[9].ALU_Bit_I1/Using_FPGA_LUT6.Not_Last_Bit.I_ALU_LUT_V5  |    <0.001 |
|         MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I                                                                     |    <0.001 |
|           Using_LUT6.All_RAM32M[0].ram32m_i                                                                                           |    <0.001 |
|           Using_LUT6.All_RAM32M[10].ram32m_i                                                                                          |    <0.001 |
|           Using_LUT6.All_RAM32M[11].ram32m_i                                                                                          |    <0.001 |
|           Using_LUT6.All_RAM32M[12].ram32m_i                                                                                          |    <0.001 |
|           Using_LUT6.All_RAM32M[13].ram32m_i                                                                                          |    <0.001 |
|           Using_LUT6.All_RAM32M[14].ram32m_i                                                                                          |    <0.001 |
|           Using_LUT6.All_RAM32M[15].ram32m_i                                                                                          |    <0.001 |
|           Using_LUT6.All_RAM32M[1].ram32m_i                                                                                           |    <0.001 |
|           Using_LUT6.All_RAM32M[2].ram32m_i                                                                                           |    <0.001 |
|           Using_LUT6.All_RAM32M[3].ram32m_i                                                                                           |    <0.001 |
|           Using_LUT6.All_RAM32M[4].ram32m_i                                                                                           |    <0.001 |
|           Using_LUT6.All_RAM32M[5].ram32m_i                                                                                           |    <0.001 |
|           Using_LUT6.All_RAM32M[6].ram32m_i                                                                                           |    <0.001 |
|           Using_LUT6.All_RAM32M[7].ram32m_i                                                                                           |    <0.001 |
|           Using_LUT6.All_RAM32M[8].ram32m_i                                                                                           |    <0.001 |
|           Using_LUT6.All_RAM32M[9].ram32m_i                                                                                           |    <0.001 |
|         MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[0].I_RET_ADDR_WB    |    <0.001 |
|         MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[10].I_RET_ADDR_WB   |    <0.001 |
|         MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[11].I_RET_ADDR_WB   |    <0.001 |
|         MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[12].I_RET_ADDR_WB   |    <0.001 |
|         MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[13].I_RET_ADDR_WB   |    <0.001 |
|         MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[14].I_RET_ADDR_WB   |    <0.001 |
|         MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[15].I_RET_ADDR_WB   |    <0.001 |
|         MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[16].I_RET_ADDR_WB   |    <0.001 |
|         MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[17].I_RET_ADDR_WB   |    <0.001 |
|         MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[18].I_RET_ADDR_WB   |    <0.001 |
|         MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[19].I_RET_ADDR_WB   |    <0.001 |
|         MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[1].I_RET_ADDR_WB    |    <0.001 |
|         MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[20].I_RET_ADDR_WB   |    <0.001 |
|         MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[21].I_RET_ADDR_WB   |    <0.001 |
|         MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[22].I_RET_ADDR_WB   |    <0.001 |
|         MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[23].I_RET_ADDR_WB   |    <0.001 |
|         MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[24].I_RET_ADDR_WB   |    <0.001 |
|         MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[25].I_RET_ADDR_WB   |    <0.001 |
|         MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[26].I_RET_ADDR_WB   |    <0.001 |
|         MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[27].I_RET_ADDR_WB   |    <0.001 |
|         MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[28].I_RET_ADDR_WB   |    <0.001 |
|         MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[29].I_RET_ADDR_WB   |    <0.001 |
|         MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[2].I_RET_ADDR_WB    |    <0.001 |
|         MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[30].I_RET_ADDR_WB   |    <0.001 |
|         MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[31].I_RET_ADDR_WB   |    <0.001 |
|         MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[3].I_RET_ADDR_WB    |    <0.001 |
|         MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[4].I_RET_ADDR_WB    |    <0.001 |
|         MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[5].I_RET_ADDR_WB    |    <0.001 |
|         MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[6].I_RET_ADDR_WB    |    <0.001 |
|         MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[7].I_RET_ADDR_WB    |    <0.001 |
|         MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[8].I_RET_ADDR_WB    |    <0.001 |
|         MicroBlaze_Core_I/Performance.Data_Flow_I/exception_registers_I1/FPGA_Target.Using_FPGA_LUT6.Gen_Ret_Addr[9].I_RET_ADDR_WB    |    <0.001 |
|         MicroBlaze_Core_I/Performance.instr_mux_I/Use_LUT6.Mux_LD.LD_inst/Use_LUT6.Mux_Loop[0].I_MUX_LUT6                             |    <0.001 |
|         MicroBlaze_Core_I/Performance.instr_mux_I/Use_LUT6.Mux_LD.LD_inst/Use_LUT6.Mux_Loop[10].I_MUX_LUT6                            |    <0.001 |
|         MicroBlaze_Core_I/Performance.instr_mux_I/Use_LUT6.Mux_LD.LD_inst/Use_LUT6.Mux_Loop[11].I_MUX_LUT6                            |    <0.001 |
|         MicroBlaze_Core_I/Performance.instr_mux_I/Use_LUT6.Mux_LD.LD_inst/Use_LUT6.Mux_Loop[12].I_MUX_LUT6                            |    <0.001 |
|         MicroBlaze_Core_I/Performance.instr_mux_I/Use_LUT6.Mux_LD.LD_inst/Use_LUT6.Mux_Loop[13].I_MUX_LUT6                            |    <0.001 |
|         MicroBlaze_Core_I/Performance.instr_mux_I/Use_LUT6.Mux_LD.LD_inst/Use_LUT6.Mux_Loop[14].I_MUX_LUT6                            |    <0.001 |
|         MicroBlaze_Core_I/Performance.instr_mux_I/Use_LUT6.Mux_LD.LD_inst/Use_LUT6.Mux_Loop[15].I_MUX_LUT6                            |    <0.001 |
|         MicroBlaze_Core_I/Performance.instr_mux_I/Use_LUT6.Mux_LD.LD_inst/Use_LUT6.Mux_Loop[1].I_MUX_LUT6                             |    <0.001 |
|         MicroBlaze_Core_I/Performance.instr_mux_I/Use_LUT6.Mux_LD.LD_inst/Use_LUT6.Mux_Loop[2].I_MUX_LUT6                             |    <0.001 |
|         MicroBlaze_Core_I/Performance.instr_mux_I/Use_LUT6.Mux_LD.LD_inst/Use_LUT6.Mux_Loop[3].I_MUX_LUT6                             |    <0.001 |
|         MicroBlaze_Core_I/Performance.instr_mux_I/Use_LUT6.Mux_LD.LD_inst/Use_LUT6.Mux_Loop[4].I_MUX_LUT6                             |    <0.001 |
|         MicroBlaze_Core_I/Performance.instr_mux_I/Use_LUT6.Mux_LD.LD_inst/Use_LUT6.Mux_Loop[5].I_MUX_LUT6                             |    <0.001 |
|         MicroBlaze_Core_I/Performance.instr_mux_I/Use_LUT6.Mux_LD.LD_inst/Use_LUT6.Mux_Loop[6].I_MUX_LUT6                             |    <0.001 |
|         MicroBlaze_Core_I/Performance.instr_mux_I/Use_LUT6.Mux_LD.LD_inst/Use_LUT6.Mux_Loop[7].I_MUX_LUT6                             |    <0.001 |
|         MicroBlaze_Core_I/Performance.instr_mux_I/Use_LUT6.Mux_LD.LD_inst/Use_LUT6.Mux_Loop[8].I_MUX_LUT6                             |    <0.001 |
|         MicroBlaze_Core_I/Performance.instr_mux_I/Use_LUT6.Mux_LD.LD_inst/Use_LUT6.Mux_Loop[9].I_MUX_LUT6                             |    <0.001 |
|     microblaze_0_axi_intc                                                                                                             |     0.001 |
|       U0                                                                                                                              |     0.001 |
|         INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_0_0                                       |    <0.001 |
|         INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_10_10                                     |    <0.001 |
|         INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_11_11                                     |    <0.001 |
|         INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_12_12                                     |    <0.001 |
|         INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_13_13                                     |    <0.001 |
|         INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_14_14                                     |    <0.001 |
|         INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_15_15                                     |    <0.001 |
|         INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_16_16                                     |    <0.001 |
|         INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_17_17                                     |    <0.001 |
|         INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_18_18                                     |    <0.001 |
|         INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_19_19                                     |    <0.001 |
|         INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_1_1                                       |    <0.001 |
|         INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_20_20                                     |    <0.001 |
|         INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_21_21                                     |    <0.001 |
|         INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_22_22                                     |    <0.001 |
|         INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_23_23                                     |    <0.001 |
|         INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_24_24                                     |    <0.001 |
|         INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_25_25                                     |    <0.001 |
|         INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_26_26                                     |    <0.001 |
|         INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_27_27                                     |    <0.001 |
|         INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_28_28                                     |    <0.001 |
|         INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_29_29                                     |    <0.001 |
|         INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_2_2                                       |    <0.001 |
|         INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_30_30                                     |    <0.001 |
|         INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_31_31                                     |    <0.001 |
|         INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_3_3                                       |    <0.001 |
|         INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_4_4                                       |    <0.001 |
|         INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_5_5                                       |    <0.001 |
|         INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_6_6                                       |    <0.001 |
|         INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_7_7                                       |    <0.001 |
|         INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_8_8                                       |    <0.001 |
|         INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_reg_0_15_9_9                                       |    <0.001 |
|     microblaze_0_axi_periph                                                                                                           |    <0.001 |
|       xbar                                                                                                                            |    <0.001 |
|     microblaze_0_local_memory                                                                                                         |    <0.001 |
|       dlmb_bram_if_cntlr                                                                                                              |    <0.001 |
|       dlmb_v10                                                                                                                        |     0.000 |
|         U0                                                                                                                            |     0.000 |
|       ilmb_bram_if_cntlr                                                                                                              |    <0.001 |
|       ilmb_v10                                                                                                                        |     0.000 |
|         U0                                                                                                                            |     0.000 |
|       lmb_bram                                                                                                                        |    <0.001 |
|     microblaze_0_xlconcat                                                                                                             |     0.000 |
|     rst_clk_wiz_1_100M                                                                                                                |    <0.001 |
|   u_ila_0_0                                                                                                                           |     0.009 |
|     inst                                                                                                                              |     0.009 |
|       ila_core_inst                                                                                                                   |     0.009 |
|         ila_trace_memory_inst                                                                                                         |    <0.001 |
|           SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                                                                    |    <0.001 |
|             inst_blk_mem_gen                                                                                                          |    <0.001 |
|               gnativebmg.native_blk_mem_gen                                                                                           |    <0.001 |
|                 valid.cstr                                                                                                            |    <0.001 |
|                   ramloop[0].ram.r                                                                                                    |    <0.001 |
|                     prim_noinit.ram                                                                                                   |    <0.001 |
|                   ramloop[1].ram.r                                                                                                    |    <0.001 |
|                     prim_noinit.ram                                                                                                   |    <0.001 |
|         u_ila_cap_ctrl                                                                                                                |     0.001 |
|           U_CDONE                                                                                                                     |    <0.001 |
|           U_NS0                                                                                                                       |    <0.001 |
|           U_NS1                                                                                                                       |    <0.001 |
|           u_cap_addrgen                                                                                                               |     0.001 |
|             U_CMPRESET                                                                                                                |    <0.001 |
|             u_cap_sample_counter                                                                                                      |    <0.001 |
|               U_SCE                                                                                                                   |    <0.001 |
|               U_SCMPCE                                                                                                                |    <0.001 |
|               U_SCRST                                                                                                                 |    <0.001 |
|               u_scnt_cmp                                                                                                              |    <0.001 |
|                 allx_typeA_match_detection.cs_allx_typeA_inst                                                                         |    <0.001 |
|                   DUT                                                                                                                 |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                       u_srlA                                                                                                          |    <0.001 |
|                       u_srlB                                                                                                          |    <0.001 |
|                       u_srlC                                                                                                          |    <0.001 |
|                       u_srlD                                                                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                       u_srlA                                                                                                          |    <0.001 |
|                       u_srlB                                                                                                          |    <0.001 |
|                       u_srlC                                                                                                          |    <0.001 |
|                       u_srlD                                                                                                          |    <0.001 |
|             u_cap_window_counter                                                                                                      |    <0.001 |
|               U_WCE                                                                                                                   |    <0.001 |
|               U_WHCMPCE                                                                                                               |    <0.001 |
|               U_WLCMPCE                                                                                                               |    <0.001 |
|               u_wcnt_hcmp                                                                                                             |    <0.001 |
|                 allx_typeA_match_detection.cs_allx_typeA_inst                                                                         |    <0.001 |
|                   DUT                                                                                                                 |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                       u_srlA                                                                                                          |    <0.001 |
|                       u_srlB                                                                                                          |    <0.001 |
|                       u_srlC                                                                                                          |    <0.001 |
|                       u_srlD                                                                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                       u_srlA                                                                                                          |    <0.001 |
|                       u_srlB                                                                                                          |    <0.001 |
|                       u_srlC                                                                                                          |    <0.001 |
|                       u_srlD                                                                                                          |    <0.001 |
|               u_wcnt_lcmp                                                                                                             |    <0.001 |
|                 allx_typeA_match_detection.cs_allx_typeA_inst                                                                         |    <0.001 |
|                   DUT                                                                                                                 |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                       u_srlA                                                                                                          |    <0.001 |
|                       u_srlB                                                                                                          |    <0.001 |
|                       u_srlC                                                                                                          |    <0.001 |
|                       u_srlD                                                                                                          |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                      |    <0.001 |
|                       u_srlA                                                                                                          |    <0.001 |
|                       u_srlB                                                                                                          |    <0.001 |
|                       u_srlC                                                                                                          |    <0.001 |
|                       u_srlD                                                                                                          |    <0.001 |
|         u_ila_regs                                                                                                                    |     0.006 |
|           MU_SRL[0].mu_srl_reg                                                                                                        |    <0.001 |
|           MU_SRL[1].mu_srl_reg                                                                                                        |    <0.001 |
|           MU_SRL[2].mu_srl_reg                                                                                                        |    <0.001 |
|           MU_SRL[3].mu_srl_reg                                                                                                        |    <0.001 |
|           MU_SRL[4].mu_srl_reg                                                                                                        |    <0.001 |
|           MU_SRL[5].mu_srl_reg                                                                                                        |    <0.001 |
|           MU_SRL[6].mu_srl_reg                                                                                                        |    <0.001 |
|           MU_STATUS[0].mu_width_reg                                                                                                   |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                                      |    <0.001 |
|           MU_STATUS[1].mu_tpid_reg                                                                                                    |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                                      |    <0.001 |
|           MU_STATUS[1].mu_width_reg                                                                                                   |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                                      |    <0.001 |
|           MU_STATUS[2].mu_tpid_reg                                                                                                    |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                                      |    <0.001 |
|           MU_STATUS[3].mu_tpid_reg                                                                                                    |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                                      |    <0.001 |
|           MU_STATUS[5].mu_tpid_reg                                                                                                    |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                                      |    <0.001 |
|           MU_STATUS[6].mu_tpid_reg                                                                                                    |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                                      |    <0.001 |
|           TC_SRL[0].tc_srl_reg                                                                                                        |    <0.001 |
|           U_XSDB_SLAVE                                                                                                                |    <0.001 |
|           reg_0                                                                                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                                      |    <0.001 |
|           reg_1                                                                                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                                      |    <0.001 |
|           reg_10                                                                                                                      |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                                      |    <0.001 |
|           reg_11                                                                                                                      |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                                      |    <0.001 |
|           reg_12                                                                                                                      |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                                      |    <0.001 |
|           reg_13                                                                                                                      |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                                      |    <0.001 |
|           reg_14                                                                                                                      |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                                      |    <0.001 |
|           reg_15                                                                                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                        |    <0.001 |
|           reg_16                                                                                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                        |    <0.001 |
|           reg_17                                                                                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                        |    <0.001 |
|           reg_18                                                                                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                        |    <0.001 |
|           reg_19                                                                                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                        |    <0.001 |
|           reg_1a                                                                                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                        |    <0.001 |
|           reg_2                                                                                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                                      |    <0.001 |
|           reg_3                                                                                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                                      |    <0.001 |
|           reg_6                                                                                                                       |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                        |    <0.001 |
|           reg_7                                                                                                                       |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                        |    <0.001 |
|           reg_8                                                                                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                                      |    <0.001 |
|           reg_80                                                                                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                        |    <0.001 |
|           reg_81                                                                                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                        |    <0.001 |
|           reg_82                                                                                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                        |    <0.001 |
|           reg_83                                                                                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                        |    <0.001 |
|           reg_84                                                                                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                        |    <0.001 |
|           reg_85                                                                                                                      |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                        |    <0.001 |
|           reg_88d                                                                                                                     |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                                      |    <0.001 |
|           reg_88f                                                                                                                     |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                                      |    <0.001 |
|           reg_892                                                                                                                     |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                                      |    <0.001 |
|           reg_9                                                                                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                                      |    <0.001 |
|           reg_a                                                                                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                                      |    <0.001 |
|           reg_b                                                                                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                                      |    <0.001 |
|           reg_c                                                                                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                                      |    <0.001 |
|           reg_d                                                                                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                                      |    <0.001 |
|           reg_e                                                                                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                                      |    <0.001 |
|           reg_f                                                                                                                       |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                                      |    <0.001 |
|           reg_srl_fff                                                                                                                 |    <0.001 |
|           reg_stream_ffd                                                                                                              |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                                                                        |    <0.001 |
|           reg_stream_ffe                                                                                                              |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                                                                      |    <0.001 |
|         u_ila_reset_ctrl                                                                                                              |    <0.001 |
|           arm_detection_inst                                                                                                          |    <0.001 |
|           asyncrounous_transfer.arm_in_transfer_inst                                                                                  |    <0.001 |
|           asyncrounous_transfer.arm_out_transfer_inst                                                                                 |    <0.001 |
|           asyncrounous_transfer.halt_in_transfer_inst                                                                                 |    <0.001 |
|           asyncrounous_transfer.halt_out_transfer_inst                                                                                |    <0.001 |
|           halt_detection_inst                                                                                                         |    <0.001 |
|         u_trig                                                                                                                        |    <0.001 |
|           U_TM                                                                                                                        |    <0.001 |
|             G_NMU[0].U_M                                                                                                              |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst                                                                           |    <0.001 |
|                 DUT                                                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                        |    <0.001 |
|                     u_srlA                                                                                                            |    <0.001 |
|                     u_srlB                                                                                                            |    <0.001 |
|                     u_srlC                                                                                                            |    <0.001 |
|                     u_srlD                                                                                                            |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                                                                        |    <0.001 |
|                     u_srlA                                                                                                            |    <0.001 |
|                     u_srlB                                                                                                            |    <0.001 |
|                     u_srlC                                                                                                            |    <0.001 |
|                     u_srlD                                                                                                            |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                                                                        |    <0.001 |
|                     u_srlA                                                                                                            |    <0.001 |
|                     u_srlB                                                                                                            |    <0.001 |
|                     u_srlC                                                                                                            |    <0.001 |
|                     u_srlD                                                                                                            |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                                                                        |    <0.001 |
|                     u_srlA                                                                                                            |    <0.001 |
|                     u_srlB                                                                                                            |    <0.001 |
|                     u_srlC                                                                                                            |    <0.001 |
|                     u_srlD                                                                                                            |    <0.001 |
|             G_NMU[1].U_M                                                                                                              |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst                                                                           |    <0.001 |
|                 DUT                                                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                        |    <0.001 |
|                     u_srlA                                                                                                            |    <0.001 |
|                     u_srlB                                                                                                            |    <0.001 |
|                     u_srlC                                                                                                            |    <0.001 |
|                     u_srlD                                                                                                            |    <0.001 |
|             G_NMU[2].U_M                                                                                                              |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst                                                                           |    <0.001 |
|                 DUT                                                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                        |    <0.001 |
|                     u_srlA                                                                                                            |    <0.001 |
|                     u_srlB                                                                                                            |    <0.001 |
|                     u_srlC                                                                                                            |    <0.001 |
|                     u_srlD                                                                                                            |    <0.001 |
|             G_NMU[3].U_M                                                                                                              |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst                                                                           |    <0.001 |
|                 DUT                                                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                        |    <0.001 |
|                     u_srlA                                                                                                            |    <0.001 |
|                     u_srlB                                                                                                            |    <0.001 |
|                     u_srlC                                                                                                            |    <0.001 |
|                     u_srlD                                                                                                            |    <0.001 |
|             G_NMU[4].U_M                                                                                                              |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst                                                                           |    <0.001 |
|                 DUT                                                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                        |    <0.001 |
|                     u_srlA                                                                                                            |    <0.001 |
|                     u_srlB                                                                                                            |    <0.001 |
|                     u_srlC                                                                                                            |    <0.001 |
|                     u_srlD                                                                                                            |    <0.001 |
|             G_NMU[5].U_M                                                                                                              |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst                                                                           |    <0.001 |
|                 DUT                                                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                        |    <0.001 |
|                     u_srlA                                                                                                            |    <0.001 |
|                     u_srlB                                                                                                            |    <0.001 |
|                     u_srlC                                                                                                            |    <0.001 |
|                     u_srlD                                                                                                            |    <0.001 |
|             G_NMU[6].U_M                                                                                                              |    <0.001 |
|               allx_typeA_match_detection.cs_allx_typeA_inst                                                                           |    <0.001 |
|                 DUT                                                                                                                   |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                        |    <0.001 |
|                     u_srlA                                                                                                            |    <0.001 |
|                     u_srlB                                                                                                            |    <0.001 |
|                     u_srlC                                                                                                            |    <0.001 |
|                     u_srlD                                                                                                            |    <0.001 |
|           genblk1[0].U_TC                                                                                                             |    <0.001 |
|             allx_typeA_match_detection.cs_allx_typeA_inst                                                                             |    <0.001 |
|               DUT                                                                                                                     |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                                                                          |    <0.001 |
|                   u_srlA                                                                                                              |    <0.001 |
|                   u_srlB                                                                                                              |    <0.001 |
|                   u_srlC                                                                                                              |    <0.001 |
|                   u_srlD                                                                                                              |    <0.001 |
|         xsdb_memory_read_inst                                                                                                         |    <0.001 |
+---------------------------------------------------------------------------------------------------------------------------------------+-----------+


