

================================================================
== Vitis HLS Report for 'AXIvideo2xfMat_8_0_600_800_1_2_Pipeline_loop_last_hunt'
================================================================
* Date:           Tue Jun 24 19:14:42 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        stereolbm_axis_cambm.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.176 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        3|  20.000 ns|  30.000 ns|    2|    3|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- loop_last_hunt  |        0|        1|         1|          1|          1|  0 ~ 1|       yes|
        +------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.17>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i8 %vid_inR_V_data_V, i1 %vid_inR_V_keep_V, i1 %vid_inR_V_strb_V, i1 %vid_inR_V_user_V, i1 %vid_inR_V_last_V, i1 %vid_inR_V_id_V, i1 %vid_inR_V_dest_V, void @empty_10"   --->   Operation 4 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %vid_inR_V_data_V, void @empty_82, i32 0, i32 0, void @empty_83, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %vid_inR_V_keep_V, void @empty_82, i32 0, i32 0, void @empty_83, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %vid_inR_V_strb_V, void @empty_82, i32 0, i32 0, void @empty_83, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %vid_inR_V_user_V, void @empty_82, i32 0, i32 0, void @empty_83, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %vid_inR_V_last_V, void @empty_82, i32 0, i32 0, void @empty_83, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %vid_inR_V_id_V, void @empty_82, i32 0, i32 0, void @empty_83, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %vid_inR_V_dest_V, void @empty_82, i32 0, i32 0, void @empty_83, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%last_0_lcssa_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %last_0_lcssa"   --->   Operation 12 'read' 'last_0_lcssa_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%axi_data_2_lcssa_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %axi_data_2_lcssa"   --->   Operation 13 'read' 'axi_data_2_lcssa_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%axi_last_2_lcssa_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %axi_last_2_lcssa"   --->   Operation 14 'read' 'axi_last_2_lcssa_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %axi_data_2_lcssa_read, i8 %axi_data_4_out"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%br_ln0 = br void %while.cond25"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%axi_last = phi i1 %axi_last_2_lcssa_read, void %newFuncRoot, i1 %axi_last_3, void %while.body27"   --->   Operation 17 'phi' 'axi_last' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%last = phi i1 %last_0_lcssa_read, void %newFuncRoot, i1 %axi_last_3, void %while.body27"   --->   Operation 18 'phi' 'last' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln159 = br i1 %last, void %while.body27, void %for.inc32.exitStub" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:159]   --->   Operation 19 'br' 'br_ln159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln161 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_84" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:161]   --->   Operation 20 'specpipeline' 'specpipeline_ln161' <Predicate = (!last)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%speclooptripcount_ln162 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 1, i64 1" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:162]   --->   Operation 21 'speclooptripcount' 'speclooptripcount_ln162' <Predicate = (!last)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln159 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:159]   --->   Operation 22 'specloopname' 'specloopname_ln159' <Predicate = (!last)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%empty = read i14 @_ssdm_op_Read.axis.volatile.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A.i1P0A.i1P0A, i8 %vid_inR_V_data_V, i1 %vid_inR_V_keep_V, i1 %vid_inR_V_strb_V, i1 %vid_inR_V_user_V, i1 %vid_inR_V_last_V, i1 %vid_inR_V_id_V, i1 %vid_inR_V_dest_V" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:165]   --->   Operation 23 'read' 'empty' <Predicate = (!last)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%axi_data = extractvalue i14 %empty" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:165]   --->   Operation 24 'extractvalue' 'axi_data' <Predicate = (!last)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%axi_last_3 = extractvalue i14 %empty" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:165]   --->   Operation 25 'extractvalue' 'axi_last_3' <Predicate = (!last)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln159 = store i8 %axi_data, i8 %axi_data_4_out" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:159]   --->   Operation 26 'store' 'store_ln159' <Predicate = (!last)> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln159 = br void %while.cond25" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:159]   --->   Operation 27 'br' 'br_ln159' <Predicate = (!last)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%write_ln165 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %axi_last_4_out, i1 %axi_last" [C:/Xilinx/Vitis_Libraries/vision/L1/include\common/xf_infra.hpp:165]   --->   Operation 28 'write' 'write_ln165' <Predicate = (last)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 29 'ret' 'ret_ln0' <Predicate = (last)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ axi_last_2_lcssa]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ axi_data_2_lcssa]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ last_0_lcssa]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ vid_inR_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ vid_inR_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ vid_inR_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ vid_inR_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ vid_inR_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ vid_inR_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ vid_inR_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ axi_last_4_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ axi_data_4_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specaxissidechannel_ln0 (specaxissidechannel) [ 00]
specinterface_ln0       (specinterface      ) [ 00]
specinterface_ln0       (specinterface      ) [ 00]
specinterface_ln0       (specinterface      ) [ 00]
specinterface_ln0       (specinterface      ) [ 00]
specinterface_ln0       (specinterface      ) [ 00]
specinterface_ln0       (specinterface      ) [ 00]
specinterface_ln0       (specinterface      ) [ 00]
last_0_lcssa_read       (read               ) [ 00]
axi_data_2_lcssa_read   (read               ) [ 00]
axi_last_2_lcssa_read   (read               ) [ 00]
store_ln0               (store              ) [ 00]
br_ln0                  (br                 ) [ 00]
axi_last                (phi                ) [ 01]
last                    (phi                ) [ 01]
br_ln159                (br                 ) [ 00]
specpipeline_ln161      (specpipeline       ) [ 00]
speclooptripcount_ln162 (speclooptripcount  ) [ 00]
specloopname_ln159      (specloopname       ) [ 00]
empty                   (read               ) [ 00]
axi_data                (extractvalue       ) [ 00]
axi_last_3              (extractvalue       ) [ 01]
store_ln159             (store              ) [ 00]
br_ln159                (br                 ) [ 01]
write_ln165             (write              ) [ 00]
ret_ln0                 (ret                ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="axi_last_2_lcssa">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axi_last_2_lcssa"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="axi_data_2_lcssa">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axi_data_2_lcssa"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="last_0_lcssa">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="last_0_lcssa"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="vid_inR_V_data_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vid_inR_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="vid_inR_V_keep_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vid_inR_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="vid_inR_V_strb_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vid_inR_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="vid_inR_V_user_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vid_inR_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="vid_inR_V_last_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vid_inR_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="vid_inR_V_id_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vid_inR_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="vid_inR_V_dest_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vid_inR_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="axi_last_4_out">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axi_last_4_out"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="axi_data_4_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axi_data_4_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_82"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_83"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_84"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_33"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P0A.i1P0A.i1P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="last_0_lcssa_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="last_0_lcssa_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="axi_data_2_lcssa_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="8" slack="0"/>
<pin id="70" dir="0" index="1" bw="8" slack="0"/>
<pin id="71" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="axi_data_2_lcssa_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="axi_last_2_lcssa_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="axi_last_2_lcssa_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="empty_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="14" slack="0"/>
<pin id="82" dir="0" index="1" bw="8" slack="0"/>
<pin id="83" dir="0" index="2" bw="1" slack="0"/>
<pin id="84" dir="0" index="3" bw="1" slack="0"/>
<pin id="85" dir="0" index="4" bw="1" slack="0"/>
<pin id="86" dir="0" index="5" bw="1" slack="0"/>
<pin id="87" dir="0" index="6" bw="1" slack="0"/>
<pin id="88" dir="0" index="7" bw="1" slack="0"/>
<pin id="89" dir="1" index="8" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="write_ln165_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="1" slack="0"/>
<pin id="102" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln165/1 "/>
</bind>
</comp>

<comp id="105" class="1005" name="axi_last_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="107" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="axi_last (phireg) "/>
</bind>
</comp>

<comp id="108" class="1004" name="axi_last_phi_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="1" slack="0"/>
<pin id="112" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="axi_last/1 "/>
</bind>
</comp>

<comp id="116" class="1005" name="last_reg_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="118" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="last (phireg) "/>
</bind>
</comp>

<comp id="119" class="1004" name="last_phi_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="0"/>
<pin id="121" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="1" slack="0"/>
<pin id="123" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="last/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="store_ln0_store_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="8" slack="0"/>
<pin id="128" dir="0" index="1" bw="8" slack="0"/>
<pin id="129" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="axi_data_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="14" slack="0"/>
<pin id="134" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="axi_data/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="axi_last_3_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="14" slack="0"/>
<pin id="138" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="axi_last_3/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln159_store_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="0"/>
<pin id="142" dir="0" index="1" bw="8" slack="0"/>
<pin id="143" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln159/1 "/>
</bind>
</comp>

<comp id="146" class="1005" name="axi_last_3_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="axi_last_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="66"><net_src comp="40" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="42" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="40" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="90"><net_src comp="58" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="8" pin="0"/><net_sink comp="80" pin=2"/></net>

<net id="93"><net_src comp="10" pin="0"/><net_sink comp="80" pin=3"/></net>

<net id="94"><net_src comp="12" pin="0"/><net_sink comp="80" pin=4"/></net>

<net id="95"><net_src comp="14" pin="0"/><net_sink comp="80" pin=5"/></net>

<net id="96"><net_src comp="16" pin="0"/><net_sink comp="80" pin=6"/></net>

<net id="97"><net_src comp="18" pin="0"/><net_sink comp="80" pin=7"/></net>

<net id="103"><net_src comp="60" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="20" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="114"><net_src comp="74" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="108" pin="4"/><net_sink comp="98" pin=2"/></net>

<net id="125"><net_src comp="62" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="130"><net_src comp="68" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="22" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="135"><net_src comp="80" pin="8"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="80" pin="8"/><net_sink comp="136" pin=0"/></net>

<net id="144"><net_src comp="132" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="22" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="149"><net_src comp="136" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="151"><net_src comp="146" pin="1"/><net_sink comp="119" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: axi_last_4_out | {1 }
	Port: axi_data_4_out | {1 }
 - Input state : 
	Port: AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_last_hunt : axi_last_2_lcssa | {1 }
	Port: AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_last_hunt : axi_data_2_lcssa | {1 }
	Port: AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_last_hunt : last_0_lcssa | {1 }
	Port: AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_last_hunt : vid_inR_V_data_V | {1 }
	Port: AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_last_hunt : vid_inR_V_keep_V | {1 }
	Port: AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_last_hunt : vid_inR_V_strb_V | {1 }
	Port: AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_last_hunt : vid_inR_V_user_V | {1 }
	Port: AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_last_hunt : vid_inR_V_last_V | {1 }
	Port: AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_last_hunt : vid_inR_V_id_V | {1 }
	Port: AXIvideo2xfMat<8, 0, 600, 800, 1, 2>_Pipeline_loop_last_hunt : vid_inR_V_dest_V | {1 }
  - Chain level:
	State 1
		axi_last : 1
		last : 1
		br_ln159 : 2
		store_ln159 : 1
		write_ln165 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|
| Operation|          Functional Unit         |
|----------|----------------------------------|
|          |   last_0_lcssa_read_read_fu_62   |
|   read   | axi_data_2_lcssa_read_read_fu_68 |
|          | axi_last_2_lcssa_read_read_fu_74 |
|          |         empty_read_fu_80         |
|----------|----------------------------------|
|   write  |      write_ln165_write_fu_98     |
|----------|----------------------------------|
|extractvalue|          axi_data_fu_132         |
|          |         axi_last_3_fu_136        |
|----------|----------------------------------|
|   Total  |                                  |
|----------|----------------------------------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|axi_last_3_reg_146|    1   |
| axi_last_reg_105 |    1   |
|   last_reg_116   |    1   |
+------------------+--------+
|       Total      |    3   |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+
|           |   FF   |
+-----------+--------+
|  Function |    -   |
|   Memory  |    -   |
|Multiplexer|    -   |
|  Register |    3   |
+-----------+--------+
|   Total   |    3   |
+-----------+--------+
