#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed May 28 13:59:30 2025
# Process ID: 11114
# Current directory: /home/lc35648/hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_util_ad9361_divclk_sel_0_synth_1
# Command line: vivado -log system_util_ad9361_divclk_sel_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_util_ad9361_divclk_sel_0.tcl
# Log file: /home/lc35648/hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_util_ad9361_divclk_sel_0_synth_1/system_util_ad9361_divclk_sel_0.vds
# Journal file: /home/lc35648/hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_util_ad9361_divclk_sel_0_synth_1/vivado.jou
# Running On: lc35648-VirtualBox, OS: Linux, CPU Frequency: 3072.000 MHz, CPU Physical cores: 4, Host memory: 8326 MB
#-----------------------------------------------------------
source system_util_ad9361_divclk_sel_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/lc35648/hdl/library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_util_ad9361_divclk_sel_0
Command: synth_design -top system_util_ad9361_divclk_sel_0 -part xc7z020clg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11226
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2459.238 ; gain = 370.801 ; free physical = 279 ; free virtual = 2474
Synthesis current peak Physical Memory [PSS] (MB): peak = 1710.431; parent = 1562.444; children = 147.986
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3472.574; parent = 2465.180; children = 1007.395
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_util_ad9361_divclk_sel_0' [/home/lc35648/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_util_ad9361_divclk_sel_0/synth/system_util_ad9361_divclk_sel_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'util_reduced_logic_v2_0_4_util_reduced_logic' [/home/lc35648/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4c94/hdl/util_reduced_logic_v2_0_vl_rfs.v:73]
INFO: [Synth 8-6155] done synthesizing module 'util_reduced_logic_v2_0_4_util_reduced_logic' (0#1) [/home/lc35648/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ipshared/4c94/hdl/util_reduced_logic_v2_0_vl_rfs.v:73]
INFO: [Synth 8-6155] done synthesizing module 'system_util_ad9361_divclk_sel_0' (0#1) [/home/lc35648/hdl/projects/fmcomms2/zed/fmcomms2_zed.gen/sources_1/bd/system/ip/system_util_ad9361_divclk_sel_0/synth/system_util_ad9361_divclk_sel_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2531.145 ; gain = 442.707 ; free physical = 378 ; free virtual = 2448
Synthesis current peak Physical Memory [PSS] (MB): peak = 1710.431; parent = 1562.444; children = 147.986
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3538.543; parent = 2531.148; children = 1007.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2548.957 ; gain = 460.520 ; free physical = 361 ; free virtual = 2432
Synthesis current peak Physical Memory [PSS] (MB): peak = 1710.431; parent = 1562.444; children = 147.986
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3556.355; parent = 2548.961; children = 1007.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2548.957 ; gain = 460.520 ; free physical = 360 ; free virtual = 2432
Synthesis current peak Physical Memory [PSS] (MB): peak = 1710.431; parent = 1562.444; children = 147.986
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3556.355; parent = 2548.961; children = 1007.395
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2548.957 ; gain = 0.000 ; free physical = 349 ; free virtual = 2421
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2592.848 ; gain = 0.000 ; free physical = 218 ; free virtual = 2292
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2592.848 ; gain = 0.000 ; free physical = 218 ; free virtual = 2292
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 2592.848 ; gain = 504.410 ; free physical = 489 ; free virtual = 2539
Synthesis current peak Physical Memory [PSS] (MB): peak = 1710.431; parent = 1562.444; children = 152.867
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3600.246; parent = 2592.852; children = 1007.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 2592.848 ; gain = 504.410 ; free physical = 513 ; free virtual = 2563
Synthesis current peak Physical Memory [PSS] (MB): peak = 1710.431; parent = 1562.444; children = 152.953
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3600.246; parent = 2592.852; children = 1007.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 2592.848 ; gain = 504.410 ; free physical = 513 ; free virtual = 2563
Synthesis current peak Physical Memory [PSS] (MB): peak = 1710.431; parent = 1562.444; children = 152.953
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3600.246; parent = 2592.852; children = 1007.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 2592.848 ; gain = 504.410 ; free physical = 518 ; free virtual = 2563
Synthesis current peak Physical Memory [PSS] (MB): peak = 1710.431; parent = 1562.444; children = 152.953
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3600.246; parent = 2592.852; children = 1007.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 2592.848 ; gain = 504.410 ; free physical = 506 ; free virtual = 2555
Synthesis current peak Physical Memory [PSS] (MB): peak = 1710.431; parent = 1562.444; children = 152.953
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3600.246; parent = 2592.852; children = 1007.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 2592.848 ; gain = 504.410 ; free physical = 456 ; free virtual = 2508
Synthesis current peak Physical Memory [PSS] (MB): peak = 1789.297; parent = 1636.344; children = 152.953
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3600.246; parent = 2592.852; children = 1007.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 2592.848 ; gain = 504.410 ; free physical = 456 ; free virtual = 2508
Synthesis current peak Physical Memory [PSS] (MB): peak = 1789.333; parent = 1636.380; children = 152.953
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3600.246; parent = 2592.852; children = 1007.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:16 . Memory (MB): peak = 2592.848 ; gain = 504.410 ; free physical = 441 ; free virtual = 2492
Synthesis current peak Physical Memory [PSS] (MB): peak = 1789.521; parent = 1636.567; children = 152.953
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3600.246; parent = 2592.852; children = 1007.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 2592.848 ; gain = 504.410 ; free physical = 363 ; free virtual = 2415
Synthesis current peak Physical Memory [PSS] (MB): peak = 1789.611; parent = 1636.658; children = 152.953
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3600.246; parent = 2592.852; children = 1007.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 2592.848 ; gain = 504.410 ; free physical = 363 ; free virtual = 2415
Synthesis current peak Physical Memory [PSS] (MB): peak = 1789.627; parent = 1636.674; children = 152.953
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3600.246; parent = 2592.852; children = 1007.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 2592.848 ; gain = 504.410 ; free physical = 363 ; free virtual = 2415
Synthesis current peak Physical Memory [PSS] (MB): peak = 1789.643; parent = 1636.689; children = 152.953
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3600.246; parent = 2592.852; children = 1007.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:18 . Memory (MB): peak = 2592.848 ; gain = 504.410 ; free physical = 363 ; free virtual = 2415
Synthesis current peak Physical Memory [PSS] (MB): peak = 1789.680; parent = 1636.727; children = 152.953
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3600.246; parent = 2592.852; children = 1007.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 2592.848 ; gain = 504.410 ; free physical = 363 ; free virtual = 2415
Synthesis current peak Physical Memory [PSS] (MB): peak = 1789.680; parent = 1636.727; children = 152.953
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3600.246; parent = 2592.852; children = 1007.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 2592.848 ; gain = 504.410 ; free physical = 363 ; free virtual = 2415
Synthesis current peak Physical Memory [PSS] (MB): peak = 1789.711; parent = 1636.758; children = 152.953
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3600.246; parent = 2592.852; children = 1007.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 2592.848 ; gain = 504.410 ; free physical = 363 ; free virtual = 2415
Synthesis current peak Physical Memory [PSS] (MB): peak = 1789.727; parent = 1636.773; children = 152.953
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3600.246; parent = 2592.852; children = 1007.395
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 2592.848 ; gain = 460.520 ; free physical = 372 ; free virtual = 2424
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 2592.855 ; gain = 504.410 ; free physical = 374 ; free virtual = 2426
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2592.855 ; gain = 0.000 ; free physical = 414 ; free virtual = 2466
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2592.855 ; gain = 0.000 ; free physical = 369 ; free virtual = 2420
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 2887a43c
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 2592.855 ; gain = 823.012 ; free physical = 528 ; free virtual = 2580
INFO: [Common 17-1381] The checkpoint '/home/lc35648/hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_util_ad9361_divclk_sel_0_synth_1/system_util_ad9361_divclk_sel_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_util_ad9361_divclk_sel_0, cache-ID = 12c3686df4eb28b5
INFO: [Common 17-1381] The checkpoint '/home/lc35648/hdl/projects/fmcomms2/zed/fmcomms2_zed.runs/system_util_ad9361_divclk_sel_0_synth_1/system_util_ad9361_divclk_sel_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_util_ad9361_divclk_sel_0_utilization_synth.rpt -pb system_util_ad9361_divclk_sel_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 28 14:00:04 2025...
