
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack INF

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
No launch/capture paths found.


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
No paths found.

==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
No paths found.

==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rd_ptr_gray_wr_sync2[4]$_DFF_PN0_ (rising edge-triggered flip-flop)
Endpoint: almost_full (output port)
Path Group: unconstrained
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.78    0.00    0.00 ^ rd_ptr_gray_wr_sync2[4]$_DFF_PN0_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     2    0.02    0.13    0.55    0.55 ^ rd_ptr_gray_wr_sync2[4]$_DFF_PN0_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         rd_ptr_bin_wr_sync[4] (net)
                  0.13    0.00    0.55 ^ _410_/A1 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     2    0.02    0.11    0.32    0.87 v _410_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _357_ (net)
                  0.11    0.00    0.87 v _411_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     2    0.03    0.13    0.30    1.17 ^ _411_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _360_ (net)
                  0.13    0.00    1.17 ^ _412_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     3    0.03    0.12    0.30    1.47 v _412_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _339_ (net)
                  0.12    0.00    1.47 v _421_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.06    0.32    1.79 ^ _421_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _365_ (net)
                  0.06    0.00    1.79 ^ _745_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     2    0.03    0.23    0.28    2.08 ^ _745_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _366_ (net)
                  0.23    0.00    2.08 ^ _418_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.10    0.09    2.17 v _418_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _338_ (net)
                  0.10    0.00    2.17 v _737_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     2    0.02    0.18    0.38    2.54 v _737_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _340_ (net)
                  0.18    0.00    2.54 v _732_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     1    0.01    0.06    0.18    2.73 v _732_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _334_ (net)
                  0.06    0.00    2.73 v _733_/A2 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.02    0.09    0.20    2.93 v _733_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _335_ (net)
                  0.09    0.00    2.93 v _734_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.18    0.12    3.05 ^ _734_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _336_ (net)
                  0.18    0.00    3.05 ^ _735_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     1    0.01    0.08    0.27    3.32 v _735_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _337_ (net)
                  0.08    0.00    3.32 v _736_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_4)
     1    0.10    0.20    0.43    3.75 v _736_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_4)
                                         net16 (net)
                  0.21    0.01    3.76 v output16/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.13    0.73    4.49 v output16/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         almost_full (net)
                  0.13    0.00    4.49 v almost_full (out)
                                  4.49   data arrival time
-----------------------------------------------------------------------------
(Path is unconstrained)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
1.7990291118621826

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.6425

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.2098846435546875

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9408

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
No paths found.

==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
No paths found.

==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
-1

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
0

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
0.000000

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.95e-02   6.81e-03   1.03e-07   2.63e-02  57.6%
Combinational          1.55e-02   3.82e-03   1.20e-07   1.93e-02  42.4%
Clock                 -1.24e-16   0.00e+00   2.97e-06   2.97e-06   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.50e-02   1.06e-02   3.19e-06   4.57e-02 100.0%
                          76.7%      23.3%       0.0%
